
Car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099ec  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000594  08009b00  08009b00  0000ab00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a094  0800a094  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a094  0800a094  0000b094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a09c  0800a09c  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a09c  0800a09c  0000b09c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a0a0  0800a0a0  0000b0a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a0a4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000300  200001d4  0800a278  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004d4  0800a278  0000c4d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dff8  00000000  00000000  0000c1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002060  00000000  00000000  0001a1f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ee8  00000000  00000000  0001c258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ba5  00000000  00000000  0001d140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018b29  00000000  00000000  0001dce5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fb0e  00000000  00000000  0003680e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e11a  00000000  00000000  0004631c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d4436  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005794  00000000  00000000  000d447c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000d9c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08009ae4 	.word	0x08009ae4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08009ae4 	.word	0x08009ae4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__gesf2>:
 8000b68:	f04f 3cff 	mov.w	ip, #4294967295
 8000b6c:	e006      	b.n	8000b7c <__cmpsf2+0x4>
 8000b6e:	bf00      	nop

08000b70 <__lesf2>:
 8000b70:	f04f 0c01 	mov.w	ip, #1
 8000b74:	e002      	b.n	8000b7c <__cmpsf2+0x4>
 8000b76:	bf00      	nop

08000b78 <__cmpsf2>:
 8000b78:	f04f 0c01 	mov.w	ip, #1
 8000b7c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b80:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b84:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b88:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b8c:	bf18      	it	ne
 8000b8e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b92:	d011      	beq.n	8000bb8 <__cmpsf2+0x40>
 8000b94:	b001      	add	sp, #4
 8000b96:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000b9a:	bf18      	it	ne
 8000b9c:	ea90 0f01 	teqne	r0, r1
 8000ba0:	bf58      	it	pl
 8000ba2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000ba6:	bf88      	it	hi
 8000ba8:	17c8      	asrhi	r0, r1, #31
 8000baa:	bf38      	it	cc
 8000bac:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000bb0:	bf18      	it	ne
 8000bb2:	f040 0001 	orrne.w	r0, r0, #1
 8000bb6:	4770      	bx	lr
 8000bb8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bbc:	d102      	bne.n	8000bc4 <__cmpsf2+0x4c>
 8000bbe:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000bc2:	d105      	bne.n	8000bd0 <__cmpsf2+0x58>
 8000bc4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000bc8:	d1e4      	bne.n	8000b94 <__cmpsf2+0x1c>
 8000bca:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000bce:	d0e1      	beq.n	8000b94 <__cmpsf2+0x1c>
 8000bd0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_cfrcmple>:
 8000bd8:	4684      	mov	ip, r0
 8000bda:	4608      	mov	r0, r1
 8000bdc:	4661      	mov	r1, ip
 8000bde:	e7ff      	b.n	8000be0 <__aeabi_cfcmpeq>

08000be0 <__aeabi_cfcmpeq>:
 8000be0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000be2:	f7ff ffc9 	bl	8000b78 <__cmpsf2>
 8000be6:	2800      	cmp	r0, #0
 8000be8:	bf48      	it	mi
 8000bea:	f110 0f00 	cmnmi.w	r0, #0
 8000bee:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000bf0 <__aeabi_fcmpeq>:
 8000bf0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf4:	f7ff fff4 	bl	8000be0 <__aeabi_cfcmpeq>
 8000bf8:	bf0c      	ite	eq
 8000bfa:	2001      	moveq	r0, #1
 8000bfc:	2000      	movne	r0, #0
 8000bfe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c02:	bf00      	nop

08000c04 <__aeabi_fcmplt>:
 8000c04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c08:	f7ff ffea 	bl	8000be0 <__aeabi_cfcmpeq>
 8000c0c:	bf34      	ite	cc
 8000c0e:	2001      	movcc	r0, #1
 8000c10:	2000      	movcs	r0, #0
 8000c12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c16:	bf00      	nop

08000c18 <__aeabi_fcmple>:
 8000c18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c1c:	f7ff ffe0 	bl	8000be0 <__aeabi_cfcmpeq>
 8000c20:	bf94      	ite	ls
 8000c22:	2001      	movls	r0, #1
 8000c24:	2000      	movhi	r0, #0
 8000c26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c2a:	bf00      	nop

08000c2c <__aeabi_fcmpge>:
 8000c2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c30:	f7ff ffd2 	bl	8000bd8 <__aeabi_cfrcmple>
 8000c34:	bf94      	ite	ls
 8000c36:	2001      	movls	r0, #1
 8000c38:	2000      	movhi	r0, #0
 8000c3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c3e:	bf00      	nop

08000c40 <__aeabi_fcmpgt>:
 8000c40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c44:	f7ff ffc8 	bl	8000bd8 <__aeabi_cfrcmple>
 8000c48:	bf34      	ite	cc
 8000c4a:	2001      	movcc	r0, #1
 8000c4c:	2000      	movcs	r0, #0
 8000c4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c52:	bf00      	nop

08000c54 <__aeabi_d2lz>:
 8000c54:	b538      	push	{r3, r4, r5, lr}
 8000c56:	2200      	movs	r2, #0
 8000c58:	2300      	movs	r3, #0
 8000c5a:	4604      	mov	r4, r0
 8000c5c:	460d      	mov	r5, r1
 8000c5e:	f7ff fead 	bl	80009bc <__aeabi_dcmplt>
 8000c62:	b928      	cbnz	r0, 8000c70 <__aeabi_d2lz+0x1c>
 8000c64:	4620      	mov	r0, r4
 8000c66:	4629      	mov	r1, r5
 8000c68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c6c:	f000 b80a 	b.w	8000c84 <__aeabi_d2ulz>
 8000c70:	4620      	mov	r0, r4
 8000c72:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c76:	f000 f805 	bl	8000c84 <__aeabi_d2ulz>
 8000c7a:	4240      	negs	r0, r0
 8000c7c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c80:	bd38      	pop	{r3, r4, r5, pc}
 8000c82:	bf00      	nop

08000c84 <__aeabi_d2ulz>:
 8000c84:	b5d0      	push	{r4, r6, r7, lr}
 8000c86:	2200      	movs	r2, #0
 8000c88:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb8 <__aeabi_d2ulz+0x34>)
 8000c8a:	4606      	mov	r6, r0
 8000c8c:	460f      	mov	r7, r1
 8000c8e:	f7ff fc23 	bl	80004d8 <__aeabi_dmul>
 8000c92:	f7ff fef9 	bl	8000a88 <__aeabi_d2uiz>
 8000c96:	4604      	mov	r4, r0
 8000c98:	f7ff fba4 	bl	80003e4 <__aeabi_ui2d>
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	4b07      	ldr	r3, [pc, #28]	@ (8000cbc <__aeabi_d2ulz+0x38>)
 8000ca0:	f7ff fc1a 	bl	80004d8 <__aeabi_dmul>
 8000ca4:	4602      	mov	r2, r0
 8000ca6:	460b      	mov	r3, r1
 8000ca8:	4630      	mov	r0, r6
 8000caa:	4639      	mov	r1, r7
 8000cac:	f7ff fa5c 	bl	8000168 <__aeabi_dsub>
 8000cb0:	f7ff feea 	bl	8000a88 <__aeabi_d2uiz>
 8000cb4:	4621      	mov	r1, r4
 8000cb6:	bdd0      	pop	{r4, r6, r7, pc}
 8000cb8:	3df00000 	.word	0x3df00000
 8000cbc:	41f00000 	.word	0x41f00000

08000cc0 <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8000cc0:	b4b0      	push	{r4, r5, r7}
 8000cc2:	b08f      	sub	sp, #60	@ 0x3c
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8000cc8:	f240 13b1 	movw	r3, #433	@ 0x1b1
 8000ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 8000cce:	2307      	movs	r3, #7
 8000cd0:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 8000cd4:	2307      	movs	r3, #7
 8000cd6:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	new_LoRa.power				   = POWER_20db;
 8000ce0:	23ff      	movs	r3, #255	@ 0xff
 8000ce2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	new_LoRa.overCurrentProtection = 100       ;
 8000ce6:	2364      	movs	r3, #100	@ 0x64
 8000ce8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	new_LoRa.preamble			   = 8         ;
 8000cec:	2308      	movs	r3, #8
 8000cee:	86bb      	strh	r3, [r7, #52]	@ 0x34

	return new_LoRa;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	461d      	mov	r5, r3
 8000cf4:	f107 040c 	add.w	r4, r7, #12
 8000cf8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000cfa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000cfc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000cfe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d00:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000d04:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000d08:	6878      	ldr	r0, [r7, #4]
 8000d0a:	373c      	adds	r7, #60	@ 0x3c
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bcb0      	pop	{r4, r5, r7}
 8000d10:	4770      	bx	lr

08000d12 <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 8000d12:	b580      	push	{r7, lr}
 8000d14:	b084      	sub	sp, #16
 8000d16:	af00      	add	r7, sp, #0
 8000d18:	6078      	str	r0, [r7, #4]
 8000d1a:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	6878      	ldr	r0, [r7, #4]
 8000d20:	f000 f9ff 	bl	8001122 <LoRa_read>
 8000d24:	4603      	mov	r3, r0
 8000d26:	73bb      	strb	r3, [r7, #14]
	data = read;
 8000d28:	7bbb      	ldrb	r3, [r7, #14]
 8000d2a:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d107      	bne.n	8000d42 <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 8000d32:	7bbb      	ldrb	r3, [r7, #14]
 8000d34:	f023 0307 	bic.w	r3, r3, #7
 8000d38:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	61da      	str	r2, [r3, #28]
 8000d40:	e03e      	b.n	8000dc0 <LoRa_gotoMode+0xae>
	}else if (mode == STNBY_MODE){
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	2b01      	cmp	r3, #1
 8000d46:	d10c      	bne.n	8000d62 <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 8000d48:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000d4c:	f023 0307 	bic.w	r3, r3, #7
 8000d50:	b25b      	sxtb	r3, r3
 8000d52:	f043 0301 	orr.w	r3, r3, #1
 8000d56:	b25b      	sxtb	r3, r3
 8000d58:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	61da      	str	r2, [r3, #28]
 8000d60:	e02e      	b.n	8000dc0 <LoRa_gotoMode+0xae>
	}else if (mode == TRANSMIT_MODE){
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	2b03      	cmp	r3, #3
 8000d66:	d10c      	bne.n	8000d82 <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 8000d68:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000d6c:	f023 0307 	bic.w	r3, r3, #7
 8000d70:	b25b      	sxtb	r3, r3
 8000d72:	f043 0303 	orr.w	r3, r3, #3
 8000d76:	b25b      	sxtb	r3, r3
 8000d78:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	2203      	movs	r2, #3
 8000d7e:	61da      	str	r2, [r3, #28]
 8000d80:	e01e      	b.n	8000dc0 <LoRa_gotoMode+0xae>
	}else if (mode == RXCONTIN_MODE){
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	2b05      	cmp	r3, #5
 8000d86:	d10c      	bne.n	8000da2 <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 8000d88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000d8c:	f023 0307 	bic.w	r3, r3, #7
 8000d90:	b25b      	sxtb	r3, r3
 8000d92:	f043 0305 	orr.w	r3, r3, #5
 8000d96:	b25b      	sxtb	r3, r3
 8000d98:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	2205      	movs	r2, #5
 8000d9e:	61da      	str	r2, [r3, #28]
 8000da0:	e00e      	b.n	8000dc0 <LoRa_gotoMode+0xae>
	}else if (mode == RXSINGLE_MODE){
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	2b06      	cmp	r3, #6
 8000da6:	d10b      	bne.n	8000dc0 <LoRa_gotoMode+0xae>
		data = (read & 0xF8) | 0x06;
 8000da8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000dac:	f023 0307 	bic.w	r3, r3, #7
 8000db0:	b25b      	sxtb	r3, r3
 8000db2:	f043 0306 	orr.w	r3, r3, #6
 8000db6:	b25b      	sxtb	r3, r3
 8000db8:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	2206      	movs	r2, #6
 8000dbe:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 8000dc0:	7bfb      	ldrb	r3, [r7, #15]
 8000dc2:	461a      	mov	r2, r3
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	6878      	ldr	r0, [r7, #4]
 8000dc8:	f000 f9c5 	bl	8001156 <LoRa_write>
	//HAL_Delay(10);
}
 8000dcc:	bf00      	nop
 8000dce:	3710      	adds	r7, #16
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b084      	sub	sp, #16
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	60f8      	str	r0, [r7, #12]
 8000ddc:	60b9      	str	r1, [r7, #8]
 8000dde:	603b      	str	r3, [r7, #0]
 8000de0:	4613      	mov	r3, r2
 8000de2:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	6818      	ldr	r0, [r3, #0]
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	889b      	ldrh	r3, [r3, #4]
 8000dec:	2200      	movs	r2, #0
 8000dee:	4619      	mov	r1, r3
 8000df0:	f001 fe50 	bl	8002a94 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	6998      	ldr	r0, [r3, #24]
 8000df8:	88fa      	ldrh	r2, [r7, #6]
 8000dfa:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000dfe:	68b9      	ldr	r1, [r7, #8]
 8000e00:	f002 fb0c 	bl	800341c <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000e04:	bf00      	nop
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	699b      	ldr	r3, [r3, #24]
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f002 ff0c 	bl	8003c28 <HAL_SPI_GetState>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b01      	cmp	r3, #1
 8000e14:	d1f7      	bne.n	8000e06 <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	6998      	ldr	r0, [r3, #24]
 8000e1a:	8b3a      	ldrh	r2, [r7, #24]
 8000e1c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e20:	6839      	ldr	r1, [r7, #0]
 8000e22:	f002 fc3f 	bl	80036a4 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000e26:	bf00      	nop
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	699b      	ldr	r3, [r3, #24]
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f002 fefb 	bl	8003c28 <HAL_SPI_GetState>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	d1f7      	bne.n	8000e28 <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	6818      	ldr	r0, [r3, #0]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	889b      	ldrh	r3, [r3, #4]
 8000e40:	2201      	movs	r2, #1
 8000e42:	4619      	mov	r1, r3
 8000e44:	f001 fe26 	bl	8002a94 <HAL_GPIO_WritePin>
}
 8000e48:	bf00      	nop
 8000e4a:	3710      	adds	r7, #16
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b084      	sub	sp, #16
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	60f8      	str	r0, [r7, #12]
 8000e58:	60b9      	str	r1, [r7, #8]
 8000e5a:	603b      	str	r3, [r7, #0]
 8000e5c:	4613      	mov	r3, r2
 8000e5e:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	6818      	ldr	r0, [r3, #0]
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	889b      	ldrh	r3, [r3, #4]
 8000e68:	2200      	movs	r2, #0
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	f001 fe12 	bl	8002a94 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	6998      	ldr	r0, [r3, #24]
 8000e74:	88fa      	ldrh	r2, [r7, #6]
 8000e76:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e7a:	68b9      	ldr	r1, [r7, #8]
 8000e7c:	f002 face 	bl	800341c <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000e80:	bf00      	nop
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	699b      	ldr	r3, [r3, #24]
 8000e86:	4618      	mov	r0, r3
 8000e88:	f002 fece 	bl	8003c28 <HAL_SPI_GetState>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b01      	cmp	r3, #1
 8000e90:	d1f7      	bne.n	8000e82 <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	6998      	ldr	r0, [r3, #24]
 8000e96:	8b3a      	ldrh	r2, [r7, #24]
 8000e98:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e9c:	6839      	ldr	r1, [r7, #0]
 8000e9e:	f002 fabd 	bl	800341c <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000ea2:	bf00      	nop
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	699b      	ldr	r3, [r3, #24]
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f002 febd 	bl	8003c28 <HAL_SPI_GetState>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	d1f7      	bne.n	8000ea4 <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	6818      	ldr	r0, [r3, #0]
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	889b      	ldrh	r3, [r3, #4]
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	f001 fde8 	bl	8002a94 <HAL_GPIO_WritePin>
}
 8000ec4:	bf00      	nop
 8000ec6:	3710      	adds	r7, #16
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	460b      	mov	r3, r1
 8000ed6:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 8000ed8:	2126      	movs	r1, #38	@ 0x26
 8000eda:	6878      	ldr	r0, [r7, #4]
 8000edc:	f000 f921 	bl	8001122 <LoRa_read>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	73bb      	strb	r3, [r7, #14]

	if(value)
 8000ee4:	78fb      	ldrb	r3, [r7, #3]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d004      	beq.n	8000ef4 <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 8000eea:	7bbb      	ldrb	r3, [r7, #14]
 8000eec:	f043 0308 	orr.w	r3, r3, #8
 8000ef0:	73fb      	strb	r3, [r7, #15]
 8000ef2:	e003      	b.n	8000efc <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 8000ef4:	7bbb      	ldrb	r3, [r7, #14]
 8000ef6:	f023 0308 	bic.w	r3, r3, #8
 8000efa:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 8000efc:	7bfb      	ldrb	r3, [r7, #15]
 8000efe:	461a      	mov	r2, r3
 8000f00:	2126      	movs	r1, #38	@ 0x26
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f000 f927 	bl	8001156 <LoRa_write>
	HAL_Delay(10);
 8000f08:	200a      	movs	r0, #10
 8000f0a:	f001 fb0d 	bl	8002528 <HAL_Delay>
}
 8000f0e:	bf00      	nop
 8000f10:	3710      	adds	r7, #16
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
	...

08000f18 <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b096      	sub	sp, #88	@ 0x58
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8000f20:	4a17      	ldr	r2, [pc, #92]	@ (8000f80 <LoRa_setAutoLDO+0x68>)
 8000f22:	f107 0308 	add.w	r3, r7, #8
 8000f26:	4611      	mov	r1, r2
 8000f28:	2250      	movs	r2, #80	@ 0x50
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f004 ff2f 	bl	8005d8e <memcpy>

	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000f36:	461a      	mov	r2, r3
 8000f38:	2301      	movs	r3, #1
 8000f3a:	4093      	lsls	r3, r2
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f7ff fa61 	bl	8000404 <__aeabi_i2d>
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000f48:	00db      	lsls	r3, r3, #3
 8000f4a:	3358      	adds	r3, #88	@ 0x58
 8000f4c:	443b      	add	r3, r7
 8000f4e:	3b50      	subs	r3, #80	@ 0x50
 8000f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f54:	f7ff fbea 	bl	800072c <__aeabi_ddiv>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	460b      	mov	r3, r1
 8000f5c:	4610      	mov	r0, r2
 8000f5e:	4619      	mov	r1, r3
 8000f60:	f7ff fd6a 	bl	8000a38 <__aeabi_d2iz>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b10      	cmp	r3, #16
 8000f68:	bfcc      	ite	gt
 8000f6a:	2301      	movgt	r3, #1
 8000f6c:	2300      	movle	r3, #0
 8000f6e:	b2db      	uxtb	r3, r3
 8000f70:	4619      	mov	r1, r3
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f7ff ffaa 	bl	8000ecc <LoRa_setLowDaraRateOptimization>
}
 8000f78:	bf00      	nop
 8000f7a:	3758      	adds	r7, #88	@ 0x58
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	08009b00 	.word	0x08009b00

08000f84 <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	04db      	lsls	r3, r3, #19
 8000f92:	115b      	asrs	r3, r3, #5
 8000f94:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	0c1b      	lsrs	r3, r3, #16
 8000f9a:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 8000f9c:	7afb      	ldrb	r3, [r7, #11]
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	2106      	movs	r1, #6
 8000fa2:	6878      	ldr	r0, [r7, #4]
 8000fa4:	f000 f8d7 	bl	8001156 <LoRa_write>
	HAL_Delay(5);
 8000fa8:	2005      	movs	r0, #5
 8000faa:	f001 fabd 	bl	8002528 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	0a1b      	lsrs	r3, r3, #8
 8000fb2:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8000fb4:	7afb      	ldrb	r3, [r7, #11]
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	2107      	movs	r1, #7
 8000fba:	6878      	ldr	r0, [r7, #4]
 8000fbc:	f000 f8cb 	bl	8001156 <LoRa_write>
	HAL_Delay(5);
 8000fc0:	2005      	movs	r0, #5
 8000fc2:	f001 fab1 	bl	8002528 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 8000fca:	7afb      	ldrb	r3, [r7, #11]
 8000fcc:	461a      	mov	r2, r3
 8000fce:	2108      	movs	r1, #8
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f000 f8c0 	bl	8001156 <LoRa_write>
	HAL_Delay(5);
 8000fd6:	2005      	movs	r0, #5
 8000fd8:	f001 faa6 	bl	8002528 <HAL_Delay>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	2b0c      	cmp	r3, #12
 8000ff2:	dd01      	ble.n	8000ff8 <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 8000ff4:	230c      	movs	r3, #12
 8000ff6:	603b      	str	r3, [r7, #0]
	if(SF<7)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	2b06      	cmp	r3, #6
 8000ffc:	dc01      	bgt.n	8001002 <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 8000ffe:	2307      	movs	r3, #7
 8001000:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 8001002:	211e      	movs	r1, #30
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f000 f88c 	bl	8001122 <LoRa_read>
 800100a:	4603      	mov	r3, r0
 800100c:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 800100e:	200a      	movs	r0, #10
 8001010:	f001 fa8a 	bl	8002528 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	b2db      	uxtb	r3, r3
 8001018:	011b      	lsls	r3, r3, #4
 800101a:	b2da      	uxtb	r2, r3
 800101c:	7bfb      	ldrb	r3, [r7, #15]
 800101e:	f003 030f 	and.w	r3, r3, #15
 8001022:	b2db      	uxtb	r3, r3
 8001024:	4413      	add	r3, r2
 8001026:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 8001028:	7bbb      	ldrb	r3, [r7, #14]
 800102a:	461a      	mov	r2, r3
 800102c:	211e      	movs	r1, #30
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f000 f891 	bl	8001156 <LoRa_write>
	HAL_Delay(10);
 8001034:	200a      	movs	r0, #10
 8001036:	f001 fa77 	bl	8002528 <HAL_Delay>

	LoRa_setAutoLDO(_LoRa);
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f7ff ff6c 	bl	8000f18 <LoRa_setAutoLDO>
}
 8001040:	bf00      	nop
 8001042:	3710      	adds	r7, #16
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}

08001048 <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
 8001050:	460b      	mov	r3, r1
 8001052:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 8001054:	78fb      	ldrb	r3, [r7, #3]
 8001056:	461a      	mov	r2, r3
 8001058:	2109      	movs	r1, #9
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f000 f87b 	bl	8001156 <LoRa_write>
	HAL_Delay(10);
 8001060:	200a      	movs	r0, #10
 8001062:	f001 fa61 	bl	8002528 <HAL_Delay>
}
 8001066:	bf00      	nop
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
	...

08001070 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	460b      	mov	r3, r1
 800107a:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 800107c:	2300      	movs	r3, #0
 800107e:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8001080:	78fb      	ldrb	r3, [r7, #3]
 8001082:	2b2c      	cmp	r3, #44	@ 0x2c
 8001084:	d801      	bhi.n	800108a <LoRa_setOCP+0x1a>
		current = 45;
 8001086:	232d      	movs	r3, #45	@ 0x2d
 8001088:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 800108a:	78fb      	ldrb	r3, [r7, #3]
 800108c:	2bf0      	cmp	r3, #240	@ 0xf0
 800108e:	d901      	bls.n	8001094 <LoRa_setOCP+0x24>
		current = 240;
 8001090:	23f0      	movs	r3, #240	@ 0xf0
 8001092:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 8001094:	78fb      	ldrb	r3, [r7, #3]
 8001096:	2b78      	cmp	r3, #120	@ 0x78
 8001098:	d809      	bhi.n	80010ae <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 800109a:	78fb      	ldrb	r3, [r7, #3]
 800109c:	3b2d      	subs	r3, #45	@ 0x2d
 800109e:	4a12      	ldr	r2, [pc, #72]	@ (80010e8 <LoRa_setOCP+0x78>)
 80010a0:	fb82 1203 	smull	r1, r2, r2, r3
 80010a4:	1052      	asrs	r2, r2, #1
 80010a6:	17db      	asrs	r3, r3, #31
 80010a8:	1ad3      	subs	r3, r2, r3
 80010aa:	73fb      	strb	r3, [r7, #15]
 80010ac:	e00b      	b.n	80010c6 <LoRa_setOCP+0x56>
	else if(current <= 240)
 80010ae:	78fb      	ldrb	r3, [r7, #3]
 80010b0:	2bf0      	cmp	r3, #240	@ 0xf0
 80010b2:	d808      	bhi.n	80010c6 <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 80010b4:	78fb      	ldrb	r3, [r7, #3]
 80010b6:	331e      	adds	r3, #30
 80010b8:	4a0b      	ldr	r2, [pc, #44]	@ (80010e8 <LoRa_setOCP+0x78>)
 80010ba:	fb82 1203 	smull	r1, r2, r2, r3
 80010be:	1092      	asrs	r2, r2, #2
 80010c0:	17db      	asrs	r3, r3, #31
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 80010c6:	7bfb      	ldrb	r3, [r7, #15]
 80010c8:	3320      	adds	r3, #32
 80010ca:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 80010cc:	7bfb      	ldrb	r3, [r7, #15]
 80010ce:	461a      	mov	r2, r3
 80010d0:	210b      	movs	r1, #11
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f000 f83f 	bl	8001156 <LoRa_write>
	HAL_Delay(10);
 80010d8:	200a      	movs	r0, #10
 80010da:	f001 fa25 	bl	8002528 <HAL_Delay>
}
 80010de:	bf00      	nop
 80010e0:	3710      	adds	r7, #16
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	66666667 	.word	0x66666667

080010ec <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 80010f4:	211e      	movs	r1, #30
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f000 f813 	bl	8001122 <LoRa_read>
 80010fc:	4603      	mov	r3, r0
 80010fe:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 8001100:	7bfb      	ldrb	r3, [r7, #15]
 8001102:	f043 0307 	orr.w	r3, r3, #7
 8001106:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 8001108:	7bbb      	ldrb	r3, [r7, #14]
 800110a:	461a      	mov	r2, r3
 800110c:	211e      	movs	r1, #30
 800110e:	6878      	ldr	r0, [r7, #4]
 8001110:	f000 f821 	bl	8001156 <LoRa_write>
	HAL_Delay(10);
 8001114:	200a      	movs	r0, #10
 8001116:	f001 fa07 	bl	8002528 <HAL_Delay>
}
 800111a:	bf00      	nop
 800111c:	3710      	adds	r7, #16
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}

08001122 <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 8001122:	b580      	push	{r7, lr}
 8001124:	b086      	sub	sp, #24
 8001126:	af02      	add	r7, sp, #8
 8001128:	6078      	str	r0, [r7, #4]
 800112a:	460b      	mov	r3, r1
 800112c:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 800112e:	78fb      	ldrb	r3, [r7, #3]
 8001130:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001134:	b2db      	uxtb	r3, r3
 8001136:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8001138:	f107 030f 	add.w	r3, r7, #15
 800113c:	f107 010e 	add.w	r1, r7, #14
 8001140:	2201      	movs	r2, #1
 8001142:	9200      	str	r2, [sp, #0]
 8001144:	2201      	movs	r2, #1
 8001146:	6878      	ldr	r0, [r7, #4]
 8001148:	f7ff fe44 	bl	8000dd4 <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 800114c:	7bfb      	ldrb	r3, [r7, #15]
}
 800114e:	4618      	mov	r0, r3
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8001156:	b580      	push	{r7, lr}
 8001158:	b086      	sub	sp, #24
 800115a:	af02      	add	r7, sp, #8
 800115c:	6078      	str	r0, [r7, #4]
 800115e:	460b      	mov	r3, r1
 8001160:	70fb      	strb	r3, [r7, #3]
 8001162:	4613      	mov	r3, r2
 8001164:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 8001166:	78fb      	ldrb	r3, [r7, #3]
 8001168:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800116c:	b2db      	uxtb	r3, r3
 800116e:	73bb      	strb	r3, [r7, #14]
	data = value;
 8001170:	78bb      	ldrb	r3, [r7, #2]
 8001172:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 8001174:	f107 030f 	add.w	r3, r7, #15
 8001178:	f107 010e 	add.w	r1, r7, #14
 800117c:	2201      	movs	r2, #1
 800117e:	9200      	str	r2, [sp, #0]
 8001180:	2201      	movs	r2, #1
 8001182:	6878      	ldr	r0, [r7, #4]
 8001184:	f7ff fe64 	bl	8000e50 <LoRa_writeReg>
	//HAL_Delay(5);
}
 8001188:	bf00      	nop
 800118a:	3710      	adds	r7, #16
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]

	return 1;
 8001198:	2301      	movs	r3, #1
}
 800119a:	4618      	mov	r0, r3
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	bc80      	pop	{r7}
 80011a2:	4770      	bx	lr

080011a4 <LoRa_startReceiving>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 80011ac:	2105      	movs	r1, #5
 80011ae:	6878      	ldr	r0, [r7, #4]
 80011b0:	f7ff fdaf 	bl	8000d12 <LoRa_gotoMode>
}
 80011b4:	bf00      	nop
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}

080011bc <LoRa_receive>:
			uint8_t  data			--> A pointer to the array that you want to write bytes in it
			uint8_t	 length   --> Determines how many bytes you want to read

		returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length){
 80011bc:	b590      	push	{r4, r7, lr}
 80011be:	b089      	sub	sp, #36	@ 0x24
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	60f8      	str	r0, [r7, #12]
 80011c4:	60b9      	str	r1, [r7, #8]
 80011c6:	4613      	mov	r3, r2
 80011c8:	71fb      	strb	r3, [r7, #7]
	uint8_t read;
	uint8_t number_of_bytes;
	uint8_t min = 0;
 80011ca:	2300      	movs	r3, #0
 80011cc:	77fb      	strb	r3, [r7, #31]

	for(int i=0; i<length; i++)
 80011ce:	2300      	movs	r3, #0
 80011d0:	61bb      	str	r3, [r7, #24]
 80011d2:	e007      	b.n	80011e4 <LoRa_receive+0x28>
		data[i]=0;
 80011d4:	69bb      	ldr	r3, [r7, #24]
 80011d6:	68ba      	ldr	r2, [r7, #8]
 80011d8:	4413      	add	r3, r2
 80011da:	2200      	movs	r2, #0
 80011dc:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<length; i++)
 80011de:	69bb      	ldr	r3, [r7, #24]
 80011e0:	3301      	adds	r3, #1
 80011e2:	61bb      	str	r3, [r7, #24]
 80011e4:	79fb      	ldrb	r3, [r7, #7]
 80011e6:	69ba      	ldr	r2, [r7, #24]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	dbf3      	blt.n	80011d4 <LoRa_receive+0x18>

	LoRa_gotoMode(_LoRa, STNBY_MODE);
 80011ec:	2101      	movs	r1, #1
 80011ee:	68f8      	ldr	r0, [r7, #12]
 80011f0:	f7ff fd8f 	bl	8000d12 <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegIrqFlags);
 80011f4:	2112      	movs	r1, #18
 80011f6:	68f8      	ldr	r0, [r7, #12]
 80011f8:	f7ff ff93 	bl	8001122 <LoRa_read>
 80011fc:	4603      	mov	r3, r0
 80011fe:	74fb      	strb	r3, [r7, #19]
	if((read & 0x40) != 0){
 8001200:	7cfb      	ldrb	r3, [r7, #19]
 8001202:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001206:	2b00      	cmp	r3, #0
 8001208:	d02f      	beq.n	800126a <LoRa_receive+0xae>
		LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 800120a:	22ff      	movs	r2, #255	@ 0xff
 800120c:	2112      	movs	r1, #18
 800120e:	68f8      	ldr	r0, [r7, #12]
 8001210:	f7ff ffa1 	bl	8001156 <LoRa_write>
		number_of_bytes = LoRa_read(_LoRa, RegRxNbBytes);
 8001214:	2113      	movs	r1, #19
 8001216:	68f8      	ldr	r0, [r7, #12]
 8001218:	f7ff ff83 	bl	8001122 <LoRa_read>
 800121c:	4603      	mov	r3, r0
 800121e:	74bb      	strb	r3, [r7, #18]
		read = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 8001220:	2110      	movs	r1, #16
 8001222:	68f8      	ldr	r0, [r7, #12]
 8001224:	f7ff ff7d 	bl	8001122 <LoRa_read>
 8001228:	4603      	mov	r3, r0
 800122a:	74fb      	strb	r3, [r7, #19]
		LoRa_write(_LoRa, RegFiFoAddPtr, read);
 800122c:	7cfb      	ldrb	r3, [r7, #19]
 800122e:	461a      	mov	r2, r3
 8001230:	210d      	movs	r1, #13
 8001232:	68f8      	ldr	r0, [r7, #12]
 8001234:	f7ff ff8f 	bl	8001156 <LoRa_write>
		min = length >= number_of_bytes ? number_of_bytes : length;
 8001238:	7cba      	ldrb	r2, [r7, #18]
 800123a:	79fb      	ldrb	r3, [r7, #7]
 800123c:	4293      	cmp	r3, r2
 800123e:	bf28      	it	cs
 8001240:	4613      	movcs	r3, r2
 8001242:	77fb      	strb	r3, [r7, #31]
		for(int i=0; i<min; i++)
 8001244:	2300      	movs	r3, #0
 8001246:	617b      	str	r3, [r7, #20]
 8001248:	e00b      	b.n	8001262 <LoRa_receive+0xa6>
			data[i] = LoRa_read(_LoRa, RegFiFo);
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	68ba      	ldr	r2, [r7, #8]
 800124e:	18d4      	adds	r4, r2, r3
 8001250:	2100      	movs	r1, #0
 8001252:	68f8      	ldr	r0, [r7, #12]
 8001254:	f7ff ff65 	bl	8001122 <LoRa_read>
 8001258:	4603      	mov	r3, r0
 800125a:	7023      	strb	r3, [r4, #0]
		for(int i=0; i<min; i++)
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	3301      	adds	r3, #1
 8001260:	617b      	str	r3, [r7, #20]
 8001262:	7ffb      	ldrb	r3, [r7, #31]
 8001264:	697a      	ldr	r2, [r7, #20]
 8001266:	429a      	cmp	r2, r3
 8001268:	dbef      	blt.n	800124a <LoRa_receive+0x8e>
	}
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 800126a:	2105      	movs	r1, #5
 800126c:	68f8      	ldr	r0, [r7, #12]
 800126e:	f7ff fd50 	bl	8000d12 <LoRa_gotoMode>
    return min;
 8001272:	7ffb      	ldrb	r3, [r7, #31]
}
 8001274:	4618      	mov	r0, r3
 8001276:	3724      	adds	r7, #36	@ 0x24
 8001278:	46bd      	mov	sp, r7
 800127a:	bd90      	pop	{r4, r7, pc}

0800127c <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 8001284:	6878      	ldr	r0, [r7, #4]
 8001286:	f7ff ff83 	bl	8001190 <LoRa_isvalid>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	f000 8096 	beq.w	80013be <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 8001292:	2100      	movs	r1, #0
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f7ff fd3c 	bl	8000d12 <LoRa_gotoMode>
			HAL_Delay(10);
 800129a:	200a      	movs	r0, #10
 800129c:	f001 f944 	bl	8002528 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 80012a0:	2101      	movs	r1, #1
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f7ff ff3d 	bl	8001122 <LoRa_read>
 80012a8:	4603      	mov	r3, r0
 80012aa:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 80012ac:	200a      	movs	r0, #10
 80012ae:	f001 f93b 	bl	8002528 <HAL_Delay>
			data = read | 0x80;
 80012b2:	7bfb      	ldrb	r3, [r7, #15]
 80012b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80012b8:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 80012ba:	7bbb      	ldrb	r3, [r7, #14]
 80012bc:	461a      	mov	r2, r3
 80012be:	2101      	movs	r1, #1
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f7ff ff48 	bl	8001156 <LoRa_write>
			HAL_Delay(100);
 80012c6:	2064      	movs	r0, #100	@ 0x64
 80012c8:	f001 f92e 	bl	8002528 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6a1b      	ldr	r3, [r3, #32]
 80012d0:	4619      	mov	r1, r3
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f7ff fe56 	bl	8000f84 <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80012de:	4619      	mov	r1, r3
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f7ff feb1 	bl	8001048 <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80012ec:	4619      	mov	r1, r3
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f7ff febe 	bl	8001070 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 80012f4:	2223      	movs	r2, #35	@ 0x23
 80012f6:	210c      	movs	r1, #12
 80012f8:	6878      	ldr	r0, [r7, #4]
 80012fa:	f7ff ff2c 	bl	8001156 <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f7ff fef4 	bl	80010ec <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800130a:	4619      	mov	r1, r3
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7ff fe69 	bl	8000fe4 <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 8001312:	22ff      	movs	r2, #255	@ 0xff
 8001314:	211f      	movs	r1, #31
 8001316:	6878      	ldr	r0, [r7, #4]
 8001318:	f7ff ff1d 	bl	8001156 <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 800131c:	2300      	movs	r3, #0
 800131e:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001326:	011b      	lsls	r3, r3, #4
 8001328:	b2da      	uxtb	r2, r3
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001330:	005b      	lsls	r3, r3, #1
 8001332:	b2db      	uxtb	r3, r3
 8001334:	4413      	add	r3, r2
 8001336:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 8001338:	7bbb      	ldrb	r3, [r7, #14]
 800133a:	461a      	mov	r2, r3
 800133c:	211d      	movs	r1, #29
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f7ff ff09 	bl	8001156 <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 8001344:	6878      	ldr	r0, [r7, #4]
 8001346:	f7ff fde7 	bl	8000f18 <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800134e:	0a1b      	lsrs	r3, r3, #8
 8001350:	b29b      	uxth	r3, r3
 8001352:	b2db      	uxtb	r3, r3
 8001354:	461a      	mov	r2, r3
 8001356:	2120      	movs	r1, #32
 8001358:	6878      	ldr	r0, [r7, #4]
 800135a:	f7ff fefc 	bl	8001156 <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001362:	b2db      	uxtb	r3, r3
 8001364:	461a      	mov	r2, r3
 8001366:	2121      	movs	r1, #33	@ 0x21
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f7ff fef4 	bl	8001156 <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 800136e:	2140      	movs	r1, #64	@ 0x40
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff fed6 	bl	8001122 <LoRa_read>
 8001376:	4603      	mov	r3, r0
 8001378:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 800137a:	7bfb      	ldrb	r3, [r7, #15]
 800137c:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 8001380:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 8001382:	7bbb      	ldrb	r3, [r7, #14]
 8001384:	461a      	mov	r2, r3
 8001386:	2140      	movs	r1, #64	@ 0x40
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f7ff fee4 	bl	8001156 <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 800138e:	2101      	movs	r1, #1
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f7ff fcbe 	bl	8000d12 <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2201      	movs	r2, #1
 800139a:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 800139c:	200a      	movs	r0, #10
 800139e:	f001 f8c3 	bl	8002528 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 80013a2:	2142      	movs	r1, #66	@ 0x42
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f7ff febc 	bl	8001122 <LoRa_read>
 80013aa:	4603      	mov	r3, r0
 80013ac:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 80013ae:	7bfb      	ldrb	r3, [r7, #15]
 80013b0:	2b12      	cmp	r3, #18
 80013b2:	d101      	bne.n	80013b8 <LoRa_init+0x13c>
				return LORA_OK;
 80013b4:	23c8      	movs	r3, #200	@ 0xc8
 80013b6:	e004      	b.n	80013c2 <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 80013b8:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 80013bc:	e001      	b.n	80013c2 <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 80013be:	f240 13f7 	movw	r3, #503	@ 0x1f7
	}
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3710      	adds	r7, #16
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
	...

080013cc <_write>:

#define PWM_MAX     99


int _write(int file, char *ptr, int len)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	60f8      	str	r0, [r7, #12]
 80013d4:	60b9      	str	r1, [r7, #8]
 80013d6:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	b29a      	uxth	r2, r3
 80013dc:	f04f 33ff 	mov.w	r3, #4294967295
 80013e0:	68b9      	ldr	r1, [r7, #8]
 80013e2:	4804      	ldr	r0, [pc, #16]	@ (80013f4 <_write+0x28>)
 80013e4:	f003 f9b4 	bl	8004750 <HAL_UART_Transmit>
    return len;
 80013e8:	687b      	ldr	r3, [r7, #4]
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	200002d8 	.word	0x200002d8

080013f8 <set_motor>:

void set_motor(int16_t speed,
               TIM_HandleTypeDef *htim, uint32_t channel,
               GPIO_TypeDef *dir_port1, uint16_t dir_pin1,
               GPIO_TypeDef *dir_port2, uint16_t dir_pin2)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	60b9      	str	r1, [r7, #8]
 8001400:	607a      	str	r2, [r7, #4]
 8001402:	603b      	str	r3, [r7, #0]
 8001404:	4603      	mov	r3, r0
 8001406:	81fb      	strh	r3, [r7, #14]
    if (speed >= 0)
 8001408:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800140c:	2b00      	cmp	r3, #0
 800140e:	db0c      	blt.n	800142a <set_motor+0x32>
    {
        HAL_GPIO_WritePin(dir_port1, dir_pin1, GPIO_PIN_RESET);
 8001410:	8b3b      	ldrh	r3, [r7, #24]
 8001412:	2200      	movs	r2, #0
 8001414:	4619      	mov	r1, r3
 8001416:	6838      	ldr	r0, [r7, #0]
 8001418:	f001 fb3c 	bl	8002a94 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(dir_port2, dir_pin2, GPIO_PIN_SET);
 800141c:	8c3b      	ldrh	r3, [r7, #32]
 800141e:	2201      	movs	r2, #1
 8001420:	4619      	mov	r1, r3
 8001422:	69f8      	ldr	r0, [r7, #28]
 8001424:	f001 fb36 	bl	8002a94 <HAL_GPIO_WritePin>
 8001428:	e00f      	b.n	800144a <set_motor+0x52>
    }
    else
    {
        speed = -speed;
 800142a:	89fb      	ldrh	r3, [r7, #14]
 800142c:	425b      	negs	r3, r3
 800142e:	b29b      	uxth	r3, r3
 8001430:	81fb      	strh	r3, [r7, #14]
        HAL_GPIO_WritePin(dir_port1, dir_pin1, GPIO_PIN_SET);
 8001432:	8b3b      	ldrh	r3, [r7, #24]
 8001434:	2201      	movs	r2, #1
 8001436:	4619      	mov	r1, r3
 8001438:	6838      	ldr	r0, [r7, #0]
 800143a:	f001 fb2b 	bl	8002a94 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(dir_port2, dir_pin2, GPIO_PIN_RESET);
 800143e:	8c3b      	ldrh	r3, [r7, #32]
 8001440:	2200      	movs	r2, #0
 8001442:	4619      	mov	r1, r3
 8001444:	69f8      	ldr	r0, [r7, #28]
 8001446:	f001 fb25 	bl	8002a94 <HAL_GPIO_WritePin>
    }

    if (speed > PWM_MAX) speed = PWM_MAX;
 800144a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800144e:	2b63      	cmp	r3, #99	@ 0x63
 8001450:	dd01      	ble.n	8001456 <set_motor+0x5e>
 8001452:	2363      	movs	r3, #99	@ 0x63
 8001454:	81fb      	strh	r3, [r7, #14]

    __HAL_TIM_SET_COMPARE(htim, channel, speed);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d105      	bne.n	8001468 <set_motor+0x70>
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001464:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001466:	e016      	b.n	8001496 <set_motor+0x9e>
    __HAL_TIM_SET_COMPARE(htim, channel, speed);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2b04      	cmp	r3, #4
 800146c:	d105      	bne.n	800147a <set_motor+0x82>
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001476:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001478:	e00d      	b.n	8001496 <set_motor+0x9e>
    __HAL_TIM_SET_COMPARE(htim, channel, speed);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2b08      	cmp	r3, #8
 800147e:	d105      	bne.n	800148c <set_motor+0x94>
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001488:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800148a:	e004      	b.n	8001496 <set_motor+0x9e>
    __HAL_TIM_SET_COMPARE(htim, channel, speed);
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001494:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001496:	bf00      	nop
 8001498:	3710      	adds	r7, #16
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
	...

080014a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014a0:	b5b0      	push	{r4, r5, r7, lr}
 80014a2:	b098      	sub	sp, #96	@ 0x60
 80014a4:	af04      	add	r7, sp, #16

  /* USER CODE BEGIN 1 */
	uint8_t lora_ok = 0;
 80014a6:	2300      	movs	r3, #0
 80014a8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	float roll = 0.0f;
 80014ac:	f04f 0300 	mov.w	r3, #0
 80014b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
	float pitch = 0.0f;
 80014b2:	f04f 0300 	mov.w	r3, #0
 80014b6:	63bb      	str	r3, [r7, #56]	@ 0x38
	int horn = 0;
 80014b8:	2300      	movs	r3, #0
 80014ba:	637b      	str	r3, [r7, #52]	@ 0x34
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014bc:	f000 ffd2 	bl	8002464 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014c0:	f000 fb42 	bl	8001b48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014c4:	f000 fcac 	bl	8001e20 <MX_GPIO_Init>
  MX_TIM2_Init();
 80014c8:	f000 fbba 	bl	8001c40 <MX_TIM2_Init>
  MX_TIM4_Init();
 80014cc:	f000 fc26 	bl	8001d1c <MX_TIM4_Init>
  MX_SPI1_Init();
 80014d0:	f000 fb80 	bl	8001bd4 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80014d4:	f000 fc7a 	bl	8001dcc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  	  	  	  	  // Start PWM channels
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80014d8:	2108      	movs	r1, #8
 80014da:	489f      	ldr	r0, [pc, #636]	@ (8001758 <main+0x2b8>)
 80014dc:	f002 fd0c 	bl	8003ef8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80014e0:	210c      	movs	r1, #12
 80014e2:	489d      	ldr	r0, [pc, #628]	@ (8001758 <main+0x2b8>)
 80014e4:	f002 fd08 	bl	8003ef8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80014e8:	2104      	movs	r1, #4
 80014ea:	489b      	ldr	r0, [pc, #620]	@ (8001758 <main+0x2b8>)
 80014ec:	f002 fd04 	bl	8003ef8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80014f0:	2100      	movs	r1, #0
 80014f2:	489a      	ldr	r0, [pc, #616]	@ (800175c <main+0x2bc>)
 80014f4:	f002 fd00 	bl	8003ef8 <HAL_TIM_PWM_Start>

  	  	  	  	  	  // Direction setup (0,1 for each motor)
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80014f8:	2200      	movs	r2, #0
 80014fa:	2120      	movs	r1, #32
 80014fc:	4898      	ldr	r0, [pc, #608]	@ (8001760 <main+0x2c0>)
 80014fe:	f001 fac9 	bl	8002a94 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8001502:	2201      	movs	r2, #1
 8001504:	2180      	movs	r1, #128	@ 0x80
 8001506:	4896      	ldr	r0, [pc, #600]	@ (8001760 <main+0x2c0>)
 8001508:	f001 fac4 	bl	8002a94 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 800150c:	2200      	movs	r2, #0
 800150e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001512:	4893      	ldr	r0, [pc, #588]	@ (8001760 <main+0x2c0>)
 8001514:	f001 fabe 	bl	8002a94 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8001518:	2201      	movs	r2, #1
 800151a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800151e:	4890      	ldr	r0, [pc, #576]	@ (8001760 <main+0x2c0>)
 8001520:	f001 fab8 	bl	8002a94 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8001524:	2200      	movs	r2, #0
 8001526:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800152a:	488d      	ldr	r0, [pc, #564]	@ (8001760 <main+0x2c0>)
 800152c:	f001 fab2 	bl	8002a94 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8001530:	2201      	movs	r2, #1
 8001532:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001536:	488a      	ldr	r0, [pc, #552]	@ (8001760 <main+0x2c0>)
 8001538:	f001 faac 	bl	8002a94 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 800153c:	2200      	movs	r2, #0
 800153e:	2101      	movs	r1, #1
 8001540:	4888      	ldr	r0, [pc, #544]	@ (8001764 <main+0x2c4>)
 8001542:	f001 faa7 	bl	8002a94 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8001546:	2201      	movs	r2, #1
 8001548:	2104      	movs	r1, #4
 800154a:	4886      	ldr	r0, [pc, #536]	@ (8001764 <main+0x2c4>)
 800154c:	f001 faa2 	bl	8002a94 <HAL_GPIO_WritePin>





  myLoRa = newLoRa();
 8001550:	4c85      	ldr	r4, [pc, #532]	@ (8001768 <main+0x2c8>)
 8001552:	463b      	mov	r3, r7
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff fbb3 	bl	8000cc0 <newLoRa>
 800155a:	4625      	mov	r5, r4
 800155c:	463c      	mov	r4, r7
 800155e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001560:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001562:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001564:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001566:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800156a:	e885 0007 	stmia.w	r5, {r0, r1, r2}


   myLoRa.CS_port         = GPIOA;
 800156e:	4b7e      	ldr	r3, [pc, #504]	@ (8001768 <main+0x2c8>)
 8001570:	4a7c      	ldr	r2, [pc, #496]	@ (8001764 <main+0x2c4>)
 8001572:	601a      	str	r2, [r3, #0]
   myLoRa.CS_pin          = GPIO_PIN_4;
 8001574:	4b7c      	ldr	r3, [pc, #496]	@ (8001768 <main+0x2c8>)
 8001576:	2210      	movs	r2, #16
 8001578:	809a      	strh	r2, [r3, #4]
   myLoRa.reset_port      = GPIOB;
 800157a:	4b7b      	ldr	r3, [pc, #492]	@ (8001768 <main+0x2c8>)
 800157c:	4a78      	ldr	r2, [pc, #480]	@ (8001760 <main+0x2c0>)
 800157e:	609a      	str	r2, [r3, #8]
   myLoRa.reset_pin       = GPIO_PIN_1;
 8001580:	4b79      	ldr	r3, [pc, #484]	@ (8001768 <main+0x2c8>)
 8001582:	2202      	movs	r2, #2
 8001584:	819a      	strh	r2, [r3, #12]
   myLoRa.DIO0_port       = GPIOB;
 8001586:	4b78      	ldr	r3, [pc, #480]	@ (8001768 <main+0x2c8>)
 8001588:	4a75      	ldr	r2, [pc, #468]	@ (8001760 <main+0x2c0>)
 800158a:	611a      	str	r2, [r3, #16]
   myLoRa.DIO0_pin        = GPIO_PIN_0;
 800158c:	4b76      	ldr	r3, [pc, #472]	@ (8001768 <main+0x2c8>)
 800158e:	2201      	movs	r2, #1
 8001590:	829a      	strh	r2, [r3, #20]
   myLoRa.hSPIx           = &hspi1;
 8001592:	4b75      	ldr	r3, [pc, #468]	@ (8001768 <main+0x2c8>)
 8001594:	4a75      	ldr	r2, [pc, #468]	@ (800176c <main+0x2cc>)
 8001596:	619a      	str	r2, [r3, #24]


   myLoRa.frequency             = 433;             // default = 433 MHz
 8001598:	4b73      	ldr	r3, [pc, #460]	@ (8001768 <main+0x2c8>)
 800159a:	f240 12b1 	movw	r2, #433	@ 0x1b1
 800159e:	621a      	str	r2, [r3, #32]
   myLoRa.spredingFactor        = SF_7;            // default = SF_7
 80015a0:	4b71      	ldr	r3, [pc, #452]	@ (8001768 <main+0x2c8>)
 80015a2:	2207      	movs	r2, #7
 80015a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   myLoRa.bandWidth             = BW_125KHz;       // default = BW_125KHz
 80015a8:	4b6f      	ldr	r3, [pc, #444]	@ (8001768 <main+0x2c8>)
 80015aa:	2207      	movs	r2, #7
 80015ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
   myLoRa.crcRate               = CR_4_5;          // default = CR_4_5
 80015b0:	4b6d      	ldr	r3, [pc, #436]	@ (8001768 <main+0x2c8>)
 80015b2:	2201      	movs	r2, #1
 80015b4:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
   myLoRa.power                 = POWER_20db;      // default = 20db
 80015b8:	4b6b      	ldr	r3, [pc, #428]	@ (8001768 <main+0x2c8>)
 80015ba:	22ff      	movs	r2, #255	@ 0xff
 80015bc:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
   myLoRa.overCurrentProtection = 100;             // default = 100 mA
 80015c0:	4b69      	ldr	r3, [pc, #420]	@ (8001768 <main+0x2c8>)
 80015c2:	2264      	movs	r2, #100	@ 0x64
 80015c4:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
   myLoRa.preamble              = 8;              // default = 8;
 80015c8:	4b67      	ldr	r3, [pc, #412]	@ (8001768 <main+0x2c8>)
 80015ca:	2208      	movs	r2, #8
 80015cc:	851a      	strh	r2, [r3, #40]	@ 0x28

   while (!lora_ok)
 80015ce:	e013      	b.n	80015f8 <main+0x158>
   {
       if (LoRa_init(&myLoRa) == LORA_OK)
 80015d0:	4865      	ldr	r0, [pc, #404]	@ (8001768 <main+0x2c8>)
 80015d2:	f7ff fe53 	bl	800127c <LoRa_init>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2bc8      	cmp	r3, #200	@ 0xc8
 80015da:	d106      	bne.n	80015ea <main+0x14a>
       {
           lora_ok = 1;
 80015dc:	2301      	movs	r3, #1
 80015de:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
           printf("LoRa initialized successfully\r\n");
 80015e2:	4863      	ldr	r0, [pc, #396]	@ (8001770 <main+0x2d0>)
 80015e4:	f004 fa16 	bl	8005a14 <puts>
 80015e8:	e006      	b.n	80015f8 <main+0x158>
       }
       else
       {
           printf("LoRa init failed, retrying...\r\n");
 80015ea:	4862      	ldr	r0, [pc, #392]	@ (8001774 <main+0x2d4>)
 80015ec:	f004 fa12 	bl	8005a14 <puts>
           HAL_Delay(500);
 80015f0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80015f4:	f000 ff98 	bl	8002528 <HAL_Delay>
   while (!lora_ok)
 80015f8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d0e7      	beq.n	80015d0 <main+0x130>
       }
   }
   LoRa_startReceiving(&myLoRa);
 8001600:	4859      	ldr	r0, [pc, #356]	@ (8001768 <main+0x2c8>)
 8001602:	f7ff fdcf 	bl	80011a4 <LoRa_startReceiving>
   printf("LoRa RX started\r\n");
 8001606:	485c      	ldr	r0, [pc, #368]	@ (8001778 <main+0x2d8>)
 8001608:	f004 fa04 	bl	8005a14 <puts>

 printf("Reseti hamar\n");
 800160c:	485b      	ldr	r0, [pc, #364]	@ (800177c <main+0x2dc>)
 800160e:	f004 fa01 	bl	8005a14 <puts>
  while (1)
  {



	  if (lora_irq_flag)
 8001612:	4b5b      	ldr	r3, [pc, #364]	@ (8001780 <main+0x2e0>)
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	b2db      	uxtb	r3, r3
 8001618:	2b00      	cmp	r3, #0
 800161a:	d04f      	beq.n	80016bc <main+0x21c>
	  {
	      lora_irq_flag = 0;
 800161c:	4b58      	ldr	r3, [pc, #352]	@ (8001780 <main+0x2e0>)
 800161e:	2200      	movs	r2, #0
 8001620:	701a      	strb	r2, [r3, #0]
	      printf("Mtav lora_irq\r\n");
 8001622:	4858      	ldr	r0, [pc, #352]	@ (8001784 <main+0x2e4>)
 8001624:	f004 f9f6 	bl	8005a14 <puts>
	      uint8_t bytes_read =
	          LoRa_receive(&myLoRa, received_data, sizeof(received_data));
 8001628:	2232      	movs	r2, #50	@ 0x32
 800162a:	4957      	ldr	r1, [pc, #348]	@ (8001788 <main+0x2e8>)
 800162c:	484e      	ldr	r0, [pc, #312]	@ (8001768 <main+0x2c8>)
 800162e:	f7ff fdc5 	bl	80011bc <LoRa_receive>
 8001632:	4603      	mov	r3, r0
 8001634:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

	      if (bytes_read > 0)
 8001638:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800163c:	2b00      	cmp	r3, #0
 800163e:	d020      	beq.n	8001682 <main+0x1e2>
	      {
	          received_data[bytes_read] = '\0';
 8001640:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001644:	4a50      	ldr	r2, [pc, #320]	@ (8001788 <main+0x2e8>)
 8001646:	2100      	movs	r1, #0
 8001648:	54d1      	strb	r1, [r2, r3]
	          printf("RX: %s\r\n", received_data);
 800164a:	494f      	ldr	r1, [pc, #316]	@ (8001788 <main+0x2e8>)
 800164c:	484f      	ldr	r0, [pc, #316]	@ (800178c <main+0x2ec>)
 800164e:	f004 f979 	bl	8005944 <iprintf>
	          int parsed = sscanf((char*)received_data,
 8001652:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001656:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800165a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800165e:	9300      	str	r3, [sp, #0]
 8001660:	460b      	mov	r3, r1
 8001662:	494b      	ldr	r1, [pc, #300]	@ (8001790 <main+0x2f0>)
 8001664:	4848      	ldr	r0, [pc, #288]	@ (8001788 <main+0x2e8>)
 8001666:	f004 f9ff 	bl	8005a68 <siscanf>
 800166a:	6438      	str	r0, [r7, #64]	@ 0x40
	                              "R=%f,P=%f,H=%d",
	                              &roll, &pitch, &horn);

	          if (parsed != 3) {
 800166c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800166e:	2b03      	cmp	r3, #3
 8001670:	d007      	beq.n	8001682 <main+0x1e2>
	              printf("Invalid packet: %s\r\n", received_data);
 8001672:	4945      	ldr	r1, [pc, #276]	@ (8001788 <main+0x2e8>)
 8001674:	4847      	ldr	r0, [pc, #284]	@ (8001794 <main+0x2f4>)
 8001676:	f004 f965 	bl	8005944 <iprintf>
	              LoRa_startReceiving(&myLoRa);
 800167a:	483b      	ldr	r0, [pc, #236]	@ (8001768 <main+0x2c8>)
 800167c:	f7ff fd92 	bl	80011a4 <LoRa_startReceiving>
	              continue;
 8001680:	e255      	b.n	8001b2e <main+0x68e>
	          }
	      }



	      if (fabsf(roll)  < 5.0f) roll = 0.0f;
 8001682:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001684:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001688:	4943      	ldr	r1, [pc, #268]	@ (8001798 <main+0x2f8>)
 800168a:	4618      	mov	r0, r3
 800168c:	f7ff faba 	bl	8000c04 <__aeabi_fcmplt>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d002      	beq.n	800169c <main+0x1fc>
 8001696:	f04f 0300 	mov.w	r3, #0
 800169a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	      if (fabsf(pitch) < 5.0f) pitch = 0.0f;
 800169c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800169e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80016a2:	493d      	ldr	r1, [pc, #244]	@ (8001798 <main+0x2f8>)
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7ff faad 	bl	8000c04 <__aeabi_fcmplt>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d002      	beq.n	80016b6 <main+0x216>
 80016b0:	f04f 0300 	mov.w	r3, #0
 80016b4:	63bb      	str	r3, [r7, #56]	@ 0x38

	      LoRa_startReceiving(&myLoRa);
 80016b6:	482c      	ldr	r0, [pc, #176]	@ (8001768 <main+0x2c8>)
 80016b8:	f7ff fd74 	bl	80011a4 <LoRa_startReceiving>
	  }


	  printf("roll: %.2f, pitch: %.2f, H: %d\r\n", roll, pitch, horn);
 80016bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016be:	4618      	mov	r0, r3
 80016c0:	f7fe feb2 	bl	8000428 <__aeabi_f2d>
 80016c4:	4604      	mov	r4, r0
 80016c6:	460d      	mov	r5, r1
 80016c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7fe feac 	bl	8000428 <__aeabi_f2d>
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80016d6:	9102      	str	r1, [sp, #8]
 80016d8:	e9cd 2300 	strd	r2, r3, [sp]
 80016dc:	4622      	mov	r2, r4
 80016de:	462b      	mov	r3, r5
 80016e0:	482e      	ldr	r0, [pc, #184]	@ (800179c <main+0x2fc>)
 80016e2:	f004 f92f 	bl	8005944 <iprintf>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		 int16_t m1 = 0;
 80016e6:	2300      	movs	r3, #0
 80016e8:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		 int16_t m2 = 0;
 80016ec:	2300      	movs	r3, #0
 80016ee:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
		 int16_t m3 = 0;
 80016f2:	2300      	movs	r3, #0
 80016f4:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
		 int16_t m4 = 0;
 80016f8:	2300      	movs	r3, #0
 80016fa:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

	  if((roll < 40) && (roll > -40) && (pitch < 40) && (pitch > -40)){
 80016fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001700:	4927      	ldr	r1, [pc, #156]	@ (80017a0 <main+0x300>)
 8001702:	4618      	mov	r0, r3
 8001704:	f7ff fa7e 	bl	8000c04 <__aeabi_fcmplt>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d04c      	beq.n	80017a8 <main+0x308>
 800170e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001710:	4924      	ldr	r1, [pc, #144]	@ (80017a4 <main+0x304>)
 8001712:	4618      	mov	r0, r3
 8001714:	f7ff fa94 	bl	8000c40 <__aeabi_fcmpgt>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d044      	beq.n	80017a8 <main+0x308>
 800171e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001720:	491f      	ldr	r1, [pc, #124]	@ (80017a0 <main+0x300>)
 8001722:	4618      	mov	r0, r3
 8001724:	f7ff fa6e 	bl	8000c04 <__aeabi_fcmplt>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d03c      	beq.n	80017a8 <main+0x308>
 800172e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001730:	491c      	ldr	r1, [pc, #112]	@ (80017a4 <main+0x304>)
 8001732:	4618      	mov	r0, r3
 8001734:	f7ff fa84 	bl	8000c40 <__aeabi_fcmpgt>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d034      	beq.n	80017a8 <main+0x308>
		  m1 = 0;
 800173e:	2300      	movs	r3, #0
 8001740:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		  m2 = 0;
 8001744:	2300      	movs	r3, #0
 8001746:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
		  m3 = 0;
 800174a:	2300      	movs	r3, #0
 800174c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
		  m4 = 0;
 8001750:	2300      	movs	r3, #0
 8001752:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001756:	e1a3      	b.n	8001aa0 <main+0x600>
 8001758:	20000248 	.word	0x20000248
 800175c:	20000290 	.word	0x20000290
 8001760:	40010c00 	.word	0x40010c00
 8001764:	40010800 	.word	0x40010800
 8001768:	20000320 	.word	0x20000320
 800176c:	200001f0 	.word	0x200001f0
 8001770:	08009b50 	.word	0x08009b50
 8001774:	08009b70 	.word	0x08009b70
 8001778:	08009b90 	.word	0x08009b90
 800177c:	08009ba4 	.word	0x08009ba4
 8001780:	2000037e 	.word	0x2000037e
 8001784:	08009bb4 	.word	0x08009bb4
 8001788:	2000034c 	.word	0x2000034c
 800178c:	08009bc4 	.word	0x08009bc4
 8001790:	08009bd0 	.word	0x08009bd0
 8001794:	08009be0 	.word	0x08009be0
 8001798:	40a00000 	.word	0x40a00000
 800179c:	08009bf8 	.word	0x08009bf8
 80017a0:	42200000 	.word	0x42200000
 80017a4:	c2200000 	.word	0xc2200000
	  }
	  else if((roll >= 40) && (roll > -40) && (pitch < 40) && (pitch > -40)){
 80017a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80017aa:	49a3      	ldr	r1, [pc, #652]	@ (8001a38 <main+0x598>)
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7ff fa3d 	bl	8000c2c <__aeabi_fcmpge>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d028      	beq.n	800180a <main+0x36a>
 80017b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80017ba:	49a0      	ldr	r1, [pc, #640]	@ (8001a3c <main+0x59c>)
 80017bc:	4618      	mov	r0, r3
 80017be:	f7ff fa3f 	bl	8000c40 <__aeabi_fcmpgt>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d020      	beq.n	800180a <main+0x36a>
 80017c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017ca:	499b      	ldr	r1, [pc, #620]	@ (8001a38 <main+0x598>)
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7ff fa19 	bl	8000c04 <__aeabi_fcmplt>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d018      	beq.n	800180a <main+0x36a>
 80017d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017da:	4998      	ldr	r1, [pc, #608]	@ (8001a3c <main+0x59c>)
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff fa2f 	bl	8000c40 <__aeabi_fcmpgt>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d010      	beq.n	800180a <main+0x36a>
		  m1 = -PWM_MAX;
 80017e8:	f64f 739d 	movw	r3, #65437	@ 0xff9d
 80017ec:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		  m2 = -PWM_MAX;
 80017f0:	f64f 739d 	movw	r3, #65437	@ 0xff9d
 80017f4:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
		  m3 = -PWM_MAX;
 80017f8:	f64f 739d 	movw	r3, #65437	@ 0xff9d
 80017fc:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
		  m4 = -PWM_MAX;
 8001800:	f64f 739d 	movw	r3, #65437	@ 0xff9d
 8001804:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001808:	e14a      	b.n	8001aa0 <main+0x600>
	  }
	  else if((roll < 40) && (roll <= -40) && (pitch < 40) && (pitch > -40)){
 800180a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800180c:	498a      	ldr	r1, [pc, #552]	@ (8001a38 <main+0x598>)
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff f9f8 	bl	8000c04 <__aeabi_fcmplt>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d024      	beq.n	8001864 <main+0x3c4>
 800181a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800181c:	4987      	ldr	r1, [pc, #540]	@ (8001a3c <main+0x59c>)
 800181e:	4618      	mov	r0, r3
 8001820:	f7ff f9fa 	bl	8000c18 <__aeabi_fcmple>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d01c      	beq.n	8001864 <main+0x3c4>
 800182a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800182c:	4982      	ldr	r1, [pc, #520]	@ (8001a38 <main+0x598>)
 800182e:	4618      	mov	r0, r3
 8001830:	f7ff f9e8 	bl	8000c04 <__aeabi_fcmplt>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d014      	beq.n	8001864 <main+0x3c4>
 800183a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800183c:	497f      	ldr	r1, [pc, #508]	@ (8001a3c <main+0x59c>)
 800183e:	4618      	mov	r0, r3
 8001840:	f7ff f9fe 	bl	8000c40 <__aeabi_fcmpgt>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d00c      	beq.n	8001864 <main+0x3c4>
		  m1 = PWM_MAX;
 800184a:	2363      	movs	r3, #99	@ 0x63
 800184c:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
	  	  m2 = PWM_MAX;
 8001850:	2363      	movs	r3, #99	@ 0x63
 8001852:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
	  	  m3 = PWM_MAX;
 8001856:	2363      	movs	r3, #99	@ 0x63
 8001858:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	  	  m4 = PWM_MAX;
 800185c:	2363      	movs	r3, #99	@ 0x63
 800185e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001862:	e11d      	b.n	8001aa0 <main+0x600>
	  }
	  else if((roll < 40) && (roll > -40) && (pitch >= 40) && (pitch > -40)){
 8001864:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001866:	4974      	ldr	r1, [pc, #464]	@ (8001a38 <main+0x598>)
 8001868:	4618      	mov	r0, r3
 800186a:	f7ff f9cb 	bl	8000c04 <__aeabi_fcmplt>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d026      	beq.n	80018c2 <main+0x422>
 8001874:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001876:	4971      	ldr	r1, [pc, #452]	@ (8001a3c <main+0x59c>)
 8001878:	4618      	mov	r0, r3
 800187a:	f7ff f9e1 	bl	8000c40 <__aeabi_fcmpgt>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d01e      	beq.n	80018c2 <main+0x422>
 8001884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001886:	496c      	ldr	r1, [pc, #432]	@ (8001a38 <main+0x598>)
 8001888:	4618      	mov	r0, r3
 800188a:	f7ff f9cf 	bl	8000c2c <__aeabi_fcmpge>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d016      	beq.n	80018c2 <main+0x422>
 8001894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001896:	4969      	ldr	r1, [pc, #420]	@ (8001a3c <main+0x59c>)
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff f9d1 	bl	8000c40 <__aeabi_fcmpgt>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d00e      	beq.n	80018c2 <main+0x422>
		  m1 = -PWM_MAX;
 80018a4:	f64f 739d 	movw	r3, #65437	@ 0xff9d
 80018a8:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
	  	  m2 = PWM_MAX;
 80018ac:	2363      	movs	r3, #99	@ 0x63
 80018ae:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
	  	  m3 = PWM_MAX;
 80018b2:	2363      	movs	r3, #99	@ 0x63
 80018b4:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	 	  m4 = -PWM_MAX;
 80018b8:	f64f 739d 	movw	r3, #65437	@ 0xff9d
 80018bc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80018c0:	e0ee      	b.n	8001aa0 <main+0x600>
	  }
	  else if((roll < 40) && (roll > -40) && (pitch < 40) && (pitch <= -40)){
 80018c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80018c4:	495c      	ldr	r1, [pc, #368]	@ (8001a38 <main+0x598>)
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7ff f99c 	bl	8000c04 <__aeabi_fcmplt>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d026      	beq.n	8001920 <main+0x480>
 80018d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80018d4:	4959      	ldr	r1, [pc, #356]	@ (8001a3c <main+0x59c>)
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7ff f9b2 	bl	8000c40 <__aeabi_fcmpgt>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d01e      	beq.n	8001920 <main+0x480>
 80018e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80018e4:	4954      	ldr	r1, [pc, #336]	@ (8001a38 <main+0x598>)
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7ff f98c 	bl	8000c04 <__aeabi_fcmplt>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d016      	beq.n	8001920 <main+0x480>
 80018f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80018f4:	4951      	ldr	r1, [pc, #324]	@ (8001a3c <main+0x59c>)
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7ff f98e 	bl	8000c18 <__aeabi_fcmple>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d00e      	beq.n	8001920 <main+0x480>
	 	  m1 = PWM_MAX;
 8001902:	2363      	movs	r3, #99	@ 0x63
 8001904:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
	  	  m2 = -PWM_MAX;
 8001908:	f64f 739d 	movw	r3, #65437	@ 0xff9d
 800190c:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
	  	  m3 = -PWM_MAX;
 8001910:	f64f 739d 	movw	r3, #65437	@ 0xff9d
 8001914:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	  	  m4 = PWM_MAX;
 8001918:	2363      	movs	r3, #99	@ 0x63
 800191a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800191e:	e0bf      	b.n	8001aa0 <main+0x600>
	  }
	  else if((roll < 40) && (roll <= -40) && (pitch >= 40) && (pitch > -40)){
 8001920:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001922:	4945      	ldr	r1, [pc, #276]	@ (8001a38 <main+0x598>)
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff f96d 	bl	8000c04 <__aeabi_fcmplt>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d024      	beq.n	800197a <main+0x4da>
 8001930:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001932:	4942      	ldr	r1, [pc, #264]	@ (8001a3c <main+0x59c>)
 8001934:	4618      	mov	r0, r3
 8001936:	f7ff f96f 	bl	8000c18 <__aeabi_fcmple>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d01c      	beq.n	800197a <main+0x4da>
 8001940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001942:	493d      	ldr	r1, [pc, #244]	@ (8001a38 <main+0x598>)
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff f971 	bl	8000c2c <__aeabi_fcmpge>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d014      	beq.n	800197a <main+0x4da>
 8001950:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001952:	493a      	ldr	r1, [pc, #232]	@ (8001a3c <main+0x59c>)
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff f973 	bl	8000c40 <__aeabi_fcmpgt>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d00c      	beq.n	800197a <main+0x4da>
	  	  m1 = PWM_MAX - 15;
 8001960:	2354      	movs	r3, #84	@ 0x54
 8001962:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
	  	  m2 = PWM_MAX;
 8001966:	2363      	movs	r3, #99	@ 0x63
 8001968:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
	  	  m3 = PWM_MAX;
 800196c:	2363      	movs	r3, #99	@ 0x63
 800196e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	  	  m4 = PWM_MAX - 15;
 8001972:	2354      	movs	r3, #84	@ 0x54
 8001974:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001978:	e092      	b.n	8001aa0 <main+0x600>
	  }
	  else if((roll < 40) && (roll <= -40) && (pitch < 40) && (pitch <= -40)){
 800197a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800197c:	492e      	ldr	r1, [pc, #184]	@ (8001a38 <main+0x598>)
 800197e:	4618      	mov	r0, r3
 8001980:	f7ff f940 	bl	8000c04 <__aeabi_fcmplt>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d024      	beq.n	80019d4 <main+0x534>
 800198a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800198c:	492b      	ldr	r1, [pc, #172]	@ (8001a3c <main+0x59c>)
 800198e:	4618      	mov	r0, r3
 8001990:	f7ff f942 	bl	8000c18 <__aeabi_fcmple>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d01c      	beq.n	80019d4 <main+0x534>
 800199a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800199c:	4926      	ldr	r1, [pc, #152]	@ (8001a38 <main+0x598>)
 800199e:	4618      	mov	r0, r3
 80019a0:	f7ff f930 	bl	8000c04 <__aeabi_fcmplt>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d014      	beq.n	80019d4 <main+0x534>
 80019aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019ac:	4923      	ldr	r1, [pc, #140]	@ (8001a3c <main+0x59c>)
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff f932 	bl	8000c18 <__aeabi_fcmple>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d00c      	beq.n	80019d4 <main+0x534>
	  	  m1 = PWM_MAX;
 80019ba:	2363      	movs	r3, #99	@ 0x63
 80019bc:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
	 	  m2 = PWM_MAX - 15;
 80019c0:	2354      	movs	r3, #84	@ 0x54
 80019c2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
	   	  m3 = PWM_MAX - 15;
 80019c6:	2354      	movs	r3, #84	@ 0x54
 80019c8:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	   	  m4 = PWM_MAX;
 80019cc:	2363      	movs	r3, #99	@ 0x63
 80019ce:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80019d2:	e065      	b.n	8001aa0 <main+0x600>
	  }
	  else if((roll >= 40) && (roll > -40) && (pitch >= 40) && (pitch > -40)){
 80019d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019d6:	4918      	ldr	r1, [pc, #96]	@ (8001a38 <main+0x598>)
 80019d8:	4618      	mov	r0, r3
 80019da:	f7ff f927 	bl	8000c2c <__aeabi_fcmpge>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d02d      	beq.n	8001a40 <main+0x5a0>
 80019e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019e6:	4915      	ldr	r1, [pc, #84]	@ (8001a3c <main+0x59c>)
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7ff f929 	bl	8000c40 <__aeabi_fcmpgt>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d025      	beq.n	8001a40 <main+0x5a0>
 80019f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019f6:	4910      	ldr	r1, [pc, #64]	@ (8001a38 <main+0x598>)
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7ff f917 	bl	8000c2c <__aeabi_fcmpge>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d01d      	beq.n	8001a40 <main+0x5a0>
 8001a04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a06:	490d      	ldr	r1, [pc, #52]	@ (8001a3c <main+0x59c>)
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff f919 	bl	8000c40 <__aeabi_fcmpgt>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d015      	beq.n	8001a40 <main+0x5a0>
	 	  m1 = -PWM_MAX + 15;
 8001a14:	f64f 73ac 	movw	r3, #65452	@ 0xffac
 8001a18:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		  m2 = -PWM_MAX;
 8001a1c:	f64f 739d 	movw	r3, #65437	@ 0xff9d
 8001a20:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
	  	  m3 = -PWM_MAX;
 8001a24:	f64f 739d 	movw	r3, #65437	@ 0xff9d
 8001a28:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	  	  m4 = -PWM_MAX + 15;
 8001a2c:	f64f 73ac 	movw	r3, #65452	@ 0xffac
 8001a30:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001a34:	e034      	b.n	8001aa0 <main+0x600>
 8001a36:	bf00      	nop
 8001a38:	42200000 	.word	0x42200000
 8001a3c:	c2200000 	.word	0xc2200000
	  }
	  else if((roll >= 40) && (roll > -40) && (pitch < 40) && (pitch <= -40)){
 8001a40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a42:	493b      	ldr	r1, [pc, #236]	@ (8001b30 <main+0x690>)
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7ff f8f1 	bl	8000c2c <__aeabi_fcmpge>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d027      	beq.n	8001aa0 <main+0x600>
 8001a50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a52:	4938      	ldr	r1, [pc, #224]	@ (8001b34 <main+0x694>)
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7ff f8f3 	bl	8000c40 <__aeabi_fcmpgt>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d01f      	beq.n	8001aa0 <main+0x600>
 8001a60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a62:	4933      	ldr	r1, [pc, #204]	@ (8001b30 <main+0x690>)
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff f8cd 	bl	8000c04 <__aeabi_fcmplt>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d017      	beq.n	8001aa0 <main+0x600>
 8001a70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a72:	4930      	ldr	r1, [pc, #192]	@ (8001b34 <main+0x694>)
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7ff f8cf 	bl	8000c18 <__aeabi_fcmple>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d00f      	beq.n	8001aa0 <main+0x600>
		  m1 = -PWM_MAX;
 8001a80:	f64f 739d 	movw	r3, #65437	@ 0xff9d
 8001a84:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
	  	  m2 = -PWM_MAX + 15;
 8001a88:	f64f 73ac 	movw	r3, #65452	@ 0xffac
 8001a8c:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
	   	  m3 = -PWM_MAX + 15;
 8001a90:	f64f 73ac 	movw	r3, #65452	@ 0xffac
 8001a94:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	   	  m4 = -PWM_MAX;
 8001a98:	f64f 739d 	movw	r3, #65437	@ 0xff9d
 8001a9c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46



	 //printf("m1: %d, m2: %d, m3: %d, m4: %d\r\n", m1, m2, m3, m4);

	  set_motor(m1, &htim2, TIM_CHANNEL_3, GPIOB, GPIO_PIN_5, GPIOB, GPIO_PIN_7);
 8001aa0:	f9b7 004c 	ldrsh.w	r0, [r7, #76]	@ 0x4c
 8001aa4:	2380      	movs	r3, #128	@ 0x80
 8001aa6:	9302      	str	r3, [sp, #8]
 8001aa8:	4b23      	ldr	r3, [pc, #140]	@ (8001b38 <main+0x698>)
 8001aaa:	9301      	str	r3, [sp, #4]
 8001aac:	2320      	movs	r3, #32
 8001aae:	9300      	str	r3, [sp, #0]
 8001ab0:	4b21      	ldr	r3, [pc, #132]	@ (8001b38 <main+0x698>)
 8001ab2:	2208      	movs	r2, #8
 8001ab4:	4921      	ldr	r1, [pc, #132]	@ (8001b3c <main+0x69c>)
 8001ab6:	f7ff fc9f 	bl	80013f8 <set_motor>
	  set_motor(m2, &htim2, TIM_CHANNEL_4, GPIOB, GPIO_PIN_15, GPIOB, GPIO_PIN_14);
 8001aba:	f9b7 004a 	ldrsh.w	r0, [r7, #74]	@ 0x4a
 8001abe:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001ac2:	9302      	str	r3, [sp, #8]
 8001ac4:	4b1c      	ldr	r3, [pc, #112]	@ (8001b38 <main+0x698>)
 8001ac6:	9301      	str	r3, [sp, #4]
 8001ac8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001acc:	9300      	str	r3, [sp, #0]
 8001ace:	4b1a      	ldr	r3, [pc, #104]	@ (8001b38 <main+0x698>)
 8001ad0:	220c      	movs	r2, #12
 8001ad2:	491a      	ldr	r1, [pc, #104]	@ (8001b3c <main+0x69c>)
 8001ad4:	f7ff fc90 	bl	80013f8 <set_motor>
	  set_motor(m3, &htim4, TIM_CHANNEL_1, GPIOB, GPIO_PIN_8, GPIOB, GPIO_PIN_9);
 8001ad8:	f9b7 0048 	ldrsh.w	r0, [r7, #72]	@ 0x48
 8001adc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ae0:	9302      	str	r3, [sp, #8]
 8001ae2:	4b15      	ldr	r3, [pc, #84]	@ (8001b38 <main+0x698>)
 8001ae4:	9301      	str	r3, [sp, #4]
 8001ae6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001aea:	9300      	str	r3, [sp, #0]
 8001aec:	4b12      	ldr	r3, [pc, #72]	@ (8001b38 <main+0x698>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	4913      	ldr	r1, [pc, #76]	@ (8001b40 <main+0x6a0>)
 8001af2:	f7ff fc81 	bl	80013f8 <set_motor>
	  set_motor(m4, &htim2, TIM_CHANNEL_2, GPIOA, GPIO_PIN_2, GPIOA, GPIO_PIN_0) ;
 8001af6:	f9b7 0046 	ldrsh.w	r0, [r7, #70]	@ 0x46
 8001afa:	2301      	movs	r3, #1
 8001afc:	9302      	str	r3, [sp, #8]
 8001afe:	4b11      	ldr	r3, [pc, #68]	@ (8001b44 <main+0x6a4>)
 8001b00:	9301      	str	r3, [sp, #4]
 8001b02:	2304      	movs	r3, #4
 8001b04:	9300      	str	r3, [sp, #0]
 8001b06:	4b0f      	ldr	r3, [pc, #60]	@ (8001b44 <main+0x6a4>)
 8001b08:	2204      	movs	r2, #4
 8001b0a:	490c      	ldr	r1, [pc, #48]	@ (8001b3c <main+0x69c>)
 8001b0c:	f7ff fc74 	bl	80013f8 <set_motor>

	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, !horn ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001b10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	bf0c      	ite	eq
 8001b16:	2301      	moveq	r3, #1
 8001b18:	2300      	movne	r3, #0
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b22:	4808      	ldr	r0, [pc, #32]	@ (8001b44 <main+0x6a4>)
 8001b24:	f000 ffb6 	bl	8002a94 <HAL_GPIO_WritePin>





	HAL_Delay(1);
 8001b28:	2001      	movs	r0, #1
 8001b2a:	f000 fcfd 	bl	8002528 <HAL_Delay>
  {
 8001b2e:	e570      	b.n	8001612 <main+0x172>
 8001b30:	42200000 	.word	0x42200000
 8001b34:	c2200000 	.word	0xc2200000
 8001b38:	40010c00 	.word	0x40010c00
 8001b3c:	20000248 	.word	0x20000248
 8001b40:	20000290 	.word	0x20000290
 8001b44:	40010800 	.word	0x40010800

08001b48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b090      	sub	sp, #64	@ 0x40
 8001b4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b4e:	f107 0318 	add.w	r3, r7, #24
 8001b52:	2228      	movs	r2, #40	@ 0x28
 8001b54:	2100      	movs	r1, #0
 8001b56:	4618      	mov	r0, r3
 8001b58:	f004 f88c 	bl	8005c74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b5c:	1d3b      	adds	r3, r7, #4
 8001b5e:	2200      	movs	r2, #0
 8001b60:	601a      	str	r2, [r3, #0]
 8001b62:	605a      	str	r2, [r3, #4]
 8001b64:	609a      	str	r2, [r3, #8]
 8001b66:	60da      	str	r2, [r3, #12]
 8001b68:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b6e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b72:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001b74:	2300      	movs	r3, #0
 8001b76:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b80:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b84:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001b86:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b8c:	f107 0318 	add.w	r3, r7, #24
 8001b90:	4618      	mov	r0, r3
 8001b92:	f000 ffaf 	bl	8002af4 <HAL_RCC_OscConfig>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001b9c:	f000 f9e0 	bl	8001f60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ba0:	230f      	movs	r3, #15
 8001ba2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001bac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001bb0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001bb6:	1d3b      	adds	r3, r7, #4
 8001bb8:	2102      	movs	r1, #2
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f001 fa1c 	bl	8002ff8 <HAL_RCC_ClockConfig>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001bc6:	f000 f9cb 	bl	8001f60 <Error_Handler>
  }
}
 8001bca:	bf00      	nop
 8001bcc:	3740      	adds	r7, #64	@ 0x40
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
	...

08001bd4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001bd8:	4b17      	ldr	r3, [pc, #92]	@ (8001c38 <MX_SPI1_Init+0x64>)
 8001bda:	4a18      	ldr	r2, [pc, #96]	@ (8001c3c <MX_SPI1_Init+0x68>)
 8001bdc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001bde:	4b16      	ldr	r3, [pc, #88]	@ (8001c38 <MX_SPI1_Init+0x64>)
 8001be0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001be4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001be6:	4b14      	ldr	r3, [pc, #80]	@ (8001c38 <MX_SPI1_Init+0x64>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001bec:	4b12      	ldr	r3, [pc, #72]	@ (8001c38 <MX_SPI1_Init+0x64>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bf2:	4b11      	ldr	r3, [pc, #68]	@ (8001c38 <MX_SPI1_Init+0x64>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8001c38 <MX_SPI1_Init+0x64>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8001c38 <MX_SPI1_Init+0x64>)
 8001c00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c04:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001c06:	4b0c      	ldr	r3, [pc, #48]	@ (8001c38 <MX_SPI1_Init+0x64>)
 8001c08:	2210      	movs	r2, #16
 8001c0a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c0c:	4b0a      	ldr	r3, [pc, #40]	@ (8001c38 <MX_SPI1_Init+0x64>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c12:	4b09      	ldr	r3, [pc, #36]	@ (8001c38 <MX_SPI1_Init+0x64>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c18:	4b07      	ldr	r3, [pc, #28]	@ (8001c38 <MX_SPI1_Init+0x64>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001c1e:	4b06      	ldr	r3, [pc, #24]	@ (8001c38 <MX_SPI1_Init+0x64>)
 8001c20:	220a      	movs	r2, #10
 8001c22:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c24:	4804      	ldr	r0, [pc, #16]	@ (8001c38 <MX_SPI1_Init+0x64>)
 8001c26:	f001 fb75 	bl	8003314 <HAL_SPI_Init>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001c30:	f000 f996 	bl	8001f60 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c34:	bf00      	nop
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	200001f0 	.word	0x200001f0
 8001c3c:	40013000 	.word	0x40013000

08001c40 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b08a      	sub	sp, #40	@ 0x28
 8001c44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c46:	f107 0320 	add.w	r3, r7, #32
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	601a      	str	r2, [r3, #0]
 8001c4e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c50:	1d3b      	adds	r3, r7, #4
 8001c52:	2200      	movs	r2, #0
 8001c54:	601a      	str	r2, [r3, #0]
 8001c56:	605a      	str	r2, [r3, #4]
 8001c58:	609a      	str	r2, [r3, #8]
 8001c5a:	60da      	str	r2, [r3, #12]
 8001c5c:	611a      	str	r2, [r3, #16]
 8001c5e:	615a      	str	r2, [r3, #20]
 8001c60:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c62:	4b2d      	ldr	r3, [pc, #180]	@ (8001d18 <MX_TIM2_Init+0xd8>)
 8001c64:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c68:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001c6a:	4b2b      	ldr	r3, [pc, #172]	@ (8001d18 <MX_TIM2_Init+0xd8>)
 8001c6c:	2247      	movs	r2, #71	@ 0x47
 8001c6e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c70:	4b29      	ldr	r3, [pc, #164]	@ (8001d18 <MX_TIM2_Init+0xd8>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001c76:	4b28      	ldr	r3, [pc, #160]	@ (8001d18 <MX_TIM2_Init+0xd8>)
 8001c78:	2263      	movs	r2, #99	@ 0x63
 8001c7a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c7c:	4b26      	ldr	r3, [pc, #152]	@ (8001d18 <MX_TIM2_Init+0xd8>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c82:	4b25      	ldr	r3, [pc, #148]	@ (8001d18 <MX_TIM2_Init+0xd8>)
 8001c84:	2280      	movs	r2, #128	@ 0x80
 8001c86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001c88:	4823      	ldr	r0, [pc, #140]	@ (8001d18 <MX_TIM2_Init+0xd8>)
 8001c8a:	f002 f8e6 	bl	8003e5a <HAL_TIM_PWM_Init>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001c94:	f000 f964 	bl	8001f60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ca0:	f107 0320 	add.w	r3, r7, #32
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	481c      	ldr	r0, [pc, #112]	@ (8001d18 <MX_TIM2_Init+0xd8>)
 8001ca8:	f002 fca4 	bl	80045f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001cb2:	f000 f955 	bl	8001f60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cb6:	2360      	movs	r3, #96	@ 0x60
 8001cb8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cc6:	1d3b      	adds	r3, r7, #4
 8001cc8:	2204      	movs	r2, #4
 8001cca:	4619      	mov	r1, r3
 8001ccc:	4812      	ldr	r0, [pc, #72]	@ (8001d18 <MX_TIM2_Init+0xd8>)
 8001cce:	f002 f9b5 	bl	800403c <HAL_TIM_PWM_ConfigChannel>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001cd8:	f000 f942 	bl	8001f60 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001cdc:	1d3b      	adds	r3, r7, #4
 8001cde:	2208      	movs	r2, #8
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	480d      	ldr	r0, [pc, #52]	@ (8001d18 <MX_TIM2_Init+0xd8>)
 8001ce4:	f002 f9aa 	bl	800403c <HAL_TIM_PWM_ConfigChannel>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001cee:	f000 f937 	bl	8001f60 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001cf2:	1d3b      	adds	r3, r7, #4
 8001cf4:	220c      	movs	r2, #12
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4807      	ldr	r0, [pc, #28]	@ (8001d18 <MX_TIM2_Init+0xd8>)
 8001cfa:	f002 f99f 	bl	800403c <HAL_TIM_PWM_ConfigChannel>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <MX_TIM2_Init+0xc8>
  {
    Error_Handler();
 8001d04:	f000 f92c 	bl	8001f60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001d08:	4803      	ldr	r0, [pc, #12]	@ (8001d18 <MX_TIM2_Init+0xd8>)
 8001d0a:	f000 f9db 	bl	80020c4 <HAL_TIM_MspPostInit>

}
 8001d0e:	bf00      	nop
 8001d10:	3728      	adds	r7, #40	@ 0x28
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000248 	.word	0x20000248

08001d1c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b08a      	sub	sp, #40	@ 0x28
 8001d20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d22:	f107 0320 	add.w	r3, r7, #32
 8001d26:	2200      	movs	r2, #0
 8001d28:	601a      	str	r2, [r3, #0]
 8001d2a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d2c:	1d3b      	adds	r3, r7, #4
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
 8001d32:	605a      	str	r2, [r3, #4]
 8001d34:	609a      	str	r2, [r3, #8]
 8001d36:	60da      	str	r2, [r3, #12]
 8001d38:	611a      	str	r2, [r3, #16]
 8001d3a:	615a      	str	r2, [r3, #20]
 8001d3c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d3e:	4b21      	ldr	r3, [pc, #132]	@ (8001dc4 <MX_TIM4_Init+0xa8>)
 8001d40:	4a21      	ldr	r2, [pc, #132]	@ (8001dc8 <MX_TIM4_Init+0xac>)
 8001d42:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 8001d44:	4b1f      	ldr	r3, [pc, #124]	@ (8001dc4 <MX_TIM4_Init+0xa8>)
 8001d46:	2247      	movs	r2, #71	@ 0x47
 8001d48:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d4a:	4b1e      	ldr	r3, [pc, #120]	@ (8001dc4 <MX_TIM4_Init+0xa8>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8001d50:	4b1c      	ldr	r3, [pc, #112]	@ (8001dc4 <MX_TIM4_Init+0xa8>)
 8001d52:	2263      	movs	r2, #99	@ 0x63
 8001d54:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d56:	4b1b      	ldr	r3, [pc, #108]	@ (8001dc4 <MX_TIM4_Init+0xa8>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d5c:	4b19      	ldr	r3, [pc, #100]	@ (8001dc4 <MX_TIM4_Init+0xa8>)
 8001d5e:	2280      	movs	r2, #128	@ 0x80
 8001d60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001d62:	4818      	ldr	r0, [pc, #96]	@ (8001dc4 <MX_TIM4_Init+0xa8>)
 8001d64:	f002 f879 	bl	8003e5a <HAL_TIM_PWM_Init>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d001      	beq.n	8001d72 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8001d6e:	f000 f8f7 	bl	8001f60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d72:	2300      	movs	r3, #0
 8001d74:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d76:	2300      	movs	r3, #0
 8001d78:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001d7a:	f107 0320 	add.w	r3, r7, #32
 8001d7e:	4619      	mov	r1, r3
 8001d80:	4810      	ldr	r0, [pc, #64]	@ (8001dc4 <MX_TIM4_Init+0xa8>)
 8001d82:	f002 fc37 	bl	80045f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 8001d8c:	f000 f8e8 	bl	8001f60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d90:	2360      	movs	r3, #96	@ 0x60
 8001d92:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001d94:	2300      	movs	r3, #0
 8001d96:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001da0:	1d3b      	adds	r3, r7, #4
 8001da2:	2200      	movs	r2, #0
 8001da4:	4619      	mov	r1, r3
 8001da6:	4807      	ldr	r0, [pc, #28]	@ (8001dc4 <MX_TIM4_Init+0xa8>)
 8001da8:	f002 f948 	bl	800403c <HAL_TIM_PWM_ConfigChannel>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001db2:	f000 f8d5 	bl	8001f60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001db6:	4803      	ldr	r0, [pc, #12]	@ (8001dc4 <MX_TIM4_Init+0xa8>)
 8001db8:	f000 f984 	bl	80020c4 <HAL_TIM_MspPostInit>

}
 8001dbc:	bf00      	nop
 8001dbe:	3728      	adds	r7, #40	@ 0x28
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	20000290 	.word	0x20000290
 8001dc8:	40000800 	.word	0x40000800

08001dcc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001dd0:	4b11      	ldr	r3, [pc, #68]	@ (8001e18 <MX_USART1_UART_Init+0x4c>)
 8001dd2:	4a12      	ldr	r2, [pc, #72]	@ (8001e1c <MX_USART1_UART_Init+0x50>)
 8001dd4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001dd6:	4b10      	ldr	r3, [pc, #64]	@ (8001e18 <MX_USART1_UART_Init+0x4c>)
 8001dd8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ddc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001dde:	4b0e      	ldr	r3, [pc, #56]	@ (8001e18 <MX_USART1_UART_Init+0x4c>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001de4:	4b0c      	ldr	r3, [pc, #48]	@ (8001e18 <MX_USART1_UART_Init+0x4c>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001dea:	4b0b      	ldr	r3, [pc, #44]	@ (8001e18 <MX_USART1_UART_Init+0x4c>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001df0:	4b09      	ldr	r3, [pc, #36]	@ (8001e18 <MX_USART1_UART_Init+0x4c>)
 8001df2:	220c      	movs	r2, #12
 8001df4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001df6:	4b08      	ldr	r3, [pc, #32]	@ (8001e18 <MX_USART1_UART_Init+0x4c>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dfc:	4b06      	ldr	r3, [pc, #24]	@ (8001e18 <MX_USART1_UART_Init+0x4c>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e02:	4805      	ldr	r0, [pc, #20]	@ (8001e18 <MX_USART1_UART_Init+0x4c>)
 8001e04:	f002 fc54 	bl	80046b0 <HAL_UART_Init>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001e0e:	f000 f8a7 	bl	8001f60 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e12:	bf00      	nop
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	200002d8 	.word	0x200002d8
 8001e1c:	40013800 	.word	0x40013800

08001e20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b088      	sub	sp, #32
 8001e24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e26:	f107 0310 	add.w	r3, r7, #16
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	601a      	str	r2, [r3, #0]
 8001e2e:	605a      	str	r2, [r3, #4]
 8001e30:	609a      	str	r2, [r3, #8]
 8001e32:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e34:	4b3d      	ldr	r3, [pc, #244]	@ (8001f2c <MX_GPIO_Init+0x10c>)
 8001e36:	699b      	ldr	r3, [r3, #24]
 8001e38:	4a3c      	ldr	r2, [pc, #240]	@ (8001f2c <MX_GPIO_Init+0x10c>)
 8001e3a:	f043 0310 	orr.w	r3, r3, #16
 8001e3e:	6193      	str	r3, [r2, #24]
 8001e40:	4b3a      	ldr	r3, [pc, #232]	@ (8001f2c <MX_GPIO_Init+0x10c>)
 8001e42:	699b      	ldr	r3, [r3, #24]
 8001e44:	f003 0310 	and.w	r3, r3, #16
 8001e48:	60fb      	str	r3, [r7, #12]
 8001e4a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e4c:	4b37      	ldr	r3, [pc, #220]	@ (8001f2c <MX_GPIO_Init+0x10c>)
 8001e4e:	699b      	ldr	r3, [r3, #24]
 8001e50:	4a36      	ldr	r2, [pc, #216]	@ (8001f2c <MX_GPIO_Init+0x10c>)
 8001e52:	f043 0320 	orr.w	r3, r3, #32
 8001e56:	6193      	str	r3, [r2, #24]
 8001e58:	4b34      	ldr	r3, [pc, #208]	@ (8001f2c <MX_GPIO_Init+0x10c>)
 8001e5a:	699b      	ldr	r3, [r3, #24]
 8001e5c:	f003 0320 	and.w	r3, r3, #32
 8001e60:	60bb      	str	r3, [r7, #8]
 8001e62:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e64:	4b31      	ldr	r3, [pc, #196]	@ (8001f2c <MX_GPIO_Init+0x10c>)
 8001e66:	699b      	ldr	r3, [r3, #24]
 8001e68:	4a30      	ldr	r2, [pc, #192]	@ (8001f2c <MX_GPIO_Init+0x10c>)
 8001e6a:	f043 0304 	orr.w	r3, r3, #4
 8001e6e:	6193      	str	r3, [r2, #24]
 8001e70:	4b2e      	ldr	r3, [pc, #184]	@ (8001f2c <MX_GPIO_Init+0x10c>)
 8001e72:	699b      	ldr	r3, [r3, #24]
 8001e74:	f003 0304 	and.w	r3, r3, #4
 8001e78:	607b      	str	r3, [r7, #4]
 8001e7a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e7c:	4b2b      	ldr	r3, [pc, #172]	@ (8001f2c <MX_GPIO_Init+0x10c>)
 8001e7e:	699b      	ldr	r3, [r3, #24]
 8001e80:	4a2a      	ldr	r2, [pc, #168]	@ (8001f2c <MX_GPIO_Init+0x10c>)
 8001e82:	f043 0308 	orr.w	r3, r3, #8
 8001e86:	6193      	str	r3, [r2, #24]
 8001e88:	4b28      	ldr	r3, [pc, #160]	@ (8001f2c <MX_GPIO_Init+0x10c>)
 8001e8a:	699b      	ldr	r3, [r3, #24]
 8001e8c:	f003 0308 	and.w	r3, r3, #8
 8001e90:	603b      	str	r3, [r7, #0]
 8001e92:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_8|GPIO_PIN_11
 8001e94:	2200      	movs	r2, #0
 8001e96:	f641 1105 	movw	r1, #6405	@ 0x1905
 8001e9a:	4825      	ldr	r0, [pc, #148]	@ (8001f30 <MX_GPIO_Init+0x110>)
 8001e9c:	f000 fdfa 	bl	8002a94 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	2110      	movs	r1, #16
 8001ea4:	4822      	ldr	r0, [pc, #136]	@ (8001f30 <MX_GPIO_Init+0x110>)
 8001ea6:	f000 fdf5 	bl	8002a94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8001eaa:	2201      	movs	r2, #1
 8001eac:	2102      	movs	r1, #2
 8001eae:	4821      	ldr	r0, [pc, #132]	@ (8001f34 <MX_GPIO_Init+0x114>)
 8001eb0:	f000 fdf0 	bl	8002a94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_5|GPIO_PIN_7
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	f24c 31a0 	movw	r1, #50080	@ 0xc3a0
 8001eba:	481e      	ldr	r0, [pc, #120]	@ (8001f34 <MX_GPIO_Init+0x114>)
 8001ebc:	f000 fdea 	bl	8002a94 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA0 PA2 PA4 PA8
                           PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_8
 8001ec0:	f641 1315 	movw	r3, #6421	@ 0x1915
 8001ec4:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ece:	2302      	movs	r3, #2
 8001ed0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ed2:	f107 0310 	add.w	r3, r7, #16
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	4815      	ldr	r0, [pc, #84]	@ (8001f30 <MX_GPIO_Init+0x110>)
 8001eda:	f000 fc57 	bl	800278c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ee2:	4b15      	ldr	r3, [pc, #84]	@ (8001f38 <MX_GPIO_Init+0x118>)
 8001ee4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eea:	f107 0310 	add.w	r3, r7, #16
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4810      	ldr	r0, [pc, #64]	@ (8001f34 <MX_GPIO_Init+0x114>)
 8001ef2:	f000 fc4b 	bl	800278c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB14 PB15 PB5
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_5
 8001ef6:	f24c 33a2 	movw	r3, #50082	@ 0xc3a2
 8001efa:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001efc:	2301      	movs	r3, #1
 8001efe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f00:	2300      	movs	r3, #0
 8001f02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f04:	2302      	movs	r3, #2
 8001f06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f08:	f107 0310 	add.w	r3, r7, #16
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4809      	ldr	r0, [pc, #36]	@ (8001f34 <MX_GPIO_Init+0x114>)
 8001f10:	f000 fc3c 	bl	800278c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001f14:	2200      	movs	r2, #0
 8001f16:	2100      	movs	r1, #0
 8001f18:	2006      	movs	r0, #6
 8001f1a:	f000 fc00 	bl	800271e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001f1e:	2006      	movs	r0, #6
 8001f20:	f000 fc19 	bl	8002756 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001f24:	bf00      	nop
 8001f26:	3720      	adds	r7, #32
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	40010800 	.word	0x40010800
 8001f34:	40010c00 	.word	0x40010c00
 8001f38:	10110000 	.word	0x10110000

08001f3c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	4603      	mov	r3, r0
 8001f44:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == GPIO_PIN_0)
 8001f46:	88fb      	ldrh	r3, [r7, #6]
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d102      	bne.n	8001f52 <HAL_GPIO_EXTI_Callback+0x16>
	        lora_irq_flag = 1;
 8001f4c:	4b03      	ldr	r3, [pc, #12]	@ (8001f5c <HAL_GPIO_EXTI_Callback+0x20>)
 8001f4e:	2201      	movs	r2, #1
 8001f50:	701a      	strb	r2, [r3, #0]
}
 8001f52:	bf00      	nop
 8001f54:	370c      	adds	r7, #12
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bc80      	pop	{r7}
 8001f5a:	4770      	bx	lr
 8001f5c:	2000037e 	.word	0x2000037e

08001f60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f64:	b672      	cpsid	i
}
 8001f66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f68:	bf00      	nop
 8001f6a:	e7fd      	b.n	8001f68 <Error_Handler+0x8>

08001f6c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b085      	sub	sp, #20
 8001f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001f72:	4b15      	ldr	r3, [pc, #84]	@ (8001fc8 <HAL_MspInit+0x5c>)
 8001f74:	699b      	ldr	r3, [r3, #24]
 8001f76:	4a14      	ldr	r2, [pc, #80]	@ (8001fc8 <HAL_MspInit+0x5c>)
 8001f78:	f043 0301 	orr.w	r3, r3, #1
 8001f7c:	6193      	str	r3, [r2, #24]
 8001f7e:	4b12      	ldr	r3, [pc, #72]	@ (8001fc8 <HAL_MspInit+0x5c>)
 8001f80:	699b      	ldr	r3, [r3, #24]
 8001f82:	f003 0301 	and.w	r3, r3, #1
 8001f86:	60bb      	str	r3, [r7, #8]
 8001f88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001fc8 <HAL_MspInit+0x5c>)
 8001f8c:	69db      	ldr	r3, [r3, #28]
 8001f8e:	4a0e      	ldr	r2, [pc, #56]	@ (8001fc8 <HAL_MspInit+0x5c>)
 8001f90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f94:	61d3      	str	r3, [r2, #28]
 8001f96:	4b0c      	ldr	r3, [pc, #48]	@ (8001fc8 <HAL_MspInit+0x5c>)
 8001f98:	69db      	ldr	r3, [r3, #28]
 8001f9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f9e:	607b      	str	r3, [r7, #4]
 8001fa0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8001fcc <HAL_MspInit+0x60>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	60fb      	str	r3, [r7, #12]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001fae:	60fb      	str	r3, [r7, #12]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001fb6:	60fb      	str	r3, [r7, #12]
 8001fb8:	4a04      	ldr	r2, [pc, #16]	@ (8001fcc <HAL_MspInit+0x60>)
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fbe:	bf00      	nop
 8001fc0:	3714      	adds	r7, #20
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bc80      	pop	{r7}
 8001fc6:	4770      	bx	lr
 8001fc8:	40021000 	.word	0x40021000
 8001fcc:	40010000 	.word	0x40010000

08001fd0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b088      	sub	sp, #32
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd8:	f107 0310 	add.w	r3, r7, #16
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a1b      	ldr	r2, [pc, #108]	@ (8002058 <HAL_SPI_MspInit+0x88>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d12f      	bne.n	8002050 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ff0:	4b1a      	ldr	r3, [pc, #104]	@ (800205c <HAL_SPI_MspInit+0x8c>)
 8001ff2:	699b      	ldr	r3, [r3, #24]
 8001ff4:	4a19      	ldr	r2, [pc, #100]	@ (800205c <HAL_SPI_MspInit+0x8c>)
 8001ff6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ffa:	6193      	str	r3, [r2, #24]
 8001ffc:	4b17      	ldr	r3, [pc, #92]	@ (800205c <HAL_SPI_MspInit+0x8c>)
 8001ffe:	699b      	ldr	r3, [r3, #24]
 8002000:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002004:	60fb      	str	r3, [r7, #12]
 8002006:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002008:	4b14      	ldr	r3, [pc, #80]	@ (800205c <HAL_SPI_MspInit+0x8c>)
 800200a:	699b      	ldr	r3, [r3, #24]
 800200c:	4a13      	ldr	r2, [pc, #76]	@ (800205c <HAL_SPI_MspInit+0x8c>)
 800200e:	f043 0304 	orr.w	r3, r3, #4
 8002012:	6193      	str	r3, [r2, #24]
 8002014:	4b11      	ldr	r3, [pc, #68]	@ (800205c <HAL_SPI_MspInit+0x8c>)
 8002016:	699b      	ldr	r3, [r3, #24]
 8002018:	f003 0304 	and.w	r3, r3, #4
 800201c:	60bb      	str	r3, [r7, #8]
 800201e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002020:	23a0      	movs	r3, #160	@ 0xa0
 8002022:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002024:	2302      	movs	r3, #2
 8002026:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002028:	2303      	movs	r3, #3
 800202a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800202c:	f107 0310 	add.w	r3, r7, #16
 8002030:	4619      	mov	r1, r3
 8002032:	480b      	ldr	r0, [pc, #44]	@ (8002060 <HAL_SPI_MspInit+0x90>)
 8002034:	f000 fbaa 	bl	800278c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002038:	2340      	movs	r3, #64	@ 0x40
 800203a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800203c:	2300      	movs	r3, #0
 800203e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002040:	2300      	movs	r3, #0
 8002042:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002044:	f107 0310 	add.w	r3, r7, #16
 8002048:	4619      	mov	r1, r3
 800204a:	4805      	ldr	r0, [pc, #20]	@ (8002060 <HAL_SPI_MspInit+0x90>)
 800204c:	f000 fb9e 	bl	800278c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002050:	bf00      	nop
 8002052:	3720      	adds	r7, #32
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	40013000 	.word	0x40013000
 800205c:	40021000 	.word	0x40021000
 8002060:	40010800 	.word	0x40010800

08002064 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002074:	d10c      	bne.n	8002090 <HAL_TIM_PWM_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002076:	4b11      	ldr	r3, [pc, #68]	@ (80020bc <HAL_TIM_PWM_MspInit+0x58>)
 8002078:	69db      	ldr	r3, [r3, #28]
 800207a:	4a10      	ldr	r2, [pc, #64]	@ (80020bc <HAL_TIM_PWM_MspInit+0x58>)
 800207c:	f043 0301 	orr.w	r3, r3, #1
 8002080:	61d3      	str	r3, [r2, #28]
 8002082:	4b0e      	ldr	r3, [pc, #56]	@ (80020bc <HAL_TIM_PWM_MspInit+0x58>)
 8002084:	69db      	ldr	r3, [r3, #28]
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	60fb      	str	r3, [r7, #12]
 800208c:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 800208e:	e010      	b.n	80020b2 <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM4)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a0a      	ldr	r2, [pc, #40]	@ (80020c0 <HAL_TIM_PWM_MspInit+0x5c>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d10b      	bne.n	80020b2 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800209a:	4b08      	ldr	r3, [pc, #32]	@ (80020bc <HAL_TIM_PWM_MspInit+0x58>)
 800209c:	69db      	ldr	r3, [r3, #28]
 800209e:	4a07      	ldr	r2, [pc, #28]	@ (80020bc <HAL_TIM_PWM_MspInit+0x58>)
 80020a0:	f043 0304 	orr.w	r3, r3, #4
 80020a4:	61d3      	str	r3, [r2, #28]
 80020a6:	4b05      	ldr	r3, [pc, #20]	@ (80020bc <HAL_TIM_PWM_MspInit+0x58>)
 80020a8:	69db      	ldr	r3, [r3, #28]
 80020aa:	f003 0304 	and.w	r3, r3, #4
 80020ae:	60bb      	str	r3, [r7, #8]
 80020b0:	68bb      	ldr	r3, [r7, #8]
}
 80020b2:	bf00      	nop
 80020b4:	3714      	adds	r7, #20
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bc80      	pop	{r7}
 80020ba:	4770      	bx	lr
 80020bc:	40021000 	.word	0x40021000
 80020c0:	40000800 	.word	0x40000800

080020c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b08a      	sub	sp, #40	@ 0x28
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020cc:	f107 0314 	add.w	r3, r7, #20
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	605a      	str	r2, [r3, #4]
 80020d6:	609a      	str	r2, [r3, #8]
 80020d8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020e2:	d143      	bne.n	800216c <HAL_TIM_MspPostInit+0xa8>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020e4:	4b32      	ldr	r3, [pc, #200]	@ (80021b0 <HAL_TIM_MspPostInit+0xec>)
 80020e6:	699b      	ldr	r3, [r3, #24]
 80020e8:	4a31      	ldr	r2, [pc, #196]	@ (80021b0 <HAL_TIM_MspPostInit+0xec>)
 80020ea:	f043 0304 	orr.w	r3, r3, #4
 80020ee:	6193      	str	r3, [r2, #24]
 80020f0:	4b2f      	ldr	r3, [pc, #188]	@ (80021b0 <HAL_TIM_MspPostInit+0xec>)
 80020f2:	699b      	ldr	r3, [r3, #24]
 80020f4:	f003 0304 	and.w	r3, r3, #4
 80020f8:	613b      	str	r3, [r7, #16]
 80020fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020fc:	4b2c      	ldr	r3, [pc, #176]	@ (80021b0 <HAL_TIM_MspPostInit+0xec>)
 80020fe:	699b      	ldr	r3, [r3, #24]
 8002100:	4a2b      	ldr	r2, [pc, #172]	@ (80021b0 <HAL_TIM_MspPostInit+0xec>)
 8002102:	f043 0308 	orr.w	r3, r3, #8
 8002106:	6193      	str	r3, [r2, #24]
 8002108:	4b29      	ldr	r3, [pc, #164]	@ (80021b0 <HAL_TIM_MspPostInit+0xec>)
 800210a:	699b      	ldr	r3, [r3, #24]
 800210c:	f003 0308 	and.w	r3, r3, #8
 8002110:	60fb      	str	r3, [r7, #12]
 8002112:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002114:	2302      	movs	r3, #2
 8002116:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002118:	2302      	movs	r3, #2
 800211a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800211c:	2302      	movs	r3, #2
 800211e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002120:	f107 0314 	add.w	r3, r7, #20
 8002124:	4619      	mov	r1, r3
 8002126:	4823      	ldr	r0, [pc, #140]	@ (80021b4 <HAL_TIM_MspPostInit+0xf0>)
 8002128:	f000 fb30 	bl	800278c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800212c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002130:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002132:	2302      	movs	r3, #2
 8002134:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002136:	2302      	movs	r3, #2
 8002138:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800213a:	f107 0314 	add.w	r3, r7, #20
 800213e:	4619      	mov	r1, r3
 8002140:	481d      	ldr	r0, [pc, #116]	@ (80021b8 <HAL_TIM_MspPostInit+0xf4>)
 8002142:	f000 fb23 	bl	800278c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8002146:	4b1d      	ldr	r3, [pc, #116]	@ (80021bc <HAL_TIM_MspPostInit+0xf8>)
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	627b      	str	r3, [r7, #36]	@ 0x24
 800214c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800214e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002152:	627b      	str	r3, [r7, #36]	@ 0x24
 8002154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002156:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800215a:	627b      	str	r3, [r7, #36]	@ 0x24
 800215c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800215e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002162:	627b      	str	r3, [r7, #36]	@ 0x24
 8002164:	4a15      	ldr	r2, [pc, #84]	@ (80021bc <HAL_TIM_MspPostInit+0xf8>)
 8002166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002168:	6053      	str	r3, [r2, #4]
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800216a:	e01c      	b.n	80021a6 <HAL_TIM_MspPostInit+0xe2>
  else if(htim->Instance==TIM4)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a13      	ldr	r2, [pc, #76]	@ (80021c0 <HAL_TIM_MspPostInit+0xfc>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d117      	bne.n	80021a6 <HAL_TIM_MspPostInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002176:	4b0e      	ldr	r3, [pc, #56]	@ (80021b0 <HAL_TIM_MspPostInit+0xec>)
 8002178:	699b      	ldr	r3, [r3, #24]
 800217a:	4a0d      	ldr	r2, [pc, #52]	@ (80021b0 <HAL_TIM_MspPostInit+0xec>)
 800217c:	f043 0308 	orr.w	r3, r3, #8
 8002180:	6193      	str	r3, [r2, #24]
 8002182:	4b0b      	ldr	r3, [pc, #44]	@ (80021b0 <HAL_TIM_MspPostInit+0xec>)
 8002184:	699b      	ldr	r3, [r3, #24]
 8002186:	f003 0308 	and.w	r3, r3, #8
 800218a:	60bb      	str	r3, [r7, #8]
 800218c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800218e:	2340      	movs	r3, #64	@ 0x40
 8002190:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002192:	2302      	movs	r3, #2
 8002194:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002196:	2302      	movs	r3, #2
 8002198:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800219a:	f107 0314 	add.w	r3, r7, #20
 800219e:	4619      	mov	r1, r3
 80021a0:	4805      	ldr	r0, [pc, #20]	@ (80021b8 <HAL_TIM_MspPostInit+0xf4>)
 80021a2:	f000 faf3 	bl	800278c <HAL_GPIO_Init>
}
 80021a6:	bf00      	nop
 80021a8:	3728      	adds	r7, #40	@ 0x28
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	40021000 	.word	0x40021000
 80021b4:	40010800 	.word	0x40010800
 80021b8:	40010c00 	.word	0x40010c00
 80021bc:	40010000 	.word	0x40010000
 80021c0:	40000800 	.word	0x40000800

080021c4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b088      	sub	sp, #32
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021cc:	f107 0310 	add.w	r3, r7, #16
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	605a      	str	r2, [r3, #4]
 80021d6:	609a      	str	r2, [r3, #8]
 80021d8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a1c      	ldr	r2, [pc, #112]	@ (8002250 <HAL_UART_MspInit+0x8c>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d131      	bne.n	8002248 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002254 <HAL_UART_MspInit+0x90>)
 80021e6:	699b      	ldr	r3, [r3, #24]
 80021e8:	4a1a      	ldr	r2, [pc, #104]	@ (8002254 <HAL_UART_MspInit+0x90>)
 80021ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021ee:	6193      	str	r3, [r2, #24]
 80021f0:	4b18      	ldr	r3, [pc, #96]	@ (8002254 <HAL_UART_MspInit+0x90>)
 80021f2:	699b      	ldr	r3, [r3, #24]
 80021f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021f8:	60fb      	str	r3, [r7, #12]
 80021fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021fc:	4b15      	ldr	r3, [pc, #84]	@ (8002254 <HAL_UART_MspInit+0x90>)
 80021fe:	699b      	ldr	r3, [r3, #24]
 8002200:	4a14      	ldr	r2, [pc, #80]	@ (8002254 <HAL_UART_MspInit+0x90>)
 8002202:	f043 0304 	orr.w	r3, r3, #4
 8002206:	6193      	str	r3, [r2, #24]
 8002208:	4b12      	ldr	r3, [pc, #72]	@ (8002254 <HAL_UART_MspInit+0x90>)
 800220a:	699b      	ldr	r3, [r3, #24]
 800220c:	f003 0304 	and.w	r3, r3, #4
 8002210:	60bb      	str	r3, [r7, #8]
 8002212:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002214:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002218:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221a:	2302      	movs	r3, #2
 800221c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800221e:	2303      	movs	r3, #3
 8002220:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002222:	f107 0310 	add.w	r3, r7, #16
 8002226:	4619      	mov	r1, r3
 8002228:	480b      	ldr	r0, [pc, #44]	@ (8002258 <HAL_UART_MspInit+0x94>)
 800222a:	f000 faaf 	bl	800278c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800222e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002232:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002234:	2300      	movs	r3, #0
 8002236:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002238:	2300      	movs	r3, #0
 800223a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800223c:	f107 0310 	add.w	r3, r7, #16
 8002240:	4619      	mov	r1, r3
 8002242:	4805      	ldr	r0, [pc, #20]	@ (8002258 <HAL_UART_MspInit+0x94>)
 8002244:	f000 faa2 	bl	800278c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002248:	bf00      	nop
 800224a:	3720      	adds	r7, #32
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	40013800 	.word	0x40013800
 8002254:	40021000 	.word	0x40021000
 8002258:	40010800 	.word	0x40010800

0800225c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002260:	bf00      	nop
 8002262:	e7fd      	b.n	8002260 <NMI_Handler+0x4>

08002264 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002268:	bf00      	nop
 800226a:	e7fd      	b.n	8002268 <HardFault_Handler+0x4>

0800226c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002270:	bf00      	nop
 8002272:	e7fd      	b.n	8002270 <MemManage_Handler+0x4>

08002274 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002278:	bf00      	nop
 800227a:	e7fd      	b.n	8002278 <BusFault_Handler+0x4>

0800227c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002280:	bf00      	nop
 8002282:	e7fd      	b.n	8002280 <UsageFault_Handler+0x4>

08002284 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002288:	bf00      	nop
 800228a:	46bd      	mov	sp, r7
 800228c:	bc80      	pop	{r7}
 800228e:	4770      	bx	lr

08002290 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002294:	bf00      	nop
 8002296:	46bd      	mov	sp, r7
 8002298:	bc80      	pop	{r7}
 800229a:	4770      	bx	lr

0800229c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022a0:	bf00      	nop
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bc80      	pop	{r7}
 80022a6:	4770      	bx	lr

080022a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022ac:	f000 f920 	bl	80024f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022b0:	bf00      	nop
 80022b2:	bd80      	pop	{r7, pc}

080022b4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80022b8:	2001      	movs	r0, #1
 80022ba:	f000 fc03 	bl	8002ac4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80022be:	bf00      	nop
 80022c0:	bd80      	pop	{r7, pc}

080022c2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022c2:	b480      	push	{r7}
 80022c4:	af00      	add	r7, sp, #0
  return 1;
 80022c6:	2301      	movs	r3, #1
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bc80      	pop	{r7}
 80022ce:	4770      	bx	lr

080022d0 <_kill>:

int _kill(int pid, int sig)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80022da:	f003 fd1d 	bl	8005d18 <__errno>
 80022de:	4603      	mov	r3, r0
 80022e0:	2216      	movs	r2, #22
 80022e2:	601a      	str	r2, [r3, #0]
  return -1;
 80022e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3708      	adds	r7, #8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <_exit>:

void _exit (int status)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022f8:	f04f 31ff 	mov.w	r1, #4294967295
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f7ff ffe7 	bl	80022d0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002302:	bf00      	nop
 8002304:	e7fd      	b.n	8002302 <_exit+0x12>

08002306 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002306:	b580      	push	{r7, lr}
 8002308:	b086      	sub	sp, #24
 800230a:	af00      	add	r7, sp, #0
 800230c:	60f8      	str	r0, [r7, #12]
 800230e:	60b9      	str	r1, [r7, #8]
 8002310:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002312:	2300      	movs	r3, #0
 8002314:	617b      	str	r3, [r7, #20]
 8002316:	e00a      	b.n	800232e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002318:	f3af 8000 	nop.w
 800231c:	4601      	mov	r1, r0
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	1c5a      	adds	r2, r3, #1
 8002322:	60ba      	str	r2, [r7, #8]
 8002324:	b2ca      	uxtb	r2, r1
 8002326:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	3301      	adds	r3, #1
 800232c:	617b      	str	r3, [r7, #20]
 800232e:	697a      	ldr	r2, [r7, #20]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	429a      	cmp	r2, r3
 8002334:	dbf0      	blt.n	8002318 <_read+0x12>
  }

  return len;
 8002336:	687b      	ldr	r3, [r7, #4]
}
 8002338:	4618      	mov	r0, r3
 800233a:	3718      	adds	r7, #24
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}

08002340 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002348:	f04f 33ff 	mov.w	r3, #4294967295
}
 800234c:	4618      	mov	r0, r3
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	bc80      	pop	{r7}
 8002354:	4770      	bx	lr

08002356 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002356:	b480      	push	{r7}
 8002358:	b083      	sub	sp, #12
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
 800235e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002366:	605a      	str	r2, [r3, #4]
  return 0;
 8002368:	2300      	movs	r3, #0
}
 800236a:	4618      	mov	r0, r3
 800236c:	370c      	adds	r7, #12
 800236e:	46bd      	mov	sp, r7
 8002370:	bc80      	pop	{r7}
 8002372:	4770      	bx	lr

08002374 <_isatty>:

int _isatty(int file)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800237c:	2301      	movs	r3, #1
}
 800237e:	4618      	mov	r0, r3
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	bc80      	pop	{r7}
 8002386:	4770      	bx	lr

08002388 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002388:	b480      	push	{r7}
 800238a:	b085      	sub	sp, #20
 800238c:	af00      	add	r7, sp, #0
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	60b9      	str	r1, [r7, #8]
 8002392:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002394:	2300      	movs	r3, #0
}
 8002396:	4618      	mov	r0, r3
 8002398:	3714      	adds	r7, #20
 800239a:	46bd      	mov	sp, r7
 800239c:	bc80      	pop	{r7}
 800239e:	4770      	bx	lr

080023a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b086      	sub	sp, #24
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023a8:	4a14      	ldr	r2, [pc, #80]	@ (80023fc <_sbrk+0x5c>)
 80023aa:	4b15      	ldr	r3, [pc, #84]	@ (8002400 <_sbrk+0x60>)
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023b4:	4b13      	ldr	r3, [pc, #76]	@ (8002404 <_sbrk+0x64>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d102      	bne.n	80023c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023bc:	4b11      	ldr	r3, [pc, #68]	@ (8002404 <_sbrk+0x64>)
 80023be:	4a12      	ldr	r2, [pc, #72]	@ (8002408 <_sbrk+0x68>)
 80023c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023c2:	4b10      	ldr	r3, [pc, #64]	@ (8002404 <_sbrk+0x64>)
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4413      	add	r3, r2
 80023ca:	693a      	ldr	r2, [r7, #16]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d207      	bcs.n	80023e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023d0:	f003 fca2 	bl	8005d18 <__errno>
 80023d4:	4603      	mov	r3, r0
 80023d6:	220c      	movs	r2, #12
 80023d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023da:	f04f 33ff 	mov.w	r3, #4294967295
 80023de:	e009      	b.n	80023f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023e0:	4b08      	ldr	r3, [pc, #32]	@ (8002404 <_sbrk+0x64>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023e6:	4b07      	ldr	r3, [pc, #28]	@ (8002404 <_sbrk+0x64>)
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4413      	add	r3, r2
 80023ee:	4a05      	ldr	r2, [pc, #20]	@ (8002404 <_sbrk+0x64>)
 80023f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023f2:	68fb      	ldr	r3, [r7, #12]
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3718      	adds	r7, #24
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	20005000 	.word	0x20005000
 8002400:	00000400 	.word	0x00000400
 8002404:	20000380 	.word	0x20000380
 8002408:	200004d8 	.word	0x200004d8

0800240c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002410:	bf00      	nop
 8002412:	46bd      	mov	sp, r7
 8002414:	bc80      	pop	{r7}
 8002416:	4770      	bx	lr

08002418 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002418:	f7ff fff8 	bl	800240c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800241c:	480b      	ldr	r0, [pc, #44]	@ (800244c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800241e:	490c      	ldr	r1, [pc, #48]	@ (8002450 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002420:	4a0c      	ldr	r2, [pc, #48]	@ (8002454 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002422:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002424:	e002      	b.n	800242c <LoopCopyDataInit>

08002426 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002426:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002428:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800242a:	3304      	adds	r3, #4

0800242c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800242c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800242e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002430:	d3f9      	bcc.n	8002426 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002432:	4a09      	ldr	r2, [pc, #36]	@ (8002458 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002434:	4c09      	ldr	r4, [pc, #36]	@ (800245c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002436:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002438:	e001      	b.n	800243e <LoopFillZerobss>

0800243a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800243a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800243c:	3204      	adds	r2, #4

0800243e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800243e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002440:	d3fb      	bcc.n	800243a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002442:	f003 fc6f 	bl	8005d24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002446:	f7ff f82b 	bl	80014a0 <main>
  bx lr
 800244a:	4770      	bx	lr
  ldr r0, =_sdata
 800244c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002450:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002454:	0800a0a4 	.word	0x0800a0a4
  ldr r2, =_sbss
 8002458:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800245c:	200004d4 	.word	0x200004d4

08002460 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002460:	e7fe      	b.n	8002460 <ADC1_2_IRQHandler>
	...

08002464 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002468:	4b08      	ldr	r3, [pc, #32]	@ (800248c <HAL_Init+0x28>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a07      	ldr	r2, [pc, #28]	@ (800248c <HAL_Init+0x28>)
 800246e:	f043 0310 	orr.w	r3, r3, #16
 8002472:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002474:	2003      	movs	r0, #3
 8002476:	f000 f947 	bl	8002708 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800247a:	200f      	movs	r0, #15
 800247c:	f000 f808 	bl	8002490 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002480:	f7ff fd74 	bl	8001f6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002484:	2300      	movs	r3, #0
}
 8002486:	4618      	mov	r0, r3
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	40022000 	.word	0x40022000

08002490 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002498:	4b12      	ldr	r3, [pc, #72]	@ (80024e4 <HAL_InitTick+0x54>)
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	4b12      	ldr	r3, [pc, #72]	@ (80024e8 <HAL_InitTick+0x58>)
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	4619      	mov	r1, r3
 80024a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80024aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ae:	4618      	mov	r0, r3
 80024b0:	f000 f95f 	bl	8002772 <HAL_SYSTICK_Config>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d001      	beq.n	80024be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e00e      	b.n	80024dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2b0f      	cmp	r3, #15
 80024c2:	d80a      	bhi.n	80024da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024c4:	2200      	movs	r2, #0
 80024c6:	6879      	ldr	r1, [r7, #4]
 80024c8:	f04f 30ff 	mov.w	r0, #4294967295
 80024cc:	f000 f927 	bl	800271e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024d0:	4a06      	ldr	r2, [pc, #24]	@ (80024ec <HAL_InitTick+0x5c>)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024d6:	2300      	movs	r3, #0
 80024d8:	e000      	b.n	80024dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3708      	adds	r7, #8
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	20000000 	.word	0x20000000
 80024e8:	20000008 	.word	0x20000008
 80024ec:	20000004 	.word	0x20000004

080024f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024f4:	4b05      	ldr	r3, [pc, #20]	@ (800250c <HAL_IncTick+0x1c>)
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	461a      	mov	r2, r3
 80024fa:	4b05      	ldr	r3, [pc, #20]	@ (8002510 <HAL_IncTick+0x20>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4413      	add	r3, r2
 8002500:	4a03      	ldr	r2, [pc, #12]	@ (8002510 <HAL_IncTick+0x20>)
 8002502:	6013      	str	r3, [r2, #0]
}
 8002504:	bf00      	nop
 8002506:	46bd      	mov	sp, r7
 8002508:	bc80      	pop	{r7}
 800250a:	4770      	bx	lr
 800250c:	20000008 	.word	0x20000008
 8002510:	20000384 	.word	0x20000384

08002514 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  return uwTick;
 8002518:	4b02      	ldr	r3, [pc, #8]	@ (8002524 <HAL_GetTick+0x10>)
 800251a:	681b      	ldr	r3, [r3, #0]
}
 800251c:	4618      	mov	r0, r3
 800251e:	46bd      	mov	sp, r7
 8002520:	bc80      	pop	{r7}
 8002522:	4770      	bx	lr
 8002524:	20000384 	.word	0x20000384

08002528 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002530:	f7ff fff0 	bl	8002514 <HAL_GetTick>
 8002534:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002540:	d005      	beq.n	800254e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002542:	4b0a      	ldr	r3, [pc, #40]	@ (800256c <HAL_Delay+0x44>)
 8002544:	781b      	ldrb	r3, [r3, #0]
 8002546:	461a      	mov	r2, r3
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	4413      	add	r3, r2
 800254c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800254e:	bf00      	nop
 8002550:	f7ff ffe0 	bl	8002514 <HAL_GetTick>
 8002554:	4602      	mov	r2, r0
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	68fa      	ldr	r2, [r7, #12]
 800255c:	429a      	cmp	r2, r3
 800255e:	d8f7      	bhi.n	8002550 <HAL_Delay+0x28>
  {
  }
}
 8002560:	bf00      	nop
 8002562:	bf00      	nop
 8002564:	3710      	adds	r7, #16
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	20000008 	.word	0x20000008

08002570 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002570:	b480      	push	{r7}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f003 0307 	and.w	r3, r3, #7
 800257e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002580:	4b0c      	ldr	r3, [pc, #48]	@ (80025b4 <__NVIC_SetPriorityGrouping+0x44>)
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002586:	68ba      	ldr	r2, [r7, #8]
 8002588:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800258c:	4013      	ands	r3, r2
 800258e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002598:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800259c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025a2:	4a04      	ldr	r2, [pc, #16]	@ (80025b4 <__NVIC_SetPriorityGrouping+0x44>)
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	60d3      	str	r3, [r2, #12]
}
 80025a8:	bf00      	nop
 80025aa:	3714      	adds	r7, #20
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bc80      	pop	{r7}
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	e000ed00 	.word	0xe000ed00

080025b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025bc:	4b04      	ldr	r3, [pc, #16]	@ (80025d0 <__NVIC_GetPriorityGrouping+0x18>)
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	0a1b      	lsrs	r3, r3, #8
 80025c2:	f003 0307 	and.w	r3, r3, #7
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bc80      	pop	{r7}
 80025cc:	4770      	bx	lr
 80025ce:	bf00      	nop
 80025d0:	e000ed00 	.word	0xe000ed00

080025d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	4603      	mov	r3, r0
 80025dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	db0b      	blt.n	80025fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025e6:	79fb      	ldrb	r3, [r7, #7]
 80025e8:	f003 021f 	and.w	r2, r3, #31
 80025ec:	4906      	ldr	r1, [pc, #24]	@ (8002608 <__NVIC_EnableIRQ+0x34>)
 80025ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f2:	095b      	lsrs	r3, r3, #5
 80025f4:	2001      	movs	r0, #1
 80025f6:	fa00 f202 	lsl.w	r2, r0, r2
 80025fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025fe:	bf00      	nop
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	bc80      	pop	{r7}
 8002606:	4770      	bx	lr
 8002608:	e000e100 	.word	0xe000e100

0800260c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	4603      	mov	r3, r0
 8002614:	6039      	str	r1, [r7, #0]
 8002616:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800261c:	2b00      	cmp	r3, #0
 800261e:	db0a      	blt.n	8002636 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	b2da      	uxtb	r2, r3
 8002624:	490c      	ldr	r1, [pc, #48]	@ (8002658 <__NVIC_SetPriority+0x4c>)
 8002626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262a:	0112      	lsls	r2, r2, #4
 800262c:	b2d2      	uxtb	r2, r2
 800262e:	440b      	add	r3, r1
 8002630:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002634:	e00a      	b.n	800264c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	b2da      	uxtb	r2, r3
 800263a:	4908      	ldr	r1, [pc, #32]	@ (800265c <__NVIC_SetPriority+0x50>)
 800263c:	79fb      	ldrb	r3, [r7, #7]
 800263e:	f003 030f 	and.w	r3, r3, #15
 8002642:	3b04      	subs	r3, #4
 8002644:	0112      	lsls	r2, r2, #4
 8002646:	b2d2      	uxtb	r2, r2
 8002648:	440b      	add	r3, r1
 800264a:	761a      	strb	r2, [r3, #24]
}
 800264c:	bf00      	nop
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	bc80      	pop	{r7}
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop
 8002658:	e000e100 	.word	0xe000e100
 800265c:	e000ed00 	.word	0xe000ed00

08002660 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002660:	b480      	push	{r7}
 8002662:	b089      	sub	sp, #36	@ 0x24
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f003 0307 	and.w	r3, r3, #7
 8002672:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002674:	69fb      	ldr	r3, [r7, #28]
 8002676:	f1c3 0307 	rsb	r3, r3, #7
 800267a:	2b04      	cmp	r3, #4
 800267c:	bf28      	it	cs
 800267e:	2304      	movcs	r3, #4
 8002680:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	3304      	adds	r3, #4
 8002686:	2b06      	cmp	r3, #6
 8002688:	d902      	bls.n	8002690 <NVIC_EncodePriority+0x30>
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	3b03      	subs	r3, #3
 800268e:	e000      	b.n	8002692 <NVIC_EncodePriority+0x32>
 8002690:	2300      	movs	r3, #0
 8002692:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002694:	f04f 32ff 	mov.w	r2, #4294967295
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	fa02 f303 	lsl.w	r3, r2, r3
 800269e:	43da      	mvns	r2, r3
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	401a      	ands	r2, r3
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026a8:	f04f 31ff 	mov.w	r1, #4294967295
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	fa01 f303 	lsl.w	r3, r1, r3
 80026b2:	43d9      	mvns	r1, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026b8:	4313      	orrs	r3, r2
         );
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3724      	adds	r7, #36	@ 0x24
 80026be:	46bd      	mov	sp, r7
 80026c0:	bc80      	pop	{r7}
 80026c2:	4770      	bx	lr

080026c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	3b01      	subs	r3, #1
 80026d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026d4:	d301      	bcc.n	80026da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026d6:	2301      	movs	r3, #1
 80026d8:	e00f      	b.n	80026fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026da:	4a0a      	ldr	r2, [pc, #40]	@ (8002704 <SysTick_Config+0x40>)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	3b01      	subs	r3, #1
 80026e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026e2:	210f      	movs	r1, #15
 80026e4:	f04f 30ff 	mov.w	r0, #4294967295
 80026e8:	f7ff ff90 	bl	800260c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026ec:	4b05      	ldr	r3, [pc, #20]	@ (8002704 <SysTick_Config+0x40>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026f2:	4b04      	ldr	r3, [pc, #16]	@ (8002704 <SysTick_Config+0x40>)
 80026f4:	2207      	movs	r2, #7
 80026f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026f8:	2300      	movs	r3, #0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	e000e010 	.word	0xe000e010

08002708 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f7ff ff2d 	bl	8002570 <__NVIC_SetPriorityGrouping>
}
 8002716:	bf00      	nop
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800271e:	b580      	push	{r7, lr}
 8002720:	b086      	sub	sp, #24
 8002722:	af00      	add	r7, sp, #0
 8002724:	4603      	mov	r3, r0
 8002726:	60b9      	str	r1, [r7, #8]
 8002728:	607a      	str	r2, [r7, #4]
 800272a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800272c:	2300      	movs	r3, #0
 800272e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002730:	f7ff ff42 	bl	80025b8 <__NVIC_GetPriorityGrouping>
 8002734:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	68b9      	ldr	r1, [r7, #8]
 800273a:	6978      	ldr	r0, [r7, #20]
 800273c:	f7ff ff90 	bl	8002660 <NVIC_EncodePriority>
 8002740:	4602      	mov	r2, r0
 8002742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002746:	4611      	mov	r1, r2
 8002748:	4618      	mov	r0, r3
 800274a:	f7ff ff5f 	bl	800260c <__NVIC_SetPriority>
}
 800274e:	bf00      	nop
 8002750:	3718      	adds	r7, #24
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002756:	b580      	push	{r7, lr}
 8002758:	b082      	sub	sp, #8
 800275a:	af00      	add	r7, sp, #0
 800275c:	4603      	mov	r3, r0
 800275e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002764:	4618      	mov	r0, r3
 8002766:	f7ff ff35 	bl	80025d4 <__NVIC_EnableIRQ>
}
 800276a:	bf00      	nop
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}

08002772 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002772:	b580      	push	{r7, lr}
 8002774:	b082      	sub	sp, #8
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f7ff ffa2 	bl	80026c4 <SysTick_Config>
 8002780:	4603      	mov	r3, r0
}
 8002782:	4618      	mov	r0, r3
 8002784:	3708      	adds	r7, #8
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
	...

0800278c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800278c:	b480      	push	{r7}
 800278e:	b08b      	sub	sp, #44	@ 0x2c
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002796:	2300      	movs	r3, #0
 8002798:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800279a:	2300      	movs	r3, #0
 800279c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800279e:	e169      	b.n	8002a74 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80027a0:	2201      	movs	r2, #1
 80027a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a4:	fa02 f303 	lsl.w	r3, r2, r3
 80027a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	69fa      	ldr	r2, [r7, #28]
 80027b0:	4013      	ands	r3, r2
 80027b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	429a      	cmp	r2, r3
 80027ba:	f040 8158 	bne.w	8002a6e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	4a9a      	ldr	r2, [pc, #616]	@ (8002a2c <HAL_GPIO_Init+0x2a0>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d05e      	beq.n	8002886 <HAL_GPIO_Init+0xfa>
 80027c8:	4a98      	ldr	r2, [pc, #608]	@ (8002a2c <HAL_GPIO_Init+0x2a0>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d875      	bhi.n	80028ba <HAL_GPIO_Init+0x12e>
 80027ce:	4a98      	ldr	r2, [pc, #608]	@ (8002a30 <HAL_GPIO_Init+0x2a4>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d058      	beq.n	8002886 <HAL_GPIO_Init+0xfa>
 80027d4:	4a96      	ldr	r2, [pc, #600]	@ (8002a30 <HAL_GPIO_Init+0x2a4>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d86f      	bhi.n	80028ba <HAL_GPIO_Init+0x12e>
 80027da:	4a96      	ldr	r2, [pc, #600]	@ (8002a34 <HAL_GPIO_Init+0x2a8>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d052      	beq.n	8002886 <HAL_GPIO_Init+0xfa>
 80027e0:	4a94      	ldr	r2, [pc, #592]	@ (8002a34 <HAL_GPIO_Init+0x2a8>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d869      	bhi.n	80028ba <HAL_GPIO_Init+0x12e>
 80027e6:	4a94      	ldr	r2, [pc, #592]	@ (8002a38 <HAL_GPIO_Init+0x2ac>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d04c      	beq.n	8002886 <HAL_GPIO_Init+0xfa>
 80027ec:	4a92      	ldr	r2, [pc, #584]	@ (8002a38 <HAL_GPIO_Init+0x2ac>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d863      	bhi.n	80028ba <HAL_GPIO_Init+0x12e>
 80027f2:	4a92      	ldr	r2, [pc, #584]	@ (8002a3c <HAL_GPIO_Init+0x2b0>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d046      	beq.n	8002886 <HAL_GPIO_Init+0xfa>
 80027f8:	4a90      	ldr	r2, [pc, #576]	@ (8002a3c <HAL_GPIO_Init+0x2b0>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d85d      	bhi.n	80028ba <HAL_GPIO_Init+0x12e>
 80027fe:	2b12      	cmp	r3, #18
 8002800:	d82a      	bhi.n	8002858 <HAL_GPIO_Init+0xcc>
 8002802:	2b12      	cmp	r3, #18
 8002804:	d859      	bhi.n	80028ba <HAL_GPIO_Init+0x12e>
 8002806:	a201      	add	r2, pc, #4	@ (adr r2, 800280c <HAL_GPIO_Init+0x80>)
 8002808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800280c:	08002887 	.word	0x08002887
 8002810:	08002861 	.word	0x08002861
 8002814:	08002873 	.word	0x08002873
 8002818:	080028b5 	.word	0x080028b5
 800281c:	080028bb 	.word	0x080028bb
 8002820:	080028bb 	.word	0x080028bb
 8002824:	080028bb 	.word	0x080028bb
 8002828:	080028bb 	.word	0x080028bb
 800282c:	080028bb 	.word	0x080028bb
 8002830:	080028bb 	.word	0x080028bb
 8002834:	080028bb 	.word	0x080028bb
 8002838:	080028bb 	.word	0x080028bb
 800283c:	080028bb 	.word	0x080028bb
 8002840:	080028bb 	.word	0x080028bb
 8002844:	080028bb 	.word	0x080028bb
 8002848:	080028bb 	.word	0x080028bb
 800284c:	080028bb 	.word	0x080028bb
 8002850:	08002869 	.word	0x08002869
 8002854:	0800287d 	.word	0x0800287d
 8002858:	4a79      	ldr	r2, [pc, #484]	@ (8002a40 <HAL_GPIO_Init+0x2b4>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d013      	beq.n	8002886 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800285e:	e02c      	b.n	80028ba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	623b      	str	r3, [r7, #32]
          break;
 8002866:	e029      	b.n	80028bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	3304      	adds	r3, #4
 800286e:	623b      	str	r3, [r7, #32]
          break;
 8002870:	e024      	b.n	80028bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	3308      	adds	r3, #8
 8002878:	623b      	str	r3, [r7, #32]
          break;
 800287a:	e01f      	b.n	80028bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	330c      	adds	r3, #12
 8002882:	623b      	str	r3, [r7, #32]
          break;
 8002884:	e01a      	b.n	80028bc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d102      	bne.n	8002894 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800288e:	2304      	movs	r3, #4
 8002890:	623b      	str	r3, [r7, #32]
          break;
 8002892:	e013      	b.n	80028bc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	2b01      	cmp	r3, #1
 800289a:	d105      	bne.n	80028a8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800289c:	2308      	movs	r3, #8
 800289e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	69fa      	ldr	r2, [r7, #28]
 80028a4:	611a      	str	r2, [r3, #16]
          break;
 80028a6:	e009      	b.n	80028bc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028a8:	2308      	movs	r3, #8
 80028aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	69fa      	ldr	r2, [r7, #28]
 80028b0:	615a      	str	r2, [r3, #20]
          break;
 80028b2:	e003      	b.n	80028bc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80028b4:	2300      	movs	r3, #0
 80028b6:	623b      	str	r3, [r7, #32]
          break;
 80028b8:	e000      	b.n	80028bc <HAL_GPIO_Init+0x130>
          break;
 80028ba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	2bff      	cmp	r3, #255	@ 0xff
 80028c0:	d801      	bhi.n	80028c6 <HAL_GPIO_Init+0x13a>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	e001      	b.n	80028ca <HAL_GPIO_Init+0x13e>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	3304      	adds	r3, #4
 80028ca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	2bff      	cmp	r3, #255	@ 0xff
 80028d0:	d802      	bhi.n	80028d8 <HAL_GPIO_Init+0x14c>
 80028d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	e002      	b.n	80028de <HAL_GPIO_Init+0x152>
 80028d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028da:	3b08      	subs	r3, #8
 80028dc:	009b      	lsls	r3, r3, #2
 80028de:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	210f      	movs	r1, #15
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	fa01 f303 	lsl.w	r3, r1, r3
 80028ec:	43db      	mvns	r3, r3
 80028ee:	401a      	ands	r2, r3
 80028f0:	6a39      	ldr	r1, [r7, #32]
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	fa01 f303 	lsl.w	r3, r1, r3
 80028f8:	431a      	orrs	r2, r3
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002906:	2b00      	cmp	r3, #0
 8002908:	f000 80b1 	beq.w	8002a6e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800290c:	4b4d      	ldr	r3, [pc, #308]	@ (8002a44 <HAL_GPIO_Init+0x2b8>)
 800290e:	699b      	ldr	r3, [r3, #24]
 8002910:	4a4c      	ldr	r2, [pc, #304]	@ (8002a44 <HAL_GPIO_Init+0x2b8>)
 8002912:	f043 0301 	orr.w	r3, r3, #1
 8002916:	6193      	str	r3, [r2, #24]
 8002918:	4b4a      	ldr	r3, [pc, #296]	@ (8002a44 <HAL_GPIO_Init+0x2b8>)
 800291a:	699b      	ldr	r3, [r3, #24]
 800291c:	f003 0301 	and.w	r3, r3, #1
 8002920:	60bb      	str	r3, [r7, #8]
 8002922:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002924:	4a48      	ldr	r2, [pc, #288]	@ (8002a48 <HAL_GPIO_Init+0x2bc>)
 8002926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002928:	089b      	lsrs	r3, r3, #2
 800292a:	3302      	adds	r3, #2
 800292c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002930:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002934:	f003 0303 	and.w	r3, r3, #3
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	220f      	movs	r2, #15
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	43db      	mvns	r3, r3
 8002942:	68fa      	ldr	r2, [r7, #12]
 8002944:	4013      	ands	r3, r2
 8002946:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	4a40      	ldr	r2, [pc, #256]	@ (8002a4c <HAL_GPIO_Init+0x2c0>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d013      	beq.n	8002978 <HAL_GPIO_Init+0x1ec>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	4a3f      	ldr	r2, [pc, #252]	@ (8002a50 <HAL_GPIO_Init+0x2c4>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d00d      	beq.n	8002974 <HAL_GPIO_Init+0x1e8>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	4a3e      	ldr	r2, [pc, #248]	@ (8002a54 <HAL_GPIO_Init+0x2c8>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d007      	beq.n	8002970 <HAL_GPIO_Init+0x1e4>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	4a3d      	ldr	r2, [pc, #244]	@ (8002a58 <HAL_GPIO_Init+0x2cc>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d101      	bne.n	800296c <HAL_GPIO_Init+0x1e0>
 8002968:	2303      	movs	r3, #3
 800296a:	e006      	b.n	800297a <HAL_GPIO_Init+0x1ee>
 800296c:	2304      	movs	r3, #4
 800296e:	e004      	b.n	800297a <HAL_GPIO_Init+0x1ee>
 8002970:	2302      	movs	r3, #2
 8002972:	e002      	b.n	800297a <HAL_GPIO_Init+0x1ee>
 8002974:	2301      	movs	r3, #1
 8002976:	e000      	b.n	800297a <HAL_GPIO_Init+0x1ee>
 8002978:	2300      	movs	r3, #0
 800297a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800297c:	f002 0203 	and.w	r2, r2, #3
 8002980:	0092      	lsls	r2, r2, #2
 8002982:	4093      	lsls	r3, r2
 8002984:	68fa      	ldr	r2, [r7, #12]
 8002986:	4313      	orrs	r3, r2
 8002988:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800298a:	492f      	ldr	r1, [pc, #188]	@ (8002a48 <HAL_GPIO_Init+0x2bc>)
 800298c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800298e:	089b      	lsrs	r3, r3, #2
 8002990:	3302      	adds	r3, #2
 8002992:	68fa      	ldr	r2, [r7, #12]
 8002994:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d006      	beq.n	80029b2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80029a4:	4b2d      	ldr	r3, [pc, #180]	@ (8002a5c <HAL_GPIO_Init+0x2d0>)
 80029a6:	689a      	ldr	r2, [r3, #8]
 80029a8:	492c      	ldr	r1, [pc, #176]	@ (8002a5c <HAL_GPIO_Init+0x2d0>)
 80029aa:	69bb      	ldr	r3, [r7, #24]
 80029ac:	4313      	orrs	r3, r2
 80029ae:	608b      	str	r3, [r1, #8]
 80029b0:	e006      	b.n	80029c0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80029b2:	4b2a      	ldr	r3, [pc, #168]	@ (8002a5c <HAL_GPIO_Init+0x2d0>)
 80029b4:	689a      	ldr	r2, [r3, #8]
 80029b6:	69bb      	ldr	r3, [r7, #24]
 80029b8:	43db      	mvns	r3, r3
 80029ba:	4928      	ldr	r1, [pc, #160]	@ (8002a5c <HAL_GPIO_Init+0x2d0>)
 80029bc:	4013      	ands	r3, r2
 80029be:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d006      	beq.n	80029da <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80029cc:	4b23      	ldr	r3, [pc, #140]	@ (8002a5c <HAL_GPIO_Init+0x2d0>)
 80029ce:	68da      	ldr	r2, [r3, #12]
 80029d0:	4922      	ldr	r1, [pc, #136]	@ (8002a5c <HAL_GPIO_Init+0x2d0>)
 80029d2:	69bb      	ldr	r3, [r7, #24]
 80029d4:	4313      	orrs	r3, r2
 80029d6:	60cb      	str	r3, [r1, #12]
 80029d8:	e006      	b.n	80029e8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80029da:	4b20      	ldr	r3, [pc, #128]	@ (8002a5c <HAL_GPIO_Init+0x2d0>)
 80029dc:	68da      	ldr	r2, [r3, #12]
 80029de:	69bb      	ldr	r3, [r7, #24]
 80029e0:	43db      	mvns	r3, r3
 80029e2:	491e      	ldr	r1, [pc, #120]	@ (8002a5c <HAL_GPIO_Init+0x2d0>)
 80029e4:	4013      	ands	r3, r2
 80029e6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d006      	beq.n	8002a02 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80029f4:	4b19      	ldr	r3, [pc, #100]	@ (8002a5c <HAL_GPIO_Init+0x2d0>)
 80029f6:	685a      	ldr	r2, [r3, #4]
 80029f8:	4918      	ldr	r1, [pc, #96]	@ (8002a5c <HAL_GPIO_Init+0x2d0>)
 80029fa:	69bb      	ldr	r3, [r7, #24]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	604b      	str	r3, [r1, #4]
 8002a00:	e006      	b.n	8002a10 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002a02:	4b16      	ldr	r3, [pc, #88]	@ (8002a5c <HAL_GPIO_Init+0x2d0>)
 8002a04:	685a      	ldr	r2, [r3, #4]
 8002a06:	69bb      	ldr	r3, [r7, #24]
 8002a08:	43db      	mvns	r3, r3
 8002a0a:	4914      	ldr	r1, [pc, #80]	@ (8002a5c <HAL_GPIO_Init+0x2d0>)
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d021      	beq.n	8002a60 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002a1c:	4b0f      	ldr	r3, [pc, #60]	@ (8002a5c <HAL_GPIO_Init+0x2d0>)
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	490e      	ldr	r1, [pc, #56]	@ (8002a5c <HAL_GPIO_Init+0x2d0>)
 8002a22:	69bb      	ldr	r3, [r7, #24]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	600b      	str	r3, [r1, #0]
 8002a28:	e021      	b.n	8002a6e <HAL_GPIO_Init+0x2e2>
 8002a2a:	bf00      	nop
 8002a2c:	10320000 	.word	0x10320000
 8002a30:	10310000 	.word	0x10310000
 8002a34:	10220000 	.word	0x10220000
 8002a38:	10210000 	.word	0x10210000
 8002a3c:	10120000 	.word	0x10120000
 8002a40:	10110000 	.word	0x10110000
 8002a44:	40021000 	.word	0x40021000
 8002a48:	40010000 	.word	0x40010000
 8002a4c:	40010800 	.word	0x40010800
 8002a50:	40010c00 	.word	0x40010c00
 8002a54:	40011000 	.word	0x40011000
 8002a58:	40011400 	.word	0x40011400
 8002a5c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a60:	4b0b      	ldr	r3, [pc, #44]	@ (8002a90 <HAL_GPIO_Init+0x304>)
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	69bb      	ldr	r3, [r7, #24]
 8002a66:	43db      	mvns	r3, r3
 8002a68:	4909      	ldr	r1, [pc, #36]	@ (8002a90 <HAL_GPIO_Init+0x304>)
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a70:	3301      	adds	r3, #1
 8002a72:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a7a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	f47f ae8e 	bne.w	80027a0 <HAL_GPIO_Init+0x14>
  }
}
 8002a84:	bf00      	nop
 8002a86:	bf00      	nop
 8002a88:	372c      	adds	r7, #44	@ 0x2c
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bc80      	pop	{r7}
 8002a8e:	4770      	bx	lr
 8002a90:	40010400 	.word	0x40010400

08002a94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	460b      	mov	r3, r1
 8002a9e:	807b      	strh	r3, [r7, #2]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002aa4:	787b      	ldrb	r3, [r7, #1]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d003      	beq.n	8002ab2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002aaa:	887a      	ldrh	r2, [r7, #2]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002ab0:	e003      	b.n	8002aba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ab2:	887b      	ldrh	r3, [r7, #2]
 8002ab4:	041a      	lsls	r2, r3, #16
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	611a      	str	r2, [r3, #16]
}
 8002aba:	bf00      	nop
 8002abc:	370c      	adds	r7, #12
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bc80      	pop	{r7}
 8002ac2:	4770      	bx	lr

08002ac4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	4603      	mov	r3, r0
 8002acc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002ace:	4b08      	ldr	r3, [pc, #32]	@ (8002af0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ad0:	695a      	ldr	r2, [r3, #20]
 8002ad2:	88fb      	ldrh	r3, [r7, #6]
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d006      	beq.n	8002ae8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002ada:	4a05      	ldr	r2, [pc, #20]	@ (8002af0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002adc:	88fb      	ldrh	r3, [r7, #6]
 8002ade:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ae0:	88fb      	ldrh	r3, [r7, #6]
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f7ff fa2a 	bl	8001f3c <HAL_GPIO_EXTI_Callback>
  }
}
 8002ae8:	bf00      	nop
 8002aea:	3708      	adds	r7, #8
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	40010400 	.word	0x40010400

08002af4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d101      	bne.n	8002b06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e272      	b.n	8002fec <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 0301 	and.w	r3, r3, #1
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	f000 8087 	beq.w	8002c22 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b14:	4b92      	ldr	r3, [pc, #584]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f003 030c 	and.w	r3, r3, #12
 8002b1c:	2b04      	cmp	r3, #4
 8002b1e:	d00c      	beq.n	8002b3a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002b20:	4b8f      	ldr	r3, [pc, #572]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	f003 030c 	and.w	r3, r3, #12
 8002b28:	2b08      	cmp	r3, #8
 8002b2a:	d112      	bne.n	8002b52 <HAL_RCC_OscConfig+0x5e>
 8002b2c:	4b8c      	ldr	r3, [pc, #560]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b38:	d10b      	bne.n	8002b52 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b3a:	4b89      	ldr	r3, [pc, #548]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d06c      	beq.n	8002c20 <HAL_RCC_OscConfig+0x12c>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d168      	bne.n	8002c20 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e24c      	b.n	8002fec <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b5a:	d106      	bne.n	8002b6a <HAL_RCC_OscConfig+0x76>
 8002b5c:	4b80      	ldr	r3, [pc, #512]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a7f      	ldr	r2, [pc, #508]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002b62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b66:	6013      	str	r3, [r2, #0]
 8002b68:	e02e      	b.n	8002bc8 <HAL_RCC_OscConfig+0xd4>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d10c      	bne.n	8002b8c <HAL_RCC_OscConfig+0x98>
 8002b72:	4b7b      	ldr	r3, [pc, #492]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a7a      	ldr	r2, [pc, #488]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002b78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b7c:	6013      	str	r3, [r2, #0]
 8002b7e:	4b78      	ldr	r3, [pc, #480]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a77      	ldr	r2, [pc, #476]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002b84:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b88:	6013      	str	r3, [r2, #0]
 8002b8a:	e01d      	b.n	8002bc8 <HAL_RCC_OscConfig+0xd4>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b94:	d10c      	bne.n	8002bb0 <HAL_RCC_OscConfig+0xbc>
 8002b96:	4b72      	ldr	r3, [pc, #456]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a71      	ldr	r2, [pc, #452]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002b9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ba0:	6013      	str	r3, [r2, #0]
 8002ba2:	4b6f      	ldr	r3, [pc, #444]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a6e      	ldr	r2, [pc, #440]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002ba8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bac:	6013      	str	r3, [r2, #0]
 8002bae:	e00b      	b.n	8002bc8 <HAL_RCC_OscConfig+0xd4>
 8002bb0:	4b6b      	ldr	r3, [pc, #428]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a6a      	ldr	r2, [pc, #424]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002bb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bba:	6013      	str	r3, [r2, #0]
 8002bbc:	4b68      	ldr	r3, [pc, #416]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a67      	ldr	r2, [pc, #412]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002bc2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bc6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d013      	beq.n	8002bf8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bd0:	f7ff fca0 	bl	8002514 <HAL_GetTick>
 8002bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bd6:	e008      	b.n	8002bea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bd8:	f7ff fc9c 	bl	8002514 <HAL_GetTick>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	2b64      	cmp	r3, #100	@ 0x64
 8002be4:	d901      	bls.n	8002bea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e200      	b.n	8002fec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bea:	4b5d      	ldr	r3, [pc, #372]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d0f0      	beq.n	8002bd8 <HAL_RCC_OscConfig+0xe4>
 8002bf6:	e014      	b.n	8002c22 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf8:	f7ff fc8c 	bl	8002514 <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bfe:	e008      	b.n	8002c12 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c00:	f7ff fc88 	bl	8002514 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b64      	cmp	r3, #100	@ 0x64
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e1ec      	b.n	8002fec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c12:	4b53      	ldr	r3, [pc, #332]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1f0      	bne.n	8002c00 <HAL_RCC_OscConfig+0x10c>
 8002c1e:	e000      	b.n	8002c22 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0302 	and.w	r3, r3, #2
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d063      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c2e:	4b4c      	ldr	r3, [pc, #304]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f003 030c 	and.w	r3, r3, #12
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d00b      	beq.n	8002c52 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002c3a:	4b49      	ldr	r3, [pc, #292]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f003 030c 	and.w	r3, r3, #12
 8002c42:	2b08      	cmp	r3, #8
 8002c44:	d11c      	bne.n	8002c80 <HAL_RCC_OscConfig+0x18c>
 8002c46:	4b46      	ldr	r3, [pc, #280]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d116      	bne.n	8002c80 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c52:	4b43      	ldr	r3, [pc, #268]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d005      	beq.n	8002c6a <HAL_RCC_OscConfig+0x176>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	691b      	ldr	r3, [r3, #16]
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d001      	beq.n	8002c6a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e1c0      	b.n	8002fec <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c6a:	4b3d      	ldr	r3, [pc, #244]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	695b      	ldr	r3, [r3, #20]
 8002c76:	00db      	lsls	r3, r3, #3
 8002c78:	4939      	ldr	r1, [pc, #228]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c7e:	e03a      	b.n	8002cf6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	691b      	ldr	r3, [r3, #16]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d020      	beq.n	8002cca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c88:	4b36      	ldr	r3, [pc, #216]	@ (8002d64 <HAL_RCC_OscConfig+0x270>)
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c8e:	f7ff fc41 	bl	8002514 <HAL_GetTick>
 8002c92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c94:	e008      	b.n	8002ca8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c96:	f7ff fc3d 	bl	8002514 <HAL_GetTick>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	d901      	bls.n	8002ca8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	e1a1      	b.n	8002fec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ca8:	4b2d      	ldr	r3, [pc, #180]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0302 	and.w	r3, r3, #2
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d0f0      	beq.n	8002c96 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cb4:	4b2a      	ldr	r3, [pc, #168]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	695b      	ldr	r3, [r3, #20]
 8002cc0:	00db      	lsls	r3, r3, #3
 8002cc2:	4927      	ldr	r1, [pc, #156]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	600b      	str	r3, [r1, #0]
 8002cc8:	e015      	b.n	8002cf6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cca:	4b26      	ldr	r3, [pc, #152]	@ (8002d64 <HAL_RCC_OscConfig+0x270>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd0:	f7ff fc20 	bl	8002514 <HAL_GetTick>
 8002cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cd6:	e008      	b.n	8002cea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cd8:	f7ff fc1c 	bl	8002514 <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d901      	bls.n	8002cea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	e180      	b.n	8002fec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cea:	4b1d      	ldr	r3, [pc, #116]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d1f0      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0308 	and.w	r3, r3, #8
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d03a      	beq.n	8002d78 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	699b      	ldr	r3, [r3, #24]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d019      	beq.n	8002d3e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d0a:	4b17      	ldr	r3, [pc, #92]	@ (8002d68 <HAL_RCC_OscConfig+0x274>)
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d10:	f7ff fc00 	bl	8002514 <HAL_GetTick>
 8002d14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d16:	e008      	b.n	8002d2a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d18:	f7ff fbfc 	bl	8002514 <HAL_GetTick>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d901      	bls.n	8002d2a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002d26:	2303      	movs	r3, #3
 8002d28:	e160      	b.n	8002fec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8002d60 <HAL_RCC_OscConfig+0x26c>)
 8002d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d2e:	f003 0302 	and.w	r3, r3, #2
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d0f0      	beq.n	8002d18 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002d36:	2001      	movs	r0, #1
 8002d38:	f000 face 	bl	80032d8 <RCC_Delay>
 8002d3c:	e01c      	b.n	8002d78 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d3e:	4b0a      	ldr	r3, [pc, #40]	@ (8002d68 <HAL_RCC_OscConfig+0x274>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d44:	f7ff fbe6 	bl	8002514 <HAL_GetTick>
 8002d48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d4a:	e00f      	b.n	8002d6c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d4c:	f7ff fbe2 	bl	8002514 <HAL_GetTick>
 8002d50:	4602      	mov	r2, r0
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d908      	bls.n	8002d6c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e146      	b.n	8002fec <HAL_RCC_OscConfig+0x4f8>
 8002d5e:	bf00      	nop
 8002d60:	40021000 	.word	0x40021000
 8002d64:	42420000 	.word	0x42420000
 8002d68:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d6c:	4b92      	ldr	r3, [pc, #584]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d70:	f003 0302 	and.w	r3, r3, #2
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d1e9      	bne.n	8002d4c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0304 	and.w	r3, r3, #4
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	f000 80a6 	beq.w	8002ed2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d86:	2300      	movs	r3, #0
 8002d88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d8a:	4b8b      	ldr	r3, [pc, #556]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002d8c:	69db      	ldr	r3, [r3, #28]
 8002d8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d10d      	bne.n	8002db2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d96:	4b88      	ldr	r3, [pc, #544]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002d98:	69db      	ldr	r3, [r3, #28]
 8002d9a:	4a87      	ldr	r2, [pc, #540]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002d9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002da0:	61d3      	str	r3, [r2, #28]
 8002da2:	4b85      	ldr	r3, [pc, #532]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002da4:	69db      	ldr	r3, [r3, #28]
 8002da6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002daa:	60bb      	str	r3, [r7, #8]
 8002dac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dae:	2301      	movs	r3, #1
 8002db0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002db2:	4b82      	ldr	r3, [pc, #520]	@ (8002fbc <HAL_RCC_OscConfig+0x4c8>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d118      	bne.n	8002df0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dbe:	4b7f      	ldr	r3, [pc, #508]	@ (8002fbc <HAL_RCC_OscConfig+0x4c8>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a7e      	ldr	r2, [pc, #504]	@ (8002fbc <HAL_RCC_OscConfig+0x4c8>)
 8002dc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dca:	f7ff fba3 	bl	8002514 <HAL_GetTick>
 8002dce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dd0:	e008      	b.n	8002de4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dd2:	f7ff fb9f 	bl	8002514 <HAL_GetTick>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	2b64      	cmp	r3, #100	@ 0x64
 8002dde:	d901      	bls.n	8002de4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e103      	b.n	8002fec <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002de4:	4b75      	ldr	r3, [pc, #468]	@ (8002fbc <HAL_RCC_OscConfig+0x4c8>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d0f0      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d106      	bne.n	8002e06 <HAL_RCC_OscConfig+0x312>
 8002df8:	4b6f      	ldr	r3, [pc, #444]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002dfa:	6a1b      	ldr	r3, [r3, #32]
 8002dfc:	4a6e      	ldr	r2, [pc, #440]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002dfe:	f043 0301 	orr.w	r3, r3, #1
 8002e02:	6213      	str	r3, [r2, #32]
 8002e04:	e02d      	b.n	8002e62 <HAL_RCC_OscConfig+0x36e>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	68db      	ldr	r3, [r3, #12]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d10c      	bne.n	8002e28 <HAL_RCC_OscConfig+0x334>
 8002e0e:	4b6a      	ldr	r3, [pc, #424]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002e10:	6a1b      	ldr	r3, [r3, #32]
 8002e12:	4a69      	ldr	r2, [pc, #420]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002e14:	f023 0301 	bic.w	r3, r3, #1
 8002e18:	6213      	str	r3, [r2, #32]
 8002e1a:	4b67      	ldr	r3, [pc, #412]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002e1c:	6a1b      	ldr	r3, [r3, #32]
 8002e1e:	4a66      	ldr	r2, [pc, #408]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002e20:	f023 0304 	bic.w	r3, r3, #4
 8002e24:	6213      	str	r3, [r2, #32]
 8002e26:	e01c      	b.n	8002e62 <HAL_RCC_OscConfig+0x36e>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	2b05      	cmp	r3, #5
 8002e2e:	d10c      	bne.n	8002e4a <HAL_RCC_OscConfig+0x356>
 8002e30:	4b61      	ldr	r3, [pc, #388]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002e32:	6a1b      	ldr	r3, [r3, #32]
 8002e34:	4a60      	ldr	r2, [pc, #384]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002e36:	f043 0304 	orr.w	r3, r3, #4
 8002e3a:	6213      	str	r3, [r2, #32]
 8002e3c:	4b5e      	ldr	r3, [pc, #376]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002e3e:	6a1b      	ldr	r3, [r3, #32]
 8002e40:	4a5d      	ldr	r2, [pc, #372]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002e42:	f043 0301 	orr.w	r3, r3, #1
 8002e46:	6213      	str	r3, [r2, #32]
 8002e48:	e00b      	b.n	8002e62 <HAL_RCC_OscConfig+0x36e>
 8002e4a:	4b5b      	ldr	r3, [pc, #364]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002e4c:	6a1b      	ldr	r3, [r3, #32]
 8002e4e:	4a5a      	ldr	r2, [pc, #360]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002e50:	f023 0301 	bic.w	r3, r3, #1
 8002e54:	6213      	str	r3, [r2, #32]
 8002e56:	4b58      	ldr	r3, [pc, #352]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002e58:	6a1b      	ldr	r3, [r3, #32]
 8002e5a:	4a57      	ldr	r2, [pc, #348]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002e5c:	f023 0304 	bic.w	r3, r3, #4
 8002e60:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	68db      	ldr	r3, [r3, #12]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d015      	beq.n	8002e96 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e6a:	f7ff fb53 	bl	8002514 <HAL_GetTick>
 8002e6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e70:	e00a      	b.n	8002e88 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e72:	f7ff fb4f 	bl	8002514 <HAL_GetTick>
 8002e76:	4602      	mov	r2, r0
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	1ad3      	subs	r3, r2, r3
 8002e7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d901      	bls.n	8002e88 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002e84:	2303      	movs	r3, #3
 8002e86:	e0b1      	b.n	8002fec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e88:	4b4b      	ldr	r3, [pc, #300]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002e8a:	6a1b      	ldr	r3, [r3, #32]
 8002e8c:	f003 0302 	and.w	r3, r3, #2
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d0ee      	beq.n	8002e72 <HAL_RCC_OscConfig+0x37e>
 8002e94:	e014      	b.n	8002ec0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e96:	f7ff fb3d 	bl	8002514 <HAL_GetTick>
 8002e9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e9c:	e00a      	b.n	8002eb4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e9e:	f7ff fb39 	bl	8002514 <HAL_GetTick>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d901      	bls.n	8002eb4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	e09b      	b.n	8002fec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eb4:	4b40      	ldr	r3, [pc, #256]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002eb6:	6a1b      	ldr	r3, [r3, #32]
 8002eb8:	f003 0302 	and.w	r3, r3, #2
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d1ee      	bne.n	8002e9e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ec0:	7dfb      	ldrb	r3, [r7, #23]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d105      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ec6:	4b3c      	ldr	r3, [pc, #240]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002ec8:	69db      	ldr	r3, [r3, #28]
 8002eca:	4a3b      	ldr	r2, [pc, #236]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002ecc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ed0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	69db      	ldr	r3, [r3, #28]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	f000 8087 	beq.w	8002fea <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002edc:	4b36      	ldr	r3, [pc, #216]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f003 030c 	and.w	r3, r3, #12
 8002ee4:	2b08      	cmp	r3, #8
 8002ee6:	d061      	beq.n	8002fac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	69db      	ldr	r3, [r3, #28]
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d146      	bne.n	8002f7e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ef0:	4b33      	ldr	r3, [pc, #204]	@ (8002fc0 <HAL_RCC_OscConfig+0x4cc>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ef6:	f7ff fb0d 	bl	8002514 <HAL_GetTick>
 8002efa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002efc:	e008      	b.n	8002f10 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002efe:	f7ff fb09 	bl	8002514 <HAL_GetTick>
 8002f02:	4602      	mov	r2, r0
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	1ad3      	subs	r3, r2, r3
 8002f08:	2b02      	cmp	r3, #2
 8002f0a:	d901      	bls.n	8002f10 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002f0c:	2303      	movs	r3, #3
 8002f0e:	e06d      	b.n	8002fec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f10:	4b29      	ldr	r3, [pc, #164]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d1f0      	bne.n	8002efe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6a1b      	ldr	r3, [r3, #32]
 8002f20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f24:	d108      	bne.n	8002f38 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002f26:	4b24      	ldr	r3, [pc, #144]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	4921      	ldr	r1, [pc, #132]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002f34:	4313      	orrs	r3, r2
 8002f36:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f38:	4b1f      	ldr	r3, [pc, #124]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6a19      	ldr	r1, [r3, #32]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f48:	430b      	orrs	r3, r1
 8002f4a:	491b      	ldr	r1, [pc, #108]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f50:	4b1b      	ldr	r3, [pc, #108]	@ (8002fc0 <HAL_RCC_OscConfig+0x4cc>)
 8002f52:	2201      	movs	r2, #1
 8002f54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f56:	f7ff fadd 	bl	8002514 <HAL_GetTick>
 8002f5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f5c:	e008      	b.n	8002f70 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f5e:	f7ff fad9 	bl	8002514 <HAL_GetTick>
 8002f62:	4602      	mov	r2, r0
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d901      	bls.n	8002f70 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	e03d      	b.n	8002fec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f70:	4b11      	ldr	r3, [pc, #68]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d0f0      	beq.n	8002f5e <HAL_RCC_OscConfig+0x46a>
 8002f7c:	e035      	b.n	8002fea <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f7e:	4b10      	ldr	r3, [pc, #64]	@ (8002fc0 <HAL_RCC_OscConfig+0x4cc>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f84:	f7ff fac6 	bl	8002514 <HAL_GetTick>
 8002f88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f8a:	e008      	b.n	8002f9e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f8c:	f7ff fac2 	bl	8002514 <HAL_GetTick>
 8002f90:	4602      	mov	r2, r0
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	d901      	bls.n	8002f9e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	e026      	b.n	8002fec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f9e:	4b06      	ldr	r3, [pc, #24]	@ (8002fb8 <HAL_RCC_OscConfig+0x4c4>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d1f0      	bne.n	8002f8c <HAL_RCC_OscConfig+0x498>
 8002faa:	e01e      	b.n	8002fea <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	69db      	ldr	r3, [r3, #28]
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d107      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e019      	b.n	8002fec <HAL_RCC_OscConfig+0x4f8>
 8002fb8:	40021000 	.word	0x40021000
 8002fbc:	40007000 	.word	0x40007000
 8002fc0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ff4 <HAL_RCC_OscConfig+0x500>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6a1b      	ldr	r3, [r3, #32]
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d106      	bne.n	8002fe6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d001      	beq.n	8002fea <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e000      	b.n	8002fec <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002fea:	2300      	movs	r3, #0
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3718      	adds	r7, #24
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	40021000 	.word	0x40021000

08002ff8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d101      	bne.n	800300c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e0d0      	b.n	80031ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800300c:	4b6a      	ldr	r3, [pc, #424]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c0>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0307 	and.w	r3, r3, #7
 8003014:	683a      	ldr	r2, [r7, #0]
 8003016:	429a      	cmp	r2, r3
 8003018:	d910      	bls.n	800303c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800301a:	4b67      	ldr	r3, [pc, #412]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c0>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f023 0207 	bic.w	r2, r3, #7
 8003022:	4965      	ldr	r1, [pc, #404]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c0>)
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	4313      	orrs	r3, r2
 8003028:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800302a:	4b63      	ldr	r3, [pc, #396]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c0>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0307 	and.w	r3, r3, #7
 8003032:	683a      	ldr	r2, [r7, #0]
 8003034:	429a      	cmp	r2, r3
 8003036:	d001      	beq.n	800303c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e0b8      	b.n	80031ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 0302 	and.w	r3, r3, #2
 8003044:	2b00      	cmp	r3, #0
 8003046:	d020      	beq.n	800308a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 0304 	and.w	r3, r3, #4
 8003050:	2b00      	cmp	r3, #0
 8003052:	d005      	beq.n	8003060 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003054:	4b59      	ldr	r3, [pc, #356]	@ (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	4a58      	ldr	r2, [pc, #352]	@ (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 800305a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800305e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0308 	and.w	r3, r3, #8
 8003068:	2b00      	cmp	r3, #0
 800306a:	d005      	beq.n	8003078 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800306c:	4b53      	ldr	r3, [pc, #332]	@ (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	4a52      	ldr	r2, [pc, #328]	@ (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 8003072:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003076:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003078:	4b50      	ldr	r3, [pc, #320]	@ (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	494d      	ldr	r1, [pc, #308]	@ (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 8003086:	4313      	orrs	r3, r2
 8003088:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0301 	and.w	r3, r3, #1
 8003092:	2b00      	cmp	r3, #0
 8003094:	d040      	beq.n	8003118 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	2b01      	cmp	r3, #1
 800309c:	d107      	bne.n	80030ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800309e:	4b47      	ldr	r3, [pc, #284]	@ (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d115      	bne.n	80030d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e07f      	b.n	80031ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d107      	bne.n	80030c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030b6:	4b41      	ldr	r3, [pc, #260]	@ (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d109      	bne.n	80030d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e073      	b.n	80031ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030c6:	4b3d      	ldr	r3, [pc, #244]	@ (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0302 	and.w	r3, r3, #2
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d101      	bne.n	80030d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e06b      	b.n	80031ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030d6:	4b39      	ldr	r3, [pc, #228]	@ (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f023 0203 	bic.w	r2, r3, #3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	4936      	ldr	r1, [pc, #216]	@ (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 80030e4:	4313      	orrs	r3, r2
 80030e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030e8:	f7ff fa14 	bl	8002514 <HAL_GetTick>
 80030ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ee:	e00a      	b.n	8003106 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030f0:	f7ff fa10 	bl	8002514 <HAL_GetTick>
 80030f4:	4602      	mov	r2, r0
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030fe:	4293      	cmp	r3, r2
 8003100:	d901      	bls.n	8003106 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003102:	2303      	movs	r3, #3
 8003104:	e053      	b.n	80031ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003106:	4b2d      	ldr	r3, [pc, #180]	@ (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f003 020c 	and.w	r2, r3, #12
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	009b      	lsls	r3, r3, #2
 8003114:	429a      	cmp	r2, r3
 8003116:	d1eb      	bne.n	80030f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003118:	4b27      	ldr	r3, [pc, #156]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c0>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0307 	and.w	r3, r3, #7
 8003120:	683a      	ldr	r2, [r7, #0]
 8003122:	429a      	cmp	r2, r3
 8003124:	d210      	bcs.n	8003148 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003126:	4b24      	ldr	r3, [pc, #144]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c0>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f023 0207 	bic.w	r2, r3, #7
 800312e:	4922      	ldr	r1, [pc, #136]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c0>)
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	4313      	orrs	r3, r2
 8003134:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003136:	4b20      	ldr	r3, [pc, #128]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c0>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0307 	and.w	r3, r3, #7
 800313e:	683a      	ldr	r2, [r7, #0]
 8003140:	429a      	cmp	r2, r3
 8003142:	d001      	beq.n	8003148 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	e032      	b.n	80031ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0304 	and.w	r3, r3, #4
 8003150:	2b00      	cmp	r3, #0
 8003152:	d008      	beq.n	8003166 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003154:	4b19      	ldr	r3, [pc, #100]	@ (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	4916      	ldr	r1, [pc, #88]	@ (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 8003162:	4313      	orrs	r3, r2
 8003164:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 0308 	and.w	r3, r3, #8
 800316e:	2b00      	cmp	r3, #0
 8003170:	d009      	beq.n	8003186 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003172:	4b12      	ldr	r3, [pc, #72]	@ (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	691b      	ldr	r3, [r3, #16]
 800317e:	00db      	lsls	r3, r3, #3
 8003180:	490e      	ldr	r1, [pc, #56]	@ (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 8003182:	4313      	orrs	r3, r2
 8003184:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003186:	f000 f821 	bl	80031cc <HAL_RCC_GetSysClockFreq>
 800318a:	4602      	mov	r2, r0
 800318c:	4b0b      	ldr	r3, [pc, #44]	@ (80031bc <HAL_RCC_ClockConfig+0x1c4>)
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	091b      	lsrs	r3, r3, #4
 8003192:	f003 030f 	and.w	r3, r3, #15
 8003196:	490a      	ldr	r1, [pc, #40]	@ (80031c0 <HAL_RCC_ClockConfig+0x1c8>)
 8003198:	5ccb      	ldrb	r3, [r1, r3]
 800319a:	fa22 f303 	lsr.w	r3, r2, r3
 800319e:	4a09      	ldr	r2, [pc, #36]	@ (80031c4 <HAL_RCC_ClockConfig+0x1cc>)
 80031a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80031a2:	4b09      	ldr	r3, [pc, #36]	@ (80031c8 <HAL_RCC_ClockConfig+0x1d0>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4618      	mov	r0, r3
 80031a8:	f7ff f972 	bl	8002490 <HAL_InitTick>

  return HAL_OK;
 80031ac:	2300      	movs	r3, #0
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3710      	adds	r7, #16
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	40022000 	.word	0x40022000
 80031bc:	40021000 	.word	0x40021000
 80031c0:	08009c28 	.word	0x08009c28
 80031c4:	20000000 	.word	0x20000000
 80031c8:	20000004 	.word	0x20000004

080031cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b087      	sub	sp, #28
 80031d0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80031d2:	2300      	movs	r3, #0
 80031d4:	60fb      	str	r3, [r7, #12]
 80031d6:	2300      	movs	r3, #0
 80031d8:	60bb      	str	r3, [r7, #8]
 80031da:	2300      	movs	r3, #0
 80031dc:	617b      	str	r3, [r7, #20]
 80031de:	2300      	movs	r3, #0
 80031e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80031e2:	2300      	movs	r3, #0
 80031e4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80031e6:	4b1e      	ldr	r3, [pc, #120]	@ (8003260 <HAL_RCC_GetSysClockFreq+0x94>)
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	f003 030c 	and.w	r3, r3, #12
 80031f2:	2b04      	cmp	r3, #4
 80031f4:	d002      	beq.n	80031fc <HAL_RCC_GetSysClockFreq+0x30>
 80031f6:	2b08      	cmp	r3, #8
 80031f8:	d003      	beq.n	8003202 <HAL_RCC_GetSysClockFreq+0x36>
 80031fa:	e027      	b.n	800324c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80031fc:	4b19      	ldr	r3, [pc, #100]	@ (8003264 <HAL_RCC_GetSysClockFreq+0x98>)
 80031fe:	613b      	str	r3, [r7, #16]
      break;
 8003200:	e027      	b.n	8003252 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	0c9b      	lsrs	r3, r3, #18
 8003206:	f003 030f 	and.w	r3, r3, #15
 800320a:	4a17      	ldr	r2, [pc, #92]	@ (8003268 <HAL_RCC_GetSysClockFreq+0x9c>)
 800320c:	5cd3      	ldrb	r3, [r2, r3]
 800320e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d010      	beq.n	800323c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800321a:	4b11      	ldr	r3, [pc, #68]	@ (8003260 <HAL_RCC_GetSysClockFreq+0x94>)
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	0c5b      	lsrs	r3, r3, #17
 8003220:	f003 0301 	and.w	r3, r3, #1
 8003224:	4a11      	ldr	r2, [pc, #68]	@ (800326c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003226:	5cd3      	ldrb	r3, [r2, r3]
 8003228:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4a0d      	ldr	r2, [pc, #52]	@ (8003264 <HAL_RCC_GetSysClockFreq+0x98>)
 800322e:	fb03 f202 	mul.w	r2, r3, r2
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	fbb2 f3f3 	udiv	r3, r2, r3
 8003238:	617b      	str	r3, [r7, #20]
 800323a:	e004      	b.n	8003246 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	4a0c      	ldr	r2, [pc, #48]	@ (8003270 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003240:	fb02 f303 	mul.w	r3, r2, r3
 8003244:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	613b      	str	r3, [r7, #16]
      break;
 800324a:	e002      	b.n	8003252 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800324c:	4b05      	ldr	r3, [pc, #20]	@ (8003264 <HAL_RCC_GetSysClockFreq+0x98>)
 800324e:	613b      	str	r3, [r7, #16]
      break;
 8003250:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003252:	693b      	ldr	r3, [r7, #16]
}
 8003254:	4618      	mov	r0, r3
 8003256:	371c      	adds	r7, #28
 8003258:	46bd      	mov	sp, r7
 800325a:	bc80      	pop	{r7}
 800325c:	4770      	bx	lr
 800325e:	bf00      	nop
 8003260:	40021000 	.word	0x40021000
 8003264:	007a1200 	.word	0x007a1200
 8003268:	08009c40 	.word	0x08009c40
 800326c:	08009c50 	.word	0x08009c50
 8003270:	003d0900 	.word	0x003d0900

08003274 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003274:	b480      	push	{r7}
 8003276:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003278:	4b02      	ldr	r3, [pc, #8]	@ (8003284 <HAL_RCC_GetHCLKFreq+0x10>)
 800327a:	681b      	ldr	r3, [r3, #0]
}
 800327c:	4618      	mov	r0, r3
 800327e:	46bd      	mov	sp, r7
 8003280:	bc80      	pop	{r7}
 8003282:	4770      	bx	lr
 8003284:	20000000 	.word	0x20000000

08003288 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800328c:	f7ff fff2 	bl	8003274 <HAL_RCC_GetHCLKFreq>
 8003290:	4602      	mov	r2, r0
 8003292:	4b05      	ldr	r3, [pc, #20]	@ (80032a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	0a1b      	lsrs	r3, r3, #8
 8003298:	f003 0307 	and.w	r3, r3, #7
 800329c:	4903      	ldr	r1, [pc, #12]	@ (80032ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800329e:	5ccb      	ldrb	r3, [r1, r3]
 80032a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	40021000 	.word	0x40021000
 80032ac:	08009c38 	.word	0x08009c38

080032b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032b4:	f7ff ffde 	bl	8003274 <HAL_RCC_GetHCLKFreq>
 80032b8:	4602      	mov	r2, r0
 80032ba:	4b05      	ldr	r3, [pc, #20]	@ (80032d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	0adb      	lsrs	r3, r3, #11
 80032c0:	f003 0307 	and.w	r3, r3, #7
 80032c4:	4903      	ldr	r1, [pc, #12]	@ (80032d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032c6:	5ccb      	ldrb	r3, [r1, r3]
 80032c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	40021000 	.word	0x40021000
 80032d4:	08009c38 	.word	0x08009c38

080032d8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80032d8:	b480      	push	{r7}
 80032da:	b085      	sub	sp, #20
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80032e0:	4b0a      	ldr	r3, [pc, #40]	@ (800330c <RCC_Delay+0x34>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a0a      	ldr	r2, [pc, #40]	@ (8003310 <RCC_Delay+0x38>)
 80032e6:	fba2 2303 	umull	r2, r3, r2, r3
 80032ea:	0a5b      	lsrs	r3, r3, #9
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	fb02 f303 	mul.w	r3, r2, r3
 80032f2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80032f4:	bf00      	nop
  }
  while (Delay --);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	1e5a      	subs	r2, r3, #1
 80032fa:	60fa      	str	r2, [r7, #12]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d1f9      	bne.n	80032f4 <RCC_Delay+0x1c>
}
 8003300:	bf00      	nop
 8003302:	bf00      	nop
 8003304:	3714      	adds	r7, #20
 8003306:	46bd      	mov	sp, r7
 8003308:	bc80      	pop	{r7}
 800330a:	4770      	bx	lr
 800330c:	20000000 	.word	0x20000000
 8003310:	10624dd3 	.word	0x10624dd3

08003314 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d101      	bne.n	8003326 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e076      	b.n	8003414 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332a:	2b00      	cmp	r3, #0
 800332c:	d108      	bne.n	8003340 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003336:	d009      	beq.n	800334c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	61da      	str	r2, [r3, #28]
 800333e:	e005      	b.n	800334c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2200      	movs	r2, #0
 800334a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003358:	b2db      	uxtb	r3, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	d106      	bne.n	800336c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f7fe fe32 	bl	8001fd0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2202      	movs	r2, #2
 8003370:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003382:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003394:	431a      	orrs	r2, r3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	68db      	ldr	r3, [r3, #12]
 800339a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800339e:	431a      	orrs	r2, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	691b      	ldr	r3, [r3, #16]
 80033a4:	f003 0302 	and.w	r3, r3, #2
 80033a8:	431a      	orrs	r2, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	695b      	ldr	r3, [r3, #20]
 80033ae:	f003 0301 	and.w	r3, r3, #1
 80033b2:	431a      	orrs	r2, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033bc:	431a      	orrs	r2, r3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	69db      	ldr	r3, [r3, #28]
 80033c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80033c6:	431a      	orrs	r2, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6a1b      	ldr	r3, [r3, #32]
 80033cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033d0:	ea42 0103 	orr.w	r1, r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	430a      	orrs	r2, r1
 80033e2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	0c1a      	lsrs	r2, r3, #16
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f002 0204 	and.w	r2, r2, #4
 80033f2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	69da      	ldr	r2, [r3, #28]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003402:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2201      	movs	r2, #1
 800340e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	3708      	adds	r7, #8
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b088      	sub	sp, #32
 8003420:	af00      	add	r7, sp, #0
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	60b9      	str	r1, [r7, #8]
 8003426:	603b      	str	r3, [r7, #0]
 8003428:	4613      	mov	r3, r2
 800342a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800342c:	f7ff f872 	bl	8002514 <HAL_GetTick>
 8003430:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003432:	88fb      	ldrh	r3, [r7, #6]
 8003434:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800343c:	b2db      	uxtb	r3, r3
 800343e:	2b01      	cmp	r3, #1
 8003440:	d001      	beq.n	8003446 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003442:	2302      	movs	r3, #2
 8003444:	e12a      	b.n	800369c <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d002      	beq.n	8003452 <HAL_SPI_Transmit+0x36>
 800344c:	88fb      	ldrh	r3, [r7, #6]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d101      	bne.n	8003456 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e122      	b.n	800369c <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800345c:	2b01      	cmp	r3, #1
 800345e:	d101      	bne.n	8003464 <HAL_SPI_Transmit+0x48>
 8003460:	2302      	movs	r3, #2
 8003462:	e11b      	b.n	800369c <HAL_SPI_Transmit+0x280>
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2201      	movs	r2, #1
 8003468:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2203      	movs	r2, #3
 8003470:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2200      	movs	r2, #0
 8003478:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	68ba      	ldr	r2, [r7, #8]
 800347e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	88fa      	ldrh	r2, [r7, #6]
 8003484:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	88fa      	ldrh	r2, [r7, #6]
 800348a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2200      	movs	r2, #0
 8003490:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2200      	movs	r2, #0
 8003496:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2200      	movs	r2, #0
 800349c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2200      	movs	r2, #0
 80034a2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2200      	movs	r2, #0
 80034a8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034b2:	d10f      	bne.n	80034d4 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80034c2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80034d2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034de:	2b40      	cmp	r3, #64	@ 0x40
 80034e0:	d007      	beq.n	80034f2 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80034f0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034fa:	d152      	bne.n	80035a2 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d002      	beq.n	800350a <HAL_SPI_Transmit+0xee>
 8003504:	8b7b      	ldrh	r3, [r7, #26]
 8003506:	2b01      	cmp	r3, #1
 8003508:	d145      	bne.n	8003596 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800350e:	881a      	ldrh	r2, [r3, #0]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800351a:	1c9a      	adds	r2, r3, #2
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003524:	b29b      	uxth	r3, r3
 8003526:	3b01      	subs	r3, #1
 8003528:	b29a      	uxth	r2, r3
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800352e:	e032      	b.n	8003596 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	2b02      	cmp	r3, #2
 800353c:	d112      	bne.n	8003564 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003542:	881a      	ldrh	r2, [r3, #0]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800354e:	1c9a      	adds	r2, r3, #2
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003558:	b29b      	uxth	r3, r3
 800355a:	3b01      	subs	r3, #1
 800355c:	b29a      	uxth	r2, r3
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003562:	e018      	b.n	8003596 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003564:	f7fe ffd6 	bl	8002514 <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	683a      	ldr	r2, [r7, #0]
 8003570:	429a      	cmp	r2, r3
 8003572:	d803      	bhi.n	800357c <HAL_SPI_Transmit+0x160>
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800357a:	d102      	bne.n	8003582 <HAL_SPI_Transmit+0x166>
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d109      	bne.n	8003596 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2201      	movs	r2, #1
 8003586:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2200      	movs	r2, #0
 800358e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003592:	2303      	movs	r3, #3
 8003594:	e082      	b.n	800369c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800359a:	b29b      	uxth	r3, r3
 800359c:	2b00      	cmp	r3, #0
 800359e:	d1c7      	bne.n	8003530 <HAL_SPI_Transmit+0x114>
 80035a0:	e053      	b.n	800364a <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d002      	beq.n	80035b0 <HAL_SPI_Transmit+0x194>
 80035aa:	8b7b      	ldrh	r3, [r7, #26]
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d147      	bne.n	8003640 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	330c      	adds	r3, #12
 80035ba:	7812      	ldrb	r2, [r2, #0]
 80035bc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035c2:	1c5a      	adds	r2, r3, #1
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035cc:	b29b      	uxth	r3, r3
 80035ce:	3b01      	subs	r3, #1
 80035d0:	b29a      	uxth	r2, r3
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80035d6:	e033      	b.n	8003640 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d113      	bne.n	800360e <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	330c      	adds	r3, #12
 80035f0:	7812      	ldrb	r2, [r2, #0]
 80035f2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f8:	1c5a      	adds	r2, r3, #1
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003602:	b29b      	uxth	r3, r3
 8003604:	3b01      	subs	r3, #1
 8003606:	b29a      	uxth	r2, r3
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800360c:	e018      	b.n	8003640 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800360e:	f7fe ff81 	bl	8002514 <HAL_GetTick>
 8003612:	4602      	mov	r2, r0
 8003614:	69fb      	ldr	r3, [r7, #28]
 8003616:	1ad3      	subs	r3, r2, r3
 8003618:	683a      	ldr	r2, [r7, #0]
 800361a:	429a      	cmp	r2, r3
 800361c:	d803      	bhi.n	8003626 <HAL_SPI_Transmit+0x20a>
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003624:	d102      	bne.n	800362c <HAL_SPI_Transmit+0x210>
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d109      	bne.n	8003640 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2201      	movs	r2, #1
 8003630:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800363c:	2303      	movs	r3, #3
 800363e:	e02d      	b.n	800369c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003644:	b29b      	uxth	r3, r3
 8003646:	2b00      	cmp	r3, #0
 8003648:	d1c6      	bne.n	80035d8 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800364a:	69fa      	ldr	r2, [r7, #28]
 800364c:	6839      	ldr	r1, [r7, #0]
 800364e:	68f8      	ldr	r0, [r7, #12]
 8003650:	f000 fbd2 	bl	8003df8 <SPI_EndRxTxTransaction>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d002      	beq.n	8003660 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2220      	movs	r2, #32
 800365e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d10a      	bne.n	800367e <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003668:	2300      	movs	r3, #0
 800366a:	617b      	str	r3, [r7, #20]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	617b      	str	r3, [r7, #20]
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	617b      	str	r3, [r7, #20]
 800367c:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	2201      	movs	r2, #1
 8003682:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2200      	movs	r2, #0
 800368a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003692:	2b00      	cmp	r3, #0
 8003694:	d001      	beq.n	800369a <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e000      	b.n	800369c <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800369a:	2300      	movs	r3, #0
  }
}
 800369c:	4618      	mov	r0, r3
 800369e:	3720      	adds	r7, #32
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}

080036a4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b088      	sub	sp, #32
 80036a8:	af02      	add	r7, sp, #8
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	603b      	str	r3, [r7, #0]
 80036b0:	4613      	mov	r3, r2
 80036b2:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d001      	beq.n	80036c4 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80036c0:	2302      	movs	r3, #2
 80036c2:	e104      	b.n	80038ce <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80036cc:	d112      	bne.n	80036f4 <HAL_SPI_Receive+0x50>
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d10e      	bne.n	80036f4 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2204      	movs	r2, #4
 80036da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80036de:	88fa      	ldrh	r2, [r7, #6]
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	9300      	str	r3, [sp, #0]
 80036e4:	4613      	mov	r3, r2
 80036e6:	68ba      	ldr	r2, [r7, #8]
 80036e8:	68b9      	ldr	r1, [r7, #8]
 80036ea:	68f8      	ldr	r0, [r7, #12]
 80036ec:	f000 f8f3 	bl	80038d6 <HAL_SPI_TransmitReceive>
 80036f0:	4603      	mov	r3, r0
 80036f2:	e0ec      	b.n	80038ce <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80036f4:	f7fe ff0e 	bl	8002514 <HAL_GetTick>
 80036f8:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d002      	beq.n	8003706 <HAL_SPI_Receive+0x62>
 8003700:	88fb      	ldrh	r3, [r7, #6]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d101      	bne.n	800370a <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e0e1      	b.n	80038ce <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003710:	2b01      	cmp	r3, #1
 8003712:	d101      	bne.n	8003718 <HAL_SPI_Receive+0x74>
 8003714:	2302      	movs	r3, #2
 8003716:	e0da      	b.n	80038ce <HAL_SPI_Receive+0x22a>
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2204      	movs	r2, #4
 8003724:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2200      	movs	r2, #0
 800372c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	68ba      	ldr	r2, [r7, #8]
 8003732:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	88fa      	ldrh	r2, [r7, #6]
 8003738:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	88fa      	ldrh	r2, [r7, #6]
 800373e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	2200      	movs	r2, #0
 8003744:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2200      	movs	r2, #0
 800374a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2200      	movs	r2, #0
 8003750:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2200      	movs	r2, #0
 8003756:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2200      	movs	r2, #0
 800375c:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003766:	d10f      	bne.n	8003788 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003776:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003786:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003792:	2b40      	cmp	r3, #64	@ 0x40
 8003794:	d007      	beq.n	80037a6 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80037a4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d170      	bne.n	8003890 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80037ae:	e035      	b.n	800381c <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	f003 0301 	and.w	r3, r3, #1
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d115      	bne.n	80037ea <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f103 020c 	add.w	r2, r3, #12
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ca:	7812      	ldrb	r2, [r2, #0]
 80037cc:	b2d2      	uxtb	r2, r2
 80037ce:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037d4:	1c5a      	adds	r2, r3, #1
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037de:	b29b      	uxth	r3, r3
 80037e0:	3b01      	subs	r3, #1
 80037e2:	b29a      	uxth	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80037e8:	e018      	b.n	800381c <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80037ea:	f7fe fe93 	bl	8002514 <HAL_GetTick>
 80037ee:	4602      	mov	r2, r0
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	683a      	ldr	r2, [r7, #0]
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d803      	bhi.n	8003802 <HAL_SPI_Receive+0x15e>
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003800:	d102      	bne.n	8003808 <HAL_SPI_Receive+0x164>
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d109      	bne.n	800381c <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003818:	2303      	movs	r3, #3
 800381a:	e058      	b.n	80038ce <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003820:	b29b      	uxth	r3, r3
 8003822:	2b00      	cmp	r3, #0
 8003824:	d1c4      	bne.n	80037b0 <HAL_SPI_Receive+0x10c>
 8003826:	e038      	b.n	800389a <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	f003 0301 	and.w	r3, r3, #1
 8003832:	2b01      	cmp	r3, #1
 8003834:	d113      	bne.n	800385e <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	68da      	ldr	r2, [r3, #12]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003840:	b292      	uxth	r2, r2
 8003842:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003848:	1c9a      	adds	r2, r3, #2
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003852:	b29b      	uxth	r3, r3
 8003854:	3b01      	subs	r3, #1
 8003856:	b29a      	uxth	r2, r3
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800385c:	e018      	b.n	8003890 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800385e:	f7fe fe59 	bl	8002514 <HAL_GetTick>
 8003862:	4602      	mov	r2, r0
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	683a      	ldr	r2, [r7, #0]
 800386a:	429a      	cmp	r2, r3
 800386c:	d803      	bhi.n	8003876 <HAL_SPI_Receive+0x1d2>
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003874:	d102      	bne.n	800387c <HAL_SPI_Receive+0x1d8>
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d109      	bne.n	8003890 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800388c:	2303      	movs	r3, #3
 800388e:	e01e      	b.n	80038ce <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003894:	b29b      	uxth	r3, r3
 8003896:	2b00      	cmp	r3, #0
 8003898:	d1c6      	bne.n	8003828 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800389a:	697a      	ldr	r2, [r7, #20]
 800389c:	6839      	ldr	r1, [r7, #0]
 800389e:	68f8      	ldr	r0, [r7, #12]
 80038a0:	f000 fa58 	bl	8003d54 <SPI_EndRxTransaction>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d002      	beq.n	80038b0 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2220      	movs	r2, #32
 80038ae:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2201      	movs	r2, #1
 80038b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2200      	movs	r2, #0
 80038bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d001      	beq.n	80038cc <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e000      	b.n	80038ce <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80038cc:	2300      	movs	r3, #0
  }
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3718      	adds	r7, #24
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}

080038d6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80038d6:	b580      	push	{r7, lr}
 80038d8:	b08a      	sub	sp, #40	@ 0x28
 80038da:	af00      	add	r7, sp, #0
 80038dc:	60f8      	str	r0, [r7, #12]
 80038de:	60b9      	str	r1, [r7, #8]
 80038e0:	607a      	str	r2, [r7, #4]
 80038e2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80038e4:	2301      	movs	r3, #1
 80038e6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80038e8:	f7fe fe14 	bl	8002514 <HAL_GetTick>
 80038ec:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80038f4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80038fc:	887b      	ldrh	r3, [r7, #2]
 80038fe:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003900:	7ffb      	ldrb	r3, [r7, #31]
 8003902:	2b01      	cmp	r3, #1
 8003904:	d00c      	beq.n	8003920 <HAL_SPI_TransmitReceive+0x4a>
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800390c:	d106      	bne.n	800391c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d102      	bne.n	800391c <HAL_SPI_TransmitReceive+0x46>
 8003916:	7ffb      	ldrb	r3, [r7, #31]
 8003918:	2b04      	cmp	r3, #4
 800391a:	d001      	beq.n	8003920 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800391c:	2302      	movs	r3, #2
 800391e:	e17f      	b.n	8003c20 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d005      	beq.n	8003932 <HAL_SPI_TransmitReceive+0x5c>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d002      	beq.n	8003932 <HAL_SPI_TransmitReceive+0x5c>
 800392c:	887b      	ldrh	r3, [r7, #2]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d101      	bne.n	8003936 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e174      	b.n	8003c20 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800393c:	2b01      	cmp	r3, #1
 800393e:	d101      	bne.n	8003944 <HAL_SPI_TransmitReceive+0x6e>
 8003940:	2302      	movs	r3, #2
 8003942:	e16d      	b.n	8003c20 <HAL_SPI_TransmitReceive+0x34a>
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2201      	movs	r2, #1
 8003948:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003952:	b2db      	uxtb	r3, r3
 8003954:	2b04      	cmp	r3, #4
 8003956:	d003      	beq.n	8003960 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2205      	movs	r2, #5
 800395c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2200      	movs	r2, #0
 8003964:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	887a      	ldrh	r2, [r7, #2]
 8003970:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	887a      	ldrh	r2, [r7, #2]
 8003976:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	68ba      	ldr	r2, [r7, #8]
 800397c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	887a      	ldrh	r2, [r7, #2]
 8003982:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	887a      	ldrh	r2, [r7, #2]
 8003988:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2200      	movs	r2, #0
 800398e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2200      	movs	r2, #0
 8003994:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039a0:	2b40      	cmp	r3, #64	@ 0x40
 80039a2:	d007      	beq.n	80039b4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80039b2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80039bc:	d17e      	bne.n	8003abc <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d002      	beq.n	80039cc <HAL_SPI_TransmitReceive+0xf6>
 80039c6:	8afb      	ldrh	r3, [r7, #22]
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d16c      	bne.n	8003aa6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039d0:	881a      	ldrh	r2, [r3, #0]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039dc:	1c9a      	adds	r2, r3, #2
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80039e6:	b29b      	uxth	r3, r3
 80039e8:	3b01      	subs	r3, #1
 80039ea:	b29a      	uxth	r2, r3
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039f0:	e059      	b.n	8003aa6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	f003 0302 	and.w	r3, r3, #2
 80039fc:	2b02      	cmp	r3, #2
 80039fe:	d11b      	bne.n	8003a38 <HAL_SPI_TransmitReceive+0x162>
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d016      	beq.n	8003a38 <HAL_SPI_TransmitReceive+0x162>
 8003a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d113      	bne.n	8003a38 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a14:	881a      	ldrh	r2, [r3, #0]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a20:	1c9a      	adds	r2, r3, #2
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a2a:	b29b      	uxth	r3, r3
 8003a2c:	3b01      	subs	r3, #1
 8003a2e:	b29a      	uxth	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003a34:	2300      	movs	r3, #0
 8003a36:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	689b      	ldr	r3, [r3, #8]
 8003a3e:	f003 0301 	and.w	r3, r3, #1
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d119      	bne.n	8003a7a <HAL_SPI_TransmitReceive+0x1a4>
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d014      	beq.n	8003a7a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	68da      	ldr	r2, [r3, #12]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a5a:	b292      	uxth	r2, r2
 8003a5c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a62:	1c9a      	adds	r2, r3, #2
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	3b01      	subs	r3, #1
 8003a70:	b29a      	uxth	r2, r3
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003a76:	2301      	movs	r3, #1
 8003a78:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003a7a:	f7fe fd4b 	bl	8002514 <HAL_GetTick>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	6a3b      	ldr	r3, [r7, #32]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d80d      	bhi.n	8003aa6 <HAL_SPI_TransmitReceive+0x1d0>
 8003a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a90:	d009      	beq.n	8003aa6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2201      	movs	r2, #1
 8003a96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	e0bc      	b.n	8003c20 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d1a0      	bne.n	80039f2 <HAL_SPI_TransmitReceive+0x11c>
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ab4:	b29b      	uxth	r3, r3
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d19b      	bne.n	80039f2 <HAL_SPI_TransmitReceive+0x11c>
 8003aba:	e082      	b.n	8003bc2 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d002      	beq.n	8003aca <HAL_SPI_TransmitReceive+0x1f4>
 8003ac4:	8afb      	ldrh	r3, [r7, #22]
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d171      	bne.n	8003bae <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	330c      	adds	r3, #12
 8003ad4:	7812      	ldrb	r2, [r2, #0]
 8003ad6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003adc:	1c5a      	adds	r2, r3, #1
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	3b01      	subs	r3, #1
 8003aea:	b29a      	uxth	r2, r3
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003af0:	e05d      	b.n	8003bae <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	f003 0302 	and.w	r3, r3, #2
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	d11c      	bne.n	8003b3a <HAL_SPI_TransmitReceive+0x264>
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d017      	beq.n	8003b3a <HAL_SPI_TransmitReceive+0x264>
 8003b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d114      	bne.n	8003b3a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	330c      	adds	r3, #12
 8003b1a:	7812      	ldrb	r2, [r2, #0]
 8003b1c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b22:	1c5a      	adds	r2, r3, #1
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b2c:	b29b      	uxth	r3, r3
 8003b2e:	3b01      	subs	r3, #1
 8003b30:	b29a      	uxth	r2, r3
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003b36:	2300      	movs	r3, #0
 8003b38:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	f003 0301 	and.w	r3, r3, #1
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d119      	bne.n	8003b7c <HAL_SPI_TransmitReceive+0x2a6>
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d014      	beq.n	8003b7c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	68da      	ldr	r2, [r3, #12]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b5c:	b2d2      	uxtb	r2, r2
 8003b5e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b64:	1c5a      	adds	r2, r3, #1
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	3b01      	subs	r3, #1
 8003b72:	b29a      	uxth	r2, r3
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003b7c:	f7fe fcca 	bl	8002514 <HAL_GetTick>
 8003b80:	4602      	mov	r2, r0
 8003b82:	6a3b      	ldr	r3, [r7, #32]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d803      	bhi.n	8003b94 <HAL_SPI_TransmitReceive+0x2be>
 8003b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b92:	d102      	bne.n	8003b9a <HAL_SPI_TransmitReceive+0x2c4>
 8003b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d109      	bne.n	8003bae <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003baa:	2303      	movs	r3, #3
 8003bac:	e038      	b.n	8003c20 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d19c      	bne.n	8003af2 <HAL_SPI_TransmitReceive+0x21c>
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bbc:	b29b      	uxth	r3, r3
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d197      	bne.n	8003af2 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003bc2:	6a3a      	ldr	r2, [r7, #32]
 8003bc4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003bc6:	68f8      	ldr	r0, [r7, #12]
 8003bc8:	f000 f916 	bl	8003df8 <SPI_EndRxTxTransaction>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d008      	beq.n	8003be4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2220      	movs	r2, #32
 8003bd6:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e01d      	b.n	8003c20 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d10a      	bne.n	8003c02 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003bec:	2300      	movs	r3, #0
 8003bee:	613b      	str	r3, [r7, #16]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	68db      	ldr	r3, [r3, #12]
 8003bf6:	613b      	str	r3, [r7, #16]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	613b      	str	r3, [r7, #16]
 8003c00:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2201      	movs	r2, #1
 8003c06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d001      	beq.n	8003c1e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e000      	b.n	8003c20 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003c1e:	2300      	movs	r3, #0
  }
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3728      	adds	r7, #40	@ 0x28
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}

08003c28 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c36:	b2db      	uxtb	r3, r3
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	370c      	adds	r7, #12
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bc80      	pop	{r7}
 8003c40:	4770      	bx	lr
	...

08003c44 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b088      	sub	sp, #32
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	603b      	str	r3, [r7, #0]
 8003c50:	4613      	mov	r3, r2
 8003c52:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003c54:	f7fe fc5e 	bl	8002514 <HAL_GetTick>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c5c:	1a9b      	subs	r3, r3, r2
 8003c5e:	683a      	ldr	r2, [r7, #0]
 8003c60:	4413      	add	r3, r2
 8003c62:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003c64:	f7fe fc56 	bl	8002514 <HAL_GetTick>
 8003c68:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003c6a:	4b39      	ldr	r3, [pc, #228]	@ (8003d50 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	015b      	lsls	r3, r3, #5
 8003c70:	0d1b      	lsrs	r3, r3, #20
 8003c72:	69fa      	ldr	r2, [r7, #28]
 8003c74:	fb02 f303 	mul.w	r3, r2, r3
 8003c78:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c7a:	e054      	b.n	8003d26 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c82:	d050      	beq.n	8003d26 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c84:	f7fe fc46 	bl	8002514 <HAL_GetTick>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	69bb      	ldr	r3, [r7, #24]
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	69fa      	ldr	r2, [r7, #28]
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d902      	bls.n	8003c9a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d13d      	bne.n	8003d16 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	685a      	ldr	r2, [r3, #4]
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003ca8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003cb2:	d111      	bne.n	8003cd8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cbc:	d004      	beq.n	8003cc8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cc6:	d107      	bne.n	8003cd8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003cd6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cdc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ce0:	d10f      	bne.n	8003d02 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003cf0:	601a      	str	r2, [r3, #0]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d00:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2201      	movs	r2, #1
 8003d06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e017      	b.n	8003d46 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d101      	bne.n	8003d20 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	3b01      	subs	r3, #1
 8003d24:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	689a      	ldr	r2, [r3, #8]
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	4013      	ands	r3, r2
 8003d30:	68ba      	ldr	r2, [r7, #8]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	bf0c      	ite	eq
 8003d36:	2301      	moveq	r3, #1
 8003d38:	2300      	movne	r3, #0
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	461a      	mov	r2, r3
 8003d3e:	79fb      	ldrb	r3, [r7, #7]
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d19b      	bne.n	8003c7c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003d44:	2300      	movs	r3, #0
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3720      	adds	r7, #32
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	20000000 	.word	0x20000000

08003d54 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b086      	sub	sp, #24
 8003d58:	af02      	add	r7, sp, #8
 8003d5a:	60f8      	str	r0, [r7, #12]
 8003d5c:	60b9      	str	r1, [r7, #8]
 8003d5e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d68:	d111      	bne.n	8003d8e <SPI_EndRxTransaction+0x3a>
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d72:	d004      	beq.n	8003d7e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d7c:	d107      	bne.n	8003d8e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d8c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d96:	d117      	bne.n	8003dc8 <SPI_EndRxTransaction+0x74>
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003da0:	d112      	bne.n	8003dc8 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	9300      	str	r3, [sp, #0]
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	2200      	movs	r2, #0
 8003daa:	2101      	movs	r1, #1
 8003dac:	68f8      	ldr	r0, [r7, #12]
 8003dae:	f7ff ff49 	bl	8003c44 <SPI_WaitFlagStateUntilTimeout>
 8003db2:	4603      	mov	r3, r0
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d01a      	beq.n	8003dee <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dbc:	f043 0220 	orr.w	r2, r3, #32
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	e013      	b.n	8003df0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	9300      	str	r3, [sp, #0]
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	2180      	movs	r1, #128	@ 0x80
 8003dd2:	68f8      	ldr	r0, [r7, #12]
 8003dd4:	f7ff ff36 	bl	8003c44 <SPI_WaitFlagStateUntilTimeout>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d007      	beq.n	8003dee <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003de2:	f043 0220 	orr.w	r2, r3, #32
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	e000      	b.n	8003df0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8003dee:	2300      	movs	r3, #0
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3710      	adds	r7, #16
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b086      	sub	sp, #24
 8003dfc:	af02      	add	r7, sp, #8
 8003dfe:	60f8      	str	r0, [r7, #12]
 8003e00:	60b9      	str	r1, [r7, #8]
 8003e02:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	9300      	str	r3, [sp, #0]
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	2102      	movs	r1, #2
 8003e0e:	68f8      	ldr	r0, [r7, #12]
 8003e10:	f7ff ff18 	bl	8003c44 <SPI_WaitFlagStateUntilTimeout>
 8003e14:	4603      	mov	r3, r0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d007      	beq.n	8003e2a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e1e:	f043 0220 	orr.w	r2, r3, #32
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	e013      	b.n	8003e52 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	9300      	str	r3, [sp, #0]
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	2200      	movs	r2, #0
 8003e32:	2180      	movs	r1, #128	@ 0x80
 8003e34:	68f8      	ldr	r0, [r7, #12]
 8003e36:	f7ff ff05 	bl	8003c44 <SPI_WaitFlagStateUntilTimeout>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d007      	beq.n	8003e50 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e44:	f043 0220 	orr.w	r2, r3, #32
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e000      	b.n	8003e52 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003e50:	2300      	movs	r3, #0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3710      	adds	r7, #16
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}

08003e5a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003e5a:	b580      	push	{r7, lr}
 8003e5c:	b082      	sub	sp, #8
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d101      	bne.n	8003e6c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e041      	b.n	8003ef0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d106      	bne.n	8003e86 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	f7fe f8ef 	bl	8002064 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2202      	movs	r2, #2
 8003e8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	3304      	adds	r3, #4
 8003e96:	4619      	mov	r1, r3
 8003e98:	4610      	mov	r0, r2
 8003e9a:	f000 f991 	bl	80041c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2201      	movs	r2, #1
 8003eba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2201      	movs	r2, #1
 8003eda:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003eee:	2300      	movs	r3, #0
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	3708      	adds	r7, #8
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b084      	sub	sp, #16
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d109      	bne.n	8003f1c <HAL_TIM_PWM_Start+0x24>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	bf14      	ite	ne
 8003f14:	2301      	movne	r3, #1
 8003f16:	2300      	moveq	r3, #0
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	e022      	b.n	8003f62 <HAL_TIM_PWM_Start+0x6a>
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	2b04      	cmp	r3, #4
 8003f20:	d109      	bne.n	8003f36 <HAL_TIM_PWM_Start+0x3e>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	bf14      	ite	ne
 8003f2e:	2301      	movne	r3, #1
 8003f30:	2300      	moveq	r3, #0
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	e015      	b.n	8003f62 <HAL_TIM_PWM_Start+0x6a>
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	2b08      	cmp	r3, #8
 8003f3a:	d109      	bne.n	8003f50 <HAL_TIM_PWM_Start+0x58>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	bf14      	ite	ne
 8003f48:	2301      	movne	r3, #1
 8003f4a:	2300      	moveq	r3, #0
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	e008      	b.n	8003f62 <HAL_TIM_PWM_Start+0x6a>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f56:	b2db      	uxtb	r3, r3
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	bf14      	ite	ne
 8003f5c:	2301      	movne	r3, #1
 8003f5e:	2300      	moveq	r3, #0
 8003f60:	b2db      	uxtb	r3, r3
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d001      	beq.n	8003f6a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	e05e      	b.n	8004028 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d104      	bne.n	8003f7a <HAL_TIM_PWM_Start+0x82>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2202      	movs	r2, #2
 8003f74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f78:	e013      	b.n	8003fa2 <HAL_TIM_PWM_Start+0xaa>
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	2b04      	cmp	r3, #4
 8003f7e:	d104      	bne.n	8003f8a <HAL_TIM_PWM_Start+0x92>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2202      	movs	r2, #2
 8003f84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f88:	e00b      	b.n	8003fa2 <HAL_TIM_PWM_Start+0xaa>
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	2b08      	cmp	r3, #8
 8003f8e:	d104      	bne.n	8003f9a <HAL_TIM_PWM_Start+0xa2>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2202      	movs	r2, #2
 8003f94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f98:	e003      	b.n	8003fa2 <HAL_TIM_PWM_Start+0xaa>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2202      	movs	r2, #2
 8003f9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	6839      	ldr	r1, [r7, #0]
 8003faa:	4618      	mov	r0, r3
 8003fac:	f000 fafe 	bl	80045ac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a1e      	ldr	r2, [pc, #120]	@ (8004030 <HAL_TIM_PWM_Start+0x138>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d107      	bne.n	8003fca <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003fc8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a18      	ldr	r2, [pc, #96]	@ (8004030 <HAL_TIM_PWM_Start+0x138>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d00e      	beq.n	8003ff2 <HAL_TIM_PWM_Start+0xfa>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fdc:	d009      	beq.n	8003ff2 <HAL_TIM_PWM_Start+0xfa>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a14      	ldr	r2, [pc, #80]	@ (8004034 <HAL_TIM_PWM_Start+0x13c>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d004      	beq.n	8003ff2 <HAL_TIM_PWM_Start+0xfa>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a12      	ldr	r2, [pc, #72]	@ (8004038 <HAL_TIM_PWM_Start+0x140>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d111      	bne.n	8004016 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	f003 0307 	and.w	r3, r3, #7
 8003ffc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2b06      	cmp	r3, #6
 8004002:	d010      	beq.n	8004026 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f042 0201 	orr.w	r2, r2, #1
 8004012:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004014:	e007      	b.n	8004026 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f042 0201 	orr.w	r2, r2, #1
 8004024:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004026:	2300      	movs	r3, #0
}
 8004028:	4618      	mov	r0, r3
 800402a:	3710      	adds	r7, #16
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}
 8004030:	40012c00 	.word	0x40012c00
 8004034:	40000400 	.word	0x40000400
 8004038:	40000800 	.word	0x40000800

0800403c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b086      	sub	sp, #24
 8004040:	af00      	add	r7, sp, #0
 8004042:	60f8      	str	r0, [r7, #12]
 8004044:	60b9      	str	r1, [r7, #8]
 8004046:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004048:	2300      	movs	r3, #0
 800404a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004052:	2b01      	cmp	r3, #1
 8004054:	d101      	bne.n	800405a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004056:	2302      	movs	r3, #2
 8004058:	e0ae      	b.n	80041b8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2201      	movs	r2, #1
 800405e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2b0c      	cmp	r3, #12
 8004066:	f200 809f 	bhi.w	80041a8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800406a:	a201      	add	r2, pc, #4	@ (adr r2, 8004070 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800406c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004070:	080040a5 	.word	0x080040a5
 8004074:	080041a9 	.word	0x080041a9
 8004078:	080041a9 	.word	0x080041a9
 800407c:	080041a9 	.word	0x080041a9
 8004080:	080040e5 	.word	0x080040e5
 8004084:	080041a9 	.word	0x080041a9
 8004088:	080041a9 	.word	0x080041a9
 800408c:	080041a9 	.word	0x080041a9
 8004090:	08004127 	.word	0x08004127
 8004094:	080041a9 	.word	0x080041a9
 8004098:	080041a9 	.word	0x080041a9
 800409c:	080041a9 	.word	0x080041a9
 80040a0:	08004167 	.word	0x08004167
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	68b9      	ldr	r1, [r7, #8]
 80040aa:	4618      	mov	r0, r3
 80040ac:	f000 f8f6 	bl	800429c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	699a      	ldr	r2, [r3, #24]
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f042 0208 	orr.w	r2, r2, #8
 80040be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	699a      	ldr	r2, [r3, #24]
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f022 0204 	bic.w	r2, r2, #4
 80040ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	6999      	ldr	r1, [r3, #24]
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	691a      	ldr	r2, [r3, #16]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	430a      	orrs	r2, r1
 80040e0:	619a      	str	r2, [r3, #24]
      break;
 80040e2:	e064      	b.n	80041ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	68b9      	ldr	r1, [r7, #8]
 80040ea:	4618      	mov	r0, r3
 80040ec:	f000 f93c 	bl	8004368 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	699a      	ldr	r2, [r3, #24]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	699a      	ldr	r2, [r3, #24]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800410e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	6999      	ldr	r1, [r3, #24]
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	691b      	ldr	r3, [r3, #16]
 800411a:	021a      	lsls	r2, r3, #8
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	430a      	orrs	r2, r1
 8004122:	619a      	str	r2, [r3, #24]
      break;
 8004124:	e043      	b.n	80041ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	68b9      	ldr	r1, [r7, #8]
 800412c:	4618      	mov	r0, r3
 800412e:	f000 f985 	bl	800443c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	69da      	ldr	r2, [r3, #28]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f042 0208 	orr.w	r2, r2, #8
 8004140:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	69da      	ldr	r2, [r3, #28]
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f022 0204 	bic.w	r2, r2, #4
 8004150:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	69d9      	ldr	r1, [r3, #28]
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	691a      	ldr	r2, [r3, #16]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	430a      	orrs	r2, r1
 8004162:	61da      	str	r2, [r3, #28]
      break;
 8004164:	e023      	b.n	80041ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68b9      	ldr	r1, [r7, #8]
 800416c:	4618      	mov	r0, r3
 800416e:	f000 f9cf 	bl	8004510 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	69da      	ldr	r2, [r3, #28]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004180:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	69da      	ldr	r2, [r3, #28]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004190:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	69d9      	ldr	r1, [r3, #28]
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	691b      	ldr	r3, [r3, #16]
 800419c:	021a      	lsls	r2, r3, #8
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	430a      	orrs	r2, r1
 80041a4:	61da      	str	r2, [r3, #28]
      break;
 80041a6:	e002      	b.n	80041ae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	75fb      	strb	r3, [r7, #23]
      break;
 80041ac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2200      	movs	r2, #0
 80041b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80041b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	3718      	adds	r7, #24
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}

080041c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b085      	sub	sp, #20
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	4a2f      	ldr	r2, [pc, #188]	@ (8004290 <TIM_Base_SetConfig+0xd0>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d00b      	beq.n	80041f0 <TIM_Base_SetConfig+0x30>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041de:	d007      	beq.n	80041f0 <TIM_Base_SetConfig+0x30>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	4a2c      	ldr	r2, [pc, #176]	@ (8004294 <TIM_Base_SetConfig+0xd4>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d003      	beq.n	80041f0 <TIM_Base_SetConfig+0x30>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	4a2b      	ldr	r2, [pc, #172]	@ (8004298 <TIM_Base_SetConfig+0xd8>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d108      	bne.n	8004202 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	68fa      	ldr	r2, [r7, #12]
 80041fe:	4313      	orrs	r3, r2
 8004200:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	4a22      	ldr	r2, [pc, #136]	@ (8004290 <TIM_Base_SetConfig+0xd0>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d00b      	beq.n	8004222 <TIM_Base_SetConfig+0x62>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004210:	d007      	beq.n	8004222 <TIM_Base_SetConfig+0x62>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	4a1f      	ldr	r2, [pc, #124]	@ (8004294 <TIM_Base_SetConfig+0xd4>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d003      	beq.n	8004222 <TIM_Base_SetConfig+0x62>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	4a1e      	ldr	r2, [pc, #120]	@ (8004298 <TIM_Base_SetConfig+0xd8>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d108      	bne.n	8004234 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004228:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	4313      	orrs	r3, r2
 8004232:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	695b      	ldr	r3, [r3, #20]
 800423e:	4313      	orrs	r3, r2
 8004240:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	68fa      	ldr	r2, [r7, #12]
 8004246:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	689a      	ldr	r2, [r3, #8]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	4a0d      	ldr	r2, [pc, #52]	@ (8004290 <TIM_Base_SetConfig+0xd0>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d103      	bne.n	8004268 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	691a      	ldr	r2, [r3, #16]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	691b      	ldr	r3, [r3, #16]
 8004272:	f003 0301 	and.w	r3, r3, #1
 8004276:	2b00      	cmp	r3, #0
 8004278:	d005      	beq.n	8004286 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	691b      	ldr	r3, [r3, #16]
 800427e:	f023 0201 	bic.w	r2, r3, #1
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	611a      	str	r2, [r3, #16]
  }
}
 8004286:	bf00      	nop
 8004288:	3714      	adds	r7, #20
 800428a:	46bd      	mov	sp, r7
 800428c:	bc80      	pop	{r7}
 800428e:	4770      	bx	lr
 8004290:	40012c00 	.word	0x40012c00
 8004294:	40000400 	.word	0x40000400
 8004298:	40000800 	.word	0x40000800

0800429c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800429c:	b480      	push	{r7}
 800429e:	b087      	sub	sp, #28
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a1b      	ldr	r3, [r3, #32]
 80042aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6a1b      	ldr	r3, [r3, #32]
 80042b0:	f023 0201 	bic.w	r2, r3, #1
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	699b      	ldr	r3, [r3, #24]
 80042c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	f023 0303 	bic.w	r3, r3, #3
 80042d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	68fa      	ldr	r2, [r7, #12]
 80042da:	4313      	orrs	r3, r2
 80042dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	f023 0302 	bic.w	r3, r3, #2
 80042e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	697a      	ldr	r2, [r7, #20]
 80042ec:	4313      	orrs	r3, r2
 80042ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	4a1c      	ldr	r2, [pc, #112]	@ (8004364 <TIM_OC1_SetConfig+0xc8>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d10c      	bne.n	8004312 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	f023 0308 	bic.w	r3, r3, #8
 80042fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	697a      	ldr	r2, [r7, #20]
 8004306:	4313      	orrs	r3, r2
 8004308:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	f023 0304 	bic.w	r3, r3, #4
 8004310:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a13      	ldr	r2, [pc, #76]	@ (8004364 <TIM_OC1_SetConfig+0xc8>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d111      	bne.n	800433e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004320:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004328:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	695b      	ldr	r3, [r3, #20]
 800432e:	693a      	ldr	r2, [r7, #16]
 8004330:	4313      	orrs	r3, r2
 8004332:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	699b      	ldr	r3, [r3, #24]
 8004338:	693a      	ldr	r2, [r7, #16]
 800433a:	4313      	orrs	r3, r2
 800433c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	693a      	ldr	r2, [r7, #16]
 8004342:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	68fa      	ldr	r2, [r7, #12]
 8004348:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	685a      	ldr	r2, [r3, #4]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	697a      	ldr	r2, [r7, #20]
 8004356:	621a      	str	r2, [r3, #32]
}
 8004358:	bf00      	nop
 800435a:	371c      	adds	r7, #28
 800435c:	46bd      	mov	sp, r7
 800435e:	bc80      	pop	{r7}
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
 8004364:	40012c00 	.word	0x40012c00

08004368 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004368:	b480      	push	{r7}
 800436a:	b087      	sub	sp, #28
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
 8004370:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6a1b      	ldr	r3, [r3, #32]
 8004376:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6a1b      	ldr	r3, [r3, #32]
 800437c:	f023 0210 	bic.w	r2, r3, #16
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	699b      	ldr	r3, [r3, #24]
 800438e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004396:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800439e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	021b      	lsls	r3, r3, #8
 80043a6:	68fa      	ldr	r2, [r7, #12]
 80043a8:	4313      	orrs	r3, r2
 80043aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	f023 0320 	bic.w	r3, r3, #32
 80043b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	011b      	lsls	r3, r3, #4
 80043ba:	697a      	ldr	r2, [r7, #20]
 80043bc:	4313      	orrs	r3, r2
 80043be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	4a1d      	ldr	r2, [pc, #116]	@ (8004438 <TIM_OC2_SetConfig+0xd0>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d10d      	bne.n	80043e4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80043ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	011b      	lsls	r3, r3, #4
 80043d6:	697a      	ldr	r2, [r7, #20]
 80043d8:	4313      	orrs	r3, r2
 80043da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	4a14      	ldr	r2, [pc, #80]	@ (8004438 <TIM_OC2_SetConfig+0xd0>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d113      	bne.n	8004414 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80043f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80043f4:	693b      	ldr	r3, [r7, #16]
 80043f6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80043fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	695b      	ldr	r3, [r3, #20]
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	693a      	ldr	r2, [r7, #16]
 8004404:	4313      	orrs	r3, r2
 8004406:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	699b      	ldr	r3, [r3, #24]
 800440c:	009b      	lsls	r3, r3, #2
 800440e:	693a      	ldr	r2, [r7, #16]
 8004410:	4313      	orrs	r3, r2
 8004412:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	693a      	ldr	r2, [r7, #16]
 8004418:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	68fa      	ldr	r2, [r7, #12]
 800441e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	685a      	ldr	r2, [r3, #4]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	697a      	ldr	r2, [r7, #20]
 800442c:	621a      	str	r2, [r3, #32]
}
 800442e:	bf00      	nop
 8004430:	371c      	adds	r7, #28
 8004432:	46bd      	mov	sp, r7
 8004434:	bc80      	pop	{r7}
 8004436:	4770      	bx	lr
 8004438:	40012c00 	.word	0x40012c00

0800443c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800443c:	b480      	push	{r7}
 800443e:	b087      	sub	sp, #28
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6a1b      	ldr	r3, [r3, #32]
 800444a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a1b      	ldr	r3, [r3, #32]
 8004450:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	69db      	ldr	r3, [r3, #28]
 8004462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800446a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f023 0303 	bic.w	r3, r3, #3
 8004472:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	68fa      	ldr	r2, [r7, #12]
 800447a:	4313      	orrs	r3, r2
 800447c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004484:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	021b      	lsls	r3, r3, #8
 800448c:	697a      	ldr	r2, [r7, #20]
 800448e:	4313      	orrs	r3, r2
 8004490:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a1d      	ldr	r2, [pc, #116]	@ (800450c <TIM_OC3_SetConfig+0xd0>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d10d      	bne.n	80044b6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80044a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	021b      	lsls	r3, r3, #8
 80044a8:	697a      	ldr	r2, [r7, #20]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80044b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a14      	ldr	r2, [pc, #80]	@ (800450c <TIM_OC3_SetConfig+0xd0>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d113      	bne.n	80044e6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80044c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80044cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	695b      	ldr	r3, [r3, #20]
 80044d2:	011b      	lsls	r3, r3, #4
 80044d4:	693a      	ldr	r2, [r7, #16]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	699b      	ldr	r3, [r3, #24]
 80044de:	011b      	lsls	r3, r3, #4
 80044e0:	693a      	ldr	r2, [r7, #16]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	693a      	ldr	r2, [r7, #16]
 80044ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	68fa      	ldr	r2, [r7, #12]
 80044f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	685a      	ldr	r2, [r3, #4]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	697a      	ldr	r2, [r7, #20]
 80044fe:	621a      	str	r2, [r3, #32]
}
 8004500:	bf00      	nop
 8004502:	371c      	adds	r7, #28
 8004504:	46bd      	mov	sp, r7
 8004506:	bc80      	pop	{r7}
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	40012c00 	.word	0x40012c00

08004510 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004510:	b480      	push	{r7}
 8004512:	b087      	sub	sp, #28
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6a1b      	ldr	r3, [r3, #32]
 800451e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6a1b      	ldr	r3, [r3, #32]
 8004524:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	69db      	ldr	r3, [r3, #28]
 8004536:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800453e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004546:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	021b      	lsls	r3, r3, #8
 800454e:	68fa      	ldr	r2, [r7, #12]
 8004550:	4313      	orrs	r3, r2
 8004552:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800455a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	031b      	lsls	r3, r3, #12
 8004562:	693a      	ldr	r2, [r7, #16]
 8004564:	4313      	orrs	r3, r2
 8004566:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	4a0f      	ldr	r2, [pc, #60]	@ (80045a8 <TIM_OC4_SetConfig+0x98>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d109      	bne.n	8004584 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004576:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	695b      	ldr	r3, [r3, #20]
 800457c:	019b      	lsls	r3, r3, #6
 800457e:	697a      	ldr	r2, [r7, #20]
 8004580:	4313      	orrs	r3, r2
 8004582:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	697a      	ldr	r2, [r7, #20]
 8004588:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	68fa      	ldr	r2, [r7, #12]
 800458e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	685a      	ldr	r2, [r3, #4]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	693a      	ldr	r2, [r7, #16]
 800459c:	621a      	str	r2, [r3, #32]
}
 800459e:	bf00      	nop
 80045a0:	371c      	adds	r7, #28
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bc80      	pop	{r7}
 80045a6:	4770      	bx	lr
 80045a8:	40012c00 	.word	0x40012c00

080045ac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b087      	sub	sp, #28
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	f003 031f 	and.w	r3, r3, #31
 80045be:	2201      	movs	r2, #1
 80045c0:	fa02 f303 	lsl.w	r3, r2, r3
 80045c4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	6a1a      	ldr	r2, [r3, #32]
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	43db      	mvns	r3, r3
 80045ce:	401a      	ands	r2, r3
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6a1a      	ldr	r2, [r3, #32]
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	f003 031f 	and.w	r3, r3, #31
 80045de:	6879      	ldr	r1, [r7, #4]
 80045e0:	fa01 f303 	lsl.w	r3, r1, r3
 80045e4:	431a      	orrs	r2, r3
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	621a      	str	r2, [r3, #32]
}
 80045ea:	bf00      	nop
 80045ec:	371c      	adds	r7, #28
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bc80      	pop	{r7}
 80045f2:	4770      	bx	lr

080045f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b085      	sub	sp, #20
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
 80045fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004604:	2b01      	cmp	r3, #1
 8004606:	d101      	bne.n	800460c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004608:	2302      	movs	r3, #2
 800460a:	e046      	b.n	800469a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2202      	movs	r2, #2
 8004618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004632:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	68fa      	ldr	r2, [r7, #12]
 800463a:	4313      	orrs	r3, r2
 800463c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	68fa      	ldr	r2, [r7, #12]
 8004644:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a16      	ldr	r2, [pc, #88]	@ (80046a4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d00e      	beq.n	800466e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004658:	d009      	beq.n	800466e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a12      	ldr	r2, [pc, #72]	@ (80046a8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d004      	beq.n	800466e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a10      	ldr	r2, [pc, #64]	@ (80046ac <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d10c      	bne.n	8004688 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004674:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	68ba      	ldr	r2, [r7, #8]
 800467c:	4313      	orrs	r3, r2
 800467e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	68ba      	ldr	r2, [r7, #8]
 8004686:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3714      	adds	r7, #20
 800469e:	46bd      	mov	sp, r7
 80046a0:	bc80      	pop	{r7}
 80046a2:	4770      	bx	lr
 80046a4:	40012c00 	.word	0x40012c00
 80046a8:	40000400 	.word	0x40000400
 80046ac:	40000800 	.word	0x40000800

080046b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b082      	sub	sp, #8
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d101      	bne.n	80046c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e042      	b.n	8004748 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d106      	bne.n	80046dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f7fd fd74 	bl	80021c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2224      	movs	r2, #36	@ 0x24
 80046e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	68da      	ldr	r2, [r3, #12]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80046f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80046f4:	6878      	ldr	r0, [r7, #4]
 80046f6:	f000 f971 	bl	80049dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	691a      	ldr	r2, [r3, #16]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004708:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	695a      	ldr	r2, [r3, #20]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004718:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	68da      	ldr	r2, [r3, #12]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004728:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2200      	movs	r2, #0
 800472e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2220      	movs	r2, #32
 8004734:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2220      	movs	r2, #32
 800473c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004746:	2300      	movs	r3, #0
}
 8004748:	4618      	mov	r0, r3
 800474a:	3708      	adds	r7, #8
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}

08004750 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b08a      	sub	sp, #40	@ 0x28
 8004754:	af02      	add	r7, sp, #8
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	60b9      	str	r1, [r7, #8]
 800475a:	603b      	str	r3, [r7, #0]
 800475c:	4613      	mov	r3, r2
 800475e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004760:	2300      	movs	r3, #0
 8004762:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800476a:	b2db      	uxtb	r3, r3
 800476c:	2b20      	cmp	r3, #32
 800476e:	d175      	bne.n	800485c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d002      	beq.n	800477c <HAL_UART_Transmit+0x2c>
 8004776:	88fb      	ldrh	r3, [r7, #6]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d101      	bne.n	8004780 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	e06e      	b.n	800485e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2200      	movs	r2, #0
 8004784:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2221      	movs	r2, #33	@ 0x21
 800478a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800478e:	f7fd fec1 	bl	8002514 <HAL_GetTick>
 8004792:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	88fa      	ldrh	r2, [r7, #6]
 8004798:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	88fa      	ldrh	r2, [r7, #6]
 800479e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047a8:	d108      	bne.n	80047bc <HAL_UART_Transmit+0x6c>
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	691b      	ldr	r3, [r3, #16]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d104      	bne.n	80047bc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80047b2:	2300      	movs	r3, #0
 80047b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	61bb      	str	r3, [r7, #24]
 80047ba:	e003      	b.n	80047c4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80047c0:	2300      	movs	r3, #0
 80047c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80047c4:	e02e      	b.n	8004824 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	9300      	str	r3, [sp, #0]
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	2200      	movs	r2, #0
 80047ce:	2180      	movs	r1, #128	@ 0x80
 80047d0:	68f8      	ldr	r0, [r7, #12]
 80047d2:	f000 f848 	bl	8004866 <UART_WaitOnFlagUntilTimeout>
 80047d6:	4603      	mov	r3, r0
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d005      	beq.n	80047e8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2220      	movs	r2, #32
 80047e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80047e4:	2303      	movs	r3, #3
 80047e6:	e03a      	b.n	800485e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80047e8:	69fb      	ldr	r3, [r7, #28]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d10b      	bne.n	8004806 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80047ee:	69bb      	ldr	r3, [r7, #24]
 80047f0:	881b      	ldrh	r3, [r3, #0]
 80047f2:	461a      	mov	r2, r3
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80047fe:	69bb      	ldr	r3, [r7, #24]
 8004800:	3302      	adds	r3, #2
 8004802:	61bb      	str	r3, [r7, #24]
 8004804:	e007      	b.n	8004816 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004806:	69fb      	ldr	r3, [r7, #28]
 8004808:	781a      	ldrb	r2, [r3, #0]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004810:	69fb      	ldr	r3, [r7, #28]
 8004812:	3301      	adds	r3, #1
 8004814:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800481a:	b29b      	uxth	r3, r3
 800481c:	3b01      	subs	r3, #1
 800481e:	b29a      	uxth	r2, r3
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004828:	b29b      	uxth	r3, r3
 800482a:	2b00      	cmp	r3, #0
 800482c:	d1cb      	bne.n	80047c6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	9300      	str	r3, [sp, #0]
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	2200      	movs	r2, #0
 8004836:	2140      	movs	r1, #64	@ 0x40
 8004838:	68f8      	ldr	r0, [r7, #12]
 800483a:	f000 f814 	bl	8004866 <UART_WaitOnFlagUntilTimeout>
 800483e:	4603      	mov	r3, r0
 8004840:	2b00      	cmp	r3, #0
 8004842:	d005      	beq.n	8004850 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2220      	movs	r2, #32
 8004848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800484c:	2303      	movs	r3, #3
 800484e:	e006      	b.n	800485e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2220      	movs	r2, #32
 8004854:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004858:	2300      	movs	r3, #0
 800485a:	e000      	b.n	800485e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800485c:	2302      	movs	r3, #2
  }
}
 800485e:	4618      	mov	r0, r3
 8004860:	3720      	adds	r7, #32
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}

08004866 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004866:	b580      	push	{r7, lr}
 8004868:	b086      	sub	sp, #24
 800486a:	af00      	add	r7, sp, #0
 800486c:	60f8      	str	r0, [r7, #12]
 800486e:	60b9      	str	r1, [r7, #8]
 8004870:	603b      	str	r3, [r7, #0]
 8004872:	4613      	mov	r3, r2
 8004874:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004876:	e03b      	b.n	80048f0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004878:	6a3b      	ldr	r3, [r7, #32]
 800487a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800487e:	d037      	beq.n	80048f0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004880:	f7fd fe48 	bl	8002514 <HAL_GetTick>
 8004884:	4602      	mov	r2, r0
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	6a3a      	ldr	r2, [r7, #32]
 800488c:	429a      	cmp	r2, r3
 800488e:	d302      	bcc.n	8004896 <UART_WaitOnFlagUntilTimeout+0x30>
 8004890:	6a3b      	ldr	r3, [r7, #32]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d101      	bne.n	800489a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	e03a      	b.n	8004910 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	f003 0304 	and.w	r3, r3, #4
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d023      	beq.n	80048f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	2b80      	cmp	r3, #128	@ 0x80
 80048ac:	d020      	beq.n	80048f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	2b40      	cmp	r3, #64	@ 0x40
 80048b2:	d01d      	beq.n	80048f0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 0308 	and.w	r3, r3, #8
 80048be:	2b08      	cmp	r3, #8
 80048c0:	d116      	bne.n	80048f0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80048c2:	2300      	movs	r3, #0
 80048c4:	617b      	str	r3, [r7, #20]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	617b      	str	r3, [r7, #20]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	617b      	str	r3, [r7, #20]
 80048d6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80048d8:	68f8      	ldr	r0, [r7, #12]
 80048da:	f000 f81d 	bl	8004918 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2208      	movs	r2, #8
 80048e2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2200      	movs	r2, #0
 80048e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e00f      	b.n	8004910 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	4013      	ands	r3, r2
 80048fa:	68ba      	ldr	r2, [r7, #8]
 80048fc:	429a      	cmp	r2, r3
 80048fe:	bf0c      	ite	eq
 8004900:	2301      	moveq	r3, #1
 8004902:	2300      	movne	r3, #0
 8004904:	b2db      	uxtb	r3, r3
 8004906:	461a      	mov	r2, r3
 8004908:	79fb      	ldrb	r3, [r7, #7]
 800490a:	429a      	cmp	r2, r3
 800490c:	d0b4      	beq.n	8004878 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800490e:	2300      	movs	r3, #0
}
 8004910:	4618      	mov	r0, r3
 8004912:	3718      	adds	r7, #24
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}

08004918 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004918:	b480      	push	{r7}
 800491a:	b095      	sub	sp, #84	@ 0x54
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	330c      	adds	r3, #12
 8004926:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004928:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800492a:	e853 3f00 	ldrex	r3, [r3]
 800492e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004932:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004936:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	330c      	adds	r3, #12
 800493e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004940:	643a      	str	r2, [r7, #64]	@ 0x40
 8004942:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004944:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004946:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004948:	e841 2300 	strex	r3, r2, [r1]
 800494c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800494e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004950:	2b00      	cmp	r3, #0
 8004952:	d1e5      	bne.n	8004920 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	3314      	adds	r3, #20
 800495a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800495c:	6a3b      	ldr	r3, [r7, #32]
 800495e:	e853 3f00 	ldrex	r3, [r3]
 8004962:	61fb      	str	r3, [r7, #28]
   return(result);
 8004964:	69fb      	ldr	r3, [r7, #28]
 8004966:	f023 0301 	bic.w	r3, r3, #1
 800496a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	3314      	adds	r3, #20
 8004972:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004974:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004976:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004978:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800497a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800497c:	e841 2300 	strex	r3, r2, [r1]
 8004980:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004984:	2b00      	cmp	r3, #0
 8004986:	d1e5      	bne.n	8004954 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800498c:	2b01      	cmp	r3, #1
 800498e:	d119      	bne.n	80049c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	330c      	adds	r3, #12
 8004996:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	e853 3f00 	ldrex	r3, [r3]
 800499e:	60bb      	str	r3, [r7, #8]
   return(result);
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	f023 0310 	bic.w	r3, r3, #16
 80049a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	330c      	adds	r3, #12
 80049ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80049b0:	61ba      	str	r2, [r7, #24]
 80049b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049b4:	6979      	ldr	r1, [r7, #20]
 80049b6:	69ba      	ldr	r2, [r7, #24]
 80049b8:	e841 2300 	strex	r3, r2, [r1]
 80049bc:	613b      	str	r3, [r7, #16]
   return(result);
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d1e5      	bne.n	8004990 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2220      	movs	r2, #32
 80049c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2200      	movs	r2, #0
 80049d0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80049d2:	bf00      	nop
 80049d4:	3754      	adds	r7, #84	@ 0x54
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bc80      	pop	{r7}
 80049da:	4770      	bx	lr

080049dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b084      	sub	sp, #16
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	691b      	ldr	r3, [r3, #16]
 80049ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	68da      	ldr	r2, [r3, #12]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	430a      	orrs	r2, r1
 80049f8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	689a      	ldr	r2, [r3, #8]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	691b      	ldr	r3, [r3, #16]
 8004a02:	431a      	orrs	r2, r3
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	695b      	ldr	r3, [r3, #20]
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004a16:	f023 030c 	bic.w	r3, r3, #12
 8004a1a:	687a      	ldr	r2, [r7, #4]
 8004a1c:	6812      	ldr	r2, [r2, #0]
 8004a1e:	68b9      	ldr	r1, [r7, #8]
 8004a20:	430b      	orrs	r3, r1
 8004a22:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	695b      	ldr	r3, [r3, #20]
 8004a2a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	699a      	ldr	r2, [r3, #24]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	430a      	orrs	r2, r1
 8004a38:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a2c      	ldr	r2, [pc, #176]	@ (8004af0 <UART_SetConfig+0x114>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d103      	bne.n	8004a4c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004a44:	f7fe fc34 	bl	80032b0 <HAL_RCC_GetPCLK2Freq>
 8004a48:	60f8      	str	r0, [r7, #12]
 8004a4a:	e002      	b.n	8004a52 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004a4c:	f7fe fc1c 	bl	8003288 <HAL_RCC_GetPCLK1Freq>
 8004a50:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a52:	68fa      	ldr	r2, [r7, #12]
 8004a54:	4613      	mov	r3, r2
 8004a56:	009b      	lsls	r3, r3, #2
 8004a58:	4413      	add	r3, r2
 8004a5a:	009a      	lsls	r2, r3, #2
 8004a5c:	441a      	add	r2, r3
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	009b      	lsls	r3, r3, #2
 8004a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a68:	4a22      	ldr	r2, [pc, #136]	@ (8004af4 <UART_SetConfig+0x118>)
 8004a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a6e:	095b      	lsrs	r3, r3, #5
 8004a70:	0119      	lsls	r1, r3, #4
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	4613      	mov	r3, r2
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	4413      	add	r3, r2
 8004a7a:	009a      	lsls	r2, r3, #2
 8004a7c:	441a      	add	r2, r3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	009b      	lsls	r3, r3, #2
 8004a84:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a88:	4b1a      	ldr	r3, [pc, #104]	@ (8004af4 <UART_SetConfig+0x118>)
 8004a8a:	fba3 0302 	umull	r0, r3, r3, r2
 8004a8e:	095b      	lsrs	r3, r3, #5
 8004a90:	2064      	movs	r0, #100	@ 0x64
 8004a92:	fb00 f303 	mul.w	r3, r0, r3
 8004a96:	1ad3      	subs	r3, r2, r3
 8004a98:	011b      	lsls	r3, r3, #4
 8004a9a:	3332      	adds	r3, #50	@ 0x32
 8004a9c:	4a15      	ldr	r2, [pc, #84]	@ (8004af4 <UART_SetConfig+0x118>)
 8004a9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa2:	095b      	lsrs	r3, r3, #5
 8004aa4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004aa8:	4419      	add	r1, r3
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	4613      	mov	r3, r2
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	4413      	add	r3, r2
 8004ab2:	009a      	lsls	r2, r3, #2
 8004ab4:	441a      	add	r2, r3
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	009b      	lsls	r3, r3, #2
 8004abc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8004af4 <UART_SetConfig+0x118>)
 8004ac2:	fba3 0302 	umull	r0, r3, r3, r2
 8004ac6:	095b      	lsrs	r3, r3, #5
 8004ac8:	2064      	movs	r0, #100	@ 0x64
 8004aca:	fb00 f303 	mul.w	r3, r0, r3
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	011b      	lsls	r3, r3, #4
 8004ad2:	3332      	adds	r3, #50	@ 0x32
 8004ad4:	4a07      	ldr	r2, [pc, #28]	@ (8004af4 <UART_SetConfig+0x118>)
 8004ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8004ada:	095b      	lsrs	r3, r3, #5
 8004adc:	f003 020f 	and.w	r2, r3, #15
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	440a      	add	r2, r1
 8004ae6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004ae8:	bf00      	nop
 8004aea:	3710      	adds	r7, #16
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	40013800 	.word	0x40013800
 8004af4:	51eb851f 	.word	0x51eb851f

08004af8 <__cvt>:
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004afe:	461d      	mov	r5, r3
 8004b00:	bfbb      	ittet	lt
 8004b02:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004b06:	461d      	movlt	r5, r3
 8004b08:	2300      	movge	r3, #0
 8004b0a:	232d      	movlt	r3, #45	@ 0x2d
 8004b0c:	b088      	sub	sp, #32
 8004b0e:	4614      	mov	r4, r2
 8004b10:	bfb8      	it	lt
 8004b12:	4614      	movlt	r4, r2
 8004b14:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004b16:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004b18:	7013      	strb	r3, [r2, #0]
 8004b1a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004b1c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004b20:	f023 0820 	bic.w	r8, r3, #32
 8004b24:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004b28:	d005      	beq.n	8004b36 <__cvt+0x3e>
 8004b2a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004b2e:	d100      	bne.n	8004b32 <__cvt+0x3a>
 8004b30:	3601      	adds	r6, #1
 8004b32:	2302      	movs	r3, #2
 8004b34:	e000      	b.n	8004b38 <__cvt+0x40>
 8004b36:	2303      	movs	r3, #3
 8004b38:	aa07      	add	r2, sp, #28
 8004b3a:	9204      	str	r2, [sp, #16]
 8004b3c:	aa06      	add	r2, sp, #24
 8004b3e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004b42:	e9cd 3600 	strd	r3, r6, [sp]
 8004b46:	4622      	mov	r2, r4
 8004b48:	462b      	mov	r3, r5
 8004b4a:	f001 f9bd 	bl	8005ec8 <_dtoa_r>
 8004b4e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004b52:	4607      	mov	r7, r0
 8004b54:	d119      	bne.n	8004b8a <__cvt+0x92>
 8004b56:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004b58:	07db      	lsls	r3, r3, #31
 8004b5a:	d50e      	bpl.n	8004b7a <__cvt+0x82>
 8004b5c:	eb00 0906 	add.w	r9, r0, r6
 8004b60:	2200      	movs	r2, #0
 8004b62:	2300      	movs	r3, #0
 8004b64:	4620      	mov	r0, r4
 8004b66:	4629      	mov	r1, r5
 8004b68:	f7fb ff1e 	bl	80009a8 <__aeabi_dcmpeq>
 8004b6c:	b108      	cbz	r0, 8004b72 <__cvt+0x7a>
 8004b6e:	f8cd 901c 	str.w	r9, [sp, #28]
 8004b72:	2230      	movs	r2, #48	@ 0x30
 8004b74:	9b07      	ldr	r3, [sp, #28]
 8004b76:	454b      	cmp	r3, r9
 8004b78:	d31e      	bcc.n	8004bb8 <__cvt+0xc0>
 8004b7a:	4638      	mov	r0, r7
 8004b7c:	9b07      	ldr	r3, [sp, #28]
 8004b7e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004b80:	1bdb      	subs	r3, r3, r7
 8004b82:	6013      	str	r3, [r2, #0]
 8004b84:	b008      	add	sp, #32
 8004b86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b8a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004b8e:	eb00 0906 	add.w	r9, r0, r6
 8004b92:	d1e5      	bne.n	8004b60 <__cvt+0x68>
 8004b94:	7803      	ldrb	r3, [r0, #0]
 8004b96:	2b30      	cmp	r3, #48	@ 0x30
 8004b98:	d10a      	bne.n	8004bb0 <__cvt+0xb8>
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	4620      	mov	r0, r4
 8004ba0:	4629      	mov	r1, r5
 8004ba2:	f7fb ff01 	bl	80009a8 <__aeabi_dcmpeq>
 8004ba6:	b918      	cbnz	r0, 8004bb0 <__cvt+0xb8>
 8004ba8:	f1c6 0601 	rsb	r6, r6, #1
 8004bac:	f8ca 6000 	str.w	r6, [sl]
 8004bb0:	f8da 3000 	ldr.w	r3, [sl]
 8004bb4:	4499      	add	r9, r3
 8004bb6:	e7d3      	b.n	8004b60 <__cvt+0x68>
 8004bb8:	1c59      	adds	r1, r3, #1
 8004bba:	9107      	str	r1, [sp, #28]
 8004bbc:	701a      	strb	r2, [r3, #0]
 8004bbe:	e7d9      	b.n	8004b74 <__cvt+0x7c>

08004bc0 <__exponent>:
 8004bc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004bc2:	2900      	cmp	r1, #0
 8004bc4:	bfb6      	itet	lt
 8004bc6:	232d      	movlt	r3, #45	@ 0x2d
 8004bc8:	232b      	movge	r3, #43	@ 0x2b
 8004bca:	4249      	neglt	r1, r1
 8004bcc:	2909      	cmp	r1, #9
 8004bce:	7002      	strb	r2, [r0, #0]
 8004bd0:	7043      	strb	r3, [r0, #1]
 8004bd2:	dd29      	ble.n	8004c28 <__exponent+0x68>
 8004bd4:	f10d 0307 	add.w	r3, sp, #7
 8004bd8:	461d      	mov	r5, r3
 8004bda:	270a      	movs	r7, #10
 8004bdc:	fbb1 f6f7 	udiv	r6, r1, r7
 8004be0:	461a      	mov	r2, r3
 8004be2:	fb07 1416 	mls	r4, r7, r6, r1
 8004be6:	3430      	adds	r4, #48	@ 0x30
 8004be8:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004bec:	460c      	mov	r4, r1
 8004bee:	2c63      	cmp	r4, #99	@ 0x63
 8004bf0:	4631      	mov	r1, r6
 8004bf2:	f103 33ff 	add.w	r3, r3, #4294967295
 8004bf6:	dcf1      	bgt.n	8004bdc <__exponent+0x1c>
 8004bf8:	3130      	adds	r1, #48	@ 0x30
 8004bfa:	1e94      	subs	r4, r2, #2
 8004bfc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004c00:	4623      	mov	r3, r4
 8004c02:	1c41      	adds	r1, r0, #1
 8004c04:	42ab      	cmp	r3, r5
 8004c06:	d30a      	bcc.n	8004c1e <__exponent+0x5e>
 8004c08:	f10d 0309 	add.w	r3, sp, #9
 8004c0c:	1a9b      	subs	r3, r3, r2
 8004c0e:	42ac      	cmp	r4, r5
 8004c10:	bf88      	it	hi
 8004c12:	2300      	movhi	r3, #0
 8004c14:	3302      	adds	r3, #2
 8004c16:	4403      	add	r3, r0
 8004c18:	1a18      	subs	r0, r3, r0
 8004c1a:	b003      	add	sp, #12
 8004c1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c1e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004c22:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004c26:	e7ed      	b.n	8004c04 <__exponent+0x44>
 8004c28:	2330      	movs	r3, #48	@ 0x30
 8004c2a:	3130      	adds	r1, #48	@ 0x30
 8004c2c:	7083      	strb	r3, [r0, #2]
 8004c2e:	70c1      	strb	r1, [r0, #3]
 8004c30:	1d03      	adds	r3, r0, #4
 8004c32:	e7f1      	b.n	8004c18 <__exponent+0x58>

08004c34 <_printf_float>:
 8004c34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c38:	b091      	sub	sp, #68	@ 0x44
 8004c3a:	460c      	mov	r4, r1
 8004c3c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004c40:	4616      	mov	r6, r2
 8004c42:	461f      	mov	r7, r3
 8004c44:	4605      	mov	r5, r0
 8004c46:	f001 f81d 	bl	8005c84 <_localeconv_r>
 8004c4a:	6803      	ldr	r3, [r0, #0]
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	9308      	str	r3, [sp, #32]
 8004c50:	f7fb fa7e 	bl	8000150 <strlen>
 8004c54:	2300      	movs	r3, #0
 8004c56:	930e      	str	r3, [sp, #56]	@ 0x38
 8004c58:	f8d8 3000 	ldr.w	r3, [r8]
 8004c5c:	9009      	str	r0, [sp, #36]	@ 0x24
 8004c5e:	3307      	adds	r3, #7
 8004c60:	f023 0307 	bic.w	r3, r3, #7
 8004c64:	f103 0208 	add.w	r2, r3, #8
 8004c68:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004c6c:	f8d4 b000 	ldr.w	fp, [r4]
 8004c70:	f8c8 2000 	str.w	r2, [r8]
 8004c74:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004c78:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004c7c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c7e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004c82:	f04f 32ff 	mov.w	r2, #4294967295
 8004c86:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004c8a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004c8e:	4b9c      	ldr	r3, [pc, #624]	@ (8004f00 <_printf_float+0x2cc>)
 8004c90:	f7fb febc 	bl	8000a0c <__aeabi_dcmpun>
 8004c94:	bb70      	cbnz	r0, 8004cf4 <_printf_float+0xc0>
 8004c96:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004c9a:	f04f 32ff 	mov.w	r2, #4294967295
 8004c9e:	4b98      	ldr	r3, [pc, #608]	@ (8004f00 <_printf_float+0x2cc>)
 8004ca0:	f7fb fe96 	bl	80009d0 <__aeabi_dcmple>
 8004ca4:	bb30      	cbnz	r0, 8004cf4 <_printf_float+0xc0>
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	2300      	movs	r3, #0
 8004caa:	4640      	mov	r0, r8
 8004cac:	4649      	mov	r1, r9
 8004cae:	f7fb fe85 	bl	80009bc <__aeabi_dcmplt>
 8004cb2:	b110      	cbz	r0, 8004cba <_printf_float+0x86>
 8004cb4:	232d      	movs	r3, #45	@ 0x2d
 8004cb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004cba:	4a92      	ldr	r2, [pc, #584]	@ (8004f04 <_printf_float+0x2d0>)
 8004cbc:	4b92      	ldr	r3, [pc, #584]	@ (8004f08 <_printf_float+0x2d4>)
 8004cbe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004cc2:	bf8c      	ite	hi
 8004cc4:	4690      	movhi	r8, r2
 8004cc6:	4698      	movls	r8, r3
 8004cc8:	2303      	movs	r3, #3
 8004cca:	f04f 0900 	mov.w	r9, #0
 8004cce:	6123      	str	r3, [r4, #16]
 8004cd0:	f02b 0304 	bic.w	r3, fp, #4
 8004cd4:	6023      	str	r3, [r4, #0]
 8004cd6:	4633      	mov	r3, r6
 8004cd8:	4621      	mov	r1, r4
 8004cda:	4628      	mov	r0, r5
 8004cdc:	9700      	str	r7, [sp, #0]
 8004cde:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004ce0:	f000 f9d4 	bl	800508c <_printf_common>
 8004ce4:	3001      	adds	r0, #1
 8004ce6:	f040 8090 	bne.w	8004e0a <_printf_float+0x1d6>
 8004cea:	f04f 30ff 	mov.w	r0, #4294967295
 8004cee:	b011      	add	sp, #68	@ 0x44
 8004cf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cf4:	4642      	mov	r2, r8
 8004cf6:	464b      	mov	r3, r9
 8004cf8:	4640      	mov	r0, r8
 8004cfa:	4649      	mov	r1, r9
 8004cfc:	f7fb fe86 	bl	8000a0c <__aeabi_dcmpun>
 8004d00:	b148      	cbz	r0, 8004d16 <_printf_float+0xe2>
 8004d02:	464b      	mov	r3, r9
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	bfb8      	it	lt
 8004d08:	232d      	movlt	r3, #45	@ 0x2d
 8004d0a:	4a80      	ldr	r2, [pc, #512]	@ (8004f0c <_printf_float+0x2d8>)
 8004d0c:	bfb8      	it	lt
 8004d0e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004d12:	4b7f      	ldr	r3, [pc, #508]	@ (8004f10 <_printf_float+0x2dc>)
 8004d14:	e7d3      	b.n	8004cbe <_printf_float+0x8a>
 8004d16:	6863      	ldr	r3, [r4, #4]
 8004d18:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004d1c:	1c5a      	adds	r2, r3, #1
 8004d1e:	d13f      	bne.n	8004da0 <_printf_float+0x16c>
 8004d20:	2306      	movs	r3, #6
 8004d22:	6063      	str	r3, [r4, #4]
 8004d24:	2200      	movs	r2, #0
 8004d26:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004d2a:	6023      	str	r3, [r4, #0]
 8004d2c:	9206      	str	r2, [sp, #24]
 8004d2e:	aa0e      	add	r2, sp, #56	@ 0x38
 8004d30:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004d34:	aa0d      	add	r2, sp, #52	@ 0x34
 8004d36:	9203      	str	r2, [sp, #12]
 8004d38:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004d3c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004d40:	6863      	ldr	r3, [r4, #4]
 8004d42:	4642      	mov	r2, r8
 8004d44:	9300      	str	r3, [sp, #0]
 8004d46:	4628      	mov	r0, r5
 8004d48:	464b      	mov	r3, r9
 8004d4a:	910a      	str	r1, [sp, #40]	@ 0x28
 8004d4c:	f7ff fed4 	bl	8004af8 <__cvt>
 8004d50:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004d52:	4680      	mov	r8, r0
 8004d54:	2947      	cmp	r1, #71	@ 0x47
 8004d56:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004d58:	d128      	bne.n	8004dac <_printf_float+0x178>
 8004d5a:	1cc8      	adds	r0, r1, #3
 8004d5c:	db02      	blt.n	8004d64 <_printf_float+0x130>
 8004d5e:	6863      	ldr	r3, [r4, #4]
 8004d60:	4299      	cmp	r1, r3
 8004d62:	dd40      	ble.n	8004de6 <_printf_float+0x1b2>
 8004d64:	f1aa 0a02 	sub.w	sl, sl, #2
 8004d68:	fa5f fa8a 	uxtb.w	sl, sl
 8004d6c:	4652      	mov	r2, sl
 8004d6e:	3901      	subs	r1, #1
 8004d70:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004d74:	910d      	str	r1, [sp, #52]	@ 0x34
 8004d76:	f7ff ff23 	bl	8004bc0 <__exponent>
 8004d7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004d7c:	4681      	mov	r9, r0
 8004d7e:	1813      	adds	r3, r2, r0
 8004d80:	2a01      	cmp	r2, #1
 8004d82:	6123      	str	r3, [r4, #16]
 8004d84:	dc02      	bgt.n	8004d8c <_printf_float+0x158>
 8004d86:	6822      	ldr	r2, [r4, #0]
 8004d88:	07d2      	lsls	r2, r2, #31
 8004d8a:	d501      	bpl.n	8004d90 <_printf_float+0x15c>
 8004d8c:	3301      	adds	r3, #1
 8004d8e:	6123      	str	r3, [r4, #16]
 8004d90:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d09e      	beq.n	8004cd6 <_printf_float+0xa2>
 8004d98:	232d      	movs	r3, #45	@ 0x2d
 8004d9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d9e:	e79a      	b.n	8004cd6 <_printf_float+0xa2>
 8004da0:	2947      	cmp	r1, #71	@ 0x47
 8004da2:	d1bf      	bne.n	8004d24 <_printf_float+0xf0>
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d1bd      	bne.n	8004d24 <_printf_float+0xf0>
 8004da8:	2301      	movs	r3, #1
 8004daa:	e7ba      	b.n	8004d22 <_printf_float+0xee>
 8004dac:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004db0:	d9dc      	bls.n	8004d6c <_printf_float+0x138>
 8004db2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004db6:	d118      	bne.n	8004dea <_printf_float+0x1b6>
 8004db8:	2900      	cmp	r1, #0
 8004dba:	6863      	ldr	r3, [r4, #4]
 8004dbc:	dd0b      	ble.n	8004dd6 <_printf_float+0x1a2>
 8004dbe:	6121      	str	r1, [r4, #16]
 8004dc0:	b913      	cbnz	r3, 8004dc8 <_printf_float+0x194>
 8004dc2:	6822      	ldr	r2, [r4, #0]
 8004dc4:	07d0      	lsls	r0, r2, #31
 8004dc6:	d502      	bpl.n	8004dce <_printf_float+0x19a>
 8004dc8:	3301      	adds	r3, #1
 8004dca:	440b      	add	r3, r1
 8004dcc:	6123      	str	r3, [r4, #16]
 8004dce:	f04f 0900 	mov.w	r9, #0
 8004dd2:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004dd4:	e7dc      	b.n	8004d90 <_printf_float+0x15c>
 8004dd6:	b913      	cbnz	r3, 8004dde <_printf_float+0x1aa>
 8004dd8:	6822      	ldr	r2, [r4, #0]
 8004dda:	07d2      	lsls	r2, r2, #31
 8004ddc:	d501      	bpl.n	8004de2 <_printf_float+0x1ae>
 8004dde:	3302      	adds	r3, #2
 8004de0:	e7f4      	b.n	8004dcc <_printf_float+0x198>
 8004de2:	2301      	movs	r3, #1
 8004de4:	e7f2      	b.n	8004dcc <_printf_float+0x198>
 8004de6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004dea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004dec:	4299      	cmp	r1, r3
 8004dee:	db05      	blt.n	8004dfc <_printf_float+0x1c8>
 8004df0:	6823      	ldr	r3, [r4, #0]
 8004df2:	6121      	str	r1, [r4, #16]
 8004df4:	07d8      	lsls	r0, r3, #31
 8004df6:	d5ea      	bpl.n	8004dce <_printf_float+0x19a>
 8004df8:	1c4b      	adds	r3, r1, #1
 8004dfa:	e7e7      	b.n	8004dcc <_printf_float+0x198>
 8004dfc:	2900      	cmp	r1, #0
 8004dfe:	bfcc      	ite	gt
 8004e00:	2201      	movgt	r2, #1
 8004e02:	f1c1 0202 	rsble	r2, r1, #2
 8004e06:	4413      	add	r3, r2
 8004e08:	e7e0      	b.n	8004dcc <_printf_float+0x198>
 8004e0a:	6823      	ldr	r3, [r4, #0]
 8004e0c:	055a      	lsls	r2, r3, #21
 8004e0e:	d407      	bmi.n	8004e20 <_printf_float+0x1ec>
 8004e10:	6923      	ldr	r3, [r4, #16]
 8004e12:	4642      	mov	r2, r8
 8004e14:	4631      	mov	r1, r6
 8004e16:	4628      	mov	r0, r5
 8004e18:	47b8      	blx	r7
 8004e1a:	3001      	adds	r0, #1
 8004e1c:	d12b      	bne.n	8004e76 <_printf_float+0x242>
 8004e1e:	e764      	b.n	8004cea <_printf_float+0xb6>
 8004e20:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004e24:	f240 80dc 	bls.w	8004fe0 <_printf_float+0x3ac>
 8004e28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	2300      	movs	r3, #0
 8004e30:	f7fb fdba 	bl	80009a8 <__aeabi_dcmpeq>
 8004e34:	2800      	cmp	r0, #0
 8004e36:	d033      	beq.n	8004ea0 <_printf_float+0x26c>
 8004e38:	2301      	movs	r3, #1
 8004e3a:	4631      	mov	r1, r6
 8004e3c:	4628      	mov	r0, r5
 8004e3e:	4a35      	ldr	r2, [pc, #212]	@ (8004f14 <_printf_float+0x2e0>)
 8004e40:	47b8      	blx	r7
 8004e42:	3001      	adds	r0, #1
 8004e44:	f43f af51 	beq.w	8004cea <_printf_float+0xb6>
 8004e48:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004e4c:	4543      	cmp	r3, r8
 8004e4e:	db02      	blt.n	8004e56 <_printf_float+0x222>
 8004e50:	6823      	ldr	r3, [r4, #0]
 8004e52:	07d8      	lsls	r0, r3, #31
 8004e54:	d50f      	bpl.n	8004e76 <_printf_float+0x242>
 8004e56:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004e5a:	4631      	mov	r1, r6
 8004e5c:	4628      	mov	r0, r5
 8004e5e:	47b8      	blx	r7
 8004e60:	3001      	adds	r0, #1
 8004e62:	f43f af42 	beq.w	8004cea <_printf_float+0xb6>
 8004e66:	f04f 0900 	mov.w	r9, #0
 8004e6a:	f108 38ff 	add.w	r8, r8, #4294967295
 8004e6e:	f104 0a1a 	add.w	sl, r4, #26
 8004e72:	45c8      	cmp	r8, r9
 8004e74:	dc09      	bgt.n	8004e8a <_printf_float+0x256>
 8004e76:	6823      	ldr	r3, [r4, #0]
 8004e78:	079b      	lsls	r3, r3, #30
 8004e7a:	f100 8102 	bmi.w	8005082 <_printf_float+0x44e>
 8004e7e:	68e0      	ldr	r0, [r4, #12]
 8004e80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004e82:	4298      	cmp	r0, r3
 8004e84:	bfb8      	it	lt
 8004e86:	4618      	movlt	r0, r3
 8004e88:	e731      	b.n	8004cee <_printf_float+0xba>
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	4652      	mov	r2, sl
 8004e8e:	4631      	mov	r1, r6
 8004e90:	4628      	mov	r0, r5
 8004e92:	47b8      	blx	r7
 8004e94:	3001      	adds	r0, #1
 8004e96:	f43f af28 	beq.w	8004cea <_printf_float+0xb6>
 8004e9a:	f109 0901 	add.w	r9, r9, #1
 8004e9e:	e7e8      	b.n	8004e72 <_printf_float+0x23e>
 8004ea0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	dc38      	bgt.n	8004f18 <_printf_float+0x2e4>
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	4631      	mov	r1, r6
 8004eaa:	4628      	mov	r0, r5
 8004eac:	4a19      	ldr	r2, [pc, #100]	@ (8004f14 <_printf_float+0x2e0>)
 8004eae:	47b8      	blx	r7
 8004eb0:	3001      	adds	r0, #1
 8004eb2:	f43f af1a 	beq.w	8004cea <_printf_float+0xb6>
 8004eb6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004eba:	ea59 0303 	orrs.w	r3, r9, r3
 8004ebe:	d102      	bne.n	8004ec6 <_printf_float+0x292>
 8004ec0:	6823      	ldr	r3, [r4, #0]
 8004ec2:	07d9      	lsls	r1, r3, #31
 8004ec4:	d5d7      	bpl.n	8004e76 <_printf_float+0x242>
 8004ec6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004eca:	4631      	mov	r1, r6
 8004ecc:	4628      	mov	r0, r5
 8004ece:	47b8      	blx	r7
 8004ed0:	3001      	adds	r0, #1
 8004ed2:	f43f af0a 	beq.w	8004cea <_printf_float+0xb6>
 8004ed6:	f04f 0a00 	mov.w	sl, #0
 8004eda:	f104 0b1a 	add.w	fp, r4, #26
 8004ede:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ee0:	425b      	negs	r3, r3
 8004ee2:	4553      	cmp	r3, sl
 8004ee4:	dc01      	bgt.n	8004eea <_printf_float+0x2b6>
 8004ee6:	464b      	mov	r3, r9
 8004ee8:	e793      	b.n	8004e12 <_printf_float+0x1de>
 8004eea:	2301      	movs	r3, #1
 8004eec:	465a      	mov	r2, fp
 8004eee:	4631      	mov	r1, r6
 8004ef0:	4628      	mov	r0, r5
 8004ef2:	47b8      	blx	r7
 8004ef4:	3001      	adds	r0, #1
 8004ef6:	f43f aef8 	beq.w	8004cea <_printf_float+0xb6>
 8004efa:	f10a 0a01 	add.w	sl, sl, #1
 8004efe:	e7ee      	b.n	8004ede <_printf_float+0x2aa>
 8004f00:	7fefffff 	.word	0x7fefffff
 8004f04:	08009c56 	.word	0x08009c56
 8004f08:	08009c52 	.word	0x08009c52
 8004f0c:	08009c5e 	.word	0x08009c5e
 8004f10:	08009c5a 	.word	0x08009c5a
 8004f14:	08009d98 	.word	0x08009d98
 8004f18:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004f1a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004f1e:	4553      	cmp	r3, sl
 8004f20:	bfa8      	it	ge
 8004f22:	4653      	movge	r3, sl
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	4699      	mov	r9, r3
 8004f28:	dc36      	bgt.n	8004f98 <_printf_float+0x364>
 8004f2a:	f04f 0b00 	mov.w	fp, #0
 8004f2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f32:	f104 021a 	add.w	r2, r4, #26
 8004f36:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004f38:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f3a:	eba3 0309 	sub.w	r3, r3, r9
 8004f3e:	455b      	cmp	r3, fp
 8004f40:	dc31      	bgt.n	8004fa6 <_printf_float+0x372>
 8004f42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004f44:	459a      	cmp	sl, r3
 8004f46:	dc3a      	bgt.n	8004fbe <_printf_float+0x38a>
 8004f48:	6823      	ldr	r3, [r4, #0]
 8004f4a:	07da      	lsls	r2, r3, #31
 8004f4c:	d437      	bmi.n	8004fbe <_printf_float+0x38a>
 8004f4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004f50:	ebaa 0903 	sub.w	r9, sl, r3
 8004f54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004f56:	ebaa 0303 	sub.w	r3, sl, r3
 8004f5a:	4599      	cmp	r9, r3
 8004f5c:	bfa8      	it	ge
 8004f5e:	4699      	movge	r9, r3
 8004f60:	f1b9 0f00 	cmp.w	r9, #0
 8004f64:	dc33      	bgt.n	8004fce <_printf_float+0x39a>
 8004f66:	f04f 0800 	mov.w	r8, #0
 8004f6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f6e:	f104 0b1a 	add.w	fp, r4, #26
 8004f72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004f74:	ebaa 0303 	sub.w	r3, sl, r3
 8004f78:	eba3 0309 	sub.w	r3, r3, r9
 8004f7c:	4543      	cmp	r3, r8
 8004f7e:	f77f af7a 	ble.w	8004e76 <_printf_float+0x242>
 8004f82:	2301      	movs	r3, #1
 8004f84:	465a      	mov	r2, fp
 8004f86:	4631      	mov	r1, r6
 8004f88:	4628      	mov	r0, r5
 8004f8a:	47b8      	blx	r7
 8004f8c:	3001      	adds	r0, #1
 8004f8e:	f43f aeac 	beq.w	8004cea <_printf_float+0xb6>
 8004f92:	f108 0801 	add.w	r8, r8, #1
 8004f96:	e7ec      	b.n	8004f72 <_printf_float+0x33e>
 8004f98:	4642      	mov	r2, r8
 8004f9a:	4631      	mov	r1, r6
 8004f9c:	4628      	mov	r0, r5
 8004f9e:	47b8      	blx	r7
 8004fa0:	3001      	adds	r0, #1
 8004fa2:	d1c2      	bne.n	8004f2a <_printf_float+0x2f6>
 8004fa4:	e6a1      	b.n	8004cea <_printf_float+0xb6>
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	4631      	mov	r1, r6
 8004faa:	4628      	mov	r0, r5
 8004fac:	920a      	str	r2, [sp, #40]	@ 0x28
 8004fae:	47b8      	blx	r7
 8004fb0:	3001      	adds	r0, #1
 8004fb2:	f43f ae9a 	beq.w	8004cea <_printf_float+0xb6>
 8004fb6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004fb8:	f10b 0b01 	add.w	fp, fp, #1
 8004fbc:	e7bb      	b.n	8004f36 <_printf_float+0x302>
 8004fbe:	4631      	mov	r1, r6
 8004fc0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004fc4:	4628      	mov	r0, r5
 8004fc6:	47b8      	blx	r7
 8004fc8:	3001      	adds	r0, #1
 8004fca:	d1c0      	bne.n	8004f4e <_printf_float+0x31a>
 8004fcc:	e68d      	b.n	8004cea <_printf_float+0xb6>
 8004fce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004fd0:	464b      	mov	r3, r9
 8004fd2:	4631      	mov	r1, r6
 8004fd4:	4628      	mov	r0, r5
 8004fd6:	4442      	add	r2, r8
 8004fd8:	47b8      	blx	r7
 8004fda:	3001      	adds	r0, #1
 8004fdc:	d1c3      	bne.n	8004f66 <_printf_float+0x332>
 8004fde:	e684      	b.n	8004cea <_printf_float+0xb6>
 8004fe0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004fe4:	f1ba 0f01 	cmp.w	sl, #1
 8004fe8:	dc01      	bgt.n	8004fee <_printf_float+0x3ba>
 8004fea:	07db      	lsls	r3, r3, #31
 8004fec:	d536      	bpl.n	800505c <_printf_float+0x428>
 8004fee:	2301      	movs	r3, #1
 8004ff0:	4642      	mov	r2, r8
 8004ff2:	4631      	mov	r1, r6
 8004ff4:	4628      	mov	r0, r5
 8004ff6:	47b8      	blx	r7
 8004ff8:	3001      	adds	r0, #1
 8004ffa:	f43f ae76 	beq.w	8004cea <_printf_float+0xb6>
 8004ffe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005002:	4631      	mov	r1, r6
 8005004:	4628      	mov	r0, r5
 8005006:	47b8      	blx	r7
 8005008:	3001      	adds	r0, #1
 800500a:	f43f ae6e 	beq.w	8004cea <_printf_float+0xb6>
 800500e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005012:	2200      	movs	r2, #0
 8005014:	2300      	movs	r3, #0
 8005016:	f10a 3aff 	add.w	sl, sl, #4294967295
 800501a:	f7fb fcc5 	bl	80009a8 <__aeabi_dcmpeq>
 800501e:	b9c0      	cbnz	r0, 8005052 <_printf_float+0x41e>
 8005020:	4653      	mov	r3, sl
 8005022:	f108 0201 	add.w	r2, r8, #1
 8005026:	4631      	mov	r1, r6
 8005028:	4628      	mov	r0, r5
 800502a:	47b8      	blx	r7
 800502c:	3001      	adds	r0, #1
 800502e:	d10c      	bne.n	800504a <_printf_float+0x416>
 8005030:	e65b      	b.n	8004cea <_printf_float+0xb6>
 8005032:	2301      	movs	r3, #1
 8005034:	465a      	mov	r2, fp
 8005036:	4631      	mov	r1, r6
 8005038:	4628      	mov	r0, r5
 800503a:	47b8      	blx	r7
 800503c:	3001      	adds	r0, #1
 800503e:	f43f ae54 	beq.w	8004cea <_printf_float+0xb6>
 8005042:	f108 0801 	add.w	r8, r8, #1
 8005046:	45d0      	cmp	r8, sl
 8005048:	dbf3      	blt.n	8005032 <_printf_float+0x3fe>
 800504a:	464b      	mov	r3, r9
 800504c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005050:	e6e0      	b.n	8004e14 <_printf_float+0x1e0>
 8005052:	f04f 0800 	mov.w	r8, #0
 8005056:	f104 0b1a 	add.w	fp, r4, #26
 800505a:	e7f4      	b.n	8005046 <_printf_float+0x412>
 800505c:	2301      	movs	r3, #1
 800505e:	4642      	mov	r2, r8
 8005060:	e7e1      	b.n	8005026 <_printf_float+0x3f2>
 8005062:	2301      	movs	r3, #1
 8005064:	464a      	mov	r2, r9
 8005066:	4631      	mov	r1, r6
 8005068:	4628      	mov	r0, r5
 800506a:	47b8      	blx	r7
 800506c:	3001      	adds	r0, #1
 800506e:	f43f ae3c 	beq.w	8004cea <_printf_float+0xb6>
 8005072:	f108 0801 	add.w	r8, r8, #1
 8005076:	68e3      	ldr	r3, [r4, #12]
 8005078:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800507a:	1a5b      	subs	r3, r3, r1
 800507c:	4543      	cmp	r3, r8
 800507e:	dcf0      	bgt.n	8005062 <_printf_float+0x42e>
 8005080:	e6fd      	b.n	8004e7e <_printf_float+0x24a>
 8005082:	f04f 0800 	mov.w	r8, #0
 8005086:	f104 0919 	add.w	r9, r4, #25
 800508a:	e7f4      	b.n	8005076 <_printf_float+0x442>

0800508c <_printf_common>:
 800508c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005090:	4616      	mov	r6, r2
 8005092:	4698      	mov	r8, r3
 8005094:	688a      	ldr	r2, [r1, #8]
 8005096:	690b      	ldr	r3, [r1, #16]
 8005098:	4607      	mov	r7, r0
 800509a:	4293      	cmp	r3, r2
 800509c:	bfb8      	it	lt
 800509e:	4613      	movlt	r3, r2
 80050a0:	6033      	str	r3, [r6, #0]
 80050a2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80050a6:	460c      	mov	r4, r1
 80050a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80050ac:	b10a      	cbz	r2, 80050b2 <_printf_common+0x26>
 80050ae:	3301      	adds	r3, #1
 80050b0:	6033      	str	r3, [r6, #0]
 80050b2:	6823      	ldr	r3, [r4, #0]
 80050b4:	0699      	lsls	r1, r3, #26
 80050b6:	bf42      	ittt	mi
 80050b8:	6833      	ldrmi	r3, [r6, #0]
 80050ba:	3302      	addmi	r3, #2
 80050bc:	6033      	strmi	r3, [r6, #0]
 80050be:	6825      	ldr	r5, [r4, #0]
 80050c0:	f015 0506 	ands.w	r5, r5, #6
 80050c4:	d106      	bne.n	80050d4 <_printf_common+0x48>
 80050c6:	f104 0a19 	add.w	sl, r4, #25
 80050ca:	68e3      	ldr	r3, [r4, #12]
 80050cc:	6832      	ldr	r2, [r6, #0]
 80050ce:	1a9b      	subs	r3, r3, r2
 80050d0:	42ab      	cmp	r3, r5
 80050d2:	dc2b      	bgt.n	800512c <_printf_common+0xa0>
 80050d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80050d8:	6822      	ldr	r2, [r4, #0]
 80050da:	3b00      	subs	r3, #0
 80050dc:	bf18      	it	ne
 80050de:	2301      	movne	r3, #1
 80050e0:	0692      	lsls	r2, r2, #26
 80050e2:	d430      	bmi.n	8005146 <_printf_common+0xba>
 80050e4:	4641      	mov	r1, r8
 80050e6:	4638      	mov	r0, r7
 80050e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80050ec:	47c8      	blx	r9
 80050ee:	3001      	adds	r0, #1
 80050f0:	d023      	beq.n	800513a <_printf_common+0xae>
 80050f2:	6823      	ldr	r3, [r4, #0]
 80050f4:	6922      	ldr	r2, [r4, #16]
 80050f6:	f003 0306 	and.w	r3, r3, #6
 80050fa:	2b04      	cmp	r3, #4
 80050fc:	bf14      	ite	ne
 80050fe:	2500      	movne	r5, #0
 8005100:	6833      	ldreq	r3, [r6, #0]
 8005102:	f04f 0600 	mov.w	r6, #0
 8005106:	bf08      	it	eq
 8005108:	68e5      	ldreq	r5, [r4, #12]
 800510a:	f104 041a 	add.w	r4, r4, #26
 800510e:	bf08      	it	eq
 8005110:	1aed      	subeq	r5, r5, r3
 8005112:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005116:	bf08      	it	eq
 8005118:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800511c:	4293      	cmp	r3, r2
 800511e:	bfc4      	itt	gt
 8005120:	1a9b      	subgt	r3, r3, r2
 8005122:	18ed      	addgt	r5, r5, r3
 8005124:	42b5      	cmp	r5, r6
 8005126:	d11a      	bne.n	800515e <_printf_common+0xd2>
 8005128:	2000      	movs	r0, #0
 800512a:	e008      	b.n	800513e <_printf_common+0xb2>
 800512c:	2301      	movs	r3, #1
 800512e:	4652      	mov	r2, sl
 8005130:	4641      	mov	r1, r8
 8005132:	4638      	mov	r0, r7
 8005134:	47c8      	blx	r9
 8005136:	3001      	adds	r0, #1
 8005138:	d103      	bne.n	8005142 <_printf_common+0xb6>
 800513a:	f04f 30ff 	mov.w	r0, #4294967295
 800513e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005142:	3501      	adds	r5, #1
 8005144:	e7c1      	b.n	80050ca <_printf_common+0x3e>
 8005146:	2030      	movs	r0, #48	@ 0x30
 8005148:	18e1      	adds	r1, r4, r3
 800514a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800514e:	1c5a      	adds	r2, r3, #1
 8005150:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005154:	4422      	add	r2, r4
 8005156:	3302      	adds	r3, #2
 8005158:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800515c:	e7c2      	b.n	80050e4 <_printf_common+0x58>
 800515e:	2301      	movs	r3, #1
 8005160:	4622      	mov	r2, r4
 8005162:	4641      	mov	r1, r8
 8005164:	4638      	mov	r0, r7
 8005166:	47c8      	blx	r9
 8005168:	3001      	adds	r0, #1
 800516a:	d0e6      	beq.n	800513a <_printf_common+0xae>
 800516c:	3601      	adds	r6, #1
 800516e:	e7d9      	b.n	8005124 <_printf_common+0x98>

08005170 <_printf_i>:
 8005170:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005174:	7e0f      	ldrb	r7, [r1, #24]
 8005176:	4691      	mov	r9, r2
 8005178:	2f78      	cmp	r7, #120	@ 0x78
 800517a:	4680      	mov	r8, r0
 800517c:	460c      	mov	r4, r1
 800517e:	469a      	mov	sl, r3
 8005180:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005182:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005186:	d807      	bhi.n	8005198 <_printf_i+0x28>
 8005188:	2f62      	cmp	r7, #98	@ 0x62
 800518a:	d80a      	bhi.n	80051a2 <_printf_i+0x32>
 800518c:	2f00      	cmp	r7, #0
 800518e:	f000 80d1 	beq.w	8005334 <_printf_i+0x1c4>
 8005192:	2f58      	cmp	r7, #88	@ 0x58
 8005194:	f000 80b8 	beq.w	8005308 <_printf_i+0x198>
 8005198:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800519c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80051a0:	e03a      	b.n	8005218 <_printf_i+0xa8>
 80051a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80051a6:	2b15      	cmp	r3, #21
 80051a8:	d8f6      	bhi.n	8005198 <_printf_i+0x28>
 80051aa:	a101      	add	r1, pc, #4	@ (adr r1, 80051b0 <_printf_i+0x40>)
 80051ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80051b0:	08005209 	.word	0x08005209
 80051b4:	0800521d 	.word	0x0800521d
 80051b8:	08005199 	.word	0x08005199
 80051bc:	08005199 	.word	0x08005199
 80051c0:	08005199 	.word	0x08005199
 80051c4:	08005199 	.word	0x08005199
 80051c8:	0800521d 	.word	0x0800521d
 80051cc:	08005199 	.word	0x08005199
 80051d0:	08005199 	.word	0x08005199
 80051d4:	08005199 	.word	0x08005199
 80051d8:	08005199 	.word	0x08005199
 80051dc:	0800531b 	.word	0x0800531b
 80051e0:	08005247 	.word	0x08005247
 80051e4:	080052d5 	.word	0x080052d5
 80051e8:	08005199 	.word	0x08005199
 80051ec:	08005199 	.word	0x08005199
 80051f0:	0800533d 	.word	0x0800533d
 80051f4:	08005199 	.word	0x08005199
 80051f8:	08005247 	.word	0x08005247
 80051fc:	08005199 	.word	0x08005199
 8005200:	08005199 	.word	0x08005199
 8005204:	080052dd 	.word	0x080052dd
 8005208:	6833      	ldr	r3, [r6, #0]
 800520a:	1d1a      	adds	r2, r3, #4
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	6032      	str	r2, [r6, #0]
 8005210:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005214:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005218:	2301      	movs	r3, #1
 800521a:	e09c      	b.n	8005356 <_printf_i+0x1e6>
 800521c:	6833      	ldr	r3, [r6, #0]
 800521e:	6820      	ldr	r0, [r4, #0]
 8005220:	1d19      	adds	r1, r3, #4
 8005222:	6031      	str	r1, [r6, #0]
 8005224:	0606      	lsls	r6, r0, #24
 8005226:	d501      	bpl.n	800522c <_printf_i+0xbc>
 8005228:	681d      	ldr	r5, [r3, #0]
 800522a:	e003      	b.n	8005234 <_printf_i+0xc4>
 800522c:	0645      	lsls	r5, r0, #25
 800522e:	d5fb      	bpl.n	8005228 <_printf_i+0xb8>
 8005230:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005234:	2d00      	cmp	r5, #0
 8005236:	da03      	bge.n	8005240 <_printf_i+0xd0>
 8005238:	232d      	movs	r3, #45	@ 0x2d
 800523a:	426d      	negs	r5, r5
 800523c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005240:	230a      	movs	r3, #10
 8005242:	4858      	ldr	r0, [pc, #352]	@ (80053a4 <_printf_i+0x234>)
 8005244:	e011      	b.n	800526a <_printf_i+0xfa>
 8005246:	6821      	ldr	r1, [r4, #0]
 8005248:	6833      	ldr	r3, [r6, #0]
 800524a:	0608      	lsls	r0, r1, #24
 800524c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005250:	d402      	bmi.n	8005258 <_printf_i+0xe8>
 8005252:	0649      	lsls	r1, r1, #25
 8005254:	bf48      	it	mi
 8005256:	b2ad      	uxthmi	r5, r5
 8005258:	2f6f      	cmp	r7, #111	@ 0x6f
 800525a:	6033      	str	r3, [r6, #0]
 800525c:	bf14      	ite	ne
 800525e:	230a      	movne	r3, #10
 8005260:	2308      	moveq	r3, #8
 8005262:	4850      	ldr	r0, [pc, #320]	@ (80053a4 <_printf_i+0x234>)
 8005264:	2100      	movs	r1, #0
 8005266:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800526a:	6866      	ldr	r6, [r4, #4]
 800526c:	2e00      	cmp	r6, #0
 800526e:	60a6      	str	r6, [r4, #8]
 8005270:	db05      	blt.n	800527e <_printf_i+0x10e>
 8005272:	6821      	ldr	r1, [r4, #0]
 8005274:	432e      	orrs	r6, r5
 8005276:	f021 0104 	bic.w	r1, r1, #4
 800527a:	6021      	str	r1, [r4, #0]
 800527c:	d04b      	beq.n	8005316 <_printf_i+0x1a6>
 800527e:	4616      	mov	r6, r2
 8005280:	fbb5 f1f3 	udiv	r1, r5, r3
 8005284:	fb03 5711 	mls	r7, r3, r1, r5
 8005288:	5dc7      	ldrb	r7, [r0, r7]
 800528a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800528e:	462f      	mov	r7, r5
 8005290:	42bb      	cmp	r3, r7
 8005292:	460d      	mov	r5, r1
 8005294:	d9f4      	bls.n	8005280 <_printf_i+0x110>
 8005296:	2b08      	cmp	r3, #8
 8005298:	d10b      	bne.n	80052b2 <_printf_i+0x142>
 800529a:	6823      	ldr	r3, [r4, #0]
 800529c:	07df      	lsls	r7, r3, #31
 800529e:	d508      	bpl.n	80052b2 <_printf_i+0x142>
 80052a0:	6923      	ldr	r3, [r4, #16]
 80052a2:	6861      	ldr	r1, [r4, #4]
 80052a4:	4299      	cmp	r1, r3
 80052a6:	bfde      	ittt	le
 80052a8:	2330      	movle	r3, #48	@ 0x30
 80052aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80052ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80052b2:	1b92      	subs	r2, r2, r6
 80052b4:	6122      	str	r2, [r4, #16]
 80052b6:	464b      	mov	r3, r9
 80052b8:	4621      	mov	r1, r4
 80052ba:	4640      	mov	r0, r8
 80052bc:	f8cd a000 	str.w	sl, [sp]
 80052c0:	aa03      	add	r2, sp, #12
 80052c2:	f7ff fee3 	bl	800508c <_printf_common>
 80052c6:	3001      	adds	r0, #1
 80052c8:	d14a      	bne.n	8005360 <_printf_i+0x1f0>
 80052ca:	f04f 30ff 	mov.w	r0, #4294967295
 80052ce:	b004      	add	sp, #16
 80052d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052d4:	6823      	ldr	r3, [r4, #0]
 80052d6:	f043 0320 	orr.w	r3, r3, #32
 80052da:	6023      	str	r3, [r4, #0]
 80052dc:	2778      	movs	r7, #120	@ 0x78
 80052de:	4832      	ldr	r0, [pc, #200]	@ (80053a8 <_printf_i+0x238>)
 80052e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80052e4:	6823      	ldr	r3, [r4, #0]
 80052e6:	6831      	ldr	r1, [r6, #0]
 80052e8:	061f      	lsls	r7, r3, #24
 80052ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80052ee:	d402      	bmi.n	80052f6 <_printf_i+0x186>
 80052f0:	065f      	lsls	r7, r3, #25
 80052f2:	bf48      	it	mi
 80052f4:	b2ad      	uxthmi	r5, r5
 80052f6:	6031      	str	r1, [r6, #0]
 80052f8:	07d9      	lsls	r1, r3, #31
 80052fa:	bf44      	itt	mi
 80052fc:	f043 0320 	orrmi.w	r3, r3, #32
 8005300:	6023      	strmi	r3, [r4, #0]
 8005302:	b11d      	cbz	r5, 800530c <_printf_i+0x19c>
 8005304:	2310      	movs	r3, #16
 8005306:	e7ad      	b.n	8005264 <_printf_i+0xf4>
 8005308:	4826      	ldr	r0, [pc, #152]	@ (80053a4 <_printf_i+0x234>)
 800530a:	e7e9      	b.n	80052e0 <_printf_i+0x170>
 800530c:	6823      	ldr	r3, [r4, #0]
 800530e:	f023 0320 	bic.w	r3, r3, #32
 8005312:	6023      	str	r3, [r4, #0]
 8005314:	e7f6      	b.n	8005304 <_printf_i+0x194>
 8005316:	4616      	mov	r6, r2
 8005318:	e7bd      	b.n	8005296 <_printf_i+0x126>
 800531a:	6833      	ldr	r3, [r6, #0]
 800531c:	6825      	ldr	r5, [r4, #0]
 800531e:	1d18      	adds	r0, r3, #4
 8005320:	6961      	ldr	r1, [r4, #20]
 8005322:	6030      	str	r0, [r6, #0]
 8005324:	062e      	lsls	r6, r5, #24
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	d501      	bpl.n	800532e <_printf_i+0x1be>
 800532a:	6019      	str	r1, [r3, #0]
 800532c:	e002      	b.n	8005334 <_printf_i+0x1c4>
 800532e:	0668      	lsls	r0, r5, #25
 8005330:	d5fb      	bpl.n	800532a <_printf_i+0x1ba>
 8005332:	8019      	strh	r1, [r3, #0]
 8005334:	2300      	movs	r3, #0
 8005336:	4616      	mov	r6, r2
 8005338:	6123      	str	r3, [r4, #16]
 800533a:	e7bc      	b.n	80052b6 <_printf_i+0x146>
 800533c:	6833      	ldr	r3, [r6, #0]
 800533e:	2100      	movs	r1, #0
 8005340:	1d1a      	adds	r2, r3, #4
 8005342:	6032      	str	r2, [r6, #0]
 8005344:	681e      	ldr	r6, [r3, #0]
 8005346:	6862      	ldr	r2, [r4, #4]
 8005348:	4630      	mov	r0, r6
 800534a:	f000 fd12 	bl	8005d72 <memchr>
 800534e:	b108      	cbz	r0, 8005354 <_printf_i+0x1e4>
 8005350:	1b80      	subs	r0, r0, r6
 8005352:	6060      	str	r0, [r4, #4]
 8005354:	6863      	ldr	r3, [r4, #4]
 8005356:	6123      	str	r3, [r4, #16]
 8005358:	2300      	movs	r3, #0
 800535a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800535e:	e7aa      	b.n	80052b6 <_printf_i+0x146>
 8005360:	4632      	mov	r2, r6
 8005362:	4649      	mov	r1, r9
 8005364:	4640      	mov	r0, r8
 8005366:	6923      	ldr	r3, [r4, #16]
 8005368:	47d0      	blx	sl
 800536a:	3001      	adds	r0, #1
 800536c:	d0ad      	beq.n	80052ca <_printf_i+0x15a>
 800536e:	6823      	ldr	r3, [r4, #0]
 8005370:	079b      	lsls	r3, r3, #30
 8005372:	d413      	bmi.n	800539c <_printf_i+0x22c>
 8005374:	68e0      	ldr	r0, [r4, #12]
 8005376:	9b03      	ldr	r3, [sp, #12]
 8005378:	4298      	cmp	r0, r3
 800537a:	bfb8      	it	lt
 800537c:	4618      	movlt	r0, r3
 800537e:	e7a6      	b.n	80052ce <_printf_i+0x15e>
 8005380:	2301      	movs	r3, #1
 8005382:	4632      	mov	r2, r6
 8005384:	4649      	mov	r1, r9
 8005386:	4640      	mov	r0, r8
 8005388:	47d0      	blx	sl
 800538a:	3001      	adds	r0, #1
 800538c:	d09d      	beq.n	80052ca <_printf_i+0x15a>
 800538e:	3501      	adds	r5, #1
 8005390:	68e3      	ldr	r3, [r4, #12]
 8005392:	9903      	ldr	r1, [sp, #12]
 8005394:	1a5b      	subs	r3, r3, r1
 8005396:	42ab      	cmp	r3, r5
 8005398:	dcf2      	bgt.n	8005380 <_printf_i+0x210>
 800539a:	e7eb      	b.n	8005374 <_printf_i+0x204>
 800539c:	2500      	movs	r5, #0
 800539e:	f104 0619 	add.w	r6, r4, #25
 80053a2:	e7f5      	b.n	8005390 <_printf_i+0x220>
 80053a4:	08009c62 	.word	0x08009c62
 80053a8:	08009c73 	.word	0x08009c73

080053ac <_scanf_float>:
 80053ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053b0:	b087      	sub	sp, #28
 80053b2:	9303      	str	r3, [sp, #12]
 80053b4:	688b      	ldr	r3, [r1, #8]
 80053b6:	4691      	mov	r9, r2
 80053b8:	1e5a      	subs	r2, r3, #1
 80053ba:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80053be:	bf82      	ittt	hi
 80053c0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80053c4:	eb03 0b05 	addhi.w	fp, r3, r5
 80053c8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80053cc:	460a      	mov	r2, r1
 80053ce:	f04f 0500 	mov.w	r5, #0
 80053d2:	bf88      	it	hi
 80053d4:	608b      	strhi	r3, [r1, #8]
 80053d6:	680b      	ldr	r3, [r1, #0]
 80053d8:	4680      	mov	r8, r0
 80053da:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80053de:	f842 3b1c 	str.w	r3, [r2], #28
 80053e2:	460c      	mov	r4, r1
 80053e4:	bf98      	it	ls
 80053e6:	f04f 0b00 	movls.w	fp, #0
 80053ea:	4616      	mov	r6, r2
 80053ec:	46aa      	mov	sl, r5
 80053ee:	462f      	mov	r7, r5
 80053f0:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80053f4:	9201      	str	r2, [sp, #4]
 80053f6:	9502      	str	r5, [sp, #8]
 80053f8:	68a2      	ldr	r2, [r4, #8]
 80053fa:	b15a      	cbz	r2, 8005414 <_scanf_float+0x68>
 80053fc:	f8d9 3000 	ldr.w	r3, [r9]
 8005400:	781b      	ldrb	r3, [r3, #0]
 8005402:	2b4e      	cmp	r3, #78	@ 0x4e
 8005404:	d862      	bhi.n	80054cc <_scanf_float+0x120>
 8005406:	2b40      	cmp	r3, #64	@ 0x40
 8005408:	d83a      	bhi.n	8005480 <_scanf_float+0xd4>
 800540a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800540e:	b2c8      	uxtb	r0, r1
 8005410:	280e      	cmp	r0, #14
 8005412:	d938      	bls.n	8005486 <_scanf_float+0xda>
 8005414:	b11f      	cbz	r7, 800541e <_scanf_float+0x72>
 8005416:	6823      	ldr	r3, [r4, #0]
 8005418:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800541c:	6023      	str	r3, [r4, #0]
 800541e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005422:	f1ba 0f01 	cmp.w	sl, #1
 8005426:	f200 8114 	bhi.w	8005652 <_scanf_float+0x2a6>
 800542a:	9b01      	ldr	r3, [sp, #4]
 800542c:	429e      	cmp	r6, r3
 800542e:	f200 8105 	bhi.w	800563c <_scanf_float+0x290>
 8005432:	2001      	movs	r0, #1
 8005434:	b007      	add	sp, #28
 8005436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800543a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800543e:	2a0d      	cmp	r2, #13
 8005440:	d8e8      	bhi.n	8005414 <_scanf_float+0x68>
 8005442:	a101      	add	r1, pc, #4	@ (adr r1, 8005448 <_scanf_float+0x9c>)
 8005444:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005448:	08005591 	.word	0x08005591
 800544c:	08005415 	.word	0x08005415
 8005450:	08005415 	.word	0x08005415
 8005454:	08005415 	.word	0x08005415
 8005458:	080055ed 	.word	0x080055ed
 800545c:	080055c7 	.word	0x080055c7
 8005460:	08005415 	.word	0x08005415
 8005464:	08005415 	.word	0x08005415
 8005468:	0800559f 	.word	0x0800559f
 800546c:	08005415 	.word	0x08005415
 8005470:	08005415 	.word	0x08005415
 8005474:	08005415 	.word	0x08005415
 8005478:	08005415 	.word	0x08005415
 800547c:	0800555b 	.word	0x0800555b
 8005480:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005484:	e7db      	b.n	800543e <_scanf_float+0x92>
 8005486:	290e      	cmp	r1, #14
 8005488:	d8c4      	bhi.n	8005414 <_scanf_float+0x68>
 800548a:	a001      	add	r0, pc, #4	@ (adr r0, 8005490 <_scanf_float+0xe4>)
 800548c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005490:	0800554b 	.word	0x0800554b
 8005494:	08005415 	.word	0x08005415
 8005498:	0800554b 	.word	0x0800554b
 800549c:	080055db 	.word	0x080055db
 80054a0:	08005415 	.word	0x08005415
 80054a4:	080054ed 	.word	0x080054ed
 80054a8:	08005531 	.word	0x08005531
 80054ac:	08005531 	.word	0x08005531
 80054b0:	08005531 	.word	0x08005531
 80054b4:	08005531 	.word	0x08005531
 80054b8:	08005531 	.word	0x08005531
 80054bc:	08005531 	.word	0x08005531
 80054c0:	08005531 	.word	0x08005531
 80054c4:	08005531 	.word	0x08005531
 80054c8:	08005531 	.word	0x08005531
 80054cc:	2b6e      	cmp	r3, #110	@ 0x6e
 80054ce:	d809      	bhi.n	80054e4 <_scanf_float+0x138>
 80054d0:	2b60      	cmp	r3, #96	@ 0x60
 80054d2:	d8b2      	bhi.n	800543a <_scanf_float+0x8e>
 80054d4:	2b54      	cmp	r3, #84	@ 0x54
 80054d6:	d07b      	beq.n	80055d0 <_scanf_float+0x224>
 80054d8:	2b59      	cmp	r3, #89	@ 0x59
 80054da:	d19b      	bne.n	8005414 <_scanf_float+0x68>
 80054dc:	2d07      	cmp	r5, #7
 80054de:	d199      	bne.n	8005414 <_scanf_float+0x68>
 80054e0:	2508      	movs	r5, #8
 80054e2:	e02f      	b.n	8005544 <_scanf_float+0x198>
 80054e4:	2b74      	cmp	r3, #116	@ 0x74
 80054e6:	d073      	beq.n	80055d0 <_scanf_float+0x224>
 80054e8:	2b79      	cmp	r3, #121	@ 0x79
 80054ea:	e7f6      	b.n	80054da <_scanf_float+0x12e>
 80054ec:	6821      	ldr	r1, [r4, #0]
 80054ee:	05c8      	lsls	r0, r1, #23
 80054f0:	d51e      	bpl.n	8005530 <_scanf_float+0x184>
 80054f2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80054f6:	6021      	str	r1, [r4, #0]
 80054f8:	3701      	adds	r7, #1
 80054fa:	f1bb 0f00 	cmp.w	fp, #0
 80054fe:	d003      	beq.n	8005508 <_scanf_float+0x15c>
 8005500:	3201      	adds	r2, #1
 8005502:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005506:	60a2      	str	r2, [r4, #8]
 8005508:	68a3      	ldr	r3, [r4, #8]
 800550a:	3b01      	subs	r3, #1
 800550c:	60a3      	str	r3, [r4, #8]
 800550e:	6923      	ldr	r3, [r4, #16]
 8005510:	3301      	adds	r3, #1
 8005512:	6123      	str	r3, [r4, #16]
 8005514:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005518:	3b01      	subs	r3, #1
 800551a:	2b00      	cmp	r3, #0
 800551c:	f8c9 3004 	str.w	r3, [r9, #4]
 8005520:	f340 8083 	ble.w	800562a <_scanf_float+0x27e>
 8005524:	f8d9 3000 	ldr.w	r3, [r9]
 8005528:	3301      	adds	r3, #1
 800552a:	f8c9 3000 	str.w	r3, [r9]
 800552e:	e763      	b.n	80053f8 <_scanf_float+0x4c>
 8005530:	eb1a 0105 	adds.w	r1, sl, r5
 8005534:	f47f af6e 	bne.w	8005414 <_scanf_float+0x68>
 8005538:	460d      	mov	r5, r1
 800553a:	468a      	mov	sl, r1
 800553c:	6822      	ldr	r2, [r4, #0]
 800553e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005542:	6022      	str	r2, [r4, #0]
 8005544:	f806 3b01 	strb.w	r3, [r6], #1
 8005548:	e7de      	b.n	8005508 <_scanf_float+0x15c>
 800554a:	6822      	ldr	r2, [r4, #0]
 800554c:	0610      	lsls	r0, r2, #24
 800554e:	f57f af61 	bpl.w	8005414 <_scanf_float+0x68>
 8005552:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005556:	6022      	str	r2, [r4, #0]
 8005558:	e7f4      	b.n	8005544 <_scanf_float+0x198>
 800555a:	f1ba 0f00 	cmp.w	sl, #0
 800555e:	d10c      	bne.n	800557a <_scanf_float+0x1ce>
 8005560:	b977      	cbnz	r7, 8005580 <_scanf_float+0x1d4>
 8005562:	6822      	ldr	r2, [r4, #0]
 8005564:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005568:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800556c:	d108      	bne.n	8005580 <_scanf_float+0x1d4>
 800556e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005572:	f04f 0a01 	mov.w	sl, #1
 8005576:	6022      	str	r2, [r4, #0]
 8005578:	e7e4      	b.n	8005544 <_scanf_float+0x198>
 800557a:	f1ba 0f02 	cmp.w	sl, #2
 800557e:	d051      	beq.n	8005624 <_scanf_float+0x278>
 8005580:	2d01      	cmp	r5, #1
 8005582:	d002      	beq.n	800558a <_scanf_float+0x1de>
 8005584:	2d04      	cmp	r5, #4
 8005586:	f47f af45 	bne.w	8005414 <_scanf_float+0x68>
 800558a:	3501      	adds	r5, #1
 800558c:	b2ed      	uxtb	r5, r5
 800558e:	e7d9      	b.n	8005544 <_scanf_float+0x198>
 8005590:	f1ba 0f01 	cmp.w	sl, #1
 8005594:	f47f af3e 	bne.w	8005414 <_scanf_float+0x68>
 8005598:	f04f 0a02 	mov.w	sl, #2
 800559c:	e7d2      	b.n	8005544 <_scanf_float+0x198>
 800559e:	b975      	cbnz	r5, 80055be <_scanf_float+0x212>
 80055a0:	2f00      	cmp	r7, #0
 80055a2:	f47f af38 	bne.w	8005416 <_scanf_float+0x6a>
 80055a6:	6822      	ldr	r2, [r4, #0]
 80055a8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80055ac:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80055b0:	f040 80ff 	bne.w	80057b2 <_scanf_float+0x406>
 80055b4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80055b8:	2501      	movs	r5, #1
 80055ba:	6022      	str	r2, [r4, #0]
 80055bc:	e7c2      	b.n	8005544 <_scanf_float+0x198>
 80055be:	2d03      	cmp	r5, #3
 80055c0:	d0e3      	beq.n	800558a <_scanf_float+0x1de>
 80055c2:	2d05      	cmp	r5, #5
 80055c4:	e7df      	b.n	8005586 <_scanf_float+0x1da>
 80055c6:	2d02      	cmp	r5, #2
 80055c8:	f47f af24 	bne.w	8005414 <_scanf_float+0x68>
 80055cc:	2503      	movs	r5, #3
 80055ce:	e7b9      	b.n	8005544 <_scanf_float+0x198>
 80055d0:	2d06      	cmp	r5, #6
 80055d2:	f47f af1f 	bne.w	8005414 <_scanf_float+0x68>
 80055d6:	2507      	movs	r5, #7
 80055d8:	e7b4      	b.n	8005544 <_scanf_float+0x198>
 80055da:	6822      	ldr	r2, [r4, #0]
 80055dc:	0591      	lsls	r1, r2, #22
 80055de:	f57f af19 	bpl.w	8005414 <_scanf_float+0x68>
 80055e2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80055e6:	6022      	str	r2, [r4, #0]
 80055e8:	9702      	str	r7, [sp, #8]
 80055ea:	e7ab      	b.n	8005544 <_scanf_float+0x198>
 80055ec:	6822      	ldr	r2, [r4, #0]
 80055ee:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80055f2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80055f6:	d005      	beq.n	8005604 <_scanf_float+0x258>
 80055f8:	0550      	lsls	r0, r2, #21
 80055fa:	f57f af0b 	bpl.w	8005414 <_scanf_float+0x68>
 80055fe:	2f00      	cmp	r7, #0
 8005600:	f000 80d7 	beq.w	80057b2 <_scanf_float+0x406>
 8005604:	0591      	lsls	r1, r2, #22
 8005606:	bf58      	it	pl
 8005608:	9902      	ldrpl	r1, [sp, #8]
 800560a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800560e:	bf58      	it	pl
 8005610:	1a79      	subpl	r1, r7, r1
 8005612:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005616:	f04f 0700 	mov.w	r7, #0
 800561a:	bf58      	it	pl
 800561c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005620:	6022      	str	r2, [r4, #0]
 8005622:	e78f      	b.n	8005544 <_scanf_float+0x198>
 8005624:	f04f 0a03 	mov.w	sl, #3
 8005628:	e78c      	b.n	8005544 <_scanf_float+0x198>
 800562a:	4649      	mov	r1, r9
 800562c:	4640      	mov	r0, r8
 800562e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005632:	4798      	blx	r3
 8005634:	2800      	cmp	r0, #0
 8005636:	f43f aedf 	beq.w	80053f8 <_scanf_float+0x4c>
 800563a:	e6eb      	b.n	8005414 <_scanf_float+0x68>
 800563c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005640:	464a      	mov	r2, r9
 8005642:	4640      	mov	r0, r8
 8005644:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005648:	4798      	blx	r3
 800564a:	6923      	ldr	r3, [r4, #16]
 800564c:	3b01      	subs	r3, #1
 800564e:	6123      	str	r3, [r4, #16]
 8005650:	e6eb      	b.n	800542a <_scanf_float+0x7e>
 8005652:	1e6b      	subs	r3, r5, #1
 8005654:	2b06      	cmp	r3, #6
 8005656:	d824      	bhi.n	80056a2 <_scanf_float+0x2f6>
 8005658:	2d02      	cmp	r5, #2
 800565a:	d836      	bhi.n	80056ca <_scanf_float+0x31e>
 800565c:	9b01      	ldr	r3, [sp, #4]
 800565e:	429e      	cmp	r6, r3
 8005660:	f67f aee7 	bls.w	8005432 <_scanf_float+0x86>
 8005664:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005668:	464a      	mov	r2, r9
 800566a:	4640      	mov	r0, r8
 800566c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005670:	4798      	blx	r3
 8005672:	6923      	ldr	r3, [r4, #16]
 8005674:	3b01      	subs	r3, #1
 8005676:	6123      	str	r3, [r4, #16]
 8005678:	e7f0      	b.n	800565c <_scanf_float+0x2b0>
 800567a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800567e:	464a      	mov	r2, r9
 8005680:	4640      	mov	r0, r8
 8005682:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005686:	4798      	blx	r3
 8005688:	6923      	ldr	r3, [r4, #16]
 800568a:	3b01      	subs	r3, #1
 800568c:	6123      	str	r3, [r4, #16]
 800568e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005692:	fa5f fa8a 	uxtb.w	sl, sl
 8005696:	f1ba 0f02 	cmp.w	sl, #2
 800569a:	d1ee      	bne.n	800567a <_scanf_float+0x2ce>
 800569c:	3d03      	subs	r5, #3
 800569e:	b2ed      	uxtb	r5, r5
 80056a0:	1b76      	subs	r6, r6, r5
 80056a2:	6823      	ldr	r3, [r4, #0]
 80056a4:	05da      	lsls	r2, r3, #23
 80056a6:	d530      	bpl.n	800570a <_scanf_float+0x35e>
 80056a8:	055b      	lsls	r3, r3, #21
 80056aa:	d511      	bpl.n	80056d0 <_scanf_float+0x324>
 80056ac:	9b01      	ldr	r3, [sp, #4]
 80056ae:	429e      	cmp	r6, r3
 80056b0:	f67f aebf 	bls.w	8005432 <_scanf_float+0x86>
 80056b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80056b8:	464a      	mov	r2, r9
 80056ba:	4640      	mov	r0, r8
 80056bc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80056c0:	4798      	blx	r3
 80056c2:	6923      	ldr	r3, [r4, #16]
 80056c4:	3b01      	subs	r3, #1
 80056c6:	6123      	str	r3, [r4, #16]
 80056c8:	e7f0      	b.n	80056ac <_scanf_float+0x300>
 80056ca:	46aa      	mov	sl, r5
 80056cc:	46b3      	mov	fp, r6
 80056ce:	e7de      	b.n	800568e <_scanf_float+0x2e2>
 80056d0:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80056d4:	6923      	ldr	r3, [r4, #16]
 80056d6:	2965      	cmp	r1, #101	@ 0x65
 80056d8:	f103 33ff 	add.w	r3, r3, #4294967295
 80056dc:	f106 35ff 	add.w	r5, r6, #4294967295
 80056e0:	6123      	str	r3, [r4, #16]
 80056e2:	d00c      	beq.n	80056fe <_scanf_float+0x352>
 80056e4:	2945      	cmp	r1, #69	@ 0x45
 80056e6:	d00a      	beq.n	80056fe <_scanf_float+0x352>
 80056e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80056ec:	464a      	mov	r2, r9
 80056ee:	4640      	mov	r0, r8
 80056f0:	4798      	blx	r3
 80056f2:	6923      	ldr	r3, [r4, #16]
 80056f4:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80056f8:	3b01      	subs	r3, #1
 80056fa:	1eb5      	subs	r5, r6, #2
 80056fc:	6123      	str	r3, [r4, #16]
 80056fe:	464a      	mov	r2, r9
 8005700:	4640      	mov	r0, r8
 8005702:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005706:	4798      	blx	r3
 8005708:	462e      	mov	r6, r5
 800570a:	6822      	ldr	r2, [r4, #0]
 800570c:	f012 0210 	ands.w	r2, r2, #16
 8005710:	d001      	beq.n	8005716 <_scanf_float+0x36a>
 8005712:	2000      	movs	r0, #0
 8005714:	e68e      	b.n	8005434 <_scanf_float+0x88>
 8005716:	7032      	strb	r2, [r6, #0]
 8005718:	6823      	ldr	r3, [r4, #0]
 800571a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800571e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005722:	d125      	bne.n	8005770 <_scanf_float+0x3c4>
 8005724:	9b02      	ldr	r3, [sp, #8]
 8005726:	429f      	cmp	r7, r3
 8005728:	d00a      	beq.n	8005740 <_scanf_float+0x394>
 800572a:	1bda      	subs	r2, r3, r7
 800572c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005730:	429e      	cmp	r6, r3
 8005732:	bf28      	it	cs
 8005734:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005738:	4630      	mov	r0, r6
 800573a:	491f      	ldr	r1, [pc, #124]	@ (80057b8 <_scanf_float+0x40c>)
 800573c:	f000 f972 	bl	8005a24 <siprintf>
 8005740:	2200      	movs	r2, #0
 8005742:	4640      	mov	r0, r8
 8005744:	9901      	ldr	r1, [sp, #4]
 8005746:	f002 fd2b 	bl	80081a0 <_strtod_r>
 800574a:	9b03      	ldr	r3, [sp, #12]
 800574c:	6825      	ldr	r5, [r4, #0]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f015 0f02 	tst.w	r5, #2
 8005754:	4606      	mov	r6, r0
 8005756:	460f      	mov	r7, r1
 8005758:	f103 0204 	add.w	r2, r3, #4
 800575c:	d015      	beq.n	800578a <_scanf_float+0x3de>
 800575e:	9903      	ldr	r1, [sp, #12]
 8005760:	600a      	str	r2, [r1, #0]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	e9c3 6700 	strd	r6, r7, [r3]
 8005768:	68e3      	ldr	r3, [r4, #12]
 800576a:	3301      	adds	r3, #1
 800576c:	60e3      	str	r3, [r4, #12]
 800576e:	e7d0      	b.n	8005712 <_scanf_float+0x366>
 8005770:	9b04      	ldr	r3, [sp, #16]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d0e4      	beq.n	8005740 <_scanf_float+0x394>
 8005776:	9905      	ldr	r1, [sp, #20]
 8005778:	230a      	movs	r3, #10
 800577a:	4640      	mov	r0, r8
 800577c:	3101      	adds	r1, #1
 800577e:	f002 fd8f 	bl	80082a0 <_strtol_r>
 8005782:	9b04      	ldr	r3, [sp, #16]
 8005784:	9e05      	ldr	r6, [sp, #20]
 8005786:	1ac2      	subs	r2, r0, r3
 8005788:	e7d0      	b.n	800572c <_scanf_float+0x380>
 800578a:	076d      	lsls	r5, r5, #29
 800578c:	d4e7      	bmi.n	800575e <_scanf_float+0x3b2>
 800578e:	9d03      	ldr	r5, [sp, #12]
 8005790:	602a      	str	r2, [r5, #0]
 8005792:	681d      	ldr	r5, [r3, #0]
 8005794:	4602      	mov	r2, r0
 8005796:	460b      	mov	r3, r1
 8005798:	f7fb f938 	bl	8000a0c <__aeabi_dcmpun>
 800579c:	b120      	cbz	r0, 80057a8 <_scanf_float+0x3fc>
 800579e:	4807      	ldr	r0, [pc, #28]	@ (80057bc <_scanf_float+0x410>)
 80057a0:	f000 fb04 	bl	8005dac <nanf>
 80057a4:	6028      	str	r0, [r5, #0]
 80057a6:	e7df      	b.n	8005768 <_scanf_float+0x3bc>
 80057a8:	4630      	mov	r0, r6
 80057aa:	4639      	mov	r1, r7
 80057ac:	f7fb f98c 	bl	8000ac8 <__aeabi_d2f>
 80057b0:	e7f8      	b.n	80057a4 <_scanf_float+0x3f8>
 80057b2:	2700      	movs	r7, #0
 80057b4:	e633      	b.n	800541e <_scanf_float+0x72>
 80057b6:	bf00      	nop
 80057b8:	08009c84 	.word	0x08009c84
 80057bc:	08009de0 	.word	0x08009de0

080057c0 <std>:
 80057c0:	2300      	movs	r3, #0
 80057c2:	b510      	push	{r4, lr}
 80057c4:	4604      	mov	r4, r0
 80057c6:	e9c0 3300 	strd	r3, r3, [r0]
 80057ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80057ce:	6083      	str	r3, [r0, #8]
 80057d0:	8181      	strh	r1, [r0, #12]
 80057d2:	6643      	str	r3, [r0, #100]	@ 0x64
 80057d4:	81c2      	strh	r2, [r0, #14]
 80057d6:	6183      	str	r3, [r0, #24]
 80057d8:	4619      	mov	r1, r3
 80057da:	2208      	movs	r2, #8
 80057dc:	305c      	adds	r0, #92	@ 0x5c
 80057de:	f000 fa49 	bl	8005c74 <memset>
 80057e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005818 <std+0x58>)
 80057e4:	6224      	str	r4, [r4, #32]
 80057e6:	6263      	str	r3, [r4, #36]	@ 0x24
 80057e8:	4b0c      	ldr	r3, [pc, #48]	@ (800581c <std+0x5c>)
 80057ea:	62a3      	str	r3, [r4, #40]	@ 0x28
 80057ec:	4b0c      	ldr	r3, [pc, #48]	@ (8005820 <std+0x60>)
 80057ee:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80057f0:	4b0c      	ldr	r3, [pc, #48]	@ (8005824 <std+0x64>)
 80057f2:	6323      	str	r3, [r4, #48]	@ 0x30
 80057f4:	4b0c      	ldr	r3, [pc, #48]	@ (8005828 <std+0x68>)
 80057f6:	429c      	cmp	r4, r3
 80057f8:	d006      	beq.n	8005808 <std+0x48>
 80057fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80057fe:	4294      	cmp	r4, r2
 8005800:	d002      	beq.n	8005808 <std+0x48>
 8005802:	33d0      	adds	r3, #208	@ 0xd0
 8005804:	429c      	cmp	r4, r3
 8005806:	d105      	bne.n	8005814 <std+0x54>
 8005808:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800580c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005810:	f000 baac 	b.w	8005d6c <__retarget_lock_init_recursive>
 8005814:	bd10      	pop	{r4, pc}
 8005816:	bf00      	nop
 8005818:	08005ac1 	.word	0x08005ac1
 800581c:	08005ae7 	.word	0x08005ae7
 8005820:	08005b1f 	.word	0x08005b1f
 8005824:	08005b43 	.word	0x08005b43
 8005828:	20000388 	.word	0x20000388

0800582c <stdio_exit_handler>:
 800582c:	4a02      	ldr	r2, [pc, #8]	@ (8005838 <stdio_exit_handler+0xc>)
 800582e:	4903      	ldr	r1, [pc, #12]	@ (800583c <stdio_exit_handler+0x10>)
 8005830:	4803      	ldr	r0, [pc, #12]	@ (8005840 <stdio_exit_handler+0x14>)
 8005832:	f000 b869 	b.w	8005908 <_fwalk_sglue>
 8005836:	bf00      	nop
 8005838:	2000000c 	.word	0x2000000c
 800583c:	08008f09 	.word	0x08008f09
 8005840:	2000001c 	.word	0x2000001c

08005844 <cleanup_stdio>:
 8005844:	6841      	ldr	r1, [r0, #4]
 8005846:	4b0c      	ldr	r3, [pc, #48]	@ (8005878 <cleanup_stdio+0x34>)
 8005848:	b510      	push	{r4, lr}
 800584a:	4299      	cmp	r1, r3
 800584c:	4604      	mov	r4, r0
 800584e:	d001      	beq.n	8005854 <cleanup_stdio+0x10>
 8005850:	f003 fb5a 	bl	8008f08 <_fflush_r>
 8005854:	68a1      	ldr	r1, [r4, #8]
 8005856:	4b09      	ldr	r3, [pc, #36]	@ (800587c <cleanup_stdio+0x38>)
 8005858:	4299      	cmp	r1, r3
 800585a:	d002      	beq.n	8005862 <cleanup_stdio+0x1e>
 800585c:	4620      	mov	r0, r4
 800585e:	f003 fb53 	bl	8008f08 <_fflush_r>
 8005862:	68e1      	ldr	r1, [r4, #12]
 8005864:	4b06      	ldr	r3, [pc, #24]	@ (8005880 <cleanup_stdio+0x3c>)
 8005866:	4299      	cmp	r1, r3
 8005868:	d004      	beq.n	8005874 <cleanup_stdio+0x30>
 800586a:	4620      	mov	r0, r4
 800586c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005870:	f003 bb4a 	b.w	8008f08 <_fflush_r>
 8005874:	bd10      	pop	{r4, pc}
 8005876:	bf00      	nop
 8005878:	20000388 	.word	0x20000388
 800587c:	200003f0 	.word	0x200003f0
 8005880:	20000458 	.word	0x20000458

08005884 <global_stdio_init.part.0>:
 8005884:	b510      	push	{r4, lr}
 8005886:	4b0b      	ldr	r3, [pc, #44]	@ (80058b4 <global_stdio_init.part.0+0x30>)
 8005888:	4c0b      	ldr	r4, [pc, #44]	@ (80058b8 <global_stdio_init.part.0+0x34>)
 800588a:	4a0c      	ldr	r2, [pc, #48]	@ (80058bc <global_stdio_init.part.0+0x38>)
 800588c:	4620      	mov	r0, r4
 800588e:	601a      	str	r2, [r3, #0]
 8005890:	2104      	movs	r1, #4
 8005892:	2200      	movs	r2, #0
 8005894:	f7ff ff94 	bl	80057c0 <std>
 8005898:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800589c:	2201      	movs	r2, #1
 800589e:	2109      	movs	r1, #9
 80058a0:	f7ff ff8e 	bl	80057c0 <std>
 80058a4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80058a8:	2202      	movs	r2, #2
 80058aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058ae:	2112      	movs	r1, #18
 80058b0:	f7ff bf86 	b.w	80057c0 <std>
 80058b4:	200004c0 	.word	0x200004c0
 80058b8:	20000388 	.word	0x20000388
 80058bc:	0800582d 	.word	0x0800582d

080058c0 <__sfp_lock_acquire>:
 80058c0:	4801      	ldr	r0, [pc, #4]	@ (80058c8 <__sfp_lock_acquire+0x8>)
 80058c2:	f000 ba54 	b.w	8005d6e <__retarget_lock_acquire_recursive>
 80058c6:	bf00      	nop
 80058c8:	200004c9 	.word	0x200004c9

080058cc <__sfp_lock_release>:
 80058cc:	4801      	ldr	r0, [pc, #4]	@ (80058d4 <__sfp_lock_release+0x8>)
 80058ce:	f000 ba4f 	b.w	8005d70 <__retarget_lock_release_recursive>
 80058d2:	bf00      	nop
 80058d4:	200004c9 	.word	0x200004c9

080058d8 <__sinit>:
 80058d8:	b510      	push	{r4, lr}
 80058da:	4604      	mov	r4, r0
 80058dc:	f7ff fff0 	bl	80058c0 <__sfp_lock_acquire>
 80058e0:	6a23      	ldr	r3, [r4, #32]
 80058e2:	b11b      	cbz	r3, 80058ec <__sinit+0x14>
 80058e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058e8:	f7ff bff0 	b.w	80058cc <__sfp_lock_release>
 80058ec:	4b04      	ldr	r3, [pc, #16]	@ (8005900 <__sinit+0x28>)
 80058ee:	6223      	str	r3, [r4, #32]
 80058f0:	4b04      	ldr	r3, [pc, #16]	@ (8005904 <__sinit+0x2c>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d1f5      	bne.n	80058e4 <__sinit+0xc>
 80058f8:	f7ff ffc4 	bl	8005884 <global_stdio_init.part.0>
 80058fc:	e7f2      	b.n	80058e4 <__sinit+0xc>
 80058fe:	bf00      	nop
 8005900:	08005845 	.word	0x08005845
 8005904:	200004c0 	.word	0x200004c0

08005908 <_fwalk_sglue>:
 8005908:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800590c:	4607      	mov	r7, r0
 800590e:	4688      	mov	r8, r1
 8005910:	4614      	mov	r4, r2
 8005912:	2600      	movs	r6, #0
 8005914:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005918:	f1b9 0901 	subs.w	r9, r9, #1
 800591c:	d505      	bpl.n	800592a <_fwalk_sglue+0x22>
 800591e:	6824      	ldr	r4, [r4, #0]
 8005920:	2c00      	cmp	r4, #0
 8005922:	d1f7      	bne.n	8005914 <_fwalk_sglue+0xc>
 8005924:	4630      	mov	r0, r6
 8005926:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800592a:	89ab      	ldrh	r3, [r5, #12]
 800592c:	2b01      	cmp	r3, #1
 800592e:	d907      	bls.n	8005940 <_fwalk_sglue+0x38>
 8005930:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005934:	3301      	adds	r3, #1
 8005936:	d003      	beq.n	8005940 <_fwalk_sglue+0x38>
 8005938:	4629      	mov	r1, r5
 800593a:	4638      	mov	r0, r7
 800593c:	47c0      	blx	r8
 800593e:	4306      	orrs	r6, r0
 8005940:	3568      	adds	r5, #104	@ 0x68
 8005942:	e7e9      	b.n	8005918 <_fwalk_sglue+0x10>

08005944 <iprintf>:
 8005944:	b40f      	push	{r0, r1, r2, r3}
 8005946:	b507      	push	{r0, r1, r2, lr}
 8005948:	4906      	ldr	r1, [pc, #24]	@ (8005964 <iprintf+0x20>)
 800594a:	ab04      	add	r3, sp, #16
 800594c:	6808      	ldr	r0, [r1, #0]
 800594e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005952:	6881      	ldr	r1, [r0, #8]
 8005954:	9301      	str	r3, [sp, #4]
 8005956:	f002 fff3 	bl	8008940 <_vfiprintf_r>
 800595a:	b003      	add	sp, #12
 800595c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005960:	b004      	add	sp, #16
 8005962:	4770      	bx	lr
 8005964:	20000018 	.word	0x20000018

08005968 <_puts_r>:
 8005968:	6a03      	ldr	r3, [r0, #32]
 800596a:	b570      	push	{r4, r5, r6, lr}
 800596c:	4605      	mov	r5, r0
 800596e:	460e      	mov	r6, r1
 8005970:	6884      	ldr	r4, [r0, #8]
 8005972:	b90b      	cbnz	r3, 8005978 <_puts_r+0x10>
 8005974:	f7ff ffb0 	bl	80058d8 <__sinit>
 8005978:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800597a:	07db      	lsls	r3, r3, #31
 800597c:	d405      	bmi.n	800598a <_puts_r+0x22>
 800597e:	89a3      	ldrh	r3, [r4, #12]
 8005980:	0598      	lsls	r0, r3, #22
 8005982:	d402      	bmi.n	800598a <_puts_r+0x22>
 8005984:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005986:	f000 f9f2 	bl	8005d6e <__retarget_lock_acquire_recursive>
 800598a:	89a3      	ldrh	r3, [r4, #12]
 800598c:	0719      	lsls	r1, r3, #28
 800598e:	d502      	bpl.n	8005996 <_puts_r+0x2e>
 8005990:	6923      	ldr	r3, [r4, #16]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d135      	bne.n	8005a02 <_puts_r+0x9a>
 8005996:	4621      	mov	r1, r4
 8005998:	4628      	mov	r0, r5
 800599a:	f000 f915 	bl	8005bc8 <__swsetup_r>
 800599e:	b380      	cbz	r0, 8005a02 <_puts_r+0x9a>
 80059a0:	f04f 35ff 	mov.w	r5, #4294967295
 80059a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80059a6:	07da      	lsls	r2, r3, #31
 80059a8:	d405      	bmi.n	80059b6 <_puts_r+0x4e>
 80059aa:	89a3      	ldrh	r3, [r4, #12]
 80059ac:	059b      	lsls	r3, r3, #22
 80059ae:	d402      	bmi.n	80059b6 <_puts_r+0x4e>
 80059b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80059b2:	f000 f9dd 	bl	8005d70 <__retarget_lock_release_recursive>
 80059b6:	4628      	mov	r0, r5
 80059b8:	bd70      	pop	{r4, r5, r6, pc}
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	da04      	bge.n	80059c8 <_puts_r+0x60>
 80059be:	69a2      	ldr	r2, [r4, #24]
 80059c0:	429a      	cmp	r2, r3
 80059c2:	dc17      	bgt.n	80059f4 <_puts_r+0x8c>
 80059c4:	290a      	cmp	r1, #10
 80059c6:	d015      	beq.n	80059f4 <_puts_r+0x8c>
 80059c8:	6823      	ldr	r3, [r4, #0]
 80059ca:	1c5a      	adds	r2, r3, #1
 80059cc:	6022      	str	r2, [r4, #0]
 80059ce:	7019      	strb	r1, [r3, #0]
 80059d0:	68a3      	ldr	r3, [r4, #8]
 80059d2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80059d6:	3b01      	subs	r3, #1
 80059d8:	60a3      	str	r3, [r4, #8]
 80059da:	2900      	cmp	r1, #0
 80059dc:	d1ed      	bne.n	80059ba <_puts_r+0x52>
 80059de:	2b00      	cmp	r3, #0
 80059e0:	da11      	bge.n	8005a06 <_puts_r+0x9e>
 80059e2:	4622      	mov	r2, r4
 80059e4:	210a      	movs	r1, #10
 80059e6:	4628      	mov	r0, r5
 80059e8:	f000 f8af 	bl	8005b4a <__swbuf_r>
 80059ec:	3001      	adds	r0, #1
 80059ee:	d0d7      	beq.n	80059a0 <_puts_r+0x38>
 80059f0:	250a      	movs	r5, #10
 80059f2:	e7d7      	b.n	80059a4 <_puts_r+0x3c>
 80059f4:	4622      	mov	r2, r4
 80059f6:	4628      	mov	r0, r5
 80059f8:	f000 f8a7 	bl	8005b4a <__swbuf_r>
 80059fc:	3001      	adds	r0, #1
 80059fe:	d1e7      	bne.n	80059d0 <_puts_r+0x68>
 8005a00:	e7ce      	b.n	80059a0 <_puts_r+0x38>
 8005a02:	3e01      	subs	r6, #1
 8005a04:	e7e4      	b.n	80059d0 <_puts_r+0x68>
 8005a06:	6823      	ldr	r3, [r4, #0]
 8005a08:	1c5a      	adds	r2, r3, #1
 8005a0a:	6022      	str	r2, [r4, #0]
 8005a0c:	220a      	movs	r2, #10
 8005a0e:	701a      	strb	r2, [r3, #0]
 8005a10:	e7ee      	b.n	80059f0 <_puts_r+0x88>
	...

08005a14 <puts>:
 8005a14:	4b02      	ldr	r3, [pc, #8]	@ (8005a20 <puts+0xc>)
 8005a16:	4601      	mov	r1, r0
 8005a18:	6818      	ldr	r0, [r3, #0]
 8005a1a:	f7ff bfa5 	b.w	8005968 <_puts_r>
 8005a1e:	bf00      	nop
 8005a20:	20000018 	.word	0x20000018

08005a24 <siprintf>:
 8005a24:	b40e      	push	{r1, r2, r3}
 8005a26:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005a2a:	b510      	push	{r4, lr}
 8005a2c:	2400      	movs	r4, #0
 8005a2e:	b09d      	sub	sp, #116	@ 0x74
 8005a30:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005a32:	9002      	str	r0, [sp, #8]
 8005a34:	9006      	str	r0, [sp, #24]
 8005a36:	9107      	str	r1, [sp, #28]
 8005a38:	9104      	str	r1, [sp, #16]
 8005a3a:	4809      	ldr	r0, [pc, #36]	@ (8005a60 <siprintf+0x3c>)
 8005a3c:	4909      	ldr	r1, [pc, #36]	@ (8005a64 <siprintf+0x40>)
 8005a3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a42:	9105      	str	r1, [sp, #20]
 8005a44:	6800      	ldr	r0, [r0, #0]
 8005a46:	a902      	add	r1, sp, #8
 8005a48:	9301      	str	r3, [sp, #4]
 8005a4a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005a4c:	f002 fc86 	bl	800835c <_svfiprintf_r>
 8005a50:	9b02      	ldr	r3, [sp, #8]
 8005a52:	701c      	strb	r4, [r3, #0]
 8005a54:	b01d      	add	sp, #116	@ 0x74
 8005a56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a5a:	b003      	add	sp, #12
 8005a5c:	4770      	bx	lr
 8005a5e:	bf00      	nop
 8005a60:	20000018 	.word	0x20000018
 8005a64:	ffff0208 	.word	0xffff0208

08005a68 <siscanf>:
 8005a68:	b40e      	push	{r1, r2, r3}
 8005a6a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8005a6e:	b570      	push	{r4, r5, r6, lr}
 8005a70:	2500      	movs	r5, #0
 8005a72:	b09d      	sub	sp, #116	@ 0x74
 8005a74:	ac21      	add	r4, sp, #132	@ 0x84
 8005a76:	f854 6b04 	ldr.w	r6, [r4], #4
 8005a7a:	f8ad 2014 	strh.w	r2, [sp, #20]
 8005a7e:	951b      	str	r5, [sp, #108]	@ 0x6c
 8005a80:	9002      	str	r0, [sp, #8]
 8005a82:	9006      	str	r0, [sp, #24]
 8005a84:	f7fa fb64 	bl	8000150 <strlen>
 8005a88:	4b0b      	ldr	r3, [pc, #44]	@ (8005ab8 <siscanf+0x50>)
 8005a8a:	9003      	str	r0, [sp, #12]
 8005a8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005a8e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005a92:	9007      	str	r0, [sp, #28]
 8005a94:	4809      	ldr	r0, [pc, #36]	@ (8005abc <siscanf+0x54>)
 8005a96:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005a9a:	4632      	mov	r2, r6
 8005a9c:	4623      	mov	r3, r4
 8005a9e:	a902      	add	r1, sp, #8
 8005aa0:	6800      	ldr	r0, [r0, #0]
 8005aa2:	950f      	str	r5, [sp, #60]	@ 0x3c
 8005aa4:	9514      	str	r5, [sp, #80]	@ 0x50
 8005aa6:	9401      	str	r4, [sp, #4]
 8005aa8:	f002 fdae 	bl	8008608 <__ssvfiscanf_r>
 8005aac:	b01d      	add	sp, #116	@ 0x74
 8005aae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005ab2:	b003      	add	sp, #12
 8005ab4:	4770      	bx	lr
 8005ab6:	bf00      	nop
 8005ab8:	08005ae3 	.word	0x08005ae3
 8005abc:	20000018 	.word	0x20000018

08005ac0 <__sread>:
 8005ac0:	b510      	push	{r4, lr}
 8005ac2:	460c      	mov	r4, r1
 8005ac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ac8:	f000 f902 	bl	8005cd0 <_read_r>
 8005acc:	2800      	cmp	r0, #0
 8005ace:	bfab      	itete	ge
 8005ad0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005ad2:	89a3      	ldrhlt	r3, [r4, #12]
 8005ad4:	181b      	addge	r3, r3, r0
 8005ad6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005ada:	bfac      	ite	ge
 8005adc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005ade:	81a3      	strhlt	r3, [r4, #12]
 8005ae0:	bd10      	pop	{r4, pc}

08005ae2 <__seofread>:
 8005ae2:	2000      	movs	r0, #0
 8005ae4:	4770      	bx	lr

08005ae6 <__swrite>:
 8005ae6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005aea:	461f      	mov	r7, r3
 8005aec:	898b      	ldrh	r3, [r1, #12]
 8005aee:	4605      	mov	r5, r0
 8005af0:	05db      	lsls	r3, r3, #23
 8005af2:	460c      	mov	r4, r1
 8005af4:	4616      	mov	r6, r2
 8005af6:	d505      	bpl.n	8005b04 <__swrite+0x1e>
 8005af8:	2302      	movs	r3, #2
 8005afa:	2200      	movs	r2, #0
 8005afc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b00:	f000 f8d4 	bl	8005cac <_lseek_r>
 8005b04:	89a3      	ldrh	r3, [r4, #12]
 8005b06:	4632      	mov	r2, r6
 8005b08:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b0c:	81a3      	strh	r3, [r4, #12]
 8005b0e:	4628      	mov	r0, r5
 8005b10:	463b      	mov	r3, r7
 8005b12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b1a:	f000 b8eb 	b.w	8005cf4 <_write_r>

08005b1e <__sseek>:
 8005b1e:	b510      	push	{r4, lr}
 8005b20:	460c      	mov	r4, r1
 8005b22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b26:	f000 f8c1 	bl	8005cac <_lseek_r>
 8005b2a:	1c43      	adds	r3, r0, #1
 8005b2c:	89a3      	ldrh	r3, [r4, #12]
 8005b2e:	bf15      	itete	ne
 8005b30:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005b32:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005b36:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005b3a:	81a3      	strheq	r3, [r4, #12]
 8005b3c:	bf18      	it	ne
 8005b3e:	81a3      	strhne	r3, [r4, #12]
 8005b40:	bd10      	pop	{r4, pc}

08005b42 <__sclose>:
 8005b42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b46:	f000 b8a1 	b.w	8005c8c <_close_r>

08005b4a <__swbuf_r>:
 8005b4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b4c:	460e      	mov	r6, r1
 8005b4e:	4614      	mov	r4, r2
 8005b50:	4605      	mov	r5, r0
 8005b52:	b118      	cbz	r0, 8005b5c <__swbuf_r+0x12>
 8005b54:	6a03      	ldr	r3, [r0, #32]
 8005b56:	b90b      	cbnz	r3, 8005b5c <__swbuf_r+0x12>
 8005b58:	f7ff febe 	bl	80058d8 <__sinit>
 8005b5c:	69a3      	ldr	r3, [r4, #24]
 8005b5e:	60a3      	str	r3, [r4, #8]
 8005b60:	89a3      	ldrh	r3, [r4, #12]
 8005b62:	071a      	lsls	r2, r3, #28
 8005b64:	d501      	bpl.n	8005b6a <__swbuf_r+0x20>
 8005b66:	6923      	ldr	r3, [r4, #16]
 8005b68:	b943      	cbnz	r3, 8005b7c <__swbuf_r+0x32>
 8005b6a:	4621      	mov	r1, r4
 8005b6c:	4628      	mov	r0, r5
 8005b6e:	f000 f82b 	bl	8005bc8 <__swsetup_r>
 8005b72:	b118      	cbz	r0, 8005b7c <__swbuf_r+0x32>
 8005b74:	f04f 37ff 	mov.w	r7, #4294967295
 8005b78:	4638      	mov	r0, r7
 8005b7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b7c:	6823      	ldr	r3, [r4, #0]
 8005b7e:	6922      	ldr	r2, [r4, #16]
 8005b80:	b2f6      	uxtb	r6, r6
 8005b82:	1a98      	subs	r0, r3, r2
 8005b84:	6963      	ldr	r3, [r4, #20]
 8005b86:	4637      	mov	r7, r6
 8005b88:	4283      	cmp	r3, r0
 8005b8a:	dc05      	bgt.n	8005b98 <__swbuf_r+0x4e>
 8005b8c:	4621      	mov	r1, r4
 8005b8e:	4628      	mov	r0, r5
 8005b90:	f003 f9ba 	bl	8008f08 <_fflush_r>
 8005b94:	2800      	cmp	r0, #0
 8005b96:	d1ed      	bne.n	8005b74 <__swbuf_r+0x2a>
 8005b98:	68a3      	ldr	r3, [r4, #8]
 8005b9a:	3b01      	subs	r3, #1
 8005b9c:	60a3      	str	r3, [r4, #8]
 8005b9e:	6823      	ldr	r3, [r4, #0]
 8005ba0:	1c5a      	adds	r2, r3, #1
 8005ba2:	6022      	str	r2, [r4, #0]
 8005ba4:	701e      	strb	r6, [r3, #0]
 8005ba6:	6962      	ldr	r2, [r4, #20]
 8005ba8:	1c43      	adds	r3, r0, #1
 8005baa:	429a      	cmp	r2, r3
 8005bac:	d004      	beq.n	8005bb8 <__swbuf_r+0x6e>
 8005bae:	89a3      	ldrh	r3, [r4, #12]
 8005bb0:	07db      	lsls	r3, r3, #31
 8005bb2:	d5e1      	bpl.n	8005b78 <__swbuf_r+0x2e>
 8005bb4:	2e0a      	cmp	r6, #10
 8005bb6:	d1df      	bne.n	8005b78 <__swbuf_r+0x2e>
 8005bb8:	4621      	mov	r1, r4
 8005bba:	4628      	mov	r0, r5
 8005bbc:	f003 f9a4 	bl	8008f08 <_fflush_r>
 8005bc0:	2800      	cmp	r0, #0
 8005bc2:	d0d9      	beq.n	8005b78 <__swbuf_r+0x2e>
 8005bc4:	e7d6      	b.n	8005b74 <__swbuf_r+0x2a>
	...

08005bc8 <__swsetup_r>:
 8005bc8:	b538      	push	{r3, r4, r5, lr}
 8005bca:	4b29      	ldr	r3, [pc, #164]	@ (8005c70 <__swsetup_r+0xa8>)
 8005bcc:	4605      	mov	r5, r0
 8005bce:	6818      	ldr	r0, [r3, #0]
 8005bd0:	460c      	mov	r4, r1
 8005bd2:	b118      	cbz	r0, 8005bdc <__swsetup_r+0x14>
 8005bd4:	6a03      	ldr	r3, [r0, #32]
 8005bd6:	b90b      	cbnz	r3, 8005bdc <__swsetup_r+0x14>
 8005bd8:	f7ff fe7e 	bl	80058d8 <__sinit>
 8005bdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005be0:	0719      	lsls	r1, r3, #28
 8005be2:	d422      	bmi.n	8005c2a <__swsetup_r+0x62>
 8005be4:	06da      	lsls	r2, r3, #27
 8005be6:	d407      	bmi.n	8005bf8 <__swsetup_r+0x30>
 8005be8:	2209      	movs	r2, #9
 8005bea:	602a      	str	r2, [r5, #0]
 8005bec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8005bf4:	81a3      	strh	r3, [r4, #12]
 8005bf6:	e033      	b.n	8005c60 <__swsetup_r+0x98>
 8005bf8:	0758      	lsls	r0, r3, #29
 8005bfa:	d512      	bpl.n	8005c22 <__swsetup_r+0x5a>
 8005bfc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005bfe:	b141      	cbz	r1, 8005c12 <__swsetup_r+0x4a>
 8005c00:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005c04:	4299      	cmp	r1, r3
 8005c06:	d002      	beq.n	8005c0e <__swsetup_r+0x46>
 8005c08:	4628      	mov	r0, r5
 8005c0a:	f000 ff31 	bl	8006a70 <_free_r>
 8005c0e:	2300      	movs	r3, #0
 8005c10:	6363      	str	r3, [r4, #52]	@ 0x34
 8005c12:	89a3      	ldrh	r3, [r4, #12]
 8005c14:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005c18:	81a3      	strh	r3, [r4, #12]
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	6063      	str	r3, [r4, #4]
 8005c1e:	6923      	ldr	r3, [r4, #16]
 8005c20:	6023      	str	r3, [r4, #0]
 8005c22:	89a3      	ldrh	r3, [r4, #12]
 8005c24:	f043 0308 	orr.w	r3, r3, #8
 8005c28:	81a3      	strh	r3, [r4, #12]
 8005c2a:	6923      	ldr	r3, [r4, #16]
 8005c2c:	b94b      	cbnz	r3, 8005c42 <__swsetup_r+0x7a>
 8005c2e:	89a3      	ldrh	r3, [r4, #12]
 8005c30:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005c34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c38:	d003      	beq.n	8005c42 <__swsetup_r+0x7a>
 8005c3a:	4621      	mov	r1, r4
 8005c3c:	4628      	mov	r0, r5
 8005c3e:	f003 f9b0 	bl	8008fa2 <__smakebuf_r>
 8005c42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c46:	f013 0201 	ands.w	r2, r3, #1
 8005c4a:	d00a      	beq.n	8005c62 <__swsetup_r+0x9a>
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	60a2      	str	r2, [r4, #8]
 8005c50:	6962      	ldr	r2, [r4, #20]
 8005c52:	4252      	negs	r2, r2
 8005c54:	61a2      	str	r2, [r4, #24]
 8005c56:	6922      	ldr	r2, [r4, #16]
 8005c58:	b942      	cbnz	r2, 8005c6c <__swsetup_r+0xa4>
 8005c5a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005c5e:	d1c5      	bne.n	8005bec <__swsetup_r+0x24>
 8005c60:	bd38      	pop	{r3, r4, r5, pc}
 8005c62:	0799      	lsls	r1, r3, #30
 8005c64:	bf58      	it	pl
 8005c66:	6962      	ldrpl	r2, [r4, #20]
 8005c68:	60a2      	str	r2, [r4, #8]
 8005c6a:	e7f4      	b.n	8005c56 <__swsetup_r+0x8e>
 8005c6c:	2000      	movs	r0, #0
 8005c6e:	e7f7      	b.n	8005c60 <__swsetup_r+0x98>
 8005c70:	20000018 	.word	0x20000018

08005c74 <memset>:
 8005c74:	4603      	mov	r3, r0
 8005c76:	4402      	add	r2, r0
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d100      	bne.n	8005c7e <memset+0xa>
 8005c7c:	4770      	bx	lr
 8005c7e:	f803 1b01 	strb.w	r1, [r3], #1
 8005c82:	e7f9      	b.n	8005c78 <memset+0x4>

08005c84 <_localeconv_r>:
 8005c84:	4800      	ldr	r0, [pc, #0]	@ (8005c88 <_localeconv_r+0x4>)
 8005c86:	4770      	bx	lr
 8005c88:	20000158 	.word	0x20000158

08005c8c <_close_r>:
 8005c8c:	b538      	push	{r3, r4, r5, lr}
 8005c8e:	2300      	movs	r3, #0
 8005c90:	4d05      	ldr	r5, [pc, #20]	@ (8005ca8 <_close_r+0x1c>)
 8005c92:	4604      	mov	r4, r0
 8005c94:	4608      	mov	r0, r1
 8005c96:	602b      	str	r3, [r5, #0]
 8005c98:	f7fc fb52 	bl	8002340 <_close>
 8005c9c:	1c43      	adds	r3, r0, #1
 8005c9e:	d102      	bne.n	8005ca6 <_close_r+0x1a>
 8005ca0:	682b      	ldr	r3, [r5, #0]
 8005ca2:	b103      	cbz	r3, 8005ca6 <_close_r+0x1a>
 8005ca4:	6023      	str	r3, [r4, #0]
 8005ca6:	bd38      	pop	{r3, r4, r5, pc}
 8005ca8:	200004c4 	.word	0x200004c4

08005cac <_lseek_r>:
 8005cac:	b538      	push	{r3, r4, r5, lr}
 8005cae:	4604      	mov	r4, r0
 8005cb0:	4608      	mov	r0, r1
 8005cb2:	4611      	mov	r1, r2
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	4d05      	ldr	r5, [pc, #20]	@ (8005ccc <_lseek_r+0x20>)
 8005cb8:	602a      	str	r2, [r5, #0]
 8005cba:	461a      	mov	r2, r3
 8005cbc:	f7fc fb64 	bl	8002388 <_lseek>
 8005cc0:	1c43      	adds	r3, r0, #1
 8005cc2:	d102      	bne.n	8005cca <_lseek_r+0x1e>
 8005cc4:	682b      	ldr	r3, [r5, #0]
 8005cc6:	b103      	cbz	r3, 8005cca <_lseek_r+0x1e>
 8005cc8:	6023      	str	r3, [r4, #0]
 8005cca:	bd38      	pop	{r3, r4, r5, pc}
 8005ccc:	200004c4 	.word	0x200004c4

08005cd0 <_read_r>:
 8005cd0:	b538      	push	{r3, r4, r5, lr}
 8005cd2:	4604      	mov	r4, r0
 8005cd4:	4608      	mov	r0, r1
 8005cd6:	4611      	mov	r1, r2
 8005cd8:	2200      	movs	r2, #0
 8005cda:	4d05      	ldr	r5, [pc, #20]	@ (8005cf0 <_read_r+0x20>)
 8005cdc:	602a      	str	r2, [r5, #0]
 8005cde:	461a      	mov	r2, r3
 8005ce0:	f7fc fb11 	bl	8002306 <_read>
 8005ce4:	1c43      	adds	r3, r0, #1
 8005ce6:	d102      	bne.n	8005cee <_read_r+0x1e>
 8005ce8:	682b      	ldr	r3, [r5, #0]
 8005cea:	b103      	cbz	r3, 8005cee <_read_r+0x1e>
 8005cec:	6023      	str	r3, [r4, #0]
 8005cee:	bd38      	pop	{r3, r4, r5, pc}
 8005cf0:	200004c4 	.word	0x200004c4

08005cf4 <_write_r>:
 8005cf4:	b538      	push	{r3, r4, r5, lr}
 8005cf6:	4604      	mov	r4, r0
 8005cf8:	4608      	mov	r0, r1
 8005cfa:	4611      	mov	r1, r2
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	4d05      	ldr	r5, [pc, #20]	@ (8005d14 <_write_r+0x20>)
 8005d00:	602a      	str	r2, [r5, #0]
 8005d02:	461a      	mov	r2, r3
 8005d04:	f7fb fb62 	bl	80013cc <_write>
 8005d08:	1c43      	adds	r3, r0, #1
 8005d0a:	d102      	bne.n	8005d12 <_write_r+0x1e>
 8005d0c:	682b      	ldr	r3, [r5, #0]
 8005d0e:	b103      	cbz	r3, 8005d12 <_write_r+0x1e>
 8005d10:	6023      	str	r3, [r4, #0]
 8005d12:	bd38      	pop	{r3, r4, r5, pc}
 8005d14:	200004c4 	.word	0x200004c4

08005d18 <__errno>:
 8005d18:	4b01      	ldr	r3, [pc, #4]	@ (8005d20 <__errno+0x8>)
 8005d1a:	6818      	ldr	r0, [r3, #0]
 8005d1c:	4770      	bx	lr
 8005d1e:	bf00      	nop
 8005d20:	20000018 	.word	0x20000018

08005d24 <__libc_init_array>:
 8005d24:	b570      	push	{r4, r5, r6, lr}
 8005d26:	2600      	movs	r6, #0
 8005d28:	4d0c      	ldr	r5, [pc, #48]	@ (8005d5c <__libc_init_array+0x38>)
 8005d2a:	4c0d      	ldr	r4, [pc, #52]	@ (8005d60 <__libc_init_array+0x3c>)
 8005d2c:	1b64      	subs	r4, r4, r5
 8005d2e:	10a4      	asrs	r4, r4, #2
 8005d30:	42a6      	cmp	r6, r4
 8005d32:	d109      	bne.n	8005d48 <__libc_init_array+0x24>
 8005d34:	f003 fed6 	bl	8009ae4 <_init>
 8005d38:	2600      	movs	r6, #0
 8005d3a:	4d0a      	ldr	r5, [pc, #40]	@ (8005d64 <__libc_init_array+0x40>)
 8005d3c:	4c0a      	ldr	r4, [pc, #40]	@ (8005d68 <__libc_init_array+0x44>)
 8005d3e:	1b64      	subs	r4, r4, r5
 8005d40:	10a4      	asrs	r4, r4, #2
 8005d42:	42a6      	cmp	r6, r4
 8005d44:	d105      	bne.n	8005d52 <__libc_init_array+0x2e>
 8005d46:	bd70      	pop	{r4, r5, r6, pc}
 8005d48:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d4c:	4798      	blx	r3
 8005d4e:	3601      	adds	r6, #1
 8005d50:	e7ee      	b.n	8005d30 <__libc_init_array+0xc>
 8005d52:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d56:	4798      	blx	r3
 8005d58:	3601      	adds	r6, #1
 8005d5a:	e7f2      	b.n	8005d42 <__libc_init_array+0x1e>
 8005d5c:	0800a09c 	.word	0x0800a09c
 8005d60:	0800a09c 	.word	0x0800a09c
 8005d64:	0800a09c 	.word	0x0800a09c
 8005d68:	0800a0a0 	.word	0x0800a0a0

08005d6c <__retarget_lock_init_recursive>:
 8005d6c:	4770      	bx	lr

08005d6e <__retarget_lock_acquire_recursive>:
 8005d6e:	4770      	bx	lr

08005d70 <__retarget_lock_release_recursive>:
 8005d70:	4770      	bx	lr

08005d72 <memchr>:
 8005d72:	4603      	mov	r3, r0
 8005d74:	b510      	push	{r4, lr}
 8005d76:	b2c9      	uxtb	r1, r1
 8005d78:	4402      	add	r2, r0
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	d101      	bne.n	8005d84 <memchr+0x12>
 8005d80:	2000      	movs	r0, #0
 8005d82:	e003      	b.n	8005d8c <memchr+0x1a>
 8005d84:	7804      	ldrb	r4, [r0, #0]
 8005d86:	3301      	adds	r3, #1
 8005d88:	428c      	cmp	r4, r1
 8005d8a:	d1f6      	bne.n	8005d7a <memchr+0x8>
 8005d8c:	bd10      	pop	{r4, pc}

08005d8e <memcpy>:
 8005d8e:	440a      	add	r2, r1
 8005d90:	4291      	cmp	r1, r2
 8005d92:	f100 33ff 	add.w	r3, r0, #4294967295
 8005d96:	d100      	bne.n	8005d9a <memcpy+0xc>
 8005d98:	4770      	bx	lr
 8005d9a:	b510      	push	{r4, lr}
 8005d9c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005da0:	4291      	cmp	r1, r2
 8005da2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005da6:	d1f9      	bne.n	8005d9c <memcpy+0xe>
 8005da8:	bd10      	pop	{r4, pc}
	...

08005dac <nanf>:
 8005dac:	4800      	ldr	r0, [pc, #0]	@ (8005db0 <nanf+0x4>)
 8005dae:	4770      	bx	lr
 8005db0:	7fc00000 	.word	0x7fc00000

08005db4 <quorem>:
 8005db4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005db8:	6903      	ldr	r3, [r0, #16]
 8005dba:	690c      	ldr	r4, [r1, #16]
 8005dbc:	4607      	mov	r7, r0
 8005dbe:	42a3      	cmp	r3, r4
 8005dc0:	db7e      	blt.n	8005ec0 <quorem+0x10c>
 8005dc2:	3c01      	subs	r4, #1
 8005dc4:	00a3      	lsls	r3, r4, #2
 8005dc6:	f100 0514 	add.w	r5, r0, #20
 8005dca:	f101 0814 	add.w	r8, r1, #20
 8005dce:	9300      	str	r3, [sp, #0]
 8005dd0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005dd4:	9301      	str	r3, [sp, #4]
 8005dd6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005dda:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005dde:	3301      	adds	r3, #1
 8005de0:	429a      	cmp	r2, r3
 8005de2:	fbb2 f6f3 	udiv	r6, r2, r3
 8005de6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005dea:	d32e      	bcc.n	8005e4a <quorem+0x96>
 8005dec:	f04f 0a00 	mov.w	sl, #0
 8005df0:	46c4      	mov	ip, r8
 8005df2:	46ae      	mov	lr, r5
 8005df4:	46d3      	mov	fp, sl
 8005df6:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005dfa:	b298      	uxth	r0, r3
 8005dfc:	fb06 a000 	mla	r0, r6, r0, sl
 8005e00:	0c1b      	lsrs	r3, r3, #16
 8005e02:	0c02      	lsrs	r2, r0, #16
 8005e04:	fb06 2303 	mla	r3, r6, r3, r2
 8005e08:	f8de 2000 	ldr.w	r2, [lr]
 8005e0c:	b280      	uxth	r0, r0
 8005e0e:	b292      	uxth	r2, r2
 8005e10:	1a12      	subs	r2, r2, r0
 8005e12:	445a      	add	r2, fp
 8005e14:	f8de 0000 	ldr.w	r0, [lr]
 8005e18:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005e22:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005e26:	b292      	uxth	r2, r2
 8005e28:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005e2c:	45e1      	cmp	r9, ip
 8005e2e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005e32:	f84e 2b04 	str.w	r2, [lr], #4
 8005e36:	d2de      	bcs.n	8005df6 <quorem+0x42>
 8005e38:	9b00      	ldr	r3, [sp, #0]
 8005e3a:	58eb      	ldr	r3, [r5, r3]
 8005e3c:	b92b      	cbnz	r3, 8005e4a <quorem+0x96>
 8005e3e:	9b01      	ldr	r3, [sp, #4]
 8005e40:	3b04      	subs	r3, #4
 8005e42:	429d      	cmp	r5, r3
 8005e44:	461a      	mov	r2, r3
 8005e46:	d32f      	bcc.n	8005ea8 <quorem+0xf4>
 8005e48:	613c      	str	r4, [r7, #16]
 8005e4a:	4638      	mov	r0, r7
 8005e4c:	f001 f9ca 	bl	80071e4 <__mcmp>
 8005e50:	2800      	cmp	r0, #0
 8005e52:	db25      	blt.n	8005ea0 <quorem+0xec>
 8005e54:	4629      	mov	r1, r5
 8005e56:	2000      	movs	r0, #0
 8005e58:	f858 2b04 	ldr.w	r2, [r8], #4
 8005e5c:	f8d1 c000 	ldr.w	ip, [r1]
 8005e60:	fa1f fe82 	uxth.w	lr, r2
 8005e64:	fa1f f38c 	uxth.w	r3, ip
 8005e68:	eba3 030e 	sub.w	r3, r3, lr
 8005e6c:	4403      	add	r3, r0
 8005e6e:	0c12      	lsrs	r2, r2, #16
 8005e70:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005e74:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005e78:	b29b      	uxth	r3, r3
 8005e7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e7e:	45c1      	cmp	r9, r8
 8005e80:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005e84:	f841 3b04 	str.w	r3, [r1], #4
 8005e88:	d2e6      	bcs.n	8005e58 <quorem+0xa4>
 8005e8a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e92:	b922      	cbnz	r2, 8005e9e <quorem+0xea>
 8005e94:	3b04      	subs	r3, #4
 8005e96:	429d      	cmp	r5, r3
 8005e98:	461a      	mov	r2, r3
 8005e9a:	d30b      	bcc.n	8005eb4 <quorem+0x100>
 8005e9c:	613c      	str	r4, [r7, #16]
 8005e9e:	3601      	adds	r6, #1
 8005ea0:	4630      	mov	r0, r6
 8005ea2:	b003      	add	sp, #12
 8005ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ea8:	6812      	ldr	r2, [r2, #0]
 8005eaa:	3b04      	subs	r3, #4
 8005eac:	2a00      	cmp	r2, #0
 8005eae:	d1cb      	bne.n	8005e48 <quorem+0x94>
 8005eb0:	3c01      	subs	r4, #1
 8005eb2:	e7c6      	b.n	8005e42 <quorem+0x8e>
 8005eb4:	6812      	ldr	r2, [r2, #0]
 8005eb6:	3b04      	subs	r3, #4
 8005eb8:	2a00      	cmp	r2, #0
 8005eba:	d1ef      	bne.n	8005e9c <quorem+0xe8>
 8005ebc:	3c01      	subs	r4, #1
 8005ebe:	e7ea      	b.n	8005e96 <quorem+0xe2>
 8005ec0:	2000      	movs	r0, #0
 8005ec2:	e7ee      	b.n	8005ea2 <quorem+0xee>
 8005ec4:	0000      	movs	r0, r0
	...

08005ec8 <_dtoa_r>:
 8005ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ecc:	4614      	mov	r4, r2
 8005ece:	461d      	mov	r5, r3
 8005ed0:	69c7      	ldr	r7, [r0, #28]
 8005ed2:	b097      	sub	sp, #92	@ 0x5c
 8005ed4:	4681      	mov	r9, r0
 8005ed6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005eda:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005edc:	b97f      	cbnz	r7, 8005efe <_dtoa_r+0x36>
 8005ede:	2010      	movs	r0, #16
 8005ee0:	f000 fe0e 	bl	8006b00 <malloc>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	f8c9 001c 	str.w	r0, [r9, #28]
 8005eea:	b920      	cbnz	r0, 8005ef6 <_dtoa_r+0x2e>
 8005eec:	21ef      	movs	r1, #239	@ 0xef
 8005eee:	4bac      	ldr	r3, [pc, #688]	@ (80061a0 <_dtoa_r+0x2d8>)
 8005ef0:	48ac      	ldr	r0, [pc, #688]	@ (80061a4 <_dtoa_r+0x2dc>)
 8005ef2:	f003 f967 	bl	80091c4 <__assert_func>
 8005ef6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005efa:	6007      	str	r7, [r0, #0]
 8005efc:	60c7      	str	r7, [r0, #12]
 8005efe:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005f02:	6819      	ldr	r1, [r3, #0]
 8005f04:	b159      	cbz	r1, 8005f1e <_dtoa_r+0x56>
 8005f06:	685a      	ldr	r2, [r3, #4]
 8005f08:	2301      	movs	r3, #1
 8005f0a:	4093      	lsls	r3, r2
 8005f0c:	604a      	str	r2, [r1, #4]
 8005f0e:	608b      	str	r3, [r1, #8]
 8005f10:	4648      	mov	r0, r9
 8005f12:	f000 feeb 	bl	8006cec <_Bfree>
 8005f16:	2200      	movs	r2, #0
 8005f18:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005f1c:	601a      	str	r2, [r3, #0]
 8005f1e:	1e2b      	subs	r3, r5, #0
 8005f20:	bfaf      	iteee	ge
 8005f22:	2300      	movge	r3, #0
 8005f24:	2201      	movlt	r2, #1
 8005f26:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005f2a:	9307      	strlt	r3, [sp, #28]
 8005f2c:	bfa8      	it	ge
 8005f2e:	6033      	strge	r3, [r6, #0]
 8005f30:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005f34:	4b9c      	ldr	r3, [pc, #624]	@ (80061a8 <_dtoa_r+0x2e0>)
 8005f36:	bfb8      	it	lt
 8005f38:	6032      	strlt	r2, [r6, #0]
 8005f3a:	ea33 0308 	bics.w	r3, r3, r8
 8005f3e:	d112      	bne.n	8005f66 <_dtoa_r+0x9e>
 8005f40:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005f44:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005f46:	6013      	str	r3, [r2, #0]
 8005f48:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005f4c:	4323      	orrs	r3, r4
 8005f4e:	f000 855e 	beq.w	8006a0e <_dtoa_r+0xb46>
 8005f52:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005f54:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80061ac <_dtoa_r+0x2e4>
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	f000 8560 	beq.w	8006a1e <_dtoa_r+0xb56>
 8005f5e:	f10a 0303 	add.w	r3, sl, #3
 8005f62:	f000 bd5a 	b.w	8006a1a <_dtoa_r+0xb52>
 8005f66:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005f6a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005f6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f72:	2200      	movs	r2, #0
 8005f74:	2300      	movs	r3, #0
 8005f76:	f7fa fd17 	bl	80009a8 <__aeabi_dcmpeq>
 8005f7a:	4607      	mov	r7, r0
 8005f7c:	b158      	cbz	r0, 8005f96 <_dtoa_r+0xce>
 8005f7e:	2301      	movs	r3, #1
 8005f80:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005f82:	6013      	str	r3, [r2, #0]
 8005f84:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005f86:	b113      	cbz	r3, 8005f8e <_dtoa_r+0xc6>
 8005f88:	4b89      	ldr	r3, [pc, #548]	@ (80061b0 <_dtoa_r+0x2e8>)
 8005f8a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005f8c:	6013      	str	r3, [r2, #0]
 8005f8e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80061b4 <_dtoa_r+0x2ec>
 8005f92:	f000 bd44 	b.w	8006a1e <_dtoa_r+0xb56>
 8005f96:	ab14      	add	r3, sp, #80	@ 0x50
 8005f98:	9301      	str	r3, [sp, #4]
 8005f9a:	ab15      	add	r3, sp, #84	@ 0x54
 8005f9c:	9300      	str	r3, [sp, #0]
 8005f9e:	4648      	mov	r0, r9
 8005fa0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005fa4:	f001 fa36 	bl	8007414 <__d2b>
 8005fa8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005fac:	9003      	str	r0, [sp, #12]
 8005fae:	2e00      	cmp	r6, #0
 8005fb0:	d078      	beq.n	80060a4 <_dtoa_r+0x1dc>
 8005fb2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005fb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005fb8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005fbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fc0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005fc4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005fc8:	9712      	str	r7, [sp, #72]	@ 0x48
 8005fca:	4619      	mov	r1, r3
 8005fcc:	2200      	movs	r2, #0
 8005fce:	4b7a      	ldr	r3, [pc, #488]	@ (80061b8 <_dtoa_r+0x2f0>)
 8005fd0:	f7fa f8ca 	bl	8000168 <__aeabi_dsub>
 8005fd4:	a36c      	add	r3, pc, #432	@ (adr r3, 8006188 <_dtoa_r+0x2c0>)
 8005fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fda:	f7fa fa7d 	bl	80004d8 <__aeabi_dmul>
 8005fde:	a36c      	add	r3, pc, #432	@ (adr r3, 8006190 <_dtoa_r+0x2c8>)
 8005fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fe4:	f7fa f8c2 	bl	800016c <__adddf3>
 8005fe8:	4604      	mov	r4, r0
 8005fea:	4630      	mov	r0, r6
 8005fec:	460d      	mov	r5, r1
 8005fee:	f7fa fa09 	bl	8000404 <__aeabi_i2d>
 8005ff2:	a369      	add	r3, pc, #420	@ (adr r3, 8006198 <_dtoa_r+0x2d0>)
 8005ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff8:	f7fa fa6e 	bl	80004d8 <__aeabi_dmul>
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	460b      	mov	r3, r1
 8006000:	4620      	mov	r0, r4
 8006002:	4629      	mov	r1, r5
 8006004:	f7fa f8b2 	bl	800016c <__adddf3>
 8006008:	4604      	mov	r4, r0
 800600a:	460d      	mov	r5, r1
 800600c:	f7fa fd14 	bl	8000a38 <__aeabi_d2iz>
 8006010:	2200      	movs	r2, #0
 8006012:	4607      	mov	r7, r0
 8006014:	2300      	movs	r3, #0
 8006016:	4620      	mov	r0, r4
 8006018:	4629      	mov	r1, r5
 800601a:	f7fa fccf 	bl	80009bc <__aeabi_dcmplt>
 800601e:	b140      	cbz	r0, 8006032 <_dtoa_r+0x16a>
 8006020:	4638      	mov	r0, r7
 8006022:	f7fa f9ef 	bl	8000404 <__aeabi_i2d>
 8006026:	4622      	mov	r2, r4
 8006028:	462b      	mov	r3, r5
 800602a:	f7fa fcbd 	bl	80009a8 <__aeabi_dcmpeq>
 800602e:	b900      	cbnz	r0, 8006032 <_dtoa_r+0x16a>
 8006030:	3f01      	subs	r7, #1
 8006032:	2f16      	cmp	r7, #22
 8006034:	d854      	bhi.n	80060e0 <_dtoa_r+0x218>
 8006036:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800603a:	4b60      	ldr	r3, [pc, #384]	@ (80061bc <_dtoa_r+0x2f4>)
 800603c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006044:	f7fa fcba 	bl	80009bc <__aeabi_dcmplt>
 8006048:	2800      	cmp	r0, #0
 800604a:	d04b      	beq.n	80060e4 <_dtoa_r+0x21c>
 800604c:	2300      	movs	r3, #0
 800604e:	3f01      	subs	r7, #1
 8006050:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006052:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006054:	1b9b      	subs	r3, r3, r6
 8006056:	1e5a      	subs	r2, r3, #1
 8006058:	bf49      	itett	mi
 800605a:	f1c3 0301 	rsbmi	r3, r3, #1
 800605e:	2300      	movpl	r3, #0
 8006060:	9304      	strmi	r3, [sp, #16]
 8006062:	2300      	movmi	r3, #0
 8006064:	9209      	str	r2, [sp, #36]	@ 0x24
 8006066:	bf54      	ite	pl
 8006068:	9304      	strpl	r3, [sp, #16]
 800606a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800606c:	2f00      	cmp	r7, #0
 800606e:	db3b      	blt.n	80060e8 <_dtoa_r+0x220>
 8006070:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006072:	970e      	str	r7, [sp, #56]	@ 0x38
 8006074:	443b      	add	r3, r7
 8006076:	9309      	str	r3, [sp, #36]	@ 0x24
 8006078:	2300      	movs	r3, #0
 800607a:	930a      	str	r3, [sp, #40]	@ 0x28
 800607c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800607e:	2b09      	cmp	r3, #9
 8006080:	d865      	bhi.n	800614e <_dtoa_r+0x286>
 8006082:	2b05      	cmp	r3, #5
 8006084:	bfc4      	itt	gt
 8006086:	3b04      	subgt	r3, #4
 8006088:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800608a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800608c:	bfc8      	it	gt
 800608e:	2400      	movgt	r4, #0
 8006090:	f1a3 0302 	sub.w	r3, r3, #2
 8006094:	bfd8      	it	le
 8006096:	2401      	movle	r4, #1
 8006098:	2b03      	cmp	r3, #3
 800609a:	d864      	bhi.n	8006166 <_dtoa_r+0x29e>
 800609c:	e8df f003 	tbb	[pc, r3]
 80060a0:	2c385553 	.word	0x2c385553
 80060a4:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80060a8:	441e      	add	r6, r3
 80060aa:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80060ae:	2b20      	cmp	r3, #32
 80060b0:	bfc1      	itttt	gt
 80060b2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80060b6:	fa08 f803 	lslgt.w	r8, r8, r3
 80060ba:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80060be:	fa24 f303 	lsrgt.w	r3, r4, r3
 80060c2:	bfd6      	itet	le
 80060c4:	f1c3 0320 	rsble	r3, r3, #32
 80060c8:	ea48 0003 	orrgt.w	r0, r8, r3
 80060cc:	fa04 f003 	lslle.w	r0, r4, r3
 80060d0:	f7fa f988 	bl	80003e4 <__aeabi_ui2d>
 80060d4:	2201      	movs	r2, #1
 80060d6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80060da:	3e01      	subs	r6, #1
 80060dc:	9212      	str	r2, [sp, #72]	@ 0x48
 80060de:	e774      	b.n	8005fca <_dtoa_r+0x102>
 80060e0:	2301      	movs	r3, #1
 80060e2:	e7b5      	b.n	8006050 <_dtoa_r+0x188>
 80060e4:	900f      	str	r0, [sp, #60]	@ 0x3c
 80060e6:	e7b4      	b.n	8006052 <_dtoa_r+0x18a>
 80060e8:	9b04      	ldr	r3, [sp, #16]
 80060ea:	1bdb      	subs	r3, r3, r7
 80060ec:	9304      	str	r3, [sp, #16]
 80060ee:	427b      	negs	r3, r7
 80060f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80060f2:	2300      	movs	r3, #0
 80060f4:	930e      	str	r3, [sp, #56]	@ 0x38
 80060f6:	e7c1      	b.n	800607c <_dtoa_r+0x1b4>
 80060f8:	2301      	movs	r3, #1
 80060fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060fc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80060fe:	eb07 0b03 	add.w	fp, r7, r3
 8006102:	f10b 0301 	add.w	r3, fp, #1
 8006106:	2b01      	cmp	r3, #1
 8006108:	9308      	str	r3, [sp, #32]
 800610a:	bfb8      	it	lt
 800610c:	2301      	movlt	r3, #1
 800610e:	e006      	b.n	800611e <_dtoa_r+0x256>
 8006110:	2301      	movs	r3, #1
 8006112:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006114:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006116:	2b00      	cmp	r3, #0
 8006118:	dd28      	ble.n	800616c <_dtoa_r+0x2a4>
 800611a:	469b      	mov	fp, r3
 800611c:	9308      	str	r3, [sp, #32]
 800611e:	2100      	movs	r1, #0
 8006120:	2204      	movs	r2, #4
 8006122:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006126:	f102 0514 	add.w	r5, r2, #20
 800612a:	429d      	cmp	r5, r3
 800612c:	d926      	bls.n	800617c <_dtoa_r+0x2b4>
 800612e:	6041      	str	r1, [r0, #4]
 8006130:	4648      	mov	r0, r9
 8006132:	f000 fd9b 	bl	8006c6c <_Balloc>
 8006136:	4682      	mov	sl, r0
 8006138:	2800      	cmp	r0, #0
 800613a:	d143      	bne.n	80061c4 <_dtoa_r+0x2fc>
 800613c:	4602      	mov	r2, r0
 800613e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006142:	4b1f      	ldr	r3, [pc, #124]	@ (80061c0 <_dtoa_r+0x2f8>)
 8006144:	e6d4      	b.n	8005ef0 <_dtoa_r+0x28>
 8006146:	2300      	movs	r3, #0
 8006148:	e7e3      	b.n	8006112 <_dtoa_r+0x24a>
 800614a:	2300      	movs	r3, #0
 800614c:	e7d5      	b.n	80060fa <_dtoa_r+0x232>
 800614e:	2401      	movs	r4, #1
 8006150:	2300      	movs	r3, #0
 8006152:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006154:	9320      	str	r3, [sp, #128]	@ 0x80
 8006156:	f04f 3bff 	mov.w	fp, #4294967295
 800615a:	2200      	movs	r2, #0
 800615c:	2312      	movs	r3, #18
 800615e:	f8cd b020 	str.w	fp, [sp, #32]
 8006162:	9221      	str	r2, [sp, #132]	@ 0x84
 8006164:	e7db      	b.n	800611e <_dtoa_r+0x256>
 8006166:	2301      	movs	r3, #1
 8006168:	930b      	str	r3, [sp, #44]	@ 0x2c
 800616a:	e7f4      	b.n	8006156 <_dtoa_r+0x28e>
 800616c:	f04f 0b01 	mov.w	fp, #1
 8006170:	465b      	mov	r3, fp
 8006172:	f8cd b020 	str.w	fp, [sp, #32]
 8006176:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800617a:	e7d0      	b.n	800611e <_dtoa_r+0x256>
 800617c:	3101      	adds	r1, #1
 800617e:	0052      	lsls	r2, r2, #1
 8006180:	e7d1      	b.n	8006126 <_dtoa_r+0x25e>
 8006182:	bf00      	nop
 8006184:	f3af 8000 	nop.w
 8006188:	636f4361 	.word	0x636f4361
 800618c:	3fd287a7 	.word	0x3fd287a7
 8006190:	8b60c8b3 	.word	0x8b60c8b3
 8006194:	3fc68a28 	.word	0x3fc68a28
 8006198:	509f79fb 	.word	0x509f79fb
 800619c:	3fd34413 	.word	0x3fd34413
 80061a0:	08009c96 	.word	0x08009c96
 80061a4:	08009cad 	.word	0x08009cad
 80061a8:	7ff00000 	.word	0x7ff00000
 80061ac:	08009c92 	.word	0x08009c92
 80061b0:	08009d99 	.word	0x08009d99
 80061b4:	08009d98 	.word	0x08009d98
 80061b8:	3ff80000 	.word	0x3ff80000
 80061bc:	08009e78 	.word	0x08009e78
 80061c0:	08009d05 	.word	0x08009d05
 80061c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80061c8:	6018      	str	r0, [r3, #0]
 80061ca:	9b08      	ldr	r3, [sp, #32]
 80061cc:	2b0e      	cmp	r3, #14
 80061ce:	f200 80a1 	bhi.w	8006314 <_dtoa_r+0x44c>
 80061d2:	2c00      	cmp	r4, #0
 80061d4:	f000 809e 	beq.w	8006314 <_dtoa_r+0x44c>
 80061d8:	2f00      	cmp	r7, #0
 80061da:	dd33      	ble.n	8006244 <_dtoa_r+0x37c>
 80061dc:	4b9c      	ldr	r3, [pc, #624]	@ (8006450 <_dtoa_r+0x588>)
 80061de:	f007 020f 	and.w	r2, r7, #15
 80061e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061e6:	05f8      	lsls	r0, r7, #23
 80061e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80061ec:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80061f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80061f4:	d516      	bpl.n	8006224 <_dtoa_r+0x35c>
 80061f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80061fa:	4b96      	ldr	r3, [pc, #600]	@ (8006454 <_dtoa_r+0x58c>)
 80061fc:	2603      	movs	r6, #3
 80061fe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006202:	f7fa fa93 	bl	800072c <__aeabi_ddiv>
 8006206:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800620a:	f004 040f 	and.w	r4, r4, #15
 800620e:	4d91      	ldr	r5, [pc, #580]	@ (8006454 <_dtoa_r+0x58c>)
 8006210:	b954      	cbnz	r4, 8006228 <_dtoa_r+0x360>
 8006212:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006216:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800621a:	f7fa fa87 	bl	800072c <__aeabi_ddiv>
 800621e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006222:	e028      	b.n	8006276 <_dtoa_r+0x3ae>
 8006224:	2602      	movs	r6, #2
 8006226:	e7f2      	b.n	800620e <_dtoa_r+0x346>
 8006228:	07e1      	lsls	r1, r4, #31
 800622a:	d508      	bpl.n	800623e <_dtoa_r+0x376>
 800622c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006230:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006234:	f7fa f950 	bl	80004d8 <__aeabi_dmul>
 8006238:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800623c:	3601      	adds	r6, #1
 800623e:	1064      	asrs	r4, r4, #1
 8006240:	3508      	adds	r5, #8
 8006242:	e7e5      	b.n	8006210 <_dtoa_r+0x348>
 8006244:	f000 80af 	beq.w	80063a6 <_dtoa_r+0x4de>
 8006248:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800624c:	427c      	negs	r4, r7
 800624e:	4b80      	ldr	r3, [pc, #512]	@ (8006450 <_dtoa_r+0x588>)
 8006250:	f004 020f 	and.w	r2, r4, #15
 8006254:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800625c:	f7fa f93c 	bl	80004d8 <__aeabi_dmul>
 8006260:	2602      	movs	r6, #2
 8006262:	2300      	movs	r3, #0
 8006264:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006268:	4d7a      	ldr	r5, [pc, #488]	@ (8006454 <_dtoa_r+0x58c>)
 800626a:	1124      	asrs	r4, r4, #4
 800626c:	2c00      	cmp	r4, #0
 800626e:	f040 808f 	bne.w	8006390 <_dtoa_r+0x4c8>
 8006272:	2b00      	cmp	r3, #0
 8006274:	d1d3      	bne.n	800621e <_dtoa_r+0x356>
 8006276:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800627a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800627c:	2b00      	cmp	r3, #0
 800627e:	f000 8094 	beq.w	80063aa <_dtoa_r+0x4e2>
 8006282:	2200      	movs	r2, #0
 8006284:	4620      	mov	r0, r4
 8006286:	4629      	mov	r1, r5
 8006288:	4b73      	ldr	r3, [pc, #460]	@ (8006458 <_dtoa_r+0x590>)
 800628a:	f7fa fb97 	bl	80009bc <__aeabi_dcmplt>
 800628e:	2800      	cmp	r0, #0
 8006290:	f000 808b 	beq.w	80063aa <_dtoa_r+0x4e2>
 8006294:	9b08      	ldr	r3, [sp, #32]
 8006296:	2b00      	cmp	r3, #0
 8006298:	f000 8087 	beq.w	80063aa <_dtoa_r+0x4e2>
 800629c:	f1bb 0f00 	cmp.w	fp, #0
 80062a0:	dd34      	ble.n	800630c <_dtoa_r+0x444>
 80062a2:	4620      	mov	r0, r4
 80062a4:	2200      	movs	r2, #0
 80062a6:	4629      	mov	r1, r5
 80062a8:	4b6c      	ldr	r3, [pc, #432]	@ (800645c <_dtoa_r+0x594>)
 80062aa:	f7fa f915 	bl	80004d8 <__aeabi_dmul>
 80062ae:	465c      	mov	r4, fp
 80062b0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80062b4:	f107 38ff 	add.w	r8, r7, #4294967295
 80062b8:	3601      	adds	r6, #1
 80062ba:	4630      	mov	r0, r6
 80062bc:	f7fa f8a2 	bl	8000404 <__aeabi_i2d>
 80062c0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80062c4:	f7fa f908 	bl	80004d8 <__aeabi_dmul>
 80062c8:	2200      	movs	r2, #0
 80062ca:	4b65      	ldr	r3, [pc, #404]	@ (8006460 <_dtoa_r+0x598>)
 80062cc:	f7f9 ff4e 	bl	800016c <__adddf3>
 80062d0:	4605      	mov	r5, r0
 80062d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80062d6:	2c00      	cmp	r4, #0
 80062d8:	d16a      	bne.n	80063b0 <_dtoa_r+0x4e8>
 80062da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062de:	2200      	movs	r2, #0
 80062e0:	4b60      	ldr	r3, [pc, #384]	@ (8006464 <_dtoa_r+0x59c>)
 80062e2:	f7f9 ff41 	bl	8000168 <__aeabi_dsub>
 80062e6:	4602      	mov	r2, r0
 80062e8:	460b      	mov	r3, r1
 80062ea:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80062ee:	462a      	mov	r2, r5
 80062f0:	4633      	mov	r3, r6
 80062f2:	f7fa fb81 	bl	80009f8 <__aeabi_dcmpgt>
 80062f6:	2800      	cmp	r0, #0
 80062f8:	f040 8298 	bne.w	800682c <_dtoa_r+0x964>
 80062fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006300:	462a      	mov	r2, r5
 8006302:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006306:	f7fa fb59 	bl	80009bc <__aeabi_dcmplt>
 800630a:	bb38      	cbnz	r0, 800635c <_dtoa_r+0x494>
 800630c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006310:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006314:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006316:	2b00      	cmp	r3, #0
 8006318:	f2c0 8157 	blt.w	80065ca <_dtoa_r+0x702>
 800631c:	2f0e      	cmp	r7, #14
 800631e:	f300 8154 	bgt.w	80065ca <_dtoa_r+0x702>
 8006322:	4b4b      	ldr	r3, [pc, #300]	@ (8006450 <_dtoa_r+0x588>)
 8006324:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006328:	e9d3 3400 	ldrd	r3, r4, [r3]
 800632c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006330:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006332:	2b00      	cmp	r3, #0
 8006334:	f280 80e5 	bge.w	8006502 <_dtoa_r+0x63a>
 8006338:	9b08      	ldr	r3, [sp, #32]
 800633a:	2b00      	cmp	r3, #0
 800633c:	f300 80e1 	bgt.w	8006502 <_dtoa_r+0x63a>
 8006340:	d10c      	bne.n	800635c <_dtoa_r+0x494>
 8006342:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006346:	2200      	movs	r2, #0
 8006348:	4b46      	ldr	r3, [pc, #280]	@ (8006464 <_dtoa_r+0x59c>)
 800634a:	f7fa f8c5 	bl	80004d8 <__aeabi_dmul>
 800634e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006352:	f7fa fb47 	bl	80009e4 <__aeabi_dcmpge>
 8006356:	2800      	cmp	r0, #0
 8006358:	f000 8266 	beq.w	8006828 <_dtoa_r+0x960>
 800635c:	2400      	movs	r4, #0
 800635e:	4625      	mov	r5, r4
 8006360:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006362:	4656      	mov	r6, sl
 8006364:	ea6f 0803 	mvn.w	r8, r3
 8006368:	2700      	movs	r7, #0
 800636a:	4621      	mov	r1, r4
 800636c:	4648      	mov	r0, r9
 800636e:	f000 fcbd 	bl	8006cec <_Bfree>
 8006372:	2d00      	cmp	r5, #0
 8006374:	f000 80bd 	beq.w	80064f2 <_dtoa_r+0x62a>
 8006378:	b12f      	cbz	r7, 8006386 <_dtoa_r+0x4be>
 800637a:	42af      	cmp	r7, r5
 800637c:	d003      	beq.n	8006386 <_dtoa_r+0x4be>
 800637e:	4639      	mov	r1, r7
 8006380:	4648      	mov	r0, r9
 8006382:	f000 fcb3 	bl	8006cec <_Bfree>
 8006386:	4629      	mov	r1, r5
 8006388:	4648      	mov	r0, r9
 800638a:	f000 fcaf 	bl	8006cec <_Bfree>
 800638e:	e0b0      	b.n	80064f2 <_dtoa_r+0x62a>
 8006390:	07e2      	lsls	r2, r4, #31
 8006392:	d505      	bpl.n	80063a0 <_dtoa_r+0x4d8>
 8006394:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006398:	f7fa f89e 	bl	80004d8 <__aeabi_dmul>
 800639c:	2301      	movs	r3, #1
 800639e:	3601      	adds	r6, #1
 80063a0:	1064      	asrs	r4, r4, #1
 80063a2:	3508      	adds	r5, #8
 80063a4:	e762      	b.n	800626c <_dtoa_r+0x3a4>
 80063a6:	2602      	movs	r6, #2
 80063a8:	e765      	b.n	8006276 <_dtoa_r+0x3ae>
 80063aa:	46b8      	mov	r8, r7
 80063ac:	9c08      	ldr	r4, [sp, #32]
 80063ae:	e784      	b.n	80062ba <_dtoa_r+0x3f2>
 80063b0:	4b27      	ldr	r3, [pc, #156]	@ (8006450 <_dtoa_r+0x588>)
 80063b2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80063b4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80063b8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80063bc:	4454      	add	r4, sl
 80063be:	2900      	cmp	r1, #0
 80063c0:	d054      	beq.n	800646c <_dtoa_r+0x5a4>
 80063c2:	2000      	movs	r0, #0
 80063c4:	4928      	ldr	r1, [pc, #160]	@ (8006468 <_dtoa_r+0x5a0>)
 80063c6:	f7fa f9b1 	bl	800072c <__aeabi_ddiv>
 80063ca:	4633      	mov	r3, r6
 80063cc:	462a      	mov	r2, r5
 80063ce:	f7f9 fecb 	bl	8000168 <__aeabi_dsub>
 80063d2:	4656      	mov	r6, sl
 80063d4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80063d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063dc:	f7fa fb2c 	bl	8000a38 <__aeabi_d2iz>
 80063e0:	4605      	mov	r5, r0
 80063e2:	f7fa f80f 	bl	8000404 <__aeabi_i2d>
 80063e6:	4602      	mov	r2, r0
 80063e8:	460b      	mov	r3, r1
 80063ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063ee:	f7f9 febb 	bl	8000168 <__aeabi_dsub>
 80063f2:	4602      	mov	r2, r0
 80063f4:	460b      	mov	r3, r1
 80063f6:	3530      	adds	r5, #48	@ 0x30
 80063f8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80063fc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006400:	f806 5b01 	strb.w	r5, [r6], #1
 8006404:	f7fa fada 	bl	80009bc <__aeabi_dcmplt>
 8006408:	2800      	cmp	r0, #0
 800640a:	d172      	bne.n	80064f2 <_dtoa_r+0x62a>
 800640c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006410:	2000      	movs	r0, #0
 8006412:	4911      	ldr	r1, [pc, #68]	@ (8006458 <_dtoa_r+0x590>)
 8006414:	f7f9 fea8 	bl	8000168 <__aeabi_dsub>
 8006418:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800641c:	f7fa face 	bl	80009bc <__aeabi_dcmplt>
 8006420:	2800      	cmp	r0, #0
 8006422:	f040 80b4 	bne.w	800658e <_dtoa_r+0x6c6>
 8006426:	42a6      	cmp	r6, r4
 8006428:	f43f af70 	beq.w	800630c <_dtoa_r+0x444>
 800642c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006430:	2200      	movs	r2, #0
 8006432:	4b0a      	ldr	r3, [pc, #40]	@ (800645c <_dtoa_r+0x594>)
 8006434:	f7fa f850 	bl	80004d8 <__aeabi_dmul>
 8006438:	2200      	movs	r2, #0
 800643a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800643e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006442:	4b06      	ldr	r3, [pc, #24]	@ (800645c <_dtoa_r+0x594>)
 8006444:	f7fa f848 	bl	80004d8 <__aeabi_dmul>
 8006448:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800644c:	e7c4      	b.n	80063d8 <_dtoa_r+0x510>
 800644e:	bf00      	nop
 8006450:	08009e78 	.word	0x08009e78
 8006454:	08009e50 	.word	0x08009e50
 8006458:	3ff00000 	.word	0x3ff00000
 800645c:	40240000 	.word	0x40240000
 8006460:	401c0000 	.word	0x401c0000
 8006464:	40140000 	.word	0x40140000
 8006468:	3fe00000 	.word	0x3fe00000
 800646c:	4631      	mov	r1, r6
 800646e:	4628      	mov	r0, r5
 8006470:	f7fa f832 	bl	80004d8 <__aeabi_dmul>
 8006474:	4656      	mov	r6, sl
 8006476:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800647a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800647c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006480:	f7fa fada 	bl	8000a38 <__aeabi_d2iz>
 8006484:	4605      	mov	r5, r0
 8006486:	f7f9 ffbd 	bl	8000404 <__aeabi_i2d>
 800648a:	4602      	mov	r2, r0
 800648c:	460b      	mov	r3, r1
 800648e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006492:	f7f9 fe69 	bl	8000168 <__aeabi_dsub>
 8006496:	4602      	mov	r2, r0
 8006498:	460b      	mov	r3, r1
 800649a:	3530      	adds	r5, #48	@ 0x30
 800649c:	f806 5b01 	strb.w	r5, [r6], #1
 80064a0:	42a6      	cmp	r6, r4
 80064a2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80064a6:	f04f 0200 	mov.w	r2, #0
 80064aa:	d124      	bne.n	80064f6 <_dtoa_r+0x62e>
 80064ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80064b0:	4bae      	ldr	r3, [pc, #696]	@ (800676c <_dtoa_r+0x8a4>)
 80064b2:	f7f9 fe5b 	bl	800016c <__adddf3>
 80064b6:	4602      	mov	r2, r0
 80064b8:	460b      	mov	r3, r1
 80064ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064be:	f7fa fa9b 	bl	80009f8 <__aeabi_dcmpgt>
 80064c2:	2800      	cmp	r0, #0
 80064c4:	d163      	bne.n	800658e <_dtoa_r+0x6c6>
 80064c6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80064ca:	2000      	movs	r0, #0
 80064cc:	49a7      	ldr	r1, [pc, #668]	@ (800676c <_dtoa_r+0x8a4>)
 80064ce:	f7f9 fe4b 	bl	8000168 <__aeabi_dsub>
 80064d2:	4602      	mov	r2, r0
 80064d4:	460b      	mov	r3, r1
 80064d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064da:	f7fa fa6f 	bl	80009bc <__aeabi_dcmplt>
 80064de:	2800      	cmp	r0, #0
 80064e0:	f43f af14 	beq.w	800630c <_dtoa_r+0x444>
 80064e4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80064e6:	1e73      	subs	r3, r6, #1
 80064e8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80064ea:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80064ee:	2b30      	cmp	r3, #48	@ 0x30
 80064f0:	d0f8      	beq.n	80064e4 <_dtoa_r+0x61c>
 80064f2:	4647      	mov	r7, r8
 80064f4:	e03b      	b.n	800656e <_dtoa_r+0x6a6>
 80064f6:	4b9e      	ldr	r3, [pc, #632]	@ (8006770 <_dtoa_r+0x8a8>)
 80064f8:	f7f9 ffee 	bl	80004d8 <__aeabi_dmul>
 80064fc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006500:	e7bc      	b.n	800647c <_dtoa_r+0x5b4>
 8006502:	4656      	mov	r6, sl
 8006504:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006508:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800650c:	4620      	mov	r0, r4
 800650e:	4629      	mov	r1, r5
 8006510:	f7fa f90c 	bl	800072c <__aeabi_ddiv>
 8006514:	f7fa fa90 	bl	8000a38 <__aeabi_d2iz>
 8006518:	4680      	mov	r8, r0
 800651a:	f7f9 ff73 	bl	8000404 <__aeabi_i2d>
 800651e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006522:	f7f9 ffd9 	bl	80004d8 <__aeabi_dmul>
 8006526:	4602      	mov	r2, r0
 8006528:	460b      	mov	r3, r1
 800652a:	4620      	mov	r0, r4
 800652c:	4629      	mov	r1, r5
 800652e:	f7f9 fe1b 	bl	8000168 <__aeabi_dsub>
 8006532:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006536:	9d08      	ldr	r5, [sp, #32]
 8006538:	f806 4b01 	strb.w	r4, [r6], #1
 800653c:	eba6 040a 	sub.w	r4, r6, sl
 8006540:	42a5      	cmp	r5, r4
 8006542:	4602      	mov	r2, r0
 8006544:	460b      	mov	r3, r1
 8006546:	d133      	bne.n	80065b0 <_dtoa_r+0x6e8>
 8006548:	f7f9 fe10 	bl	800016c <__adddf3>
 800654c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006550:	4604      	mov	r4, r0
 8006552:	460d      	mov	r5, r1
 8006554:	f7fa fa50 	bl	80009f8 <__aeabi_dcmpgt>
 8006558:	b9c0      	cbnz	r0, 800658c <_dtoa_r+0x6c4>
 800655a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800655e:	4620      	mov	r0, r4
 8006560:	4629      	mov	r1, r5
 8006562:	f7fa fa21 	bl	80009a8 <__aeabi_dcmpeq>
 8006566:	b110      	cbz	r0, 800656e <_dtoa_r+0x6a6>
 8006568:	f018 0f01 	tst.w	r8, #1
 800656c:	d10e      	bne.n	800658c <_dtoa_r+0x6c4>
 800656e:	4648      	mov	r0, r9
 8006570:	9903      	ldr	r1, [sp, #12]
 8006572:	f000 fbbb 	bl	8006cec <_Bfree>
 8006576:	2300      	movs	r3, #0
 8006578:	7033      	strb	r3, [r6, #0]
 800657a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800657c:	3701      	adds	r7, #1
 800657e:	601f      	str	r7, [r3, #0]
 8006580:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006582:	2b00      	cmp	r3, #0
 8006584:	f000 824b 	beq.w	8006a1e <_dtoa_r+0xb56>
 8006588:	601e      	str	r6, [r3, #0]
 800658a:	e248      	b.n	8006a1e <_dtoa_r+0xb56>
 800658c:	46b8      	mov	r8, r7
 800658e:	4633      	mov	r3, r6
 8006590:	461e      	mov	r6, r3
 8006592:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006596:	2a39      	cmp	r2, #57	@ 0x39
 8006598:	d106      	bne.n	80065a8 <_dtoa_r+0x6e0>
 800659a:	459a      	cmp	sl, r3
 800659c:	d1f8      	bne.n	8006590 <_dtoa_r+0x6c8>
 800659e:	2230      	movs	r2, #48	@ 0x30
 80065a0:	f108 0801 	add.w	r8, r8, #1
 80065a4:	f88a 2000 	strb.w	r2, [sl]
 80065a8:	781a      	ldrb	r2, [r3, #0]
 80065aa:	3201      	adds	r2, #1
 80065ac:	701a      	strb	r2, [r3, #0]
 80065ae:	e7a0      	b.n	80064f2 <_dtoa_r+0x62a>
 80065b0:	2200      	movs	r2, #0
 80065b2:	4b6f      	ldr	r3, [pc, #444]	@ (8006770 <_dtoa_r+0x8a8>)
 80065b4:	f7f9 ff90 	bl	80004d8 <__aeabi_dmul>
 80065b8:	2200      	movs	r2, #0
 80065ba:	2300      	movs	r3, #0
 80065bc:	4604      	mov	r4, r0
 80065be:	460d      	mov	r5, r1
 80065c0:	f7fa f9f2 	bl	80009a8 <__aeabi_dcmpeq>
 80065c4:	2800      	cmp	r0, #0
 80065c6:	d09f      	beq.n	8006508 <_dtoa_r+0x640>
 80065c8:	e7d1      	b.n	800656e <_dtoa_r+0x6a6>
 80065ca:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80065cc:	2a00      	cmp	r2, #0
 80065ce:	f000 80ea 	beq.w	80067a6 <_dtoa_r+0x8de>
 80065d2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80065d4:	2a01      	cmp	r2, #1
 80065d6:	f300 80cd 	bgt.w	8006774 <_dtoa_r+0x8ac>
 80065da:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80065dc:	2a00      	cmp	r2, #0
 80065de:	f000 80c1 	beq.w	8006764 <_dtoa_r+0x89c>
 80065e2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80065e6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80065e8:	9e04      	ldr	r6, [sp, #16]
 80065ea:	9a04      	ldr	r2, [sp, #16]
 80065ec:	2101      	movs	r1, #1
 80065ee:	441a      	add	r2, r3
 80065f0:	9204      	str	r2, [sp, #16]
 80065f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80065f4:	4648      	mov	r0, r9
 80065f6:	441a      	add	r2, r3
 80065f8:	9209      	str	r2, [sp, #36]	@ 0x24
 80065fa:	f000 fc75 	bl	8006ee8 <__i2b>
 80065fe:	4605      	mov	r5, r0
 8006600:	b166      	cbz	r6, 800661c <_dtoa_r+0x754>
 8006602:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006604:	2b00      	cmp	r3, #0
 8006606:	dd09      	ble.n	800661c <_dtoa_r+0x754>
 8006608:	42b3      	cmp	r3, r6
 800660a:	bfa8      	it	ge
 800660c:	4633      	movge	r3, r6
 800660e:	9a04      	ldr	r2, [sp, #16]
 8006610:	1af6      	subs	r6, r6, r3
 8006612:	1ad2      	subs	r2, r2, r3
 8006614:	9204      	str	r2, [sp, #16]
 8006616:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006618:	1ad3      	subs	r3, r2, r3
 800661a:	9309      	str	r3, [sp, #36]	@ 0x24
 800661c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800661e:	b30b      	cbz	r3, 8006664 <_dtoa_r+0x79c>
 8006620:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006622:	2b00      	cmp	r3, #0
 8006624:	f000 80c6 	beq.w	80067b4 <_dtoa_r+0x8ec>
 8006628:	2c00      	cmp	r4, #0
 800662a:	f000 80c0 	beq.w	80067ae <_dtoa_r+0x8e6>
 800662e:	4629      	mov	r1, r5
 8006630:	4622      	mov	r2, r4
 8006632:	4648      	mov	r0, r9
 8006634:	f000 fd10 	bl	8007058 <__pow5mult>
 8006638:	9a03      	ldr	r2, [sp, #12]
 800663a:	4601      	mov	r1, r0
 800663c:	4605      	mov	r5, r0
 800663e:	4648      	mov	r0, r9
 8006640:	f000 fc68 	bl	8006f14 <__multiply>
 8006644:	9903      	ldr	r1, [sp, #12]
 8006646:	4680      	mov	r8, r0
 8006648:	4648      	mov	r0, r9
 800664a:	f000 fb4f 	bl	8006cec <_Bfree>
 800664e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006650:	1b1b      	subs	r3, r3, r4
 8006652:	930a      	str	r3, [sp, #40]	@ 0x28
 8006654:	f000 80b1 	beq.w	80067ba <_dtoa_r+0x8f2>
 8006658:	4641      	mov	r1, r8
 800665a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800665c:	4648      	mov	r0, r9
 800665e:	f000 fcfb 	bl	8007058 <__pow5mult>
 8006662:	9003      	str	r0, [sp, #12]
 8006664:	2101      	movs	r1, #1
 8006666:	4648      	mov	r0, r9
 8006668:	f000 fc3e 	bl	8006ee8 <__i2b>
 800666c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800666e:	4604      	mov	r4, r0
 8006670:	2b00      	cmp	r3, #0
 8006672:	f000 81d8 	beq.w	8006a26 <_dtoa_r+0xb5e>
 8006676:	461a      	mov	r2, r3
 8006678:	4601      	mov	r1, r0
 800667a:	4648      	mov	r0, r9
 800667c:	f000 fcec 	bl	8007058 <__pow5mult>
 8006680:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006682:	4604      	mov	r4, r0
 8006684:	2b01      	cmp	r3, #1
 8006686:	f300 809f 	bgt.w	80067c8 <_dtoa_r+0x900>
 800668a:	9b06      	ldr	r3, [sp, #24]
 800668c:	2b00      	cmp	r3, #0
 800668e:	f040 8097 	bne.w	80067c0 <_dtoa_r+0x8f8>
 8006692:	9b07      	ldr	r3, [sp, #28]
 8006694:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006698:	2b00      	cmp	r3, #0
 800669a:	f040 8093 	bne.w	80067c4 <_dtoa_r+0x8fc>
 800669e:	9b07      	ldr	r3, [sp, #28]
 80066a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80066a4:	0d1b      	lsrs	r3, r3, #20
 80066a6:	051b      	lsls	r3, r3, #20
 80066a8:	b133      	cbz	r3, 80066b8 <_dtoa_r+0x7f0>
 80066aa:	9b04      	ldr	r3, [sp, #16]
 80066ac:	3301      	adds	r3, #1
 80066ae:	9304      	str	r3, [sp, #16]
 80066b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066b2:	3301      	adds	r3, #1
 80066b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80066b6:	2301      	movs	r3, #1
 80066b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80066ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066bc:	2b00      	cmp	r3, #0
 80066be:	f000 81b8 	beq.w	8006a32 <_dtoa_r+0xb6a>
 80066c2:	6923      	ldr	r3, [r4, #16]
 80066c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80066c8:	6918      	ldr	r0, [r3, #16]
 80066ca:	f000 fbc1 	bl	8006e50 <__hi0bits>
 80066ce:	f1c0 0020 	rsb	r0, r0, #32
 80066d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066d4:	4418      	add	r0, r3
 80066d6:	f010 001f 	ands.w	r0, r0, #31
 80066da:	f000 8082 	beq.w	80067e2 <_dtoa_r+0x91a>
 80066de:	f1c0 0320 	rsb	r3, r0, #32
 80066e2:	2b04      	cmp	r3, #4
 80066e4:	dd73      	ble.n	80067ce <_dtoa_r+0x906>
 80066e6:	9b04      	ldr	r3, [sp, #16]
 80066e8:	f1c0 001c 	rsb	r0, r0, #28
 80066ec:	4403      	add	r3, r0
 80066ee:	9304      	str	r3, [sp, #16]
 80066f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066f2:	4406      	add	r6, r0
 80066f4:	4403      	add	r3, r0
 80066f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80066f8:	9b04      	ldr	r3, [sp, #16]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	dd05      	ble.n	800670a <_dtoa_r+0x842>
 80066fe:	461a      	mov	r2, r3
 8006700:	4648      	mov	r0, r9
 8006702:	9903      	ldr	r1, [sp, #12]
 8006704:	f000 fd02 	bl	800710c <__lshift>
 8006708:	9003      	str	r0, [sp, #12]
 800670a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800670c:	2b00      	cmp	r3, #0
 800670e:	dd05      	ble.n	800671c <_dtoa_r+0x854>
 8006710:	4621      	mov	r1, r4
 8006712:	461a      	mov	r2, r3
 8006714:	4648      	mov	r0, r9
 8006716:	f000 fcf9 	bl	800710c <__lshift>
 800671a:	4604      	mov	r4, r0
 800671c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800671e:	2b00      	cmp	r3, #0
 8006720:	d061      	beq.n	80067e6 <_dtoa_r+0x91e>
 8006722:	4621      	mov	r1, r4
 8006724:	9803      	ldr	r0, [sp, #12]
 8006726:	f000 fd5d 	bl	80071e4 <__mcmp>
 800672a:	2800      	cmp	r0, #0
 800672c:	da5b      	bge.n	80067e6 <_dtoa_r+0x91e>
 800672e:	2300      	movs	r3, #0
 8006730:	220a      	movs	r2, #10
 8006732:	4648      	mov	r0, r9
 8006734:	9903      	ldr	r1, [sp, #12]
 8006736:	f000 fafb 	bl	8006d30 <__multadd>
 800673a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800673c:	f107 38ff 	add.w	r8, r7, #4294967295
 8006740:	9003      	str	r0, [sp, #12]
 8006742:	2b00      	cmp	r3, #0
 8006744:	f000 8177 	beq.w	8006a36 <_dtoa_r+0xb6e>
 8006748:	4629      	mov	r1, r5
 800674a:	2300      	movs	r3, #0
 800674c:	220a      	movs	r2, #10
 800674e:	4648      	mov	r0, r9
 8006750:	f000 faee 	bl	8006d30 <__multadd>
 8006754:	f1bb 0f00 	cmp.w	fp, #0
 8006758:	4605      	mov	r5, r0
 800675a:	dc6f      	bgt.n	800683c <_dtoa_r+0x974>
 800675c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800675e:	2b02      	cmp	r3, #2
 8006760:	dc49      	bgt.n	80067f6 <_dtoa_r+0x92e>
 8006762:	e06b      	b.n	800683c <_dtoa_r+0x974>
 8006764:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006766:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800676a:	e73c      	b.n	80065e6 <_dtoa_r+0x71e>
 800676c:	3fe00000 	.word	0x3fe00000
 8006770:	40240000 	.word	0x40240000
 8006774:	9b08      	ldr	r3, [sp, #32]
 8006776:	1e5c      	subs	r4, r3, #1
 8006778:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800677a:	42a3      	cmp	r3, r4
 800677c:	db09      	blt.n	8006792 <_dtoa_r+0x8ca>
 800677e:	1b1c      	subs	r4, r3, r4
 8006780:	9b08      	ldr	r3, [sp, #32]
 8006782:	2b00      	cmp	r3, #0
 8006784:	f6bf af30 	bge.w	80065e8 <_dtoa_r+0x720>
 8006788:	9b04      	ldr	r3, [sp, #16]
 800678a:	9a08      	ldr	r2, [sp, #32]
 800678c:	1a9e      	subs	r6, r3, r2
 800678e:	2300      	movs	r3, #0
 8006790:	e72b      	b.n	80065ea <_dtoa_r+0x722>
 8006792:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006794:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006796:	1ae3      	subs	r3, r4, r3
 8006798:	441a      	add	r2, r3
 800679a:	940a      	str	r4, [sp, #40]	@ 0x28
 800679c:	9e04      	ldr	r6, [sp, #16]
 800679e:	2400      	movs	r4, #0
 80067a0:	9b08      	ldr	r3, [sp, #32]
 80067a2:	920e      	str	r2, [sp, #56]	@ 0x38
 80067a4:	e721      	b.n	80065ea <_dtoa_r+0x722>
 80067a6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80067a8:	9e04      	ldr	r6, [sp, #16]
 80067aa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80067ac:	e728      	b.n	8006600 <_dtoa_r+0x738>
 80067ae:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80067b2:	e751      	b.n	8006658 <_dtoa_r+0x790>
 80067b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80067b6:	9903      	ldr	r1, [sp, #12]
 80067b8:	e750      	b.n	800665c <_dtoa_r+0x794>
 80067ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80067be:	e751      	b.n	8006664 <_dtoa_r+0x79c>
 80067c0:	2300      	movs	r3, #0
 80067c2:	e779      	b.n	80066b8 <_dtoa_r+0x7f0>
 80067c4:	9b06      	ldr	r3, [sp, #24]
 80067c6:	e777      	b.n	80066b8 <_dtoa_r+0x7f0>
 80067c8:	2300      	movs	r3, #0
 80067ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80067cc:	e779      	b.n	80066c2 <_dtoa_r+0x7fa>
 80067ce:	d093      	beq.n	80066f8 <_dtoa_r+0x830>
 80067d0:	9a04      	ldr	r2, [sp, #16]
 80067d2:	331c      	adds	r3, #28
 80067d4:	441a      	add	r2, r3
 80067d6:	9204      	str	r2, [sp, #16]
 80067d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80067da:	441e      	add	r6, r3
 80067dc:	441a      	add	r2, r3
 80067de:	9209      	str	r2, [sp, #36]	@ 0x24
 80067e0:	e78a      	b.n	80066f8 <_dtoa_r+0x830>
 80067e2:	4603      	mov	r3, r0
 80067e4:	e7f4      	b.n	80067d0 <_dtoa_r+0x908>
 80067e6:	9b08      	ldr	r3, [sp, #32]
 80067e8:	46b8      	mov	r8, r7
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	dc20      	bgt.n	8006830 <_dtoa_r+0x968>
 80067ee:	469b      	mov	fp, r3
 80067f0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80067f2:	2b02      	cmp	r3, #2
 80067f4:	dd1e      	ble.n	8006834 <_dtoa_r+0x96c>
 80067f6:	f1bb 0f00 	cmp.w	fp, #0
 80067fa:	f47f adb1 	bne.w	8006360 <_dtoa_r+0x498>
 80067fe:	4621      	mov	r1, r4
 8006800:	465b      	mov	r3, fp
 8006802:	2205      	movs	r2, #5
 8006804:	4648      	mov	r0, r9
 8006806:	f000 fa93 	bl	8006d30 <__multadd>
 800680a:	4601      	mov	r1, r0
 800680c:	4604      	mov	r4, r0
 800680e:	9803      	ldr	r0, [sp, #12]
 8006810:	f000 fce8 	bl	80071e4 <__mcmp>
 8006814:	2800      	cmp	r0, #0
 8006816:	f77f ada3 	ble.w	8006360 <_dtoa_r+0x498>
 800681a:	4656      	mov	r6, sl
 800681c:	2331      	movs	r3, #49	@ 0x31
 800681e:	f108 0801 	add.w	r8, r8, #1
 8006822:	f806 3b01 	strb.w	r3, [r6], #1
 8006826:	e59f      	b.n	8006368 <_dtoa_r+0x4a0>
 8006828:	46b8      	mov	r8, r7
 800682a:	9c08      	ldr	r4, [sp, #32]
 800682c:	4625      	mov	r5, r4
 800682e:	e7f4      	b.n	800681a <_dtoa_r+0x952>
 8006830:	f8dd b020 	ldr.w	fp, [sp, #32]
 8006834:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006836:	2b00      	cmp	r3, #0
 8006838:	f000 8101 	beq.w	8006a3e <_dtoa_r+0xb76>
 800683c:	2e00      	cmp	r6, #0
 800683e:	dd05      	ble.n	800684c <_dtoa_r+0x984>
 8006840:	4629      	mov	r1, r5
 8006842:	4632      	mov	r2, r6
 8006844:	4648      	mov	r0, r9
 8006846:	f000 fc61 	bl	800710c <__lshift>
 800684a:	4605      	mov	r5, r0
 800684c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800684e:	2b00      	cmp	r3, #0
 8006850:	d05c      	beq.n	800690c <_dtoa_r+0xa44>
 8006852:	4648      	mov	r0, r9
 8006854:	6869      	ldr	r1, [r5, #4]
 8006856:	f000 fa09 	bl	8006c6c <_Balloc>
 800685a:	4606      	mov	r6, r0
 800685c:	b928      	cbnz	r0, 800686a <_dtoa_r+0x9a2>
 800685e:	4602      	mov	r2, r0
 8006860:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006864:	4b80      	ldr	r3, [pc, #512]	@ (8006a68 <_dtoa_r+0xba0>)
 8006866:	f7ff bb43 	b.w	8005ef0 <_dtoa_r+0x28>
 800686a:	692a      	ldr	r2, [r5, #16]
 800686c:	f105 010c 	add.w	r1, r5, #12
 8006870:	3202      	adds	r2, #2
 8006872:	0092      	lsls	r2, r2, #2
 8006874:	300c      	adds	r0, #12
 8006876:	f7ff fa8a 	bl	8005d8e <memcpy>
 800687a:	2201      	movs	r2, #1
 800687c:	4631      	mov	r1, r6
 800687e:	4648      	mov	r0, r9
 8006880:	f000 fc44 	bl	800710c <__lshift>
 8006884:	462f      	mov	r7, r5
 8006886:	4605      	mov	r5, r0
 8006888:	f10a 0301 	add.w	r3, sl, #1
 800688c:	9304      	str	r3, [sp, #16]
 800688e:	eb0a 030b 	add.w	r3, sl, fp
 8006892:	930a      	str	r3, [sp, #40]	@ 0x28
 8006894:	9b06      	ldr	r3, [sp, #24]
 8006896:	f003 0301 	and.w	r3, r3, #1
 800689a:	9309      	str	r3, [sp, #36]	@ 0x24
 800689c:	9b04      	ldr	r3, [sp, #16]
 800689e:	4621      	mov	r1, r4
 80068a0:	9803      	ldr	r0, [sp, #12]
 80068a2:	f103 3bff 	add.w	fp, r3, #4294967295
 80068a6:	f7ff fa85 	bl	8005db4 <quorem>
 80068aa:	4603      	mov	r3, r0
 80068ac:	4639      	mov	r1, r7
 80068ae:	3330      	adds	r3, #48	@ 0x30
 80068b0:	9006      	str	r0, [sp, #24]
 80068b2:	9803      	ldr	r0, [sp, #12]
 80068b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80068b6:	f000 fc95 	bl	80071e4 <__mcmp>
 80068ba:	462a      	mov	r2, r5
 80068bc:	9008      	str	r0, [sp, #32]
 80068be:	4621      	mov	r1, r4
 80068c0:	4648      	mov	r0, r9
 80068c2:	f000 fcab 	bl	800721c <__mdiff>
 80068c6:	68c2      	ldr	r2, [r0, #12]
 80068c8:	4606      	mov	r6, r0
 80068ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068cc:	bb02      	cbnz	r2, 8006910 <_dtoa_r+0xa48>
 80068ce:	4601      	mov	r1, r0
 80068d0:	9803      	ldr	r0, [sp, #12]
 80068d2:	f000 fc87 	bl	80071e4 <__mcmp>
 80068d6:	4602      	mov	r2, r0
 80068d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068da:	4631      	mov	r1, r6
 80068dc:	4648      	mov	r0, r9
 80068de:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80068e2:	f000 fa03 	bl	8006cec <_Bfree>
 80068e6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80068e8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80068ea:	9e04      	ldr	r6, [sp, #16]
 80068ec:	ea42 0103 	orr.w	r1, r2, r3
 80068f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068f2:	4319      	orrs	r1, r3
 80068f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068f6:	d10d      	bne.n	8006914 <_dtoa_r+0xa4c>
 80068f8:	2b39      	cmp	r3, #57	@ 0x39
 80068fa:	d027      	beq.n	800694c <_dtoa_r+0xa84>
 80068fc:	9a08      	ldr	r2, [sp, #32]
 80068fe:	2a00      	cmp	r2, #0
 8006900:	dd01      	ble.n	8006906 <_dtoa_r+0xa3e>
 8006902:	9b06      	ldr	r3, [sp, #24]
 8006904:	3331      	adds	r3, #49	@ 0x31
 8006906:	f88b 3000 	strb.w	r3, [fp]
 800690a:	e52e      	b.n	800636a <_dtoa_r+0x4a2>
 800690c:	4628      	mov	r0, r5
 800690e:	e7b9      	b.n	8006884 <_dtoa_r+0x9bc>
 8006910:	2201      	movs	r2, #1
 8006912:	e7e2      	b.n	80068da <_dtoa_r+0xa12>
 8006914:	9908      	ldr	r1, [sp, #32]
 8006916:	2900      	cmp	r1, #0
 8006918:	db04      	blt.n	8006924 <_dtoa_r+0xa5c>
 800691a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800691c:	4301      	orrs	r1, r0
 800691e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006920:	4301      	orrs	r1, r0
 8006922:	d120      	bne.n	8006966 <_dtoa_r+0xa9e>
 8006924:	2a00      	cmp	r2, #0
 8006926:	ddee      	ble.n	8006906 <_dtoa_r+0xa3e>
 8006928:	2201      	movs	r2, #1
 800692a:	9903      	ldr	r1, [sp, #12]
 800692c:	4648      	mov	r0, r9
 800692e:	9304      	str	r3, [sp, #16]
 8006930:	f000 fbec 	bl	800710c <__lshift>
 8006934:	4621      	mov	r1, r4
 8006936:	9003      	str	r0, [sp, #12]
 8006938:	f000 fc54 	bl	80071e4 <__mcmp>
 800693c:	2800      	cmp	r0, #0
 800693e:	9b04      	ldr	r3, [sp, #16]
 8006940:	dc02      	bgt.n	8006948 <_dtoa_r+0xa80>
 8006942:	d1e0      	bne.n	8006906 <_dtoa_r+0xa3e>
 8006944:	07da      	lsls	r2, r3, #31
 8006946:	d5de      	bpl.n	8006906 <_dtoa_r+0xa3e>
 8006948:	2b39      	cmp	r3, #57	@ 0x39
 800694a:	d1da      	bne.n	8006902 <_dtoa_r+0xa3a>
 800694c:	2339      	movs	r3, #57	@ 0x39
 800694e:	f88b 3000 	strb.w	r3, [fp]
 8006952:	4633      	mov	r3, r6
 8006954:	461e      	mov	r6, r3
 8006956:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800695a:	3b01      	subs	r3, #1
 800695c:	2a39      	cmp	r2, #57	@ 0x39
 800695e:	d04e      	beq.n	80069fe <_dtoa_r+0xb36>
 8006960:	3201      	adds	r2, #1
 8006962:	701a      	strb	r2, [r3, #0]
 8006964:	e501      	b.n	800636a <_dtoa_r+0x4a2>
 8006966:	2a00      	cmp	r2, #0
 8006968:	dd03      	ble.n	8006972 <_dtoa_r+0xaaa>
 800696a:	2b39      	cmp	r3, #57	@ 0x39
 800696c:	d0ee      	beq.n	800694c <_dtoa_r+0xa84>
 800696e:	3301      	adds	r3, #1
 8006970:	e7c9      	b.n	8006906 <_dtoa_r+0xa3e>
 8006972:	9a04      	ldr	r2, [sp, #16]
 8006974:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006976:	f802 3c01 	strb.w	r3, [r2, #-1]
 800697a:	428a      	cmp	r2, r1
 800697c:	d028      	beq.n	80069d0 <_dtoa_r+0xb08>
 800697e:	2300      	movs	r3, #0
 8006980:	220a      	movs	r2, #10
 8006982:	9903      	ldr	r1, [sp, #12]
 8006984:	4648      	mov	r0, r9
 8006986:	f000 f9d3 	bl	8006d30 <__multadd>
 800698a:	42af      	cmp	r7, r5
 800698c:	9003      	str	r0, [sp, #12]
 800698e:	f04f 0300 	mov.w	r3, #0
 8006992:	f04f 020a 	mov.w	r2, #10
 8006996:	4639      	mov	r1, r7
 8006998:	4648      	mov	r0, r9
 800699a:	d107      	bne.n	80069ac <_dtoa_r+0xae4>
 800699c:	f000 f9c8 	bl	8006d30 <__multadd>
 80069a0:	4607      	mov	r7, r0
 80069a2:	4605      	mov	r5, r0
 80069a4:	9b04      	ldr	r3, [sp, #16]
 80069a6:	3301      	adds	r3, #1
 80069a8:	9304      	str	r3, [sp, #16]
 80069aa:	e777      	b.n	800689c <_dtoa_r+0x9d4>
 80069ac:	f000 f9c0 	bl	8006d30 <__multadd>
 80069b0:	4629      	mov	r1, r5
 80069b2:	4607      	mov	r7, r0
 80069b4:	2300      	movs	r3, #0
 80069b6:	220a      	movs	r2, #10
 80069b8:	4648      	mov	r0, r9
 80069ba:	f000 f9b9 	bl	8006d30 <__multadd>
 80069be:	4605      	mov	r5, r0
 80069c0:	e7f0      	b.n	80069a4 <_dtoa_r+0xadc>
 80069c2:	f1bb 0f00 	cmp.w	fp, #0
 80069c6:	bfcc      	ite	gt
 80069c8:	465e      	movgt	r6, fp
 80069ca:	2601      	movle	r6, #1
 80069cc:	2700      	movs	r7, #0
 80069ce:	4456      	add	r6, sl
 80069d0:	2201      	movs	r2, #1
 80069d2:	9903      	ldr	r1, [sp, #12]
 80069d4:	4648      	mov	r0, r9
 80069d6:	9304      	str	r3, [sp, #16]
 80069d8:	f000 fb98 	bl	800710c <__lshift>
 80069dc:	4621      	mov	r1, r4
 80069de:	9003      	str	r0, [sp, #12]
 80069e0:	f000 fc00 	bl	80071e4 <__mcmp>
 80069e4:	2800      	cmp	r0, #0
 80069e6:	dcb4      	bgt.n	8006952 <_dtoa_r+0xa8a>
 80069e8:	d102      	bne.n	80069f0 <_dtoa_r+0xb28>
 80069ea:	9b04      	ldr	r3, [sp, #16]
 80069ec:	07db      	lsls	r3, r3, #31
 80069ee:	d4b0      	bmi.n	8006952 <_dtoa_r+0xa8a>
 80069f0:	4633      	mov	r3, r6
 80069f2:	461e      	mov	r6, r3
 80069f4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80069f8:	2a30      	cmp	r2, #48	@ 0x30
 80069fa:	d0fa      	beq.n	80069f2 <_dtoa_r+0xb2a>
 80069fc:	e4b5      	b.n	800636a <_dtoa_r+0x4a2>
 80069fe:	459a      	cmp	sl, r3
 8006a00:	d1a8      	bne.n	8006954 <_dtoa_r+0xa8c>
 8006a02:	2331      	movs	r3, #49	@ 0x31
 8006a04:	f108 0801 	add.w	r8, r8, #1
 8006a08:	f88a 3000 	strb.w	r3, [sl]
 8006a0c:	e4ad      	b.n	800636a <_dtoa_r+0x4a2>
 8006a0e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006a10:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006a6c <_dtoa_r+0xba4>
 8006a14:	b11b      	cbz	r3, 8006a1e <_dtoa_r+0xb56>
 8006a16:	f10a 0308 	add.w	r3, sl, #8
 8006a1a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006a1c:	6013      	str	r3, [r2, #0]
 8006a1e:	4650      	mov	r0, sl
 8006a20:	b017      	add	sp, #92	@ 0x5c
 8006a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a26:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	f77f ae2e 	ble.w	800668a <_dtoa_r+0x7c2>
 8006a2e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a30:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a32:	2001      	movs	r0, #1
 8006a34:	e64d      	b.n	80066d2 <_dtoa_r+0x80a>
 8006a36:	f1bb 0f00 	cmp.w	fp, #0
 8006a3a:	f77f aed9 	ble.w	80067f0 <_dtoa_r+0x928>
 8006a3e:	4656      	mov	r6, sl
 8006a40:	4621      	mov	r1, r4
 8006a42:	9803      	ldr	r0, [sp, #12]
 8006a44:	f7ff f9b6 	bl	8005db4 <quorem>
 8006a48:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006a4c:	f806 3b01 	strb.w	r3, [r6], #1
 8006a50:	eba6 020a 	sub.w	r2, r6, sl
 8006a54:	4593      	cmp	fp, r2
 8006a56:	ddb4      	ble.n	80069c2 <_dtoa_r+0xafa>
 8006a58:	2300      	movs	r3, #0
 8006a5a:	220a      	movs	r2, #10
 8006a5c:	4648      	mov	r0, r9
 8006a5e:	9903      	ldr	r1, [sp, #12]
 8006a60:	f000 f966 	bl	8006d30 <__multadd>
 8006a64:	9003      	str	r0, [sp, #12]
 8006a66:	e7eb      	b.n	8006a40 <_dtoa_r+0xb78>
 8006a68:	08009d05 	.word	0x08009d05
 8006a6c:	08009c89 	.word	0x08009c89

08006a70 <_free_r>:
 8006a70:	b538      	push	{r3, r4, r5, lr}
 8006a72:	4605      	mov	r5, r0
 8006a74:	2900      	cmp	r1, #0
 8006a76:	d040      	beq.n	8006afa <_free_r+0x8a>
 8006a78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a7c:	1f0c      	subs	r4, r1, #4
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	bfb8      	it	lt
 8006a82:	18e4      	addlt	r4, r4, r3
 8006a84:	f000 f8e6 	bl	8006c54 <__malloc_lock>
 8006a88:	4a1c      	ldr	r2, [pc, #112]	@ (8006afc <_free_r+0x8c>)
 8006a8a:	6813      	ldr	r3, [r2, #0]
 8006a8c:	b933      	cbnz	r3, 8006a9c <_free_r+0x2c>
 8006a8e:	6063      	str	r3, [r4, #4]
 8006a90:	6014      	str	r4, [r2, #0]
 8006a92:	4628      	mov	r0, r5
 8006a94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a98:	f000 b8e2 	b.w	8006c60 <__malloc_unlock>
 8006a9c:	42a3      	cmp	r3, r4
 8006a9e:	d908      	bls.n	8006ab2 <_free_r+0x42>
 8006aa0:	6820      	ldr	r0, [r4, #0]
 8006aa2:	1821      	adds	r1, r4, r0
 8006aa4:	428b      	cmp	r3, r1
 8006aa6:	bf01      	itttt	eq
 8006aa8:	6819      	ldreq	r1, [r3, #0]
 8006aaa:	685b      	ldreq	r3, [r3, #4]
 8006aac:	1809      	addeq	r1, r1, r0
 8006aae:	6021      	streq	r1, [r4, #0]
 8006ab0:	e7ed      	b.n	8006a8e <_free_r+0x1e>
 8006ab2:	461a      	mov	r2, r3
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	b10b      	cbz	r3, 8006abc <_free_r+0x4c>
 8006ab8:	42a3      	cmp	r3, r4
 8006aba:	d9fa      	bls.n	8006ab2 <_free_r+0x42>
 8006abc:	6811      	ldr	r1, [r2, #0]
 8006abe:	1850      	adds	r0, r2, r1
 8006ac0:	42a0      	cmp	r0, r4
 8006ac2:	d10b      	bne.n	8006adc <_free_r+0x6c>
 8006ac4:	6820      	ldr	r0, [r4, #0]
 8006ac6:	4401      	add	r1, r0
 8006ac8:	1850      	adds	r0, r2, r1
 8006aca:	4283      	cmp	r3, r0
 8006acc:	6011      	str	r1, [r2, #0]
 8006ace:	d1e0      	bne.n	8006a92 <_free_r+0x22>
 8006ad0:	6818      	ldr	r0, [r3, #0]
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	4408      	add	r0, r1
 8006ad6:	6010      	str	r0, [r2, #0]
 8006ad8:	6053      	str	r3, [r2, #4]
 8006ada:	e7da      	b.n	8006a92 <_free_r+0x22>
 8006adc:	d902      	bls.n	8006ae4 <_free_r+0x74>
 8006ade:	230c      	movs	r3, #12
 8006ae0:	602b      	str	r3, [r5, #0]
 8006ae2:	e7d6      	b.n	8006a92 <_free_r+0x22>
 8006ae4:	6820      	ldr	r0, [r4, #0]
 8006ae6:	1821      	adds	r1, r4, r0
 8006ae8:	428b      	cmp	r3, r1
 8006aea:	bf01      	itttt	eq
 8006aec:	6819      	ldreq	r1, [r3, #0]
 8006aee:	685b      	ldreq	r3, [r3, #4]
 8006af0:	1809      	addeq	r1, r1, r0
 8006af2:	6021      	streq	r1, [r4, #0]
 8006af4:	6063      	str	r3, [r4, #4]
 8006af6:	6054      	str	r4, [r2, #4]
 8006af8:	e7cb      	b.n	8006a92 <_free_r+0x22>
 8006afa:	bd38      	pop	{r3, r4, r5, pc}
 8006afc:	200004d0 	.word	0x200004d0

08006b00 <malloc>:
 8006b00:	4b02      	ldr	r3, [pc, #8]	@ (8006b0c <malloc+0xc>)
 8006b02:	4601      	mov	r1, r0
 8006b04:	6818      	ldr	r0, [r3, #0]
 8006b06:	f000 b825 	b.w	8006b54 <_malloc_r>
 8006b0a:	bf00      	nop
 8006b0c:	20000018 	.word	0x20000018

08006b10 <sbrk_aligned>:
 8006b10:	b570      	push	{r4, r5, r6, lr}
 8006b12:	4e0f      	ldr	r6, [pc, #60]	@ (8006b50 <sbrk_aligned+0x40>)
 8006b14:	460c      	mov	r4, r1
 8006b16:	6831      	ldr	r1, [r6, #0]
 8006b18:	4605      	mov	r5, r0
 8006b1a:	b911      	cbnz	r1, 8006b22 <sbrk_aligned+0x12>
 8006b1c:	f002 fb3c 	bl	8009198 <_sbrk_r>
 8006b20:	6030      	str	r0, [r6, #0]
 8006b22:	4621      	mov	r1, r4
 8006b24:	4628      	mov	r0, r5
 8006b26:	f002 fb37 	bl	8009198 <_sbrk_r>
 8006b2a:	1c43      	adds	r3, r0, #1
 8006b2c:	d103      	bne.n	8006b36 <sbrk_aligned+0x26>
 8006b2e:	f04f 34ff 	mov.w	r4, #4294967295
 8006b32:	4620      	mov	r0, r4
 8006b34:	bd70      	pop	{r4, r5, r6, pc}
 8006b36:	1cc4      	adds	r4, r0, #3
 8006b38:	f024 0403 	bic.w	r4, r4, #3
 8006b3c:	42a0      	cmp	r0, r4
 8006b3e:	d0f8      	beq.n	8006b32 <sbrk_aligned+0x22>
 8006b40:	1a21      	subs	r1, r4, r0
 8006b42:	4628      	mov	r0, r5
 8006b44:	f002 fb28 	bl	8009198 <_sbrk_r>
 8006b48:	3001      	adds	r0, #1
 8006b4a:	d1f2      	bne.n	8006b32 <sbrk_aligned+0x22>
 8006b4c:	e7ef      	b.n	8006b2e <sbrk_aligned+0x1e>
 8006b4e:	bf00      	nop
 8006b50:	200004cc 	.word	0x200004cc

08006b54 <_malloc_r>:
 8006b54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b58:	1ccd      	adds	r5, r1, #3
 8006b5a:	f025 0503 	bic.w	r5, r5, #3
 8006b5e:	3508      	adds	r5, #8
 8006b60:	2d0c      	cmp	r5, #12
 8006b62:	bf38      	it	cc
 8006b64:	250c      	movcc	r5, #12
 8006b66:	2d00      	cmp	r5, #0
 8006b68:	4606      	mov	r6, r0
 8006b6a:	db01      	blt.n	8006b70 <_malloc_r+0x1c>
 8006b6c:	42a9      	cmp	r1, r5
 8006b6e:	d904      	bls.n	8006b7a <_malloc_r+0x26>
 8006b70:	230c      	movs	r3, #12
 8006b72:	6033      	str	r3, [r6, #0]
 8006b74:	2000      	movs	r0, #0
 8006b76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006c50 <_malloc_r+0xfc>
 8006b7e:	f000 f869 	bl	8006c54 <__malloc_lock>
 8006b82:	f8d8 3000 	ldr.w	r3, [r8]
 8006b86:	461c      	mov	r4, r3
 8006b88:	bb44      	cbnz	r4, 8006bdc <_malloc_r+0x88>
 8006b8a:	4629      	mov	r1, r5
 8006b8c:	4630      	mov	r0, r6
 8006b8e:	f7ff ffbf 	bl	8006b10 <sbrk_aligned>
 8006b92:	1c43      	adds	r3, r0, #1
 8006b94:	4604      	mov	r4, r0
 8006b96:	d158      	bne.n	8006c4a <_malloc_r+0xf6>
 8006b98:	f8d8 4000 	ldr.w	r4, [r8]
 8006b9c:	4627      	mov	r7, r4
 8006b9e:	2f00      	cmp	r7, #0
 8006ba0:	d143      	bne.n	8006c2a <_malloc_r+0xd6>
 8006ba2:	2c00      	cmp	r4, #0
 8006ba4:	d04b      	beq.n	8006c3e <_malloc_r+0xea>
 8006ba6:	6823      	ldr	r3, [r4, #0]
 8006ba8:	4639      	mov	r1, r7
 8006baa:	4630      	mov	r0, r6
 8006bac:	eb04 0903 	add.w	r9, r4, r3
 8006bb0:	f002 faf2 	bl	8009198 <_sbrk_r>
 8006bb4:	4581      	cmp	r9, r0
 8006bb6:	d142      	bne.n	8006c3e <_malloc_r+0xea>
 8006bb8:	6821      	ldr	r1, [r4, #0]
 8006bba:	4630      	mov	r0, r6
 8006bbc:	1a6d      	subs	r5, r5, r1
 8006bbe:	4629      	mov	r1, r5
 8006bc0:	f7ff ffa6 	bl	8006b10 <sbrk_aligned>
 8006bc4:	3001      	adds	r0, #1
 8006bc6:	d03a      	beq.n	8006c3e <_malloc_r+0xea>
 8006bc8:	6823      	ldr	r3, [r4, #0]
 8006bca:	442b      	add	r3, r5
 8006bcc:	6023      	str	r3, [r4, #0]
 8006bce:	f8d8 3000 	ldr.w	r3, [r8]
 8006bd2:	685a      	ldr	r2, [r3, #4]
 8006bd4:	bb62      	cbnz	r2, 8006c30 <_malloc_r+0xdc>
 8006bd6:	f8c8 7000 	str.w	r7, [r8]
 8006bda:	e00f      	b.n	8006bfc <_malloc_r+0xa8>
 8006bdc:	6822      	ldr	r2, [r4, #0]
 8006bde:	1b52      	subs	r2, r2, r5
 8006be0:	d420      	bmi.n	8006c24 <_malloc_r+0xd0>
 8006be2:	2a0b      	cmp	r2, #11
 8006be4:	d917      	bls.n	8006c16 <_malloc_r+0xc2>
 8006be6:	1961      	adds	r1, r4, r5
 8006be8:	42a3      	cmp	r3, r4
 8006bea:	6025      	str	r5, [r4, #0]
 8006bec:	bf18      	it	ne
 8006bee:	6059      	strne	r1, [r3, #4]
 8006bf0:	6863      	ldr	r3, [r4, #4]
 8006bf2:	bf08      	it	eq
 8006bf4:	f8c8 1000 	streq.w	r1, [r8]
 8006bf8:	5162      	str	r2, [r4, r5]
 8006bfa:	604b      	str	r3, [r1, #4]
 8006bfc:	4630      	mov	r0, r6
 8006bfe:	f000 f82f 	bl	8006c60 <__malloc_unlock>
 8006c02:	f104 000b 	add.w	r0, r4, #11
 8006c06:	1d23      	adds	r3, r4, #4
 8006c08:	f020 0007 	bic.w	r0, r0, #7
 8006c0c:	1ac2      	subs	r2, r0, r3
 8006c0e:	bf1c      	itt	ne
 8006c10:	1a1b      	subne	r3, r3, r0
 8006c12:	50a3      	strne	r3, [r4, r2]
 8006c14:	e7af      	b.n	8006b76 <_malloc_r+0x22>
 8006c16:	6862      	ldr	r2, [r4, #4]
 8006c18:	42a3      	cmp	r3, r4
 8006c1a:	bf0c      	ite	eq
 8006c1c:	f8c8 2000 	streq.w	r2, [r8]
 8006c20:	605a      	strne	r2, [r3, #4]
 8006c22:	e7eb      	b.n	8006bfc <_malloc_r+0xa8>
 8006c24:	4623      	mov	r3, r4
 8006c26:	6864      	ldr	r4, [r4, #4]
 8006c28:	e7ae      	b.n	8006b88 <_malloc_r+0x34>
 8006c2a:	463c      	mov	r4, r7
 8006c2c:	687f      	ldr	r7, [r7, #4]
 8006c2e:	e7b6      	b.n	8006b9e <_malloc_r+0x4a>
 8006c30:	461a      	mov	r2, r3
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	42a3      	cmp	r3, r4
 8006c36:	d1fb      	bne.n	8006c30 <_malloc_r+0xdc>
 8006c38:	2300      	movs	r3, #0
 8006c3a:	6053      	str	r3, [r2, #4]
 8006c3c:	e7de      	b.n	8006bfc <_malloc_r+0xa8>
 8006c3e:	230c      	movs	r3, #12
 8006c40:	4630      	mov	r0, r6
 8006c42:	6033      	str	r3, [r6, #0]
 8006c44:	f000 f80c 	bl	8006c60 <__malloc_unlock>
 8006c48:	e794      	b.n	8006b74 <_malloc_r+0x20>
 8006c4a:	6005      	str	r5, [r0, #0]
 8006c4c:	e7d6      	b.n	8006bfc <_malloc_r+0xa8>
 8006c4e:	bf00      	nop
 8006c50:	200004d0 	.word	0x200004d0

08006c54 <__malloc_lock>:
 8006c54:	4801      	ldr	r0, [pc, #4]	@ (8006c5c <__malloc_lock+0x8>)
 8006c56:	f7ff b88a 	b.w	8005d6e <__retarget_lock_acquire_recursive>
 8006c5a:	bf00      	nop
 8006c5c:	200004c8 	.word	0x200004c8

08006c60 <__malloc_unlock>:
 8006c60:	4801      	ldr	r0, [pc, #4]	@ (8006c68 <__malloc_unlock+0x8>)
 8006c62:	f7ff b885 	b.w	8005d70 <__retarget_lock_release_recursive>
 8006c66:	bf00      	nop
 8006c68:	200004c8 	.word	0x200004c8

08006c6c <_Balloc>:
 8006c6c:	b570      	push	{r4, r5, r6, lr}
 8006c6e:	69c6      	ldr	r6, [r0, #28]
 8006c70:	4604      	mov	r4, r0
 8006c72:	460d      	mov	r5, r1
 8006c74:	b976      	cbnz	r6, 8006c94 <_Balloc+0x28>
 8006c76:	2010      	movs	r0, #16
 8006c78:	f7ff ff42 	bl	8006b00 <malloc>
 8006c7c:	4602      	mov	r2, r0
 8006c7e:	61e0      	str	r0, [r4, #28]
 8006c80:	b920      	cbnz	r0, 8006c8c <_Balloc+0x20>
 8006c82:	216b      	movs	r1, #107	@ 0x6b
 8006c84:	4b17      	ldr	r3, [pc, #92]	@ (8006ce4 <_Balloc+0x78>)
 8006c86:	4818      	ldr	r0, [pc, #96]	@ (8006ce8 <_Balloc+0x7c>)
 8006c88:	f002 fa9c 	bl	80091c4 <__assert_func>
 8006c8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c90:	6006      	str	r6, [r0, #0]
 8006c92:	60c6      	str	r6, [r0, #12]
 8006c94:	69e6      	ldr	r6, [r4, #28]
 8006c96:	68f3      	ldr	r3, [r6, #12]
 8006c98:	b183      	cbz	r3, 8006cbc <_Balloc+0x50>
 8006c9a:	69e3      	ldr	r3, [r4, #28]
 8006c9c:	68db      	ldr	r3, [r3, #12]
 8006c9e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006ca2:	b9b8      	cbnz	r0, 8006cd4 <_Balloc+0x68>
 8006ca4:	2101      	movs	r1, #1
 8006ca6:	fa01 f605 	lsl.w	r6, r1, r5
 8006caa:	1d72      	adds	r2, r6, #5
 8006cac:	4620      	mov	r0, r4
 8006cae:	0092      	lsls	r2, r2, #2
 8006cb0:	f002 faa6 	bl	8009200 <_calloc_r>
 8006cb4:	b160      	cbz	r0, 8006cd0 <_Balloc+0x64>
 8006cb6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006cba:	e00e      	b.n	8006cda <_Balloc+0x6e>
 8006cbc:	2221      	movs	r2, #33	@ 0x21
 8006cbe:	2104      	movs	r1, #4
 8006cc0:	4620      	mov	r0, r4
 8006cc2:	f002 fa9d 	bl	8009200 <_calloc_r>
 8006cc6:	69e3      	ldr	r3, [r4, #28]
 8006cc8:	60f0      	str	r0, [r6, #12]
 8006cca:	68db      	ldr	r3, [r3, #12]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d1e4      	bne.n	8006c9a <_Balloc+0x2e>
 8006cd0:	2000      	movs	r0, #0
 8006cd2:	bd70      	pop	{r4, r5, r6, pc}
 8006cd4:	6802      	ldr	r2, [r0, #0]
 8006cd6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006cda:	2300      	movs	r3, #0
 8006cdc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006ce0:	e7f7      	b.n	8006cd2 <_Balloc+0x66>
 8006ce2:	bf00      	nop
 8006ce4:	08009c96 	.word	0x08009c96
 8006ce8:	08009d16 	.word	0x08009d16

08006cec <_Bfree>:
 8006cec:	b570      	push	{r4, r5, r6, lr}
 8006cee:	69c6      	ldr	r6, [r0, #28]
 8006cf0:	4605      	mov	r5, r0
 8006cf2:	460c      	mov	r4, r1
 8006cf4:	b976      	cbnz	r6, 8006d14 <_Bfree+0x28>
 8006cf6:	2010      	movs	r0, #16
 8006cf8:	f7ff ff02 	bl	8006b00 <malloc>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	61e8      	str	r0, [r5, #28]
 8006d00:	b920      	cbnz	r0, 8006d0c <_Bfree+0x20>
 8006d02:	218f      	movs	r1, #143	@ 0x8f
 8006d04:	4b08      	ldr	r3, [pc, #32]	@ (8006d28 <_Bfree+0x3c>)
 8006d06:	4809      	ldr	r0, [pc, #36]	@ (8006d2c <_Bfree+0x40>)
 8006d08:	f002 fa5c 	bl	80091c4 <__assert_func>
 8006d0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d10:	6006      	str	r6, [r0, #0]
 8006d12:	60c6      	str	r6, [r0, #12]
 8006d14:	b13c      	cbz	r4, 8006d26 <_Bfree+0x3a>
 8006d16:	69eb      	ldr	r3, [r5, #28]
 8006d18:	6862      	ldr	r2, [r4, #4]
 8006d1a:	68db      	ldr	r3, [r3, #12]
 8006d1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d20:	6021      	str	r1, [r4, #0]
 8006d22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006d26:	bd70      	pop	{r4, r5, r6, pc}
 8006d28:	08009c96 	.word	0x08009c96
 8006d2c:	08009d16 	.word	0x08009d16

08006d30 <__multadd>:
 8006d30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d34:	4607      	mov	r7, r0
 8006d36:	460c      	mov	r4, r1
 8006d38:	461e      	mov	r6, r3
 8006d3a:	2000      	movs	r0, #0
 8006d3c:	690d      	ldr	r5, [r1, #16]
 8006d3e:	f101 0c14 	add.w	ip, r1, #20
 8006d42:	f8dc 3000 	ldr.w	r3, [ip]
 8006d46:	3001      	adds	r0, #1
 8006d48:	b299      	uxth	r1, r3
 8006d4a:	fb02 6101 	mla	r1, r2, r1, r6
 8006d4e:	0c1e      	lsrs	r6, r3, #16
 8006d50:	0c0b      	lsrs	r3, r1, #16
 8006d52:	fb02 3306 	mla	r3, r2, r6, r3
 8006d56:	b289      	uxth	r1, r1
 8006d58:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006d5c:	4285      	cmp	r5, r0
 8006d5e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006d62:	f84c 1b04 	str.w	r1, [ip], #4
 8006d66:	dcec      	bgt.n	8006d42 <__multadd+0x12>
 8006d68:	b30e      	cbz	r6, 8006dae <__multadd+0x7e>
 8006d6a:	68a3      	ldr	r3, [r4, #8]
 8006d6c:	42ab      	cmp	r3, r5
 8006d6e:	dc19      	bgt.n	8006da4 <__multadd+0x74>
 8006d70:	6861      	ldr	r1, [r4, #4]
 8006d72:	4638      	mov	r0, r7
 8006d74:	3101      	adds	r1, #1
 8006d76:	f7ff ff79 	bl	8006c6c <_Balloc>
 8006d7a:	4680      	mov	r8, r0
 8006d7c:	b928      	cbnz	r0, 8006d8a <__multadd+0x5a>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	21ba      	movs	r1, #186	@ 0xba
 8006d82:	4b0c      	ldr	r3, [pc, #48]	@ (8006db4 <__multadd+0x84>)
 8006d84:	480c      	ldr	r0, [pc, #48]	@ (8006db8 <__multadd+0x88>)
 8006d86:	f002 fa1d 	bl	80091c4 <__assert_func>
 8006d8a:	6922      	ldr	r2, [r4, #16]
 8006d8c:	f104 010c 	add.w	r1, r4, #12
 8006d90:	3202      	adds	r2, #2
 8006d92:	0092      	lsls	r2, r2, #2
 8006d94:	300c      	adds	r0, #12
 8006d96:	f7fe fffa 	bl	8005d8e <memcpy>
 8006d9a:	4621      	mov	r1, r4
 8006d9c:	4638      	mov	r0, r7
 8006d9e:	f7ff ffa5 	bl	8006cec <_Bfree>
 8006da2:	4644      	mov	r4, r8
 8006da4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006da8:	3501      	adds	r5, #1
 8006daa:	615e      	str	r6, [r3, #20]
 8006dac:	6125      	str	r5, [r4, #16]
 8006dae:	4620      	mov	r0, r4
 8006db0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006db4:	08009d05 	.word	0x08009d05
 8006db8:	08009d16 	.word	0x08009d16

08006dbc <__s2b>:
 8006dbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dc0:	4615      	mov	r5, r2
 8006dc2:	2209      	movs	r2, #9
 8006dc4:	461f      	mov	r7, r3
 8006dc6:	3308      	adds	r3, #8
 8006dc8:	460c      	mov	r4, r1
 8006dca:	fb93 f3f2 	sdiv	r3, r3, r2
 8006dce:	4606      	mov	r6, r0
 8006dd0:	2201      	movs	r2, #1
 8006dd2:	2100      	movs	r1, #0
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	db09      	blt.n	8006dec <__s2b+0x30>
 8006dd8:	4630      	mov	r0, r6
 8006dda:	f7ff ff47 	bl	8006c6c <_Balloc>
 8006dde:	b940      	cbnz	r0, 8006df2 <__s2b+0x36>
 8006de0:	4602      	mov	r2, r0
 8006de2:	21d3      	movs	r1, #211	@ 0xd3
 8006de4:	4b18      	ldr	r3, [pc, #96]	@ (8006e48 <__s2b+0x8c>)
 8006de6:	4819      	ldr	r0, [pc, #100]	@ (8006e4c <__s2b+0x90>)
 8006de8:	f002 f9ec 	bl	80091c4 <__assert_func>
 8006dec:	0052      	lsls	r2, r2, #1
 8006dee:	3101      	adds	r1, #1
 8006df0:	e7f0      	b.n	8006dd4 <__s2b+0x18>
 8006df2:	9b08      	ldr	r3, [sp, #32]
 8006df4:	2d09      	cmp	r5, #9
 8006df6:	6143      	str	r3, [r0, #20]
 8006df8:	f04f 0301 	mov.w	r3, #1
 8006dfc:	6103      	str	r3, [r0, #16]
 8006dfe:	dd16      	ble.n	8006e2e <__s2b+0x72>
 8006e00:	f104 0909 	add.w	r9, r4, #9
 8006e04:	46c8      	mov	r8, r9
 8006e06:	442c      	add	r4, r5
 8006e08:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006e0c:	4601      	mov	r1, r0
 8006e0e:	220a      	movs	r2, #10
 8006e10:	4630      	mov	r0, r6
 8006e12:	3b30      	subs	r3, #48	@ 0x30
 8006e14:	f7ff ff8c 	bl	8006d30 <__multadd>
 8006e18:	45a0      	cmp	r8, r4
 8006e1a:	d1f5      	bne.n	8006e08 <__s2b+0x4c>
 8006e1c:	f1a5 0408 	sub.w	r4, r5, #8
 8006e20:	444c      	add	r4, r9
 8006e22:	1b2d      	subs	r5, r5, r4
 8006e24:	1963      	adds	r3, r4, r5
 8006e26:	42bb      	cmp	r3, r7
 8006e28:	db04      	blt.n	8006e34 <__s2b+0x78>
 8006e2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e2e:	2509      	movs	r5, #9
 8006e30:	340a      	adds	r4, #10
 8006e32:	e7f6      	b.n	8006e22 <__s2b+0x66>
 8006e34:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006e38:	4601      	mov	r1, r0
 8006e3a:	220a      	movs	r2, #10
 8006e3c:	4630      	mov	r0, r6
 8006e3e:	3b30      	subs	r3, #48	@ 0x30
 8006e40:	f7ff ff76 	bl	8006d30 <__multadd>
 8006e44:	e7ee      	b.n	8006e24 <__s2b+0x68>
 8006e46:	bf00      	nop
 8006e48:	08009d05 	.word	0x08009d05
 8006e4c:	08009d16 	.word	0x08009d16

08006e50 <__hi0bits>:
 8006e50:	4603      	mov	r3, r0
 8006e52:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006e56:	bf3a      	itte	cc
 8006e58:	0403      	lslcc	r3, r0, #16
 8006e5a:	2010      	movcc	r0, #16
 8006e5c:	2000      	movcs	r0, #0
 8006e5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006e62:	bf3c      	itt	cc
 8006e64:	021b      	lslcc	r3, r3, #8
 8006e66:	3008      	addcc	r0, #8
 8006e68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e6c:	bf3c      	itt	cc
 8006e6e:	011b      	lslcc	r3, r3, #4
 8006e70:	3004      	addcc	r0, #4
 8006e72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e76:	bf3c      	itt	cc
 8006e78:	009b      	lslcc	r3, r3, #2
 8006e7a:	3002      	addcc	r0, #2
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	db05      	blt.n	8006e8c <__hi0bits+0x3c>
 8006e80:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006e84:	f100 0001 	add.w	r0, r0, #1
 8006e88:	bf08      	it	eq
 8006e8a:	2020      	moveq	r0, #32
 8006e8c:	4770      	bx	lr

08006e8e <__lo0bits>:
 8006e8e:	6803      	ldr	r3, [r0, #0]
 8006e90:	4602      	mov	r2, r0
 8006e92:	f013 0007 	ands.w	r0, r3, #7
 8006e96:	d00b      	beq.n	8006eb0 <__lo0bits+0x22>
 8006e98:	07d9      	lsls	r1, r3, #31
 8006e9a:	d421      	bmi.n	8006ee0 <__lo0bits+0x52>
 8006e9c:	0798      	lsls	r0, r3, #30
 8006e9e:	bf49      	itett	mi
 8006ea0:	085b      	lsrmi	r3, r3, #1
 8006ea2:	089b      	lsrpl	r3, r3, #2
 8006ea4:	2001      	movmi	r0, #1
 8006ea6:	6013      	strmi	r3, [r2, #0]
 8006ea8:	bf5c      	itt	pl
 8006eaa:	2002      	movpl	r0, #2
 8006eac:	6013      	strpl	r3, [r2, #0]
 8006eae:	4770      	bx	lr
 8006eb0:	b299      	uxth	r1, r3
 8006eb2:	b909      	cbnz	r1, 8006eb8 <__lo0bits+0x2a>
 8006eb4:	2010      	movs	r0, #16
 8006eb6:	0c1b      	lsrs	r3, r3, #16
 8006eb8:	b2d9      	uxtb	r1, r3
 8006eba:	b909      	cbnz	r1, 8006ec0 <__lo0bits+0x32>
 8006ebc:	3008      	adds	r0, #8
 8006ebe:	0a1b      	lsrs	r3, r3, #8
 8006ec0:	0719      	lsls	r1, r3, #28
 8006ec2:	bf04      	itt	eq
 8006ec4:	091b      	lsreq	r3, r3, #4
 8006ec6:	3004      	addeq	r0, #4
 8006ec8:	0799      	lsls	r1, r3, #30
 8006eca:	bf04      	itt	eq
 8006ecc:	089b      	lsreq	r3, r3, #2
 8006ece:	3002      	addeq	r0, #2
 8006ed0:	07d9      	lsls	r1, r3, #31
 8006ed2:	d403      	bmi.n	8006edc <__lo0bits+0x4e>
 8006ed4:	085b      	lsrs	r3, r3, #1
 8006ed6:	f100 0001 	add.w	r0, r0, #1
 8006eda:	d003      	beq.n	8006ee4 <__lo0bits+0x56>
 8006edc:	6013      	str	r3, [r2, #0]
 8006ede:	4770      	bx	lr
 8006ee0:	2000      	movs	r0, #0
 8006ee2:	4770      	bx	lr
 8006ee4:	2020      	movs	r0, #32
 8006ee6:	4770      	bx	lr

08006ee8 <__i2b>:
 8006ee8:	b510      	push	{r4, lr}
 8006eea:	460c      	mov	r4, r1
 8006eec:	2101      	movs	r1, #1
 8006eee:	f7ff febd 	bl	8006c6c <_Balloc>
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	b928      	cbnz	r0, 8006f02 <__i2b+0x1a>
 8006ef6:	f240 1145 	movw	r1, #325	@ 0x145
 8006efa:	4b04      	ldr	r3, [pc, #16]	@ (8006f0c <__i2b+0x24>)
 8006efc:	4804      	ldr	r0, [pc, #16]	@ (8006f10 <__i2b+0x28>)
 8006efe:	f002 f961 	bl	80091c4 <__assert_func>
 8006f02:	2301      	movs	r3, #1
 8006f04:	6144      	str	r4, [r0, #20]
 8006f06:	6103      	str	r3, [r0, #16]
 8006f08:	bd10      	pop	{r4, pc}
 8006f0a:	bf00      	nop
 8006f0c:	08009d05 	.word	0x08009d05
 8006f10:	08009d16 	.word	0x08009d16

08006f14 <__multiply>:
 8006f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f18:	4617      	mov	r7, r2
 8006f1a:	690a      	ldr	r2, [r1, #16]
 8006f1c:	693b      	ldr	r3, [r7, #16]
 8006f1e:	4689      	mov	r9, r1
 8006f20:	429a      	cmp	r2, r3
 8006f22:	bfa2      	ittt	ge
 8006f24:	463b      	movge	r3, r7
 8006f26:	460f      	movge	r7, r1
 8006f28:	4699      	movge	r9, r3
 8006f2a:	693d      	ldr	r5, [r7, #16]
 8006f2c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	6879      	ldr	r1, [r7, #4]
 8006f34:	eb05 060a 	add.w	r6, r5, sl
 8006f38:	42b3      	cmp	r3, r6
 8006f3a:	b085      	sub	sp, #20
 8006f3c:	bfb8      	it	lt
 8006f3e:	3101      	addlt	r1, #1
 8006f40:	f7ff fe94 	bl	8006c6c <_Balloc>
 8006f44:	b930      	cbnz	r0, 8006f54 <__multiply+0x40>
 8006f46:	4602      	mov	r2, r0
 8006f48:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006f4c:	4b40      	ldr	r3, [pc, #256]	@ (8007050 <__multiply+0x13c>)
 8006f4e:	4841      	ldr	r0, [pc, #260]	@ (8007054 <__multiply+0x140>)
 8006f50:	f002 f938 	bl	80091c4 <__assert_func>
 8006f54:	f100 0414 	add.w	r4, r0, #20
 8006f58:	4623      	mov	r3, r4
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006f60:	4573      	cmp	r3, lr
 8006f62:	d320      	bcc.n	8006fa6 <__multiply+0x92>
 8006f64:	f107 0814 	add.w	r8, r7, #20
 8006f68:	f109 0114 	add.w	r1, r9, #20
 8006f6c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006f70:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006f74:	9302      	str	r3, [sp, #8]
 8006f76:	1beb      	subs	r3, r5, r7
 8006f78:	3b15      	subs	r3, #21
 8006f7a:	f023 0303 	bic.w	r3, r3, #3
 8006f7e:	3304      	adds	r3, #4
 8006f80:	3715      	adds	r7, #21
 8006f82:	42bd      	cmp	r5, r7
 8006f84:	bf38      	it	cc
 8006f86:	2304      	movcc	r3, #4
 8006f88:	9301      	str	r3, [sp, #4]
 8006f8a:	9b02      	ldr	r3, [sp, #8]
 8006f8c:	9103      	str	r1, [sp, #12]
 8006f8e:	428b      	cmp	r3, r1
 8006f90:	d80c      	bhi.n	8006fac <__multiply+0x98>
 8006f92:	2e00      	cmp	r6, #0
 8006f94:	dd03      	ble.n	8006f9e <__multiply+0x8a>
 8006f96:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d055      	beq.n	800704a <__multiply+0x136>
 8006f9e:	6106      	str	r6, [r0, #16]
 8006fa0:	b005      	add	sp, #20
 8006fa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fa6:	f843 2b04 	str.w	r2, [r3], #4
 8006faa:	e7d9      	b.n	8006f60 <__multiply+0x4c>
 8006fac:	f8b1 a000 	ldrh.w	sl, [r1]
 8006fb0:	f1ba 0f00 	cmp.w	sl, #0
 8006fb4:	d01f      	beq.n	8006ff6 <__multiply+0xe2>
 8006fb6:	46c4      	mov	ip, r8
 8006fb8:	46a1      	mov	r9, r4
 8006fba:	2700      	movs	r7, #0
 8006fbc:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006fc0:	f8d9 3000 	ldr.w	r3, [r9]
 8006fc4:	fa1f fb82 	uxth.w	fp, r2
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	fb0a 330b 	mla	r3, sl, fp, r3
 8006fce:	443b      	add	r3, r7
 8006fd0:	f8d9 7000 	ldr.w	r7, [r9]
 8006fd4:	0c12      	lsrs	r2, r2, #16
 8006fd6:	0c3f      	lsrs	r7, r7, #16
 8006fd8:	fb0a 7202 	mla	r2, sl, r2, r7
 8006fdc:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006fe6:	4565      	cmp	r5, ip
 8006fe8:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006fec:	f849 3b04 	str.w	r3, [r9], #4
 8006ff0:	d8e4      	bhi.n	8006fbc <__multiply+0xa8>
 8006ff2:	9b01      	ldr	r3, [sp, #4]
 8006ff4:	50e7      	str	r7, [r4, r3]
 8006ff6:	9b03      	ldr	r3, [sp, #12]
 8006ff8:	3104      	adds	r1, #4
 8006ffa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006ffe:	f1b9 0f00 	cmp.w	r9, #0
 8007002:	d020      	beq.n	8007046 <__multiply+0x132>
 8007004:	4647      	mov	r7, r8
 8007006:	46a4      	mov	ip, r4
 8007008:	f04f 0a00 	mov.w	sl, #0
 800700c:	6823      	ldr	r3, [r4, #0]
 800700e:	f8b7 b000 	ldrh.w	fp, [r7]
 8007012:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007016:	b29b      	uxth	r3, r3
 8007018:	fb09 220b 	mla	r2, r9, fp, r2
 800701c:	4452      	add	r2, sl
 800701e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007022:	f84c 3b04 	str.w	r3, [ip], #4
 8007026:	f857 3b04 	ldr.w	r3, [r7], #4
 800702a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800702e:	f8bc 3000 	ldrh.w	r3, [ip]
 8007032:	42bd      	cmp	r5, r7
 8007034:	fb09 330a 	mla	r3, r9, sl, r3
 8007038:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800703c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007040:	d8e5      	bhi.n	800700e <__multiply+0xfa>
 8007042:	9a01      	ldr	r2, [sp, #4]
 8007044:	50a3      	str	r3, [r4, r2]
 8007046:	3404      	adds	r4, #4
 8007048:	e79f      	b.n	8006f8a <__multiply+0x76>
 800704a:	3e01      	subs	r6, #1
 800704c:	e7a1      	b.n	8006f92 <__multiply+0x7e>
 800704e:	bf00      	nop
 8007050:	08009d05 	.word	0x08009d05
 8007054:	08009d16 	.word	0x08009d16

08007058 <__pow5mult>:
 8007058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800705c:	4615      	mov	r5, r2
 800705e:	f012 0203 	ands.w	r2, r2, #3
 8007062:	4607      	mov	r7, r0
 8007064:	460e      	mov	r6, r1
 8007066:	d007      	beq.n	8007078 <__pow5mult+0x20>
 8007068:	4c25      	ldr	r4, [pc, #148]	@ (8007100 <__pow5mult+0xa8>)
 800706a:	3a01      	subs	r2, #1
 800706c:	2300      	movs	r3, #0
 800706e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007072:	f7ff fe5d 	bl	8006d30 <__multadd>
 8007076:	4606      	mov	r6, r0
 8007078:	10ad      	asrs	r5, r5, #2
 800707a:	d03d      	beq.n	80070f8 <__pow5mult+0xa0>
 800707c:	69fc      	ldr	r4, [r7, #28]
 800707e:	b97c      	cbnz	r4, 80070a0 <__pow5mult+0x48>
 8007080:	2010      	movs	r0, #16
 8007082:	f7ff fd3d 	bl	8006b00 <malloc>
 8007086:	4602      	mov	r2, r0
 8007088:	61f8      	str	r0, [r7, #28]
 800708a:	b928      	cbnz	r0, 8007098 <__pow5mult+0x40>
 800708c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007090:	4b1c      	ldr	r3, [pc, #112]	@ (8007104 <__pow5mult+0xac>)
 8007092:	481d      	ldr	r0, [pc, #116]	@ (8007108 <__pow5mult+0xb0>)
 8007094:	f002 f896 	bl	80091c4 <__assert_func>
 8007098:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800709c:	6004      	str	r4, [r0, #0]
 800709e:	60c4      	str	r4, [r0, #12]
 80070a0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80070a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80070a8:	b94c      	cbnz	r4, 80070be <__pow5mult+0x66>
 80070aa:	f240 2171 	movw	r1, #625	@ 0x271
 80070ae:	4638      	mov	r0, r7
 80070b0:	f7ff ff1a 	bl	8006ee8 <__i2b>
 80070b4:	2300      	movs	r3, #0
 80070b6:	4604      	mov	r4, r0
 80070b8:	f8c8 0008 	str.w	r0, [r8, #8]
 80070bc:	6003      	str	r3, [r0, #0]
 80070be:	f04f 0900 	mov.w	r9, #0
 80070c2:	07eb      	lsls	r3, r5, #31
 80070c4:	d50a      	bpl.n	80070dc <__pow5mult+0x84>
 80070c6:	4631      	mov	r1, r6
 80070c8:	4622      	mov	r2, r4
 80070ca:	4638      	mov	r0, r7
 80070cc:	f7ff ff22 	bl	8006f14 <__multiply>
 80070d0:	4680      	mov	r8, r0
 80070d2:	4631      	mov	r1, r6
 80070d4:	4638      	mov	r0, r7
 80070d6:	f7ff fe09 	bl	8006cec <_Bfree>
 80070da:	4646      	mov	r6, r8
 80070dc:	106d      	asrs	r5, r5, #1
 80070de:	d00b      	beq.n	80070f8 <__pow5mult+0xa0>
 80070e0:	6820      	ldr	r0, [r4, #0]
 80070e2:	b938      	cbnz	r0, 80070f4 <__pow5mult+0x9c>
 80070e4:	4622      	mov	r2, r4
 80070e6:	4621      	mov	r1, r4
 80070e8:	4638      	mov	r0, r7
 80070ea:	f7ff ff13 	bl	8006f14 <__multiply>
 80070ee:	6020      	str	r0, [r4, #0]
 80070f0:	f8c0 9000 	str.w	r9, [r0]
 80070f4:	4604      	mov	r4, r0
 80070f6:	e7e4      	b.n	80070c2 <__pow5mult+0x6a>
 80070f8:	4630      	mov	r0, r6
 80070fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070fe:	bf00      	nop
 8007100:	08009e44 	.word	0x08009e44
 8007104:	08009c96 	.word	0x08009c96
 8007108:	08009d16 	.word	0x08009d16

0800710c <__lshift>:
 800710c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007110:	460c      	mov	r4, r1
 8007112:	4607      	mov	r7, r0
 8007114:	4691      	mov	r9, r2
 8007116:	6923      	ldr	r3, [r4, #16]
 8007118:	6849      	ldr	r1, [r1, #4]
 800711a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800711e:	68a3      	ldr	r3, [r4, #8]
 8007120:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007124:	f108 0601 	add.w	r6, r8, #1
 8007128:	42b3      	cmp	r3, r6
 800712a:	db0b      	blt.n	8007144 <__lshift+0x38>
 800712c:	4638      	mov	r0, r7
 800712e:	f7ff fd9d 	bl	8006c6c <_Balloc>
 8007132:	4605      	mov	r5, r0
 8007134:	b948      	cbnz	r0, 800714a <__lshift+0x3e>
 8007136:	4602      	mov	r2, r0
 8007138:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800713c:	4b27      	ldr	r3, [pc, #156]	@ (80071dc <__lshift+0xd0>)
 800713e:	4828      	ldr	r0, [pc, #160]	@ (80071e0 <__lshift+0xd4>)
 8007140:	f002 f840 	bl	80091c4 <__assert_func>
 8007144:	3101      	adds	r1, #1
 8007146:	005b      	lsls	r3, r3, #1
 8007148:	e7ee      	b.n	8007128 <__lshift+0x1c>
 800714a:	2300      	movs	r3, #0
 800714c:	f100 0114 	add.w	r1, r0, #20
 8007150:	f100 0210 	add.w	r2, r0, #16
 8007154:	4618      	mov	r0, r3
 8007156:	4553      	cmp	r3, sl
 8007158:	db33      	blt.n	80071c2 <__lshift+0xb6>
 800715a:	6920      	ldr	r0, [r4, #16]
 800715c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007160:	f104 0314 	add.w	r3, r4, #20
 8007164:	f019 091f 	ands.w	r9, r9, #31
 8007168:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800716c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007170:	d02b      	beq.n	80071ca <__lshift+0xbe>
 8007172:	468a      	mov	sl, r1
 8007174:	2200      	movs	r2, #0
 8007176:	f1c9 0e20 	rsb	lr, r9, #32
 800717a:	6818      	ldr	r0, [r3, #0]
 800717c:	fa00 f009 	lsl.w	r0, r0, r9
 8007180:	4310      	orrs	r0, r2
 8007182:	f84a 0b04 	str.w	r0, [sl], #4
 8007186:	f853 2b04 	ldr.w	r2, [r3], #4
 800718a:	459c      	cmp	ip, r3
 800718c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007190:	d8f3      	bhi.n	800717a <__lshift+0x6e>
 8007192:	ebac 0304 	sub.w	r3, ip, r4
 8007196:	3b15      	subs	r3, #21
 8007198:	f023 0303 	bic.w	r3, r3, #3
 800719c:	3304      	adds	r3, #4
 800719e:	f104 0015 	add.w	r0, r4, #21
 80071a2:	4560      	cmp	r0, ip
 80071a4:	bf88      	it	hi
 80071a6:	2304      	movhi	r3, #4
 80071a8:	50ca      	str	r2, [r1, r3]
 80071aa:	b10a      	cbz	r2, 80071b0 <__lshift+0xa4>
 80071ac:	f108 0602 	add.w	r6, r8, #2
 80071b0:	3e01      	subs	r6, #1
 80071b2:	4638      	mov	r0, r7
 80071b4:	4621      	mov	r1, r4
 80071b6:	612e      	str	r6, [r5, #16]
 80071b8:	f7ff fd98 	bl	8006cec <_Bfree>
 80071bc:	4628      	mov	r0, r5
 80071be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071c2:	f842 0f04 	str.w	r0, [r2, #4]!
 80071c6:	3301      	adds	r3, #1
 80071c8:	e7c5      	b.n	8007156 <__lshift+0x4a>
 80071ca:	3904      	subs	r1, #4
 80071cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80071d0:	459c      	cmp	ip, r3
 80071d2:	f841 2f04 	str.w	r2, [r1, #4]!
 80071d6:	d8f9      	bhi.n	80071cc <__lshift+0xc0>
 80071d8:	e7ea      	b.n	80071b0 <__lshift+0xa4>
 80071da:	bf00      	nop
 80071dc:	08009d05 	.word	0x08009d05
 80071e0:	08009d16 	.word	0x08009d16

080071e4 <__mcmp>:
 80071e4:	4603      	mov	r3, r0
 80071e6:	690a      	ldr	r2, [r1, #16]
 80071e8:	6900      	ldr	r0, [r0, #16]
 80071ea:	b530      	push	{r4, r5, lr}
 80071ec:	1a80      	subs	r0, r0, r2
 80071ee:	d10e      	bne.n	800720e <__mcmp+0x2a>
 80071f0:	3314      	adds	r3, #20
 80071f2:	3114      	adds	r1, #20
 80071f4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80071f8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80071fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007200:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007204:	4295      	cmp	r5, r2
 8007206:	d003      	beq.n	8007210 <__mcmp+0x2c>
 8007208:	d205      	bcs.n	8007216 <__mcmp+0x32>
 800720a:	f04f 30ff 	mov.w	r0, #4294967295
 800720e:	bd30      	pop	{r4, r5, pc}
 8007210:	42a3      	cmp	r3, r4
 8007212:	d3f3      	bcc.n	80071fc <__mcmp+0x18>
 8007214:	e7fb      	b.n	800720e <__mcmp+0x2a>
 8007216:	2001      	movs	r0, #1
 8007218:	e7f9      	b.n	800720e <__mcmp+0x2a>
	...

0800721c <__mdiff>:
 800721c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007220:	4689      	mov	r9, r1
 8007222:	4606      	mov	r6, r0
 8007224:	4611      	mov	r1, r2
 8007226:	4648      	mov	r0, r9
 8007228:	4614      	mov	r4, r2
 800722a:	f7ff ffdb 	bl	80071e4 <__mcmp>
 800722e:	1e05      	subs	r5, r0, #0
 8007230:	d112      	bne.n	8007258 <__mdiff+0x3c>
 8007232:	4629      	mov	r1, r5
 8007234:	4630      	mov	r0, r6
 8007236:	f7ff fd19 	bl	8006c6c <_Balloc>
 800723a:	4602      	mov	r2, r0
 800723c:	b928      	cbnz	r0, 800724a <__mdiff+0x2e>
 800723e:	f240 2137 	movw	r1, #567	@ 0x237
 8007242:	4b3e      	ldr	r3, [pc, #248]	@ (800733c <__mdiff+0x120>)
 8007244:	483e      	ldr	r0, [pc, #248]	@ (8007340 <__mdiff+0x124>)
 8007246:	f001 ffbd 	bl	80091c4 <__assert_func>
 800724a:	2301      	movs	r3, #1
 800724c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007250:	4610      	mov	r0, r2
 8007252:	b003      	add	sp, #12
 8007254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007258:	bfbc      	itt	lt
 800725a:	464b      	movlt	r3, r9
 800725c:	46a1      	movlt	r9, r4
 800725e:	4630      	mov	r0, r6
 8007260:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007264:	bfba      	itte	lt
 8007266:	461c      	movlt	r4, r3
 8007268:	2501      	movlt	r5, #1
 800726a:	2500      	movge	r5, #0
 800726c:	f7ff fcfe 	bl	8006c6c <_Balloc>
 8007270:	4602      	mov	r2, r0
 8007272:	b918      	cbnz	r0, 800727c <__mdiff+0x60>
 8007274:	f240 2145 	movw	r1, #581	@ 0x245
 8007278:	4b30      	ldr	r3, [pc, #192]	@ (800733c <__mdiff+0x120>)
 800727a:	e7e3      	b.n	8007244 <__mdiff+0x28>
 800727c:	f100 0b14 	add.w	fp, r0, #20
 8007280:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007284:	f109 0310 	add.w	r3, r9, #16
 8007288:	60c5      	str	r5, [r0, #12]
 800728a:	f04f 0c00 	mov.w	ip, #0
 800728e:	f109 0514 	add.w	r5, r9, #20
 8007292:	46d9      	mov	r9, fp
 8007294:	6926      	ldr	r6, [r4, #16]
 8007296:	f104 0e14 	add.w	lr, r4, #20
 800729a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800729e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80072a2:	9301      	str	r3, [sp, #4]
 80072a4:	9b01      	ldr	r3, [sp, #4]
 80072a6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80072aa:	f853 af04 	ldr.w	sl, [r3, #4]!
 80072ae:	b281      	uxth	r1, r0
 80072b0:	9301      	str	r3, [sp, #4]
 80072b2:	fa1f f38a 	uxth.w	r3, sl
 80072b6:	1a5b      	subs	r3, r3, r1
 80072b8:	0c00      	lsrs	r0, r0, #16
 80072ba:	4463      	add	r3, ip
 80072bc:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80072c0:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80072ca:	4576      	cmp	r6, lr
 80072cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80072d0:	f849 3b04 	str.w	r3, [r9], #4
 80072d4:	d8e6      	bhi.n	80072a4 <__mdiff+0x88>
 80072d6:	1b33      	subs	r3, r6, r4
 80072d8:	3b15      	subs	r3, #21
 80072da:	f023 0303 	bic.w	r3, r3, #3
 80072de:	3415      	adds	r4, #21
 80072e0:	3304      	adds	r3, #4
 80072e2:	42a6      	cmp	r6, r4
 80072e4:	bf38      	it	cc
 80072e6:	2304      	movcc	r3, #4
 80072e8:	441d      	add	r5, r3
 80072ea:	445b      	add	r3, fp
 80072ec:	461e      	mov	r6, r3
 80072ee:	462c      	mov	r4, r5
 80072f0:	4544      	cmp	r4, r8
 80072f2:	d30e      	bcc.n	8007312 <__mdiff+0xf6>
 80072f4:	f108 0103 	add.w	r1, r8, #3
 80072f8:	1b49      	subs	r1, r1, r5
 80072fa:	f021 0103 	bic.w	r1, r1, #3
 80072fe:	3d03      	subs	r5, #3
 8007300:	45a8      	cmp	r8, r5
 8007302:	bf38      	it	cc
 8007304:	2100      	movcc	r1, #0
 8007306:	440b      	add	r3, r1
 8007308:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800730c:	b199      	cbz	r1, 8007336 <__mdiff+0x11a>
 800730e:	6117      	str	r7, [r2, #16]
 8007310:	e79e      	b.n	8007250 <__mdiff+0x34>
 8007312:	46e6      	mov	lr, ip
 8007314:	f854 1b04 	ldr.w	r1, [r4], #4
 8007318:	fa1f fc81 	uxth.w	ip, r1
 800731c:	44f4      	add	ip, lr
 800731e:	0c08      	lsrs	r0, r1, #16
 8007320:	4471      	add	r1, lr
 8007322:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007326:	b289      	uxth	r1, r1
 8007328:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800732c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007330:	f846 1b04 	str.w	r1, [r6], #4
 8007334:	e7dc      	b.n	80072f0 <__mdiff+0xd4>
 8007336:	3f01      	subs	r7, #1
 8007338:	e7e6      	b.n	8007308 <__mdiff+0xec>
 800733a:	bf00      	nop
 800733c:	08009d05 	.word	0x08009d05
 8007340:	08009d16 	.word	0x08009d16

08007344 <__ulp>:
 8007344:	4b0e      	ldr	r3, [pc, #56]	@ (8007380 <__ulp+0x3c>)
 8007346:	400b      	ands	r3, r1
 8007348:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800734c:	2b00      	cmp	r3, #0
 800734e:	dc08      	bgt.n	8007362 <__ulp+0x1e>
 8007350:	425b      	negs	r3, r3
 8007352:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007356:	ea4f 5223 	mov.w	r2, r3, asr #20
 800735a:	da04      	bge.n	8007366 <__ulp+0x22>
 800735c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007360:	4113      	asrs	r3, r2
 8007362:	2200      	movs	r2, #0
 8007364:	e008      	b.n	8007378 <__ulp+0x34>
 8007366:	f1a2 0314 	sub.w	r3, r2, #20
 800736a:	2b1e      	cmp	r3, #30
 800736c:	bfd6      	itet	le
 800736e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007372:	2201      	movgt	r2, #1
 8007374:	40da      	lsrle	r2, r3
 8007376:	2300      	movs	r3, #0
 8007378:	4619      	mov	r1, r3
 800737a:	4610      	mov	r0, r2
 800737c:	4770      	bx	lr
 800737e:	bf00      	nop
 8007380:	7ff00000 	.word	0x7ff00000

08007384 <__b2d>:
 8007384:	6902      	ldr	r2, [r0, #16]
 8007386:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007388:	f100 0614 	add.w	r6, r0, #20
 800738c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8007390:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8007394:	4f1e      	ldr	r7, [pc, #120]	@ (8007410 <__b2d+0x8c>)
 8007396:	4620      	mov	r0, r4
 8007398:	f7ff fd5a 	bl	8006e50 <__hi0bits>
 800739c:	4603      	mov	r3, r0
 800739e:	f1c0 0020 	rsb	r0, r0, #32
 80073a2:	2b0a      	cmp	r3, #10
 80073a4:	f1a2 0504 	sub.w	r5, r2, #4
 80073a8:	6008      	str	r0, [r1, #0]
 80073aa:	dc12      	bgt.n	80073d2 <__b2d+0x4e>
 80073ac:	42ae      	cmp	r6, r5
 80073ae:	bf2c      	ite	cs
 80073b0:	2200      	movcs	r2, #0
 80073b2:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80073b6:	f1c3 0c0b 	rsb	ip, r3, #11
 80073ba:	3315      	adds	r3, #21
 80073bc:	fa24 fe0c 	lsr.w	lr, r4, ip
 80073c0:	fa04 f303 	lsl.w	r3, r4, r3
 80073c4:	fa22 f20c 	lsr.w	r2, r2, ip
 80073c8:	ea4e 0107 	orr.w	r1, lr, r7
 80073cc:	431a      	orrs	r2, r3
 80073ce:	4610      	mov	r0, r2
 80073d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073d2:	42ae      	cmp	r6, r5
 80073d4:	bf36      	itet	cc
 80073d6:	f1a2 0508 	subcc.w	r5, r2, #8
 80073da:	2200      	movcs	r2, #0
 80073dc:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80073e0:	3b0b      	subs	r3, #11
 80073e2:	d012      	beq.n	800740a <__b2d+0x86>
 80073e4:	f1c3 0720 	rsb	r7, r3, #32
 80073e8:	fa22 f107 	lsr.w	r1, r2, r7
 80073ec:	409c      	lsls	r4, r3
 80073ee:	430c      	orrs	r4, r1
 80073f0:	42b5      	cmp	r5, r6
 80073f2:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 80073f6:	bf94      	ite	ls
 80073f8:	2400      	movls	r4, #0
 80073fa:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 80073fe:	409a      	lsls	r2, r3
 8007400:	40fc      	lsrs	r4, r7
 8007402:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8007406:	4322      	orrs	r2, r4
 8007408:	e7e1      	b.n	80073ce <__b2d+0x4a>
 800740a:	ea44 0107 	orr.w	r1, r4, r7
 800740e:	e7de      	b.n	80073ce <__b2d+0x4a>
 8007410:	3ff00000 	.word	0x3ff00000

08007414 <__d2b>:
 8007414:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007418:	2101      	movs	r1, #1
 800741a:	4690      	mov	r8, r2
 800741c:	4699      	mov	r9, r3
 800741e:	9e08      	ldr	r6, [sp, #32]
 8007420:	f7ff fc24 	bl	8006c6c <_Balloc>
 8007424:	4604      	mov	r4, r0
 8007426:	b930      	cbnz	r0, 8007436 <__d2b+0x22>
 8007428:	4602      	mov	r2, r0
 800742a:	f240 310f 	movw	r1, #783	@ 0x30f
 800742e:	4b23      	ldr	r3, [pc, #140]	@ (80074bc <__d2b+0xa8>)
 8007430:	4823      	ldr	r0, [pc, #140]	@ (80074c0 <__d2b+0xac>)
 8007432:	f001 fec7 	bl	80091c4 <__assert_func>
 8007436:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800743a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800743e:	b10d      	cbz	r5, 8007444 <__d2b+0x30>
 8007440:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007444:	9301      	str	r3, [sp, #4]
 8007446:	f1b8 0300 	subs.w	r3, r8, #0
 800744a:	d024      	beq.n	8007496 <__d2b+0x82>
 800744c:	4668      	mov	r0, sp
 800744e:	9300      	str	r3, [sp, #0]
 8007450:	f7ff fd1d 	bl	8006e8e <__lo0bits>
 8007454:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007458:	b1d8      	cbz	r0, 8007492 <__d2b+0x7e>
 800745a:	f1c0 0320 	rsb	r3, r0, #32
 800745e:	fa02 f303 	lsl.w	r3, r2, r3
 8007462:	430b      	orrs	r3, r1
 8007464:	40c2      	lsrs	r2, r0
 8007466:	6163      	str	r3, [r4, #20]
 8007468:	9201      	str	r2, [sp, #4]
 800746a:	9b01      	ldr	r3, [sp, #4]
 800746c:	2b00      	cmp	r3, #0
 800746e:	bf0c      	ite	eq
 8007470:	2201      	moveq	r2, #1
 8007472:	2202      	movne	r2, #2
 8007474:	61a3      	str	r3, [r4, #24]
 8007476:	6122      	str	r2, [r4, #16]
 8007478:	b1ad      	cbz	r5, 80074a6 <__d2b+0x92>
 800747a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800747e:	4405      	add	r5, r0
 8007480:	6035      	str	r5, [r6, #0]
 8007482:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007486:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007488:	6018      	str	r0, [r3, #0]
 800748a:	4620      	mov	r0, r4
 800748c:	b002      	add	sp, #8
 800748e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007492:	6161      	str	r1, [r4, #20]
 8007494:	e7e9      	b.n	800746a <__d2b+0x56>
 8007496:	a801      	add	r0, sp, #4
 8007498:	f7ff fcf9 	bl	8006e8e <__lo0bits>
 800749c:	9b01      	ldr	r3, [sp, #4]
 800749e:	2201      	movs	r2, #1
 80074a0:	6163      	str	r3, [r4, #20]
 80074a2:	3020      	adds	r0, #32
 80074a4:	e7e7      	b.n	8007476 <__d2b+0x62>
 80074a6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80074aa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80074ae:	6030      	str	r0, [r6, #0]
 80074b0:	6918      	ldr	r0, [r3, #16]
 80074b2:	f7ff fccd 	bl	8006e50 <__hi0bits>
 80074b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80074ba:	e7e4      	b.n	8007486 <__d2b+0x72>
 80074bc:	08009d05 	.word	0x08009d05
 80074c0:	08009d16 	.word	0x08009d16

080074c4 <__ratio>:
 80074c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074c8:	b085      	sub	sp, #20
 80074ca:	e9cd 1000 	strd	r1, r0, [sp]
 80074ce:	a902      	add	r1, sp, #8
 80074d0:	f7ff ff58 	bl	8007384 <__b2d>
 80074d4:	468b      	mov	fp, r1
 80074d6:	4606      	mov	r6, r0
 80074d8:	460f      	mov	r7, r1
 80074da:	9800      	ldr	r0, [sp, #0]
 80074dc:	a903      	add	r1, sp, #12
 80074de:	f7ff ff51 	bl	8007384 <__b2d>
 80074e2:	460d      	mov	r5, r1
 80074e4:	9b01      	ldr	r3, [sp, #4]
 80074e6:	4689      	mov	r9, r1
 80074e8:	6919      	ldr	r1, [r3, #16]
 80074ea:	9b00      	ldr	r3, [sp, #0]
 80074ec:	4604      	mov	r4, r0
 80074ee:	691b      	ldr	r3, [r3, #16]
 80074f0:	4630      	mov	r0, r6
 80074f2:	1ac9      	subs	r1, r1, r3
 80074f4:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80074f8:	1a9b      	subs	r3, r3, r2
 80074fa:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80074fe:	2b00      	cmp	r3, #0
 8007500:	bfcd      	iteet	gt
 8007502:	463a      	movgt	r2, r7
 8007504:	462a      	movle	r2, r5
 8007506:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800750a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800750e:	bfd8      	it	le
 8007510:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007514:	464b      	mov	r3, r9
 8007516:	4622      	mov	r2, r4
 8007518:	4659      	mov	r1, fp
 800751a:	f7f9 f907 	bl	800072c <__aeabi_ddiv>
 800751e:	b005      	add	sp, #20
 8007520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007524 <__copybits>:
 8007524:	3901      	subs	r1, #1
 8007526:	b570      	push	{r4, r5, r6, lr}
 8007528:	1149      	asrs	r1, r1, #5
 800752a:	6914      	ldr	r4, [r2, #16]
 800752c:	3101      	adds	r1, #1
 800752e:	f102 0314 	add.w	r3, r2, #20
 8007532:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007536:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800753a:	1f05      	subs	r5, r0, #4
 800753c:	42a3      	cmp	r3, r4
 800753e:	d30c      	bcc.n	800755a <__copybits+0x36>
 8007540:	1aa3      	subs	r3, r4, r2
 8007542:	3b11      	subs	r3, #17
 8007544:	f023 0303 	bic.w	r3, r3, #3
 8007548:	3211      	adds	r2, #17
 800754a:	42a2      	cmp	r2, r4
 800754c:	bf88      	it	hi
 800754e:	2300      	movhi	r3, #0
 8007550:	4418      	add	r0, r3
 8007552:	2300      	movs	r3, #0
 8007554:	4288      	cmp	r0, r1
 8007556:	d305      	bcc.n	8007564 <__copybits+0x40>
 8007558:	bd70      	pop	{r4, r5, r6, pc}
 800755a:	f853 6b04 	ldr.w	r6, [r3], #4
 800755e:	f845 6f04 	str.w	r6, [r5, #4]!
 8007562:	e7eb      	b.n	800753c <__copybits+0x18>
 8007564:	f840 3b04 	str.w	r3, [r0], #4
 8007568:	e7f4      	b.n	8007554 <__copybits+0x30>

0800756a <__any_on>:
 800756a:	f100 0214 	add.w	r2, r0, #20
 800756e:	6900      	ldr	r0, [r0, #16]
 8007570:	114b      	asrs	r3, r1, #5
 8007572:	4298      	cmp	r0, r3
 8007574:	b510      	push	{r4, lr}
 8007576:	db11      	blt.n	800759c <__any_on+0x32>
 8007578:	dd0a      	ble.n	8007590 <__any_on+0x26>
 800757a:	f011 011f 	ands.w	r1, r1, #31
 800757e:	d007      	beq.n	8007590 <__any_on+0x26>
 8007580:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007584:	fa24 f001 	lsr.w	r0, r4, r1
 8007588:	fa00 f101 	lsl.w	r1, r0, r1
 800758c:	428c      	cmp	r4, r1
 800758e:	d10b      	bne.n	80075a8 <__any_on+0x3e>
 8007590:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007594:	4293      	cmp	r3, r2
 8007596:	d803      	bhi.n	80075a0 <__any_on+0x36>
 8007598:	2000      	movs	r0, #0
 800759a:	bd10      	pop	{r4, pc}
 800759c:	4603      	mov	r3, r0
 800759e:	e7f7      	b.n	8007590 <__any_on+0x26>
 80075a0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80075a4:	2900      	cmp	r1, #0
 80075a6:	d0f5      	beq.n	8007594 <__any_on+0x2a>
 80075a8:	2001      	movs	r0, #1
 80075aa:	e7f6      	b.n	800759a <__any_on+0x30>

080075ac <sulp>:
 80075ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075b0:	460f      	mov	r7, r1
 80075b2:	4690      	mov	r8, r2
 80075b4:	f7ff fec6 	bl	8007344 <__ulp>
 80075b8:	4604      	mov	r4, r0
 80075ba:	460d      	mov	r5, r1
 80075bc:	f1b8 0f00 	cmp.w	r8, #0
 80075c0:	d011      	beq.n	80075e6 <sulp+0x3a>
 80075c2:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80075c6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	dd0b      	ble.n	80075e6 <sulp+0x3a>
 80075ce:	2400      	movs	r4, #0
 80075d0:	051b      	lsls	r3, r3, #20
 80075d2:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80075d6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80075da:	4622      	mov	r2, r4
 80075dc:	462b      	mov	r3, r5
 80075de:	f7f8 ff7b 	bl	80004d8 <__aeabi_dmul>
 80075e2:	4604      	mov	r4, r0
 80075e4:	460d      	mov	r5, r1
 80075e6:	4620      	mov	r0, r4
 80075e8:	4629      	mov	r1, r5
 80075ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080075f0 <_strtod_l>:
 80075f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075f4:	b09f      	sub	sp, #124	@ 0x7c
 80075f6:	9217      	str	r2, [sp, #92]	@ 0x5c
 80075f8:	2200      	movs	r2, #0
 80075fa:	460c      	mov	r4, r1
 80075fc:	921a      	str	r2, [sp, #104]	@ 0x68
 80075fe:	f04f 0a00 	mov.w	sl, #0
 8007602:	f04f 0b00 	mov.w	fp, #0
 8007606:	460a      	mov	r2, r1
 8007608:	9005      	str	r0, [sp, #20]
 800760a:	9219      	str	r2, [sp, #100]	@ 0x64
 800760c:	7811      	ldrb	r1, [r2, #0]
 800760e:	292b      	cmp	r1, #43	@ 0x2b
 8007610:	d048      	beq.n	80076a4 <_strtod_l+0xb4>
 8007612:	d836      	bhi.n	8007682 <_strtod_l+0x92>
 8007614:	290d      	cmp	r1, #13
 8007616:	d830      	bhi.n	800767a <_strtod_l+0x8a>
 8007618:	2908      	cmp	r1, #8
 800761a:	d830      	bhi.n	800767e <_strtod_l+0x8e>
 800761c:	2900      	cmp	r1, #0
 800761e:	d039      	beq.n	8007694 <_strtod_l+0xa4>
 8007620:	2200      	movs	r2, #0
 8007622:	920e      	str	r2, [sp, #56]	@ 0x38
 8007624:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007626:	782a      	ldrb	r2, [r5, #0]
 8007628:	2a30      	cmp	r2, #48	@ 0x30
 800762a:	f040 80b0 	bne.w	800778e <_strtod_l+0x19e>
 800762e:	786a      	ldrb	r2, [r5, #1]
 8007630:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007634:	2a58      	cmp	r2, #88	@ 0x58
 8007636:	d16c      	bne.n	8007712 <_strtod_l+0x122>
 8007638:	9302      	str	r3, [sp, #8]
 800763a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800763c:	4a8f      	ldr	r2, [pc, #572]	@ (800787c <_strtod_l+0x28c>)
 800763e:	9301      	str	r3, [sp, #4]
 8007640:	ab1a      	add	r3, sp, #104	@ 0x68
 8007642:	9300      	str	r3, [sp, #0]
 8007644:	9805      	ldr	r0, [sp, #20]
 8007646:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007648:	a919      	add	r1, sp, #100	@ 0x64
 800764a:	f001 fe55 	bl	80092f8 <__gethex>
 800764e:	f010 060f 	ands.w	r6, r0, #15
 8007652:	4604      	mov	r4, r0
 8007654:	d005      	beq.n	8007662 <_strtod_l+0x72>
 8007656:	2e06      	cmp	r6, #6
 8007658:	d126      	bne.n	80076a8 <_strtod_l+0xb8>
 800765a:	2300      	movs	r3, #0
 800765c:	3501      	adds	r5, #1
 800765e:	9519      	str	r5, [sp, #100]	@ 0x64
 8007660:	930e      	str	r3, [sp, #56]	@ 0x38
 8007662:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007664:	2b00      	cmp	r3, #0
 8007666:	f040 8582 	bne.w	800816e <_strtod_l+0xb7e>
 800766a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800766c:	b1bb      	cbz	r3, 800769e <_strtod_l+0xae>
 800766e:	4650      	mov	r0, sl
 8007670:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8007674:	b01f      	add	sp, #124	@ 0x7c
 8007676:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800767a:	2920      	cmp	r1, #32
 800767c:	d1d0      	bne.n	8007620 <_strtod_l+0x30>
 800767e:	3201      	adds	r2, #1
 8007680:	e7c3      	b.n	800760a <_strtod_l+0x1a>
 8007682:	292d      	cmp	r1, #45	@ 0x2d
 8007684:	d1cc      	bne.n	8007620 <_strtod_l+0x30>
 8007686:	2101      	movs	r1, #1
 8007688:	910e      	str	r1, [sp, #56]	@ 0x38
 800768a:	1c51      	adds	r1, r2, #1
 800768c:	9119      	str	r1, [sp, #100]	@ 0x64
 800768e:	7852      	ldrb	r2, [r2, #1]
 8007690:	2a00      	cmp	r2, #0
 8007692:	d1c7      	bne.n	8007624 <_strtod_l+0x34>
 8007694:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007696:	9419      	str	r4, [sp, #100]	@ 0x64
 8007698:	2b00      	cmp	r3, #0
 800769a:	f040 8566 	bne.w	800816a <_strtod_l+0xb7a>
 800769e:	4650      	mov	r0, sl
 80076a0:	4659      	mov	r1, fp
 80076a2:	e7e7      	b.n	8007674 <_strtod_l+0x84>
 80076a4:	2100      	movs	r1, #0
 80076a6:	e7ef      	b.n	8007688 <_strtod_l+0x98>
 80076a8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80076aa:	b13a      	cbz	r2, 80076bc <_strtod_l+0xcc>
 80076ac:	2135      	movs	r1, #53	@ 0x35
 80076ae:	a81c      	add	r0, sp, #112	@ 0x70
 80076b0:	f7ff ff38 	bl	8007524 <__copybits>
 80076b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80076b6:	9805      	ldr	r0, [sp, #20]
 80076b8:	f7ff fb18 	bl	8006cec <_Bfree>
 80076bc:	3e01      	subs	r6, #1
 80076be:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80076c0:	2e04      	cmp	r6, #4
 80076c2:	d806      	bhi.n	80076d2 <_strtod_l+0xe2>
 80076c4:	e8df f006 	tbb	[pc, r6]
 80076c8:	201d0314 	.word	0x201d0314
 80076cc:	14          	.byte	0x14
 80076cd:	00          	.byte	0x00
 80076ce:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80076d2:	05e1      	lsls	r1, r4, #23
 80076d4:	bf48      	it	mi
 80076d6:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80076da:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80076de:	0d1b      	lsrs	r3, r3, #20
 80076e0:	051b      	lsls	r3, r3, #20
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d1bd      	bne.n	8007662 <_strtod_l+0x72>
 80076e6:	f7fe fb17 	bl	8005d18 <__errno>
 80076ea:	2322      	movs	r3, #34	@ 0x22
 80076ec:	6003      	str	r3, [r0, #0]
 80076ee:	e7b8      	b.n	8007662 <_strtod_l+0x72>
 80076f0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80076f4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80076f8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80076fc:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007700:	e7e7      	b.n	80076d2 <_strtod_l+0xe2>
 8007702:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8007880 <_strtod_l+0x290>
 8007706:	e7e4      	b.n	80076d2 <_strtod_l+0xe2>
 8007708:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800770c:	f04f 3aff 	mov.w	sl, #4294967295
 8007710:	e7df      	b.n	80076d2 <_strtod_l+0xe2>
 8007712:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007714:	1c5a      	adds	r2, r3, #1
 8007716:	9219      	str	r2, [sp, #100]	@ 0x64
 8007718:	785b      	ldrb	r3, [r3, #1]
 800771a:	2b30      	cmp	r3, #48	@ 0x30
 800771c:	d0f9      	beq.n	8007712 <_strtod_l+0x122>
 800771e:	2b00      	cmp	r3, #0
 8007720:	d09f      	beq.n	8007662 <_strtod_l+0x72>
 8007722:	2301      	movs	r3, #1
 8007724:	2700      	movs	r7, #0
 8007726:	220a      	movs	r2, #10
 8007728:	46b9      	mov	r9, r7
 800772a:	9308      	str	r3, [sp, #32]
 800772c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800772e:	970b      	str	r7, [sp, #44]	@ 0x2c
 8007730:	930c      	str	r3, [sp, #48]	@ 0x30
 8007732:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007734:	7805      	ldrb	r5, [r0, #0]
 8007736:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800773a:	b2d9      	uxtb	r1, r3
 800773c:	2909      	cmp	r1, #9
 800773e:	d928      	bls.n	8007792 <_strtod_l+0x1a2>
 8007740:	2201      	movs	r2, #1
 8007742:	4950      	ldr	r1, [pc, #320]	@ (8007884 <_strtod_l+0x294>)
 8007744:	f001 fcf4 	bl	8009130 <strncmp>
 8007748:	2800      	cmp	r0, #0
 800774a:	d032      	beq.n	80077b2 <_strtod_l+0x1c2>
 800774c:	2000      	movs	r0, #0
 800774e:	462a      	mov	r2, r5
 8007750:	4603      	mov	r3, r0
 8007752:	464d      	mov	r5, r9
 8007754:	900a      	str	r0, [sp, #40]	@ 0x28
 8007756:	2a65      	cmp	r2, #101	@ 0x65
 8007758:	d001      	beq.n	800775e <_strtod_l+0x16e>
 800775a:	2a45      	cmp	r2, #69	@ 0x45
 800775c:	d114      	bne.n	8007788 <_strtod_l+0x198>
 800775e:	b91d      	cbnz	r5, 8007768 <_strtod_l+0x178>
 8007760:	9a08      	ldr	r2, [sp, #32]
 8007762:	4302      	orrs	r2, r0
 8007764:	d096      	beq.n	8007694 <_strtod_l+0xa4>
 8007766:	2500      	movs	r5, #0
 8007768:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800776a:	1c62      	adds	r2, r4, #1
 800776c:	9219      	str	r2, [sp, #100]	@ 0x64
 800776e:	7862      	ldrb	r2, [r4, #1]
 8007770:	2a2b      	cmp	r2, #43	@ 0x2b
 8007772:	d07a      	beq.n	800786a <_strtod_l+0x27a>
 8007774:	2a2d      	cmp	r2, #45	@ 0x2d
 8007776:	d07e      	beq.n	8007876 <_strtod_l+0x286>
 8007778:	f04f 0c00 	mov.w	ip, #0
 800777c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007780:	2909      	cmp	r1, #9
 8007782:	f240 8085 	bls.w	8007890 <_strtod_l+0x2a0>
 8007786:	9419      	str	r4, [sp, #100]	@ 0x64
 8007788:	f04f 0800 	mov.w	r8, #0
 800778c:	e0a5      	b.n	80078da <_strtod_l+0x2ea>
 800778e:	2300      	movs	r3, #0
 8007790:	e7c8      	b.n	8007724 <_strtod_l+0x134>
 8007792:	f1b9 0f08 	cmp.w	r9, #8
 8007796:	bfd8      	it	le
 8007798:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800779a:	f100 0001 	add.w	r0, r0, #1
 800779e:	bfd6      	itet	le
 80077a0:	fb02 3301 	mlale	r3, r2, r1, r3
 80077a4:	fb02 3707 	mlagt	r7, r2, r7, r3
 80077a8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80077aa:	f109 0901 	add.w	r9, r9, #1
 80077ae:	9019      	str	r0, [sp, #100]	@ 0x64
 80077b0:	e7bf      	b.n	8007732 <_strtod_l+0x142>
 80077b2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80077b4:	1c5a      	adds	r2, r3, #1
 80077b6:	9219      	str	r2, [sp, #100]	@ 0x64
 80077b8:	785a      	ldrb	r2, [r3, #1]
 80077ba:	f1b9 0f00 	cmp.w	r9, #0
 80077be:	d03b      	beq.n	8007838 <_strtod_l+0x248>
 80077c0:	464d      	mov	r5, r9
 80077c2:	900a      	str	r0, [sp, #40]	@ 0x28
 80077c4:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80077c8:	2b09      	cmp	r3, #9
 80077ca:	d912      	bls.n	80077f2 <_strtod_l+0x202>
 80077cc:	2301      	movs	r3, #1
 80077ce:	e7c2      	b.n	8007756 <_strtod_l+0x166>
 80077d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80077d2:	3001      	adds	r0, #1
 80077d4:	1c5a      	adds	r2, r3, #1
 80077d6:	9219      	str	r2, [sp, #100]	@ 0x64
 80077d8:	785a      	ldrb	r2, [r3, #1]
 80077da:	2a30      	cmp	r2, #48	@ 0x30
 80077dc:	d0f8      	beq.n	80077d0 <_strtod_l+0x1e0>
 80077de:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80077e2:	2b08      	cmp	r3, #8
 80077e4:	f200 84c8 	bhi.w	8008178 <_strtod_l+0xb88>
 80077e8:	900a      	str	r0, [sp, #40]	@ 0x28
 80077ea:	2000      	movs	r0, #0
 80077ec:	4605      	mov	r5, r0
 80077ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80077f0:	930c      	str	r3, [sp, #48]	@ 0x30
 80077f2:	3a30      	subs	r2, #48	@ 0x30
 80077f4:	f100 0301 	add.w	r3, r0, #1
 80077f8:	d018      	beq.n	800782c <_strtod_l+0x23c>
 80077fa:	462e      	mov	r6, r5
 80077fc:	f04f 0e0a 	mov.w	lr, #10
 8007800:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007802:	4419      	add	r1, r3
 8007804:	910a      	str	r1, [sp, #40]	@ 0x28
 8007806:	1c71      	adds	r1, r6, #1
 8007808:	eba1 0c05 	sub.w	ip, r1, r5
 800780c:	4563      	cmp	r3, ip
 800780e:	dc15      	bgt.n	800783c <_strtod_l+0x24c>
 8007810:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8007814:	182b      	adds	r3, r5, r0
 8007816:	2b08      	cmp	r3, #8
 8007818:	f105 0501 	add.w	r5, r5, #1
 800781c:	4405      	add	r5, r0
 800781e:	dc1a      	bgt.n	8007856 <_strtod_l+0x266>
 8007820:	230a      	movs	r3, #10
 8007822:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007824:	fb03 2301 	mla	r3, r3, r1, r2
 8007828:	930b      	str	r3, [sp, #44]	@ 0x2c
 800782a:	2300      	movs	r3, #0
 800782c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800782e:	4618      	mov	r0, r3
 8007830:	1c51      	adds	r1, r2, #1
 8007832:	9119      	str	r1, [sp, #100]	@ 0x64
 8007834:	7852      	ldrb	r2, [r2, #1]
 8007836:	e7c5      	b.n	80077c4 <_strtod_l+0x1d4>
 8007838:	4648      	mov	r0, r9
 800783a:	e7ce      	b.n	80077da <_strtod_l+0x1ea>
 800783c:	2e08      	cmp	r6, #8
 800783e:	dc05      	bgt.n	800784c <_strtod_l+0x25c>
 8007840:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007842:	fb0e f606 	mul.w	r6, lr, r6
 8007846:	960b      	str	r6, [sp, #44]	@ 0x2c
 8007848:	460e      	mov	r6, r1
 800784a:	e7dc      	b.n	8007806 <_strtod_l+0x216>
 800784c:	2910      	cmp	r1, #16
 800784e:	bfd8      	it	le
 8007850:	fb0e f707 	mulle.w	r7, lr, r7
 8007854:	e7f8      	b.n	8007848 <_strtod_l+0x258>
 8007856:	2b0f      	cmp	r3, #15
 8007858:	bfdc      	itt	le
 800785a:	230a      	movle	r3, #10
 800785c:	fb03 2707 	mlale	r7, r3, r7, r2
 8007860:	e7e3      	b.n	800782a <_strtod_l+0x23a>
 8007862:	2300      	movs	r3, #0
 8007864:	930a      	str	r3, [sp, #40]	@ 0x28
 8007866:	2301      	movs	r3, #1
 8007868:	e77a      	b.n	8007760 <_strtod_l+0x170>
 800786a:	f04f 0c00 	mov.w	ip, #0
 800786e:	1ca2      	adds	r2, r4, #2
 8007870:	9219      	str	r2, [sp, #100]	@ 0x64
 8007872:	78a2      	ldrb	r2, [r4, #2]
 8007874:	e782      	b.n	800777c <_strtod_l+0x18c>
 8007876:	f04f 0c01 	mov.w	ip, #1
 800787a:	e7f8      	b.n	800786e <_strtod_l+0x27e>
 800787c:	08009f54 	.word	0x08009f54
 8007880:	7ff00000 	.word	0x7ff00000
 8007884:	08009d6f 	.word	0x08009d6f
 8007888:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800788a:	1c51      	adds	r1, r2, #1
 800788c:	9119      	str	r1, [sp, #100]	@ 0x64
 800788e:	7852      	ldrb	r2, [r2, #1]
 8007890:	2a30      	cmp	r2, #48	@ 0x30
 8007892:	d0f9      	beq.n	8007888 <_strtod_l+0x298>
 8007894:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007898:	2908      	cmp	r1, #8
 800789a:	f63f af75 	bhi.w	8007788 <_strtod_l+0x198>
 800789e:	f04f 080a 	mov.w	r8, #10
 80078a2:	3a30      	subs	r2, #48	@ 0x30
 80078a4:	9209      	str	r2, [sp, #36]	@ 0x24
 80078a6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80078a8:	920f      	str	r2, [sp, #60]	@ 0x3c
 80078aa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80078ac:	1c56      	adds	r6, r2, #1
 80078ae:	9619      	str	r6, [sp, #100]	@ 0x64
 80078b0:	7852      	ldrb	r2, [r2, #1]
 80078b2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80078b6:	f1be 0f09 	cmp.w	lr, #9
 80078ba:	d939      	bls.n	8007930 <_strtod_l+0x340>
 80078bc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80078be:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80078c2:	1a76      	subs	r6, r6, r1
 80078c4:	2e08      	cmp	r6, #8
 80078c6:	dc03      	bgt.n	80078d0 <_strtod_l+0x2e0>
 80078c8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80078ca:	4588      	cmp	r8, r1
 80078cc:	bfa8      	it	ge
 80078ce:	4688      	movge	r8, r1
 80078d0:	f1bc 0f00 	cmp.w	ip, #0
 80078d4:	d001      	beq.n	80078da <_strtod_l+0x2ea>
 80078d6:	f1c8 0800 	rsb	r8, r8, #0
 80078da:	2d00      	cmp	r5, #0
 80078dc:	d14e      	bne.n	800797c <_strtod_l+0x38c>
 80078de:	9908      	ldr	r1, [sp, #32]
 80078e0:	4308      	orrs	r0, r1
 80078e2:	f47f aebe 	bne.w	8007662 <_strtod_l+0x72>
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	f47f aed4 	bne.w	8007694 <_strtod_l+0xa4>
 80078ec:	2a69      	cmp	r2, #105	@ 0x69
 80078ee:	d028      	beq.n	8007942 <_strtod_l+0x352>
 80078f0:	dc25      	bgt.n	800793e <_strtod_l+0x34e>
 80078f2:	2a49      	cmp	r2, #73	@ 0x49
 80078f4:	d025      	beq.n	8007942 <_strtod_l+0x352>
 80078f6:	2a4e      	cmp	r2, #78	@ 0x4e
 80078f8:	f47f aecc 	bne.w	8007694 <_strtod_l+0xa4>
 80078fc:	4999      	ldr	r1, [pc, #612]	@ (8007b64 <_strtod_l+0x574>)
 80078fe:	a819      	add	r0, sp, #100	@ 0x64
 8007900:	f001 ff1c 	bl	800973c <__match>
 8007904:	2800      	cmp	r0, #0
 8007906:	f43f aec5 	beq.w	8007694 <_strtod_l+0xa4>
 800790a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800790c:	781b      	ldrb	r3, [r3, #0]
 800790e:	2b28      	cmp	r3, #40	@ 0x28
 8007910:	d12e      	bne.n	8007970 <_strtod_l+0x380>
 8007912:	4995      	ldr	r1, [pc, #596]	@ (8007b68 <_strtod_l+0x578>)
 8007914:	aa1c      	add	r2, sp, #112	@ 0x70
 8007916:	a819      	add	r0, sp, #100	@ 0x64
 8007918:	f001 ff24 	bl	8009764 <__hexnan>
 800791c:	2805      	cmp	r0, #5
 800791e:	d127      	bne.n	8007970 <_strtod_l+0x380>
 8007920:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007922:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007926:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800792a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800792e:	e698      	b.n	8007662 <_strtod_l+0x72>
 8007930:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007932:	fb08 2101 	mla	r1, r8, r1, r2
 8007936:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800793a:	9209      	str	r2, [sp, #36]	@ 0x24
 800793c:	e7b5      	b.n	80078aa <_strtod_l+0x2ba>
 800793e:	2a6e      	cmp	r2, #110	@ 0x6e
 8007940:	e7da      	b.n	80078f8 <_strtod_l+0x308>
 8007942:	498a      	ldr	r1, [pc, #552]	@ (8007b6c <_strtod_l+0x57c>)
 8007944:	a819      	add	r0, sp, #100	@ 0x64
 8007946:	f001 fef9 	bl	800973c <__match>
 800794a:	2800      	cmp	r0, #0
 800794c:	f43f aea2 	beq.w	8007694 <_strtod_l+0xa4>
 8007950:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007952:	4987      	ldr	r1, [pc, #540]	@ (8007b70 <_strtod_l+0x580>)
 8007954:	3b01      	subs	r3, #1
 8007956:	a819      	add	r0, sp, #100	@ 0x64
 8007958:	9319      	str	r3, [sp, #100]	@ 0x64
 800795a:	f001 feef 	bl	800973c <__match>
 800795e:	b910      	cbnz	r0, 8007966 <_strtod_l+0x376>
 8007960:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007962:	3301      	adds	r3, #1
 8007964:	9319      	str	r3, [sp, #100]	@ 0x64
 8007966:	f04f 0a00 	mov.w	sl, #0
 800796a:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8007b74 <_strtod_l+0x584>
 800796e:	e678      	b.n	8007662 <_strtod_l+0x72>
 8007970:	4881      	ldr	r0, [pc, #516]	@ (8007b78 <_strtod_l+0x588>)
 8007972:	f001 fc21 	bl	80091b8 <nan>
 8007976:	4682      	mov	sl, r0
 8007978:	468b      	mov	fp, r1
 800797a:	e672      	b.n	8007662 <_strtod_l+0x72>
 800797c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800797e:	f1b9 0f00 	cmp.w	r9, #0
 8007982:	bf08      	it	eq
 8007984:	46a9      	moveq	r9, r5
 8007986:	eba8 0303 	sub.w	r3, r8, r3
 800798a:	2d10      	cmp	r5, #16
 800798c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800798e:	462c      	mov	r4, r5
 8007990:	9309      	str	r3, [sp, #36]	@ 0x24
 8007992:	bfa8      	it	ge
 8007994:	2410      	movge	r4, #16
 8007996:	f7f8 fd25 	bl	80003e4 <__aeabi_ui2d>
 800799a:	2d09      	cmp	r5, #9
 800799c:	4682      	mov	sl, r0
 800799e:	468b      	mov	fp, r1
 80079a0:	dc11      	bgt.n	80079c6 <_strtod_l+0x3d6>
 80079a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	f43f ae5c 	beq.w	8007662 <_strtod_l+0x72>
 80079aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079ac:	dd76      	ble.n	8007a9c <_strtod_l+0x4ac>
 80079ae:	2b16      	cmp	r3, #22
 80079b0:	dc5d      	bgt.n	8007a6e <_strtod_l+0x47e>
 80079b2:	4972      	ldr	r1, [pc, #456]	@ (8007b7c <_strtod_l+0x58c>)
 80079b4:	4652      	mov	r2, sl
 80079b6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80079ba:	465b      	mov	r3, fp
 80079bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079c0:	f7f8 fd8a 	bl	80004d8 <__aeabi_dmul>
 80079c4:	e7d7      	b.n	8007976 <_strtod_l+0x386>
 80079c6:	4b6d      	ldr	r3, [pc, #436]	@ (8007b7c <_strtod_l+0x58c>)
 80079c8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80079cc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80079d0:	f7f8 fd82 	bl	80004d8 <__aeabi_dmul>
 80079d4:	4682      	mov	sl, r0
 80079d6:	4638      	mov	r0, r7
 80079d8:	468b      	mov	fp, r1
 80079da:	f7f8 fd03 	bl	80003e4 <__aeabi_ui2d>
 80079de:	4602      	mov	r2, r0
 80079e0:	460b      	mov	r3, r1
 80079e2:	4650      	mov	r0, sl
 80079e4:	4659      	mov	r1, fp
 80079e6:	f7f8 fbc1 	bl	800016c <__adddf3>
 80079ea:	2d0f      	cmp	r5, #15
 80079ec:	4682      	mov	sl, r0
 80079ee:	468b      	mov	fp, r1
 80079f0:	ddd7      	ble.n	80079a2 <_strtod_l+0x3b2>
 80079f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079f4:	1b2c      	subs	r4, r5, r4
 80079f6:	441c      	add	r4, r3
 80079f8:	2c00      	cmp	r4, #0
 80079fa:	f340 8093 	ble.w	8007b24 <_strtod_l+0x534>
 80079fe:	f014 030f 	ands.w	r3, r4, #15
 8007a02:	d00a      	beq.n	8007a1a <_strtod_l+0x42a>
 8007a04:	495d      	ldr	r1, [pc, #372]	@ (8007b7c <_strtod_l+0x58c>)
 8007a06:	4652      	mov	r2, sl
 8007a08:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007a0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a10:	465b      	mov	r3, fp
 8007a12:	f7f8 fd61 	bl	80004d8 <__aeabi_dmul>
 8007a16:	4682      	mov	sl, r0
 8007a18:	468b      	mov	fp, r1
 8007a1a:	f034 040f 	bics.w	r4, r4, #15
 8007a1e:	d073      	beq.n	8007b08 <_strtod_l+0x518>
 8007a20:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007a24:	dd49      	ble.n	8007aba <_strtod_l+0x4ca>
 8007a26:	2400      	movs	r4, #0
 8007a28:	46a0      	mov	r8, r4
 8007a2a:	46a1      	mov	r9, r4
 8007a2c:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007a2e:	2322      	movs	r3, #34	@ 0x22
 8007a30:	f04f 0a00 	mov.w	sl, #0
 8007a34:	9a05      	ldr	r2, [sp, #20]
 8007a36:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8007b74 <_strtod_l+0x584>
 8007a3a:	6013      	str	r3, [r2, #0]
 8007a3c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	f43f ae0f 	beq.w	8007662 <_strtod_l+0x72>
 8007a44:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007a46:	9805      	ldr	r0, [sp, #20]
 8007a48:	f7ff f950 	bl	8006cec <_Bfree>
 8007a4c:	4649      	mov	r1, r9
 8007a4e:	9805      	ldr	r0, [sp, #20]
 8007a50:	f7ff f94c 	bl	8006cec <_Bfree>
 8007a54:	4641      	mov	r1, r8
 8007a56:	9805      	ldr	r0, [sp, #20]
 8007a58:	f7ff f948 	bl	8006cec <_Bfree>
 8007a5c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007a5e:	9805      	ldr	r0, [sp, #20]
 8007a60:	f7ff f944 	bl	8006cec <_Bfree>
 8007a64:	4621      	mov	r1, r4
 8007a66:	9805      	ldr	r0, [sp, #20]
 8007a68:	f7ff f940 	bl	8006cec <_Bfree>
 8007a6c:	e5f9      	b.n	8007662 <_strtod_l+0x72>
 8007a6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a70:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007a74:	4293      	cmp	r3, r2
 8007a76:	dbbc      	blt.n	80079f2 <_strtod_l+0x402>
 8007a78:	4c40      	ldr	r4, [pc, #256]	@ (8007b7c <_strtod_l+0x58c>)
 8007a7a:	f1c5 050f 	rsb	r5, r5, #15
 8007a7e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007a82:	4652      	mov	r2, sl
 8007a84:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a88:	465b      	mov	r3, fp
 8007a8a:	f7f8 fd25 	bl	80004d8 <__aeabi_dmul>
 8007a8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a90:	1b5d      	subs	r5, r3, r5
 8007a92:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007a96:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007a9a:	e791      	b.n	80079c0 <_strtod_l+0x3d0>
 8007a9c:	3316      	adds	r3, #22
 8007a9e:	dba8      	blt.n	80079f2 <_strtod_l+0x402>
 8007aa0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007aa2:	4650      	mov	r0, sl
 8007aa4:	eba3 0808 	sub.w	r8, r3, r8
 8007aa8:	4b34      	ldr	r3, [pc, #208]	@ (8007b7c <_strtod_l+0x58c>)
 8007aaa:	4659      	mov	r1, fp
 8007aac:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007ab0:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007ab4:	f7f8 fe3a 	bl	800072c <__aeabi_ddiv>
 8007ab8:	e75d      	b.n	8007976 <_strtod_l+0x386>
 8007aba:	2300      	movs	r3, #0
 8007abc:	4650      	mov	r0, sl
 8007abe:	4659      	mov	r1, fp
 8007ac0:	461e      	mov	r6, r3
 8007ac2:	4f2f      	ldr	r7, [pc, #188]	@ (8007b80 <_strtod_l+0x590>)
 8007ac4:	1124      	asrs	r4, r4, #4
 8007ac6:	2c01      	cmp	r4, #1
 8007ac8:	dc21      	bgt.n	8007b0e <_strtod_l+0x51e>
 8007aca:	b10b      	cbz	r3, 8007ad0 <_strtod_l+0x4e0>
 8007acc:	4682      	mov	sl, r0
 8007ace:	468b      	mov	fp, r1
 8007ad0:	492b      	ldr	r1, [pc, #172]	@ (8007b80 <_strtod_l+0x590>)
 8007ad2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007ad6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007ada:	4652      	mov	r2, sl
 8007adc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ae0:	465b      	mov	r3, fp
 8007ae2:	f7f8 fcf9 	bl	80004d8 <__aeabi_dmul>
 8007ae6:	4b23      	ldr	r3, [pc, #140]	@ (8007b74 <_strtod_l+0x584>)
 8007ae8:	460a      	mov	r2, r1
 8007aea:	400b      	ands	r3, r1
 8007aec:	4925      	ldr	r1, [pc, #148]	@ (8007b84 <_strtod_l+0x594>)
 8007aee:	4682      	mov	sl, r0
 8007af0:	428b      	cmp	r3, r1
 8007af2:	d898      	bhi.n	8007a26 <_strtod_l+0x436>
 8007af4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007af8:	428b      	cmp	r3, r1
 8007afa:	bf86      	itte	hi
 8007afc:	f04f 3aff 	movhi.w	sl, #4294967295
 8007b00:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8007b88 <_strtod_l+0x598>
 8007b04:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007b08:	2300      	movs	r3, #0
 8007b0a:	9308      	str	r3, [sp, #32]
 8007b0c:	e076      	b.n	8007bfc <_strtod_l+0x60c>
 8007b0e:	07e2      	lsls	r2, r4, #31
 8007b10:	d504      	bpl.n	8007b1c <_strtod_l+0x52c>
 8007b12:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b16:	f7f8 fcdf 	bl	80004d8 <__aeabi_dmul>
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	3601      	adds	r6, #1
 8007b1e:	1064      	asrs	r4, r4, #1
 8007b20:	3708      	adds	r7, #8
 8007b22:	e7d0      	b.n	8007ac6 <_strtod_l+0x4d6>
 8007b24:	d0f0      	beq.n	8007b08 <_strtod_l+0x518>
 8007b26:	4264      	negs	r4, r4
 8007b28:	f014 020f 	ands.w	r2, r4, #15
 8007b2c:	d00a      	beq.n	8007b44 <_strtod_l+0x554>
 8007b2e:	4b13      	ldr	r3, [pc, #76]	@ (8007b7c <_strtod_l+0x58c>)
 8007b30:	4650      	mov	r0, sl
 8007b32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b36:	4659      	mov	r1, fp
 8007b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b3c:	f7f8 fdf6 	bl	800072c <__aeabi_ddiv>
 8007b40:	4682      	mov	sl, r0
 8007b42:	468b      	mov	fp, r1
 8007b44:	1124      	asrs	r4, r4, #4
 8007b46:	d0df      	beq.n	8007b08 <_strtod_l+0x518>
 8007b48:	2c1f      	cmp	r4, #31
 8007b4a:	dd1f      	ble.n	8007b8c <_strtod_l+0x59c>
 8007b4c:	2400      	movs	r4, #0
 8007b4e:	46a0      	mov	r8, r4
 8007b50:	46a1      	mov	r9, r4
 8007b52:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007b54:	2322      	movs	r3, #34	@ 0x22
 8007b56:	9a05      	ldr	r2, [sp, #20]
 8007b58:	f04f 0a00 	mov.w	sl, #0
 8007b5c:	f04f 0b00 	mov.w	fp, #0
 8007b60:	6013      	str	r3, [r2, #0]
 8007b62:	e76b      	b.n	8007a3c <_strtod_l+0x44c>
 8007b64:	08009c5f 	.word	0x08009c5f
 8007b68:	08009f40 	.word	0x08009f40
 8007b6c:	08009c57 	.word	0x08009c57
 8007b70:	08009c8c 	.word	0x08009c8c
 8007b74:	7ff00000 	.word	0x7ff00000
 8007b78:	08009de0 	.word	0x08009de0
 8007b7c:	08009e78 	.word	0x08009e78
 8007b80:	08009e50 	.word	0x08009e50
 8007b84:	7ca00000 	.word	0x7ca00000
 8007b88:	7fefffff 	.word	0x7fefffff
 8007b8c:	f014 0310 	ands.w	r3, r4, #16
 8007b90:	bf18      	it	ne
 8007b92:	236a      	movne	r3, #106	@ 0x6a
 8007b94:	4650      	mov	r0, sl
 8007b96:	9308      	str	r3, [sp, #32]
 8007b98:	4659      	mov	r1, fp
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	4e77      	ldr	r6, [pc, #476]	@ (8007d7c <_strtod_l+0x78c>)
 8007b9e:	07e7      	lsls	r7, r4, #31
 8007ba0:	d504      	bpl.n	8007bac <_strtod_l+0x5bc>
 8007ba2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007ba6:	f7f8 fc97 	bl	80004d8 <__aeabi_dmul>
 8007baa:	2301      	movs	r3, #1
 8007bac:	1064      	asrs	r4, r4, #1
 8007bae:	f106 0608 	add.w	r6, r6, #8
 8007bb2:	d1f4      	bne.n	8007b9e <_strtod_l+0x5ae>
 8007bb4:	b10b      	cbz	r3, 8007bba <_strtod_l+0x5ca>
 8007bb6:	4682      	mov	sl, r0
 8007bb8:	468b      	mov	fp, r1
 8007bba:	9b08      	ldr	r3, [sp, #32]
 8007bbc:	b1b3      	cbz	r3, 8007bec <_strtod_l+0x5fc>
 8007bbe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007bc2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	4659      	mov	r1, fp
 8007bca:	dd0f      	ble.n	8007bec <_strtod_l+0x5fc>
 8007bcc:	2b1f      	cmp	r3, #31
 8007bce:	dd58      	ble.n	8007c82 <_strtod_l+0x692>
 8007bd0:	2b34      	cmp	r3, #52	@ 0x34
 8007bd2:	bfd8      	it	le
 8007bd4:	f04f 33ff 	movle.w	r3, #4294967295
 8007bd8:	f04f 0a00 	mov.w	sl, #0
 8007bdc:	bfcf      	iteee	gt
 8007bde:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007be2:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007be6:	4093      	lslle	r3, r2
 8007be8:	ea03 0b01 	andle.w	fp, r3, r1
 8007bec:	2200      	movs	r2, #0
 8007bee:	2300      	movs	r3, #0
 8007bf0:	4650      	mov	r0, sl
 8007bf2:	4659      	mov	r1, fp
 8007bf4:	f7f8 fed8 	bl	80009a8 <__aeabi_dcmpeq>
 8007bf8:	2800      	cmp	r0, #0
 8007bfa:	d1a7      	bne.n	8007b4c <_strtod_l+0x55c>
 8007bfc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bfe:	464a      	mov	r2, r9
 8007c00:	9300      	str	r3, [sp, #0]
 8007c02:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007c04:	462b      	mov	r3, r5
 8007c06:	9805      	ldr	r0, [sp, #20]
 8007c08:	f7ff f8d8 	bl	8006dbc <__s2b>
 8007c0c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8007c0e:	2800      	cmp	r0, #0
 8007c10:	f43f af09 	beq.w	8007a26 <_strtod_l+0x436>
 8007c14:	2400      	movs	r4, #0
 8007c16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c1a:	2a00      	cmp	r2, #0
 8007c1c:	eba3 0308 	sub.w	r3, r3, r8
 8007c20:	bfa8      	it	ge
 8007c22:	2300      	movge	r3, #0
 8007c24:	46a0      	mov	r8, r4
 8007c26:	9312      	str	r3, [sp, #72]	@ 0x48
 8007c28:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007c2c:	9316      	str	r3, [sp, #88]	@ 0x58
 8007c2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c30:	9805      	ldr	r0, [sp, #20]
 8007c32:	6859      	ldr	r1, [r3, #4]
 8007c34:	f7ff f81a 	bl	8006c6c <_Balloc>
 8007c38:	4681      	mov	r9, r0
 8007c3a:	2800      	cmp	r0, #0
 8007c3c:	f43f aef7 	beq.w	8007a2e <_strtod_l+0x43e>
 8007c40:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c42:	300c      	adds	r0, #12
 8007c44:	691a      	ldr	r2, [r3, #16]
 8007c46:	f103 010c 	add.w	r1, r3, #12
 8007c4a:	3202      	adds	r2, #2
 8007c4c:	0092      	lsls	r2, r2, #2
 8007c4e:	f7fe f89e 	bl	8005d8e <memcpy>
 8007c52:	ab1c      	add	r3, sp, #112	@ 0x70
 8007c54:	9301      	str	r3, [sp, #4]
 8007c56:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007c58:	9300      	str	r3, [sp, #0]
 8007c5a:	4652      	mov	r2, sl
 8007c5c:	465b      	mov	r3, fp
 8007c5e:	9805      	ldr	r0, [sp, #20]
 8007c60:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007c64:	f7ff fbd6 	bl	8007414 <__d2b>
 8007c68:	901a      	str	r0, [sp, #104]	@ 0x68
 8007c6a:	2800      	cmp	r0, #0
 8007c6c:	f43f aedf 	beq.w	8007a2e <_strtod_l+0x43e>
 8007c70:	2101      	movs	r1, #1
 8007c72:	9805      	ldr	r0, [sp, #20]
 8007c74:	f7ff f938 	bl	8006ee8 <__i2b>
 8007c78:	4680      	mov	r8, r0
 8007c7a:	b948      	cbnz	r0, 8007c90 <_strtod_l+0x6a0>
 8007c7c:	f04f 0800 	mov.w	r8, #0
 8007c80:	e6d5      	b.n	8007a2e <_strtod_l+0x43e>
 8007c82:	f04f 32ff 	mov.w	r2, #4294967295
 8007c86:	fa02 f303 	lsl.w	r3, r2, r3
 8007c8a:	ea03 0a0a 	and.w	sl, r3, sl
 8007c8e:	e7ad      	b.n	8007bec <_strtod_l+0x5fc>
 8007c90:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007c92:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007c94:	2d00      	cmp	r5, #0
 8007c96:	bfab      	itete	ge
 8007c98:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007c9a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007c9c:	18ef      	addge	r7, r5, r3
 8007c9e:	1b5e      	sublt	r6, r3, r5
 8007ca0:	9b08      	ldr	r3, [sp, #32]
 8007ca2:	bfa8      	it	ge
 8007ca4:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007ca6:	eba5 0503 	sub.w	r5, r5, r3
 8007caa:	4415      	add	r5, r2
 8007cac:	4b34      	ldr	r3, [pc, #208]	@ (8007d80 <_strtod_l+0x790>)
 8007cae:	f105 35ff 	add.w	r5, r5, #4294967295
 8007cb2:	bfb8      	it	lt
 8007cb4:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007cb6:	429d      	cmp	r5, r3
 8007cb8:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007cbc:	da50      	bge.n	8007d60 <_strtod_l+0x770>
 8007cbe:	1b5b      	subs	r3, r3, r5
 8007cc0:	2b1f      	cmp	r3, #31
 8007cc2:	f04f 0101 	mov.w	r1, #1
 8007cc6:	eba2 0203 	sub.w	r2, r2, r3
 8007cca:	dc3d      	bgt.n	8007d48 <_strtod_l+0x758>
 8007ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8007cd0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	9310      	str	r3, [sp, #64]	@ 0x40
 8007cd6:	18bd      	adds	r5, r7, r2
 8007cd8:	9b08      	ldr	r3, [sp, #32]
 8007cda:	42af      	cmp	r7, r5
 8007cdc:	4416      	add	r6, r2
 8007cde:	441e      	add	r6, r3
 8007ce0:	463b      	mov	r3, r7
 8007ce2:	bfa8      	it	ge
 8007ce4:	462b      	movge	r3, r5
 8007ce6:	42b3      	cmp	r3, r6
 8007ce8:	bfa8      	it	ge
 8007cea:	4633      	movge	r3, r6
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	bfc2      	ittt	gt
 8007cf0:	1aed      	subgt	r5, r5, r3
 8007cf2:	1af6      	subgt	r6, r6, r3
 8007cf4:	1aff      	subgt	r7, r7, r3
 8007cf6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	dd16      	ble.n	8007d2a <_strtod_l+0x73a>
 8007cfc:	4641      	mov	r1, r8
 8007cfe:	461a      	mov	r2, r3
 8007d00:	9805      	ldr	r0, [sp, #20]
 8007d02:	f7ff f9a9 	bl	8007058 <__pow5mult>
 8007d06:	4680      	mov	r8, r0
 8007d08:	2800      	cmp	r0, #0
 8007d0a:	d0b7      	beq.n	8007c7c <_strtod_l+0x68c>
 8007d0c:	4601      	mov	r1, r0
 8007d0e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007d10:	9805      	ldr	r0, [sp, #20]
 8007d12:	f7ff f8ff 	bl	8006f14 <__multiply>
 8007d16:	900a      	str	r0, [sp, #40]	@ 0x28
 8007d18:	2800      	cmp	r0, #0
 8007d1a:	f43f ae88 	beq.w	8007a2e <_strtod_l+0x43e>
 8007d1e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007d20:	9805      	ldr	r0, [sp, #20]
 8007d22:	f7fe ffe3 	bl	8006cec <_Bfree>
 8007d26:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d28:	931a      	str	r3, [sp, #104]	@ 0x68
 8007d2a:	2d00      	cmp	r5, #0
 8007d2c:	dc1d      	bgt.n	8007d6a <_strtod_l+0x77a>
 8007d2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	dd27      	ble.n	8007d84 <_strtod_l+0x794>
 8007d34:	4649      	mov	r1, r9
 8007d36:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007d38:	9805      	ldr	r0, [sp, #20]
 8007d3a:	f7ff f98d 	bl	8007058 <__pow5mult>
 8007d3e:	4681      	mov	r9, r0
 8007d40:	bb00      	cbnz	r0, 8007d84 <_strtod_l+0x794>
 8007d42:	f04f 0900 	mov.w	r9, #0
 8007d46:	e672      	b.n	8007a2e <_strtod_l+0x43e>
 8007d48:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007d4c:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007d50:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007d54:	35e2      	adds	r5, #226	@ 0xe2
 8007d56:	fa01 f305 	lsl.w	r3, r1, r5
 8007d5a:	9310      	str	r3, [sp, #64]	@ 0x40
 8007d5c:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007d5e:	e7ba      	b.n	8007cd6 <_strtod_l+0x6e6>
 8007d60:	2300      	movs	r3, #0
 8007d62:	9310      	str	r3, [sp, #64]	@ 0x40
 8007d64:	2301      	movs	r3, #1
 8007d66:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007d68:	e7b5      	b.n	8007cd6 <_strtod_l+0x6e6>
 8007d6a:	462a      	mov	r2, r5
 8007d6c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007d6e:	9805      	ldr	r0, [sp, #20]
 8007d70:	f7ff f9cc 	bl	800710c <__lshift>
 8007d74:	901a      	str	r0, [sp, #104]	@ 0x68
 8007d76:	2800      	cmp	r0, #0
 8007d78:	d1d9      	bne.n	8007d2e <_strtod_l+0x73e>
 8007d7a:	e658      	b.n	8007a2e <_strtod_l+0x43e>
 8007d7c:	08009f68 	.word	0x08009f68
 8007d80:	fffffc02 	.word	0xfffffc02
 8007d84:	2e00      	cmp	r6, #0
 8007d86:	dd07      	ble.n	8007d98 <_strtod_l+0x7a8>
 8007d88:	4649      	mov	r1, r9
 8007d8a:	4632      	mov	r2, r6
 8007d8c:	9805      	ldr	r0, [sp, #20]
 8007d8e:	f7ff f9bd 	bl	800710c <__lshift>
 8007d92:	4681      	mov	r9, r0
 8007d94:	2800      	cmp	r0, #0
 8007d96:	d0d4      	beq.n	8007d42 <_strtod_l+0x752>
 8007d98:	2f00      	cmp	r7, #0
 8007d9a:	dd08      	ble.n	8007dae <_strtod_l+0x7be>
 8007d9c:	4641      	mov	r1, r8
 8007d9e:	463a      	mov	r2, r7
 8007da0:	9805      	ldr	r0, [sp, #20]
 8007da2:	f7ff f9b3 	bl	800710c <__lshift>
 8007da6:	4680      	mov	r8, r0
 8007da8:	2800      	cmp	r0, #0
 8007daa:	f43f ae40 	beq.w	8007a2e <_strtod_l+0x43e>
 8007dae:	464a      	mov	r2, r9
 8007db0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007db2:	9805      	ldr	r0, [sp, #20]
 8007db4:	f7ff fa32 	bl	800721c <__mdiff>
 8007db8:	4604      	mov	r4, r0
 8007dba:	2800      	cmp	r0, #0
 8007dbc:	f43f ae37 	beq.w	8007a2e <_strtod_l+0x43e>
 8007dc0:	68c3      	ldr	r3, [r0, #12]
 8007dc2:	4641      	mov	r1, r8
 8007dc4:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	60c3      	str	r3, [r0, #12]
 8007dca:	f7ff fa0b 	bl	80071e4 <__mcmp>
 8007dce:	2800      	cmp	r0, #0
 8007dd0:	da3d      	bge.n	8007e4e <_strtod_l+0x85e>
 8007dd2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007dd4:	ea53 030a 	orrs.w	r3, r3, sl
 8007dd8:	d163      	bne.n	8007ea2 <_strtod_l+0x8b2>
 8007dda:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d15f      	bne.n	8007ea2 <_strtod_l+0x8b2>
 8007de2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007de6:	0d1b      	lsrs	r3, r3, #20
 8007de8:	051b      	lsls	r3, r3, #20
 8007dea:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007dee:	d958      	bls.n	8007ea2 <_strtod_l+0x8b2>
 8007df0:	6963      	ldr	r3, [r4, #20]
 8007df2:	b913      	cbnz	r3, 8007dfa <_strtod_l+0x80a>
 8007df4:	6923      	ldr	r3, [r4, #16]
 8007df6:	2b01      	cmp	r3, #1
 8007df8:	dd53      	ble.n	8007ea2 <_strtod_l+0x8b2>
 8007dfa:	4621      	mov	r1, r4
 8007dfc:	2201      	movs	r2, #1
 8007dfe:	9805      	ldr	r0, [sp, #20]
 8007e00:	f7ff f984 	bl	800710c <__lshift>
 8007e04:	4641      	mov	r1, r8
 8007e06:	4604      	mov	r4, r0
 8007e08:	f7ff f9ec 	bl	80071e4 <__mcmp>
 8007e0c:	2800      	cmp	r0, #0
 8007e0e:	dd48      	ble.n	8007ea2 <_strtod_l+0x8b2>
 8007e10:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007e14:	9a08      	ldr	r2, [sp, #32]
 8007e16:	0d1b      	lsrs	r3, r3, #20
 8007e18:	051b      	lsls	r3, r3, #20
 8007e1a:	2a00      	cmp	r2, #0
 8007e1c:	d062      	beq.n	8007ee4 <_strtod_l+0x8f4>
 8007e1e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007e22:	d85f      	bhi.n	8007ee4 <_strtod_l+0x8f4>
 8007e24:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007e28:	f67f ae94 	bls.w	8007b54 <_strtod_l+0x564>
 8007e2c:	4650      	mov	r0, sl
 8007e2e:	4659      	mov	r1, fp
 8007e30:	4ba3      	ldr	r3, [pc, #652]	@ (80080c0 <_strtod_l+0xad0>)
 8007e32:	2200      	movs	r2, #0
 8007e34:	f7f8 fb50 	bl	80004d8 <__aeabi_dmul>
 8007e38:	4ba2      	ldr	r3, [pc, #648]	@ (80080c4 <_strtod_l+0xad4>)
 8007e3a:	4682      	mov	sl, r0
 8007e3c:	400b      	ands	r3, r1
 8007e3e:	468b      	mov	fp, r1
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	f47f adff 	bne.w	8007a44 <_strtod_l+0x454>
 8007e46:	2322      	movs	r3, #34	@ 0x22
 8007e48:	9a05      	ldr	r2, [sp, #20]
 8007e4a:	6013      	str	r3, [r2, #0]
 8007e4c:	e5fa      	b.n	8007a44 <_strtod_l+0x454>
 8007e4e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007e52:	d165      	bne.n	8007f20 <_strtod_l+0x930>
 8007e54:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007e56:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e5a:	b35a      	cbz	r2, 8007eb4 <_strtod_l+0x8c4>
 8007e5c:	4a9a      	ldr	r2, [pc, #616]	@ (80080c8 <_strtod_l+0xad8>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d12b      	bne.n	8007eba <_strtod_l+0x8ca>
 8007e62:	9b08      	ldr	r3, [sp, #32]
 8007e64:	4651      	mov	r1, sl
 8007e66:	b303      	cbz	r3, 8007eaa <_strtod_l+0x8ba>
 8007e68:	465a      	mov	r2, fp
 8007e6a:	4b96      	ldr	r3, [pc, #600]	@ (80080c4 <_strtod_l+0xad4>)
 8007e6c:	4013      	ands	r3, r2
 8007e6e:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007e72:	f04f 32ff 	mov.w	r2, #4294967295
 8007e76:	d81b      	bhi.n	8007eb0 <_strtod_l+0x8c0>
 8007e78:	0d1b      	lsrs	r3, r3, #20
 8007e7a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8007e82:	4299      	cmp	r1, r3
 8007e84:	d119      	bne.n	8007eba <_strtod_l+0x8ca>
 8007e86:	4b91      	ldr	r3, [pc, #580]	@ (80080cc <_strtod_l+0xadc>)
 8007e88:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007e8a:	429a      	cmp	r2, r3
 8007e8c:	d102      	bne.n	8007e94 <_strtod_l+0x8a4>
 8007e8e:	3101      	adds	r1, #1
 8007e90:	f43f adcd 	beq.w	8007a2e <_strtod_l+0x43e>
 8007e94:	f04f 0a00 	mov.w	sl, #0
 8007e98:	4b8a      	ldr	r3, [pc, #552]	@ (80080c4 <_strtod_l+0xad4>)
 8007e9a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007e9c:	401a      	ands	r2, r3
 8007e9e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007ea2:	9b08      	ldr	r3, [sp, #32]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d1c1      	bne.n	8007e2c <_strtod_l+0x83c>
 8007ea8:	e5cc      	b.n	8007a44 <_strtod_l+0x454>
 8007eaa:	f04f 33ff 	mov.w	r3, #4294967295
 8007eae:	e7e8      	b.n	8007e82 <_strtod_l+0x892>
 8007eb0:	4613      	mov	r3, r2
 8007eb2:	e7e6      	b.n	8007e82 <_strtod_l+0x892>
 8007eb4:	ea53 030a 	orrs.w	r3, r3, sl
 8007eb8:	d0aa      	beq.n	8007e10 <_strtod_l+0x820>
 8007eba:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007ebc:	b1db      	cbz	r3, 8007ef6 <_strtod_l+0x906>
 8007ebe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ec0:	4213      	tst	r3, r2
 8007ec2:	d0ee      	beq.n	8007ea2 <_strtod_l+0x8b2>
 8007ec4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ec6:	4650      	mov	r0, sl
 8007ec8:	4659      	mov	r1, fp
 8007eca:	9a08      	ldr	r2, [sp, #32]
 8007ecc:	b1bb      	cbz	r3, 8007efe <_strtod_l+0x90e>
 8007ece:	f7ff fb6d 	bl	80075ac <sulp>
 8007ed2:	4602      	mov	r2, r0
 8007ed4:	460b      	mov	r3, r1
 8007ed6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007eda:	f7f8 f947 	bl	800016c <__adddf3>
 8007ede:	4682      	mov	sl, r0
 8007ee0:	468b      	mov	fp, r1
 8007ee2:	e7de      	b.n	8007ea2 <_strtod_l+0x8b2>
 8007ee4:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007ee8:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007eec:	f04f 3aff 	mov.w	sl, #4294967295
 8007ef0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007ef4:	e7d5      	b.n	8007ea2 <_strtod_l+0x8b2>
 8007ef6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007ef8:	ea13 0f0a 	tst.w	r3, sl
 8007efc:	e7e1      	b.n	8007ec2 <_strtod_l+0x8d2>
 8007efe:	f7ff fb55 	bl	80075ac <sulp>
 8007f02:	4602      	mov	r2, r0
 8007f04:	460b      	mov	r3, r1
 8007f06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007f0a:	f7f8 f92d 	bl	8000168 <__aeabi_dsub>
 8007f0e:	2200      	movs	r2, #0
 8007f10:	2300      	movs	r3, #0
 8007f12:	4682      	mov	sl, r0
 8007f14:	468b      	mov	fp, r1
 8007f16:	f7f8 fd47 	bl	80009a8 <__aeabi_dcmpeq>
 8007f1a:	2800      	cmp	r0, #0
 8007f1c:	d0c1      	beq.n	8007ea2 <_strtod_l+0x8b2>
 8007f1e:	e619      	b.n	8007b54 <_strtod_l+0x564>
 8007f20:	4641      	mov	r1, r8
 8007f22:	4620      	mov	r0, r4
 8007f24:	f7ff face 	bl	80074c4 <__ratio>
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007f2e:	4606      	mov	r6, r0
 8007f30:	460f      	mov	r7, r1
 8007f32:	f7f8 fd4d 	bl	80009d0 <__aeabi_dcmple>
 8007f36:	2800      	cmp	r0, #0
 8007f38:	d06d      	beq.n	8008016 <_strtod_l+0xa26>
 8007f3a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d178      	bne.n	8008032 <_strtod_l+0xa42>
 8007f40:	f1ba 0f00 	cmp.w	sl, #0
 8007f44:	d156      	bne.n	8007ff4 <_strtod_l+0xa04>
 8007f46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f48:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d158      	bne.n	8008002 <_strtod_l+0xa12>
 8007f50:	2200      	movs	r2, #0
 8007f52:	4630      	mov	r0, r6
 8007f54:	4639      	mov	r1, r7
 8007f56:	4b5e      	ldr	r3, [pc, #376]	@ (80080d0 <_strtod_l+0xae0>)
 8007f58:	f7f8 fd30 	bl	80009bc <__aeabi_dcmplt>
 8007f5c:	2800      	cmp	r0, #0
 8007f5e:	d157      	bne.n	8008010 <_strtod_l+0xa20>
 8007f60:	4630      	mov	r0, r6
 8007f62:	4639      	mov	r1, r7
 8007f64:	2200      	movs	r2, #0
 8007f66:	4b5b      	ldr	r3, [pc, #364]	@ (80080d4 <_strtod_l+0xae4>)
 8007f68:	f7f8 fab6 	bl	80004d8 <__aeabi_dmul>
 8007f6c:	4606      	mov	r6, r0
 8007f6e:	460f      	mov	r7, r1
 8007f70:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007f74:	9606      	str	r6, [sp, #24]
 8007f76:	9307      	str	r3, [sp, #28]
 8007f78:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007f7c:	4d51      	ldr	r5, [pc, #324]	@ (80080c4 <_strtod_l+0xad4>)
 8007f7e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007f82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f84:	401d      	ands	r5, r3
 8007f86:	4b54      	ldr	r3, [pc, #336]	@ (80080d8 <_strtod_l+0xae8>)
 8007f88:	429d      	cmp	r5, r3
 8007f8a:	f040 80ab 	bne.w	80080e4 <_strtod_l+0xaf4>
 8007f8e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f90:	4650      	mov	r0, sl
 8007f92:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007f96:	4659      	mov	r1, fp
 8007f98:	f7ff f9d4 	bl	8007344 <__ulp>
 8007f9c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007fa0:	f7f8 fa9a 	bl	80004d8 <__aeabi_dmul>
 8007fa4:	4652      	mov	r2, sl
 8007fa6:	465b      	mov	r3, fp
 8007fa8:	f7f8 f8e0 	bl	800016c <__adddf3>
 8007fac:	460b      	mov	r3, r1
 8007fae:	4945      	ldr	r1, [pc, #276]	@ (80080c4 <_strtod_l+0xad4>)
 8007fb0:	4a4a      	ldr	r2, [pc, #296]	@ (80080dc <_strtod_l+0xaec>)
 8007fb2:	4019      	ands	r1, r3
 8007fb4:	4291      	cmp	r1, r2
 8007fb6:	4682      	mov	sl, r0
 8007fb8:	d942      	bls.n	8008040 <_strtod_l+0xa50>
 8007fba:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007fbc:	4b43      	ldr	r3, [pc, #268]	@ (80080cc <_strtod_l+0xadc>)
 8007fbe:	429a      	cmp	r2, r3
 8007fc0:	d103      	bne.n	8007fca <_strtod_l+0x9da>
 8007fc2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007fc4:	3301      	adds	r3, #1
 8007fc6:	f43f ad32 	beq.w	8007a2e <_strtod_l+0x43e>
 8007fca:	f04f 3aff 	mov.w	sl, #4294967295
 8007fce:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 80080cc <_strtod_l+0xadc>
 8007fd2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007fd4:	9805      	ldr	r0, [sp, #20]
 8007fd6:	f7fe fe89 	bl	8006cec <_Bfree>
 8007fda:	4649      	mov	r1, r9
 8007fdc:	9805      	ldr	r0, [sp, #20]
 8007fde:	f7fe fe85 	bl	8006cec <_Bfree>
 8007fe2:	4641      	mov	r1, r8
 8007fe4:	9805      	ldr	r0, [sp, #20]
 8007fe6:	f7fe fe81 	bl	8006cec <_Bfree>
 8007fea:	4621      	mov	r1, r4
 8007fec:	9805      	ldr	r0, [sp, #20]
 8007fee:	f7fe fe7d 	bl	8006cec <_Bfree>
 8007ff2:	e61c      	b.n	8007c2e <_strtod_l+0x63e>
 8007ff4:	f1ba 0f01 	cmp.w	sl, #1
 8007ff8:	d103      	bne.n	8008002 <_strtod_l+0xa12>
 8007ffa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	f43f ada9 	beq.w	8007b54 <_strtod_l+0x564>
 8008002:	2200      	movs	r2, #0
 8008004:	4b36      	ldr	r3, [pc, #216]	@ (80080e0 <_strtod_l+0xaf0>)
 8008006:	2600      	movs	r6, #0
 8008008:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800800c:	4f30      	ldr	r7, [pc, #192]	@ (80080d0 <_strtod_l+0xae0>)
 800800e:	e7b3      	b.n	8007f78 <_strtod_l+0x988>
 8008010:	2600      	movs	r6, #0
 8008012:	4f30      	ldr	r7, [pc, #192]	@ (80080d4 <_strtod_l+0xae4>)
 8008014:	e7ac      	b.n	8007f70 <_strtod_l+0x980>
 8008016:	4630      	mov	r0, r6
 8008018:	4639      	mov	r1, r7
 800801a:	4b2e      	ldr	r3, [pc, #184]	@ (80080d4 <_strtod_l+0xae4>)
 800801c:	2200      	movs	r2, #0
 800801e:	f7f8 fa5b 	bl	80004d8 <__aeabi_dmul>
 8008022:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008024:	4606      	mov	r6, r0
 8008026:	460f      	mov	r7, r1
 8008028:	2b00      	cmp	r3, #0
 800802a:	d0a1      	beq.n	8007f70 <_strtod_l+0x980>
 800802c:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008030:	e7a2      	b.n	8007f78 <_strtod_l+0x988>
 8008032:	2200      	movs	r2, #0
 8008034:	4b26      	ldr	r3, [pc, #152]	@ (80080d0 <_strtod_l+0xae0>)
 8008036:	4616      	mov	r6, r2
 8008038:	461f      	mov	r7, r3
 800803a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800803e:	e79b      	b.n	8007f78 <_strtod_l+0x988>
 8008040:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008044:	9b08      	ldr	r3, [sp, #32]
 8008046:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800804a:	2b00      	cmp	r3, #0
 800804c:	d1c1      	bne.n	8007fd2 <_strtod_l+0x9e2>
 800804e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008052:	0d1b      	lsrs	r3, r3, #20
 8008054:	051b      	lsls	r3, r3, #20
 8008056:	429d      	cmp	r5, r3
 8008058:	d1bb      	bne.n	8007fd2 <_strtod_l+0x9e2>
 800805a:	4630      	mov	r0, r6
 800805c:	4639      	mov	r1, r7
 800805e:	f7f8 fdf9 	bl	8000c54 <__aeabi_d2lz>
 8008062:	f7f8 fa0b 	bl	800047c <__aeabi_l2d>
 8008066:	4602      	mov	r2, r0
 8008068:	460b      	mov	r3, r1
 800806a:	4630      	mov	r0, r6
 800806c:	4639      	mov	r1, r7
 800806e:	f7f8 f87b 	bl	8000168 <__aeabi_dsub>
 8008072:	460b      	mov	r3, r1
 8008074:	4602      	mov	r2, r0
 8008076:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800807a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800807e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008080:	ea46 060a 	orr.w	r6, r6, sl
 8008084:	431e      	orrs	r6, r3
 8008086:	d06a      	beq.n	800815e <_strtod_l+0xb6e>
 8008088:	a309      	add	r3, pc, #36	@ (adr r3, 80080b0 <_strtod_l+0xac0>)
 800808a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800808e:	f7f8 fc95 	bl	80009bc <__aeabi_dcmplt>
 8008092:	2800      	cmp	r0, #0
 8008094:	f47f acd6 	bne.w	8007a44 <_strtod_l+0x454>
 8008098:	a307      	add	r3, pc, #28	@ (adr r3, 80080b8 <_strtod_l+0xac8>)
 800809a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800809e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80080a2:	f7f8 fca9 	bl	80009f8 <__aeabi_dcmpgt>
 80080a6:	2800      	cmp	r0, #0
 80080a8:	d093      	beq.n	8007fd2 <_strtod_l+0x9e2>
 80080aa:	e4cb      	b.n	8007a44 <_strtod_l+0x454>
 80080ac:	f3af 8000 	nop.w
 80080b0:	94a03595 	.word	0x94a03595
 80080b4:	3fdfffff 	.word	0x3fdfffff
 80080b8:	35afe535 	.word	0x35afe535
 80080bc:	3fe00000 	.word	0x3fe00000
 80080c0:	39500000 	.word	0x39500000
 80080c4:	7ff00000 	.word	0x7ff00000
 80080c8:	000fffff 	.word	0x000fffff
 80080cc:	7fefffff 	.word	0x7fefffff
 80080d0:	3ff00000 	.word	0x3ff00000
 80080d4:	3fe00000 	.word	0x3fe00000
 80080d8:	7fe00000 	.word	0x7fe00000
 80080dc:	7c9fffff 	.word	0x7c9fffff
 80080e0:	bff00000 	.word	0xbff00000
 80080e4:	9b08      	ldr	r3, [sp, #32]
 80080e6:	b323      	cbz	r3, 8008132 <_strtod_l+0xb42>
 80080e8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80080ec:	d821      	bhi.n	8008132 <_strtod_l+0xb42>
 80080ee:	a328      	add	r3, pc, #160	@ (adr r3, 8008190 <_strtod_l+0xba0>)
 80080f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080f4:	4630      	mov	r0, r6
 80080f6:	4639      	mov	r1, r7
 80080f8:	f7f8 fc6a 	bl	80009d0 <__aeabi_dcmple>
 80080fc:	b1a0      	cbz	r0, 8008128 <_strtod_l+0xb38>
 80080fe:	4639      	mov	r1, r7
 8008100:	4630      	mov	r0, r6
 8008102:	f7f8 fcc1 	bl	8000a88 <__aeabi_d2uiz>
 8008106:	2801      	cmp	r0, #1
 8008108:	bf38      	it	cc
 800810a:	2001      	movcc	r0, #1
 800810c:	f7f8 f96a 	bl	80003e4 <__aeabi_ui2d>
 8008110:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008112:	4606      	mov	r6, r0
 8008114:	460f      	mov	r7, r1
 8008116:	b9fb      	cbnz	r3, 8008158 <_strtod_l+0xb68>
 8008118:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800811c:	9014      	str	r0, [sp, #80]	@ 0x50
 800811e:	9315      	str	r3, [sp, #84]	@ 0x54
 8008120:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008124:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008128:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800812a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800812e:	1b5b      	subs	r3, r3, r5
 8008130:	9311      	str	r3, [sp, #68]	@ 0x44
 8008132:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008136:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800813a:	f7ff f903 	bl	8007344 <__ulp>
 800813e:	4602      	mov	r2, r0
 8008140:	460b      	mov	r3, r1
 8008142:	4650      	mov	r0, sl
 8008144:	4659      	mov	r1, fp
 8008146:	f7f8 f9c7 	bl	80004d8 <__aeabi_dmul>
 800814a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800814e:	f7f8 f80d 	bl	800016c <__adddf3>
 8008152:	4682      	mov	sl, r0
 8008154:	468b      	mov	fp, r1
 8008156:	e775      	b.n	8008044 <_strtod_l+0xa54>
 8008158:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800815c:	e7e0      	b.n	8008120 <_strtod_l+0xb30>
 800815e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008198 <_strtod_l+0xba8>)
 8008160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008164:	f7f8 fc2a 	bl	80009bc <__aeabi_dcmplt>
 8008168:	e79d      	b.n	80080a6 <_strtod_l+0xab6>
 800816a:	2300      	movs	r3, #0
 800816c:	930e      	str	r3, [sp, #56]	@ 0x38
 800816e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008170:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008172:	6013      	str	r3, [r2, #0]
 8008174:	f7ff ba79 	b.w	800766a <_strtod_l+0x7a>
 8008178:	2a65      	cmp	r2, #101	@ 0x65
 800817a:	f43f ab72 	beq.w	8007862 <_strtod_l+0x272>
 800817e:	2a45      	cmp	r2, #69	@ 0x45
 8008180:	f43f ab6f 	beq.w	8007862 <_strtod_l+0x272>
 8008184:	2301      	movs	r3, #1
 8008186:	f7ff bbaa 	b.w	80078de <_strtod_l+0x2ee>
 800818a:	bf00      	nop
 800818c:	f3af 8000 	nop.w
 8008190:	ffc00000 	.word	0xffc00000
 8008194:	41dfffff 	.word	0x41dfffff
 8008198:	94a03595 	.word	0x94a03595
 800819c:	3fcfffff 	.word	0x3fcfffff

080081a0 <_strtod_r>:
 80081a0:	4b01      	ldr	r3, [pc, #4]	@ (80081a8 <_strtod_r+0x8>)
 80081a2:	f7ff ba25 	b.w	80075f0 <_strtod_l>
 80081a6:	bf00      	nop
 80081a8:	20000068 	.word	0x20000068

080081ac <_strtol_l.isra.0>:
 80081ac:	2b24      	cmp	r3, #36	@ 0x24
 80081ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081b2:	4686      	mov	lr, r0
 80081b4:	4690      	mov	r8, r2
 80081b6:	d801      	bhi.n	80081bc <_strtol_l.isra.0+0x10>
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	d106      	bne.n	80081ca <_strtol_l.isra.0+0x1e>
 80081bc:	f7fd fdac 	bl	8005d18 <__errno>
 80081c0:	2316      	movs	r3, #22
 80081c2:	6003      	str	r3, [r0, #0]
 80081c4:	2000      	movs	r0, #0
 80081c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081ca:	460d      	mov	r5, r1
 80081cc:	4833      	ldr	r0, [pc, #204]	@ (800829c <_strtol_l.isra.0+0xf0>)
 80081ce:	462a      	mov	r2, r5
 80081d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80081d4:	5d06      	ldrb	r6, [r0, r4]
 80081d6:	f016 0608 	ands.w	r6, r6, #8
 80081da:	d1f8      	bne.n	80081ce <_strtol_l.isra.0+0x22>
 80081dc:	2c2d      	cmp	r4, #45	@ 0x2d
 80081de:	d110      	bne.n	8008202 <_strtol_l.isra.0+0x56>
 80081e0:	2601      	movs	r6, #1
 80081e2:	782c      	ldrb	r4, [r5, #0]
 80081e4:	1c95      	adds	r5, r2, #2
 80081e6:	f033 0210 	bics.w	r2, r3, #16
 80081ea:	d115      	bne.n	8008218 <_strtol_l.isra.0+0x6c>
 80081ec:	2c30      	cmp	r4, #48	@ 0x30
 80081ee:	d10d      	bne.n	800820c <_strtol_l.isra.0+0x60>
 80081f0:	782a      	ldrb	r2, [r5, #0]
 80081f2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80081f6:	2a58      	cmp	r2, #88	@ 0x58
 80081f8:	d108      	bne.n	800820c <_strtol_l.isra.0+0x60>
 80081fa:	786c      	ldrb	r4, [r5, #1]
 80081fc:	3502      	adds	r5, #2
 80081fe:	2310      	movs	r3, #16
 8008200:	e00a      	b.n	8008218 <_strtol_l.isra.0+0x6c>
 8008202:	2c2b      	cmp	r4, #43	@ 0x2b
 8008204:	bf04      	itt	eq
 8008206:	782c      	ldrbeq	r4, [r5, #0]
 8008208:	1c95      	addeq	r5, r2, #2
 800820a:	e7ec      	b.n	80081e6 <_strtol_l.isra.0+0x3a>
 800820c:	2b00      	cmp	r3, #0
 800820e:	d1f6      	bne.n	80081fe <_strtol_l.isra.0+0x52>
 8008210:	2c30      	cmp	r4, #48	@ 0x30
 8008212:	bf14      	ite	ne
 8008214:	230a      	movne	r3, #10
 8008216:	2308      	moveq	r3, #8
 8008218:	2200      	movs	r2, #0
 800821a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800821e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008222:	fbbc f9f3 	udiv	r9, ip, r3
 8008226:	4610      	mov	r0, r2
 8008228:	fb03 ca19 	mls	sl, r3, r9, ip
 800822c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008230:	2f09      	cmp	r7, #9
 8008232:	d80f      	bhi.n	8008254 <_strtol_l.isra.0+0xa8>
 8008234:	463c      	mov	r4, r7
 8008236:	42a3      	cmp	r3, r4
 8008238:	dd1b      	ble.n	8008272 <_strtol_l.isra.0+0xc6>
 800823a:	1c57      	adds	r7, r2, #1
 800823c:	d007      	beq.n	800824e <_strtol_l.isra.0+0xa2>
 800823e:	4581      	cmp	r9, r0
 8008240:	d314      	bcc.n	800826c <_strtol_l.isra.0+0xc0>
 8008242:	d101      	bne.n	8008248 <_strtol_l.isra.0+0x9c>
 8008244:	45a2      	cmp	sl, r4
 8008246:	db11      	blt.n	800826c <_strtol_l.isra.0+0xc0>
 8008248:	2201      	movs	r2, #1
 800824a:	fb00 4003 	mla	r0, r0, r3, r4
 800824e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008252:	e7eb      	b.n	800822c <_strtol_l.isra.0+0x80>
 8008254:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008258:	2f19      	cmp	r7, #25
 800825a:	d801      	bhi.n	8008260 <_strtol_l.isra.0+0xb4>
 800825c:	3c37      	subs	r4, #55	@ 0x37
 800825e:	e7ea      	b.n	8008236 <_strtol_l.isra.0+0x8a>
 8008260:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008264:	2f19      	cmp	r7, #25
 8008266:	d804      	bhi.n	8008272 <_strtol_l.isra.0+0xc6>
 8008268:	3c57      	subs	r4, #87	@ 0x57
 800826a:	e7e4      	b.n	8008236 <_strtol_l.isra.0+0x8a>
 800826c:	f04f 32ff 	mov.w	r2, #4294967295
 8008270:	e7ed      	b.n	800824e <_strtol_l.isra.0+0xa2>
 8008272:	1c53      	adds	r3, r2, #1
 8008274:	d108      	bne.n	8008288 <_strtol_l.isra.0+0xdc>
 8008276:	2322      	movs	r3, #34	@ 0x22
 8008278:	4660      	mov	r0, ip
 800827a:	f8ce 3000 	str.w	r3, [lr]
 800827e:	f1b8 0f00 	cmp.w	r8, #0
 8008282:	d0a0      	beq.n	80081c6 <_strtol_l.isra.0+0x1a>
 8008284:	1e69      	subs	r1, r5, #1
 8008286:	e006      	b.n	8008296 <_strtol_l.isra.0+0xea>
 8008288:	b106      	cbz	r6, 800828c <_strtol_l.isra.0+0xe0>
 800828a:	4240      	negs	r0, r0
 800828c:	f1b8 0f00 	cmp.w	r8, #0
 8008290:	d099      	beq.n	80081c6 <_strtol_l.isra.0+0x1a>
 8008292:	2a00      	cmp	r2, #0
 8008294:	d1f6      	bne.n	8008284 <_strtol_l.isra.0+0xd8>
 8008296:	f8c8 1000 	str.w	r1, [r8]
 800829a:	e794      	b.n	80081c6 <_strtol_l.isra.0+0x1a>
 800829c:	08009f91 	.word	0x08009f91

080082a0 <_strtol_r>:
 80082a0:	f7ff bf84 	b.w	80081ac <_strtol_l.isra.0>

080082a4 <__ssputs_r>:
 80082a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082a8:	461f      	mov	r7, r3
 80082aa:	688e      	ldr	r6, [r1, #8]
 80082ac:	4682      	mov	sl, r0
 80082ae:	42be      	cmp	r6, r7
 80082b0:	460c      	mov	r4, r1
 80082b2:	4690      	mov	r8, r2
 80082b4:	680b      	ldr	r3, [r1, #0]
 80082b6:	d82d      	bhi.n	8008314 <__ssputs_r+0x70>
 80082b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80082bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80082c0:	d026      	beq.n	8008310 <__ssputs_r+0x6c>
 80082c2:	6965      	ldr	r5, [r4, #20]
 80082c4:	6909      	ldr	r1, [r1, #16]
 80082c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80082ca:	eba3 0901 	sub.w	r9, r3, r1
 80082ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80082d2:	1c7b      	adds	r3, r7, #1
 80082d4:	444b      	add	r3, r9
 80082d6:	106d      	asrs	r5, r5, #1
 80082d8:	429d      	cmp	r5, r3
 80082da:	bf38      	it	cc
 80082dc:	461d      	movcc	r5, r3
 80082de:	0553      	lsls	r3, r2, #21
 80082e0:	d527      	bpl.n	8008332 <__ssputs_r+0x8e>
 80082e2:	4629      	mov	r1, r5
 80082e4:	f7fe fc36 	bl	8006b54 <_malloc_r>
 80082e8:	4606      	mov	r6, r0
 80082ea:	b360      	cbz	r0, 8008346 <__ssputs_r+0xa2>
 80082ec:	464a      	mov	r2, r9
 80082ee:	6921      	ldr	r1, [r4, #16]
 80082f0:	f7fd fd4d 	bl	8005d8e <memcpy>
 80082f4:	89a3      	ldrh	r3, [r4, #12]
 80082f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80082fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082fe:	81a3      	strh	r3, [r4, #12]
 8008300:	6126      	str	r6, [r4, #16]
 8008302:	444e      	add	r6, r9
 8008304:	6026      	str	r6, [r4, #0]
 8008306:	463e      	mov	r6, r7
 8008308:	6165      	str	r5, [r4, #20]
 800830a:	eba5 0509 	sub.w	r5, r5, r9
 800830e:	60a5      	str	r5, [r4, #8]
 8008310:	42be      	cmp	r6, r7
 8008312:	d900      	bls.n	8008316 <__ssputs_r+0x72>
 8008314:	463e      	mov	r6, r7
 8008316:	4632      	mov	r2, r6
 8008318:	4641      	mov	r1, r8
 800831a:	6820      	ldr	r0, [r4, #0]
 800831c:	f000 feee 	bl	80090fc <memmove>
 8008320:	2000      	movs	r0, #0
 8008322:	68a3      	ldr	r3, [r4, #8]
 8008324:	1b9b      	subs	r3, r3, r6
 8008326:	60a3      	str	r3, [r4, #8]
 8008328:	6823      	ldr	r3, [r4, #0]
 800832a:	4433      	add	r3, r6
 800832c:	6023      	str	r3, [r4, #0]
 800832e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008332:	462a      	mov	r2, r5
 8008334:	f001 fac3 	bl	80098be <_realloc_r>
 8008338:	4606      	mov	r6, r0
 800833a:	2800      	cmp	r0, #0
 800833c:	d1e0      	bne.n	8008300 <__ssputs_r+0x5c>
 800833e:	4650      	mov	r0, sl
 8008340:	6921      	ldr	r1, [r4, #16]
 8008342:	f7fe fb95 	bl	8006a70 <_free_r>
 8008346:	230c      	movs	r3, #12
 8008348:	f8ca 3000 	str.w	r3, [sl]
 800834c:	89a3      	ldrh	r3, [r4, #12]
 800834e:	f04f 30ff 	mov.w	r0, #4294967295
 8008352:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008356:	81a3      	strh	r3, [r4, #12]
 8008358:	e7e9      	b.n	800832e <__ssputs_r+0x8a>
	...

0800835c <_svfiprintf_r>:
 800835c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008360:	4698      	mov	r8, r3
 8008362:	898b      	ldrh	r3, [r1, #12]
 8008364:	4607      	mov	r7, r0
 8008366:	061b      	lsls	r3, r3, #24
 8008368:	460d      	mov	r5, r1
 800836a:	4614      	mov	r4, r2
 800836c:	b09d      	sub	sp, #116	@ 0x74
 800836e:	d510      	bpl.n	8008392 <_svfiprintf_r+0x36>
 8008370:	690b      	ldr	r3, [r1, #16]
 8008372:	b973      	cbnz	r3, 8008392 <_svfiprintf_r+0x36>
 8008374:	2140      	movs	r1, #64	@ 0x40
 8008376:	f7fe fbed 	bl	8006b54 <_malloc_r>
 800837a:	6028      	str	r0, [r5, #0]
 800837c:	6128      	str	r0, [r5, #16]
 800837e:	b930      	cbnz	r0, 800838e <_svfiprintf_r+0x32>
 8008380:	230c      	movs	r3, #12
 8008382:	603b      	str	r3, [r7, #0]
 8008384:	f04f 30ff 	mov.w	r0, #4294967295
 8008388:	b01d      	add	sp, #116	@ 0x74
 800838a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800838e:	2340      	movs	r3, #64	@ 0x40
 8008390:	616b      	str	r3, [r5, #20]
 8008392:	2300      	movs	r3, #0
 8008394:	9309      	str	r3, [sp, #36]	@ 0x24
 8008396:	2320      	movs	r3, #32
 8008398:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800839c:	2330      	movs	r3, #48	@ 0x30
 800839e:	f04f 0901 	mov.w	r9, #1
 80083a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80083a6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008540 <_svfiprintf_r+0x1e4>
 80083aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80083ae:	4623      	mov	r3, r4
 80083b0:	469a      	mov	sl, r3
 80083b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083b6:	b10a      	cbz	r2, 80083bc <_svfiprintf_r+0x60>
 80083b8:	2a25      	cmp	r2, #37	@ 0x25
 80083ba:	d1f9      	bne.n	80083b0 <_svfiprintf_r+0x54>
 80083bc:	ebba 0b04 	subs.w	fp, sl, r4
 80083c0:	d00b      	beq.n	80083da <_svfiprintf_r+0x7e>
 80083c2:	465b      	mov	r3, fp
 80083c4:	4622      	mov	r2, r4
 80083c6:	4629      	mov	r1, r5
 80083c8:	4638      	mov	r0, r7
 80083ca:	f7ff ff6b 	bl	80082a4 <__ssputs_r>
 80083ce:	3001      	adds	r0, #1
 80083d0:	f000 80a7 	beq.w	8008522 <_svfiprintf_r+0x1c6>
 80083d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083d6:	445a      	add	r2, fp
 80083d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80083da:	f89a 3000 	ldrb.w	r3, [sl]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	f000 809f 	beq.w	8008522 <_svfiprintf_r+0x1c6>
 80083e4:	2300      	movs	r3, #0
 80083e6:	f04f 32ff 	mov.w	r2, #4294967295
 80083ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083ee:	f10a 0a01 	add.w	sl, sl, #1
 80083f2:	9304      	str	r3, [sp, #16]
 80083f4:	9307      	str	r3, [sp, #28]
 80083f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80083fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80083fc:	4654      	mov	r4, sl
 80083fe:	2205      	movs	r2, #5
 8008400:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008404:	484e      	ldr	r0, [pc, #312]	@ (8008540 <_svfiprintf_r+0x1e4>)
 8008406:	f7fd fcb4 	bl	8005d72 <memchr>
 800840a:	9a04      	ldr	r2, [sp, #16]
 800840c:	b9d8      	cbnz	r0, 8008446 <_svfiprintf_r+0xea>
 800840e:	06d0      	lsls	r0, r2, #27
 8008410:	bf44      	itt	mi
 8008412:	2320      	movmi	r3, #32
 8008414:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008418:	0711      	lsls	r1, r2, #28
 800841a:	bf44      	itt	mi
 800841c:	232b      	movmi	r3, #43	@ 0x2b
 800841e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008422:	f89a 3000 	ldrb.w	r3, [sl]
 8008426:	2b2a      	cmp	r3, #42	@ 0x2a
 8008428:	d015      	beq.n	8008456 <_svfiprintf_r+0xfa>
 800842a:	4654      	mov	r4, sl
 800842c:	2000      	movs	r0, #0
 800842e:	f04f 0c0a 	mov.w	ip, #10
 8008432:	9a07      	ldr	r2, [sp, #28]
 8008434:	4621      	mov	r1, r4
 8008436:	f811 3b01 	ldrb.w	r3, [r1], #1
 800843a:	3b30      	subs	r3, #48	@ 0x30
 800843c:	2b09      	cmp	r3, #9
 800843e:	d94b      	bls.n	80084d8 <_svfiprintf_r+0x17c>
 8008440:	b1b0      	cbz	r0, 8008470 <_svfiprintf_r+0x114>
 8008442:	9207      	str	r2, [sp, #28]
 8008444:	e014      	b.n	8008470 <_svfiprintf_r+0x114>
 8008446:	eba0 0308 	sub.w	r3, r0, r8
 800844a:	fa09 f303 	lsl.w	r3, r9, r3
 800844e:	4313      	orrs	r3, r2
 8008450:	46a2      	mov	sl, r4
 8008452:	9304      	str	r3, [sp, #16]
 8008454:	e7d2      	b.n	80083fc <_svfiprintf_r+0xa0>
 8008456:	9b03      	ldr	r3, [sp, #12]
 8008458:	1d19      	adds	r1, r3, #4
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	9103      	str	r1, [sp, #12]
 800845e:	2b00      	cmp	r3, #0
 8008460:	bfbb      	ittet	lt
 8008462:	425b      	neglt	r3, r3
 8008464:	f042 0202 	orrlt.w	r2, r2, #2
 8008468:	9307      	strge	r3, [sp, #28]
 800846a:	9307      	strlt	r3, [sp, #28]
 800846c:	bfb8      	it	lt
 800846e:	9204      	strlt	r2, [sp, #16]
 8008470:	7823      	ldrb	r3, [r4, #0]
 8008472:	2b2e      	cmp	r3, #46	@ 0x2e
 8008474:	d10a      	bne.n	800848c <_svfiprintf_r+0x130>
 8008476:	7863      	ldrb	r3, [r4, #1]
 8008478:	2b2a      	cmp	r3, #42	@ 0x2a
 800847a:	d132      	bne.n	80084e2 <_svfiprintf_r+0x186>
 800847c:	9b03      	ldr	r3, [sp, #12]
 800847e:	3402      	adds	r4, #2
 8008480:	1d1a      	adds	r2, r3, #4
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	9203      	str	r2, [sp, #12]
 8008486:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800848a:	9305      	str	r3, [sp, #20]
 800848c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8008544 <_svfiprintf_r+0x1e8>
 8008490:	2203      	movs	r2, #3
 8008492:	4650      	mov	r0, sl
 8008494:	7821      	ldrb	r1, [r4, #0]
 8008496:	f7fd fc6c 	bl	8005d72 <memchr>
 800849a:	b138      	cbz	r0, 80084ac <_svfiprintf_r+0x150>
 800849c:	2240      	movs	r2, #64	@ 0x40
 800849e:	9b04      	ldr	r3, [sp, #16]
 80084a0:	eba0 000a 	sub.w	r0, r0, sl
 80084a4:	4082      	lsls	r2, r0
 80084a6:	4313      	orrs	r3, r2
 80084a8:	3401      	adds	r4, #1
 80084aa:	9304      	str	r3, [sp, #16]
 80084ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084b0:	2206      	movs	r2, #6
 80084b2:	4825      	ldr	r0, [pc, #148]	@ (8008548 <_svfiprintf_r+0x1ec>)
 80084b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80084b8:	f7fd fc5b 	bl	8005d72 <memchr>
 80084bc:	2800      	cmp	r0, #0
 80084be:	d036      	beq.n	800852e <_svfiprintf_r+0x1d2>
 80084c0:	4b22      	ldr	r3, [pc, #136]	@ (800854c <_svfiprintf_r+0x1f0>)
 80084c2:	bb1b      	cbnz	r3, 800850c <_svfiprintf_r+0x1b0>
 80084c4:	9b03      	ldr	r3, [sp, #12]
 80084c6:	3307      	adds	r3, #7
 80084c8:	f023 0307 	bic.w	r3, r3, #7
 80084cc:	3308      	adds	r3, #8
 80084ce:	9303      	str	r3, [sp, #12]
 80084d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084d2:	4433      	add	r3, r6
 80084d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80084d6:	e76a      	b.n	80083ae <_svfiprintf_r+0x52>
 80084d8:	460c      	mov	r4, r1
 80084da:	2001      	movs	r0, #1
 80084dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80084e0:	e7a8      	b.n	8008434 <_svfiprintf_r+0xd8>
 80084e2:	2300      	movs	r3, #0
 80084e4:	f04f 0c0a 	mov.w	ip, #10
 80084e8:	4619      	mov	r1, r3
 80084ea:	3401      	adds	r4, #1
 80084ec:	9305      	str	r3, [sp, #20]
 80084ee:	4620      	mov	r0, r4
 80084f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084f4:	3a30      	subs	r2, #48	@ 0x30
 80084f6:	2a09      	cmp	r2, #9
 80084f8:	d903      	bls.n	8008502 <_svfiprintf_r+0x1a6>
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d0c6      	beq.n	800848c <_svfiprintf_r+0x130>
 80084fe:	9105      	str	r1, [sp, #20]
 8008500:	e7c4      	b.n	800848c <_svfiprintf_r+0x130>
 8008502:	4604      	mov	r4, r0
 8008504:	2301      	movs	r3, #1
 8008506:	fb0c 2101 	mla	r1, ip, r1, r2
 800850a:	e7f0      	b.n	80084ee <_svfiprintf_r+0x192>
 800850c:	ab03      	add	r3, sp, #12
 800850e:	9300      	str	r3, [sp, #0]
 8008510:	462a      	mov	r2, r5
 8008512:	4638      	mov	r0, r7
 8008514:	4b0e      	ldr	r3, [pc, #56]	@ (8008550 <_svfiprintf_r+0x1f4>)
 8008516:	a904      	add	r1, sp, #16
 8008518:	f7fc fb8c 	bl	8004c34 <_printf_float>
 800851c:	1c42      	adds	r2, r0, #1
 800851e:	4606      	mov	r6, r0
 8008520:	d1d6      	bne.n	80084d0 <_svfiprintf_r+0x174>
 8008522:	89ab      	ldrh	r3, [r5, #12]
 8008524:	065b      	lsls	r3, r3, #25
 8008526:	f53f af2d 	bmi.w	8008384 <_svfiprintf_r+0x28>
 800852a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800852c:	e72c      	b.n	8008388 <_svfiprintf_r+0x2c>
 800852e:	ab03      	add	r3, sp, #12
 8008530:	9300      	str	r3, [sp, #0]
 8008532:	462a      	mov	r2, r5
 8008534:	4638      	mov	r0, r7
 8008536:	4b06      	ldr	r3, [pc, #24]	@ (8008550 <_svfiprintf_r+0x1f4>)
 8008538:	a904      	add	r1, sp, #16
 800853a:	f7fc fe19 	bl	8005170 <_printf_i>
 800853e:	e7ed      	b.n	800851c <_svfiprintf_r+0x1c0>
 8008540:	08009d71 	.word	0x08009d71
 8008544:	08009d77 	.word	0x08009d77
 8008548:	08009d7b 	.word	0x08009d7b
 800854c:	08004c35 	.word	0x08004c35
 8008550:	080082a5 	.word	0x080082a5

08008554 <_sungetc_r>:
 8008554:	b538      	push	{r3, r4, r5, lr}
 8008556:	1c4b      	adds	r3, r1, #1
 8008558:	4614      	mov	r4, r2
 800855a:	d103      	bne.n	8008564 <_sungetc_r+0x10>
 800855c:	f04f 35ff 	mov.w	r5, #4294967295
 8008560:	4628      	mov	r0, r5
 8008562:	bd38      	pop	{r3, r4, r5, pc}
 8008564:	8993      	ldrh	r3, [r2, #12]
 8008566:	b2cd      	uxtb	r5, r1
 8008568:	f023 0320 	bic.w	r3, r3, #32
 800856c:	8193      	strh	r3, [r2, #12]
 800856e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008570:	6852      	ldr	r2, [r2, #4]
 8008572:	b18b      	cbz	r3, 8008598 <_sungetc_r+0x44>
 8008574:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008576:	4293      	cmp	r3, r2
 8008578:	dd08      	ble.n	800858c <_sungetc_r+0x38>
 800857a:	6823      	ldr	r3, [r4, #0]
 800857c:	1e5a      	subs	r2, r3, #1
 800857e:	6022      	str	r2, [r4, #0]
 8008580:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008584:	6863      	ldr	r3, [r4, #4]
 8008586:	3301      	adds	r3, #1
 8008588:	6063      	str	r3, [r4, #4]
 800858a:	e7e9      	b.n	8008560 <_sungetc_r+0xc>
 800858c:	4621      	mov	r1, r4
 800858e:	f000 fd7d 	bl	800908c <__submore>
 8008592:	2800      	cmp	r0, #0
 8008594:	d0f1      	beq.n	800857a <_sungetc_r+0x26>
 8008596:	e7e1      	b.n	800855c <_sungetc_r+0x8>
 8008598:	6921      	ldr	r1, [r4, #16]
 800859a:	6823      	ldr	r3, [r4, #0]
 800859c:	b151      	cbz	r1, 80085b4 <_sungetc_r+0x60>
 800859e:	4299      	cmp	r1, r3
 80085a0:	d208      	bcs.n	80085b4 <_sungetc_r+0x60>
 80085a2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80085a6:	42a9      	cmp	r1, r5
 80085a8:	d104      	bne.n	80085b4 <_sungetc_r+0x60>
 80085aa:	3b01      	subs	r3, #1
 80085ac:	3201      	adds	r2, #1
 80085ae:	6023      	str	r3, [r4, #0]
 80085b0:	6062      	str	r2, [r4, #4]
 80085b2:	e7d5      	b.n	8008560 <_sungetc_r+0xc>
 80085b4:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80085b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80085bc:	6363      	str	r3, [r4, #52]	@ 0x34
 80085be:	2303      	movs	r3, #3
 80085c0:	63a3      	str	r3, [r4, #56]	@ 0x38
 80085c2:	4623      	mov	r3, r4
 80085c4:	f803 5f46 	strb.w	r5, [r3, #70]!
 80085c8:	6023      	str	r3, [r4, #0]
 80085ca:	2301      	movs	r3, #1
 80085cc:	e7dc      	b.n	8008588 <_sungetc_r+0x34>

080085ce <__ssrefill_r>:
 80085ce:	b510      	push	{r4, lr}
 80085d0:	460c      	mov	r4, r1
 80085d2:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80085d4:	b169      	cbz	r1, 80085f2 <__ssrefill_r+0x24>
 80085d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80085da:	4299      	cmp	r1, r3
 80085dc:	d001      	beq.n	80085e2 <__ssrefill_r+0x14>
 80085de:	f7fe fa47 	bl	8006a70 <_free_r>
 80085e2:	2000      	movs	r0, #0
 80085e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80085e6:	6360      	str	r0, [r4, #52]	@ 0x34
 80085e8:	6063      	str	r3, [r4, #4]
 80085ea:	b113      	cbz	r3, 80085f2 <__ssrefill_r+0x24>
 80085ec:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80085ee:	6023      	str	r3, [r4, #0]
 80085f0:	bd10      	pop	{r4, pc}
 80085f2:	6923      	ldr	r3, [r4, #16]
 80085f4:	f04f 30ff 	mov.w	r0, #4294967295
 80085f8:	6023      	str	r3, [r4, #0]
 80085fa:	2300      	movs	r3, #0
 80085fc:	6063      	str	r3, [r4, #4]
 80085fe:	89a3      	ldrh	r3, [r4, #12]
 8008600:	f043 0320 	orr.w	r3, r3, #32
 8008604:	81a3      	strh	r3, [r4, #12]
 8008606:	e7f3      	b.n	80085f0 <__ssrefill_r+0x22>

08008608 <__ssvfiscanf_r>:
 8008608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800860c:	460c      	mov	r4, r1
 800860e:	2100      	movs	r1, #0
 8008610:	4606      	mov	r6, r0
 8008612:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8008616:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800861a:	49ab      	ldr	r1, [pc, #684]	@ (80088c8 <__ssvfiscanf_r+0x2c0>)
 800861c:	f10d 0804 	add.w	r8, sp, #4
 8008620:	91a0      	str	r1, [sp, #640]	@ 0x280
 8008622:	49aa      	ldr	r1, [pc, #680]	@ (80088cc <__ssvfiscanf_r+0x2c4>)
 8008624:	4faa      	ldr	r7, [pc, #680]	@ (80088d0 <__ssvfiscanf_r+0x2c8>)
 8008626:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800862a:	91a1      	str	r1, [sp, #644]	@ 0x284
 800862c:	9300      	str	r3, [sp, #0]
 800862e:	f892 9000 	ldrb.w	r9, [r2]
 8008632:	f1b9 0f00 	cmp.w	r9, #0
 8008636:	f000 8159 	beq.w	80088ec <__ssvfiscanf_r+0x2e4>
 800863a:	f817 3009 	ldrb.w	r3, [r7, r9]
 800863e:	1c55      	adds	r5, r2, #1
 8008640:	f013 0308 	ands.w	r3, r3, #8
 8008644:	d019      	beq.n	800867a <__ssvfiscanf_r+0x72>
 8008646:	6863      	ldr	r3, [r4, #4]
 8008648:	2b00      	cmp	r3, #0
 800864a:	dd0f      	ble.n	800866c <__ssvfiscanf_r+0x64>
 800864c:	6823      	ldr	r3, [r4, #0]
 800864e:	781a      	ldrb	r2, [r3, #0]
 8008650:	5cba      	ldrb	r2, [r7, r2]
 8008652:	0712      	lsls	r2, r2, #28
 8008654:	d401      	bmi.n	800865a <__ssvfiscanf_r+0x52>
 8008656:	462a      	mov	r2, r5
 8008658:	e7e9      	b.n	800862e <__ssvfiscanf_r+0x26>
 800865a:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800865c:	3301      	adds	r3, #1
 800865e:	3201      	adds	r2, #1
 8008660:	9245      	str	r2, [sp, #276]	@ 0x114
 8008662:	6862      	ldr	r2, [r4, #4]
 8008664:	6023      	str	r3, [r4, #0]
 8008666:	3a01      	subs	r2, #1
 8008668:	6062      	str	r2, [r4, #4]
 800866a:	e7ec      	b.n	8008646 <__ssvfiscanf_r+0x3e>
 800866c:	4621      	mov	r1, r4
 800866e:	4630      	mov	r0, r6
 8008670:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008672:	4798      	blx	r3
 8008674:	2800      	cmp	r0, #0
 8008676:	d0e9      	beq.n	800864c <__ssvfiscanf_r+0x44>
 8008678:	e7ed      	b.n	8008656 <__ssvfiscanf_r+0x4e>
 800867a:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800867e:	f040 8086 	bne.w	800878e <__ssvfiscanf_r+0x186>
 8008682:	9341      	str	r3, [sp, #260]	@ 0x104
 8008684:	9343      	str	r3, [sp, #268]	@ 0x10c
 8008686:	7853      	ldrb	r3, [r2, #1]
 8008688:	2b2a      	cmp	r3, #42	@ 0x2a
 800868a:	bf04      	itt	eq
 800868c:	2310      	moveq	r3, #16
 800868e:	1c95      	addeq	r5, r2, #2
 8008690:	f04f 020a 	mov.w	r2, #10
 8008694:	bf08      	it	eq
 8008696:	9341      	streq	r3, [sp, #260]	@ 0x104
 8008698:	46aa      	mov	sl, r5
 800869a:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800869e:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80086a2:	2b09      	cmp	r3, #9
 80086a4:	d91e      	bls.n	80086e4 <__ssvfiscanf_r+0xdc>
 80086a6:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 80088d4 <__ssvfiscanf_r+0x2cc>
 80086aa:	2203      	movs	r2, #3
 80086ac:	4658      	mov	r0, fp
 80086ae:	f7fd fb60 	bl	8005d72 <memchr>
 80086b2:	b138      	cbz	r0, 80086c4 <__ssvfiscanf_r+0xbc>
 80086b4:	2301      	movs	r3, #1
 80086b6:	4655      	mov	r5, sl
 80086b8:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80086ba:	eba0 000b 	sub.w	r0, r0, fp
 80086be:	4083      	lsls	r3, r0
 80086c0:	4313      	orrs	r3, r2
 80086c2:	9341      	str	r3, [sp, #260]	@ 0x104
 80086c4:	f815 3b01 	ldrb.w	r3, [r5], #1
 80086c8:	2b78      	cmp	r3, #120	@ 0x78
 80086ca:	d806      	bhi.n	80086da <__ssvfiscanf_r+0xd2>
 80086cc:	2b57      	cmp	r3, #87	@ 0x57
 80086ce:	d810      	bhi.n	80086f2 <__ssvfiscanf_r+0xea>
 80086d0:	2b25      	cmp	r3, #37	@ 0x25
 80086d2:	d05c      	beq.n	800878e <__ssvfiscanf_r+0x186>
 80086d4:	d856      	bhi.n	8008784 <__ssvfiscanf_r+0x17c>
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d074      	beq.n	80087c4 <__ssvfiscanf_r+0x1bc>
 80086da:	2303      	movs	r3, #3
 80086dc:	9347      	str	r3, [sp, #284]	@ 0x11c
 80086de:	230a      	movs	r3, #10
 80086e0:	9342      	str	r3, [sp, #264]	@ 0x108
 80086e2:	e087      	b.n	80087f4 <__ssvfiscanf_r+0x1ec>
 80086e4:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80086e6:	4655      	mov	r5, sl
 80086e8:	fb02 1103 	mla	r1, r2, r3, r1
 80086ec:	3930      	subs	r1, #48	@ 0x30
 80086ee:	9143      	str	r1, [sp, #268]	@ 0x10c
 80086f0:	e7d2      	b.n	8008698 <__ssvfiscanf_r+0x90>
 80086f2:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80086f6:	2a20      	cmp	r2, #32
 80086f8:	d8ef      	bhi.n	80086da <__ssvfiscanf_r+0xd2>
 80086fa:	a101      	add	r1, pc, #4	@ (adr r1, 8008700 <__ssvfiscanf_r+0xf8>)
 80086fc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008700:	080087d3 	.word	0x080087d3
 8008704:	080086db 	.word	0x080086db
 8008708:	080086db 	.word	0x080086db
 800870c:	0800882d 	.word	0x0800882d
 8008710:	080086db 	.word	0x080086db
 8008714:	080086db 	.word	0x080086db
 8008718:	080086db 	.word	0x080086db
 800871c:	080086db 	.word	0x080086db
 8008720:	080086db 	.word	0x080086db
 8008724:	080086db 	.word	0x080086db
 8008728:	080086db 	.word	0x080086db
 800872c:	08008843 	.word	0x08008843
 8008730:	08008829 	.word	0x08008829
 8008734:	0800878b 	.word	0x0800878b
 8008738:	0800878b 	.word	0x0800878b
 800873c:	0800878b 	.word	0x0800878b
 8008740:	080086db 	.word	0x080086db
 8008744:	080087e5 	.word	0x080087e5
 8008748:	080086db 	.word	0x080086db
 800874c:	080086db 	.word	0x080086db
 8008750:	080086db 	.word	0x080086db
 8008754:	080086db 	.word	0x080086db
 8008758:	08008853 	.word	0x08008853
 800875c:	080087ed 	.word	0x080087ed
 8008760:	080087cb 	.word	0x080087cb
 8008764:	080086db 	.word	0x080086db
 8008768:	080086db 	.word	0x080086db
 800876c:	0800884f 	.word	0x0800884f
 8008770:	080086db 	.word	0x080086db
 8008774:	08008829 	.word	0x08008829
 8008778:	080086db 	.word	0x080086db
 800877c:	080086db 	.word	0x080086db
 8008780:	080087d3 	.word	0x080087d3
 8008784:	3b45      	subs	r3, #69	@ 0x45
 8008786:	2b02      	cmp	r3, #2
 8008788:	d8a7      	bhi.n	80086da <__ssvfiscanf_r+0xd2>
 800878a:	2305      	movs	r3, #5
 800878c:	e031      	b.n	80087f2 <__ssvfiscanf_r+0x1ea>
 800878e:	6863      	ldr	r3, [r4, #4]
 8008790:	2b00      	cmp	r3, #0
 8008792:	dd0d      	ble.n	80087b0 <__ssvfiscanf_r+0x1a8>
 8008794:	6823      	ldr	r3, [r4, #0]
 8008796:	781a      	ldrb	r2, [r3, #0]
 8008798:	454a      	cmp	r2, r9
 800879a:	f040 80a7 	bne.w	80088ec <__ssvfiscanf_r+0x2e4>
 800879e:	3301      	adds	r3, #1
 80087a0:	6862      	ldr	r2, [r4, #4]
 80087a2:	6023      	str	r3, [r4, #0]
 80087a4:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80087a6:	3a01      	subs	r2, #1
 80087a8:	3301      	adds	r3, #1
 80087aa:	6062      	str	r2, [r4, #4]
 80087ac:	9345      	str	r3, [sp, #276]	@ 0x114
 80087ae:	e752      	b.n	8008656 <__ssvfiscanf_r+0x4e>
 80087b0:	4621      	mov	r1, r4
 80087b2:	4630      	mov	r0, r6
 80087b4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80087b6:	4798      	blx	r3
 80087b8:	2800      	cmp	r0, #0
 80087ba:	d0eb      	beq.n	8008794 <__ssvfiscanf_r+0x18c>
 80087bc:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80087be:	2800      	cmp	r0, #0
 80087c0:	f040 808c 	bne.w	80088dc <__ssvfiscanf_r+0x2d4>
 80087c4:	f04f 30ff 	mov.w	r0, #4294967295
 80087c8:	e08c      	b.n	80088e4 <__ssvfiscanf_r+0x2dc>
 80087ca:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80087cc:	f042 0220 	orr.w	r2, r2, #32
 80087d0:	9241      	str	r2, [sp, #260]	@ 0x104
 80087d2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80087d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80087d8:	9241      	str	r2, [sp, #260]	@ 0x104
 80087da:	2210      	movs	r2, #16
 80087dc:	2b6e      	cmp	r3, #110	@ 0x6e
 80087de:	9242      	str	r2, [sp, #264]	@ 0x108
 80087e0:	d902      	bls.n	80087e8 <__ssvfiscanf_r+0x1e0>
 80087e2:	e005      	b.n	80087f0 <__ssvfiscanf_r+0x1e8>
 80087e4:	2300      	movs	r3, #0
 80087e6:	9342      	str	r3, [sp, #264]	@ 0x108
 80087e8:	2303      	movs	r3, #3
 80087ea:	e002      	b.n	80087f2 <__ssvfiscanf_r+0x1ea>
 80087ec:	2308      	movs	r3, #8
 80087ee:	9342      	str	r3, [sp, #264]	@ 0x108
 80087f0:	2304      	movs	r3, #4
 80087f2:	9347      	str	r3, [sp, #284]	@ 0x11c
 80087f4:	6863      	ldr	r3, [r4, #4]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	dd39      	ble.n	800886e <__ssvfiscanf_r+0x266>
 80087fa:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80087fc:	0659      	lsls	r1, r3, #25
 80087fe:	d404      	bmi.n	800880a <__ssvfiscanf_r+0x202>
 8008800:	6823      	ldr	r3, [r4, #0]
 8008802:	781a      	ldrb	r2, [r3, #0]
 8008804:	5cba      	ldrb	r2, [r7, r2]
 8008806:	0712      	lsls	r2, r2, #28
 8008808:	d438      	bmi.n	800887c <__ssvfiscanf_r+0x274>
 800880a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800880c:	2b02      	cmp	r3, #2
 800880e:	dc47      	bgt.n	80088a0 <__ssvfiscanf_r+0x298>
 8008810:	466b      	mov	r3, sp
 8008812:	4622      	mov	r2, r4
 8008814:	4630      	mov	r0, r6
 8008816:	a941      	add	r1, sp, #260	@ 0x104
 8008818:	f000 f9aa 	bl	8008b70 <_scanf_chars>
 800881c:	2801      	cmp	r0, #1
 800881e:	d065      	beq.n	80088ec <__ssvfiscanf_r+0x2e4>
 8008820:	2802      	cmp	r0, #2
 8008822:	f47f af18 	bne.w	8008656 <__ssvfiscanf_r+0x4e>
 8008826:	e7c9      	b.n	80087bc <__ssvfiscanf_r+0x1b4>
 8008828:	220a      	movs	r2, #10
 800882a:	e7d7      	b.n	80087dc <__ssvfiscanf_r+0x1d4>
 800882c:	4629      	mov	r1, r5
 800882e:	4640      	mov	r0, r8
 8008830:	f000 fbf3 	bl	800901a <__sccl>
 8008834:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008836:	4605      	mov	r5, r0
 8008838:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800883c:	9341      	str	r3, [sp, #260]	@ 0x104
 800883e:	2301      	movs	r3, #1
 8008840:	e7d7      	b.n	80087f2 <__ssvfiscanf_r+0x1ea>
 8008842:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008844:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008848:	9341      	str	r3, [sp, #260]	@ 0x104
 800884a:	2300      	movs	r3, #0
 800884c:	e7d1      	b.n	80087f2 <__ssvfiscanf_r+0x1ea>
 800884e:	2302      	movs	r3, #2
 8008850:	e7cf      	b.n	80087f2 <__ssvfiscanf_r+0x1ea>
 8008852:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8008854:	06c3      	lsls	r3, r0, #27
 8008856:	f53f aefe 	bmi.w	8008656 <__ssvfiscanf_r+0x4e>
 800885a:	9b00      	ldr	r3, [sp, #0]
 800885c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800885e:	1d19      	adds	r1, r3, #4
 8008860:	9100      	str	r1, [sp, #0]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	07c0      	lsls	r0, r0, #31
 8008866:	bf4c      	ite	mi
 8008868:	801a      	strhmi	r2, [r3, #0]
 800886a:	601a      	strpl	r2, [r3, #0]
 800886c:	e6f3      	b.n	8008656 <__ssvfiscanf_r+0x4e>
 800886e:	4621      	mov	r1, r4
 8008870:	4630      	mov	r0, r6
 8008872:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008874:	4798      	blx	r3
 8008876:	2800      	cmp	r0, #0
 8008878:	d0bf      	beq.n	80087fa <__ssvfiscanf_r+0x1f2>
 800887a:	e79f      	b.n	80087bc <__ssvfiscanf_r+0x1b4>
 800887c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800887e:	3201      	adds	r2, #1
 8008880:	9245      	str	r2, [sp, #276]	@ 0x114
 8008882:	6862      	ldr	r2, [r4, #4]
 8008884:	3a01      	subs	r2, #1
 8008886:	2a00      	cmp	r2, #0
 8008888:	6062      	str	r2, [r4, #4]
 800888a:	dd02      	ble.n	8008892 <__ssvfiscanf_r+0x28a>
 800888c:	3301      	adds	r3, #1
 800888e:	6023      	str	r3, [r4, #0]
 8008890:	e7b6      	b.n	8008800 <__ssvfiscanf_r+0x1f8>
 8008892:	4621      	mov	r1, r4
 8008894:	4630      	mov	r0, r6
 8008896:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008898:	4798      	blx	r3
 800889a:	2800      	cmp	r0, #0
 800889c:	d0b0      	beq.n	8008800 <__ssvfiscanf_r+0x1f8>
 800889e:	e78d      	b.n	80087bc <__ssvfiscanf_r+0x1b4>
 80088a0:	2b04      	cmp	r3, #4
 80088a2:	dc06      	bgt.n	80088b2 <__ssvfiscanf_r+0x2aa>
 80088a4:	466b      	mov	r3, sp
 80088a6:	4622      	mov	r2, r4
 80088a8:	4630      	mov	r0, r6
 80088aa:	a941      	add	r1, sp, #260	@ 0x104
 80088ac:	f000 f9ba 	bl	8008c24 <_scanf_i>
 80088b0:	e7b4      	b.n	800881c <__ssvfiscanf_r+0x214>
 80088b2:	4b09      	ldr	r3, [pc, #36]	@ (80088d8 <__ssvfiscanf_r+0x2d0>)
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	f43f aece 	beq.w	8008656 <__ssvfiscanf_r+0x4e>
 80088ba:	466b      	mov	r3, sp
 80088bc:	4622      	mov	r2, r4
 80088be:	4630      	mov	r0, r6
 80088c0:	a941      	add	r1, sp, #260	@ 0x104
 80088c2:	f7fc fd73 	bl	80053ac <_scanf_float>
 80088c6:	e7a9      	b.n	800881c <__ssvfiscanf_r+0x214>
 80088c8:	08008555 	.word	0x08008555
 80088cc:	080085cf 	.word	0x080085cf
 80088d0:	08009f91 	.word	0x08009f91
 80088d4:	08009d77 	.word	0x08009d77
 80088d8:	080053ad 	.word	0x080053ad
 80088dc:	89a3      	ldrh	r3, [r4, #12]
 80088de:	065b      	lsls	r3, r3, #25
 80088e0:	f53f af70 	bmi.w	80087c4 <__ssvfiscanf_r+0x1bc>
 80088e4:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80088e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088ec:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80088ee:	e7f9      	b.n	80088e4 <__ssvfiscanf_r+0x2dc>

080088f0 <__sfputc_r>:
 80088f0:	6893      	ldr	r3, [r2, #8]
 80088f2:	b410      	push	{r4}
 80088f4:	3b01      	subs	r3, #1
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	6093      	str	r3, [r2, #8]
 80088fa:	da07      	bge.n	800890c <__sfputc_r+0x1c>
 80088fc:	6994      	ldr	r4, [r2, #24]
 80088fe:	42a3      	cmp	r3, r4
 8008900:	db01      	blt.n	8008906 <__sfputc_r+0x16>
 8008902:	290a      	cmp	r1, #10
 8008904:	d102      	bne.n	800890c <__sfputc_r+0x1c>
 8008906:	bc10      	pop	{r4}
 8008908:	f7fd b91f 	b.w	8005b4a <__swbuf_r>
 800890c:	6813      	ldr	r3, [r2, #0]
 800890e:	1c58      	adds	r0, r3, #1
 8008910:	6010      	str	r0, [r2, #0]
 8008912:	7019      	strb	r1, [r3, #0]
 8008914:	4608      	mov	r0, r1
 8008916:	bc10      	pop	{r4}
 8008918:	4770      	bx	lr

0800891a <__sfputs_r>:
 800891a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800891c:	4606      	mov	r6, r0
 800891e:	460f      	mov	r7, r1
 8008920:	4614      	mov	r4, r2
 8008922:	18d5      	adds	r5, r2, r3
 8008924:	42ac      	cmp	r4, r5
 8008926:	d101      	bne.n	800892c <__sfputs_r+0x12>
 8008928:	2000      	movs	r0, #0
 800892a:	e007      	b.n	800893c <__sfputs_r+0x22>
 800892c:	463a      	mov	r2, r7
 800892e:	4630      	mov	r0, r6
 8008930:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008934:	f7ff ffdc 	bl	80088f0 <__sfputc_r>
 8008938:	1c43      	adds	r3, r0, #1
 800893a:	d1f3      	bne.n	8008924 <__sfputs_r+0xa>
 800893c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008940 <_vfiprintf_r>:
 8008940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008944:	460d      	mov	r5, r1
 8008946:	4614      	mov	r4, r2
 8008948:	4698      	mov	r8, r3
 800894a:	4606      	mov	r6, r0
 800894c:	b09d      	sub	sp, #116	@ 0x74
 800894e:	b118      	cbz	r0, 8008958 <_vfiprintf_r+0x18>
 8008950:	6a03      	ldr	r3, [r0, #32]
 8008952:	b90b      	cbnz	r3, 8008958 <_vfiprintf_r+0x18>
 8008954:	f7fc ffc0 	bl	80058d8 <__sinit>
 8008958:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800895a:	07d9      	lsls	r1, r3, #31
 800895c:	d405      	bmi.n	800896a <_vfiprintf_r+0x2a>
 800895e:	89ab      	ldrh	r3, [r5, #12]
 8008960:	059a      	lsls	r2, r3, #22
 8008962:	d402      	bmi.n	800896a <_vfiprintf_r+0x2a>
 8008964:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008966:	f7fd fa02 	bl	8005d6e <__retarget_lock_acquire_recursive>
 800896a:	89ab      	ldrh	r3, [r5, #12]
 800896c:	071b      	lsls	r3, r3, #28
 800896e:	d501      	bpl.n	8008974 <_vfiprintf_r+0x34>
 8008970:	692b      	ldr	r3, [r5, #16]
 8008972:	b99b      	cbnz	r3, 800899c <_vfiprintf_r+0x5c>
 8008974:	4629      	mov	r1, r5
 8008976:	4630      	mov	r0, r6
 8008978:	f7fd f926 	bl	8005bc8 <__swsetup_r>
 800897c:	b170      	cbz	r0, 800899c <_vfiprintf_r+0x5c>
 800897e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008980:	07dc      	lsls	r4, r3, #31
 8008982:	d504      	bpl.n	800898e <_vfiprintf_r+0x4e>
 8008984:	f04f 30ff 	mov.w	r0, #4294967295
 8008988:	b01d      	add	sp, #116	@ 0x74
 800898a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800898e:	89ab      	ldrh	r3, [r5, #12]
 8008990:	0598      	lsls	r0, r3, #22
 8008992:	d4f7      	bmi.n	8008984 <_vfiprintf_r+0x44>
 8008994:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008996:	f7fd f9eb 	bl	8005d70 <__retarget_lock_release_recursive>
 800899a:	e7f3      	b.n	8008984 <_vfiprintf_r+0x44>
 800899c:	2300      	movs	r3, #0
 800899e:	9309      	str	r3, [sp, #36]	@ 0x24
 80089a0:	2320      	movs	r3, #32
 80089a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80089a6:	2330      	movs	r3, #48	@ 0x30
 80089a8:	f04f 0901 	mov.w	r9, #1
 80089ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80089b0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008b5c <_vfiprintf_r+0x21c>
 80089b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80089b8:	4623      	mov	r3, r4
 80089ba:	469a      	mov	sl, r3
 80089bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089c0:	b10a      	cbz	r2, 80089c6 <_vfiprintf_r+0x86>
 80089c2:	2a25      	cmp	r2, #37	@ 0x25
 80089c4:	d1f9      	bne.n	80089ba <_vfiprintf_r+0x7a>
 80089c6:	ebba 0b04 	subs.w	fp, sl, r4
 80089ca:	d00b      	beq.n	80089e4 <_vfiprintf_r+0xa4>
 80089cc:	465b      	mov	r3, fp
 80089ce:	4622      	mov	r2, r4
 80089d0:	4629      	mov	r1, r5
 80089d2:	4630      	mov	r0, r6
 80089d4:	f7ff ffa1 	bl	800891a <__sfputs_r>
 80089d8:	3001      	adds	r0, #1
 80089da:	f000 80a7 	beq.w	8008b2c <_vfiprintf_r+0x1ec>
 80089de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089e0:	445a      	add	r2, fp
 80089e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80089e4:	f89a 3000 	ldrb.w	r3, [sl]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	f000 809f 	beq.w	8008b2c <_vfiprintf_r+0x1ec>
 80089ee:	2300      	movs	r3, #0
 80089f0:	f04f 32ff 	mov.w	r2, #4294967295
 80089f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80089f8:	f10a 0a01 	add.w	sl, sl, #1
 80089fc:	9304      	str	r3, [sp, #16]
 80089fe:	9307      	str	r3, [sp, #28]
 8008a00:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008a04:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a06:	4654      	mov	r4, sl
 8008a08:	2205      	movs	r2, #5
 8008a0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a0e:	4853      	ldr	r0, [pc, #332]	@ (8008b5c <_vfiprintf_r+0x21c>)
 8008a10:	f7fd f9af 	bl	8005d72 <memchr>
 8008a14:	9a04      	ldr	r2, [sp, #16]
 8008a16:	b9d8      	cbnz	r0, 8008a50 <_vfiprintf_r+0x110>
 8008a18:	06d1      	lsls	r1, r2, #27
 8008a1a:	bf44      	itt	mi
 8008a1c:	2320      	movmi	r3, #32
 8008a1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a22:	0713      	lsls	r3, r2, #28
 8008a24:	bf44      	itt	mi
 8008a26:	232b      	movmi	r3, #43	@ 0x2b
 8008a28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a2c:	f89a 3000 	ldrb.w	r3, [sl]
 8008a30:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a32:	d015      	beq.n	8008a60 <_vfiprintf_r+0x120>
 8008a34:	4654      	mov	r4, sl
 8008a36:	2000      	movs	r0, #0
 8008a38:	f04f 0c0a 	mov.w	ip, #10
 8008a3c:	9a07      	ldr	r2, [sp, #28]
 8008a3e:	4621      	mov	r1, r4
 8008a40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a44:	3b30      	subs	r3, #48	@ 0x30
 8008a46:	2b09      	cmp	r3, #9
 8008a48:	d94b      	bls.n	8008ae2 <_vfiprintf_r+0x1a2>
 8008a4a:	b1b0      	cbz	r0, 8008a7a <_vfiprintf_r+0x13a>
 8008a4c:	9207      	str	r2, [sp, #28]
 8008a4e:	e014      	b.n	8008a7a <_vfiprintf_r+0x13a>
 8008a50:	eba0 0308 	sub.w	r3, r0, r8
 8008a54:	fa09 f303 	lsl.w	r3, r9, r3
 8008a58:	4313      	orrs	r3, r2
 8008a5a:	46a2      	mov	sl, r4
 8008a5c:	9304      	str	r3, [sp, #16]
 8008a5e:	e7d2      	b.n	8008a06 <_vfiprintf_r+0xc6>
 8008a60:	9b03      	ldr	r3, [sp, #12]
 8008a62:	1d19      	adds	r1, r3, #4
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	9103      	str	r1, [sp, #12]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	bfbb      	ittet	lt
 8008a6c:	425b      	neglt	r3, r3
 8008a6e:	f042 0202 	orrlt.w	r2, r2, #2
 8008a72:	9307      	strge	r3, [sp, #28]
 8008a74:	9307      	strlt	r3, [sp, #28]
 8008a76:	bfb8      	it	lt
 8008a78:	9204      	strlt	r2, [sp, #16]
 8008a7a:	7823      	ldrb	r3, [r4, #0]
 8008a7c:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a7e:	d10a      	bne.n	8008a96 <_vfiprintf_r+0x156>
 8008a80:	7863      	ldrb	r3, [r4, #1]
 8008a82:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a84:	d132      	bne.n	8008aec <_vfiprintf_r+0x1ac>
 8008a86:	9b03      	ldr	r3, [sp, #12]
 8008a88:	3402      	adds	r4, #2
 8008a8a:	1d1a      	adds	r2, r3, #4
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	9203      	str	r2, [sp, #12]
 8008a90:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008a94:	9305      	str	r3, [sp, #20]
 8008a96:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008b60 <_vfiprintf_r+0x220>
 8008a9a:	2203      	movs	r2, #3
 8008a9c:	4650      	mov	r0, sl
 8008a9e:	7821      	ldrb	r1, [r4, #0]
 8008aa0:	f7fd f967 	bl	8005d72 <memchr>
 8008aa4:	b138      	cbz	r0, 8008ab6 <_vfiprintf_r+0x176>
 8008aa6:	2240      	movs	r2, #64	@ 0x40
 8008aa8:	9b04      	ldr	r3, [sp, #16]
 8008aaa:	eba0 000a 	sub.w	r0, r0, sl
 8008aae:	4082      	lsls	r2, r0
 8008ab0:	4313      	orrs	r3, r2
 8008ab2:	3401      	adds	r4, #1
 8008ab4:	9304      	str	r3, [sp, #16]
 8008ab6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008aba:	2206      	movs	r2, #6
 8008abc:	4829      	ldr	r0, [pc, #164]	@ (8008b64 <_vfiprintf_r+0x224>)
 8008abe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008ac2:	f7fd f956 	bl	8005d72 <memchr>
 8008ac6:	2800      	cmp	r0, #0
 8008ac8:	d03f      	beq.n	8008b4a <_vfiprintf_r+0x20a>
 8008aca:	4b27      	ldr	r3, [pc, #156]	@ (8008b68 <_vfiprintf_r+0x228>)
 8008acc:	bb1b      	cbnz	r3, 8008b16 <_vfiprintf_r+0x1d6>
 8008ace:	9b03      	ldr	r3, [sp, #12]
 8008ad0:	3307      	adds	r3, #7
 8008ad2:	f023 0307 	bic.w	r3, r3, #7
 8008ad6:	3308      	adds	r3, #8
 8008ad8:	9303      	str	r3, [sp, #12]
 8008ada:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008adc:	443b      	add	r3, r7
 8008ade:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ae0:	e76a      	b.n	80089b8 <_vfiprintf_r+0x78>
 8008ae2:	460c      	mov	r4, r1
 8008ae4:	2001      	movs	r0, #1
 8008ae6:	fb0c 3202 	mla	r2, ip, r2, r3
 8008aea:	e7a8      	b.n	8008a3e <_vfiprintf_r+0xfe>
 8008aec:	2300      	movs	r3, #0
 8008aee:	f04f 0c0a 	mov.w	ip, #10
 8008af2:	4619      	mov	r1, r3
 8008af4:	3401      	adds	r4, #1
 8008af6:	9305      	str	r3, [sp, #20]
 8008af8:	4620      	mov	r0, r4
 8008afa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008afe:	3a30      	subs	r2, #48	@ 0x30
 8008b00:	2a09      	cmp	r2, #9
 8008b02:	d903      	bls.n	8008b0c <_vfiprintf_r+0x1cc>
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d0c6      	beq.n	8008a96 <_vfiprintf_r+0x156>
 8008b08:	9105      	str	r1, [sp, #20]
 8008b0a:	e7c4      	b.n	8008a96 <_vfiprintf_r+0x156>
 8008b0c:	4604      	mov	r4, r0
 8008b0e:	2301      	movs	r3, #1
 8008b10:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b14:	e7f0      	b.n	8008af8 <_vfiprintf_r+0x1b8>
 8008b16:	ab03      	add	r3, sp, #12
 8008b18:	9300      	str	r3, [sp, #0]
 8008b1a:	462a      	mov	r2, r5
 8008b1c:	4630      	mov	r0, r6
 8008b1e:	4b13      	ldr	r3, [pc, #76]	@ (8008b6c <_vfiprintf_r+0x22c>)
 8008b20:	a904      	add	r1, sp, #16
 8008b22:	f7fc f887 	bl	8004c34 <_printf_float>
 8008b26:	4607      	mov	r7, r0
 8008b28:	1c78      	adds	r0, r7, #1
 8008b2a:	d1d6      	bne.n	8008ada <_vfiprintf_r+0x19a>
 8008b2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b2e:	07d9      	lsls	r1, r3, #31
 8008b30:	d405      	bmi.n	8008b3e <_vfiprintf_r+0x1fe>
 8008b32:	89ab      	ldrh	r3, [r5, #12]
 8008b34:	059a      	lsls	r2, r3, #22
 8008b36:	d402      	bmi.n	8008b3e <_vfiprintf_r+0x1fe>
 8008b38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b3a:	f7fd f919 	bl	8005d70 <__retarget_lock_release_recursive>
 8008b3e:	89ab      	ldrh	r3, [r5, #12]
 8008b40:	065b      	lsls	r3, r3, #25
 8008b42:	f53f af1f 	bmi.w	8008984 <_vfiprintf_r+0x44>
 8008b46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b48:	e71e      	b.n	8008988 <_vfiprintf_r+0x48>
 8008b4a:	ab03      	add	r3, sp, #12
 8008b4c:	9300      	str	r3, [sp, #0]
 8008b4e:	462a      	mov	r2, r5
 8008b50:	4630      	mov	r0, r6
 8008b52:	4b06      	ldr	r3, [pc, #24]	@ (8008b6c <_vfiprintf_r+0x22c>)
 8008b54:	a904      	add	r1, sp, #16
 8008b56:	f7fc fb0b 	bl	8005170 <_printf_i>
 8008b5a:	e7e4      	b.n	8008b26 <_vfiprintf_r+0x1e6>
 8008b5c:	08009d71 	.word	0x08009d71
 8008b60:	08009d77 	.word	0x08009d77
 8008b64:	08009d7b 	.word	0x08009d7b
 8008b68:	08004c35 	.word	0x08004c35
 8008b6c:	0800891b 	.word	0x0800891b

08008b70 <_scanf_chars>:
 8008b70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b74:	4615      	mov	r5, r2
 8008b76:	688a      	ldr	r2, [r1, #8]
 8008b78:	4680      	mov	r8, r0
 8008b7a:	460c      	mov	r4, r1
 8008b7c:	b932      	cbnz	r2, 8008b8c <_scanf_chars+0x1c>
 8008b7e:	698a      	ldr	r2, [r1, #24]
 8008b80:	2a00      	cmp	r2, #0
 8008b82:	bf14      	ite	ne
 8008b84:	f04f 32ff 	movne.w	r2, #4294967295
 8008b88:	2201      	moveq	r2, #1
 8008b8a:	608a      	str	r2, [r1, #8]
 8008b8c:	2700      	movs	r7, #0
 8008b8e:	6822      	ldr	r2, [r4, #0]
 8008b90:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8008c20 <_scanf_chars+0xb0>
 8008b94:	06d1      	lsls	r1, r2, #27
 8008b96:	bf5f      	itttt	pl
 8008b98:	681a      	ldrpl	r2, [r3, #0]
 8008b9a:	1d11      	addpl	r1, r2, #4
 8008b9c:	6019      	strpl	r1, [r3, #0]
 8008b9e:	6816      	ldrpl	r6, [r2, #0]
 8008ba0:	69a0      	ldr	r0, [r4, #24]
 8008ba2:	b188      	cbz	r0, 8008bc8 <_scanf_chars+0x58>
 8008ba4:	2801      	cmp	r0, #1
 8008ba6:	d107      	bne.n	8008bb8 <_scanf_chars+0x48>
 8008ba8:	682b      	ldr	r3, [r5, #0]
 8008baa:	781a      	ldrb	r2, [r3, #0]
 8008bac:	6963      	ldr	r3, [r4, #20]
 8008bae:	5c9b      	ldrb	r3, [r3, r2]
 8008bb0:	b953      	cbnz	r3, 8008bc8 <_scanf_chars+0x58>
 8008bb2:	2f00      	cmp	r7, #0
 8008bb4:	d031      	beq.n	8008c1a <_scanf_chars+0xaa>
 8008bb6:	e022      	b.n	8008bfe <_scanf_chars+0x8e>
 8008bb8:	2802      	cmp	r0, #2
 8008bba:	d120      	bne.n	8008bfe <_scanf_chars+0x8e>
 8008bbc:	682b      	ldr	r3, [r5, #0]
 8008bbe:	781b      	ldrb	r3, [r3, #0]
 8008bc0:	f819 3003 	ldrb.w	r3, [r9, r3]
 8008bc4:	071b      	lsls	r3, r3, #28
 8008bc6:	d41a      	bmi.n	8008bfe <_scanf_chars+0x8e>
 8008bc8:	6823      	ldr	r3, [r4, #0]
 8008bca:	3701      	adds	r7, #1
 8008bcc:	06da      	lsls	r2, r3, #27
 8008bce:	bf5e      	ittt	pl
 8008bd0:	682b      	ldrpl	r3, [r5, #0]
 8008bd2:	781b      	ldrbpl	r3, [r3, #0]
 8008bd4:	f806 3b01 	strbpl.w	r3, [r6], #1
 8008bd8:	682a      	ldr	r2, [r5, #0]
 8008bda:	686b      	ldr	r3, [r5, #4]
 8008bdc:	3201      	adds	r2, #1
 8008bde:	602a      	str	r2, [r5, #0]
 8008be0:	68a2      	ldr	r2, [r4, #8]
 8008be2:	3b01      	subs	r3, #1
 8008be4:	3a01      	subs	r2, #1
 8008be6:	606b      	str	r3, [r5, #4]
 8008be8:	60a2      	str	r2, [r4, #8]
 8008bea:	b142      	cbz	r2, 8008bfe <_scanf_chars+0x8e>
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	dcd7      	bgt.n	8008ba0 <_scanf_chars+0x30>
 8008bf0:	4629      	mov	r1, r5
 8008bf2:	4640      	mov	r0, r8
 8008bf4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008bf8:	4798      	blx	r3
 8008bfa:	2800      	cmp	r0, #0
 8008bfc:	d0d0      	beq.n	8008ba0 <_scanf_chars+0x30>
 8008bfe:	6823      	ldr	r3, [r4, #0]
 8008c00:	f013 0310 	ands.w	r3, r3, #16
 8008c04:	d105      	bne.n	8008c12 <_scanf_chars+0xa2>
 8008c06:	68e2      	ldr	r2, [r4, #12]
 8008c08:	3201      	adds	r2, #1
 8008c0a:	60e2      	str	r2, [r4, #12]
 8008c0c:	69a2      	ldr	r2, [r4, #24]
 8008c0e:	b102      	cbz	r2, 8008c12 <_scanf_chars+0xa2>
 8008c10:	7033      	strb	r3, [r6, #0]
 8008c12:	2000      	movs	r0, #0
 8008c14:	6923      	ldr	r3, [r4, #16]
 8008c16:	443b      	add	r3, r7
 8008c18:	6123      	str	r3, [r4, #16]
 8008c1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c1e:	bf00      	nop
 8008c20:	08009f91 	.word	0x08009f91

08008c24 <_scanf_i>:
 8008c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c28:	460c      	mov	r4, r1
 8008c2a:	4698      	mov	r8, r3
 8008c2c:	4b72      	ldr	r3, [pc, #456]	@ (8008df8 <_scanf_i+0x1d4>)
 8008c2e:	b087      	sub	sp, #28
 8008c30:	4682      	mov	sl, r0
 8008c32:	4616      	mov	r6, r2
 8008c34:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008c38:	ab03      	add	r3, sp, #12
 8008c3a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008c3e:	4b6f      	ldr	r3, [pc, #444]	@ (8008dfc <_scanf_i+0x1d8>)
 8008c40:	69a1      	ldr	r1, [r4, #24]
 8008c42:	4a6f      	ldr	r2, [pc, #444]	@ (8008e00 <_scanf_i+0x1dc>)
 8008c44:	4627      	mov	r7, r4
 8008c46:	2903      	cmp	r1, #3
 8008c48:	bf08      	it	eq
 8008c4a:	461a      	moveq	r2, r3
 8008c4c:	68a3      	ldr	r3, [r4, #8]
 8008c4e:	9201      	str	r2, [sp, #4]
 8008c50:	1e5a      	subs	r2, r3, #1
 8008c52:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008c56:	bf81      	itttt	hi
 8008c58:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008c5c:	eb03 0905 	addhi.w	r9, r3, r5
 8008c60:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008c64:	60a3      	strhi	r3, [r4, #8]
 8008c66:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008c6a:	bf98      	it	ls
 8008c6c:	f04f 0900 	movls.w	r9, #0
 8008c70:	463d      	mov	r5, r7
 8008c72:	f04f 0b00 	mov.w	fp, #0
 8008c76:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8008c7a:	6023      	str	r3, [r4, #0]
 8008c7c:	6831      	ldr	r1, [r6, #0]
 8008c7e:	ab03      	add	r3, sp, #12
 8008c80:	2202      	movs	r2, #2
 8008c82:	7809      	ldrb	r1, [r1, #0]
 8008c84:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008c88:	f7fd f873 	bl	8005d72 <memchr>
 8008c8c:	b328      	cbz	r0, 8008cda <_scanf_i+0xb6>
 8008c8e:	f1bb 0f01 	cmp.w	fp, #1
 8008c92:	d159      	bne.n	8008d48 <_scanf_i+0x124>
 8008c94:	6862      	ldr	r2, [r4, #4]
 8008c96:	b92a      	cbnz	r2, 8008ca4 <_scanf_i+0x80>
 8008c98:	2108      	movs	r1, #8
 8008c9a:	6822      	ldr	r2, [r4, #0]
 8008c9c:	6061      	str	r1, [r4, #4]
 8008c9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008ca2:	6022      	str	r2, [r4, #0]
 8008ca4:	6822      	ldr	r2, [r4, #0]
 8008ca6:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8008caa:	6022      	str	r2, [r4, #0]
 8008cac:	68a2      	ldr	r2, [r4, #8]
 8008cae:	1e51      	subs	r1, r2, #1
 8008cb0:	60a1      	str	r1, [r4, #8]
 8008cb2:	b192      	cbz	r2, 8008cda <_scanf_i+0xb6>
 8008cb4:	6832      	ldr	r2, [r6, #0]
 8008cb6:	1c51      	adds	r1, r2, #1
 8008cb8:	6031      	str	r1, [r6, #0]
 8008cba:	7812      	ldrb	r2, [r2, #0]
 8008cbc:	f805 2b01 	strb.w	r2, [r5], #1
 8008cc0:	6872      	ldr	r2, [r6, #4]
 8008cc2:	3a01      	subs	r2, #1
 8008cc4:	2a00      	cmp	r2, #0
 8008cc6:	6072      	str	r2, [r6, #4]
 8008cc8:	dc07      	bgt.n	8008cda <_scanf_i+0xb6>
 8008cca:	4631      	mov	r1, r6
 8008ccc:	4650      	mov	r0, sl
 8008cce:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8008cd2:	4790      	blx	r2
 8008cd4:	2800      	cmp	r0, #0
 8008cd6:	f040 8085 	bne.w	8008de4 <_scanf_i+0x1c0>
 8008cda:	f10b 0b01 	add.w	fp, fp, #1
 8008cde:	f1bb 0f03 	cmp.w	fp, #3
 8008ce2:	d1cb      	bne.n	8008c7c <_scanf_i+0x58>
 8008ce4:	6863      	ldr	r3, [r4, #4]
 8008ce6:	b90b      	cbnz	r3, 8008cec <_scanf_i+0xc8>
 8008ce8:	230a      	movs	r3, #10
 8008cea:	6063      	str	r3, [r4, #4]
 8008cec:	6863      	ldr	r3, [r4, #4]
 8008cee:	4945      	ldr	r1, [pc, #276]	@ (8008e04 <_scanf_i+0x1e0>)
 8008cf0:	6960      	ldr	r0, [r4, #20]
 8008cf2:	1ac9      	subs	r1, r1, r3
 8008cf4:	f000 f991 	bl	800901a <__sccl>
 8008cf8:	f04f 0b00 	mov.w	fp, #0
 8008cfc:	68a3      	ldr	r3, [r4, #8]
 8008cfe:	6822      	ldr	r2, [r4, #0]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d03d      	beq.n	8008d80 <_scanf_i+0x15c>
 8008d04:	6831      	ldr	r1, [r6, #0]
 8008d06:	6960      	ldr	r0, [r4, #20]
 8008d08:	f891 c000 	ldrb.w	ip, [r1]
 8008d0c:	f810 000c 	ldrb.w	r0, [r0, ip]
 8008d10:	2800      	cmp	r0, #0
 8008d12:	d035      	beq.n	8008d80 <_scanf_i+0x15c>
 8008d14:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8008d18:	d124      	bne.n	8008d64 <_scanf_i+0x140>
 8008d1a:	0510      	lsls	r0, r2, #20
 8008d1c:	d522      	bpl.n	8008d64 <_scanf_i+0x140>
 8008d1e:	f10b 0b01 	add.w	fp, fp, #1
 8008d22:	f1b9 0f00 	cmp.w	r9, #0
 8008d26:	d003      	beq.n	8008d30 <_scanf_i+0x10c>
 8008d28:	3301      	adds	r3, #1
 8008d2a:	f109 39ff 	add.w	r9, r9, #4294967295
 8008d2e:	60a3      	str	r3, [r4, #8]
 8008d30:	6873      	ldr	r3, [r6, #4]
 8008d32:	3b01      	subs	r3, #1
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	6073      	str	r3, [r6, #4]
 8008d38:	dd1b      	ble.n	8008d72 <_scanf_i+0x14e>
 8008d3a:	6833      	ldr	r3, [r6, #0]
 8008d3c:	3301      	adds	r3, #1
 8008d3e:	6033      	str	r3, [r6, #0]
 8008d40:	68a3      	ldr	r3, [r4, #8]
 8008d42:	3b01      	subs	r3, #1
 8008d44:	60a3      	str	r3, [r4, #8]
 8008d46:	e7d9      	b.n	8008cfc <_scanf_i+0xd8>
 8008d48:	f1bb 0f02 	cmp.w	fp, #2
 8008d4c:	d1ae      	bne.n	8008cac <_scanf_i+0x88>
 8008d4e:	6822      	ldr	r2, [r4, #0]
 8008d50:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8008d54:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008d58:	d1c4      	bne.n	8008ce4 <_scanf_i+0xc0>
 8008d5a:	2110      	movs	r1, #16
 8008d5c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008d60:	6061      	str	r1, [r4, #4]
 8008d62:	e7a2      	b.n	8008caa <_scanf_i+0x86>
 8008d64:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8008d68:	6022      	str	r2, [r4, #0]
 8008d6a:	780b      	ldrb	r3, [r1, #0]
 8008d6c:	f805 3b01 	strb.w	r3, [r5], #1
 8008d70:	e7de      	b.n	8008d30 <_scanf_i+0x10c>
 8008d72:	4631      	mov	r1, r6
 8008d74:	4650      	mov	r0, sl
 8008d76:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008d7a:	4798      	blx	r3
 8008d7c:	2800      	cmp	r0, #0
 8008d7e:	d0df      	beq.n	8008d40 <_scanf_i+0x11c>
 8008d80:	6823      	ldr	r3, [r4, #0]
 8008d82:	05d9      	lsls	r1, r3, #23
 8008d84:	d50d      	bpl.n	8008da2 <_scanf_i+0x17e>
 8008d86:	42bd      	cmp	r5, r7
 8008d88:	d909      	bls.n	8008d9e <_scanf_i+0x17a>
 8008d8a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008d8e:	4632      	mov	r2, r6
 8008d90:	4650      	mov	r0, sl
 8008d92:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008d96:	f105 39ff 	add.w	r9, r5, #4294967295
 8008d9a:	4798      	blx	r3
 8008d9c:	464d      	mov	r5, r9
 8008d9e:	42bd      	cmp	r5, r7
 8008da0:	d028      	beq.n	8008df4 <_scanf_i+0x1d0>
 8008da2:	6822      	ldr	r2, [r4, #0]
 8008da4:	f012 0210 	ands.w	r2, r2, #16
 8008da8:	d113      	bne.n	8008dd2 <_scanf_i+0x1ae>
 8008daa:	702a      	strb	r2, [r5, #0]
 8008dac:	4639      	mov	r1, r7
 8008dae:	6863      	ldr	r3, [r4, #4]
 8008db0:	4650      	mov	r0, sl
 8008db2:	9e01      	ldr	r6, [sp, #4]
 8008db4:	47b0      	blx	r6
 8008db6:	f8d8 3000 	ldr.w	r3, [r8]
 8008dba:	6821      	ldr	r1, [r4, #0]
 8008dbc:	1d1a      	adds	r2, r3, #4
 8008dbe:	f8c8 2000 	str.w	r2, [r8]
 8008dc2:	f011 0f20 	tst.w	r1, #32
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	d00f      	beq.n	8008dea <_scanf_i+0x1c6>
 8008dca:	6018      	str	r0, [r3, #0]
 8008dcc:	68e3      	ldr	r3, [r4, #12]
 8008dce:	3301      	adds	r3, #1
 8008dd0:	60e3      	str	r3, [r4, #12]
 8008dd2:	2000      	movs	r0, #0
 8008dd4:	6923      	ldr	r3, [r4, #16]
 8008dd6:	1bed      	subs	r5, r5, r7
 8008dd8:	445d      	add	r5, fp
 8008dda:	442b      	add	r3, r5
 8008ddc:	6123      	str	r3, [r4, #16]
 8008dde:	b007      	add	sp, #28
 8008de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008de4:	f04f 0b00 	mov.w	fp, #0
 8008de8:	e7ca      	b.n	8008d80 <_scanf_i+0x15c>
 8008dea:	07ca      	lsls	r2, r1, #31
 8008dec:	bf4c      	ite	mi
 8008dee:	8018      	strhmi	r0, [r3, #0]
 8008df0:	6018      	strpl	r0, [r3, #0]
 8008df2:	e7eb      	b.n	8008dcc <_scanf_i+0x1a8>
 8008df4:	2001      	movs	r0, #1
 8008df6:	e7f2      	b.n	8008dde <_scanf_i+0x1ba>
 8008df8:	08009c1c 	.word	0x08009c1c
 8008dfc:	080082a1 	.word	0x080082a1
 8008e00:	080099f9 	.word	0x080099f9
 8008e04:	08009d92 	.word	0x08009d92

08008e08 <__sflush_r>:
 8008e08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e0e:	0716      	lsls	r6, r2, #28
 8008e10:	4605      	mov	r5, r0
 8008e12:	460c      	mov	r4, r1
 8008e14:	d454      	bmi.n	8008ec0 <__sflush_r+0xb8>
 8008e16:	684b      	ldr	r3, [r1, #4]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	dc02      	bgt.n	8008e22 <__sflush_r+0x1a>
 8008e1c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	dd48      	ble.n	8008eb4 <__sflush_r+0xac>
 8008e22:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008e24:	2e00      	cmp	r6, #0
 8008e26:	d045      	beq.n	8008eb4 <__sflush_r+0xac>
 8008e28:	2300      	movs	r3, #0
 8008e2a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008e2e:	682f      	ldr	r7, [r5, #0]
 8008e30:	6a21      	ldr	r1, [r4, #32]
 8008e32:	602b      	str	r3, [r5, #0]
 8008e34:	d030      	beq.n	8008e98 <__sflush_r+0x90>
 8008e36:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008e38:	89a3      	ldrh	r3, [r4, #12]
 8008e3a:	0759      	lsls	r1, r3, #29
 8008e3c:	d505      	bpl.n	8008e4a <__sflush_r+0x42>
 8008e3e:	6863      	ldr	r3, [r4, #4]
 8008e40:	1ad2      	subs	r2, r2, r3
 8008e42:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008e44:	b10b      	cbz	r3, 8008e4a <__sflush_r+0x42>
 8008e46:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008e48:	1ad2      	subs	r2, r2, r3
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	4628      	mov	r0, r5
 8008e4e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008e50:	6a21      	ldr	r1, [r4, #32]
 8008e52:	47b0      	blx	r6
 8008e54:	1c43      	adds	r3, r0, #1
 8008e56:	89a3      	ldrh	r3, [r4, #12]
 8008e58:	d106      	bne.n	8008e68 <__sflush_r+0x60>
 8008e5a:	6829      	ldr	r1, [r5, #0]
 8008e5c:	291d      	cmp	r1, #29
 8008e5e:	d82b      	bhi.n	8008eb8 <__sflush_r+0xb0>
 8008e60:	4a28      	ldr	r2, [pc, #160]	@ (8008f04 <__sflush_r+0xfc>)
 8008e62:	40ca      	lsrs	r2, r1
 8008e64:	07d6      	lsls	r6, r2, #31
 8008e66:	d527      	bpl.n	8008eb8 <__sflush_r+0xb0>
 8008e68:	2200      	movs	r2, #0
 8008e6a:	6062      	str	r2, [r4, #4]
 8008e6c:	6922      	ldr	r2, [r4, #16]
 8008e6e:	04d9      	lsls	r1, r3, #19
 8008e70:	6022      	str	r2, [r4, #0]
 8008e72:	d504      	bpl.n	8008e7e <__sflush_r+0x76>
 8008e74:	1c42      	adds	r2, r0, #1
 8008e76:	d101      	bne.n	8008e7c <__sflush_r+0x74>
 8008e78:	682b      	ldr	r3, [r5, #0]
 8008e7a:	b903      	cbnz	r3, 8008e7e <__sflush_r+0x76>
 8008e7c:	6560      	str	r0, [r4, #84]	@ 0x54
 8008e7e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e80:	602f      	str	r7, [r5, #0]
 8008e82:	b1b9      	cbz	r1, 8008eb4 <__sflush_r+0xac>
 8008e84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008e88:	4299      	cmp	r1, r3
 8008e8a:	d002      	beq.n	8008e92 <__sflush_r+0x8a>
 8008e8c:	4628      	mov	r0, r5
 8008e8e:	f7fd fdef 	bl	8006a70 <_free_r>
 8008e92:	2300      	movs	r3, #0
 8008e94:	6363      	str	r3, [r4, #52]	@ 0x34
 8008e96:	e00d      	b.n	8008eb4 <__sflush_r+0xac>
 8008e98:	2301      	movs	r3, #1
 8008e9a:	4628      	mov	r0, r5
 8008e9c:	47b0      	blx	r6
 8008e9e:	4602      	mov	r2, r0
 8008ea0:	1c50      	adds	r0, r2, #1
 8008ea2:	d1c9      	bne.n	8008e38 <__sflush_r+0x30>
 8008ea4:	682b      	ldr	r3, [r5, #0]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d0c6      	beq.n	8008e38 <__sflush_r+0x30>
 8008eaa:	2b1d      	cmp	r3, #29
 8008eac:	d001      	beq.n	8008eb2 <__sflush_r+0xaa>
 8008eae:	2b16      	cmp	r3, #22
 8008eb0:	d11d      	bne.n	8008eee <__sflush_r+0xe6>
 8008eb2:	602f      	str	r7, [r5, #0]
 8008eb4:	2000      	movs	r0, #0
 8008eb6:	e021      	b.n	8008efc <__sflush_r+0xf4>
 8008eb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ebc:	b21b      	sxth	r3, r3
 8008ebe:	e01a      	b.n	8008ef6 <__sflush_r+0xee>
 8008ec0:	690f      	ldr	r7, [r1, #16]
 8008ec2:	2f00      	cmp	r7, #0
 8008ec4:	d0f6      	beq.n	8008eb4 <__sflush_r+0xac>
 8008ec6:	0793      	lsls	r3, r2, #30
 8008ec8:	bf18      	it	ne
 8008eca:	2300      	movne	r3, #0
 8008ecc:	680e      	ldr	r6, [r1, #0]
 8008ece:	bf08      	it	eq
 8008ed0:	694b      	ldreq	r3, [r1, #20]
 8008ed2:	1bf6      	subs	r6, r6, r7
 8008ed4:	600f      	str	r7, [r1, #0]
 8008ed6:	608b      	str	r3, [r1, #8]
 8008ed8:	2e00      	cmp	r6, #0
 8008eda:	ddeb      	ble.n	8008eb4 <__sflush_r+0xac>
 8008edc:	4633      	mov	r3, r6
 8008ede:	463a      	mov	r2, r7
 8008ee0:	4628      	mov	r0, r5
 8008ee2:	6a21      	ldr	r1, [r4, #32]
 8008ee4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008ee8:	47e0      	blx	ip
 8008eea:	2800      	cmp	r0, #0
 8008eec:	dc07      	bgt.n	8008efe <__sflush_r+0xf6>
 8008eee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ef2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ef6:	f04f 30ff 	mov.w	r0, #4294967295
 8008efa:	81a3      	strh	r3, [r4, #12]
 8008efc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008efe:	4407      	add	r7, r0
 8008f00:	1a36      	subs	r6, r6, r0
 8008f02:	e7e9      	b.n	8008ed8 <__sflush_r+0xd0>
 8008f04:	20400001 	.word	0x20400001

08008f08 <_fflush_r>:
 8008f08:	b538      	push	{r3, r4, r5, lr}
 8008f0a:	690b      	ldr	r3, [r1, #16]
 8008f0c:	4605      	mov	r5, r0
 8008f0e:	460c      	mov	r4, r1
 8008f10:	b913      	cbnz	r3, 8008f18 <_fflush_r+0x10>
 8008f12:	2500      	movs	r5, #0
 8008f14:	4628      	mov	r0, r5
 8008f16:	bd38      	pop	{r3, r4, r5, pc}
 8008f18:	b118      	cbz	r0, 8008f22 <_fflush_r+0x1a>
 8008f1a:	6a03      	ldr	r3, [r0, #32]
 8008f1c:	b90b      	cbnz	r3, 8008f22 <_fflush_r+0x1a>
 8008f1e:	f7fc fcdb 	bl	80058d8 <__sinit>
 8008f22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d0f3      	beq.n	8008f12 <_fflush_r+0xa>
 8008f2a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008f2c:	07d0      	lsls	r0, r2, #31
 8008f2e:	d404      	bmi.n	8008f3a <_fflush_r+0x32>
 8008f30:	0599      	lsls	r1, r3, #22
 8008f32:	d402      	bmi.n	8008f3a <_fflush_r+0x32>
 8008f34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f36:	f7fc ff1a 	bl	8005d6e <__retarget_lock_acquire_recursive>
 8008f3a:	4628      	mov	r0, r5
 8008f3c:	4621      	mov	r1, r4
 8008f3e:	f7ff ff63 	bl	8008e08 <__sflush_r>
 8008f42:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008f44:	4605      	mov	r5, r0
 8008f46:	07da      	lsls	r2, r3, #31
 8008f48:	d4e4      	bmi.n	8008f14 <_fflush_r+0xc>
 8008f4a:	89a3      	ldrh	r3, [r4, #12]
 8008f4c:	059b      	lsls	r3, r3, #22
 8008f4e:	d4e1      	bmi.n	8008f14 <_fflush_r+0xc>
 8008f50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f52:	f7fc ff0d 	bl	8005d70 <__retarget_lock_release_recursive>
 8008f56:	e7dd      	b.n	8008f14 <_fflush_r+0xc>

08008f58 <__swhatbuf_r>:
 8008f58:	b570      	push	{r4, r5, r6, lr}
 8008f5a:	460c      	mov	r4, r1
 8008f5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f60:	4615      	mov	r5, r2
 8008f62:	2900      	cmp	r1, #0
 8008f64:	461e      	mov	r6, r3
 8008f66:	b096      	sub	sp, #88	@ 0x58
 8008f68:	da0c      	bge.n	8008f84 <__swhatbuf_r+0x2c>
 8008f6a:	89a3      	ldrh	r3, [r4, #12]
 8008f6c:	2100      	movs	r1, #0
 8008f6e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008f72:	bf14      	ite	ne
 8008f74:	2340      	movne	r3, #64	@ 0x40
 8008f76:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008f7a:	2000      	movs	r0, #0
 8008f7c:	6031      	str	r1, [r6, #0]
 8008f7e:	602b      	str	r3, [r5, #0]
 8008f80:	b016      	add	sp, #88	@ 0x58
 8008f82:	bd70      	pop	{r4, r5, r6, pc}
 8008f84:	466a      	mov	r2, sp
 8008f86:	f000 f8e5 	bl	8009154 <_fstat_r>
 8008f8a:	2800      	cmp	r0, #0
 8008f8c:	dbed      	blt.n	8008f6a <__swhatbuf_r+0x12>
 8008f8e:	9901      	ldr	r1, [sp, #4]
 8008f90:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008f94:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008f98:	4259      	negs	r1, r3
 8008f9a:	4159      	adcs	r1, r3
 8008f9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008fa0:	e7eb      	b.n	8008f7a <__swhatbuf_r+0x22>

08008fa2 <__smakebuf_r>:
 8008fa2:	898b      	ldrh	r3, [r1, #12]
 8008fa4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008fa6:	079d      	lsls	r5, r3, #30
 8008fa8:	4606      	mov	r6, r0
 8008faa:	460c      	mov	r4, r1
 8008fac:	d507      	bpl.n	8008fbe <__smakebuf_r+0x1c>
 8008fae:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008fb2:	6023      	str	r3, [r4, #0]
 8008fb4:	6123      	str	r3, [r4, #16]
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	6163      	str	r3, [r4, #20]
 8008fba:	b003      	add	sp, #12
 8008fbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fbe:	466a      	mov	r2, sp
 8008fc0:	ab01      	add	r3, sp, #4
 8008fc2:	f7ff ffc9 	bl	8008f58 <__swhatbuf_r>
 8008fc6:	9f00      	ldr	r7, [sp, #0]
 8008fc8:	4605      	mov	r5, r0
 8008fca:	4639      	mov	r1, r7
 8008fcc:	4630      	mov	r0, r6
 8008fce:	f7fd fdc1 	bl	8006b54 <_malloc_r>
 8008fd2:	b948      	cbnz	r0, 8008fe8 <__smakebuf_r+0x46>
 8008fd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fd8:	059a      	lsls	r2, r3, #22
 8008fda:	d4ee      	bmi.n	8008fba <__smakebuf_r+0x18>
 8008fdc:	f023 0303 	bic.w	r3, r3, #3
 8008fe0:	f043 0302 	orr.w	r3, r3, #2
 8008fe4:	81a3      	strh	r3, [r4, #12]
 8008fe6:	e7e2      	b.n	8008fae <__smakebuf_r+0xc>
 8008fe8:	89a3      	ldrh	r3, [r4, #12]
 8008fea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008fee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ff2:	81a3      	strh	r3, [r4, #12]
 8008ff4:	9b01      	ldr	r3, [sp, #4]
 8008ff6:	6020      	str	r0, [r4, #0]
 8008ff8:	b15b      	cbz	r3, 8009012 <__smakebuf_r+0x70>
 8008ffa:	4630      	mov	r0, r6
 8008ffc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009000:	f000 f8ba 	bl	8009178 <_isatty_r>
 8009004:	b128      	cbz	r0, 8009012 <__smakebuf_r+0x70>
 8009006:	89a3      	ldrh	r3, [r4, #12]
 8009008:	f023 0303 	bic.w	r3, r3, #3
 800900c:	f043 0301 	orr.w	r3, r3, #1
 8009010:	81a3      	strh	r3, [r4, #12]
 8009012:	89a3      	ldrh	r3, [r4, #12]
 8009014:	431d      	orrs	r5, r3
 8009016:	81a5      	strh	r5, [r4, #12]
 8009018:	e7cf      	b.n	8008fba <__smakebuf_r+0x18>

0800901a <__sccl>:
 800901a:	b570      	push	{r4, r5, r6, lr}
 800901c:	780b      	ldrb	r3, [r1, #0]
 800901e:	4604      	mov	r4, r0
 8009020:	2b5e      	cmp	r3, #94	@ 0x5e
 8009022:	bf0b      	itete	eq
 8009024:	784b      	ldrbeq	r3, [r1, #1]
 8009026:	1c4a      	addne	r2, r1, #1
 8009028:	1c8a      	addeq	r2, r1, #2
 800902a:	2100      	movne	r1, #0
 800902c:	bf08      	it	eq
 800902e:	2101      	moveq	r1, #1
 8009030:	3801      	subs	r0, #1
 8009032:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8009036:	f800 1f01 	strb.w	r1, [r0, #1]!
 800903a:	42a8      	cmp	r0, r5
 800903c:	d1fb      	bne.n	8009036 <__sccl+0x1c>
 800903e:	b90b      	cbnz	r3, 8009044 <__sccl+0x2a>
 8009040:	1e50      	subs	r0, r2, #1
 8009042:	bd70      	pop	{r4, r5, r6, pc}
 8009044:	f081 0101 	eor.w	r1, r1, #1
 8009048:	4610      	mov	r0, r2
 800904a:	54e1      	strb	r1, [r4, r3]
 800904c:	4602      	mov	r2, r0
 800904e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009052:	2d2d      	cmp	r5, #45	@ 0x2d
 8009054:	d005      	beq.n	8009062 <__sccl+0x48>
 8009056:	2d5d      	cmp	r5, #93	@ 0x5d
 8009058:	d016      	beq.n	8009088 <__sccl+0x6e>
 800905a:	2d00      	cmp	r5, #0
 800905c:	d0f1      	beq.n	8009042 <__sccl+0x28>
 800905e:	462b      	mov	r3, r5
 8009060:	e7f2      	b.n	8009048 <__sccl+0x2e>
 8009062:	7846      	ldrb	r6, [r0, #1]
 8009064:	2e5d      	cmp	r6, #93	@ 0x5d
 8009066:	d0fa      	beq.n	800905e <__sccl+0x44>
 8009068:	42b3      	cmp	r3, r6
 800906a:	dcf8      	bgt.n	800905e <__sccl+0x44>
 800906c:	461a      	mov	r2, r3
 800906e:	3002      	adds	r0, #2
 8009070:	3201      	adds	r2, #1
 8009072:	4296      	cmp	r6, r2
 8009074:	54a1      	strb	r1, [r4, r2]
 8009076:	dcfb      	bgt.n	8009070 <__sccl+0x56>
 8009078:	1af2      	subs	r2, r6, r3
 800907a:	3a01      	subs	r2, #1
 800907c:	42b3      	cmp	r3, r6
 800907e:	bfa8      	it	ge
 8009080:	2200      	movge	r2, #0
 8009082:	1c5d      	adds	r5, r3, #1
 8009084:	18ab      	adds	r3, r5, r2
 8009086:	e7e1      	b.n	800904c <__sccl+0x32>
 8009088:	4610      	mov	r0, r2
 800908a:	e7da      	b.n	8009042 <__sccl+0x28>

0800908c <__submore>:
 800908c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009090:	460c      	mov	r4, r1
 8009092:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8009094:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009098:	4299      	cmp	r1, r3
 800909a:	d11b      	bne.n	80090d4 <__submore+0x48>
 800909c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80090a0:	f7fd fd58 	bl	8006b54 <_malloc_r>
 80090a4:	b918      	cbnz	r0, 80090ae <__submore+0x22>
 80090a6:	f04f 30ff 	mov.w	r0, #4294967295
 80090aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80090b2:	63a3      	str	r3, [r4, #56]	@ 0x38
 80090b4:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 80090b8:	6360      	str	r0, [r4, #52]	@ 0x34
 80090ba:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 80090be:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80090c2:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 80090c6:	7043      	strb	r3, [r0, #1]
 80090c8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80090cc:	7003      	strb	r3, [r0, #0]
 80090ce:	6020      	str	r0, [r4, #0]
 80090d0:	2000      	movs	r0, #0
 80090d2:	e7ea      	b.n	80090aa <__submore+0x1e>
 80090d4:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80090d6:	0077      	lsls	r7, r6, #1
 80090d8:	463a      	mov	r2, r7
 80090da:	f000 fbf0 	bl	80098be <_realloc_r>
 80090de:	4605      	mov	r5, r0
 80090e0:	2800      	cmp	r0, #0
 80090e2:	d0e0      	beq.n	80090a6 <__submore+0x1a>
 80090e4:	eb00 0806 	add.w	r8, r0, r6
 80090e8:	4601      	mov	r1, r0
 80090ea:	4632      	mov	r2, r6
 80090ec:	4640      	mov	r0, r8
 80090ee:	f7fc fe4e 	bl	8005d8e <memcpy>
 80090f2:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80090f6:	f8c4 8000 	str.w	r8, [r4]
 80090fa:	e7e9      	b.n	80090d0 <__submore+0x44>

080090fc <memmove>:
 80090fc:	4288      	cmp	r0, r1
 80090fe:	b510      	push	{r4, lr}
 8009100:	eb01 0402 	add.w	r4, r1, r2
 8009104:	d902      	bls.n	800910c <memmove+0x10>
 8009106:	4284      	cmp	r4, r0
 8009108:	4623      	mov	r3, r4
 800910a:	d807      	bhi.n	800911c <memmove+0x20>
 800910c:	1e43      	subs	r3, r0, #1
 800910e:	42a1      	cmp	r1, r4
 8009110:	d008      	beq.n	8009124 <memmove+0x28>
 8009112:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009116:	f803 2f01 	strb.w	r2, [r3, #1]!
 800911a:	e7f8      	b.n	800910e <memmove+0x12>
 800911c:	4601      	mov	r1, r0
 800911e:	4402      	add	r2, r0
 8009120:	428a      	cmp	r2, r1
 8009122:	d100      	bne.n	8009126 <memmove+0x2a>
 8009124:	bd10      	pop	{r4, pc}
 8009126:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800912a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800912e:	e7f7      	b.n	8009120 <memmove+0x24>

08009130 <strncmp>:
 8009130:	b510      	push	{r4, lr}
 8009132:	b16a      	cbz	r2, 8009150 <strncmp+0x20>
 8009134:	3901      	subs	r1, #1
 8009136:	1884      	adds	r4, r0, r2
 8009138:	f810 2b01 	ldrb.w	r2, [r0], #1
 800913c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009140:	429a      	cmp	r2, r3
 8009142:	d103      	bne.n	800914c <strncmp+0x1c>
 8009144:	42a0      	cmp	r0, r4
 8009146:	d001      	beq.n	800914c <strncmp+0x1c>
 8009148:	2a00      	cmp	r2, #0
 800914a:	d1f5      	bne.n	8009138 <strncmp+0x8>
 800914c:	1ad0      	subs	r0, r2, r3
 800914e:	bd10      	pop	{r4, pc}
 8009150:	4610      	mov	r0, r2
 8009152:	e7fc      	b.n	800914e <strncmp+0x1e>

08009154 <_fstat_r>:
 8009154:	b538      	push	{r3, r4, r5, lr}
 8009156:	2300      	movs	r3, #0
 8009158:	4d06      	ldr	r5, [pc, #24]	@ (8009174 <_fstat_r+0x20>)
 800915a:	4604      	mov	r4, r0
 800915c:	4608      	mov	r0, r1
 800915e:	4611      	mov	r1, r2
 8009160:	602b      	str	r3, [r5, #0]
 8009162:	f7f9 f8f8 	bl	8002356 <_fstat>
 8009166:	1c43      	adds	r3, r0, #1
 8009168:	d102      	bne.n	8009170 <_fstat_r+0x1c>
 800916a:	682b      	ldr	r3, [r5, #0]
 800916c:	b103      	cbz	r3, 8009170 <_fstat_r+0x1c>
 800916e:	6023      	str	r3, [r4, #0]
 8009170:	bd38      	pop	{r3, r4, r5, pc}
 8009172:	bf00      	nop
 8009174:	200004c4 	.word	0x200004c4

08009178 <_isatty_r>:
 8009178:	b538      	push	{r3, r4, r5, lr}
 800917a:	2300      	movs	r3, #0
 800917c:	4d05      	ldr	r5, [pc, #20]	@ (8009194 <_isatty_r+0x1c>)
 800917e:	4604      	mov	r4, r0
 8009180:	4608      	mov	r0, r1
 8009182:	602b      	str	r3, [r5, #0]
 8009184:	f7f9 f8f6 	bl	8002374 <_isatty>
 8009188:	1c43      	adds	r3, r0, #1
 800918a:	d102      	bne.n	8009192 <_isatty_r+0x1a>
 800918c:	682b      	ldr	r3, [r5, #0]
 800918e:	b103      	cbz	r3, 8009192 <_isatty_r+0x1a>
 8009190:	6023      	str	r3, [r4, #0]
 8009192:	bd38      	pop	{r3, r4, r5, pc}
 8009194:	200004c4 	.word	0x200004c4

08009198 <_sbrk_r>:
 8009198:	b538      	push	{r3, r4, r5, lr}
 800919a:	2300      	movs	r3, #0
 800919c:	4d05      	ldr	r5, [pc, #20]	@ (80091b4 <_sbrk_r+0x1c>)
 800919e:	4604      	mov	r4, r0
 80091a0:	4608      	mov	r0, r1
 80091a2:	602b      	str	r3, [r5, #0]
 80091a4:	f7f9 f8fc 	bl	80023a0 <_sbrk>
 80091a8:	1c43      	adds	r3, r0, #1
 80091aa:	d102      	bne.n	80091b2 <_sbrk_r+0x1a>
 80091ac:	682b      	ldr	r3, [r5, #0]
 80091ae:	b103      	cbz	r3, 80091b2 <_sbrk_r+0x1a>
 80091b0:	6023      	str	r3, [r4, #0]
 80091b2:	bd38      	pop	{r3, r4, r5, pc}
 80091b4:	200004c4 	.word	0x200004c4

080091b8 <nan>:
 80091b8:	2000      	movs	r0, #0
 80091ba:	4901      	ldr	r1, [pc, #4]	@ (80091c0 <nan+0x8>)
 80091bc:	4770      	bx	lr
 80091be:	bf00      	nop
 80091c0:	7ff80000 	.word	0x7ff80000

080091c4 <__assert_func>:
 80091c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80091c6:	4614      	mov	r4, r2
 80091c8:	461a      	mov	r2, r3
 80091ca:	4b09      	ldr	r3, [pc, #36]	@ (80091f0 <__assert_func+0x2c>)
 80091cc:	4605      	mov	r5, r0
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	68d8      	ldr	r0, [r3, #12]
 80091d2:	b14c      	cbz	r4, 80091e8 <__assert_func+0x24>
 80091d4:	4b07      	ldr	r3, [pc, #28]	@ (80091f4 <__assert_func+0x30>)
 80091d6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80091da:	9100      	str	r1, [sp, #0]
 80091dc:	462b      	mov	r3, r5
 80091de:	4906      	ldr	r1, [pc, #24]	@ (80091f8 <__assert_func+0x34>)
 80091e0:	f000 fc1a 	bl	8009a18 <fiprintf>
 80091e4:	f000 fc2a 	bl	8009a3c <abort>
 80091e8:	4b04      	ldr	r3, [pc, #16]	@ (80091fc <__assert_func+0x38>)
 80091ea:	461c      	mov	r4, r3
 80091ec:	e7f3      	b.n	80091d6 <__assert_func+0x12>
 80091ee:	bf00      	nop
 80091f0:	20000018 	.word	0x20000018
 80091f4:	08009da5 	.word	0x08009da5
 80091f8:	08009db2 	.word	0x08009db2
 80091fc:	08009de0 	.word	0x08009de0

08009200 <_calloc_r>:
 8009200:	b570      	push	{r4, r5, r6, lr}
 8009202:	fba1 5402 	umull	r5, r4, r1, r2
 8009206:	b934      	cbnz	r4, 8009216 <_calloc_r+0x16>
 8009208:	4629      	mov	r1, r5
 800920a:	f7fd fca3 	bl	8006b54 <_malloc_r>
 800920e:	4606      	mov	r6, r0
 8009210:	b928      	cbnz	r0, 800921e <_calloc_r+0x1e>
 8009212:	4630      	mov	r0, r6
 8009214:	bd70      	pop	{r4, r5, r6, pc}
 8009216:	220c      	movs	r2, #12
 8009218:	2600      	movs	r6, #0
 800921a:	6002      	str	r2, [r0, #0]
 800921c:	e7f9      	b.n	8009212 <_calloc_r+0x12>
 800921e:	462a      	mov	r2, r5
 8009220:	4621      	mov	r1, r4
 8009222:	f7fc fd27 	bl	8005c74 <memset>
 8009226:	e7f4      	b.n	8009212 <_calloc_r+0x12>

08009228 <rshift>:
 8009228:	6903      	ldr	r3, [r0, #16]
 800922a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800922e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009232:	f100 0414 	add.w	r4, r0, #20
 8009236:	ea4f 1261 	mov.w	r2, r1, asr #5
 800923a:	dd46      	ble.n	80092ca <rshift+0xa2>
 800923c:	f011 011f 	ands.w	r1, r1, #31
 8009240:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009244:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009248:	d10c      	bne.n	8009264 <rshift+0x3c>
 800924a:	4629      	mov	r1, r5
 800924c:	f100 0710 	add.w	r7, r0, #16
 8009250:	42b1      	cmp	r1, r6
 8009252:	d335      	bcc.n	80092c0 <rshift+0x98>
 8009254:	1a9b      	subs	r3, r3, r2
 8009256:	009b      	lsls	r3, r3, #2
 8009258:	1eea      	subs	r2, r5, #3
 800925a:	4296      	cmp	r6, r2
 800925c:	bf38      	it	cc
 800925e:	2300      	movcc	r3, #0
 8009260:	4423      	add	r3, r4
 8009262:	e015      	b.n	8009290 <rshift+0x68>
 8009264:	46a1      	mov	r9, r4
 8009266:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800926a:	f1c1 0820 	rsb	r8, r1, #32
 800926e:	40cf      	lsrs	r7, r1
 8009270:	f105 0e04 	add.w	lr, r5, #4
 8009274:	4576      	cmp	r6, lr
 8009276:	46f4      	mov	ip, lr
 8009278:	d816      	bhi.n	80092a8 <rshift+0x80>
 800927a:	1a9a      	subs	r2, r3, r2
 800927c:	0092      	lsls	r2, r2, #2
 800927e:	3a04      	subs	r2, #4
 8009280:	3501      	adds	r5, #1
 8009282:	42ae      	cmp	r6, r5
 8009284:	bf38      	it	cc
 8009286:	2200      	movcc	r2, #0
 8009288:	18a3      	adds	r3, r4, r2
 800928a:	50a7      	str	r7, [r4, r2]
 800928c:	b107      	cbz	r7, 8009290 <rshift+0x68>
 800928e:	3304      	adds	r3, #4
 8009290:	42a3      	cmp	r3, r4
 8009292:	eba3 0204 	sub.w	r2, r3, r4
 8009296:	bf08      	it	eq
 8009298:	2300      	moveq	r3, #0
 800929a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800929e:	6102      	str	r2, [r0, #16]
 80092a0:	bf08      	it	eq
 80092a2:	6143      	streq	r3, [r0, #20]
 80092a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80092a8:	f8dc c000 	ldr.w	ip, [ip]
 80092ac:	fa0c fc08 	lsl.w	ip, ip, r8
 80092b0:	ea4c 0707 	orr.w	r7, ip, r7
 80092b4:	f849 7b04 	str.w	r7, [r9], #4
 80092b8:	f85e 7b04 	ldr.w	r7, [lr], #4
 80092bc:	40cf      	lsrs	r7, r1
 80092be:	e7d9      	b.n	8009274 <rshift+0x4c>
 80092c0:	f851 cb04 	ldr.w	ip, [r1], #4
 80092c4:	f847 cf04 	str.w	ip, [r7, #4]!
 80092c8:	e7c2      	b.n	8009250 <rshift+0x28>
 80092ca:	4623      	mov	r3, r4
 80092cc:	e7e0      	b.n	8009290 <rshift+0x68>

080092ce <__hexdig_fun>:
 80092ce:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80092d2:	2b09      	cmp	r3, #9
 80092d4:	d802      	bhi.n	80092dc <__hexdig_fun+0xe>
 80092d6:	3820      	subs	r0, #32
 80092d8:	b2c0      	uxtb	r0, r0
 80092da:	4770      	bx	lr
 80092dc:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80092e0:	2b05      	cmp	r3, #5
 80092e2:	d801      	bhi.n	80092e8 <__hexdig_fun+0x1a>
 80092e4:	3847      	subs	r0, #71	@ 0x47
 80092e6:	e7f7      	b.n	80092d8 <__hexdig_fun+0xa>
 80092e8:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80092ec:	2b05      	cmp	r3, #5
 80092ee:	d801      	bhi.n	80092f4 <__hexdig_fun+0x26>
 80092f0:	3827      	subs	r0, #39	@ 0x27
 80092f2:	e7f1      	b.n	80092d8 <__hexdig_fun+0xa>
 80092f4:	2000      	movs	r0, #0
 80092f6:	4770      	bx	lr

080092f8 <__gethex>:
 80092f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092fc:	468a      	mov	sl, r1
 80092fe:	4690      	mov	r8, r2
 8009300:	b085      	sub	sp, #20
 8009302:	9302      	str	r3, [sp, #8]
 8009304:	680b      	ldr	r3, [r1, #0]
 8009306:	9001      	str	r0, [sp, #4]
 8009308:	1c9c      	adds	r4, r3, #2
 800930a:	46a1      	mov	r9, r4
 800930c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009310:	2830      	cmp	r0, #48	@ 0x30
 8009312:	d0fa      	beq.n	800930a <__gethex+0x12>
 8009314:	eba9 0303 	sub.w	r3, r9, r3
 8009318:	f1a3 0b02 	sub.w	fp, r3, #2
 800931c:	f7ff ffd7 	bl	80092ce <__hexdig_fun>
 8009320:	4605      	mov	r5, r0
 8009322:	2800      	cmp	r0, #0
 8009324:	d168      	bne.n	80093f8 <__gethex+0x100>
 8009326:	2201      	movs	r2, #1
 8009328:	4648      	mov	r0, r9
 800932a:	499f      	ldr	r1, [pc, #636]	@ (80095a8 <__gethex+0x2b0>)
 800932c:	f7ff ff00 	bl	8009130 <strncmp>
 8009330:	4607      	mov	r7, r0
 8009332:	2800      	cmp	r0, #0
 8009334:	d167      	bne.n	8009406 <__gethex+0x10e>
 8009336:	f899 0001 	ldrb.w	r0, [r9, #1]
 800933a:	4626      	mov	r6, r4
 800933c:	f7ff ffc7 	bl	80092ce <__hexdig_fun>
 8009340:	2800      	cmp	r0, #0
 8009342:	d062      	beq.n	800940a <__gethex+0x112>
 8009344:	4623      	mov	r3, r4
 8009346:	7818      	ldrb	r0, [r3, #0]
 8009348:	4699      	mov	r9, r3
 800934a:	2830      	cmp	r0, #48	@ 0x30
 800934c:	f103 0301 	add.w	r3, r3, #1
 8009350:	d0f9      	beq.n	8009346 <__gethex+0x4e>
 8009352:	f7ff ffbc 	bl	80092ce <__hexdig_fun>
 8009356:	fab0 f580 	clz	r5, r0
 800935a:	f04f 0b01 	mov.w	fp, #1
 800935e:	096d      	lsrs	r5, r5, #5
 8009360:	464a      	mov	r2, r9
 8009362:	4616      	mov	r6, r2
 8009364:	7830      	ldrb	r0, [r6, #0]
 8009366:	3201      	adds	r2, #1
 8009368:	f7ff ffb1 	bl	80092ce <__hexdig_fun>
 800936c:	2800      	cmp	r0, #0
 800936e:	d1f8      	bne.n	8009362 <__gethex+0x6a>
 8009370:	2201      	movs	r2, #1
 8009372:	4630      	mov	r0, r6
 8009374:	498c      	ldr	r1, [pc, #560]	@ (80095a8 <__gethex+0x2b0>)
 8009376:	f7ff fedb 	bl	8009130 <strncmp>
 800937a:	2800      	cmp	r0, #0
 800937c:	d13f      	bne.n	80093fe <__gethex+0x106>
 800937e:	b944      	cbnz	r4, 8009392 <__gethex+0x9a>
 8009380:	1c74      	adds	r4, r6, #1
 8009382:	4622      	mov	r2, r4
 8009384:	4616      	mov	r6, r2
 8009386:	7830      	ldrb	r0, [r6, #0]
 8009388:	3201      	adds	r2, #1
 800938a:	f7ff ffa0 	bl	80092ce <__hexdig_fun>
 800938e:	2800      	cmp	r0, #0
 8009390:	d1f8      	bne.n	8009384 <__gethex+0x8c>
 8009392:	1ba4      	subs	r4, r4, r6
 8009394:	00a7      	lsls	r7, r4, #2
 8009396:	7833      	ldrb	r3, [r6, #0]
 8009398:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800939c:	2b50      	cmp	r3, #80	@ 0x50
 800939e:	d13e      	bne.n	800941e <__gethex+0x126>
 80093a0:	7873      	ldrb	r3, [r6, #1]
 80093a2:	2b2b      	cmp	r3, #43	@ 0x2b
 80093a4:	d033      	beq.n	800940e <__gethex+0x116>
 80093a6:	2b2d      	cmp	r3, #45	@ 0x2d
 80093a8:	d034      	beq.n	8009414 <__gethex+0x11c>
 80093aa:	2400      	movs	r4, #0
 80093ac:	1c71      	adds	r1, r6, #1
 80093ae:	7808      	ldrb	r0, [r1, #0]
 80093b0:	f7ff ff8d 	bl	80092ce <__hexdig_fun>
 80093b4:	1e43      	subs	r3, r0, #1
 80093b6:	b2db      	uxtb	r3, r3
 80093b8:	2b18      	cmp	r3, #24
 80093ba:	d830      	bhi.n	800941e <__gethex+0x126>
 80093bc:	f1a0 0210 	sub.w	r2, r0, #16
 80093c0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80093c4:	f7ff ff83 	bl	80092ce <__hexdig_fun>
 80093c8:	f100 3cff 	add.w	ip, r0, #4294967295
 80093cc:	fa5f fc8c 	uxtb.w	ip, ip
 80093d0:	f1bc 0f18 	cmp.w	ip, #24
 80093d4:	f04f 030a 	mov.w	r3, #10
 80093d8:	d91e      	bls.n	8009418 <__gethex+0x120>
 80093da:	b104      	cbz	r4, 80093de <__gethex+0xe6>
 80093dc:	4252      	negs	r2, r2
 80093de:	4417      	add	r7, r2
 80093e0:	f8ca 1000 	str.w	r1, [sl]
 80093e4:	b1ed      	cbz	r5, 8009422 <__gethex+0x12a>
 80093e6:	f1bb 0f00 	cmp.w	fp, #0
 80093ea:	bf0c      	ite	eq
 80093ec:	2506      	moveq	r5, #6
 80093ee:	2500      	movne	r5, #0
 80093f0:	4628      	mov	r0, r5
 80093f2:	b005      	add	sp, #20
 80093f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093f8:	2500      	movs	r5, #0
 80093fa:	462c      	mov	r4, r5
 80093fc:	e7b0      	b.n	8009360 <__gethex+0x68>
 80093fe:	2c00      	cmp	r4, #0
 8009400:	d1c7      	bne.n	8009392 <__gethex+0x9a>
 8009402:	4627      	mov	r7, r4
 8009404:	e7c7      	b.n	8009396 <__gethex+0x9e>
 8009406:	464e      	mov	r6, r9
 8009408:	462f      	mov	r7, r5
 800940a:	2501      	movs	r5, #1
 800940c:	e7c3      	b.n	8009396 <__gethex+0x9e>
 800940e:	2400      	movs	r4, #0
 8009410:	1cb1      	adds	r1, r6, #2
 8009412:	e7cc      	b.n	80093ae <__gethex+0xb6>
 8009414:	2401      	movs	r4, #1
 8009416:	e7fb      	b.n	8009410 <__gethex+0x118>
 8009418:	fb03 0002 	mla	r0, r3, r2, r0
 800941c:	e7ce      	b.n	80093bc <__gethex+0xc4>
 800941e:	4631      	mov	r1, r6
 8009420:	e7de      	b.n	80093e0 <__gethex+0xe8>
 8009422:	4629      	mov	r1, r5
 8009424:	eba6 0309 	sub.w	r3, r6, r9
 8009428:	3b01      	subs	r3, #1
 800942a:	2b07      	cmp	r3, #7
 800942c:	dc0a      	bgt.n	8009444 <__gethex+0x14c>
 800942e:	9801      	ldr	r0, [sp, #4]
 8009430:	f7fd fc1c 	bl	8006c6c <_Balloc>
 8009434:	4604      	mov	r4, r0
 8009436:	b940      	cbnz	r0, 800944a <__gethex+0x152>
 8009438:	4602      	mov	r2, r0
 800943a:	21e4      	movs	r1, #228	@ 0xe4
 800943c:	4b5b      	ldr	r3, [pc, #364]	@ (80095ac <__gethex+0x2b4>)
 800943e:	485c      	ldr	r0, [pc, #368]	@ (80095b0 <__gethex+0x2b8>)
 8009440:	f7ff fec0 	bl	80091c4 <__assert_func>
 8009444:	3101      	adds	r1, #1
 8009446:	105b      	asrs	r3, r3, #1
 8009448:	e7ef      	b.n	800942a <__gethex+0x132>
 800944a:	2300      	movs	r3, #0
 800944c:	f100 0a14 	add.w	sl, r0, #20
 8009450:	4655      	mov	r5, sl
 8009452:	469b      	mov	fp, r3
 8009454:	45b1      	cmp	r9, r6
 8009456:	d337      	bcc.n	80094c8 <__gethex+0x1d0>
 8009458:	f845 bb04 	str.w	fp, [r5], #4
 800945c:	eba5 050a 	sub.w	r5, r5, sl
 8009460:	10ad      	asrs	r5, r5, #2
 8009462:	6125      	str	r5, [r4, #16]
 8009464:	4658      	mov	r0, fp
 8009466:	f7fd fcf3 	bl	8006e50 <__hi0bits>
 800946a:	016d      	lsls	r5, r5, #5
 800946c:	f8d8 6000 	ldr.w	r6, [r8]
 8009470:	1a2d      	subs	r5, r5, r0
 8009472:	42b5      	cmp	r5, r6
 8009474:	dd54      	ble.n	8009520 <__gethex+0x228>
 8009476:	1bad      	subs	r5, r5, r6
 8009478:	4629      	mov	r1, r5
 800947a:	4620      	mov	r0, r4
 800947c:	f7fe f875 	bl	800756a <__any_on>
 8009480:	4681      	mov	r9, r0
 8009482:	b178      	cbz	r0, 80094a4 <__gethex+0x1ac>
 8009484:	f04f 0901 	mov.w	r9, #1
 8009488:	1e6b      	subs	r3, r5, #1
 800948a:	1159      	asrs	r1, r3, #5
 800948c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009490:	f003 021f 	and.w	r2, r3, #31
 8009494:	fa09 f202 	lsl.w	r2, r9, r2
 8009498:	420a      	tst	r2, r1
 800949a:	d003      	beq.n	80094a4 <__gethex+0x1ac>
 800949c:	454b      	cmp	r3, r9
 800949e:	dc36      	bgt.n	800950e <__gethex+0x216>
 80094a0:	f04f 0902 	mov.w	r9, #2
 80094a4:	4629      	mov	r1, r5
 80094a6:	4620      	mov	r0, r4
 80094a8:	f7ff febe 	bl	8009228 <rshift>
 80094ac:	442f      	add	r7, r5
 80094ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80094b2:	42bb      	cmp	r3, r7
 80094b4:	da42      	bge.n	800953c <__gethex+0x244>
 80094b6:	4621      	mov	r1, r4
 80094b8:	9801      	ldr	r0, [sp, #4]
 80094ba:	f7fd fc17 	bl	8006cec <_Bfree>
 80094be:	2300      	movs	r3, #0
 80094c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80094c2:	25a3      	movs	r5, #163	@ 0xa3
 80094c4:	6013      	str	r3, [r2, #0]
 80094c6:	e793      	b.n	80093f0 <__gethex+0xf8>
 80094c8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80094cc:	2a2e      	cmp	r2, #46	@ 0x2e
 80094ce:	d012      	beq.n	80094f6 <__gethex+0x1fe>
 80094d0:	2b20      	cmp	r3, #32
 80094d2:	d104      	bne.n	80094de <__gethex+0x1e6>
 80094d4:	f845 bb04 	str.w	fp, [r5], #4
 80094d8:	f04f 0b00 	mov.w	fp, #0
 80094dc:	465b      	mov	r3, fp
 80094de:	7830      	ldrb	r0, [r6, #0]
 80094e0:	9303      	str	r3, [sp, #12]
 80094e2:	f7ff fef4 	bl	80092ce <__hexdig_fun>
 80094e6:	9b03      	ldr	r3, [sp, #12]
 80094e8:	f000 000f 	and.w	r0, r0, #15
 80094ec:	4098      	lsls	r0, r3
 80094ee:	ea4b 0b00 	orr.w	fp, fp, r0
 80094f2:	3304      	adds	r3, #4
 80094f4:	e7ae      	b.n	8009454 <__gethex+0x15c>
 80094f6:	45b1      	cmp	r9, r6
 80094f8:	d8ea      	bhi.n	80094d0 <__gethex+0x1d8>
 80094fa:	2201      	movs	r2, #1
 80094fc:	4630      	mov	r0, r6
 80094fe:	492a      	ldr	r1, [pc, #168]	@ (80095a8 <__gethex+0x2b0>)
 8009500:	9303      	str	r3, [sp, #12]
 8009502:	f7ff fe15 	bl	8009130 <strncmp>
 8009506:	9b03      	ldr	r3, [sp, #12]
 8009508:	2800      	cmp	r0, #0
 800950a:	d1e1      	bne.n	80094d0 <__gethex+0x1d8>
 800950c:	e7a2      	b.n	8009454 <__gethex+0x15c>
 800950e:	4620      	mov	r0, r4
 8009510:	1ea9      	subs	r1, r5, #2
 8009512:	f7fe f82a 	bl	800756a <__any_on>
 8009516:	2800      	cmp	r0, #0
 8009518:	d0c2      	beq.n	80094a0 <__gethex+0x1a8>
 800951a:	f04f 0903 	mov.w	r9, #3
 800951e:	e7c1      	b.n	80094a4 <__gethex+0x1ac>
 8009520:	da09      	bge.n	8009536 <__gethex+0x23e>
 8009522:	1b75      	subs	r5, r6, r5
 8009524:	4621      	mov	r1, r4
 8009526:	462a      	mov	r2, r5
 8009528:	9801      	ldr	r0, [sp, #4]
 800952a:	f7fd fdef 	bl	800710c <__lshift>
 800952e:	4604      	mov	r4, r0
 8009530:	1b7f      	subs	r7, r7, r5
 8009532:	f100 0a14 	add.w	sl, r0, #20
 8009536:	f04f 0900 	mov.w	r9, #0
 800953a:	e7b8      	b.n	80094ae <__gethex+0x1b6>
 800953c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009540:	42bd      	cmp	r5, r7
 8009542:	dd6f      	ble.n	8009624 <__gethex+0x32c>
 8009544:	1bed      	subs	r5, r5, r7
 8009546:	42ae      	cmp	r6, r5
 8009548:	dc34      	bgt.n	80095b4 <__gethex+0x2bc>
 800954a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800954e:	2b02      	cmp	r3, #2
 8009550:	d022      	beq.n	8009598 <__gethex+0x2a0>
 8009552:	2b03      	cmp	r3, #3
 8009554:	d024      	beq.n	80095a0 <__gethex+0x2a8>
 8009556:	2b01      	cmp	r3, #1
 8009558:	d115      	bne.n	8009586 <__gethex+0x28e>
 800955a:	42ae      	cmp	r6, r5
 800955c:	d113      	bne.n	8009586 <__gethex+0x28e>
 800955e:	2e01      	cmp	r6, #1
 8009560:	d10b      	bne.n	800957a <__gethex+0x282>
 8009562:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009566:	9a02      	ldr	r2, [sp, #8]
 8009568:	2562      	movs	r5, #98	@ 0x62
 800956a:	6013      	str	r3, [r2, #0]
 800956c:	2301      	movs	r3, #1
 800956e:	6123      	str	r3, [r4, #16]
 8009570:	f8ca 3000 	str.w	r3, [sl]
 8009574:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009576:	601c      	str	r4, [r3, #0]
 8009578:	e73a      	b.n	80093f0 <__gethex+0xf8>
 800957a:	4620      	mov	r0, r4
 800957c:	1e71      	subs	r1, r6, #1
 800957e:	f7fd fff4 	bl	800756a <__any_on>
 8009582:	2800      	cmp	r0, #0
 8009584:	d1ed      	bne.n	8009562 <__gethex+0x26a>
 8009586:	4621      	mov	r1, r4
 8009588:	9801      	ldr	r0, [sp, #4]
 800958a:	f7fd fbaf 	bl	8006cec <_Bfree>
 800958e:	2300      	movs	r3, #0
 8009590:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009592:	2550      	movs	r5, #80	@ 0x50
 8009594:	6013      	str	r3, [r2, #0]
 8009596:	e72b      	b.n	80093f0 <__gethex+0xf8>
 8009598:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800959a:	2b00      	cmp	r3, #0
 800959c:	d1f3      	bne.n	8009586 <__gethex+0x28e>
 800959e:	e7e0      	b.n	8009562 <__gethex+0x26a>
 80095a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d1dd      	bne.n	8009562 <__gethex+0x26a>
 80095a6:	e7ee      	b.n	8009586 <__gethex+0x28e>
 80095a8:	08009d6f 	.word	0x08009d6f
 80095ac:	08009d05 	.word	0x08009d05
 80095b0:	08009de1 	.word	0x08009de1
 80095b4:	1e6f      	subs	r7, r5, #1
 80095b6:	f1b9 0f00 	cmp.w	r9, #0
 80095ba:	d130      	bne.n	800961e <__gethex+0x326>
 80095bc:	b127      	cbz	r7, 80095c8 <__gethex+0x2d0>
 80095be:	4639      	mov	r1, r7
 80095c0:	4620      	mov	r0, r4
 80095c2:	f7fd ffd2 	bl	800756a <__any_on>
 80095c6:	4681      	mov	r9, r0
 80095c8:	2301      	movs	r3, #1
 80095ca:	4629      	mov	r1, r5
 80095cc:	1b76      	subs	r6, r6, r5
 80095ce:	2502      	movs	r5, #2
 80095d0:	117a      	asrs	r2, r7, #5
 80095d2:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80095d6:	f007 071f 	and.w	r7, r7, #31
 80095da:	40bb      	lsls	r3, r7
 80095dc:	4213      	tst	r3, r2
 80095de:	4620      	mov	r0, r4
 80095e0:	bf18      	it	ne
 80095e2:	f049 0902 	orrne.w	r9, r9, #2
 80095e6:	f7ff fe1f 	bl	8009228 <rshift>
 80095ea:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80095ee:	f1b9 0f00 	cmp.w	r9, #0
 80095f2:	d047      	beq.n	8009684 <__gethex+0x38c>
 80095f4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80095f8:	2b02      	cmp	r3, #2
 80095fa:	d015      	beq.n	8009628 <__gethex+0x330>
 80095fc:	2b03      	cmp	r3, #3
 80095fe:	d017      	beq.n	8009630 <__gethex+0x338>
 8009600:	2b01      	cmp	r3, #1
 8009602:	d109      	bne.n	8009618 <__gethex+0x320>
 8009604:	f019 0f02 	tst.w	r9, #2
 8009608:	d006      	beq.n	8009618 <__gethex+0x320>
 800960a:	f8da 3000 	ldr.w	r3, [sl]
 800960e:	ea49 0903 	orr.w	r9, r9, r3
 8009612:	f019 0f01 	tst.w	r9, #1
 8009616:	d10e      	bne.n	8009636 <__gethex+0x33e>
 8009618:	f045 0510 	orr.w	r5, r5, #16
 800961c:	e032      	b.n	8009684 <__gethex+0x38c>
 800961e:	f04f 0901 	mov.w	r9, #1
 8009622:	e7d1      	b.n	80095c8 <__gethex+0x2d0>
 8009624:	2501      	movs	r5, #1
 8009626:	e7e2      	b.n	80095ee <__gethex+0x2f6>
 8009628:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800962a:	f1c3 0301 	rsb	r3, r3, #1
 800962e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009630:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009632:	2b00      	cmp	r3, #0
 8009634:	d0f0      	beq.n	8009618 <__gethex+0x320>
 8009636:	f04f 0c00 	mov.w	ip, #0
 800963a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800963e:	f104 0314 	add.w	r3, r4, #20
 8009642:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009646:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800964a:	4618      	mov	r0, r3
 800964c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009650:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009654:	d01b      	beq.n	800968e <__gethex+0x396>
 8009656:	3201      	adds	r2, #1
 8009658:	6002      	str	r2, [r0, #0]
 800965a:	2d02      	cmp	r5, #2
 800965c:	f104 0314 	add.w	r3, r4, #20
 8009660:	d13c      	bne.n	80096dc <__gethex+0x3e4>
 8009662:	f8d8 2000 	ldr.w	r2, [r8]
 8009666:	3a01      	subs	r2, #1
 8009668:	42b2      	cmp	r2, r6
 800966a:	d109      	bne.n	8009680 <__gethex+0x388>
 800966c:	2201      	movs	r2, #1
 800966e:	1171      	asrs	r1, r6, #5
 8009670:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009674:	f006 061f 	and.w	r6, r6, #31
 8009678:	fa02 f606 	lsl.w	r6, r2, r6
 800967c:	421e      	tst	r6, r3
 800967e:	d13a      	bne.n	80096f6 <__gethex+0x3fe>
 8009680:	f045 0520 	orr.w	r5, r5, #32
 8009684:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009686:	601c      	str	r4, [r3, #0]
 8009688:	9b02      	ldr	r3, [sp, #8]
 800968a:	601f      	str	r7, [r3, #0]
 800968c:	e6b0      	b.n	80093f0 <__gethex+0xf8>
 800968e:	4299      	cmp	r1, r3
 8009690:	f843 cc04 	str.w	ip, [r3, #-4]
 8009694:	d8d9      	bhi.n	800964a <__gethex+0x352>
 8009696:	68a3      	ldr	r3, [r4, #8]
 8009698:	459b      	cmp	fp, r3
 800969a:	db17      	blt.n	80096cc <__gethex+0x3d4>
 800969c:	6861      	ldr	r1, [r4, #4]
 800969e:	9801      	ldr	r0, [sp, #4]
 80096a0:	3101      	adds	r1, #1
 80096a2:	f7fd fae3 	bl	8006c6c <_Balloc>
 80096a6:	4681      	mov	r9, r0
 80096a8:	b918      	cbnz	r0, 80096b2 <__gethex+0x3ba>
 80096aa:	4602      	mov	r2, r0
 80096ac:	2184      	movs	r1, #132	@ 0x84
 80096ae:	4b19      	ldr	r3, [pc, #100]	@ (8009714 <__gethex+0x41c>)
 80096b0:	e6c5      	b.n	800943e <__gethex+0x146>
 80096b2:	6922      	ldr	r2, [r4, #16]
 80096b4:	f104 010c 	add.w	r1, r4, #12
 80096b8:	3202      	adds	r2, #2
 80096ba:	0092      	lsls	r2, r2, #2
 80096bc:	300c      	adds	r0, #12
 80096be:	f7fc fb66 	bl	8005d8e <memcpy>
 80096c2:	4621      	mov	r1, r4
 80096c4:	9801      	ldr	r0, [sp, #4]
 80096c6:	f7fd fb11 	bl	8006cec <_Bfree>
 80096ca:	464c      	mov	r4, r9
 80096cc:	6923      	ldr	r3, [r4, #16]
 80096ce:	1c5a      	adds	r2, r3, #1
 80096d0:	6122      	str	r2, [r4, #16]
 80096d2:	2201      	movs	r2, #1
 80096d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80096d8:	615a      	str	r2, [r3, #20]
 80096da:	e7be      	b.n	800965a <__gethex+0x362>
 80096dc:	6922      	ldr	r2, [r4, #16]
 80096de:	455a      	cmp	r2, fp
 80096e0:	dd0b      	ble.n	80096fa <__gethex+0x402>
 80096e2:	2101      	movs	r1, #1
 80096e4:	4620      	mov	r0, r4
 80096e6:	f7ff fd9f 	bl	8009228 <rshift>
 80096ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80096ee:	3701      	adds	r7, #1
 80096f0:	42bb      	cmp	r3, r7
 80096f2:	f6ff aee0 	blt.w	80094b6 <__gethex+0x1be>
 80096f6:	2501      	movs	r5, #1
 80096f8:	e7c2      	b.n	8009680 <__gethex+0x388>
 80096fa:	f016 061f 	ands.w	r6, r6, #31
 80096fe:	d0fa      	beq.n	80096f6 <__gethex+0x3fe>
 8009700:	4453      	add	r3, sl
 8009702:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009706:	f7fd fba3 	bl	8006e50 <__hi0bits>
 800970a:	f1c6 0620 	rsb	r6, r6, #32
 800970e:	42b0      	cmp	r0, r6
 8009710:	dbe7      	blt.n	80096e2 <__gethex+0x3ea>
 8009712:	e7f0      	b.n	80096f6 <__gethex+0x3fe>
 8009714:	08009d05 	.word	0x08009d05

08009718 <L_shift>:
 8009718:	f1c2 0208 	rsb	r2, r2, #8
 800971c:	0092      	lsls	r2, r2, #2
 800971e:	b570      	push	{r4, r5, r6, lr}
 8009720:	f1c2 0620 	rsb	r6, r2, #32
 8009724:	6843      	ldr	r3, [r0, #4]
 8009726:	6804      	ldr	r4, [r0, #0]
 8009728:	fa03 f506 	lsl.w	r5, r3, r6
 800972c:	432c      	orrs	r4, r5
 800972e:	40d3      	lsrs	r3, r2
 8009730:	6004      	str	r4, [r0, #0]
 8009732:	f840 3f04 	str.w	r3, [r0, #4]!
 8009736:	4288      	cmp	r0, r1
 8009738:	d3f4      	bcc.n	8009724 <L_shift+0xc>
 800973a:	bd70      	pop	{r4, r5, r6, pc}

0800973c <__match>:
 800973c:	b530      	push	{r4, r5, lr}
 800973e:	6803      	ldr	r3, [r0, #0]
 8009740:	3301      	adds	r3, #1
 8009742:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009746:	b914      	cbnz	r4, 800974e <__match+0x12>
 8009748:	6003      	str	r3, [r0, #0]
 800974a:	2001      	movs	r0, #1
 800974c:	bd30      	pop	{r4, r5, pc}
 800974e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009752:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009756:	2d19      	cmp	r5, #25
 8009758:	bf98      	it	ls
 800975a:	3220      	addls	r2, #32
 800975c:	42a2      	cmp	r2, r4
 800975e:	d0f0      	beq.n	8009742 <__match+0x6>
 8009760:	2000      	movs	r0, #0
 8009762:	e7f3      	b.n	800974c <__match+0x10>

08009764 <__hexnan>:
 8009764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009768:	2500      	movs	r5, #0
 800976a:	680b      	ldr	r3, [r1, #0]
 800976c:	4682      	mov	sl, r0
 800976e:	115e      	asrs	r6, r3, #5
 8009770:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009774:	f013 031f 	ands.w	r3, r3, #31
 8009778:	bf18      	it	ne
 800977a:	3604      	addne	r6, #4
 800977c:	1f37      	subs	r7, r6, #4
 800977e:	4690      	mov	r8, r2
 8009780:	46b9      	mov	r9, r7
 8009782:	463c      	mov	r4, r7
 8009784:	46ab      	mov	fp, r5
 8009786:	b087      	sub	sp, #28
 8009788:	6801      	ldr	r1, [r0, #0]
 800978a:	9301      	str	r3, [sp, #4]
 800978c:	f846 5c04 	str.w	r5, [r6, #-4]
 8009790:	9502      	str	r5, [sp, #8]
 8009792:	784a      	ldrb	r2, [r1, #1]
 8009794:	1c4b      	adds	r3, r1, #1
 8009796:	9303      	str	r3, [sp, #12]
 8009798:	b342      	cbz	r2, 80097ec <__hexnan+0x88>
 800979a:	4610      	mov	r0, r2
 800979c:	9105      	str	r1, [sp, #20]
 800979e:	9204      	str	r2, [sp, #16]
 80097a0:	f7ff fd95 	bl	80092ce <__hexdig_fun>
 80097a4:	2800      	cmp	r0, #0
 80097a6:	d151      	bne.n	800984c <__hexnan+0xe8>
 80097a8:	9a04      	ldr	r2, [sp, #16]
 80097aa:	9905      	ldr	r1, [sp, #20]
 80097ac:	2a20      	cmp	r2, #32
 80097ae:	d818      	bhi.n	80097e2 <__hexnan+0x7e>
 80097b0:	9b02      	ldr	r3, [sp, #8]
 80097b2:	459b      	cmp	fp, r3
 80097b4:	dd13      	ble.n	80097de <__hexnan+0x7a>
 80097b6:	454c      	cmp	r4, r9
 80097b8:	d206      	bcs.n	80097c8 <__hexnan+0x64>
 80097ba:	2d07      	cmp	r5, #7
 80097bc:	dc04      	bgt.n	80097c8 <__hexnan+0x64>
 80097be:	462a      	mov	r2, r5
 80097c0:	4649      	mov	r1, r9
 80097c2:	4620      	mov	r0, r4
 80097c4:	f7ff ffa8 	bl	8009718 <L_shift>
 80097c8:	4544      	cmp	r4, r8
 80097ca:	d952      	bls.n	8009872 <__hexnan+0x10e>
 80097cc:	2300      	movs	r3, #0
 80097ce:	f1a4 0904 	sub.w	r9, r4, #4
 80097d2:	f844 3c04 	str.w	r3, [r4, #-4]
 80097d6:	461d      	mov	r5, r3
 80097d8:	464c      	mov	r4, r9
 80097da:	f8cd b008 	str.w	fp, [sp, #8]
 80097de:	9903      	ldr	r1, [sp, #12]
 80097e0:	e7d7      	b.n	8009792 <__hexnan+0x2e>
 80097e2:	2a29      	cmp	r2, #41	@ 0x29
 80097e4:	d157      	bne.n	8009896 <__hexnan+0x132>
 80097e6:	3102      	adds	r1, #2
 80097e8:	f8ca 1000 	str.w	r1, [sl]
 80097ec:	f1bb 0f00 	cmp.w	fp, #0
 80097f0:	d051      	beq.n	8009896 <__hexnan+0x132>
 80097f2:	454c      	cmp	r4, r9
 80097f4:	d206      	bcs.n	8009804 <__hexnan+0xa0>
 80097f6:	2d07      	cmp	r5, #7
 80097f8:	dc04      	bgt.n	8009804 <__hexnan+0xa0>
 80097fa:	462a      	mov	r2, r5
 80097fc:	4649      	mov	r1, r9
 80097fe:	4620      	mov	r0, r4
 8009800:	f7ff ff8a 	bl	8009718 <L_shift>
 8009804:	4544      	cmp	r4, r8
 8009806:	d936      	bls.n	8009876 <__hexnan+0x112>
 8009808:	4623      	mov	r3, r4
 800980a:	f1a8 0204 	sub.w	r2, r8, #4
 800980e:	f853 1b04 	ldr.w	r1, [r3], #4
 8009812:	429f      	cmp	r7, r3
 8009814:	f842 1f04 	str.w	r1, [r2, #4]!
 8009818:	d2f9      	bcs.n	800980e <__hexnan+0xaa>
 800981a:	1b3b      	subs	r3, r7, r4
 800981c:	f023 0303 	bic.w	r3, r3, #3
 8009820:	3304      	adds	r3, #4
 8009822:	3401      	adds	r4, #1
 8009824:	3e03      	subs	r6, #3
 8009826:	42b4      	cmp	r4, r6
 8009828:	bf88      	it	hi
 800982a:	2304      	movhi	r3, #4
 800982c:	2200      	movs	r2, #0
 800982e:	4443      	add	r3, r8
 8009830:	f843 2b04 	str.w	r2, [r3], #4
 8009834:	429f      	cmp	r7, r3
 8009836:	d2fb      	bcs.n	8009830 <__hexnan+0xcc>
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	b91b      	cbnz	r3, 8009844 <__hexnan+0xe0>
 800983c:	4547      	cmp	r7, r8
 800983e:	d128      	bne.n	8009892 <__hexnan+0x12e>
 8009840:	2301      	movs	r3, #1
 8009842:	603b      	str	r3, [r7, #0]
 8009844:	2005      	movs	r0, #5
 8009846:	b007      	add	sp, #28
 8009848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800984c:	3501      	adds	r5, #1
 800984e:	2d08      	cmp	r5, #8
 8009850:	f10b 0b01 	add.w	fp, fp, #1
 8009854:	dd06      	ble.n	8009864 <__hexnan+0x100>
 8009856:	4544      	cmp	r4, r8
 8009858:	d9c1      	bls.n	80097de <__hexnan+0x7a>
 800985a:	2300      	movs	r3, #0
 800985c:	2501      	movs	r5, #1
 800985e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009862:	3c04      	subs	r4, #4
 8009864:	6822      	ldr	r2, [r4, #0]
 8009866:	f000 000f 	and.w	r0, r0, #15
 800986a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800986e:	6020      	str	r0, [r4, #0]
 8009870:	e7b5      	b.n	80097de <__hexnan+0x7a>
 8009872:	2508      	movs	r5, #8
 8009874:	e7b3      	b.n	80097de <__hexnan+0x7a>
 8009876:	9b01      	ldr	r3, [sp, #4]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d0dd      	beq.n	8009838 <__hexnan+0xd4>
 800987c:	f04f 32ff 	mov.w	r2, #4294967295
 8009880:	f1c3 0320 	rsb	r3, r3, #32
 8009884:	40da      	lsrs	r2, r3
 8009886:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800988a:	4013      	ands	r3, r2
 800988c:	f846 3c04 	str.w	r3, [r6, #-4]
 8009890:	e7d2      	b.n	8009838 <__hexnan+0xd4>
 8009892:	3f04      	subs	r7, #4
 8009894:	e7d0      	b.n	8009838 <__hexnan+0xd4>
 8009896:	2004      	movs	r0, #4
 8009898:	e7d5      	b.n	8009846 <__hexnan+0xe2>

0800989a <__ascii_mbtowc>:
 800989a:	b082      	sub	sp, #8
 800989c:	b901      	cbnz	r1, 80098a0 <__ascii_mbtowc+0x6>
 800989e:	a901      	add	r1, sp, #4
 80098a0:	b142      	cbz	r2, 80098b4 <__ascii_mbtowc+0x1a>
 80098a2:	b14b      	cbz	r3, 80098b8 <__ascii_mbtowc+0x1e>
 80098a4:	7813      	ldrb	r3, [r2, #0]
 80098a6:	600b      	str	r3, [r1, #0]
 80098a8:	7812      	ldrb	r2, [r2, #0]
 80098aa:	1e10      	subs	r0, r2, #0
 80098ac:	bf18      	it	ne
 80098ae:	2001      	movne	r0, #1
 80098b0:	b002      	add	sp, #8
 80098b2:	4770      	bx	lr
 80098b4:	4610      	mov	r0, r2
 80098b6:	e7fb      	b.n	80098b0 <__ascii_mbtowc+0x16>
 80098b8:	f06f 0001 	mvn.w	r0, #1
 80098bc:	e7f8      	b.n	80098b0 <__ascii_mbtowc+0x16>

080098be <_realloc_r>:
 80098be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098c2:	4607      	mov	r7, r0
 80098c4:	4614      	mov	r4, r2
 80098c6:	460d      	mov	r5, r1
 80098c8:	b921      	cbnz	r1, 80098d4 <_realloc_r+0x16>
 80098ca:	4611      	mov	r1, r2
 80098cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098d0:	f7fd b940 	b.w	8006b54 <_malloc_r>
 80098d4:	b92a      	cbnz	r2, 80098e2 <_realloc_r+0x24>
 80098d6:	f7fd f8cb 	bl	8006a70 <_free_r>
 80098da:	4625      	mov	r5, r4
 80098dc:	4628      	mov	r0, r5
 80098de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098e2:	f000 f8b2 	bl	8009a4a <_malloc_usable_size_r>
 80098e6:	4284      	cmp	r4, r0
 80098e8:	4606      	mov	r6, r0
 80098ea:	d802      	bhi.n	80098f2 <_realloc_r+0x34>
 80098ec:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80098f0:	d8f4      	bhi.n	80098dc <_realloc_r+0x1e>
 80098f2:	4621      	mov	r1, r4
 80098f4:	4638      	mov	r0, r7
 80098f6:	f7fd f92d 	bl	8006b54 <_malloc_r>
 80098fa:	4680      	mov	r8, r0
 80098fc:	b908      	cbnz	r0, 8009902 <_realloc_r+0x44>
 80098fe:	4645      	mov	r5, r8
 8009900:	e7ec      	b.n	80098dc <_realloc_r+0x1e>
 8009902:	42b4      	cmp	r4, r6
 8009904:	4622      	mov	r2, r4
 8009906:	4629      	mov	r1, r5
 8009908:	bf28      	it	cs
 800990a:	4632      	movcs	r2, r6
 800990c:	f7fc fa3f 	bl	8005d8e <memcpy>
 8009910:	4629      	mov	r1, r5
 8009912:	4638      	mov	r0, r7
 8009914:	f7fd f8ac 	bl	8006a70 <_free_r>
 8009918:	e7f1      	b.n	80098fe <_realloc_r+0x40>
	...

0800991c <_strtoul_l.isra.0>:
 800991c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009920:	4686      	mov	lr, r0
 8009922:	460d      	mov	r5, r1
 8009924:	4e33      	ldr	r6, [pc, #204]	@ (80099f4 <_strtoul_l.isra.0+0xd8>)
 8009926:	4628      	mov	r0, r5
 8009928:	f815 4b01 	ldrb.w	r4, [r5], #1
 800992c:	5d37      	ldrb	r7, [r6, r4]
 800992e:	f017 0708 	ands.w	r7, r7, #8
 8009932:	d1f8      	bne.n	8009926 <_strtoul_l.isra.0+0xa>
 8009934:	2c2d      	cmp	r4, #45	@ 0x2d
 8009936:	d110      	bne.n	800995a <_strtoul_l.isra.0+0x3e>
 8009938:	2701      	movs	r7, #1
 800993a:	782c      	ldrb	r4, [r5, #0]
 800993c:	1c85      	adds	r5, r0, #2
 800993e:	f033 0010 	bics.w	r0, r3, #16
 8009942:	d115      	bne.n	8009970 <_strtoul_l.isra.0+0x54>
 8009944:	2c30      	cmp	r4, #48	@ 0x30
 8009946:	d10d      	bne.n	8009964 <_strtoul_l.isra.0+0x48>
 8009948:	7828      	ldrb	r0, [r5, #0]
 800994a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800994e:	2858      	cmp	r0, #88	@ 0x58
 8009950:	d108      	bne.n	8009964 <_strtoul_l.isra.0+0x48>
 8009952:	786c      	ldrb	r4, [r5, #1]
 8009954:	3502      	adds	r5, #2
 8009956:	2310      	movs	r3, #16
 8009958:	e00a      	b.n	8009970 <_strtoul_l.isra.0+0x54>
 800995a:	2c2b      	cmp	r4, #43	@ 0x2b
 800995c:	bf04      	itt	eq
 800995e:	782c      	ldrbeq	r4, [r5, #0]
 8009960:	1c85      	addeq	r5, r0, #2
 8009962:	e7ec      	b.n	800993e <_strtoul_l.isra.0+0x22>
 8009964:	2b00      	cmp	r3, #0
 8009966:	d1f6      	bne.n	8009956 <_strtoul_l.isra.0+0x3a>
 8009968:	2c30      	cmp	r4, #48	@ 0x30
 800996a:	bf14      	ite	ne
 800996c:	230a      	movne	r3, #10
 800996e:	2308      	moveq	r3, #8
 8009970:	f04f 38ff 	mov.w	r8, #4294967295
 8009974:	fbb8 f8f3 	udiv	r8, r8, r3
 8009978:	2600      	movs	r6, #0
 800997a:	fb03 f908 	mul.w	r9, r3, r8
 800997e:	4630      	mov	r0, r6
 8009980:	ea6f 0909 	mvn.w	r9, r9
 8009984:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8009988:	f1bc 0f09 	cmp.w	ip, #9
 800998c:	d810      	bhi.n	80099b0 <_strtoul_l.isra.0+0x94>
 800998e:	4664      	mov	r4, ip
 8009990:	42a3      	cmp	r3, r4
 8009992:	dd1e      	ble.n	80099d2 <_strtoul_l.isra.0+0xb6>
 8009994:	f1b6 3fff 	cmp.w	r6, #4294967295
 8009998:	d007      	beq.n	80099aa <_strtoul_l.isra.0+0x8e>
 800999a:	4580      	cmp	r8, r0
 800999c:	d316      	bcc.n	80099cc <_strtoul_l.isra.0+0xb0>
 800999e:	d101      	bne.n	80099a4 <_strtoul_l.isra.0+0x88>
 80099a0:	45a1      	cmp	r9, r4
 80099a2:	db13      	blt.n	80099cc <_strtoul_l.isra.0+0xb0>
 80099a4:	2601      	movs	r6, #1
 80099a6:	fb00 4003 	mla	r0, r0, r3, r4
 80099aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80099ae:	e7e9      	b.n	8009984 <_strtoul_l.isra.0+0x68>
 80099b0:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80099b4:	f1bc 0f19 	cmp.w	ip, #25
 80099b8:	d801      	bhi.n	80099be <_strtoul_l.isra.0+0xa2>
 80099ba:	3c37      	subs	r4, #55	@ 0x37
 80099bc:	e7e8      	b.n	8009990 <_strtoul_l.isra.0+0x74>
 80099be:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80099c2:	f1bc 0f19 	cmp.w	ip, #25
 80099c6:	d804      	bhi.n	80099d2 <_strtoul_l.isra.0+0xb6>
 80099c8:	3c57      	subs	r4, #87	@ 0x57
 80099ca:	e7e1      	b.n	8009990 <_strtoul_l.isra.0+0x74>
 80099cc:	f04f 36ff 	mov.w	r6, #4294967295
 80099d0:	e7eb      	b.n	80099aa <_strtoul_l.isra.0+0x8e>
 80099d2:	1c73      	adds	r3, r6, #1
 80099d4:	d106      	bne.n	80099e4 <_strtoul_l.isra.0+0xc8>
 80099d6:	2322      	movs	r3, #34	@ 0x22
 80099d8:	4630      	mov	r0, r6
 80099da:	f8ce 3000 	str.w	r3, [lr]
 80099de:	b932      	cbnz	r2, 80099ee <_strtoul_l.isra.0+0xd2>
 80099e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80099e4:	b107      	cbz	r7, 80099e8 <_strtoul_l.isra.0+0xcc>
 80099e6:	4240      	negs	r0, r0
 80099e8:	2a00      	cmp	r2, #0
 80099ea:	d0f9      	beq.n	80099e0 <_strtoul_l.isra.0+0xc4>
 80099ec:	b106      	cbz	r6, 80099f0 <_strtoul_l.isra.0+0xd4>
 80099ee:	1e69      	subs	r1, r5, #1
 80099f0:	6011      	str	r1, [r2, #0]
 80099f2:	e7f5      	b.n	80099e0 <_strtoul_l.isra.0+0xc4>
 80099f4:	08009f91 	.word	0x08009f91

080099f8 <_strtoul_r>:
 80099f8:	f7ff bf90 	b.w	800991c <_strtoul_l.isra.0>

080099fc <__ascii_wctomb>:
 80099fc:	4603      	mov	r3, r0
 80099fe:	4608      	mov	r0, r1
 8009a00:	b141      	cbz	r1, 8009a14 <__ascii_wctomb+0x18>
 8009a02:	2aff      	cmp	r2, #255	@ 0xff
 8009a04:	d904      	bls.n	8009a10 <__ascii_wctomb+0x14>
 8009a06:	228a      	movs	r2, #138	@ 0x8a
 8009a08:	f04f 30ff 	mov.w	r0, #4294967295
 8009a0c:	601a      	str	r2, [r3, #0]
 8009a0e:	4770      	bx	lr
 8009a10:	2001      	movs	r0, #1
 8009a12:	700a      	strb	r2, [r1, #0]
 8009a14:	4770      	bx	lr
	...

08009a18 <fiprintf>:
 8009a18:	b40e      	push	{r1, r2, r3}
 8009a1a:	b503      	push	{r0, r1, lr}
 8009a1c:	4601      	mov	r1, r0
 8009a1e:	ab03      	add	r3, sp, #12
 8009a20:	4805      	ldr	r0, [pc, #20]	@ (8009a38 <fiprintf+0x20>)
 8009a22:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a26:	6800      	ldr	r0, [r0, #0]
 8009a28:	9301      	str	r3, [sp, #4]
 8009a2a:	f7fe ff89 	bl	8008940 <_vfiprintf_r>
 8009a2e:	b002      	add	sp, #8
 8009a30:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a34:	b003      	add	sp, #12
 8009a36:	4770      	bx	lr
 8009a38:	20000018 	.word	0x20000018

08009a3c <abort>:
 8009a3c:	2006      	movs	r0, #6
 8009a3e:	b508      	push	{r3, lr}
 8009a40:	f000 f834 	bl	8009aac <raise>
 8009a44:	2001      	movs	r0, #1
 8009a46:	f7f8 fc53 	bl	80022f0 <_exit>

08009a4a <_malloc_usable_size_r>:
 8009a4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a4e:	1f18      	subs	r0, r3, #4
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	bfbc      	itt	lt
 8009a54:	580b      	ldrlt	r3, [r1, r0]
 8009a56:	18c0      	addlt	r0, r0, r3
 8009a58:	4770      	bx	lr

08009a5a <_raise_r>:
 8009a5a:	291f      	cmp	r1, #31
 8009a5c:	b538      	push	{r3, r4, r5, lr}
 8009a5e:	4605      	mov	r5, r0
 8009a60:	460c      	mov	r4, r1
 8009a62:	d904      	bls.n	8009a6e <_raise_r+0x14>
 8009a64:	2316      	movs	r3, #22
 8009a66:	6003      	str	r3, [r0, #0]
 8009a68:	f04f 30ff 	mov.w	r0, #4294967295
 8009a6c:	bd38      	pop	{r3, r4, r5, pc}
 8009a6e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009a70:	b112      	cbz	r2, 8009a78 <_raise_r+0x1e>
 8009a72:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a76:	b94b      	cbnz	r3, 8009a8c <_raise_r+0x32>
 8009a78:	4628      	mov	r0, r5
 8009a7a:	f000 f831 	bl	8009ae0 <_getpid_r>
 8009a7e:	4622      	mov	r2, r4
 8009a80:	4601      	mov	r1, r0
 8009a82:	4628      	mov	r0, r5
 8009a84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a88:	f000 b818 	b.w	8009abc <_kill_r>
 8009a8c:	2b01      	cmp	r3, #1
 8009a8e:	d00a      	beq.n	8009aa6 <_raise_r+0x4c>
 8009a90:	1c59      	adds	r1, r3, #1
 8009a92:	d103      	bne.n	8009a9c <_raise_r+0x42>
 8009a94:	2316      	movs	r3, #22
 8009a96:	6003      	str	r3, [r0, #0]
 8009a98:	2001      	movs	r0, #1
 8009a9a:	e7e7      	b.n	8009a6c <_raise_r+0x12>
 8009a9c:	2100      	movs	r1, #0
 8009a9e:	4620      	mov	r0, r4
 8009aa0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009aa4:	4798      	blx	r3
 8009aa6:	2000      	movs	r0, #0
 8009aa8:	e7e0      	b.n	8009a6c <_raise_r+0x12>
	...

08009aac <raise>:
 8009aac:	4b02      	ldr	r3, [pc, #8]	@ (8009ab8 <raise+0xc>)
 8009aae:	4601      	mov	r1, r0
 8009ab0:	6818      	ldr	r0, [r3, #0]
 8009ab2:	f7ff bfd2 	b.w	8009a5a <_raise_r>
 8009ab6:	bf00      	nop
 8009ab8:	20000018 	.word	0x20000018

08009abc <_kill_r>:
 8009abc:	b538      	push	{r3, r4, r5, lr}
 8009abe:	2300      	movs	r3, #0
 8009ac0:	4d06      	ldr	r5, [pc, #24]	@ (8009adc <_kill_r+0x20>)
 8009ac2:	4604      	mov	r4, r0
 8009ac4:	4608      	mov	r0, r1
 8009ac6:	4611      	mov	r1, r2
 8009ac8:	602b      	str	r3, [r5, #0]
 8009aca:	f7f8 fc01 	bl	80022d0 <_kill>
 8009ace:	1c43      	adds	r3, r0, #1
 8009ad0:	d102      	bne.n	8009ad8 <_kill_r+0x1c>
 8009ad2:	682b      	ldr	r3, [r5, #0]
 8009ad4:	b103      	cbz	r3, 8009ad8 <_kill_r+0x1c>
 8009ad6:	6023      	str	r3, [r4, #0]
 8009ad8:	bd38      	pop	{r3, r4, r5, pc}
 8009ada:	bf00      	nop
 8009adc:	200004c4 	.word	0x200004c4

08009ae0 <_getpid_r>:
 8009ae0:	f7f8 bbef 	b.w	80022c2 <_getpid>

08009ae4 <_init>:
 8009ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ae6:	bf00      	nop
 8009ae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009aea:	bc08      	pop	{r3}
 8009aec:	469e      	mov	lr, r3
 8009aee:	4770      	bx	lr

08009af0 <_fini>:
 8009af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009af2:	bf00      	nop
 8009af4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009af6:	bc08      	pop	{r3}
 8009af8:	469e      	mov	lr, r3
 8009afa:	4770      	bx	lr
