[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of DS125DF111SQ production of TEXAS INSTRUMENTS from the text:VDDOUTA_P\nOUTA_N\nINB_P\nINB_N\nSCL\nADDR0/LOCKSDAINA_P\nINA_N\nOUTB_P\nOUTB_N100nF100nF\n25 MHzDS125DF111\n3.3V\n0.22/c1dF\n(2x)REFCLK_IN\nEN_SMB\nGND1k/c3a\n1k/c3a 1k/c3a1k/c3a2k/c3a 2k/c3a\nADDR1/VODB/DONE#VODA/READ_EN100nF100nF\n3.3V\nTX_DIS\n1k/c3a22nFLPF_REF_A\nLPF_CP_A22nFLPF_REF_B\nLPF_CP_B\nDAPVIN\n1/c1dF3.3V\nGND\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015\nDS125DF111 Multi-Protocol 2-Channel 9.8-12.5Gb/sRetimer\n1Features 3Description\nThe DS125DF111 isadual channel (1-lane\n1•PinCompatible Retimer Family\nbidirectional) retimer with integrated signal–DS110DF111 with DFE: 8.5-11.3 Gbpsconditioning. The DS125DF111 includes aninput\n–DS125DF111 with DFE: 9.8-12.5 Gbps Continuous-Time Linear Equalizer (CTLE), clock and\ndata recovery (CDR) and transmit driver oneach •Adaptive CTLE: 33dBMax Boost at6.25 GHz\nchannel.•SelfTuning 5-Tap DFE\nThe DS125DF111 with itson-chip Decision Feedback •Raw Equalized andRetimed Data Loopback\nEqualizer (DFE) can enhance the reach and•Adjustable Transmit VOD:600to1300 mVp-probustness oflong, lossy, cross-talk-impaired high\n•Settable TxDe-Emphasis Driver 0to–12dB speed serial links toachieve BER <1x10–15.Forless\ndemanding applications/interconnects, theDFE can •Low Power Consumption: 220mW/Channel\nbe switched off and achieve the same BER•Locks toHalf/Quarter/Eighth Data Rates forperformance. The DS125DF111 and DS110DF111Legacy Supportdevices arepin-compatible.\n•On-Chip EyeMonitor (EOM), PRBS Generator\nEach channel ofthe DS125DF111 independently•Input Signal Detection, CDR Locklocks tospecific serial data atdata rates from 9.8toDetection/Indicator12.5 Gbps ortoanysupported sub-rate ofthese data\n•Single 3.3-V or2.5-V Power Supply rates. This simplifies system design and lowers\noverall cost. •SMBus, EEPROM, orPinBased Configuration\n•4-mm x4-mm, 24-Pin WQFN Package Programmable transmit de-emphasis driver offers\nprecise settings tomeet theSFF-8431 output eye •Operating Temp Range: –40°Cto85°C\ntemplate. The fully adaptive receive equalization\n(CTLE and DFE) enables longer distance2Applicationstransmission inlossy copper interconnect and\n•Front Port Optical Interconnects backplanes with multiple connectors. The CDR\nfunction isideal foruse infront port parallel optical •SFF-8431\nmodule applications toreset thejitter budget and•10G/1G Ethernetretime high speed serial data.\n•CPRI\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nDS125DF111 WQFN (24) 4.0mm×4.0mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nTypical Application\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\nTable ofContents\n7.4 Device Functional Modes ........................................ 17 1Features .................................................................. 1\n7.5 Programming ........................................................... 18 2Applications ........................................................... 1\n7.6 Register Maps ......................................................... 353Description ............................................................. 1\n8Application andImplementation ........................ 444Revision History ..................................................... 2\n8.1 Application Information ............................................ 445PinConfiguration And Functions ........................ 3\n8.2 Typical Application ................................................. 446Specifications ......................................................... 6\n9Power Supply Recommendations ...................... 466.1 Absolute Maximum Ratings ...................................... 6\n10Layout ................................................................... 476.2 ESD Ratings .............................................................. 6\n10.1 Layout Guidelines ................................................. 476.3 Recommended Operating Conditions ....................... 6\n10.2 Layout Example .................................................... 476.4 Thermal Information .................................................. 6\n11Device andDocumentation Support ................. 48 6.5 Electrical Characteristics ........................................... 7\n11.1 Documentation Support ........................................ 48 6.6 Timing Requirements ................................................ 9\n11.2 Community Resources .......................................... 48 6.7 Typical Characteristics ............................................ 11\n11.3 Trademarks ........................................................... 487Detailed Description ............................................ 12\n11.4 Electrostatic Discharge Caution ............................ 487.1 Overview ................................................................. 12\n11.5 Glossary ................................................................ 487.2 Functional Block Diagram ....................................... 12\n12Mechanical, Packaging, andOrderable 7.3 Feature Description ................................................. 12\nInformation ........................................................... 48\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Original (January 2014) toRevision A Page\n•Added PinConfiguration andFunctions section, Handling Rating table, Feature Description section, Device\nFunctional Modes ,Application andImplementation section, Power Supply Recommendations section, Layout\nsection, Device andDocumentation Support section, andMechanical, Packaging, andOrderable Information\nsection ................................................................................................................................................................................... 1\n2 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nOUTA+\nOUTA-\nOUTB+ADDR0/LOCKVIN\n18INB+\nINB-\n171413 16LOS/INT#\nLPF_CP_B\nLPF_REF_BREFCLK_ININA+\nINA-\nOUTB-15VDD24\n23\n22\n21\n20\n1911\n128\n1097\nLPF_CP_AENSMB\n1256 3SCL/DEMB LPF_REF_ASDA/DEMA\n4\nVDDTX_DIS/LPBK\nVODA/READEN#\nADDR1/VODB/DONE#\nTOP VIEWDAP = GND4mm x 4mm, 0.5mm pitch\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\n5PinConfiguration And Functions\nRTW Package\n24-Pin WQFN\nTopView\nPinFunctions\nPIN\nI/OTYPE DESCRIPTION\nNAME NO.\nHIGH SPEED DIFFERENTIAL I/OS\nOUTA ± 7,8 O,CML Inverting andnon-inverting CML-compatible differential outputs.\nOutputs require ACcoupling\nOUTB ± 20,19 O,CML Inverting andnon-inverting CML-compatible differential outputs.\nOutputs require ACcoupling\nINA± 24,23 I,CML Inverting andnon-inverting CML-compatible differential inputs. Anon-\nchip 100Ωterminating resistor connects INA+ toINA-\nInputs require ACcoupling. TIrecommends 100nFcapacitors. Note that\nforSFP+ applications, ACcoupling isincluded aspartoftheSFP+\nmodule.\nINB± 11,12 I,CML Inverting andnon-inverting CML-compatible differential inputs. Anon-\nchip 100Ωterminating resistor connects INB+ toINB-\nInputs require ACcoupling. TIrecommends 100nFcapacitors. Note that\nforSFP+ applications, ACcoupling isincluded aspartoftheSFP+\nmodule.\nLOOP FILTER CONNECTION PIN\nLPF_CP_A, LPF_REF_A 2,1 I/O,analog Loop filter connection, place a22nF±10% capacitor inseries between\nLPF_CP_A andLPF_REF_A\nLPF_CP_B, LPF_REF_B 17,18 I/O,analog Loop filter connection, place a22nF±10% capacitor inseries between\nLPF_CP_B andLPF_REF_B\nREFERENCE CLOCK I/O\nREFCLK_IN 14 I,LVCMOS 25MHz ±100ppm clock from external Oscillator\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: DS125DF111\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\nPinFunctions (continued)\nPIN\nI/OTYPE DESCRIPTION\nNAME NO.\nINDICATOR PINS\nLOCK 16 O,LVCMOS LOCK VOH isreferenced toVINvoltage level. Note thatthispinisshared\nwith strap input functions read atstartup. TheAddress value loaded into\npin16(ADDR0) atstartup changes thedefinition oftheLOCK pinoutput.\nSee theShared Register Definition inTable 7formore details.\nLOS/INT# 13 O,Open Drain Output isdriven LOW when avalid signal ispresent onINA. Output is\nreleased when signal onINAislost(LOS). This output canberedefined\nasanINT# signal which willbedriven LOW foranyofthefollowing\nconditions.(1)\n1.TheEOM check returns avalue below theHEO/VEO interrupt\nthreshold.\n2.CDR check returns lock/loss status.\n3.Signal Detector returns detect/loss status.\nSMBus MODE PINS\nENSMB 3 I,4-Level System Management Bus(SMBus) enable pin\nHIGH =Register Access, SMBus Slave mode\nFLOAT =SMBus Master read from External EEPROM\n20KtoGND =Reserved\nLOW =External PinControl Mode. See section onPinMode Limitation\nSDA 4 I,SMBus Data Input /Open Drain Output\nO,Open Drain External pull-up resistor isrequired. Pinis3.3VLVCMOS tolerant(1)\nSCL 5 I,SMBus Clock input inSMBus slave mode. Can also beanopen drain output in\nO,Open Drain SMBus master mode\nPinis3.3VLVCMOS Tolerant(1)\nTX_DIS 6 I,4-Level Disable theOUTB transmitter\nHIGH =OUTA Enabled/OUTB Disabled\nFLOAT =Reserved\n20KtoGND =Reserved\nLOW =OUTA/OUTB Enabled (normal operation)\nADDR0 16 I,LVCMOS This pinsets theSMBus address fortheretimer.\nThis pinisastrap input. Thestate isread onpower-up tosettheSMBus\naddress inSMBus control mode. Thelatched value ofADDR0 read at\nstartup willchange theLOCK output definition. See theShared Register\nDefinition inTable 7formore details.(2)\nADDR1/DONE# 10 IO,LVCMOS This pinsets theSMBus address fortheretimer inSMBus Slave Mode.\nDONE#. VOH isreferenced toVINvoltage level. DONE# goes lowto\nindicate thattheSMBus master EEPROM read hasbeen completed in\nSMBus Master Mode(2)\nREADEN# 9 I,LVCMOS Initiates SMBus master EEPROM read. When multiple DS125DF111 are\nconnected toasingle EEPROM, theREADEN# input canbedaisy\nchained totheDONE# output. InSMBus Slave Mode thispinshould be\ntiedtoLogic 0.(3)\nPINCONTROL (ENSMB =LOW)(4)\nDEMA 4 I,4-Level SetCHA output de-emphasis level inpincontrol mode(3)\nDEMB 5 I,4-Level SetCHB output de-emphasis level inpincontrol mode(3)\nLPBK 6 I,4-Level HIGH =INAgoes toOUTA, INBgoes toOUTB\nFLOAT =INBgoes toOUTA andOUTB\n20KtoGND =INAgoes toOUTA andOUTB\nLOW =INAgoes toOUTB, INBgoes toOUTA(3)\nVODA 9 I,4-Level SetCHA output launch amplitude inpincontrol mode(3).\nVODB 10 I,4-Level SetCHB output launch amplitude inpincontrol mode(3)\n(1) TheLOS/INT# pinisanopen drain output which requires external pull-up resistor (typically connected to2.5Vor3.3Vforsystem logic\ncompatibility) toachieve aHIGH level.\n(2) This pinisshared with other functions.\n(3) This pinisshared with other functions.\n(4) When inpincontrol mode, theDS125DF111 device operates at12.288, 9.8304, 6.144, 4.9152, 3.072, 2.4576, 1.536, or1.2288 Gbps\nandhaslimited VOD andDe-Emphasis control. See Table 9.\n4 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\nPinFunctions (continued)\nPIN\nI/OTYPE DESCRIPTION\nNAME NO.\nPOWER\nVDD 21,22 Power VDD=2.5V±5%.See Figure 12.\n3.3-V supply mode: VDD=2.5Vissupplied theinternal output regulator.\nPins only require de-coupling caps; noexternal supply isneeded.\n2.5-V supply mode: VDDinput =2.5V±5%.\nVIN 15 Power Regulator Input(3)with Integrated Supply Mode Control. See Figure 12.\n3.3-V supply mode: VINinput =3.3V±10%.\n2.5-V Mode Operation: VINSupply Input =2.5V±5%.Connect directly\ntoVDDsupply pins.\nDAP PAD Power GND reference\nTheexposed padatthecenter ofthepackage must beconnected to\nground plane oftheboard with atleast 4vias tolower theground\nimpedance andimprove thethermal performance ofthepackage\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: DS125DF111\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)(2)\nMIN MAX UNIT\nSupply Voltage (VDD) –0.5 2.75 V\nSupply Voltage (VIN) –0.5 4 V\nLVCMOS Input/Output Voltage –0.5 4 V\n4-Level Input Voltage (2.5-V mode) –0.5 2.75 V\n4-Level Input Voltage (3.3-V mode) –0.5 4 V\nSMBus Input/Output Voltage –0.5 4 V\nCML Input Voltage –0.5 VDD+0.5 V\nCML Input Current –30 30 mA\nStorage temperature, Tstg –40 125 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .\n(2) Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability. Forsoldering specifications, see\nproduct folder atSNOA549.\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, all ±3000\npins(1)\nV(ESD) Electrostatic discharge V\nCharged device model (CDM), perJEDEC specification JESD22- ±1500\nC101, allpins(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nMIN NOM(1)MAX UNIT\n2.5VMode 2.375 2.5 2.625\nSupply Voltage V\n3.3VMode 3 3.3 3.6\nAmbient Temperature –40 25 +85 °C\nSMBus (SDA, SCL) Pull-up Supply Voltage 2.7 3.3 3.6 V\n(1) Typical values represent themost likely parametric norm asdetermined atthetime ofdesign andcharacterization. Actual typical values\nmay vary over time andwillalso depend ontheapplication andconfiguration.\n6.4 Thermal Information\nDS125DF111\nTHERMAL METRIC(1)RTW (WQFN) UNIT\n24PINS\nRθJA Junction-to-ambient thermal resistance 35 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 34 °C/W\nRθJB Junction-to-board thermal resistance 13.4 °C/W\nψJT Junction-to-top characterization parameter 0.3 °C/W\nψJB Junction-to-board characterization parameter 13.4 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 3.3 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n6 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\n6.5 Electrical Characteristics\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nR_Baud Input baud rate(primary VCO range) FullRate: DS125DF111 9.8 12.5 Gbps\nR_Baud2 Divide by2 Half Rate: DS125DF111 4.9 6.25 Gbps\nR_Baud4 Divide by4 Quarter Rate: DS125DF111 2.45 3.125 Gbps\nR_Baud8 Divide by8 Eighth Rate: DS125DF111 1.225 1.5625 Gbps\nSlave Mode Clock Rate 100 400\nFSDC SMBus Clock Rate kHz\nMaster Mode Clock Rate 280 400 520\nREFCLK Reference Clock Rate ±100ppm 25 MHz\nDCREFCLK Reference Clock Duty Cycle 40% 50% 60%\nPOWER SUPPLY CURRENT\nAverage Supply Current, Default\nSettings, CHA andCHB Locked 175 mA\nDFE Enabled\nAverage Supply Current, CHA and\nCHB LockedDS125DF111 Current Consumption 155 mAIDD Default Settings except DFE(Whole Device)Disabled\nMaximum Transient Supply Current\nDefault Settings: CHA andCHB294 333 mAvalid input signal detected\nCHA andCHB acquiring LOCK(2)\n50Hzto100Hz 100 mVp-p\nNTps Supply Noise Tolerance 100Hzto10MHz 40 mVp-p\n10MHz to3.0GHz 10 mVp-p\nLVCMOS (ADDR[1:0], READEN#, REFCLK_IN, DONE#, LOCK)\nVIH High level input voltage 2.5Vor3.3VSupply Mode 1.7 VINV\nVIL Low level input voltage 2.5Vor3.3VSupply Mode 0.7\nVOH1 High level output voltage IOH=-3mA 2 VIN\nVOH2 High level output voltage IOH=–100µA VIN-0.1 V\nVOL Low level output voltage IOL=3mA 0.4\nIIN Input leakage current VINPUT =GND orVIN –15 15 µA\n4-LEVEL INPUTS (ENSMB, DEMA, DEMB, LPBK, TX_DIS, VODA, VODB)\nIIH-R Input leakage current High VINPUT =VIN 80 µA\nIIL-R Input leakage current Low VINPUT =GND –160 µA\nOPEN DRAIN (LOS/INT#)\nVOL Low level output voltage IOL=3mA 0.4 V\nSIGNAL DETECT\nSignal Detect: Default level toassertSDH 18 mVp-pONThreshold Level Signal Detect, 12.5 Gbps, PRBS31\nSignal Detect: Default level tode-assertSDL 14 mVp-pOFF Threshold Level Signal Detect, 12.5 Gbps, PRBS31\nCML RXINPUTS\nR_Rd DCInput differential Resistance 80 100 120 Ω\nSDD11 10MHz –19\nRLRX-IN Input Return-Loss SDD11 2.0GHz –13 dB\nSDD11 6.0-11.1 GHz -8\nVRX- TxLaunch amplitude ofdriverSource Transmit Signal Level 1600 mVp-p\nLAUNCH connected toDS125DF111 inputs(3)\n(1) Typical values represent themost likely parametric norm asdetermined atthetime ofdesign andcharacterization. Actual typical values\nmay vary over time andwillalso depend ontheapplication andconfiguration.\n(2) Peak current only occurs during lock acquisition, limit isforpower supply design notneeded forthermal calculations.\n(3) DS125DF111 equalizer isoptimized toadapt toTxLaunch amplitudes between 600-1200 mV. Amplitudes above orbelow thisrange\nwillreduce theoverall equalizer performance.\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: DS125DF111\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\nElectrical Characteristics (continued)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nTRANSMIT JITTER SPECS(4)\nTTJ Total Jitter (@BER =1E-12) PRBS7, 9.8304 Gbps 7.5 ps\nTRJ Random Jitter PRBS7, 9.8304 Gbps 0.33 ps(RMS)\nTDJ Deterministic Jitter PRBS7, 9.8304 Gbps 3.6 ps\nCLOCK AND DATA RECOVERY\nMeasured at12.5 Gbps, 0.4UISjBW PLL PLL Bandwidth -3dB 3.9 MHzInjection\nJitter perSFF-8431 Appendix D.11JTOL Total jitter tolerance >0.7 UICombination ofDj,Pj,andRj\nBest Lock Time 9.8304 Gbps\nAdapt Mode 0(Register 0x31[6:5])\nCTLE Set-noAuto adapt\nDisable HEO/VEO Lock Monitor -\n(Register 0x3E[7])\nHEO/VEO thresholds setto0-\n(Register 0x6A[7:0])TLOCK1 CDR Lock Time 1.3 msRate/Subrate limited tosingle divide\nratio. See Table 9\nCDR Reset andRelease -(Register\n0x0A[3:2])\nSignal Detect Preset andRelease -\nBefore input signal ispresent\n(Register 0x14[7:6])\nStandards Based, 9.8304 Gbps,TLOCK2 CDR Lock Time 35 msDefault settings(5)\nLock Temperature RangeTEMP LOCK CDR Lock 125 °C–40°Cto85°Coperating range\n(4) RjandDjJitter decomposition asreported byTEK DSA8200 Sampling scope using a80E09 Electrical sampling module, 80A06 Pattern\ntrigger, and82A04 Phase Reference Module.\n(5) Thetypical LOCK time canvary based ondata-rate, input channel, andspecific DS125DF111 settings.\n8 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\n6.6 Timing Requirements\nMIN NOM MAX UNIT\nCML TXOUTPUTS\nT_V DIFF0 Output differential voltage Default setting, 8Tpattern 400 550 675 mVp-p\nMaximum setting, 8T\nT_V DIFF7 Output differential voltage pattern 1000 1200 mVp-p\nRequires SMBus Control\nMaximum setting, VOD and\nDE\nVOD_DE De-emphasis Level Requires SMBus Control –12 dB\nInput: 9.8304 Gbps, 16T\npattern\nT_Rd DCOutput Differential Resistance 100 Ω\nFullSlew Rate (Channel\nReg 0x18[2] =0),minimum\nVODTR/TF Output Rise/Fall Time 36 ps20% -80%, See Figure 1.\nInput: 9.8304 Gbps, 8T\nPattern\nLimited Slew Rate (Channel\nReg 0x18[2] =1),minimum\nVODTRS/TFS Output Rise/Fall Time 50 ps20% -80%, See Figure 1.\nInput: 9.8304 Gbps, 8T\nPattern\nTSDD22 Output differential mode return loss SDD22 10MHz -2.0GHz –18 dB\nSDD22–115.5GHz\nSDD22 6\n-11.1 –9\nGHz\nRetimed Data: 9.83041.5UI +TPD Propagation Delay Gbps, ps200psSee Figure 2.\nRaw Data: 9.8304 Gbps,TPD-RAW Propagation Delay 200 psSee Figure 2.\nSERIAL BUS INTERFACE CHARACTERISTICS(1)SeeFigure 3.\nData, Clock Input Low VoltageVIL 0.8 V(SDA /SCL)\nData, Clock Input High VoltageVIH 2.1 3.6 V(SDA /SCL)\nSDA orSCL, IOL=1.25VOL Output Low Voltage 0 0.36 VmA\nSDA, RPU =4.7K,Cb<50TR SDA Rise Time, Read Operation 140 nspF\nSDA, RPU =4.7K,Cb<50TF SDA FallTime, Read Operation 60 nspF\nTSU;DAT Setup Time, Read Operation 560 ns\nTHD;DAT Hold Time, Read Operation 615 ns\nCIN Input Capacitance SDA orSCL <5 pF\nTR SCL andSDA, Rise Time 300 ns\nTF SCL andSDA, Rise Time 1000 ns\n(1) EEPROM interface requires 520kHzcapable EEPROM device.\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: DS125DF111\nSPtBUFtHD:STAtLOW\ntR\ntHD:DATtHIGH\ntF\ntSU:DATtSU:STA\nST SPtSU:STOSCL\nSDA\nST\nIN 0V\ntPLHD\nOUT0VtPHLD+\n-\n+\n-\nVOD (p-p) = (OUT+) /cb1 (OUT-) 0V\n20%80%\n20%80%\ntFALL tRISE\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\nFigure 1.Differential Output Edge Rate\nFigure 2.Differential Propagation Delay\nFigure 3.SMBus Timing Diagram\n10 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nFrequency (MHz)\n-6-5-4-3-2-100 1000 2000 3000 4000 5000\n-1.5\n-3.5\n-6De-Emphasis (dB)\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\n6.7 Typical Characteristics\nTest Conditions\nDatarate: 10.3125 Gbps with aPRBS7 pattern\nJitter Measurements VOD Setting: 1000mV\nRj(RMS): 315fs Dj:3.74 ps Tj(1E-12): 7.33 ps Temperature: 25°CandVDD =2.5V\nFigure 5.Output EyeDiagram 10.3125 Gbps Figure 4.De-Emphasis Gain vs.Frequency\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: DS125DF111\nLoopback INOUTLOSChannel \nStatus \nand \nControlLOCK\nSMBus\nPRBS9\nPRBS31DFE\n+\nPolarity DEVOD\nVCOCDRLA\nCTLEIN\nSignal\nDetectEye\nMonitor\nLoopback OUT\nRaw\nRetimed\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\n7Detailed Description\n7.1 Overview\nThe DS125DF111 isalow-power, multi-rate, 2-channel retimer. Both channels operate independently. Each\nchannel includes aContinuous Time Linear Equalizer (CTLE) which compensates forthepresence ofa\ndispersive transmission channel between thesource and theDS125DF111\'s input. Each channel includes an\nindependent Voltage-Controlled Oscillator (VCO) and Phase-Locked Loop (PLL) which produce aclean clock.\nThe clean clock produced bytheVCO and thePLL isphase-locked totheincoming data clock, butthehigh-\nfrequency jitter ontheincoming data isattenuated bythePLL, producing aclean clock with substantially reduced\njitter. This clean clock isused toretime theincoming data, removing high-frequency jitter from thedata stream\nand producing adata output signal with reduced jitter. This provides theClock and Data Recovery (CDR)\nfunction oftheretimer.\nEach channel oftheDS125DF111 features anoutput driver with settable differential output voltage andsettable\noutput de-emphasis. The output de-emphasis compensates fordispersion inthetransmission channel atthe\noutput oftheDS125DF111.\n7.2 Functional Block Diagram\nFigure 6.1of2Channels, DS125DF111 Data Path Block Diagram\n7.3 Feature Description\n7.3.1 Device Data Path Operation\nThe data path operation oftheDS125DF111 isshown inthedata path block diagram ofFigure 6.The functional\nsections areasfollows.\n•Input Channel Equalization\n•Clock andData Recovery\n•PRBS Pattern Generator\n•Datapath Multiplexer andOutput Driver\n•Reference Clock\n•Control Pins\n•EyeOpening Monitor\n7.3.1.1 Input Channel Equalization\nPhysical transmission media comprising traces onprinted circuit boards (PCBs) orcopper cables exhibit alow-\npass frequency response characteristic. The magnitude ofthehigh frequency loss varies with thelength ofthe\ntransmission medium and with theloss ofthematerials which comprise it.This differential high frequency loss\nandthefrequency-dependent group delay ofthetransmission medium introduce inter-symbol interference inthe\nhigh-speed broadband signals propagating through thetransmission medium.\n12 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\nFeature Description (continued)\nTomake configuration ofthese settings easier, theDS125DF111 isdesigned todetermine thecorrect settings\nfortheCTLE autonomously byautomatically adapting these equalizations totheinput transmission medium. The\nautomatic adaptation takes place when asignal isfirstdetected attheinput totheDS125DF111, immediately\nafter theDS125DF111 acquires phase lock.\nThe automatic adaptation isalso triggered whenever theCDR circuitry isreset. The DS125DF111 uses its\ninternal eyemonitor togenerate afigure ofmerit fortheadaptation. The DS125DF111 adjusts itsCTLE boost\nsettings inasystematic way tooptimize this figure ofmerit. When 8b/10b encoding isused and theinput\nchannels hasmore than 15dBofloss, theCTLE table andoradaption algorithm needs tobemodified soasto\nprevent CTLE mal-adaption. This scenario occurs when theCTLE boost isinsufficient atlower settings tocause\nregeneration ofthehigh-frequency content oftheK28.5 pattern. Asboost isincreased, theadaption Figure of\nMerit (FOM) temporarily observes eyeclosure astheEQboost begins torestore thehigh-frequency content. If\ntheFOM does notimprove within thelook-beyond counter depth, theCTLE willsettle atalower boost, which is\ninsufficient toequalize thesignal and provide good BER. See Table 23foradditional information onCTLE\nsettings andgain levels.\nThe 5-tap DFE discriminates against input noise andrandom jitter aswell asagainst crosstalk attheinput tothe\nDS125DF111. The DFE tapweights and polarities areadaptive and operate inconjunction with theCTLE to\nachieve anacceptable BER with more severe channel impairments.\n7.3.1.2 Clock andData Recovery\nThe DS125DF111 performs itsclock and data recovery function bydetecting thebittransitions intheincoming\ndata stream and locking itsinternal VCO totheclock represented bythemean arrival times ofthese bit\ntransitions. This process produces arecovered clock with greatly reduced jitter atjitter frequencies outside the\nbandwidth oftheCDR Phase-Locked Loop (PLL). This istheprimary benefit ofusing theDS125DF111 ina\nsystem. Itsignificantly reduces thejitter present inthedata stream, ineffect resetting thejitter budget forthe\nsystem.\n7.3.1.3 PRBS Pattern Generator\nEach channel intheDS125DF111 can beconfigured togenerate and output itsown pseudo random bit\nsequence (PRBS). TheDS125DF111 pattern generators support thefollowing PRBS sequences:\n•PRBS-9, 29-1\n•PRBS-31, 231-1\n7.3.1.4 Datapath Multiplexer andOutput Driver\nThe DS125DF111 datapath multiplexer isused tocontrol which internal signal willbepresented totheoutput\ndriver block. Inputs tothismultiplexer include raw equalized data without clock recovery, retimed data, PRBS\npatterns, andLoopback data from theother datapath.\nThe DS125DF111 output driver isused tocontrol specific signal characteristics toenhance transmission quality.\nTheoutput driver isused tocontrol thefollowing signal features\n•Amplitude\n•De-Emphasis\n•Edge Rate\n•Polarity\nThe DS125DF111 iscommonly used inapplications where lossy transmission media exist both attheinput and\ntheoutput oftheDS125DF111. The CTLE compensates forlossy transmission media attheinput tothe\nDS125DF111. The output de-emphasis compensates forthelossy transmission medium attheoutput ofthe\nDS125DF111.\nWhen there isatransition intheoutput data stream, theoutput differential voltage reaches itsconfigured\nmaximum value within theconfigured rise/fall time oftheoutput driver. Following this, thedifferential voltage\nrapidly falls offuntil itreaches theconfigured VOD level minus theconfigured de-emphasis level. This\naccentuates thehigh-frequency components oftheoutput driver signal attheexpense ofthelowfrequency\ncomponents. Thepre-distorted DS125DF111 output signal, with high-frequency components emphasized relative\ntoitslow frequency components, exhibits less inter-symbol interference after traveling down adispersive\ntransmission medium than anundistorted output signal.\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: DS125DF111\n1\n0.5\n0\n-0.5\n-1\n0 1 2 3 45678 9 10\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\nFeature Description (continued)\nAnidealized transmit waveform with analog de-emphasis applied isshown inFigure 7.\nFigure 7.Idealized De-Emphasis Waveform\nThe output driver iscapable ofdriving variable output voltages with variable amounts ofanalog de-emphasis.\nThe output voltage and de-emphasis level can beconfigured bywriting registers over theSMBus. The\nDS125DF111 cannot determine independently theappropriate output voltage orde-emphasis setting, sotheuser\nisresponsible forconfiguring these parameters. They canbesetforeach channel independently.\n7.3.1.5 Reference Clock\nA25MHz ±100 ppm reference clock isrequired forproper device operation. The DS125DF111 uses the\nreference clock todetermine when itsVCO isproperly phase-locked tothe incoming data-rate. The\nDS125DF111 does notinclude acrystal driver, soastand-alone external oscillator isrequired.\nThe DS125DF111 issettophase lock toaconstrained setofdata-rates, thedigital circuitry inthedevice pre-\nconfigures theVCO frequency. This enables theDS125DF111 todetect very quickly that aloss oflock has\noccurred.\nThe phase noise ofthereference clock isnotcritical. Any commercially-available 25MHz oscillator (±100ppm\nmaximum) canprovide anacceptable reference clock. The25MHz clock high level input voltage must match the\nVINlevel utilized ontheDS125DF111.\n14 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\nFeature Description (continued)\n7.3.1.6 Control Pins\nThe 4-level input pins utilize aresistor divider tohelp setthe4valid levels andprovide awider range ofcontrol\nsettings when ENSMB=0. There isaninternal 30K pull-up and a60K pull-down connected tothepackage pin.\nThese resistors, together with theexternal resistor connection combine toachieve thedesired voltage level.\nUsing the1Kpull-up, 1Kpull-down, noconnect, and20K pull-down provide theoptimal voltage levels foreach of\nthefourinput states.\nTable 1.4-Level Inputs\nLEVEL SETTING VOLTAGE\n0 1KtoGND 0.1V\nR 20KtoGND 0.33 *VIN\nFloat Noconnection 0.67 *VIN\n1 1KtoVIN VIN-0.05V\nInorder tominimize thestartup current associated with theintegrated 2.5-V regulator the1Kpull-up /pull-down\nresistors arerecommended. Ifseveral 4level inputs require thesame setting, itispossible tocombine twoor\nmore 1Kresistors intoasingle lower value resistor. Asanexample; combining twoinputs with asingle 500Ω\nresistor isagood way tosave board space.\n7.3.1.6.1 PinMode Limitation\nUsing thecontrol pins directly does limit theability oftheDS125DF111 CTLE tocorrectly adapt tohigh frequency\ndatarates inhigh loss input channel scenarios. Forinput channels with more than 15dBofloss theCTLE\nAdaption table and oradaption algorithm needs tobemodified intheSMBus channel register soastoprevent\nCTLE mal-adaption. This scenario occurs when theCTLE boost isinsufficient atthelowest settings tocause\nregeneration ofthehigh-frequency content oftheK28.5 pattern. Asboost isincreased, theadaption Figure of\nMerit (FOM) temporarily observes eyeclosure astheEQboost begins torestore thehigh-frequency content. If\ntheFOM does notimprove within thelook-beyond counter depth, theCTLE willsettle atalower boost, which is\ninsufficient toequalize thesignal and provide good BER. See Table 23foradditional information onCTLE\nsettings andgain levels.\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: DS125DF111\n0\n063\n63063\n64127\n128191\n40324095\nPhase PositionVoltage Position\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\n7.3.1.7 EyeOpening Monitor\nTheDS125DF111 ’sEyeOpening Monitor (EOM) measures theinternal data eyeattheinput oftheCDR andcan\nbeused for2functions:\n1.Horizontal EyeOpening (HEO) andVertical EyeOpening (VEO) measurement\n2.FullEyeDiagram Capture\nTheHEO measurement ismade atthe0Vcrossing andisread inchannel register 0x27. TheVEO measurement\nismade atthe0.5UImark andisread inchannel register 0x28. The HEO andVEO registers canberead from\nchannel registers 0x27 and 0x28 atany time while theCDR islocked. The following equations areused to\nconvert thecontents ofchannel registers 0x27 and0x28 intotheir appropriate units:\n•HEO [UI]=chreg0x27 ÷64\n•VEO [mV] =chreg0x28 x3.125\nAfulleyediagram capture canbeperformed when theCDR islocked. The eyediagram isconstructed within a\n64x64array, where each cellinthematrix consists ofan16-bit word. Users canmanually adjust thevertical\nscaling oftheEOM orallow thestate machine tocontrol thescaling which isthedefault option. The horizontal\nscaling controlled bythestate machine andisalways directly proportional tothedata rate.\nWhen afulleye diagram plot iscaptured, theretimer willshift out416-bit words ofjunk data that should be\ndiscarded followed by4096 16-bit words thatmake upthe64x64eyeplot. The firstactual word oftheeyeplot\nfrom theretimer isfor(X,Y)position (0,0). Each time theeye plot data isread outthevoltage position is\nincremented. Once thevoltage position has incremented toposition 63,thenext read willcause thevoltage\nposition toreset to0and thephase position toincrement. This process willcontinue until theentire 64x64\nmatrix isread out.Figure 8shows theEOM read outsequence overlaid ontopofasimple eyeopening plot. In\nthisplotanyhitsareshown ingreen. This type ofplotishelpful forquickly visualizing theHEO andVEO. Users\ncanapply different algorithms totheoutput data toplotdensity orcolor gradients totheoutput data.\nFigure 8.EOM FullEyeCapture Readout\nTomanually control theEOM vertical range, remove scaling control from thestate machine then select the\ndesired range:\n1.Channel Reg 0x2C[6]→0\n2.See Table 2\n16 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\nTable 2.EyeOpening Monitor Vertical Range Settings\nCHANNEL REG 0x11[7:6] VALUE EOM VERTICAL RANGE [mV]\n2’b00 ±100\n2\'b01 ±200\n2\'b10 ±300\n2\'b11 ±400\nThe EOM operates asanunder-sampled circuit. This allows the EOM tobeuseful inidentifying over\nequalization, ringing andother gross signal conditioning issues. However, theEOM cannot becorrelated toabit\nerror rate.\nTheEOM canbeaccessed intwoways toread outtheentire eyeplot:\n•Multi-byte reads canbeused such thatdata isrepeatedly latched outfrom channel register 0x25.\n•Orsingle byte reads. With single byte reads, theMSB arelocated inregister 0x25 andtheLSB arelocated in\nregister 0x26. Inthismode, thedevice must beaddressed each time anew byte isread.\nToperform afulleyecapture with theEOM, follow these steps within thedesired channel register set:\nTable 3.EyeOpening Monitor FullEyeCapture Instructions\nREGISTERSTEP VALUE DESCRIPTION[bits]\n1 0x3E[7] 0 Disable lock EOM lock monitoring\n0x2C[6] 02 Setthedesired EOM vertical range0x11[7:6] 2\'b--\n3 0x11[5] 0 Power ontheEOM\n4 0x24[7] 1 Enable fastEOM\nBegin read outofthe64x64array, discard first4words0x24[0]Chreg0x24[0] isselfclearing.5 0x25 10x25 istheMSB ofthe16-bit word0x260x26 istheLSB ofthe16-bit word\n0x256 Continue reading information until the64x64array iscomplete.0x26\n0x3E[7] 1\n0x2C[6] 17 Return theEOM toitsoriginal state. Undo steps 1-40x11[5] 1\n0x24[7,1] 0\n7.4 Device Functional Modes\nToselect different programming device, theENSMB pinselects thecontrol modes. The DS125DF111device can\nbeprogrammed using external pincontrol, aSMBus controller, orthrough anEEPROM configuration load.\nTable 4.ENSMB Control Description\nENSMB PIN DESCRIPTION READEN# terminal\nPullLow toinitiate reading configuration data fromHigh SMBus Slave ModetheEEPROM\nTieLow toenable proper address strapping onFloat SMBus Master Modepower up\nR N/A\nLow PinMode Control Shared with VODA terminal control function\n7.4.1 Control PinMode\nThe 4-level input pins utilize aresistor divider tohelp setthe4valid levels andprovide awider range ofcontrol\nsettings when ENSMB=0. There isaninternal 30K pull-up and a60K pull-down connected tothepackage pin.\nThese resistors, together with theexternal resistor connection combine toachieve thedesired voltage level.\nUsing the1Kpull-up, 1Kpull-down, noconnect, and20K pull-down provide theoptimal voltage levels foreach of\nthefourinput states.\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: DS125DF111\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\nTable 5.4-Level Inputs\nLEVEL SETTING VOLTAGE\n0 1KtoGND 0.1V\nR 20K toGND 0.33 *VIN\nFloat Noconnection 0.67 *VIN\n1 1KtoVIN VIN-0.05V\nNote: VIN=2.5V in2.5V Mode andVIN=3.3V in3.3V Mode\nInorder tominimize thestartup current associated with theintegrated 2.5-V regulator the1Kpull-up /pull-down\nresistors arerecommended. Ifseveral 4level inputs require thesame setting, itispossible tocombine twoor\nmore 1Kresistors intoasingle lower value resistor. Asanexample; combining twoinputs with asingle 500Ohm\nresistor isagood way tosave board space.\n7.4.2 SMBus Master Mode andSMBus Slave Mode\nInSMBus master mode theDS125DF111 reads itsinitial configuration from anexternal EEPROM upon\npowerup. The serial EEPROM must support aminimum frequency of520 KHz. Once theDS125DF111 has\nfinished reading itsinitial configuration from theexternal EEPROM inSMBus master mode itreverts toSMBus\nslave mode and can befurther configured byanexternal controller over theSMBus. Two device pins initiate\nreading theconfiguration from theexternal EEPROM andindicate when theconfiguration read iscomplete.\n•DONE#\n•READEN#\nThese pins aremeant towork together. When theDS125DF111 ispowered upinSMBus master mode, itreads\nitsconfiguration from theexternal EEPROM. This istriggered when theREADEN# pingoes low. When the\nDS125DF111 isfinished reading itsconfiguration from theexternal EEPROM, itdrives itsDONE# pinlow. Inthis\nmode, asthename suggests, theDS125DF111 acts asanSMBus master during thetime itisreading its\nconfiguration from theexternal EEPROM. After theDS125DF111 hasfinished reading itsconfiguration from the\nEEPROM, itreleases control oftheSMBus and becomes aSMBus slave. Inapplications where there ismore\nthan one DS125DF111 onthesame SMBus, buscontention canresult ifmore than one DS125DF111 tries to\ntake command oftheSMBus astheSMBus master atthesame time. The READEN# andDONE# pins prevent\nthisbuscontention.\nInasystem where theDS125DF111s aremeant tooperate inSMBus master mode, theREADEN# pinofone\nretimer should bewired totheDONE# pinofthenext. Thesystem should bedesigned sothattheREADEN# pin\nofone(and only one) oftheDS125DF111s inthesystem isdriven lowonpower-up. This DS125DF111 willtake\ncommand oftheSMBus onpower-up andwillread itsinitial configuration from theexternal EEPROM. When itis\nfinished reading itsconfiguration, itwillsetitsDONE# pinlow. This pinshould beconnected totheREADEN#\npinofanother DS125DF111. When thisDS125DF111 senses itsREADEN# pindriven low, itwilltake command\noftheSMBus and read itsinitial configuration from theexternal EEPROM, after which itwillsetitsDONE# pin\nlow. Byconnecting theDONE# pinofeach DS125DF111 totheREADEN# pinofthenext DS125DF111, each\nDS125DF111 canread itsinitial configuration from theEEPROM without causing buscontention.\n7.5 Programming\n7.5.1 SMBus Interface\n7.5.1.1 Address Lines\nIneither SMBus Master orSlave mode theDS125DF111 must beassigned aSMBus address. Aunique address\nshould beassigned toeach device ontheSMBus.\nThe SMBus address islatched intotheDS125DF111 approximately 25msafter power-up. The address isread\ninfrom thestate oftheADR[1:0] lines upon power-up. Afloating address lineinput willbeinterpreted asalogic\n0.\nThe DS125DF111 canbeconfigured with anyof4SMBus addresses. The SMBus addressing scheme uses the\nleast significant bitoftheSMBus address astheWrite/Read_N address bit.When anSMBus device is\naddressed forwriting, thisbitissetto0;forreading, to1.Table 6shows thewrite address setting forthe\nDS125DF111 versus thevalues latched inontheaddress lineatpower-up.\n18 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\nProgramming (continued)\n7.5.1.2 Device Configuration inSMBus Slave Mode\nThe configurable settings oftheDS125DF111 may besetindependently foreach channel atany time after\npower upusing theSMBus. Aregister write isaccomplished when thecontroller sends aSTART condition onthe\nSMBus followed bytheWrite address oftheDS125DF111 tobeconfigured. See Table 6forthemapping ofthe\naddress lines totheSMBus Write addresses. After sending theWrite address oftheDS125DF111, thecontroller\nsends theregister address byte followed bytheregister data byte. The DS125DF111 acknowledges each byte\nwritten tothecontroller according tothedata linkprotocol oftheSMBus Version 2.0Specification. See this\nspecification foradditional information ontheoperation oftheSMBus.\nThere aretwotypes ofdevice registers intheDS125DF111. These arethecontrol/shared registers and the\nchannel registers. The control/shared registers control orallow observation ofsettings which affect theoperation\nofallchannels oftheDS125DF111. They arealso used toselect which channel ofthedevice istobethetarget\nchannel forreads from andwrites tothechannel registers.\nThe channel registers are used tosetallthe configuration settings ofthe DS125DF111. They provide\nindependent control foreach channel oftheDS125DF111 forallthesettable device characteristics. Anyregisters\nnotdescribed inthetables thatfollow should betreated asreserved. The user should nottrytowrite new values\ntothese registers. The user-accessible registers described inthetables thatfollow provide acomplete capability\nforcustomizing theoperation oftheDS125DF111 onachannel-by-channel basis.\n7.5.1.3 BitFields intheRegister Set\nMany oftheregisters intheDS125DF111 aredivided intobitfields. This allows asingle register toserve multiple\npurposes, which may beunrelated. Often configuring theDS125DF111 requires writing abitfield thatmakes up\nonly partofaregister value while leaving theremainder oftheregister value unchanged.\n7.5.1.4 Writing ToandReading from theControl/Shared Registers\nAny write operation targeting register 0xffwrites tothecontrol/shared register 0xff. This istheonly register inthe\nDS125DF111 with anaddress of0xff. Bit2ofregister 0xffisused toselect either thecontrol/shared register set\norachannel register set.Ifbit2ofregister 0xffiscleared (written with a0),then allsubsequent read andwrite\noperations over theSMBus aredirected tothecontrol/shared register set. This situation persists until bit2of\nregister 0xffisset(written with a1).There isaregister with address 0x00 inthecontrol/shared register set,and\nthere isalso aregister with address 0x00 ineach channel register set.Ifyouread thevalue inregister 0x00\nwhen bit2ofregister 0xffiscleared to0,then thevalue returned bytheDS125DF111 isthevalue inregister\n0x00 ofthecontrol/shared register set.Ifyouread thevalue inregister 0x00 when bit2ofregister 0xffissetto1,\nthen thevalue returned bytheDS125DF111 isthevalue inregister 0x00 oftheselected channel register set.\nThe channel register setisselected bybits1:0ofregister 0xff. Ifbit3ofregister 0xffissetto1and bit2of\nregister 0xffisalso setto1,then anywrite operation toanyregister address willwrite allthechannel register\nsets intheDS125DF111 simultaneously. This situation willpersist until either bit3ofregister 0xff orbit2of\nregister 0xffiscleared.\nNote thatwhen youwrite toregister 0xff, independent ofthecurrent settings inregister 0xff, thewrite operation\nALWAYS targets thecontrol/shared register 0xff. This channel select register, register 0xff, isunique inthis\nregard. Table 7shows thecontrol/shared register set.\nTable 6.SMBus Write Address Assignment(1)\nADDR1 ADDR0 SMBus WRITE ADDRESS SMBus READ ADDRESS\n0 0 0x30 0x31\n0 1 0x32 0x33\n1 0 0x34 0x35\n1 1 0x36 0x37\n(1) Afloating ADDR[1:0] pinatpower-up willbeinterpreted asalogic 0.\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: DS125DF111\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\nTable 7.Control andShared Register Space\nDEFAULTDEFAULT BITADDRESS REGISTERBITS VALUE MODE DESCRIPTION(HEX) VALUE(BINARY)(HEX)\n0x00 00 7:4 0000 R SMBus Address Strap Observation <3:0>\n0x01 7:5 011 R Device Revision\n61\n4:0 00001 R Device ID\n0x04 6 0 R/W/SC Self-Clearing Reset forControl/Shared Registers\n01 5 0 R/W Reset forSMBus Master Mode\n4 0 R/W Force EEPROM Configuration\n0x05 4 0 R Indicates EEPROM read complete\n00 3 0 R Indicates Channel Ahasinterrupted\n2 0 R Indicates Channel Bhasinterrupted\n0x06 00 3:0 0000 R/W Write to0xA’htoobserve SMBus Address strap inReg 0x00[7:4]\n0x07 Loopback:1 0 R/WLoopback Input ofChannel Btooutput ofChannel A\n04\nLoopback:0 0 R/WLoopback Input ofChannel Atooutput ofChannel B\n0xff Controls LOCK pinoutput (ADDR0 =0orFloat)\n00:Logical ORofLock Status from CHAandCHB\n01:Lock Status from Channel A\n10:Lock Status from Channel B\n11:Logical AND ofLock Status from CHAandCHB7:6 00 R/WControls LOCK pinoutput (ADDR0 =1)\n00:Logical NOR ofLock Status from CHAandCHB\n01:NOT Lock Status from Channel A\n10:NOT Lock Status from Channel B\n11:Logical NAND ofLock Status from CHAandCHB\n00 Loss ofSignal /Interrupt (LOS/INT) pinoutput\n5 0 R/W 0:LOS\n1:Interrupt\nSelects Both Channels forRegister Write. Register read from one\n3 0 R/W channel based ontheselected channel inregister 0xffbits1:0.See\nTable 8\n0=reads/writes directed toshared registers\n2 0 R/W 1=reads/writes directed tochannel registers based ontarget\nchannel defined byregister 0xffbits1:0.See Table 8\n1:0 0 R/W Selects Target Channel forRegister Reads andWrites. See Table 8\n7.5.1.5 SMBus Strap Observation\nRegister 0x00, bits7:4\nInorder tocommunicate with theDS125DF111 over theSMBus, itisnecessary fortheSMBus controller toknow\ntheaddress oftheDS125DF111. The address strap observation bitsincontrol/shared register 0x00 areprimarily\nuseful asatestofSMBus operation. Inorder tousetheaddress strap observation bitsofcontrol/shared register\n0x00, itisnecessary firsttosetthediagnostic testcontrol bitsofcontrol/shared register 0x06. This four bitfield\nshould bewritten with avalue of0xa. When thisvalue iswritten tobits3:0ofcontrol/shared register 0x06, then\nthevalue oftheSMBus address straps canberead inregister 0x00, bits7:4.Thevalue read willbethesame as\nthevalue present ontheADDR linewhen theDS125DF111 powers up.Forexample, ifavalue of0x0isread\nfrom control/shared register 0x00, bits7:4,then atpower-up theADDR linewas setto0.TheDS125DF111 isset\ntoaSMBus Write address of0x30.\n7.5.1.6 Interrupt Channel Flag Bits\nRegister 0x05, bits3:2\nTheoperation ofthese bitsisdescribed inthesection oninterrupt handling later inthisdata sheet.\n20 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\n7.5.1.7 Control/Shared Register Reset\nRegister 0x04, bit6\nRegister 0x04, bit6,clears allthecontrol/shared registers back totheir factory defaults. This bitisselfclearing,\nsoitiscleared after itiswritten andthecontrol/shared registers arereset totheir factory default values.\n7.5.1.8 Device Revision andDevice ID\nRegister 0x01\nControl/shared register 0x01 contains thedevice revision and device ID.The device IDwillbedifferent forthe\ndifferent devices intheretimer family. This register isuseful because itcan beinterrogated bysoftware to\ndetermine thedevice variant andrevision installed inaparticular system. The software might then configure the\ndevice with appropriate settings depending upon thedevice variant andrevision.\nTable 8.Channel Select Register Values Mapped toRegister SetTarget\nBROADCAST TARGETEDSHARED/CHANNELREGISTER 0xFF CHANNEL CHANNELREGISTER COMMENTSVALUE (HEX) REGISTER REGISTERSELECTIONSELECTION SELECTION\n0x00 Shared N/A N/A Allreads andwrites target shared register set\n0x04 Channel No A Allreads andwrites target channel register set\n0x05 Channel No B Allreads andwrites target channel register set\nAllwrites target allchannel register sets, allreads0x0c Channel Yes Atarget Channel Aregister set\nAllwrites target allchannel register sets, allreads0x0d Channel Yes Btarget Channel Bregister set\n7.5.1.9 Channel Select Register\nRegister 0xff, bits3:0\nRegister 0xff, asdescribed above, selects thechannel orchannels forchannel register reads and writes. Itis\nworth describing theoperation ofthisregister again forclarity. Ifbit3ofregister 0xffisset,then anychannel\nregister write applies toallchannels. Channel register read operations always target only thechannel specified in\nbits1:0ofregister 0xff regardless ofthestate ofbit3ofregister 0xff. Read and write operations target the\nchannel register sets only when bit2ofregister 0xffisset.\nBit2ofregister 0xffistheuniversal channel register enable. This bitmust besetinorder foranychannel register\nreads and writes tooccur. Ifthisbitisset,then read operations from orwrite operations toregister 0x00, for\nexample, target channel register 0x00 fortheselected channel rather than thecontrol/shared register 0x00. In\norder toaccess the control/shared registers again, bit2ofregister 0xff should becleared. Then the\ncontrol/shared registers canagain beaccessed using theSMBus. Write operations toregister 0xffalways target\ntheregister with address 0xffinthecontrol/shared register set.There isnoother register, and specifically, no\nchannel register, with address 0xff.\nAlleight bitsofthisregister should always besettothedesired values whenever thisregister iswritten. The\nregister settarget selected byeach valid value written tothechannel select register isshown inTable 8.\n7.5.1.10 Resetting Individual Channels oftheRetimer\nRegister 0x00, bit2,andregister 0x0a, bits3:2\nBit2ofchannel register 0x00 isused toreset alltheregisters forthecorresponding channel totheir factory\ndefault settings. This bitisself-clearing. Writing thisbitwillclear any register changes you have made inthe\nDS125DF111 since itwas powered-up.\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: DS125DF111\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\nToreset justtheCDR state machine without resetting theregister values, which willre-initiate thelock and\nadaptation sequence foraparticular channel, use channel register 0x0a. Setbits2and 3ofthisregister to\nenable thereset override and force theCDR state machine into reset. These bits can besetinthesame\noperation. When both bitsaresubsequently cleared, theCDR state machine willresume normal operation. Ifa\nsignal ispresent attheinput totheselected channel, theDS125DF111 willattempt tolock toitandwilladapt its\nCTLE anditsDFE according tothecurrently configured adapt mode fortheselected channel. Theadapt mode is\nconfigured bychannel register 0x31, bits6:5.\n7.5.1.11 Rate andSubrate Setting\nEach channel oftheDS125DF111 will, bydefault operate attheprimary datarates of12.288 Gbps and 9.8304\nGbps. Inaddition totheprimary rates, theDS125DF111 willoperate atdivide by2/4/8 datarates using thedefault\nsettings. The device canbeconfigured tooperate with limited VCO divide ratios byselecting aRATE/SUBRATE\ncombination other than thedefault value of0110\'b. Forexample, selecting aRATE (Reg: 0x2F bits[7:6]) and\nSUBRATE (Reg: 0x2F bits[5:4]) of0000\'b willlimit theDS125DF111 to1.2288 Gbps (Group 0=9.8304 /8)and\n12.288 Gbps (Group 1=12.288 /1).\nTable 9.Rate/Subrate VCO andData-Rate Information\nRATE SUBRATE GROUP 0DIVIDE RATIOS(1)GROUP 1DIVIDE RATIOS(1)\n00 00 8 1\n00 01 1,2,4 1\n00 10 1,2,4 1,2,4\n00 11 1,2,4 1,2,4\n01 00 2,4 2,4\n01 01 1,4 1,4\n01(default) 10(default) 1,2,4,8 1,2,4,8\n01 11 1 1\n10 00 1 1\n10 01 1 1\n10 10 2 2\n10 11 2,4 2,4\n11 00 1 1\n11 01 1 1\n11 10 1 1\n11 11 8 1\n(1) Thedefault datarates areGroup 0=9.8304, 4.9152, 2.4576, 1.2288 Gbps andGroup 1=12.288, 6.144, 3.072, 1.536 Gbps.\nThe DS125DF111 isdesigned tolock tosignals conforming toseveral different data transmission standards.\nThese standards may define asingle data rate ormultiple data rates. The rate and subrate settings ofthe\nDS125DF111 areused toselect which VCO divide ratios toenable. The DS125DF111 searches specific\ndatarates within these enabled VCO divide ratios starting with divide by8andworking uptodivide by1.\nToselect datarates based onfrequencies other than theVCO defaults agroup ofPPM Counter registers (0x60 -\n0x64) need tobereprogrammed.\n22 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\nTable 10.Group 0VCO Frequency Programming Registers\nGROUP 0REGISTER 0x60[7:0] REGISTER 0x61[7] REGISTER 0x61[6:0] REGISTER 0x64[7:4]VCO (GHZ)\nFrequency Group 0PPM Count [7:0] Override Group 0PPM Group 0PPM Count [14:8] Group 0PPM Delta[3:0]\nTable 11.Group 1VCO Frequency Programming Registers\nGROUP 1REGISTER 0x62[7:0] REGISTER 0x63[7] REGISTER 0x63[6:0] REGISTER 0x64[3:0]VCO (GHZ)\nFrequency Group 1PPM Count [7:0] Override Group 1PPM Group 1PPM Count [14:8] Group 1PPM Delta[3:0]\nTable 12.Programming Values forCommon Data Rates\nVCO GROUP 0VCO GROUP 1REGISTER 0x60 REGISTER 0x61 REGISTER 0x62 REGISTER 0x63 REGISTER 0x64(GHz) (GHz)\n9.8304 12.288 0x26 0xB1 0x70 0xBD 0xFF\n9.95328 9.95328 0xC4 0xB1 0xC4 0xB1 0xCC\n10.0 10.3125 0x00 0xB2 0x90 0xB3 0xCD\n10.51875 10.51875 0x98 0xB4 0x98 0xB4 0xDD\n10.70957 11.0957 0x8C 0xB5 0x7A 0xB7 0xDE\nTosettheVCO Registers forother datarates within theVCO range, theformulas shown canbeused topopulate\ntheGroup 0/1VCO programming registers.\nTable 13.Group 0VCO Programming Equations\nPARAMETER VALUE orEQUATION COMMENT\nReference Clock F0=25e6 Internally thereference clock always\noperates at25MHz\nDesired Group 0VCO Frequency F1 F1isthefrequency oftheVCO which is\nequal tothedesired data rate. Ifthedesired\ndata rateuses dividers, besure tomultiply\nthedata ratebythedivide setting togetthe\ncorrect VCO frequency\nNumber ofReference Clocks N=1024\nVCO Freq ÷32 F2=F1÷32\nCounts ofVCO Freq ÷32required F3=F2xN÷F0\nCounts ofVCO Freq ÷32required rounded F4 Integer value only. Convert thisvalue to\nbinary. Program theupper 7bitstochannel\nregister 0x61[6:0] andthelower 8bitstoch\nregister 0x60[7:0]. Besure tosetchannel\nregister 0x61[7] to1toenable theoverride\nfunction formanual programming.\nPPM error duetorounding Err=1e6x(F4–F3)÷F3\nVCO Freq ÷32(1000 PPM tolerance) F5=F4÷1000 Group 0PPM Delta (Register 0x64[7:4])\nInteger Value only, maximum value =15.\nConvert toHex forregister.\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: DS125DF111\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\nTable 14.Group 1VCO Programming Equations\nPARAMETER VALUE orEQUATION COMMENT\nReference Clock F0=25e6 Internally thereference clock always\noperates at25MHz\nDesired Group 1VCO Frequency F1 F1isthefrequency oftheVCO which is\nequal tothedesired data rate. Ifthedesired\ndata rateuses dividers, besure tomultiply\nthedata ratebythedivide setting togetthe\ncorrect VCO frequency\nNumber ofReference Clocks N=1024\nVCO Freq ÷32 F2=F1÷32\nCounts ofVCO Freq ÷32required F3=F2xN÷F0\nCounts ofVCO Freq ÷32required rounded F4 Integer value only. Convert thisvalue to\nbinary. Program theupper 7bitstoch\nregister 0x63[6:0] andthelower 8bitstoch\nregister 0x62[7:0]. Besure tosetchannel\nregister 0x63[7] to1toenable theoverride\nfunction formanual programming.\nPPM error duetorounding Err=1e6x(F4–F3)÷F3\nVCO Freq ÷32(1000 PPM tolerance) F5=F4÷1000 Group 1PPM Delta (Register 0x64[3:0])\nInteger Value only, maximum value =15.\nConvert toHex forregister.\n7.5.1.12 Overriding theCTLE Boost Setting\nRegister 0x03, Register 0x2D, bit3,andRegister 0x3a\nTooverride theadaptive CTLE boost settings, channel register 0x03 isused inconjunction with override register\nbitfortheCTLE (0x2D[3]). Iftheoverride bitissetin0x2D[3], CDR LOCK re-acquisition willfailinCTLE adapt\nmodes 1-3.\nThe current CTLE setting applied tothehigh-speed analog input canalways beread back from register 0x52.\nThis readback register value isvalid foradaptive CTLE settings orwhen theoverride mechanism isenabled and\ntheCTLE value from register 0x03 isbeing used.\nWhen individe by4or8VCO settings, CTLE channel register 0x3A comes intoplay. Divide by4anddivide by8\ndata-rates donotautomatically adapt theCTLE setting, they usethevalue inregister 0x3A asasettable CTLE\nlevel.\n24 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\n7.5.1.13 Overriding theOutput Multiplexer\nRegister 0x09, bit5andRegister 0x1e, bits7:5\nBydefault, theDS125DF111 output foreach channel willbeasshown inTable 15andTable 16.\nTable 15.Default Output Status Description\nINPUT SIGNALCHANNEL STATUS OUTPUT STATUSSTATUS\nAbsent NoSignal Detected Mute\nPresent NotLocked Setby0x1e[7:5]\nPresent Locked Raw orRetimed, Setby0x1e[7:5], 0x09[5]\nTable 16.Output Multiplexer Override Settings,\nRegister 0x1e Bit7:5\nREGISTER OUTPUTCOMMENTS0x1E[7:5] MULTIPLEXER\n111 Mute\nSee Using thePRBS Generator foradditional information100 PRBS GeneratoronPRBS generator usage.\n001 Retimed Data Default when theretimer islocked\n000 Raw Data Output oftheCTLE +DFE, before retiming\nThis default behavior canbemodified byregister writes. Register 0x1e, bits7:5, contain theoutput multiplexer\noverride value. Thevalues ofthisthree-bit field andthecorresponding meanings ofeach areshown inTable 16.\nWhen nosignal ispresent attheinput totheselected channel oftheDS125DF111 thesignal detect circuitry will\npower down thechannel. This includes theoutput driver which istherefore muted when nosignal ispresent at\ntheinput.\n7.5.1.14 Overriding theVCO Divider Selection\nRegister 0x09, bit2,andRegister 0x18, bits6:4\nInnormal operation, theDS125DF111 sets itsVCO divider tothecorrect divide ratio, either 1,2,4,or8\ndepending upon thebitrateofthesignal atthechannel input andtheselected rate/subrate code. Itispossible to\noverride thedivider selection. This might bedesired iftheVCO issettofree run, forexample, tooutput aPRBS\nsignal atasub-harmonic oftheactual VCO frequency.\nInorder tooverride theVCO divider settings, first setbit2ofregister 0x09. This istheVCO divider override\nenable. Once thisbitisset,theVCO divider setting iscontrolled bythevalue inregister 0x18, bits6:4.The valid\nvalues forthisthree-bit field are0x0to0x3. The mapping ofthebitfield values tothedivider ratio isshown in\nTable 17.\nTable 17.Divider Ratio Map\nBITFIELD VALUE REG 18[6:4] DIVIDER RATIO\n0 1\n1 2\n2 4\n3 8\nInorder fortheDS125DF111 toacquire LOCK, theoverride divider selection must beincluded intheGroup 0\nVCO listforthecurrent Rate/Subrate setting.\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: DS125DF111\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\n7.5.1.15 Using theInternal EyeOpening Monitor\nRegister 0x11, bits7:6and bit5,Register 0x22, bit7,Register 0x24, bit7and bit0,Register 0x25, Register\n0x26, Register 0x27, Register 0x28, Register 0x2a andRegister 0x3e, bit7\nThe DS125DF111 includes aninternal eyeopening monitor. The eyeopening monitor isused bytheretimer to\ncompute afigure ofmerit forautomatic adaptation oftheCTLE and theDFE. Itcan also becontrolled and\nqueried through theSMBus byasystem controller. Note thateyemonitor isnotequivalent toapattern checker, it\nispossible under very stressful input conditions that theadapted CTLE/DFE settings willincorrectly determine\ntheproper value oftheincoming data pattern.\nThe eyeopening monitor produces error hitcounts forsettable phase and voltage offsets ofthecomparator in\ntheretimer. This issimilar totheway many BitError Rate Test Sets measure eyeopening. Ateach phase and\namplitude offset setting, theeyeopening monitor determines thenominal bitvalue (“0”or“1”)using itsprimary\ncomparator. This isthebitvalue thatisresynchronized totherecovered clock andpresented attheoutput ofthe\nDS125DF111. The eyeopening monitor also determines thebitvalue detected bytheoffset comparator. This\ninformation yields aneyecontour. Here\'s how thisworks.\nIftheoffset comparator isoffset involtage byanamount larger than thevertical eyeopening, forexample, then\ntheoffset comparator willalways decide thatthecurrent bithasabitvalue of“0”.When thebitisreally a“1”,as\ndetermined bytheprimary comparator, thisisconsidered abiterror. The number ofbiterrors iscounted fora\nsettable interval ateach setting oftheoffset phase andvoltage oftheoffset comparator. These error counts can\nberead from registers 0x25 and0x26 forsequential phase andvoltage offsets. These error counts forallphase\nandvoltage offsets form a64X64point array. Asurface orcontour plotoftheerror hitcount versus phase and\nvoltage offset produces aneyediagram, which canbeplotted byexternal software.\nThe eye opening monitor works intwomodes. Inthefirst, only thehorizontal and vertical eye openings are\nmeasured. The eye opening monitor first sweeps itsvariable-phase clock through one unit interval with the\ncomparison voltage settothemid-point ofthesignal. This determines themid-point ofthehorizontal eye\nopening. The eye opening monitor then sets itsvariable phase clock tothemid-point ofthehorizontal eye\nopening andsweeps itscomparison voltage. These twomeasurements determine thehorizontal andvertical eye\nopenings. The horizontal eyeopening value isread from register 0x27 andthevertical eyeopening from register\n0x28. Both values aresingle byte values.\nThe measurement ofhorizontal and vertical eyeopening isvery fast. The speed ofthismeasurement makes it\nuseful fordetermining theadaptation figure ofmerit. Innormal operation, theHEO and VEO areautomatically\nmeasured periodically todetermine whether theDS125DF111 isstillinlock. Reading registers 0x27 and 0x28\nwillyield themost-recently measured HEO andVEO values.\nInnormal operation, theeyemonitor circuitry ispowered down most ofthetime tosave power. When theeyeis\ntobemeasured under external control, itmust firstbeenabled bywriting a0tobit5ofregister 0x11. Thedefault\nvalue ofthisbitis1,which powers down theeyemonitor except when itispowered-up periodically bytheCDR\nstate machine and used totest CDR lock. The eye monitor must bepowered uptomeasure theeye under\nexternal SMBus control.\nBits 7:6ofregister 0x11 arealso used during eye monitor operation tosettheEOM voltage range. This is\ndescribed below. Asingle write toregister 0x11 cansetboth bit5andbits7:6inoneoperation.\nRegister 0x3e, bit7,enables horizontal and vertical eye opening measurements aspart ofthelock validation\nsequence. When thisbitisset,theCDR state machine periodically uses theeyemonitor circuitry tomeasure the\nhorizontal and vertical eye opening. Iftheeye openings are toosmall, according tothepre-determined\nthresholds inregister 0x6a, then theCDR state machine declares lock loss and begins thelock acquisition\nprocess again. ForSMBus acquisition oftheinternal eye, thislock monitoring function must bedisabled. Prior to\noverriding theEOM bywriting a1tobit0ofregister 0x24, disable thelock monitoring function bywriting a0to\nbit7ofregister 0x3e.\nOnce theeyehasbeen acquired, youcanreinstate HEO andVEO lock monitoring byonce again writing a1to\nbit7ofregister 0x3e. Under external SMBus control, theeye opening monitor can beprogrammed tosweep\nthrough allits64states ofphase andvoltage offset autonomously. This mode isinitiated bysetting register 0x24,\nbit7,thefast_eom mode bit.\n26 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\nRegister 0x22, bit7,theeom_ov bit,should becleared inthismode. When thefast_eom bitisset, theeye\nopening monitor operation isinitiated bysetting bit0ofregister 0x24, which isself-clearing. Assoon asthisbitis\nset,theeyeopening monitor begins toacquire eyedata. Theresults oftheeyeopening monitor error counter are\nstored inregister 0x25 and 0x26. Inthismode theeye opening monitor results can beobtained byrepeated\nmulti-byte reads from register 0x25. Itisnotnecessary toread from register 0x26 foramulti-byte read. Assoon\nastheeight most significant bitsareread from register 0x25, theeight least significant bitsforthecurrent setting\nareloaded intoregister 0x25 andthey canberead immediately. Assoon astheread oftheeight most significant\nbitshasbeen initiated, theDS125DF111 sets itsphase andvoltage offsets tothenext setting andstarts itserror\ncounter again. The result ofthisisthatthedata from theeyeopening monitor isavailable asquickly asitcanbe\nread over theSMBus with nofurther register writes required. The external controller justreads thedata from the\nDS125DF111 over theSMBus asfastasitcan. When allthedata hasbeen read, theDS125DF111 clears the\neom_start bit.\nIfmulti-byte reads arenotused, meaning thatthedevice isaddressed each time abyte isread from it,then itis\nnecessary toread register 0x25 togettheMSB (the eight most significant bits) andregister 0x26 togettheLSB\n(the eight least significant bits) ofthecurrent eyemonitor measurement. Again, assoon astheread oftheMSB\nhasbeen initiated, theDS125DF111 sets itsphase and voltage offsets tothenext setting and starts itserror\ncounter again. Inthismode both registers 0x25 and0x26 must beread inorder togettheeyemonitor data. The\neyemonitor data forthenext setofphase and voltage offsets willnotbeloaded intoregisters 0x25 and 0x26\nuntil both registers have been read forthecurrent setofphase and voltage offsets. Inalleyeopening monitor\nmodes, theamount oftime during which theeyeopening monitor accumulates eyeopening data canbesetby\nthevalue ofregister 0x2a. Ingeneral, thegreater thisvalue thelonger theaccumulation time. When thisvalue is\nsettoitsmaximum possible value of0xff, themaximum number ofsamples acquired ateach phase and\namplitude offset isapproximately 218. Even with thissetting, theeyeopening monitor values canberead from\ntheSMBus with nodelay. The eyeopening monitor operation issufficiently fastthattheSMBus read operation\ncannot outrun it.\nThe eyeopening ismeasured attheinput tothedata comparator. Atthispoint inthedata path, asignificant\namount ofgain has been applied tothesignal bytheCTLE. Inmany cases, thevertical eye opening as\nmeasured bytheEOM willbeontheorder of400to500mVpeak-to-peak. The secondary comparator, which is\nused tomeasure theeyeopening, hasanadjustable voltage range from ±100mVto±400mV. TheEOM voltage\nrange isnormally setbytheCDR state machine during lock andadaptation, buttherange canbeoverridden by\nwriting atwo-bit code tobits7:6ofregister 0x11. The values ofthiscode and thecorresponding EOM voltage\nranges areshown inTable 18.\nTable 18.EOM Voltage Range vsReg 0x11 [7:6]\nVALUE INBITS 7:6OFREGISTER 0x11 EOM VOLTAGE RESOLUTION (mv) EOM VOLTAGE RANGE (±mV)\n0x0 3.125 ±100\n0x1 6.250 ±200\n0x2 9.375 ±300\n0x3 12.500 ±400\nNote thatthevoltage ranges shown inTable 18arethepost CTLE voltage ranges ofthesignal attheinput tothe\ndata path comparator. These values arenotdirectly equivalent toanyobservable voltage measurements atthe\ninput totheDS125DF111. Note also that iftheEOM voltage range issettoosmall thevoltage sweep ofthe\nsecondary comparator may notbesufficient tocapture thevertical eye opening. When thishappens theeye\nboundaries willbeoutside thevertical voltage range oftheeyemeasurement.\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: DS125DF111\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\nTosummarize, theprocedure forreading theeyemonitor data from theDS125DF111is shown below.\n1.Select theDS125DF111 channel tobeused fortheeyemonitor measurement bywriting thechannel select\nregister, register 0xff, with theappropriate value asshown inTable 8.Ifthecorrect channel register setis\nalready selected, thisstep may beskipped.\n2.Select theeyemonitor voltage range bysetting bits7:6ofregister 0x11 according tothevalues inTable 18.\nThe CDR state machine willhave setthisrange during lock acquisition, butitmay benecessary tochange it\ntocapture theentire vertical eyeextent.\n3.Power uptheeyemonitor circuitry byclearing bit5ofregister 0x11. Normally theeyemonitor circuitry is\npowered upperiodically bytheCDR state machine. Clearing bit5ofregister 0x11 enables theeyemonitor\ncircuitry unconditionally. This bitshould besetagain once theeyeacquisition iscomplete. Clearing bit5and\nsetting bits7:6ofregister 0x11 asdesired canbecombined intoasingle register write ifdesired.\n4.Clear bit7ofregister 0x22. This istheeyemonitor override bit.Itiscleared bydefault, soyoumay notneed\ntochange it.\n5.Setbit7ofregister 0x24. This isthefasteyemonitor enable bit.\n6.Setbit1ofregister 0x24. This initiates theautomatic fasteyemonitor measurement. This bitcanbesetat\nthesame time abit7ofregister 0x24 ifdesired.\n7.Read thedata array from theDS125DF111. This canbeaccomplished intwoways.\n–Ifyouareusing multi-byte reads, address theDS125DF111 toread from register 0x25. Continue toread\nfrom thisregister without addressing thedevice again until youhave read allthedata desired. The read\noperation canbeinterrupted byaddressing thedevice again and then resumed byreading once again\nfrom register 0x25.\n–Ifyouarenotusing multi-byte reads, then read theMSB foreach phase andamplitude offset setting from\nregister 0x25 andtheLSB foreach setting from register 0x26. Inthismode, youaddress thedevice each\ntime youwant toread anew byte.\n8.Ineither mode, thefirstfourbytes donotcontain valid data. These should bediscarded.\n9.Continue reading eyemonitor data until youhave read theentire 64X64 array.\n10.Clear bit7ofregister 0x24. This disables fasteyemonitor mode.\n11.Setbit5ofregister 0x11. This willreturn control oftheeyemonitor circuitry totheCDR state machine.\n12.Setbit7ofregister 0x3e. This re-enables theHEO andVEO lock monitoring.\n7.5.1.16 Overriding theDFE TapWeights andPolarities\nRegister 0x11, bits3:0,Register 0x12, bit7andbits4:0,Register 0x15, bit7,Register 0x1e, bit3,Register 0x20,\nRegister 0x21, Register 0x23, bit6,Register 0x24, bit2,Register 0x2f, bit0,andRegisters 0x71 –0x75\nFor theDS125DF111 theDFE tapweights and polarities arenormally setautomatically bytheadaptation\nprocedure. These values canbeoverridden bytheuser ifdesired.\nPrior tooverriding theDFE tapweights andpolarities, thedfe_ov bit,bit6ofregister 0x23, should beset.This bit\nissetbydefault. Inorder fortheDFE tapweights andpolarities tobeapplied totheinput signal, bit3ofregister\n0x1e, thedfe_PD bit,which powers down theDFE, should becleared. This bitiscleared bydefault. Itisnot\nnecessary tochange thedefault settings ofthese registers, butverify thatthey aresetasdescribed.\nItisnecessary tosetbit7ofregister 0x15 tomanually settheDFE tapweights. This bitiscleared bydefault.\nBits4:0ofregister 0x12 setthefive-bit weight forDFE tap1.The firstDFE taphasafive-bit setting, while the\nother taps aresetusing four bits. Often thefirstDFE taphasthelargest effect inimproving thebiterror rate of\nthesystem, which iswhy thistaphasafive-bit weight setting.\nThe polarity ofthetapweight fortap1issetusing bit7ofthesame register, register 0x12. The polarity issetto\n0bydefault, which corresponds toanegative algebraic sign forthetap.\nTheother fourtaps aresetusing four-bit fields inregisters 0x20 and0x21. Thepolarities ofthese taps aresetby\nbits3:0inregister 0x11. These tappolarities areallsetto0bydefault.\nAsisthecase fortheCTLE settings, ifchanging theDFE tapweights orpolarities causes theDS125DF111 to\nlose lock, itmay readapt itsCTLE inorder toreacquire lock. Ifthisoccurs, theCTLE settings may appear to\nchange spontaneously when theDFE tapweights arechanged. The mechanism isthesame asthat described\nabove fortheCTLE boost settings.\n28 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\nWhen theDS125DF111 issettoadapt mode 2or3using bits6:5ofregister 0x31, itwillautomatically adapt its\nDFE whenever itsCDR state machine isreset. This occurs when theuser manually resets theCDR state\nmachine using bits3:2ofregister 0x0a, orwhen asignal isfirstpresented attheinput tothechannel when the\nchannel isinanunlocked state.\nRegardless oftheadapt mode, DFE adaptation can beinitiated under SMBus control. Because theDFE tap\nweight registers areused bytheDFE state machine during adaptation, they may bereset prior toadaptation,\nwhich cancause theadaptation tofail.TheDFE tapobservation registers canbeused toprevent this.\nPrior toinitiating DFE adaptation under SMBus control, write thestarting values oftheDFE tapsettings intothe\nDFE tapweight registers, registers 0x11, 0x12, 0x20, and 0x21. The values canberead from theobservation\nregisters, registers 0x71 through 0x75. Foreach DFE tap,read thecurrent value intheobservation register. Both\nthepolarities andthetapweights arecontained intheobservation registers. Foreach DFE tap,write thecurrent\ntappolarity and tapweight intotheDFE tapregister. Once allthese values have been written, DFE adaptation\ncanbeinitiated anditwillproceed normally. IftheDS125DF111 fails tofindasetofDFE tapweights producing a\nbetter adaptation figure ofmerit than thestarting tapweights, thestarting tapweights willberetained andused.\nCTLE adaptation can also beinitiated manually. Setting and then clearing bit0ofregister 0x2f willinitiate\nadaptation oftheCTLE. Aswith theDFE, iftheDS125DF111 fails tofindasetofCTLE settings thatproduce a\nbetter adaptation figure ofmerit than thestarting CTLE values, thestarting CTLE values willberetained and\nused.\n7.5.1.17 Enabling Slow Rise/Fall Time ontheOutput Driver\nRegister 0x18, bit2\nNormally theriseand falltimes oftheoutput driver oftheDS125DF111 aresetbytheslew rate oftheoutput\ntransistors. Bydefault, theoutput transistors arebiased toprovide themaximum possible slew rate, and hence\ntheminimum possible riseand falltimes. Insome applications, slower riseand falltimes may bedesired. For\nexample, slower riseandfalltimes may reduce theamplitude ofelectromagnetic interference (EMI) produced by\nasystem.\nSetting bit2ofregister 0x18 willadjust theoutput driver circuitry toincrease theriseandfalltimes ofthesignal.\nSetting thisbitwillapproximately double thenominal riseandfalltimes oftheDS125DF111 output driver. This bit\niscleared bydefault.\n7.5.1.18 Using thePRBS Generator\nRegister 0x1e, bits7and4,Register 0x30, andRegister 0x0d\nTable 19.Programming Sequence 1:(Requires Valid andLocked Input Data Pattern)\nREGISTERSTEP REGISTER ADDRESS REGISTER MASK COMMENTSDATA\n1 0xFF 0x0C 0xFF (write bits[7:0]) Enable Broadcast\n2 0x09 0x20 0x20 (only write bit[5]) Override Loopthru Select\nOutput MUX Select PRBS3 0x1E 0x80 0xE0 (only write bits[7:5])Generator\n4 0x1E 0x10 0x10 Power-up PRBS Generator\n5 0x30 0x08 0x08 Power-up PRBS Clock\n6 0x30 0x00 0x03 Select PRBS9 pattern (511 bits)\n7 0x0D 0x20 0x20 Enable PRBS Clock\nNotes:\n1.Toselect PRBS31 instead ofPRBS9, change Register Data 0x30 =0x02 with mask of0x03 inStep 6.\n2.Toonly select Channel A,change Register Data 0xFF =0x04 inStep 1.\n3.Toonly select Channel B,change Register Data 0xFF =0x05 inStep 1.\n4.Ithasbeen noted inproduct testing thatsome pattern analyzers useanalternate PRBS9 polarity.\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 29\nProduct Folder Links: DS125DF111\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\nTable 20.Programming Sequence 2:(Free-Running VCO @~10.3 Gbps, NoInput Data Required)\nREGISTERSTEP REGISTER ADDRESS REGISTER MASK COMMENTSDATA\n1 0xFF 0x0C 0xFF (write bits[7:0]) Enable Broadcast\n2 0x00 0x04 0x04 (only write bit[2]) Reset Channel Registers\n3 0x14 0x80 0x80 (only write bit[7]) Preset Signal Detect\n4 0x09 0x04 0x04 Override divider select\n5 0x09 0x80 0x80 Override VCO capcount\n6 0x08 0x12 0x1F SetVCO capcount to12\'h\n7 0x18 0x00 0x70 Select divider select to000\'b\nOverride charge pump power8 0x09 0x08 0x08downs\n9 0x1B 0x00 0x03 Disable both charge pumps\n10 0x09 0x40 0x40 Override Loop-filter DAC\nSetLoop-filter DAC override11 0x1F 0x12 0x1Fvalue\n12 0x1E 0x10 0x10 Enable PRBS Generator\nEnable Digital Clock -setpattern13 0x30 0x08 0x0FtoPRBS9\n14 0x09 0x20 0x20 Override Loopthru Select\nOutput MUX Select PRBS15 0x1E 0x80 0xE0Generator\n16 0x0D 0x20 0x20 PRBS Seed Load\nNotes:\n1.Toselect PRBS31 instead ofPRBS9, change Register Data 0x30 =0x0A inStep 13.\n2.Toachieve adata-rate ofapproximately 12.2 Gbps change Register Data 0x08 =0x05 inStep 6.\n3.Toachieve adata-rate ofapproximately 9.8Gbps change Register Data 0x08 =0x16 inStep 6.\n4.Toonly select Channel A,change Register Data 0xFF =0x04 inStep 1.\n5.Toonly select Channel B,change Register Data 0xFF =0x05 inStep 1.\n6.With afree running VCO theactual output frequency willchange with temperature andvoltage. BERT isnot\nrecommended inthismode.\n7.5.1.19 Inverting theOutput Polarity\nRegister 0x1f, bit7\nInsome systems, thepolarity ofthedata does notmatter. Insystems where itdoes matter, itissometimes\nnecessary, forthepurposes oftrace routing, forexample, toinvert thenormal polarities ofthedata signals. The\nDS125DF111 can invert thepolarity ofthedata signals bymeans ofaregister write. Writing a1tobit7of\nregister 0x1f inverts thepolarity oftheoutput signal fortheselected channel. This canprovide additional flexibility\ninsystem design andboard layout.\n7.5.1.20 Figure ofMerit Adaption\nRegister 0x2c, bits5:4,Register 0x31, bits6:5,Register 0x6b, Register 0x6c, Register 0x6d, andRegister 0x6e,\nbits7and6\nThe default figure ofmerit forboth theCTLE and DFE adaptation issimple. The horizontal and vertical eye\nopenings aremeasured foreach CTLE boost setting orsetofDFE tapweights and polarities. The vertical eye\nopening isscaled toaconstant reference vertical eyeopening and thesmaller ofthehorizontal orvertical eye\nopening istaken asthefigure ofmerit forthatsetofequalizer settings. The objective istoadapt theequalizer to\napoint where thehorizontal andvertical eyeopenings areboth large andapproximately equal inmagnitude. This\nusually provides optimum biterror rateperformance formost transmission channels.\n30 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\nTable 21.DS125DF111 Adaption Algorithm Settings, Register 0x31 Bits 6:5\nADAPT MODEREGISTER 0X31, BIT REGISTER 0x31, BIT5SETTING ADAPTION ALGORITHM6adapt_mode [1] adapt_mode [0]<1:0>\n0 0 00 NoAdaption\n0 1 01 Adapt CTLE Until Optimum\n1 0 10 Adapt CTLE Until Optimum theDFE, then CTLE Again (Default)\n1 1 11 Adapt CTLE Until Lock, theDFE, theCTLE Again\nIntheDS125DF111 theCTLE figure ofmerit type isselected using thetwo-bit field inregister 0x31, bits6:5.\nTable 22.DFE Figure ofMerit Type Settings\nVALUE INBITS 5:4OFFIGURE OFMERIT TYPEREGISTER 0x2C\n0x0 Both HEO andVEO used\n0x1 Only HEO used\n0x2 Only VEO used\n0x3(Default) Both HEO andVEO used\nTheDS125DF111 capability ofadapting based onthefollowing Figure OfMerit.\nFOM =Minimum [HEO, VEO ]\nwhere\n•HEO =Horizontal EyeOpening\n•VEO =Vertical EyeOpening\n•FOM =Figure ofMerit\n7.5.1.21 Setting theRate andSubrate forLock Acquisition\nRegister 0x2f, bits7:6andbits5:4\nThe rate andsubrate settings, which constrain thedata rate search canbesetusing channel register 0x2f. Bits\n7:6areRATE <1:0>,andbits5:4areSUBRATE <1:0>.\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 31\nProduct Folder Links: DS125DF111\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\n7.5.1.22 Setting theAdaption/Lock Mode\nRegister 0x31, bits6:5, and Register 0x33, bits7:4and 3:0, Register 0x34, bits3:0, Register 0x35, bits4:0,\nRegister 0x3e, bit7,andRegister 0x6a\nThere arefouradaptation modes available intheDS125DF111.\n•Mode 0:The user isresponsible forsetting theCTLE and DFE (fortheDS125DF111) values. This mode is\nused ifthetransmission channel response isfixed.\n•Mode 1:Only theCTLE isadapted toequalize thetransmission channel. The DFE isenabled ,butthetap\nweights areallsetto0.This mode isprimarily used forsmoothly-varying high-loss transmission channels\nsuch ascables andsimple PCB traces.\n•Mode 2:Inthismode, both theCTLE andtheDFE areadapted tocompensate foradditional loss, reflections,\nand crosstalk intheinput transmission channel. The maximum DFE tapweights canbeconstrained using\nregister 0x34, bits3:0,andregister 0x35, bits4:0.\n•Mode 3:Inthis mode, both theCTLE and DFE areadapted asinmode 2.However, inmode 3,more\nemphasis isplaced ontheDFE setting. This mode may give better results forhigh crosstalk transmission\nchannels.\nBits 6:5ofregister 0x31 determine theadaptation mode tobeused. The mapping ofthese register bitstothe\nadaptation algorithm isshown in.\nBydefault theDS125DF111 requires thattheequalized internal eyeexhibit horizontal andvertical eyeopenings\ngreater than apre-set minimum inorder todeclare asuccessful lock. The minimum values aresetinregister\n0x6a.\nThe DS125DF111 continuously monitors thehorizontal and vertical eyeopenings while itisinlock. Iftheeye\nopening falls below thethreshold setinregister 0x6a, theDS125DF111 willdeclare aloss oflock.\nThe continuous monitoring ofthehorizontal and vertical eye openings may bedisabled byclearing bit7of\nregister 0x3e.\n7.5.1.23 Initiating Adaption\nRegister 0x24, bit2,andRegister 0x2f, bit0\nWhen theDS125DF111 becomes unlocked, itwillautomatically trytoacquire lock. Ifanadaptation mode is\nselected using bits6:5inregister 0x31, theDS125DF111 willalso trytoadapt itsCTLE andDFE.\nAdaptation can also beinitiated bytheuser. CTLE adaptation can beinitiated bysetting and then clearing\nregister 0x2f, bit0.IntheDS125DF111, DFE adaptation canbeinitiated bysetting and then clearing bit2of\nregister 0x24. The Adaption forCTLE and DFE isalso initiated bycycling theCDR reset bitsinregister 0x0a\n[3:2].\n7.5.1.24 Overriding theCTLE Settings Used forCTLE Adaption\nRegister 0x2c, bits3:0,Register 0x2f, bit3,Register 0x39, bits4:0,andRegisters 0x40-0x4f\nThe CTLE adaptation algorithm operates bysetting theCTLE boost stage controls toasetofpre-determined\nboost settings, each ofwhich provides progressively more high-frequency boost. Ateach stage intheadaptation\nprocess, theDS125DF111 attempts tophase lock totheequalized signal. Ifthephase lock succeeds, the\nDS125DF111 measures thehorizontal and vertical eye openings using theinternal eye monitor circuit. The\nDS125DF111 computes afigure ofmerit fortheeyeopening and compares ittotheprevious best value ofthe\nfigure ofmerit. While thefigure ofmerit continues toimprove, theDS125DF111 continues totryadditional values\noftheCTLE boost setting until thefigure ofmerit ceases toimprove andbegins todegrade. When thefigure of\nmerit starts todegrade, theDS125DF111 stillcontinues totryadditional CTLE settings forapre-determined trial\ncount called the“look-beyond ”count, and ifnoimprovement inthefigure ofmerit results, itresets theCTLE\nboost values tothose thatproduced thebest figure ofmerit. The resulting CTLE boost values arethen stored in\nregister 0x03. The “look-beyond ”count isconfigured bythevalue inregister 0x2c, bits3:0.The value is0x2by\ndefault.\n32 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\nThe setofboost values used ascandidate values during CTLE adaptation arestored asbitfields inregisters\n0x40-0x4F. The default values forthese settings areshown inTable 23.These values may beoverridden by\nsetting thecorresponding register values over theSMBus. Ifthese values areoverridden, then thenext time the\nCTLE adaptation isperformed thesetofCTLE boost values stored inthese registers willbeused forthe\nadaptation. Resetting thechannel registers bysetting bit2ofchannel register 0x00 willreset theCTLE boost\nsettings totheir defaults. Sowillpower-cycling theDS125DF111.\nTable 23.CTLE Settings forAdaption, Register 0x40-0x4F\nREGISTER BITS 7:6 BITS 5:4 BITS 3:2 BITS 1:0 CTLE HEX GAIN (dB) ADAPTATION\n(HEX) (STAGE 0) (STAGE 1) (STAGE 2) (STAGE 3) BOOST VALUE @6.25 GHz INDEX\nSTRING\n40 0 0 0 0 0000 00 3 0\n41 1 0 0 0 1000 40 8 1\n42 2 0 0 0 2000 80 11 2\n43 1 1 0 0 1100 50 13 3\n44 3 0 0 0 3000 C0 14 4\n45 2 1 0 0 2100 90 15 5\n46 1 1 1 0 1110 54 17 6\n47 2 2 0 0 2200 A0 18 7\n48 2 3 0 0 2300 B0 20 8\n49 2 1 1 1 2111 95 24 9\n4A 1 2 2 1 1221 69 26 10\n4B 3 1 1 1 3111 D5 27 11\n4C 2 1 2 1 2121 99 28 12\n4D 2 2 1 1 2211 A5 29 13\n4E 3 2 1 2 3212 E6 31 14\n4F 3 3 2 1 3321 F9 33 15\nAsanalternative to,orinconjunction with, writing theCTLE boost setting registers 0x40 through 0x4f, itis\npossible tosetthestarting CTLE boost setting index. Tooverride thedefault setting, which is0,setbit3of\nregister 0x2f. When thisbitisset,thestarting index foradaptation comes from register 0x39, bits4:0.This isthe\nindex into theCTLE settings table inregisters 0x40 through 0x4f. When thisstarting index is0,which isthe\ndefault, CTLE adaptation starts atthefirstsetting inthetable, theone inregister 0x40, and continues until the\noptimum Figure ofMerit (FOM) isreached.\nAdjusting thestarting index helps theDS125DF111 CTLE tocorrectly adapt to8b/10b encoded high frequency\ndatarates inhigh loss input channel scenarios. Forinput channels with more than 15dBofloss theCTLE\nAdaption table and oradaption algorithm needs tobemodified intheSMBus channel register soastoprevent\nCTLE mal-adaption. This scenario occurs when theCTLE boost isinsufficient atthelowest settings tocause\nregeneration ofthehigh-frequency content oftheK28.5 pattern. Asboost isincreased, theadaption FOM\ntemporarily observes eyeclosure astheEQboost begins torestore thehigh-frequency content. IftheFOM does\nnotimprove within thelook-beyond counter depth, theCTLE willsettle atalower boost, which isinsufficient to\nequalize thesignal andprovide good BER.\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 33\nProduct Folder Links: DS125DF111\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\nTable 24.VOD Settings\nVODA/B BIT2,sel_vod[2] BIT1,sel_vod[1] BIT0,sel_vod[0] OUTPUT VOD (mVppd)\n(Pin 9/Pin10)\n0 0 0 0 600\nR 0 0 1 700\n0 1 0 800\n0 1 1 900\nF 1 0 0 1000\n1 1 0 1 1100\n1 1 0 1200\n1 1 1 1300\n7.5.1.25 Setting theOutput Differential Voltage\nRegister 0x2d, bits2:0\nThere areeight levels ofoutput differential voltage available intheDS125DF111 SMBus register settings, from\n0.6Vto1.3Vin0.1Vincrements. Thevalues inbits2:0ofregister 0x2d settheoutput VOD. Theavailable VOD\nsettings and thecorresponding values ofthisbitfield areshown inTable 24.NotallVOD levels areavailable\nusing theVODA/B control pins when ENSMB =0.\n7.5.1.26 Setting theOutput De-Emphasis Setting\nRegister 0x15, bits2:0andbit6\nFifteen output de-emphasis settings areavailable intheDS125DF111, ranging from 0dBto-12dB.The de-\nemphasis values come from register 0x15, bits2:0andregister 0x15, bit6,which isthede-emphasis range bit.\nTheavailable driver de-emphasis settings andthemapping tothese bitsareshown inTable 25.\nTable 25.De-Emphasis Settings\nDEMA/B REG 0X15 BIT[2], REG 0X15 BIT[1], REG 0X15 BIT[0], REG 0X15 BIT[6], DE-EMPHASIS\n(Pin 4/Pin5) drv_dem[2] drv_dem[1] drv_dem[0] drv_dem_range SETTING (dB)\n0 0 0 0 0 0.0\n0 0 1 1 -0.9\nR 0 0 1 0 -1.5\n0 1 0 1 -2.0\n0 1 1 1 -2.8\n1 0 0 1 -3.3\nF 0 1 0 0 -3.5\n1 0 1 1 -3.9\n1 1 0 1 -4.5\n0 1 1 0 -5.0\n1 1 1 1 -5.6\n1 1 0 0 0 -6.0\n1 0 1 0 -7.5\n1 1 0 0 -9.0\n1 1 1 0 -12.0\n7.5.1.27 CTLE Setting forDivide by4andDivide by8VCO Ranges\nRegister 0x3a, bits7:0\nIntheDS125DF111 thedefault CTLE setting forlower speed signals istaken directly from register 0x3a andis\nnotautomatically adapted. Forlong, high loss input channels thisvalue may need tobeincreased from the\ndefault (minimum) CTLE setting.\n34 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\n7.6 Register Maps\n7.6.1 Reading ToandWriting from theChannel Registers\nEach channel hasacomplete setofchannel registers associated with it.The channel registers orthecontrol/\nshared registers areselected bychannel select register 0xff. The settings inthisregister control thetarget for\nsubsequent register reads andwrites until thecontents ofregister 0xffareexplicitly changed byaregister write\ntoregister 0xff. Asnoted, there isonly oneregister with anaddress of0xff, thechannel select register.\nTable 26.Channel Register Definition\nDEFAULT DEFAULTADDRESSVALUE BITS VALUE EEPROM MODE DESCRIPTION(HEX)(HEX) (BINARY)\nReset Channel Registers toDefaults0x00 00 2 0 N R/W/SC(Self-clearing)\n4 0 CDR Lock Loss Interrupt\n0x01 00 N R\n0 0 Signal Detect Loss Interrupt\nCDR Status [7:0]\nBit[7] =Reserved\nBit[6] =Reserved\nBit[5] =FailLock Check\n0x02 00 7:0 00’h N R Bit[4] =Lock\nBit[3] =CDR Lock\nBit[2] =Reserved\nBit[1] =Reserved\nBit[0] =Reserved\n7:6 00 Y R/W Used forsetting CTLE value when Channel\nRegister 0x2D[3] ishigh. Read-back value5:4 00 Y R/Wgoing toanalog inChannel Register 0x52.\n3:2 00 Y R/W 0x03 00 CTLE Boost Stage [0]<1:0>Bits[7:6]\nCTLE Boost Stage [1]<1:0>Bits[5:4]\nCTLE Boost Stage [2]<1:0>Bits[3:2] 1:0 00 Y R/W\nCTLE Boost Stage [3]<1:0>Bits[1:0]\n7:5 000 N R/W Reserved\n0x08 00\n4:0 00000 Y R/W CDR Cap_DAC Start Group 0\n7 0 Y R/W Reserved\n6 0 Y R/W Reserved\nEnable Override Output Mux5 0 Y(Register 0x1E[7:5])\n0x09 00\n4:3 00 Y Reserved\nR/W\nEnable Override Divider Select2 0 Y(Register 0x18[6:4])\n1:0 00 Y Reserved\n7:5 000 Y Reserved\n4 1 Y Reserved\nEnable CDR Reset Override (Register0x0A 10 3 0 Y R/W0x0A[2])\n2 0 Y CDR Reset Override Bit\n1:0 00 Y Reserved\n7:5 000 N R/W Reserved\n0x0B 0F\n4:0 1111 Y R/W CDR Cap_DAC Start Group 1\n7:4 0000 R/W Status Control[3:0]\nSingle BitTransition Detector –Lock\nQualification3 1 N1:Enables SBT 0x0C 08\nR/W 0:Disables SBT\n2 0 Y Reserved\n1:0 00 N Reserved\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 35\nProduct Folder Links: DS125DF111\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\nRegister Maps (continued)\nTable 26.Channel Register Definition (continued)\nDEFAULT DEFAULTADDRESSVALUE BITS VALUE EEPROM MODE DESCRIPTION(HEX)(HEX) (BINARY)\n7:6 00 N Reserved\nPRBS pattern shift Enable.\nUse inconjunction with 0x1E[4] and0x30[3] to0x0D 00 5 0 Y R/Wstart PRBS.\nNote: This bitmust besethigh last.\n4:0 00000 N Reserved\n0x0E 93 7:0 1001 0011 Y R/W Reserved\n0x0F 69 7:0 0110 1001 Y R/W Reserved\n7:5 001\n0x10 3A Y R/W Reserved\n4:0 11010\nEyeOpening Monitor Voltage Range <1:0>\n00:3.125 mV\n7:6 00 Y 01:6.250 mV\nR/W 10:9.375 mV\n11:12.500 mV\n5 1 Y EyeOpening Monitor Power Down\n4 0 N R/W Reserved\n0x11 20 DFE Tap2Polarity3 0 Y(Use w/manual DFE override, 0x15[7])\nDFE Tap3Polarity2 0 Y(Use w/manual DFE override, 0x15[7])\nR/W\nDFE Tap4Polarity1 0 Y(Use w/manual DFE override, 0x15[7])\nDFE Tap5Polarity0 0 Y(Use w/manual DFE override, 0x15[7])\nDFE Tap1Polarity7 1 Y R/W(Use w/manual DFE override, 0x15[7])\n6 0 N R/W Reserved 0x12 A0\n5 1 Y DFE Select negative gm\nR/W\n4:0 00000 Y DFE Tap1Weight <4:0>\n7 1 N\nR/W\n6 0 Y Reserved\n5 0 N R/W\n4 1 Y R/W Enable DCoffset control\n0x13 90\n3 0 Y R/W Reserved\n2 0 Y R/W CTLE Boost Stage 3,Bit2(Limiting Bit)\n1 0 Y R/W Enable DWDM Mode\n0 0 Y R/W Reserved\n7 0 Y R/W Force Signal Detect On\n6 0 Y R/W Force Signal Detect Off\n0x14 00 5:4 00 Y R/W Signal Detect –Assert Reference Levels\n3:2 00 Y Signal Detect –De-assert Reference Levels\nR/W\n1:0 00 N Reserved\n36 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\nRegister Maps (continued)\nTable 26.Channel Register Definition (continued)\nDEFAULT DEFAULTADDRESSVALUE BITS VALUE EEPROM MODE DESCRIPTION(HEX)(HEX) (BINARY)\nEnables manual DFE tapsettings\n7 0 Y R/W Use with 0x11[3:0], 0x12[7], 0x12[4:0],\n0x20[7:0], 0x21[7:0]\n6 0 Compress therange ofde-emphasis to0-6dB\n5 0 Y R/W Reserved 0x15 10\n4 1 Reserved\n3 0 Y R/W Driver Power-Down\nDriver De-emphasis Setting <2:0>;0dB -12dB;2:0 000 Y R/WSee Table 25\n7:4 0111 Y\n0x16 7A R/W Reserved\n3:0 1010 Y\n7:4 0010 Y\n0x17 25 R/W Reserved\n3:0 0101 Y\n7 0 N Reserved\nVCO Divider Ratio <2:0>\n(Enable from Register 0x09, Bit2)\n000: Full-Rate\n6:4 100 Y R/W 001: Divide by2\n010: Divide by40x18 40011: Divide by8\n100: Default value atpower up\n3 0 N\n2 0 N Enable slow rise/fall time edge rate\n1:0 00 N Reserved\n7:6 00 N\n0x19 37 R/W Reserved\n5:0 110111 Y\n7:4 0000 Y\n0x1A 00 R/W Reserved\n3:0 0000 N\n7:2 000000 N\n0x1B 03 R/W Reserved\n1:0 11 Y\n7:5 001\n0x1C 24 4:2 001 Y R/W Reserved\n1:0 00\n7 0 Y\n0x1D 00 R/W Reserved\n6:0 000000 N\nSelects PFD MUX forLoopback\n000: Raw Data\n7:5 111 Y R/W 001: Re-timed Data\n100: PRBS Generator\n111: Mute\n0x1E E1 Enable thePRBS serializer, used with4 0 N R/W0x1E[7:5], 0x30[3:0], 0x0D[5]\n3 0 Disable theDFE function (Disable =1)\n2:1 00 Y R/W Reserved\n0 1 Reserved\n7 0 Invert thepolarity ofthedriver\nY\n0x1F 55 6 1 R/W Reserved\n5:0 010101 N Reserved\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 37\nProduct Folder Links: DS125DF111\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\nRegister Maps (continued)\nTable 26.Channel Register Definition (continued)\nDEFAULT DEFAULTADDRESSVALUE BITS VALUE EEPROM MODE DESCRIPTION(HEX)(HEX) (BINARY)\nDFE Tap5Weight <3:0>7:4 0000 Y(Use w/manual DFE override, 0x15[7])\n0x20 00 R/W\nDFE Tap4Weight <3:0>3:0 0000 Y(Use w/manual DFE override, 0x15[7])\nDFE Tap3Weight <3:0>7:4 0000 Y(Use w/manual DFE override, 0x15[7])\n0x21 00 R/W\nDFE Tap2Weight <3:0>3:0 0000 Y(Use w/manual DFE override, 0x15[7])\n7 0 Y EyeMonitor override\n0x22 00 6 0 Y R/W Reserved\n5:0 00000 N Reserved\n7 0 Y R/W EyeMonitor GetHEO VEO override\n0x23 40 6 1 Y R/W DFE Override\n5:0 000000 N R/W EyeMonitor VDAC\n7 0 N R/W Enable Fast EyeOpening Monitor Mode\n6 0 N R DFE Error -NoLock\n5 0 N R GetHEO VEO Error -Nohitsatcrossing\n4 0 N R GetHEO VEO Error -Vertical Eyenotvisible\n3 0 N R/W Reserved 0x24 00\n2 0 N R/W/SC Start DFE Adaptation (Self- Clearing)\nStart GetHEO VEO Measurement (Self-1 0 N R/W/SCClearing)\nStart EyeOpening Monitor Counter0 0 N R/W/SC(Self-Clearing)\n0x25 00 7:0 00’h N R EyeOpening Monitor Count <15:8>\n0x26 00 7:0 00’h N R EyeOpening Monitor Count <7:0>\nHEO Value <7:0>0x27 00 7:0 00’h N R(Measured in0-63 phase settings)\n0x28 00 7:0 00’h N R VEO Value <7:0>\n7 0 R/W Reserved\nEyeOpening Monitor Voltage Range Setting\n0x29 00 6:5 00 N R <1:0>\nSee 0x11[7:6]\n4:0 00000 R/W Reserved\n0x2A 30 7:0 30’h Y R/W EyeOpening Monitor Timer Threshold <7:0>\n7:6 00 N Reserved\n0x2B 00 5:4 00 Y R/W Reserved\n3:0 0000 Y Minimum hitsforHEO-VEO hitcounter\n7 0 N Reserved\n6 1 Y Scale VEO based onEyeMonitor Vrange\nDFE Adaptation Figure ofMerit Type <1:0>\n00:NotValid\n0x2C 72 R/W 5:4 11 Y 01:State Machine uses only HEO\n10:State Machine uses only VEO\n11:State Machine uses both HEO andVEO\nDetermines number ofDFE settings tolook-3:0 0010 Ybeyond current best Figure ofMerit (FOM)\n38 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\nRegister Maps (continued)\nTable 26.Channel Register Definition (continued)\nDEFAULT DEFAULTADDRESSVALUE BITS VALUE EEPROM MODE DESCRIPTION(HEX)(HEX) (BINARY)\n7 1 Enable Driver Short Circuit protection\n6 0 Enable FAST signal detect\nIncrease theAssert andDe-assert reference5 0thresholds\n4 0 Sethigh (1)todecrease thesignal detect gain\nSethigh (1)tooverride theEQsetting going to\n3 0 theanalog\nfrom 0x03[7:0]0x2D 80 Y R/W\nOutput Driver VOD [2:0]\n000: 600mV\n001: 700mV\n010: 800mV\n2:0 000 011: 900mV\n100: 1000 mV\n101: 1100 mV\n110: 1200 mV\n111: 1300 mV\n7:6 00 N\n5 0 Y\n0x2E 00 4:3 00 N R/W Reserved\n2 0 Y\n1:0 00 N\n7:6 01 RATE <1:0>\n5:4 10 SUBRATE <1:0>\nCTLE Adaptation Index Override\n0:CTLE adaption willstart atReg_0x40 +\nReg_0x39[3:0]. Sothismay beused to\npreclude lower CTLE settings.\n1:CTLE willnotadapt andwillusetheCTLE3 0 Y R/Wsetting ofReg_0x40 +Reg_0x39[3:0] for 0x2F 66\nscalar divide ratios of1or2.Divide ratios of4\n&8willtake CTLE settings from 0x3A unless\n0x55[0] ishigh, which willrevert tothesetting\ninReg_0x40 +Reg_0x39[3:0].\n2 1 Enable PPM Check -forLock qualifier\n1 1 Enable FLD Check -forLock qualifier\n0 0 N R Start CTLE Adaptation\n7:6 00 R/W\n5 0 N R\n4 0 R Goes High ifInterrupt from CDR Goes High\n0x30 00\n3 0 Y Enable PRBS digital CLK\n2 0 N R/W Reserved\n1:0 00 Y PRBS Pattern[1:0]\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 39\nProduct Folder Links: DS125DF111\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\nRegister Maps (continued)\nTable 26.Channel Register Definition (continued)\nDEFAULT DEFAULTADDRESSVALUE BITS VALUE EEPROM MODE DESCRIPTION(HEX)(HEX) (BINARY)\n7 0 Reserved\nAdaptation Mode <1:0>\n00:Noadaption\n01:Adapt only CTLE tilloptimal\n6:5 10 Y R/W 10:Adapt CTLE tilloptimal, then DFE, then\nCTLE again\n11:Adapt CTLE tillLOCK, then DFE, then\n0x31 40 CTLE tilloptimal\nCTLE Adaptation Figure ofMerit Type <1:0>\n00:SMuses both HEO andVEO\n4:3 00 Y 01:SMuses only HEO\nR/W10:SMuses only VEO\n11:SMuses both HEO andVEO\n2:0 000 N Reserved\nHEO Interrupt Threshold <3:0>\nCompares HEO value,7:4 0001 Y R/WReg_0x27[7:0] vs.threshold of\nReg_0x32[7:4]*4\n0x32 11\nVEO Interrupt Threshold <3:0>\nCompares VEO value,3:0 0001 Y R/WReg_0x28[7:0] vs.threshold of\nReg_0x32[3:0]*4\nHEO Threshold forCTLE Adaptation Handoff\ntoDFE Adaptation\n7:4 1000 Y R/W Compares HEO value,\nReg_0x27[7:0] vs.threshold of\nReg_0x33[7:4]*2\n0x33 88\nVEO Threshold forCTLE Adaptation Handoff\ntoDFE Adaptation\n3:0 1000 Y R/W Compares HEO value,\nReg_0x27[7:0] vs.threshold of\nReg_0x33[3:0]*2\n7 0 N R PPM Error Ready\n6 0 Low power disable\n0x34 3F 4:5 11 Lock CounterY R/W\nMaximum DFE TapAbsolute Value forTaps3:0 11112–5<3:0>\n7:6 00\nGetPPM Error from PPM count -clears when5 00x35 1F Y R/W done\nMaximum DFE TapAbsolute Value forTap14:0 11111<4:0>\n7 0 Reserved\nY\n6 0 Enable HEO/VEO Interrupt\n5:4 11 Y Reserved\n0x36 31 R/W\n3 0 N Reserved\n2 0 Y Cap DAC range override enable\n1:0 01 Y Cap DAC range[1:0]\n0x37 00 7:0 00\'h N R CTLE Status\n0x38 00 7:0 00\'h N R DFE Status\n40 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\nRegister Maps (continued)\nTable 26.Channel Register Definition (continued)\nDEFAULT DEFAULTADDRESSVALUE BITS VALUE EEPROM MODE DESCRIPTION(HEX)(HEX) (BINARY)\n7 0 N Reserved\n6:5 00 Reserved0x39 00 R/W\nY Start Index forCTLE Adaptation <4:0>4:0 00000(Enable from Register 0x2f, Bit3)\nFixed CTLE Stage 0Boost Setting forDivide7:6 00 R/WRatios 4and8<1:0>\nFixed CTLE Stage 1Boost Setting forDivide5:4 00 R/WRatios 4and8<1:0>\n0x3A 00 Y\nFixed CTLE Stage 2Boost Setting forDivide3:2 00 R/WRatios 4and8<1:0>\nFixed CTLE Stage 3Boost Setting forDivide1:0 00 R/WRatios 4and8<1:0>\n0x3B 00 7:0 00\'h N R PPM Count MSB\n0x3C 00 7:0 00\'h N R PPM Count LSB\n7 0 Y\n0x3D 00 R/W Reserved\n6:0 000000 N\nEnable HEO/VEO lock monitoring once\nSBT/FLD declare lock. Once thelock and\n7 1 Y adaptation processes arecomplete, HEO/VEO\n0x3E 80 R/W monitoring isperformed once pertheinterval\ndetermined byReg_0x69[3:0].\n6:0 0000000 N Reserved\n7 0 Y\n0x3F 00 R/W Reserved\n6:0 0000000 N\n0x40 -0x4F Y R/W CTLE Settings forAdaptation Table 20\n7 0 N Reserved\n6 0 Y Reserved\n5 0 N Reserved0x50 00 R/W\n4 0 Y Slicer Sign Bit\nSlicer adjustment in5mV steps. Maximum3:0 0000 Yadjustment value is50mV or0x50[3:0] =A’h\n0x51 00 7:0 00’h Y R/W Reserved\n0x52 00 7:0 00’h N R CTLE Boost setting readback register.\n0x53 00 7:0 00’h N R/W Reserved\n7 0 Signal Detect observation bit.\n6 0 EQLimiting (CTLE Stage 3[2]) observation bit.\n0x54 00 5:2 0000 N R Reserved\n1 0 CDR Lock Interrupt\n0 0 Signal Detect Interrupt\n7 0 N Reserved\n6:5 00 Y Reserved\nAllows observation ofthealternate HEO/VEO\n0x55 00 4 0 N R/W Figure ofMerit\nInReg_0x27 andReg_0x28\n3:1 0 Y Reserved\n0 0 Y Enables Adaption inthelower divide ratios\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 41\nProduct Folder Links: DS125DF111\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\nRegister Maps (continued)\nTable 26.Channel Register Definition (continued)\nDEFAULT DEFAULTADDRESSVALUE BITS VALUE EEPROM MODE DESCRIPTION(HEX)(HEX) (BINARY)\n7:4 0000 N Reserved\nCDR Lock Interrupt Enable Bit.\n[1]:Enable CDR LOCK Interrupt (Register3 0 Y0x54[1])\n[0]:Default\nSignal Detect Interrupt Enable Bit.\n[1]:Enable Signal Detect Interrupt (Register2 0 Y0x54[0])\n0x56 00 R/W [0]:Default\nCDR Loss ofLock Interrupt Enable Bit.\n[1]:Enable CDR LOSS ofLOCK Interrupt1 0 Y(Register 0x01[4])\n[0]:Default\nSignal Loss Interrupt Enable Bit.\n[1]:Enable Signal Loss Interrupt (Register0 0 Y0x01[0])\n[0]:Default\nGroup 0(Rate/Subrate defined) PPM counter0x60 26 7:0 26’h Y R/W<7:0>LSBs\nOverride standard Group 0tiecells forPPM\n7 1 count andtolerance with Channel Registers\n0x60, 0x61, and0x64 0x61 B1 Y R/W\nGroup 0(Rate/Subrate defined) PPM counter6:0 0110001<14:8>MSBs\nGroup 1(Rate/Subrate defined) PPM counter0x62 70 7:0 70’h Y R/W<7:0>LSBs\nOverride standard Group 1tiecells forPPM\n7 1 count andtolerance with Channel Registers\n0x62, 0x63, and0x64 0x63 BD Y R/W\nGroup 1(Rate/Subrate defined) PPM counter6:0 0111101<14:8>MSBs\n7:4 1111 Group 0PPM Delta\n0x64 FF Y R/W\n3:0 1111 Group 1PPM Delta\n0x65 00 7:0 00\'h N R/W Reserved\n0x66 00 7:0 00\'h N R/W Reserved\n7:6 00 N Reserved\n0x67 00 5 0 Y R/W Reserved\n4:0 00000 N Reserved\n0x68 00 7:0 00\'h N R/W Reserved\n7:4 0000 N Reserved\nHEO/VEO interval while monitoring lock.\nMonitoring willtake place 1outofthe 0x69 0A R/W\n3:0 1010 Y indicated count intervals (default h\'A). Interval\ntime isdetermined 0x2B[5:4], which is6.5ms\nbydefault.\n7:4 0100 Vertical EyeOpening Lock Threshold <3:0>\n0x6A 44 N R/W\n3:0 0100 Horizontal EyeOpening Lock Threshold <3:0>\nAdaptation Figure ofMerit Term A<7:0>\nFoM =Min[(HEO -B)*A, (VEO -C)*(1-A)]0x6B 40 7:0 40’h Y R/WFoM =Min[(HEO -0x6C) *(0x6B)/127, (VEO\n-0x6D) *(128 -0x6B)/127]\n42 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\nRegister Maps (continued)\nTable 26.Channel Register Definition (continued)\nDEFAULT DEFAULTADDRESSVALUE BITS VALUE EEPROM MODE DESCRIPTION(HEX)(HEX) (BINARY)\nAdaptation Figure ofMerit Term B<7:0>\nFoM =Min[(HEO -B)*A, (VEO -C)*(1-A)]0x6C 00 7:0 0x0 Y R/WFoM =Min[(HEO -0x6C) *(0x6B)/127, (VEO\n-0x6D) *(128 -0x6B)/127]\nAdaptation Figure ofMerit Term C<7:0>\nFoM =Min[(HEO -B)*A, (VEO -C)*(1-A)]0x6D 00 7:0 0x0 Y R/WFoM =Min[(HEO -0x6C) *(0x6B)/127, (VEO\n-0x6D) *(128 -0x6B)/127]\nEnable Alternate Figure ofMerit forCTLE7 0 YAdaptation\n0x6E 00 R/W Enable Alternate Figure ofMerit forDFE6 0 YAdaptation\n5:0 000000 N Reserved\n0x6F 00 7:0 00\'h N R/W Reserved\n7:3 00000 Reserved\n0x70 03 N R/W\n2:0 011 CTLE Adaptation Look-Beyond Count <2:0>\n7:6 00 R/W Reserved\n0x71 00 5 0 N R DFE Tap1Polarity (Read Only)\n4:0 00000 R DFE Tap1Weight (Read Only) <4:0>\n7:5 000 R/W Reserved\n0x72 00 4 0 N R DFE Tap2Polarity (Read Only)\n3:0 0000 R DFE Tap2Weight (Read Only) <3:0>\n7:5 000 R/W Reserved\n0x73 00 4 0 N R DFE Tap3Polarity (Read Only)\n3:0 0000 R DFE Tap3Weight (Read Only) <3:0>\n7:5 000 R/W Reserved\n0x74 00 4 0 N R DFE Tap4Polarity (Read Only)\n3:0 0000 R DFE Tap4Weight (Read Only) <3:0>\n7:5 000 R/W Reserved\n0x75 00 4 0 N R DFE Tap5Polarity (Read Only)\n3:0 0000 R DFE Tap5Weight (Read Only) <3:0>\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 43\nProduct Folder Links: DS125DF111\nLine Card\nSwitch Fabric\nASIC\nFPGA\nBack\nPlaneRetimer with\nDFERetimer with\nDFE\nConnectorQSFP\nSFP\nASIC\nFPGA\nQSFP\nSFPRetimer with\nDFE Passive\nCopper\nCableOptical\nRetimer with\nDFE10G10G\nRetimer with\nDFE\nRetimer with\nDFE\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nTheDS125DF111 isa2channel retimer thatsupport many different data rates andapplication spaces.\n8.2 Typical Application\nFigure 9shows atypical implementation fortheDS125DF111 inaback plane application. TheDS125DF111 can\nalso beused forfront port applications. The DS125DF111 supports data rates forCPRI, Infiniband, Ethernet,\nInterlaken andother custom data rates.\nFigure 9.Typical Application\n8.2.1 Design Requirements\nThis section listssome critical areas forhigh speed printed circuit board design consideration andstudy.\n•Utilize 100-Ωdifferential impedance traces.\n•Back-drill connector vias andsignal vias tominimize stub length.\n•Use reference plane vias toensure alowinductance path forthereturn current.\n•Place AC-Coupling capacitors forthetransmitter links near thereceiver forthatchannel.\n•Themaximum body size forAC-coupling capacitors is0402.\n44 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\nTypical Application (continued)\n8.2.2 Detailed Design Procedure\nTobegin thedesign process determine thefollowing:\n•Select areference clock frequency androuting scheme.\n•Plan outchannel connectivity. Besure tonote anydesired polarity inversion routing intheboard schematics.\n•Ensure that each device has aunique SMBus address ifthecontrol bus isshared with other devices or\ncomponents.\n•Use theIBIS-AMI model forsimple channel simulations before PCB layout iscomplete.\nInitialization Sequence: Channel Register Configurations repeated foralldesired channels:\n•CDR reset\n•Adapt Mode Configuration\n•Data rateselection\n•Output driver VOD andDe-Emphasis Optional Interrupt enable\n•Optional Reference clock loop through enable\n•CDR reset release\n8.2.3 Application Curves\n8.2.3.1 SFF-8431 Testing\nTesting forReceiver Jitter Tolerance based onSFF-8431 section D11.\n•Datarate: 10.3125 Gbps\n•PRBS15 Pattern\n•Output Amplitude: 700mV\n•Periodic Jitter: 70mUI at20MHz\n•ISIJitter: 10"4-mil FR4 differential microstrip +Limiting Amplifier\n•Random Jitter noise source: Agilent 346B\nThe SFF-8431 specification combines deterministic, random, andperiodic jitter components. The combination of\nthese jitter components has been measured and calibrated toensure adequate levels ofindividual jitter\ncomponents andtotal jitter.\nFigure 10.SFF-8431 RxInput Jitter Profile Figure 11.SFF-8431 Output Jitter EyeMask\nThe SFF-8431 specification defines atransmit eye mask toensure robust signal reception across thehost -\nmodule interface.\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 45\nProduct Folder Links: DS125DF111\nVIN > 2.9V\nVIN\nVDD\nVDD3.3V\n0.22 uF\n0.22 uFInternal \nvoltage \nregulatorEnable\n2.5VVIN < 2.9V\nVIN\nVDD\nVDDInternal \nvoltage \nregulatorDisable\nPlace 0.22 uF capacitors close to VDD Pins\nTotal capacitance should be /c37 0.5 uF\n1 uF10 uF 2.5V 1 uF10 uF0.22 uF\n0.22 uF\nPlace 0.22 uF capcitors close to VDD Pins2.5V Capacitors can be \neither tantalum or an \nultra-low ESR ceramic.3.3V mode 2.5V mode\nCapacitors can be \neither tantalum or an \nultra-low ESR ceramic.\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\n9Power Supply Recommendations\nThe DS125DF111 has anoptional internal voltage regulator toprovide the2.5-V supply. In3.3-V mode\noperation, theVINpin=3.3Visused asthepower supply input tothedevice. Theinternal regulator provides 2.5\nVtotheVDDpins ofthedevice. A0.22-uF capisneeded ateach ofthe2VDDpins forpower supply de-coupling\n(total capacitance should be≤0.5µF).These local decoupling capacitors should betheonly connection tothe\nDS125DF111 VDDnetastheinternal regulator isnotdesigned tosupply power toadditional devices. In2.5-V\nmode operation, theVINpinshould beconnected todirectly tothe2.5-V supply, avoltage less than 2.9Vwill\ndisable theinternal regulator allowing anexternal supply topower theDS125DF111.\nFigure 12.DS125DF111 Power Supply andRegulator Connections\n46 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nVDD12 3 4 5 6\n22\n21\n20\n1924\n23\n9\n10\n11\n12  GND\nBOTTOM OF PKG87\n181716151413\nVIN55\n5\n7755\n5\n7725\nLoop Filter Channel BLoop Filter \nChannel A\nVIN \nDECOUPLINGVDD \nDECOUPLINGReference \nPlane Relief\nReference \nPlane ReliefReference \nPlane Relief\nCoupling CapsCoupling Caps\nCoupling CapsCoupling Caps\nDS125DF111\nwww.ti.com SNLS450A –JANUARY 2014 –REVISED JUNE 2015\n10Layout\n10.1 Layout Guidelines\nThe high speed inputs andoutputs have been optimized towork with interconnects using acontrolled differential\nimpedance of100Ω.Vias should beused sparingly and must beplaced symmetrically foreach side ofagiven\ndifferential pair. Whenever differential vias areused thelayout must also provide foralowinductance path for\nthereturn currents aswell. Route thedifferential signals away from other signals and noise sources onthe\nprinted circuit board.\nFigure 13highlights good high-speed layout techniques.\n1.Maintain differential pairsymmetry tominimize anysignal conversion tocommon mode.\n2.Isolate Tx-Rxdifferential pairs with aminimum of5xinter-pair tointra-pair spacing ratio.\n3.Decoupling should beplaced asclose aspossible totheDS125DF111\n4.Use differential vias which incorporate reference plane current returns and relief tominimize impedance\ndisruption.\n5.Use aback-drill technique tominimize viastubs.\n6.Keep Loop Filter capacitors asclose aspossible totheDS125DF111.\n10.2 Layout Example\nFigure 13.DS125DF111 Typical Layout\nCopyright ©2014 –2015, Texas Instruments Incorporated Submit Documentation Feedback 47\nProduct Folder Links: DS125DF111\nDS125DF111\nSNLS450A –JANUARY 2014 –REVISED JUNE 2015 www.ti.com\n11Device andDocumentation Support\n11.1 Documentation Support\n11.1.1 Related Documentation\nAbsolute Maximum Ratings forSoldering ,SNOA549\n11.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.3 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n48 Submit Documentation Feedback Copyright ©2014 –2015, Texas Instruments Incorporated\nProduct Folder Links: DS125DF111\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nDS125DF111SQ ACTIVE WQFN RTW 241000RoHS & Green SN Level-3-260C-168 HR -40 to 85 2D111B2\nDS125DF111SQE ACTIVE WQFN RTW 24250RoHS & Green SN Level-3-260C-168 HR -40 to 85 2D111B2\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nDS125DF111SQ WQFN RTW 241000 178.0 12.4 4.34.31.38.012.0 Q1\nDS125DF111SQE WQFN RTW 24250 178.0 12.4 4.34.31.38.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nDS125DF111SQ WQFN RTW 241000 208.0 191.0 35.0\nDS125DF111SQE WQFN RTW 24250 208.0 191.0 35.0\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n24X 0.3\n0.2\n24X 0.50.30.8 MAX\n(0.1) TYP0.050.00\n20X 0.5\n2X\n2.52X 2.5\n2.6 0.1A4.1\n3.9B\n4.1\n3.9WQFN - 0.8 mm max height RTW0024A\nPLASTIC QUAD FLATPACK - NO LEAD\n4222815/A   03/2016PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n16 13\n187 12\n24 19\n(OPTIONAL)PIN 1 ID 0.1 CAB\n0.05 CEXPOSEDTHERMAL PAD\n25\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND24X (0.25)24X (0.6)\n( ) TYP\nVIA0.220X (0.5)(3.8)\n(3.8)(1.05)(2.6)\n(R )\nTYP0.05\n(1.05)WQFN - 0.8 mm max height RTW0024A\nPLASTIC QUAD FLATPACK - NO LEAD\n4222815/A   03/2016SYMM\n1\n6\n7 12131819 24\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:15X25\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).  SOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n24X (0.6)\n24X (0.25)\n20X (0.5)\n(3.8)(3.8)4X ( 1.15)\n(0.675)\nTYP(0.675) TYP\n(R ) TYP0.05WQFN - 0.8 mm max height RTW0024A\nPLASTIC QUAD FLATPACK - NO LEAD\n4222815/A   03/2016\nNOTES: (continued)\n 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 25:\n78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:20XSYMM1\n6\n7 12131819 24\n25\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: DS125DF111SQ

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage (VDD): 2.5V ±5% (3.3V mode operation)
  - VIN: 3.3V ±10% (for 3.3V mode operation)

- **Current Ratings:**
  - Average Supply Current (with DFE enabled): 175 mA
  - Average Supply Current (DFE disabled): 155 mA
  - Maximum Transient Supply Current: 294 mA (during lock acquisition)

- **Power Consumption:**
  - Low Power Consumption: 220 mW/channel

- **Operating Temperature Range:**
  - -40°C to +85°C

- **Package Type:**
  - 24-Pin WQFN (4mm x 4mm)

- **Special Features:**
  - Dual-channel retimer with integrated signal conditioning
  - Continuous-Time Linear Equalizer (CTLE) and Clock and Data Recovery (CDR)
  - Adaptive CTLE with 33 dB max boost at 6.25 GHz
  - On-chip Eye Monitor (EOM) and PRBS generator
  - Supports data rates from 9.8 to 12.5 Gbps
  - SMBus, EEPROM, or pin-based configuration
  - Raw equalized and retimed data loopback
  - Locks to half, quarter, and eighth data rates for legacy support

- **Moisture Sensitive Level (MSL):**
  - Level 3 per JEDEC J-STD-020E

**Description:**
The DS125DF111 is a dual-channel, bidirectional retimer designed for high-speed serial data applications. It features integrated signal conditioning capabilities, including a Continuous-Time Linear Equalizer (CTLE) and Clock and Data Recovery (CDR) functionality. The device is capable of enhancing the reach and robustness of long, lossy, cross-talk impaired high-speed serial links, achieving a Bit Error Rate (BER) of less than 1x10^-15.

**Typical Applications:**
The DS125DF111 is commonly used in various high-speed data transmission applications, including:
- Front port optical interconnects
- 10G/1G Ethernet
- Common Public Radio Interface (CPRI)
- Infiniband and Interlaken protocols
- Backplane applications where signal integrity is critical

This component is particularly suited for environments where high data rates and long transmission distances are required, making it ideal for networking and telecommunications equipment.