// Seed: 4109236215
module module_0 (
    output tri0 id_0
);
  tri1 id_2, id_3, id_4;
  wire id_5;
  assign id_2 = 1;
  id_6 :
  assert property (@(posedge 1) id_3);
  wire id_7;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    input wand id_4,
    input supply0 id_5,
    output tri0 id_6
);
  reg id_8;
  module_0(
      id_6
  );
  always id_8 <= 1'b0;
  assign id_6 = 1;
  wire id_9;
endmodule
