Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Tue Feb  6 11:23:30 2024
| Host         : CallumsLaptop running 64-bit major release  (build 9200)
| Command      : report_methodology -file board_methodology_drc_routed.rpt -pb board_methodology_drc_routed.pb -rpx board_methodology_drc_routed.rpx
| Design       : board
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 46
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 18         |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 18         |
| TIMING-20 | Warning          | Non-clocked latch              | 9          |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin genblk1[0].genblk1[0].cell_module/state_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin genblk1[0].genblk1[0].cell_module/state_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin genblk1[0].genblk1[1].cell_module/state_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin genblk1[0].genblk1[1].cell_module/state_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin genblk1[0].genblk1[2].cell_module/state_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin genblk1[0].genblk1[2].cell_module/state_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin genblk1[1].genblk1[0].cell_module/state_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin genblk1[1].genblk1[0].cell_module/state_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin genblk1[1].genblk1[1].cell_module/state_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin genblk1[1].genblk1[1].cell_module/state_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin genblk1[1].genblk1[2].cell_module/state_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin genblk1[1].genblk1[2].cell_module/state_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin genblk1[2].genblk1[0].cell_module/state_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin genblk1[2].genblk1[0].cell_module/state_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin genblk1[2].genblk1[1].cell_module/state_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin genblk1[2].genblk1[1].cell_module/state_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin genblk1[2].genblk1[2].cell_module/state_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin genblk1[2].genblk1[2].cell_module/state_reg_P/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell genblk1[0].genblk1[0].cell_module/state_reg_LDC_i_1__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].genblk1[0].cell_module/state_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell genblk1[0].genblk1[0].cell_module/state_reg_LDC_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].genblk1[0].cell_module/state_reg_C/CLR
genblk1[0].genblk1[0].cell_module/state_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell genblk1[0].genblk1[1].cell_module/state_reg_LDC_i_1__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].genblk1[1].cell_module/state_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell genblk1[0].genblk1[1].cell_module/state_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].genblk1[1].cell_module/state_reg_C/CLR
genblk1[0].genblk1[1].cell_module/state_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell genblk1[0].genblk1[2].cell_module/state_reg_LDC_i_1__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].genblk1[2].cell_module/state_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell genblk1[0].genblk1[2].cell_module/state_reg_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[0].genblk1[2].cell_module/state_reg_C/CLR
genblk1[0].genblk1[2].cell_module/state_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell genblk1[1].genblk1[0].cell_module/state_reg_LDC_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].genblk1[0].cell_module/state_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell genblk1[1].genblk1[0].cell_module/state_reg_LDC_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].genblk1[0].cell_module/state_reg_C/CLR
genblk1[1].genblk1[0].cell_module/state_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell genblk1[1].genblk1[1].cell_module/state_reg_LDC_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].genblk1[1].cell_module/state_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell genblk1[1].genblk1[1].cell_module/state_reg_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].genblk1[1].cell_module/state_reg_C/CLR
genblk1[1].genblk1[1].cell_module/state_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell genblk1[1].genblk1[2].cell_module/state_reg_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].genblk1[2].cell_module/state_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell genblk1[1].genblk1[2].cell_module/state_reg_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[1].genblk1[2].cell_module/state_reg_C/CLR
genblk1[1].genblk1[2].cell_module/state_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell genblk1[2].genblk1[0].cell_module/state_reg_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].genblk1[0].cell_module/state_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell genblk1[2].genblk1[0].cell_module/state_reg_LDC_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].genblk1[0].cell_module/state_reg_C/CLR
genblk1[2].genblk1[0].cell_module/state_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell genblk1[2].genblk1[1].cell_module/state_reg_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].genblk1[1].cell_module/state_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell genblk1[2].genblk1[1].cell_module/state_reg_LDC_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].genblk1[1].cell_module/state_reg_C/CLR
genblk1[2].genblk1[1].cell_module/state_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell genblk1[2].genblk1[2].cell_module/state_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].genblk1[2].cell_module/state_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell genblk1[2].genblk1[2].cell_module/state_reg_LDC_i_2__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) genblk1[2].genblk1[2].cell_module/state_reg_C/CLR
genblk1[2].genblk1[2].cell_module/state_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch genblk1[0].genblk1[0].cell_module/state_reg_LDC cannot be properly analyzed as its control pin genblk1[0].genblk1[0].cell_module/state_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch genblk1[0].genblk1[1].cell_module/state_reg_LDC cannot be properly analyzed as its control pin genblk1[0].genblk1[1].cell_module/state_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch genblk1[0].genblk1[2].cell_module/state_reg_LDC cannot be properly analyzed as its control pin genblk1[0].genblk1[2].cell_module/state_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch genblk1[1].genblk1[0].cell_module/state_reg_LDC cannot be properly analyzed as its control pin genblk1[1].genblk1[0].cell_module/state_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch genblk1[1].genblk1[1].cell_module/state_reg_LDC cannot be properly analyzed as its control pin genblk1[1].genblk1[1].cell_module/state_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch genblk1[1].genblk1[2].cell_module/state_reg_LDC cannot be properly analyzed as its control pin genblk1[1].genblk1[2].cell_module/state_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch genblk1[2].genblk1[0].cell_module/state_reg_LDC cannot be properly analyzed as its control pin genblk1[2].genblk1[0].cell_module/state_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch genblk1[2].genblk1[1].cell_module/state_reg_LDC cannot be properly analyzed as its control pin genblk1[2].genblk1[1].cell_module/state_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch genblk1[2].genblk1[2].cell_module/state_reg_LDC cannot be properly analyzed as its control pin genblk1[2].genblk1[2].cell_module/state_reg_LDC/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 9 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


