`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer:KORIVI AKHIL    
// 
// Create Date: 01/13/2024 12:56:42 PM
// Design Name: 
// Module Name: Ripple_Carry_Adder_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module RCA_Testbench;
   reg [3:0] a;
   reg [3:0] b;
   reg  cin;
   wire [3:0] sum;
   wire cout;

   
 Ripple_carry_adder uut (.a(a),.b(b),.cin(cin),.sum(sum),.cout(cout));
  initial begin 
     a=4'b0000;b=4'b1111;cin=0;#10;
     a=4'b1000;b=4'b1111;cin=0;#10;
     $finish;
    end 

endmodule
