{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 12 09:48:56 2010 " "Info: Processing started: Fri Mar 12 09:48:56 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off example -c example --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off example -c example --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A2 S1 11.043 ns Longest " "Info: Longest tpd from source pin \"A2\" to destination pin \"S1\" is 11.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns A2 1 PIN PIN_15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 2; PIN Node = 'A2'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A2 } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "F:/Users/noutram/Work/Academic/Undergraduate/01 - Year 1/Common/Labs/8 - VHDL (new)/VHDL_LAB/VHDL EXAMPLES/VHDL_structural/structuralBlocks/top_level.bdf" { { 176 160 328 192 "A2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.435 ns) + CELL(0.521 ns) 6.880 ns cascaded_adder:inst\|thefulladder:U2\|sum~2 2 COMB LCCOMB_X1_Y6_N26 1 " "Info: 2: + IC(5.435 ns) + CELL(0.521 ns) = 6.880 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 1; COMB Node = 'cascaded_adder:inst\|thefulladder:U2\|sum~2'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.956 ns" { A2 cascaded_adder:inst|thefulladder:U2|sum~2 } "NODE_NAME" } } { "thefulladder.vhd" "" { Text "F:/Users/noutram/Work/Academic/Undergraduate/01 - Year 1/Common/Labs/8 - VHDL (new)/VHDL_LAB/VHDL EXAMPLES/VHDL_structural/structuralBlocks/thefulladder.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(3.086 ns) 11.043 ns S1 3 PIN PIN_207 0 " "Info: 3: + IC(1.077 ns) + CELL(3.086 ns) = 11.043 ns; Loc. = PIN_207; Fanout = 0; PIN Node = 'S1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.163 ns" { cascaded_adder:inst|thefulladder:U2|sum~2 S1 } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "F:/Users/noutram/Work/Academic/Undergraduate/01 - Year 1/Common/Labs/8 - VHDL (new)/VHDL_LAB/VHDL EXAMPLES/VHDL_structural/structuralBlocks/top_level.bdf" { { 152 656 832 168 "S1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.531 ns ( 41.03 % ) " "Info: Total cell delay = 4.531 ns ( 41.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.512 ns ( 58.97 % ) " "Info: Total interconnect delay = 6.512 ns ( 58.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "11.043 ns" { A2 cascaded_adder:inst|thefulladder:U2|sum~2 S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "11.043 ns" { A2 {} A2~combout {} cascaded_adder:inst|thefulladder:U2|sum~2 {} S1 {} } { 0.000ns 0.000ns 5.435ns 1.077ns } { 0.000ns 0.924ns 0.521ns 3.086ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 12 09:48:59 2010 " "Info: Processing ended: Fri Mar 12 09:48:59 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
