Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Top_2
Version: Q-2019.12-SP5-5
Date   : Sun May 12 21:43:09 2024
****************************************

Operating Conditions: ff1p16v125c   Library: saed32rvt_ff1p16v125c
Wire Load Model Mode: enclosed

  Startpoint: DFF_B_tri_enable_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DFF_Result_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top_2              8000                  saed32rvt_ff1p16v125c
  FA_1bit_229        ForQA                 saed32rvt_ff1p16v125c
  CSA_32bit_0        8000                  saed32rvt_ff1p16v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DFF_B_tri_enable_reg[3]/CLK (DFFX1_RVT)                 0.00       0.00 r
  DFF_B_tri_enable_reg[3]/QN (DFFX1_RVT)                  0.05       0.05 f
  DFF_B_tri[3]/Y (TNBUFFX1_RVT)                           0.02       0.07 f
  module_A/B[3] (CSA_32bit_0)                             0.00       0.07 f
  module_A/RCA000/B[3] (RCA_4bit_0)                       0.00       0.07 f
  module_A/RCA000/FA11/B (FA_1bit_229)                    0.00       0.07 f
  module_A/RCA000/FA11/U2/Y (XOR2X1_RVT)                  0.94       1.02 f
  module_A/RCA000/FA11/U3/Y (AO22X1_RVT)                  0.06       1.08 f
  module_A/RCA000/FA11/Cout (FA_1bit_229)                 0.00       1.08 f
  module_A/RCA000/Cout (RCA_4bit_0)                       0.00       1.08 f
  module_A/U4/Y (INVX1_RVT)                               0.04       1.12 r
  module_A/U16/Y (AO22X1_RVT)                             0.04       1.16 r
  module_A/U3/Y (INVX1_RVT)                               0.02       1.18 f
  module_A/U46/Y (AO22X1_RVT)                             0.03       1.21 f
  module_A/U5/Y (INVX1_RVT)                               0.02       1.23 r
  module_A/U17/Y (AO22X1_RVT)                             0.03       1.26 r
  module_A/U9/Y (INVX1_RVT)                               0.02       1.28 f
  module_A/U15/Y (AO22X1_RVT)                             0.03       1.31 f
  module_A/U8/Y (INVX1_RVT)                               0.01       1.33 r
  module_A/U22/Y (AO22X1_RVT)                             0.03       1.36 r
  module_A/U7/Y (INVX1_RVT)                               0.02       1.38 f
  module_A/U23/Y (AO22X1_RVT)                             0.03       1.41 f
  module_A/U6/Y (INVX1_RVT)                               0.01       1.42 r
  module_A/U24/Y (AO22X1_RVT)                             0.02       1.44 r
  module_A/S[28] (CSA_32bit_0)                            0.00       1.44 r
  U31/Y (AO222X1_RVT)                                     0.04       1.49 r
  DFF_Result_reg[28]/D (DFFX1_RVT)                        0.00       1.49 r
  data arrival time                                                  1.49

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  DFF_Result_reg[28]/CLK (DFFX1_RVT)                      0.00      10.00 r
  library setup time                                     -0.02       9.98
  data required time                                                 9.98
  --------------------------------------------------------------------------
  data required time                                                 9.98
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        8.49


1
