 
set ::env(PROJECT_NAME) lc_ctrl
set ::env(DESIGN_TOP) lc_ctrl
set ::env(DESIGN_DIR)  RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl.v
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) digital_design
