
---------- Begin Simulation Statistics ----------
final_tick                               2542130021500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 229179                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   229177                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.32                       # Real time elapsed on the host
host_tick_rate                              661585155                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198500                       # Number of instructions simulated
sim_ops                                       4198500                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012120                       # Number of seconds simulated
sim_ticks                                 12120176500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             52.165475                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  366355                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               702294                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2653                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            108614                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            958285                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29749                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          182713                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           152964                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1159706                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70685                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28213                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198500                       # Number of instructions committed
system.cpu.committedOps                       4198500                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.770281                       # CPI: cycles per instruction
system.cpu.discardedOps                        301240                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   616656                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1476160                       # DTB hits
system.cpu.dtb.data_misses                       8137                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   414505                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       871806                       # DTB read hits
system.cpu.dtb.read_misses                       7276                       # DTB read misses
system.cpu.dtb.write_accesses                  202151                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      604354                       # DTB write hits
system.cpu.dtb.write_misses                       861                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18272                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3659700                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1146693                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           684881                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17041141                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.173302                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  977287                       # ITB accesses
system.cpu.itb.fetch_acv                          389                       # ITB acv
system.cpu.itb.fetch_hits                      972120                       # ITB hits
system.cpu.itb.fetch_misses                      5167                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4238     69.43%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6104                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14448                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5153                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11167164000     92.10%     92.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8874000      0.07%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19900500      0.16%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               928658500      7.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12124597000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899147                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944692                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592794                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8183363500     67.49%     67.49% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3941233500     32.51%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24226525                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85435      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542882     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839930     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592962     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198500                       # Class of committed instruction
system.cpu.quiesceCycles                        13828                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7185384                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158086                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317777                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22676455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22676455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22676455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22676455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116289.512821                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116289.512821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116289.512821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116289.512821                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12915480                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12915480                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12915480                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12915480                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66233.230769                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66233.230769                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66233.230769                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66233.230769                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22326958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22326958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116286.239583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116286.239583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12715983                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12715983                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66229.078125                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66229.078125                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.286333                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539639510000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.286333                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205396                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205396                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130642                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34912                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88633                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28969                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28969                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89223                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41313                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11378816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11378816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6720832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18111353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159920                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002764                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052500                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159478     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     442      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159920                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           835236528                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378183250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473140000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5706304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10204032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5706304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5706304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34912                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470810305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         371094266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841904571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470810305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470810305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184351111                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184351111                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184351111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470810305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        371094266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1026255682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000186803750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7459                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7459                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              413470                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113882                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159438                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123321                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159438                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123321                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10470                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2059                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5805                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2042744750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  744840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4835894750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13712.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32462.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105364                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81733                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159438                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123321                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.086459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.935042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.411929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35356     42.55%     42.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24547     29.54%     72.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10178     12.25%     84.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4694      5.65%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2505      3.01%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1482      1.78%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          922      1.11%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          599      0.72%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2808      3.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83091                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.969969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.383243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.517402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1326     17.78%     17.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5660     75.88%     93.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           280      3.75%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            88      1.18%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            39      0.52%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            24      0.32%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.24%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.09%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7459                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.236708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.768846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6625     88.82%     88.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              106      1.42%     90.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              484      6.49%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              179      2.40%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.78%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7459                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9533952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  670080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7758912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10204032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7892544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12120171500                       # Total gap between requests
system.mem_ctrls.avgGap                      42863.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5068416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7758912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418180048.780642747879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 368438198.899166226387                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640164934.891831040382                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89161                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70277                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123321                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2563509000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2272385750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 297526480500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28751.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32334.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2412618.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            320186160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170152620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568179780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314092620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     956379840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5289782400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        199594560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7818367980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.070472                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    466246250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    404560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11249370250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273176400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145177725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           495451740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318743640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     956379840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5237474640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        243643200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7670047185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.832961                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    580873000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    404560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11134743500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12112976500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1693162                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1693162                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1693162                       # number of overall hits
system.cpu.icache.overall_hits::total         1693162                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89224                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89224                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89224                       # number of overall misses
system.cpu.icache.overall_misses::total         89224                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5481997500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5481997500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5481997500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5481997500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1782386                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1782386                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1782386                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1782386                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050059                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050059                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050059                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050059                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61440.839909                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61440.839909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61440.839909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61440.839909                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88633                       # number of writebacks
system.cpu.icache.writebacks::total             88633                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89224                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89224                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89224                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89224                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5392774500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5392774500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5392774500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5392774500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050059                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050059                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050059                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050059                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60440.851116                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60440.851116                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60440.851116                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60440.851116                       # average overall mshr miss latency
system.cpu.icache.replacements                  88633                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1693162                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1693162                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89224                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89224                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5481997500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5481997500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1782386                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1782386                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050059                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050059                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61440.839909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61440.839909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89224                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89224                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5392774500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5392774500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050059                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050059                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60440.851116                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60440.851116                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.832551                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1748297                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88711                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.707781                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.832551                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995767                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995767                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3653995                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3653995                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1333210                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1333210                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1333210                       # number of overall hits
system.cpu.dcache.overall_hits::total         1333210                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105992                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105992                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105992                       # number of overall misses
system.cpu.dcache.overall_misses::total        105992                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6810833500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6810833500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6810833500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6810833500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1439202                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1439202                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1439202                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1439202                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073646                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073646                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073646                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073646                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64257.995886                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64257.995886                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64257.995886                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64257.995886                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34736                       # number of writebacks
system.cpu.dcache.writebacks::total             34736                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36590                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36590                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36590                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36590                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69402                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69402                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69402                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69402                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4434184000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4434184000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4434184000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4434184000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048223                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048223                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048223                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048223                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63891.299963                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63891.299963                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63891.299963                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63891.299963                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69253                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       801917                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          801917                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49561                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49561                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3327921000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3327921000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       851478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       851478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058206                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058206                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67147.979258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67147.979258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9141                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9141                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40420                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40420                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2707791500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2707791500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047470                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047470                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66991.378031                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66991.378031                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531293                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531293                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56431                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56431                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3482912500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3482912500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587724                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587724                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61719.843703                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61719.843703                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28982                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28982                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1726392500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1726392500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049312                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049312                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59567.748948                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59567.748948                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62815500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62815500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079728                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079728                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70420.964126                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70420.964126                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61923500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61923500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079728                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079728                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69420.964126                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69420.964126                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542130021500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.465124                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1395794                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69253                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.154997                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.465124                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2993301                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2993301                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2952113381500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 339351                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                   339351                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1506.43                       # Real time elapsed on the host
host_tick_rate                              270632697                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511210720                       # Number of instructions simulated
sim_ops                                     511210720                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.407691                       # Number of seconds simulated
sim_ticks                                407690527000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.585148                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                23829847                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             36896791                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5848                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2593804                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          38080062                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             135416                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          793145                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           657729                       # Number of indirect misses.
system.cpu.branchPred.lookups                47177611                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  952545                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        78881                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506272984                       # Number of instructions committed
system.cpu.committedOps                     506272984                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.609462                       # CPI: cycles per instruction
system.cpu.discardedOps                       7398954                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                109321765                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    112272608                       # DTB hits
system.cpu.dtb.data_misses                       8491                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 93808669                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     95453872                       # DTB read hits
system.cpu.dtb.read_misses                       6075                       # DTB read misses
system.cpu.dtb.write_accesses                15513096                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16818736                       # DTB write hits
system.cpu.dtb.write_misses                      2416                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           175712986                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          236237332                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         114296847                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         21069042                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       112592722                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.621325                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                97327691                       # ITB accesses
system.cpu.itb.fetch_acv                          415                       # ITB acv
system.cpu.itb.fetch_hits                    96091172                       # ITB hits
system.cpu.itb.fetch_misses                   1236519                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   334      0.89%      0.89% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21499     57.53%     58.45% # number of callpals executed
system.cpu.kern.callpal::rdps                    1525      4.08%     62.53% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.53% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.54% # number of callpals executed
system.cpu.kern.callpal::rti                     2190      5.86%     68.40% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.38%     70.77% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.78% # number of callpals executed
system.cpu.kern.callpal::rdunique               10917     29.21%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37371                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44786                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      366                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8256     34.05%     34.05% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     139      0.57%     34.63% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     417      1.72%     36.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15432     63.65%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24244                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8239     48.37%     48.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      139      0.82%     49.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      417      2.45%     51.63% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8240     48.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17035                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             395817411500     97.09%     97.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               257206000      0.06%     97.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               385933000      0.09%     97.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             11232179500      2.76%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         407692730000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997941                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.533955                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.702648                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2015                      
system.cpu.kern.mode_good::user                  2013                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2520                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2013                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.799603                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.888252                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32865828500      8.06%      8.06% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         374748909500     91.92%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             77992000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      334                       # number of times the context was actually changed
system.cpu.numCycles                        814827349                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       366                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154266      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220618786     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712884      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608386     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62911865     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12746883      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429231      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045803      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               193252      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506272984                       # Class of committed instruction
system.cpu.quiesceCycles                       553705                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       702234627                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          302                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1100271                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2200174                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8447432636                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8447432636                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8447432636                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8447432636                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118045.201101                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118045.201101                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118045.201101                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118045.201101                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           627                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   16                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    39.187500                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4865242077                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4865242077                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4865242077                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4865242077                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67987.340549                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67987.340549                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67987.340549                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67987.340549                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23232378                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23232378                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115583.970149                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115583.970149                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13182378                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13182378                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65583.970149                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65583.970149                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8424200258                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8424200258                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118052.133660                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118052.133660                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4852059699                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4852059699                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67994.110132                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67994.110132                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2072                       # Transaction distribution
system.membus.trans_dist::ReadResp             816079                       # Transaction distribution
system.membus.trans_dist::WriteReq               2872                       # Transaction distribution
system.membus.trans_dist::WriteResp              2872                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311275                       # Transaction distribution
system.membus.trans_dist::WritebackClean       585218                       # Transaction distribution
system.membus.trans_dist::CleanEvict           203414                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               53                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214541                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214541                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         585219                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        228788                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1755655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1755655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1329437                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1339325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3238102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     74907904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     74907904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11778                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43714752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43726530                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               123201474                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1104905                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000272                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016476                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1104605     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     300      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1104905                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9176000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5924744809                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1127628                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2380371500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3096561750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37453952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28360192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65814144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37453952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37453952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19921600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19921600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          585218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          443128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1028346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311275                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311275                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          91868585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          69563039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             161431624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     91868585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91868585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       48864515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             48864515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       48864515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         91868585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         69563039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            210296140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    893812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    539314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    438326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001652859250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54402                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54402                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2829060                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             841984                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1028346                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     896445                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1028346                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   896445                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50706                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2633                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            108563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            109644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            56053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             51684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            105314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            108286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            50077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39266                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12122673250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4888200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30453423250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12399.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31149.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       306                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   719423                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  686090                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1028346                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               896445                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  933413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  50046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    948                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       465939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.057100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.476547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.993073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       170896     36.68%     36.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       146976     31.54%     68.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        50541     10.85%     79.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24901      5.34%     84.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14846      3.19%     87.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8845      1.90%     89.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7105      1.52%     91.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4637      1.00%     92.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37192      7.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       465939                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.970810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.200021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.741957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50418     92.68%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3371      6.20%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           439      0.81%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           60      0.11%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           64      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           14      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            7      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54402                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.429929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.405262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.941511                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43398     79.77%     79.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1315      2.42%     82.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8187     15.05%     97.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              821      1.51%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              417      0.77%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              160      0.29%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               54      0.10%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54402                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62568960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3245184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                57204544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65814144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57372480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       153.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       140.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    161.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    140.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  407690527000                       # Total gap between requests
system.mem_ctrls.avgGap                     211810.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34516096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28052864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     57204544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 84662492.047552525997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 68809212.238576248288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 140313645.305768907070                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       585218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       443128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       896445                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16673899250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13779524000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9720086460000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28491.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31096.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10842925.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1714806660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            911422380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3507696360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2281667220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32182550400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     107074334700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      66385450560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       214057928280                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.050042                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 171451431750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13613600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 222625882250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1612076340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            856816125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3472703220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2384078400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32182550400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     112444749300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      61862847360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       214815821145                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        526.909033                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 159661539750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13613600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 234415774250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2273                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2273                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74232                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74232                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1602                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9888                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  153010                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11778                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580426                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1737000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7016000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372643636                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5667000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1465000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 732                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283229.903227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          366    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    409690560000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     98665925                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         98665925                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     98665925                       # number of overall hits
system.cpu.icache.overall_hits::total        98665925                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       585220                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         585220                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       585220                       # number of overall misses
system.cpu.icache.overall_misses::total        585220                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  36152587000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  36152587000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  36152587000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  36152587000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     99251145                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     99251145                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     99251145                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     99251145                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005896                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005896                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005896                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005896                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61776.061994                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61776.061994                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61776.061994                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61776.061994                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       585218                       # number of writebacks
system.cpu.icache.writebacks::total            585218                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       585220                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       585220                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       585220                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       585220                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35567368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35567368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35567368000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35567368000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005896                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005896                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005896                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005896                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60776.063703                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60776.063703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60776.063703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60776.063703                       # average overall mshr miss latency
system.cpu.icache.replacements                 585218                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     98665925                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        98665925                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       585220                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        585220                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  36152587000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  36152587000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     99251145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     99251145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005896                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005896                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61776.061994                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61776.061994                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       585220                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       585220                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35567368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35567368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005896                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005896                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60776.063703                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60776.063703                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999972                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            99297988                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            585218                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            169.676920                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999972                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         199087509                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        199087509                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    111050814                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        111050814                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    111050814                       # number of overall hits
system.cpu.dcache.overall_hits::total       111050814                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       643179                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         643179                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       643179                       # number of overall misses
system.cpu.dcache.overall_misses::total        643179                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39449171500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39449171500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39449171500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39449171500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    111693993                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    111693993                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    111693993                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    111693993                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005758                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005758                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005758                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005758                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61334.669664                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61334.669664                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61334.669664                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61334.669664                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239915                       # number of writebacks
system.cpu.dcache.writebacks::total            239915                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       201906                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       201906                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       201906                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       201906                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       441273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       441273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       441273                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       441273                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4944                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4944                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27633167000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27633167000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27633167000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27633167000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373938000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373938000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003951                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003951                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003951                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003951                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62621.476954                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62621.476954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62621.476954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62621.476954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75634.708738                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75634.708738                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 443128                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     94710330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        94710330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       252454                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        252454                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16437582000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16437582000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     94962784                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     94962784                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65111.196495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65111.196495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25757                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25757                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       226697                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       226697                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14740419500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14740419500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373938000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373938000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002387                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002387                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65022.560951                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65022.560951                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180472.007722                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180472.007722                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16340484                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16340484                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       390725                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       390725                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23011589500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23011589500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16731209                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16731209                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023353                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023353                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58894.592104                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58894.592104                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       176149                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       176149                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214576                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214576                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2872                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2872                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12892747500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12892747500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012825                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012825                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60084.760178                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60084.760178                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49673                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49673                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1913                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1913                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    146891000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    146891000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037084                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037084                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76785.676947                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76785.676947                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1908                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1908                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    144607500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    144607500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.036987                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.036987                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75790.094340                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75790.094340                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 409983360000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           105908866                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            443128                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            239.002875                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          694                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         224036516                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        224036516                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2964144432500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               16347651                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                 16347592                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    31.86                       # Real time elapsed on the host
host_tick_rate                              377627973                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520826309                       # Number of instructions simulated
sim_ops                                     520826309                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012031                       # Number of seconds simulated
sim_ticks                                 12031051000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.893372                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  837552                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               998353                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                567                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28316                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1042392                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              16951                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          107683                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            90732                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1117145                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27892                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7652                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9615589                       # Number of instructions committed
system.cpu.committedOps                       9615589                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.502405                       # CPI: cycles per instruction
system.cpu.discardedOps                         89124                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1628486                       # DTB accesses
system.cpu.dtb.data_acv                            33                       # DTB access violations
system.cpu.dtb.data_hits                      1974489                       # DTB hits
system.cpu.dtb.data_misses                       1921                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   842257                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                      1022181                       # DTB read hits
system.cpu.dtb.read_misses                       1354                       # DTB read misses
system.cpu.dtb.write_accesses                  786229                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      952308                       # DTB write hits
system.cpu.dtb.write_misses                       567                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             3001042                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4917144                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1091385                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           978272                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8285621                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.399616                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2464175                       # ITB accesses
system.cpu.itb.fetch_acv                          228                       # ITB acv
system.cpu.itb.fetch_hits                     2462997                       # ITB hits
system.cpu.itb.fetch_misses                      1178                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.23%      3.23% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.16%      3.40% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3207     87.86%     91.26% # number of callpals executed
system.cpu.kern.callpal::rdps                      32      0.88%     92.14% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.16% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.19% # number of callpals executed
system.cpu.kern.callpal::rti                      225      6.16%     98.36% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.10%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3650                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5621                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1605     46.51%     46.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.38%     47.06% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1827     52.94%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3451                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1603     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.40%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1603     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3225                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11449576500     95.18%     95.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9165000      0.08%     95.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                16502500      0.14%     95.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               553763000      4.60%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12029007000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998754                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.877395                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.934512                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 213                      
system.cpu.kern.mode_good::user                   213                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               343                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 213                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.620991                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.766187                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2672679500     22.22%     22.22% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9356327500     77.78%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         24062102                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33266      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4585437     47.69%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9398      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.98% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265695      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941623      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                34042      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9615589                       # Class of committed instruction
system.cpu.tickCycles                        15776481                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           83                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87849                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        175696                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32739                       # Transaction distribution
system.membus.trans_dist::WriteReq                 92                       # Transaction distribution
system.membus.trans_dist::WriteResp                92                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57045                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21663                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9134                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55277                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55277                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21673                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10903                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        65001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        65001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       199054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 264055                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2772992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2772992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7886336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7886768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10659760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                7                       # Total snoops (count)
system.membus.snoopTraffic                        448                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             88111                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000931                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030492                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   88029     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      82      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               88111                       # Request fanout histogram
system.membus.reqLayer0.occupancy              376500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           517909500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350652250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          114968250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1386560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4235456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5622016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1386560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1386560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3650880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3650880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57045                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57045                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         115248452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         352043724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             467292176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    115248452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        115248452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      303454785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            303454785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      303454785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        115248452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        352043724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            770746961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     78304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     19305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     66077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000481942750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4573                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4573                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              248636                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73855                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87845                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78661                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87845                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78661                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2463                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   357                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4575                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    833063250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  426910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2433975750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9756.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28506.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70754                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63267                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87845                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78661                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    353.088421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   206.940816                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.712917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9633     32.47%     32.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7173     24.18%     56.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3284     11.07%     67.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1542      5.20%     72.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          883      2.98%     75.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1221      4.12%     80.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          454      1.53%     81.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          424      1.43%     82.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5051     17.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29665                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4573                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.671332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.034972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.787407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              11      0.24%      0.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            396      8.66%      8.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3908     85.46%     94.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           156      3.41%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            34      0.74%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            21      0.46%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            17      0.37%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             6      0.13%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             7      0.15%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.04%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             3      0.07%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      0.09%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4573                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.123333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.092660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.022327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2035     44.50%     44.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.66%     45.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2433     53.20%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               59      1.29%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4573                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5464448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  157632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5011520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5622080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5034304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       454.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       416.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    467.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    418.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12031054000                       # Total gap between requests
system.mem_ctrls.avgGap                      72255.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1235520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4228928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5011520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 102694270.018471375108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 351501128.205673813820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 416548811.903465509415                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66179                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78661                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    636457500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1797518250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290252099000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29375.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27161.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3689911.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            117595800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             62499855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           323556240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          209682180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     949618800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4580335320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        762798720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7006086915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.333739                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1923482250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    401700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9705868750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             94219440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             50078820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           286071240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          199069920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     949618800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4565748450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        775082400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6919889070                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.169124                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1956554500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    401700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9672796500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  92                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 92                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              422000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              290500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12031051000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2756394                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2756394                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2756394                       # number of overall hits
system.cpu.icache.overall_hits::total         2756394                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21672                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21672                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21672                       # number of overall misses
system.cpu.icache.overall_misses::total         21672                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1347385500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1347385500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1347385500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1347385500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2778066                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2778066                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2778066                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2778066                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007801                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007801                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007801                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007801                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62171.719269                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62171.719269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62171.719269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62171.719269                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21663                       # number of writebacks
system.cpu.icache.writebacks::total             21663                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21672                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21672                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21672                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21672                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1325713500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1325713500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1325713500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1325713500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007801                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007801                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007801                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007801                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61171.719269                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61171.719269                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61171.719269                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61171.719269                       # average overall mshr miss latency
system.cpu.icache.replacements                  21663                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2756394                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2756394                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21672                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21672                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1347385500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1347385500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2778066                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2778066                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007801                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007801                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62171.719269                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62171.719269                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21672                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21672                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1325713500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1325713500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007801                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007801                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61171.719269                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61171.719269                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.991590                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2784813                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             22184                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            125.532501                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.991590                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5577804                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5577804                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1836672                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1836672                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1836672                       # number of overall hits
system.cpu.dcache.overall_hits::total         1836672                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122619                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122619                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122619                       # number of overall misses
system.cpu.dcache.overall_misses::total        122619                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7071771500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7071771500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7071771500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7071771500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1959291                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1959291                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1959291                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1959291                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062583                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062583                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062583                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062583                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57672.722009                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57672.722009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57672.722009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57672.722009                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57045                       # number of writebacks
system.cpu.dcache.writebacks::total             57045                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56761                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56761                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65858                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65858                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65858                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65858                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3875140500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3875140500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3875140500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3875140500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35836500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35836500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033613                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033613                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033613                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033613                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58840.846974                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58840.846974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58840.846974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58840.846974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 139441.634241                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 139441.634241                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66179                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1000343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1000343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12768                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12768                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    852179000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    852179000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1013111                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1013111                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66743.342732                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66743.342732                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2188                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2188                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10580                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10580                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    706532500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    706532500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35836500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35836500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66780.009452                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66780.009452                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217190.909091                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217190.909091                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836329                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836329                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6219592500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6219592500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       946180                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       946180                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116099                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116099                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56618.442254                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56618.442254                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54573                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54573                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55278                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55278                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3168608000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3168608000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57321.321321                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57321.321321                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4504                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4504                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          323                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          323                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     21669500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     21669500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.066915                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.066915                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 67088.235294                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 67088.235294                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          323                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          323                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     21346500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     21346500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.066915                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.066915                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 66088.235294                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66088.235294                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4776                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4776                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4776                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4776                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12031051000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7629773                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67203                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            113.533220                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          827                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4003967                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4003967                       # Number of data accesses

---------- End Simulation Statistics   ----------
