# Week 4: Complete Physical Design
 
The focus of this week is

---

## ğŸ“‘ Objectives
- Day 1: Inception of open-source EDA, OpenLANE and Sky130 PDK
- Day 2: Good Floorplan vs Bad Floorplan and Introduction to Library Cells
- Day 3: Design Library Cell using Magic Layout and Ngspice Characterization
- Day 4: Pre-Layout Timing Analysis and Importance of Good Clock Tree
- Day 5: Final steps for RTL2GDS using TritonRoute and OpenSTA

---

## ğŸ“‹ Prerequisites
- Basic understanding of Verilog codes.
- Basic understanding of Linux commands.

---

## ğŸ“ˆ Proceedings
- Proceed to [Day 1]()
- Proceed to [Day 2]()
- Proceed to [Day 3]()
- Proceed to [Day 4]()
- Proceed to [Day 5]()

---

## âš ï¸ Challenges

---

## ğŸ Final Remarks
