<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SEDI BSP of Intel HAL: bsp_sedi/drivers/dma/sedi_dma_ann_1p0.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SEDI BSP of Intel HAL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a153c738e8defe49aafeb928d751aa66.html">bsp_sedi</a></li><li class="navelem"><a class="el" href="dir_4676c7652aa616a9e170b61b4488d437.html">drivers</a></li><li class="navelem"><a class="el" href="dir_3dc0b3a14130bf206e60243500db14e1.html">dma</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sedi_dma_ann_1p0.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2023 Intel Corporation</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160; </div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#ifndef _DMA_ANN_1P0_H_</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#define _DMA_ANN_1P0_H_</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160; </div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;sedi_driver_common.h&quot;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;sedi_driver_dma.h&quot;</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/* driver version */</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define SEDI_DMA_DRIVER_VERSION SEDI_DRIVER_VERSION_MAJOR_MINOR(0, 1)</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define DMA_MAX_BLOCK_SIZE 4096</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define DMA_MISC_REG_OFFSET 0x1000</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="structdma__chan__reg__t.html">   20</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="structdma__chan__reg__t.html#a64aff380e72099c677477cc4c18b3008">   21</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chan__reg__t.html#a64aff380e72099c677477cc4c18b3008">sar_low</a>;                       </div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="structdma__chan__reg__t.html#ab34d4ed5e88768ae3d932b51810e1604">   22</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chan__reg__t.html#ab34d4ed5e88768ae3d932b51810e1604">sar_high</a>;                      </div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="structdma__chan__reg__t.html#a053717ac8852d26225903af3774b3e5f">   23</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chan__reg__t.html#a053717ac8852d26225903af3774b3e5f">dar_low</a>;                       </div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="structdma__chan__reg__t.html#a9258413f56dba3bae9ad31de5167bae9">   24</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chan__reg__t.html#a9258413f56dba3bae9ad31de5167bae9">dar_high</a>;                      </div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="structdma__chan__reg__t.html#a78be945a5160b624198f0875ededffdc">   25</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chan__reg__t.html#a78be945a5160b624198f0875ededffdc">llp_low</a>;                       </div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="structdma__chan__reg__t.html#a6b25b10854518c486da673534de847d4">   26</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chan__reg__t.html#a6b25b10854518c486da673534de847d4">llp_high</a>;                      </div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="structdma__chan__reg__t.html#ada6d7fc431bb7b8181a6b6fe075b361d">   27</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chan__reg__t.html#ada6d7fc431bb7b8181a6b6fe075b361d">ctrl_low</a>;                      </div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="structdma__chan__reg__t.html#a5eef4ba34457e779df5e578f81e4cf30">   28</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chan__reg__t.html#a5eef4ba34457e779df5e578f81e4cf30">ctrl_high</a>;                     </div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="structdma__chan__reg__t.html#a68265350287471d79792d32be6d11438">   29</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chan__reg__t.html#a68265350287471d79792d32be6d11438">src_stat_low</a>;                  </div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structdma__chan__reg__t.html#a6686b0091357ffa79fca78ce2491711b">   30</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chan__reg__t.html#a6686b0091357ffa79fca78ce2491711b">src_stat_high</a>;                 </div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structdma__chan__reg__t.html#ae41ff6369dc49d0c292b741ed4fb50da">   31</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chan__reg__t.html#ae41ff6369dc49d0c292b741ed4fb50da">dst_stat_low</a>;                  </div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structdma__chan__reg__t.html#a9104935732e76007c039a2ff50fd1ad7">   32</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chan__reg__t.html#a9104935732e76007c039a2ff50fd1ad7">dst_stat_high</a>;                 </div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structdma__chan__reg__t.html#a9f49a95aaa269c5f895dd5c057a5f38e">   33</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chan__reg__t.html#a9f49a95aaa269c5f895dd5c057a5f38e">src_stat_addr_low</a>;             </div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structdma__chan__reg__t.html#ac850870a3498faa25d027c36f19c46e5">   34</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chan__reg__t.html#ac850870a3498faa25d027c36f19c46e5">src_stat_addr_high</a>;            </div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structdma__chan__reg__t.html#ab9cb43109f1597154c1423711dcf9dc1">   35</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chan__reg__t.html#ab9cb43109f1597154c1423711dcf9dc1">dst_stat_addr_low</a>;             </div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structdma__chan__reg__t.html#af766e55eaba501c51ef5d56d31226420">   36</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chan__reg__t.html#af766e55eaba501c51ef5d56d31226420">dst_stat_addr_high</a>;            </div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="structdma__chan__reg__t.html#ad6011266975ac8299dc1c70a5734e7d2">   37</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chan__reg__t.html#ad6011266975ac8299dc1c70a5734e7d2">cfg_low</a>;                       </div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structdma__chan__reg__t.html#ababc88f01c838975d50257df9d75ca3f">   38</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chan__reg__t.html#ababc88f01c838975d50257df9d75ca3f">cfg_high</a>;                      </div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structdma__chan__reg__t.html#ad365e5862a4ab3467b83205b2cd73450">   39</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#ga71cbf515582e2b46e08bc3af31059fd1">__IO_R</a> uint32_t reserved0[(0x58 - 0x48) &gt;&gt; 2];  </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;} <a class="code" href="structdma__chan__reg__t.html">dma_chan_reg_t</a>;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html">   43</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#ad397aad48ebaa3138d17db6fa91a57cf">   44</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#ad397aad48ebaa3138d17db6fa91a57cf">raw_tfr_low</a>;           </div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a2cfab35f58d99ec5d6b972aab02817a9">   45</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a2cfab35f58d99ec5d6b972aab02817a9">raw_tfr_high</a>;          </div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a65997e960cbbaaf87fd618e36101b458">   46</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a65997e960cbbaaf87fd618e36101b458">raw_block_low</a>;         </div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a419446afc59d9ed4e169f0e8075e17a5">   47</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a419446afc59d9ed4e169f0e8075e17a5">raw_block_high</a>;        </div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a932ee144adab83755dfc4939b647ee2b">   48</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a932ee144adab83755dfc4939b647ee2b">raw_src_trans_low</a>;     </div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#af738e0024942c2adc436a6f88ff86efb">   49</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#af738e0024942c2adc436a6f88ff86efb">raw_src_trans_high</a>;    </div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#aa0cd3972f0cceee4b44423589f2b5050">   50</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#aa0cd3972f0cceee4b44423589f2b5050">raw_dst_trans_low</a>;     </div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a582f3933a3e90cfc31aac6ba50c319e2">   51</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a582f3933a3e90cfc31aac6ba50c319e2">raw_dst_trans_high</a>;    </div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#ace27a40584dccc8340a829cd1006826e">   52</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#ace27a40584dccc8340a829cd1006826e">raw_err_low</a>;           </div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#ae38c5e830d9e7ac8e55f86f00d80e8e1">   53</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#ae38c5e830d9e7ac8e55f86f00d80e8e1">raw_err_high</a>;          </div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a7347f141adf96342c2284527b845fd36">   54</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a7347f141adf96342c2284527b845fd36">status_tfr_low</a>;        </div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a9c3c0a30cb3c59b80788098402427f80">   55</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a9c3c0a30cb3c59b80788098402427f80">status_tfr_high</a>;       </div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#aaa6313f6a067fed4d49172f3af04551a">   56</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#aaa6313f6a067fed4d49172f3af04551a">status_block_low</a>;      </div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#ad6d5b64f771deb1cf41ccfd8a0856693">   57</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#ad6d5b64f771deb1cf41ccfd8a0856693">status_block_high</a>;     </div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a2b3a1e179aa8cb1942ecf0bffc97190d">   58</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a2b3a1e179aa8cb1942ecf0bffc97190d">status_src_trans_low</a>;  </div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a44ce49f392bb807b69e63a0abe38a63e">   59</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a44ce49f392bb807b69e63a0abe38a63e">status_src_trans_high</a>; </div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a9a21d0c7af8eac86b37b4121bb3cf09e">   60</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a9a21d0c7af8eac86b37b4121bb3cf09e">status_dst_trans_low</a>;  </div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#ad80e9f95b03c6777f1eb459748be1383">   61</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#ad80e9f95b03c6777f1eb459748be1383">status_dst_trans_high</a>; </div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#ac5570198e4d2e4a37b81304f225b4f4e">   62</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#ac5570198e4d2e4a37b81304f225b4f4e">status_err_low</a>;        </div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a03435cdb075b9d7aa1bbf2bfb614ef10">   63</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a03435cdb075b9d7aa1bbf2bfb614ef10">status_err_high</a>;       </div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#aec052bcec3a1b1bf4317929b9164a5bd">   64</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#aec052bcec3a1b1bf4317929b9164a5bd">mask_tfr_low</a>;          </div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a5c41012b97963514eb79e50609796069">   65</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a5c41012b97963514eb79e50609796069">mask_tfr_high</a>;         </div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a168e05a1686c620e806f6cbfe04a0247">   66</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a168e05a1686c620e806f6cbfe04a0247">mask_block_low</a>;        </div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a265a494904c886b35426ae1ad8491434">   67</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a265a494904c886b35426ae1ad8491434">mask_block_high</a>;       </div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a1ce7eeef6d283efb052e4809f6296fa5">   68</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a1ce7eeef6d283efb052e4809f6296fa5">mask_src_trans_low</a>;    </div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a49bb88d417e59386a9281c11e5633f74">   69</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a49bb88d417e59386a9281c11e5633f74">mask_src_trans_high</a>;   </div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a217d0495abd0a38afab778b4bf516534">   70</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a217d0495abd0a38afab778b4bf516534">mask_dst_trans_low</a>;    </div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a0d7a26c03b350e677c13736b98978a23">   71</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a0d7a26c03b350e677c13736b98978a23">mask_dst_trans_high</a>;   </div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#aa66e87520cbe654ed539d8a98a7bdcab">   72</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#aa66e87520cbe654ed539d8a98a7bdcab">mask_err_low</a>;          </div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a994ff41608d1aed61bb891cdabb693e4">   73</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a994ff41608d1aed61bb891cdabb693e4">mask_err_high</a>;         </div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a67323349a9b5a6a797168a86f54b0f50">   74</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a67323349a9b5a6a797168a86f54b0f50">clear_tfr_low</a>;         </div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#af8477a940d3b42ab66f4295d53f5ba78">   75</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#af8477a940d3b42ab66f4295d53f5ba78">clear_tfr_high</a>;        </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a4b3b20164fe62c27039e0d50dd5e773a">   76</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a4b3b20164fe62c27039e0d50dd5e773a">clear_block_low</a>;       </div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#ae6edbee6b6d248d8b3aeb4aa811e5eaf">   77</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#ae6edbee6b6d248d8b3aeb4aa811e5eaf">clear_block_high</a>;      </div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a39e8bf0567c793050df2d3e0b137bd00">   78</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a39e8bf0567c793050df2d3e0b137bd00">clear_src_trans_low</a>;   </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a792be87fca5090764ff8cddac4f90341">   79</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a792be87fca5090764ff8cddac4f90341">clear_src_trans_high</a>;  </div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#aae743c849ff989fe050433a3d413c4a2">   80</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#aae743c849ff989fe050433a3d413c4a2">clear_dst_trans_low</a>;   </div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a28ef3339aba2cd66afebf586b9e626f0">   81</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a28ef3339aba2cd66afebf586b9e626f0">clear_dst_trans_high</a>;  </div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a4f06c029faced19387eeab288eec9359">   82</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a4f06c029faced19387eeab288eec9359">clear_err_low</a>;         </div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a56886846e0272298f3b4c19d09a1c6d6">   83</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a56886846e0272298f3b4c19d09a1c6d6">clear_err_high</a>;        </div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#a11f2c36717cde729f0ec9000f18c8ee1">   84</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#a11f2c36717cde729f0ec9000f18c8ee1">status_int_low</a>;        </div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structdma__int__reg__t.html#ad688f1f01b164dd3bebc057b0fe7afd5">   85</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__int__reg__t.html#ad688f1f01b164dd3bebc057b0fe7afd5">status_int_high</a>;       </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;} <a class="code" href="structdma__int__reg__t.html">dma_int_reg_t</a>;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structdma__chann__misc__reg__t.html">   89</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structdma__chann__misc__reg__t.html#ad96578c8e617cc7bc5f4c12f9d1d936a">   90</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chann__misc__reg__t.html#ad96578c8e617cc7bc5f4c12f9d1d936a">cfg_low</a>;                       </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structdma__chann__misc__reg__t.html#adeb5040abb3e4f68b3bd572f7dba2b97">   91</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chann__misc__reg__t.html#adeb5040abb3e4f68b3bd572f7dba2b97">cfg_high</a>;                      </div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structdma__chann__misc__reg__t.html#ab1f33b785270d171e4e94bab8b60fea4">   92</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chann__misc__reg__t.html#ab1f33b785270d171e4e94bab8b60fea4">chan_en_low</a>;                   </div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structdma__chann__misc__reg__t.html#a58b6446aeffbdd5f35690c8cffc26bef">   93</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chann__misc__reg__t.html#a58b6446aeffbdd5f35690c8cffc26bef">chan_en_high</a>;                  </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="group__sedi__driver__common.html#ga71cbf515582e2b46e08bc3af31059fd1">__IO_R</a> uint32_t</div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structdma__chann__misc__reg__t.html#aa46706814b6d973ce1e8df6d0e5056f0">   95</a></span>&#160;        reserved0[(0x3b8 - 0x3a8) &gt;&gt; 2];        </div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structdma__chann__misc__reg__t.html#a25cd6255c479afb7d7fca8c7d09db2b4">   96</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chann__misc__reg__t.html#a25cd6255c479afb7d7fca8c7d09db2b4">class_pri0_low</a>;                </div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structdma__chann__misc__reg__t.html#acf9b519263a2fe56d8b3b72a20315377">   97</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chann__misc__reg__t.html#acf9b519263a2fe56d8b3b72a20315377">class_pri0_high</a>;               </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structdma__chann__misc__reg__t.html#a5a6c79c7541c15e1097bfc17538d5bd2">   98</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chann__misc__reg__t.html#a5a6c79c7541c15e1097bfc17538d5bd2">class_pri1_low</a>;                </div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structdma__chann__misc__reg__t.html#a300b3c3190545a808e2150db27746149">   99</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chann__misc__reg__t.html#a300b3c3190545a808e2150db27746149">class_pri1_hign</a>;               </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <a class="code" href="group__sedi__driver__common.html#ga71cbf515582e2b46e08bc3af31059fd1">__IO_R</a> uint32_t</div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structdma__chann__misc__reg__t.html#aa88e5253bc4d04d411e304b41c40f00e">  101</a></span>&#160;        reserved1[(0x400 - 0x3c8) &gt;&gt; 2];        </div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structdma__chann__misc__reg__t.html#a2b96d898fabf4ef8118e96b49e742100">  102</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chann__misc__reg__t.html#a2b96d898fabf4ef8118e96b49e742100">fifo_pri0_low</a>;                 </div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structdma__chann__misc__reg__t.html#ac1fe0d561c29d6a172166cd5b681edb5">  103</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chann__misc__reg__t.html#ac1fe0d561c29d6a172166cd5b681edb5">fifo_pri0_high</a>;                </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structdma__chann__misc__reg__t.html#a16136c24e57c671bbfbb9fd00e0c505f">  104</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chann__misc__reg__t.html#a16136c24e57c671bbfbb9fd00e0c505f">fifo_pri1_low</a>;                 </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structdma__chann__misc__reg__t.html#a6ea681bde159f8d2022a03a1b0af3966">  105</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chann__misc__reg__t.html#a6ea681bde159f8d2022a03a1b0af3966">fifo_pri1_hign</a>;                </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structdma__chann__misc__reg__t.html#ac68a1de5f25b07bf1b00e24ac2e4efab">  106</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chann__misc__reg__t.html#ac68a1de5f25b07bf1b00e24ac2e4efab">sar_err_low</a>;                   </div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structdma__chann__misc__reg__t.html#a0c1c8c79d413954b88eaa6b47ee5237e">  107</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chann__misc__reg__t.html#a0c1c8c79d413954b88eaa6b47ee5237e">sar_err_high</a>;                  </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structdma__chann__misc__reg__t.html#ab19b3c11072df7f81672b1dbb1752ad6">  108</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chann__misc__reg__t.html#ab19b3c11072df7f81672b1dbb1752ad6">global_cfg_low</a>;                </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structdma__chann__misc__reg__t.html#a106a1eee01a42d605fda23af952567de">  109</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__chann__misc__reg__t.html#a106a1eee01a42d605fda23af952567de">global_cfg_high</a>;               </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;} <a class="code" href="structdma__chann__misc__reg__t.html">dma_chann_misc_reg_t</a>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/* dma misc register*/</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structdma__misc__regs__t.html">  113</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structdma__misc__regs__t.html#ad159e2091b3452189e9d5dde47ce186f">  114</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t dma_ctl_ch[DMA_CHANNEL_NUM]; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <a class="code" href="group__sedi__driver__common.html#ga71cbf515582e2b46e08bc3af31059fd1">__IO_R</a> uint32_t reserved0[(0x100 - 0x20) &gt;&gt; 2];</div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structdma__misc__regs__t.html#a7fc1c32270b2af3594fa4e6e7c509c8e">  116</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t iosf_addr_fillin_dma_ch[DMA_CHANNEL_NUM];</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="group__sedi__driver__common.html#ga71cbf515582e2b46e08bc3af31059fd1">__IO_R</a> uint32_t reserved1[(0x200 - 0x120) &gt;&gt; 2];</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t iosf_dest_addr_fillin_dma_ch[DMA_CHANNEL_NUM];</div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structdma__misc__regs__t.html#aa3b8d12a98651a6a8776bfd969e153eb">  121</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#ga71cbf515582e2b46e08bc3af31059fd1">__IO_R</a> uint32_t reserved2[(0x300 - 0x220) &gt;&gt; 2];</div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="structdma__misc__regs__t.html#a604eac0ef47898fde193fc73c0836a96">  122</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t dma_xbar_sel[DMA_CHANNEL_NUM]; </div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structdma__misc__regs__t.html#ad40d52e8cf51bc0278d9565d675e533f">  123</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#ga71cbf515582e2b46e08bc3af31059fd1">__IO_R</a> uint32_t reserved3[(0x400 - 0x320) &gt;&gt; 2];</div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structdma__misc__regs__t.html#ab20849b0b2fb72a8e45d28ff511c3b47">  125</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__misc__regs__t.html#ab20849b0b2fb72a8e45d28ff511c3b47">dma_regaccess_chid</a>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t dma_ecc_err_sresp;</div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="structdma__misc__regs__t.html#af3e0e7ba0f18923f863e14b039ec312e">  128</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> uint32_t <a class="code" href="structdma__misc__regs__t.html#af3e0e7ba0f18923f863e14b039ec312e">d0i3c</a>;                         </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;} <a class="code" href="structdma__misc__regs__t.html">dma_misc_regs_t</a>;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/*dma registers address map structure */</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="structdma__ann__1p0__regs__t.html">  132</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="structdma__ann__1p0__regs__t.html#ae223514bd764d1c9f822b334644dba68">  134</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> <a class="code" href="structdma__chan__reg__t.html">dma_chan_reg_t</a> chan_reg[DMA_CHANNEL_NUM];</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> <a class="code" href="structdma__int__reg__t.html">dma_int_reg_t</a> int_reg;</div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="structdma__ann__1p0__regs__t.html#a2d9c98d77a54fa84f624fbdb8ece610c">  137</a></span>&#160;    <a class="code" href="group__sedi__driver__common.html#ga71cbf515582e2b46e08bc3af31059fd1">__IO_R</a> uint32_t reserved0[(0x398 - 0x368) &gt;&gt; 2];</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> <a class="code" href="structdma__chann__misc__reg__t.html">dma_chann_misc_reg_t</a> misc_reg;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="group__sedi__driver__common.html#ga71cbf515582e2b46e08bc3af31059fd1">__IO_R</a> uint32_t reserved1[(0x1000 - 0x420) &gt;&gt; 2];</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a> <a class="code" href="structdma__misc__regs__t.html">dma_misc_regs_t</a> dev_misc_reg;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;} <a class="code" href="structdma__ann__1p0__regs__t.html">dma_ann_1p0_regs_t</a>;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/* dma channel control register bit map details*/</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/* location, part of bits are defined in sedi_driver_dma.h*/</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define CH_CLASS_LOC 29</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define CH_WEIGHT_LOC 18</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define DONE_LOC 17</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define BLOCK_TS_LOC 0</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define DST_SCATTER_EN_LOC 18</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define SRC_GATHER_EN_LOC 17</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/* bit field length */</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define CH_CLASS_LEN 3</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define CH_WEIGHT_LEN 11</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define DONE_LEN 1</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define BLOCK_TS_LEN 17</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define LLP_SRC_EN_LEN 1</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define LLP_DST_EN_LEN 1</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define TT_FC_LEN 2</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define DST_SCATTER_EN_LEN 1</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define SRC_GATHER_EN_LEN 1</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define SRC_MSIZE_LEN 3</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define DEST_MSIZE_LEN 3</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define SINC_LEN 1</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define DINC_LEN 1</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define SRC_TR_WIDTH_LEN 3</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define DST_TR_WIDTH_LEN 3</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define INT_EN_LEN 1</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/* dma channel config register bit map details*/</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/* location */</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define DST_PER_EXT_LOC 30</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define SRC_PER_EXT_LOC 28</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define WR_ISSUE_THD_LOC 18</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define ED_ISSUE_THD_LOC 8</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define DST_PER_LOC 4</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define SRC_PER_LOC 0</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define RELOAD_DST_LOC 31</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define RELOAD_SRC_LOC 30</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define SRC_OPT_BL_LOC 21</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define DST_OPT_BL_LOC 20</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define SRC_HS_POL_LOC 19</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define DST_HS_POL_LOC 18</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define WR_CTLHI_SNP_LOC 17</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define WR_STAT_SNP_LOC 16</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define RD_STAT_SNP_LOC 15</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define RD_LLP_SNP_LOC 14</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define WR_SNP_LOC 13</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define RD_SNP_LOC 12</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define CH_DRAIN_LOC 10</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define FIFO_EMPTY_LOC 9</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define CH_SUSP_LOC 8</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define SS_UPD_EN_LOC 7</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define DS_UPD_EN_LOC 6</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define CTL_HI_UPD_EN_LOC 5</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define HSHAKE_NP_WR_LOC 3</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define ALL_NP_WR_LOC 2</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define SRC_BURST_ALIGN_LOC 1</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define DST_BURST_ALIGN_LOC 0</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/* bit field length */</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define DST_PER_EXT_LEN 2</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define SRC_PER_EXT_LEN 2</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define WR_ISSUE_THD_LEN 10</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define ED_ISSUE_THD_LEN 10</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define DST_PER_LEN 4</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define SRC_PER_LEN 4</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define RELOAD_DST_LEN 1</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define RELOAD_SRC_LEN 1</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define SRC_OPT_BL_LEN 1</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define DST_OPT_BL_LEN 1</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define SRC_HS_POL_LEN 1</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define DST_HS_POL_LEN 1</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define WR_CTLHI_SNP_LEN 1</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define WR_STAT_SNP_LEN 1</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define RD_STAT_SNP_LEN 1</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define RD_LLP_SNP_LEN 1</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define WR_SNP_LEN 1</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define RD_SNP_LEN 1</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define CH_DRAIN_LEN 1</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define FIFO_EMPTY_LEN 1</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define CH_SUSP_LEN 1</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define SS_UPD_EN_LEN 1</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define DS_UPD_EN_LEN 1</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define CTL_HI_UPD_EN_LEN 1</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define HSHAKE_NP_WR_LEN 1</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define ALL_NP_WR_LEN 1</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define SRC_BURST_ALIGN_LEN 1</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define DST_BURST_ALIGN_LEN 1</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">/* dma controller config reg bit map */</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define DMA_EN_LOC 1</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define DMA_EN_LEN 1</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160; </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/* dma crossbar hs interface select register bit map */</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define RX_TX_LOC 16</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define DEVID_LOC 0</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define RX_TX_LEN 1</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define DEVID_LEN 16</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160; </div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">/* dma misc control channel reg content */</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/* location*/</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define IOSF_WR_VC01_LOC 11</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define IOSF_RD_VC01_LOC 10</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define WR_NON_SNOOP_LOC 9</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define RD_NON_SNOOP_LOC 8</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define WR_RS_LOC 5</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define RD_RS_LOC 3</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define NON_SNOOP_LOC 2</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define M2M_TYPE_LOC 0</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160; </div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/* bit field length*/</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define IOSF_WR_VC01_LEN 1</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define IOSF_RD_VC01_LEN 1</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define WR_NON_SNOOP_LEN 1</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define RD_NON_SNOOP_LEN 1</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define NON_SNOOP_LEN 1</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define WR_RS_LEN 2</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define RD_RS_LEN 2</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define M2M_TYPE_LEN 2</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _DMA_ANN_1P0_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="agroup__sedi__driver__common_html_ga71cbf515582e2b46e08bc3af31059fd1"><div class="ttname"><a href="group__sedi__driver__common.html#ga71cbf515582e2b46e08bc3af31059fd1">__IO_R</a></div><div class="ttdeci">#define __IO_R</div><div class="ttdoc">'read only' permissions</div><div class="ttdef"><b>Definition:</b> sedi_driver_common.h:271</div></div>
<div class="ttc" id="agroup__sedi__driver__common_html_gaae98f6affaec42fea00b163c0641d2f3"><div class="ttname"><a href="group__sedi__driver__common.html#gaae98f6affaec42fea00b163c0641d2f3">__IO_RW</a></div><div class="ttdeci">#define __IO_RW</div><div class="ttdoc">'read / write' permissions</div><div class="ttdef"><b>Definition:</b> sedi_driver_common.h:289</div></div>
<div class="ttc" id="astructdma__ann__1p0__regs__t_html"><div class="ttname"><a href="structdma__ann__1p0__regs__t.html">dma_ann_1p0_regs_t</a></div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:132</div></div>
<div class="ttc" id="astructdma__chan__reg__t_html"><div class="ttname"><a href="structdma__chan__reg__t.html">dma_chan_reg_t</a></div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:20</div></div>
<div class="ttc" id="astructdma__chan__reg__t_html_a053717ac8852d26225903af3774b3e5f"><div class="ttname"><a href="structdma__chan__reg__t.html#a053717ac8852d26225903af3774b3e5f">dma_chan_reg_t::dar_low</a></div><div class="ttdeci">__IO_RW uint32_t dar_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:23</div></div>
<div class="ttc" id="astructdma__chan__reg__t_html_a5eef4ba34457e779df5e578f81e4cf30"><div class="ttname"><a href="structdma__chan__reg__t.html#a5eef4ba34457e779df5e578f81e4cf30">dma_chan_reg_t::ctrl_high</a></div><div class="ttdeci">__IO_RW uint32_t ctrl_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:28</div></div>
<div class="ttc" id="astructdma__chan__reg__t_html_a64aff380e72099c677477cc4c18b3008"><div class="ttname"><a href="structdma__chan__reg__t.html#a64aff380e72099c677477cc4c18b3008">dma_chan_reg_t::sar_low</a></div><div class="ttdeci">__IO_RW uint32_t sar_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:21</div></div>
<div class="ttc" id="astructdma__chan__reg__t_html_a6686b0091357ffa79fca78ce2491711b"><div class="ttname"><a href="structdma__chan__reg__t.html#a6686b0091357ffa79fca78ce2491711b">dma_chan_reg_t::src_stat_high</a></div><div class="ttdeci">__IO_RW uint32_t src_stat_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:30</div></div>
<div class="ttc" id="astructdma__chan__reg__t_html_a68265350287471d79792d32be6d11438"><div class="ttname"><a href="structdma__chan__reg__t.html#a68265350287471d79792d32be6d11438">dma_chan_reg_t::src_stat_low</a></div><div class="ttdeci">__IO_RW uint32_t src_stat_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:29</div></div>
<div class="ttc" id="astructdma__chan__reg__t_html_a6b25b10854518c486da673534de847d4"><div class="ttname"><a href="structdma__chan__reg__t.html#a6b25b10854518c486da673534de847d4">dma_chan_reg_t::llp_high</a></div><div class="ttdeci">__IO_RW uint32_t llp_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:26</div></div>
<div class="ttc" id="astructdma__chan__reg__t_html_a78be945a5160b624198f0875ededffdc"><div class="ttname"><a href="structdma__chan__reg__t.html#a78be945a5160b624198f0875ededffdc">dma_chan_reg_t::llp_low</a></div><div class="ttdeci">__IO_RW uint32_t llp_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:25</div></div>
<div class="ttc" id="astructdma__chan__reg__t_html_a9104935732e76007c039a2ff50fd1ad7"><div class="ttname"><a href="structdma__chan__reg__t.html#a9104935732e76007c039a2ff50fd1ad7">dma_chan_reg_t::dst_stat_high</a></div><div class="ttdeci">__IO_RW uint32_t dst_stat_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:32</div></div>
<div class="ttc" id="astructdma__chan__reg__t_html_a9258413f56dba3bae9ad31de5167bae9"><div class="ttname"><a href="structdma__chan__reg__t.html#a9258413f56dba3bae9ad31de5167bae9">dma_chan_reg_t::dar_high</a></div><div class="ttdeci">__IO_RW uint32_t dar_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:24</div></div>
<div class="ttc" id="astructdma__chan__reg__t_html_a9f49a95aaa269c5f895dd5c057a5f38e"><div class="ttname"><a href="structdma__chan__reg__t.html#a9f49a95aaa269c5f895dd5c057a5f38e">dma_chan_reg_t::src_stat_addr_low</a></div><div class="ttdeci">__IO_RW uint32_t src_stat_addr_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:33</div></div>
<div class="ttc" id="astructdma__chan__reg__t_html_ab34d4ed5e88768ae3d932b51810e1604"><div class="ttname"><a href="structdma__chan__reg__t.html#ab34d4ed5e88768ae3d932b51810e1604">dma_chan_reg_t::sar_high</a></div><div class="ttdeci">__IO_RW uint32_t sar_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:22</div></div>
<div class="ttc" id="astructdma__chan__reg__t_html_ab9cb43109f1597154c1423711dcf9dc1"><div class="ttname"><a href="structdma__chan__reg__t.html#ab9cb43109f1597154c1423711dcf9dc1">dma_chan_reg_t::dst_stat_addr_low</a></div><div class="ttdeci">__IO_RW uint32_t dst_stat_addr_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:35</div></div>
<div class="ttc" id="astructdma__chan__reg__t_html_ababc88f01c838975d50257df9d75ca3f"><div class="ttname"><a href="structdma__chan__reg__t.html#ababc88f01c838975d50257df9d75ca3f">dma_chan_reg_t::cfg_high</a></div><div class="ttdeci">__IO_RW uint32_t cfg_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:38</div></div>
<div class="ttc" id="astructdma__chan__reg__t_html_ac850870a3498faa25d027c36f19c46e5"><div class="ttname"><a href="structdma__chan__reg__t.html#ac850870a3498faa25d027c36f19c46e5">dma_chan_reg_t::src_stat_addr_high</a></div><div class="ttdeci">__IO_RW uint32_t src_stat_addr_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:34</div></div>
<div class="ttc" id="astructdma__chan__reg__t_html_ad6011266975ac8299dc1c70a5734e7d2"><div class="ttname"><a href="structdma__chan__reg__t.html#ad6011266975ac8299dc1c70a5734e7d2">dma_chan_reg_t::cfg_low</a></div><div class="ttdeci">__IO_RW uint32_t cfg_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:37</div></div>
<div class="ttc" id="astructdma__chan__reg__t_html_ada6d7fc431bb7b8181a6b6fe075b361d"><div class="ttname"><a href="structdma__chan__reg__t.html#ada6d7fc431bb7b8181a6b6fe075b361d">dma_chan_reg_t::ctrl_low</a></div><div class="ttdeci">__IO_RW uint32_t ctrl_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:27</div></div>
<div class="ttc" id="astructdma__chan__reg__t_html_ae41ff6369dc49d0c292b741ed4fb50da"><div class="ttname"><a href="structdma__chan__reg__t.html#ae41ff6369dc49d0c292b741ed4fb50da">dma_chan_reg_t::dst_stat_low</a></div><div class="ttdeci">__IO_RW uint32_t dst_stat_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:31</div></div>
<div class="ttc" id="astructdma__chan__reg__t_html_af766e55eaba501c51ef5d56d31226420"><div class="ttname"><a href="structdma__chan__reg__t.html#af766e55eaba501c51ef5d56d31226420">dma_chan_reg_t::dst_stat_addr_high</a></div><div class="ttdeci">__IO_RW uint32_t dst_stat_addr_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:36</div></div>
<div class="ttc" id="astructdma__chann__misc__reg__t_html"><div class="ttname"><a href="structdma__chann__misc__reg__t.html">dma_chann_misc_reg_t</a></div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:89</div></div>
<div class="ttc" id="astructdma__chann__misc__reg__t_html_a0c1c8c79d413954b88eaa6b47ee5237e"><div class="ttname"><a href="structdma__chann__misc__reg__t.html#a0c1c8c79d413954b88eaa6b47ee5237e">dma_chann_misc_reg_t::sar_err_high</a></div><div class="ttdeci">__IO_RW uint32_t sar_err_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:107</div></div>
<div class="ttc" id="astructdma__chann__misc__reg__t_html_a106a1eee01a42d605fda23af952567de"><div class="ttname"><a href="structdma__chann__misc__reg__t.html#a106a1eee01a42d605fda23af952567de">dma_chann_misc_reg_t::global_cfg_high</a></div><div class="ttdeci">__IO_RW uint32_t global_cfg_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:109</div></div>
<div class="ttc" id="astructdma__chann__misc__reg__t_html_a16136c24e57c671bbfbb9fd00e0c505f"><div class="ttname"><a href="structdma__chann__misc__reg__t.html#a16136c24e57c671bbfbb9fd00e0c505f">dma_chann_misc_reg_t::fifo_pri1_low</a></div><div class="ttdeci">__IO_RW uint32_t fifo_pri1_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:104</div></div>
<div class="ttc" id="astructdma__chann__misc__reg__t_html_a25cd6255c479afb7d7fca8c7d09db2b4"><div class="ttname"><a href="structdma__chann__misc__reg__t.html#a25cd6255c479afb7d7fca8c7d09db2b4">dma_chann_misc_reg_t::class_pri0_low</a></div><div class="ttdeci">__IO_RW uint32_t class_pri0_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:96</div></div>
<div class="ttc" id="astructdma__chann__misc__reg__t_html_a2b96d898fabf4ef8118e96b49e742100"><div class="ttname"><a href="structdma__chann__misc__reg__t.html#a2b96d898fabf4ef8118e96b49e742100">dma_chann_misc_reg_t::fifo_pri0_low</a></div><div class="ttdeci">__IO_RW uint32_t fifo_pri0_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:102</div></div>
<div class="ttc" id="astructdma__chann__misc__reg__t_html_a300b3c3190545a808e2150db27746149"><div class="ttname"><a href="structdma__chann__misc__reg__t.html#a300b3c3190545a808e2150db27746149">dma_chann_misc_reg_t::class_pri1_hign</a></div><div class="ttdeci">__IO_RW uint32_t class_pri1_hign</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:99</div></div>
<div class="ttc" id="astructdma__chann__misc__reg__t_html_a58b6446aeffbdd5f35690c8cffc26bef"><div class="ttname"><a href="structdma__chann__misc__reg__t.html#a58b6446aeffbdd5f35690c8cffc26bef">dma_chann_misc_reg_t::chan_en_high</a></div><div class="ttdeci">__IO_RW uint32_t chan_en_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:93</div></div>
<div class="ttc" id="astructdma__chann__misc__reg__t_html_a5a6c79c7541c15e1097bfc17538d5bd2"><div class="ttname"><a href="structdma__chann__misc__reg__t.html#a5a6c79c7541c15e1097bfc17538d5bd2">dma_chann_misc_reg_t::class_pri1_low</a></div><div class="ttdeci">__IO_RW uint32_t class_pri1_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:98</div></div>
<div class="ttc" id="astructdma__chann__misc__reg__t_html_a6ea681bde159f8d2022a03a1b0af3966"><div class="ttname"><a href="structdma__chann__misc__reg__t.html#a6ea681bde159f8d2022a03a1b0af3966">dma_chann_misc_reg_t::fifo_pri1_hign</a></div><div class="ttdeci">__IO_RW uint32_t fifo_pri1_hign</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:105</div></div>
<div class="ttc" id="astructdma__chann__misc__reg__t_html_ab19b3c11072df7f81672b1dbb1752ad6"><div class="ttname"><a href="structdma__chann__misc__reg__t.html#ab19b3c11072df7f81672b1dbb1752ad6">dma_chann_misc_reg_t::global_cfg_low</a></div><div class="ttdeci">__IO_RW uint32_t global_cfg_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:108</div></div>
<div class="ttc" id="astructdma__chann__misc__reg__t_html_ab1f33b785270d171e4e94bab8b60fea4"><div class="ttname"><a href="structdma__chann__misc__reg__t.html#ab1f33b785270d171e4e94bab8b60fea4">dma_chann_misc_reg_t::chan_en_low</a></div><div class="ttdeci">__IO_RW uint32_t chan_en_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:92</div></div>
<div class="ttc" id="astructdma__chann__misc__reg__t_html_ac1fe0d561c29d6a172166cd5b681edb5"><div class="ttname"><a href="structdma__chann__misc__reg__t.html#ac1fe0d561c29d6a172166cd5b681edb5">dma_chann_misc_reg_t::fifo_pri0_high</a></div><div class="ttdeci">__IO_RW uint32_t fifo_pri0_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:103</div></div>
<div class="ttc" id="astructdma__chann__misc__reg__t_html_ac68a1de5f25b07bf1b00e24ac2e4efab"><div class="ttname"><a href="structdma__chann__misc__reg__t.html#ac68a1de5f25b07bf1b00e24ac2e4efab">dma_chann_misc_reg_t::sar_err_low</a></div><div class="ttdeci">__IO_RW uint32_t sar_err_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:106</div></div>
<div class="ttc" id="astructdma__chann__misc__reg__t_html_acf9b519263a2fe56d8b3b72a20315377"><div class="ttname"><a href="structdma__chann__misc__reg__t.html#acf9b519263a2fe56d8b3b72a20315377">dma_chann_misc_reg_t::class_pri0_high</a></div><div class="ttdeci">__IO_RW uint32_t class_pri0_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:97</div></div>
<div class="ttc" id="astructdma__chann__misc__reg__t_html_ad96578c8e617cc7bc5f4c12f9d1d936a"><div class="ttname"><a href="structdma__chann__misc__reg__t.html#ad96578c8e617cc7bc5f4c12f9d1d936a">dma_chann_misc_reg_t::cfg_low</a></div><div class="ttdeci">__IO_RW uint32_t cfg_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:90</div></div>
<div class="ttc" id="astructdma__chann__misc__reg__t_html_adeb5040abb3e4f68b3bd572f7dba2b97"><div class="ttname"><a href="structdma__chann__misc__reg__t.html#adeb5040abb3e4f68b3bd572f7dba2b97">dma_chann_misc_reg_t::cfg_high</a></div><div class="ttdeci">__IO_RW uint32_t cfg_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:91</div></div>
<div class="ttc" id="astructdma__int__reg__t_html"><div class="ttname"><a href="structdma__int__reg__t.html">dma_int_reg_t</a></div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:43</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a03435cdb075b9d7aa1bbf2bfb614ef10"><div class="ttname"><a href="structdma__int__reg__t.html#a03435cdb075b9d7aa1bbf2bfb614ef10">dma_int_reg_t::status_err_high</a></div><div class="ttdeci">__IO_RW uint32_t status_err_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:63</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a0d7a26c03b350e677c13736b98978a23"><div class="ttname"><a href="structdma__int__reg__t.html#a0d7a26c03b350e677c13736b98978a23">dma_int_reg_t::mask_dst_trans_high</a></div><div class="ttdeci">__IO_RW uint32_t mask_dst_trans_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:71</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a11f2c36717cde729f0ec9000f18c8ee1"><div class="ttname"><a href="structdma__int__reg__t.html#a11f2c36717cde729f0ec9000f18c8ee1">dma_int_reg_t::status_int_low</a></div><div class="ttdeci">__IO_RW uint32_t status_int_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:84</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a168e05a1686c620e806f6cbfe04a0247"><div class="ttname"><a href="structdma__int__reg__t.html#a168e05a1686c620e806f6cbfe04a0247">dma_int_reg_t::mask_block_low</a></div><div class="ttdeci">__IO_RW uint32_t mask_block_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:66</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a1ce7eeef6d283efb052e4809f6296fa5"><div class="ttname"><a href="structdma__int__reg__t.html#a1ce7eeef6d283efb052e4809f6296fa5">dma_int_reg_t::mask_src_trans_low</a></div><div class="ttdeci">__IO_RW uint32_t mask_src_trans_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:68</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a217d0495abd0a38afab778b4bf516534"><div class="ttname"><a href="structdma__int__reg__t.html#a217d0495abd0a38afab778b4bf516534">dma_int_reg_t::mask_dst_trans_low</a></div><div class="ttdeci">__IO_RW uint32_t mask_dst_trans_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:70</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a265a494904c886b35426ae1ad8491434"><div class="ttname"><a href="structdma__int__reg__t.html#a265a494904c886b35426ae1ad8491434">dma_int_reg_t::mask_block_high</a></div><div class="ttdeci">__IO_RW uint32_t mask_block_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:67</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a28ef3339aba2cd66afebf586b9e626f0"><div class="ttname"><a href="structdma__int__reg__t.html#a28ef3339aba2cd66afebf586b9e626f0">dma_int_reg_t::clear_dst_trans_high</a></div><div class="ttdeci">__IO_RW uint32_t clear_dst_trans_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:81</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a2b3a1e179aa8cb1942ecf0bffc97190d"><div class="ttname"><a href="structdma__int__reg__t.html#a2b3a1e179aa8cb1942ecf0bffc97190d">dma_int_reg_t::status_src_trans_low</a></div><div class="ttdeci">__IO_RW uint32_t status_src_trans_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:58</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a2cfab35f58d99ec5d6b972aab02817a9"><div class="ttname"><a href="structdma__int__reg__t.html#a2cfab35f58d99ec5d6b972aab02817a9">dma_int_reg_t::raw_tfr_high</a></div><div class="ttdeci">__IO_RW uint32_t raw_tfr_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:45</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a39e8bf0567c793050df2d3e0b137bd00"><div class="ttname"><a href="structdma__int__reg__t.html#a39e8bf0567c793050df2d3e0b137bd00">dma_int_reg_t::clear_src_trans_low</a></div><div class="ttdeci">__IO_RW uint32_t clear_src_trans_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:78</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a419446afc59d9ed4e169f0e8075e17a5"><div class="ttname"><a href="structdma__int__reg__t.html#a419446afc59d9ed4e169f0e8075e17a5">dma_int_reg_t::raw_block_high</a></div><div class="ttdeci">__IO_RW uint32_t raw_block_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:47</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a44ce49f392bb807b69e63a0abe38a63e"><div class="ttname"><a href="structdma__int__reg__t.html#a44ce49f392bb807b69e63a0abe38a63e">dma_int_reg_t::status_src_trans_high</a></div><div class="ttdeci">__IO_RW uint32_t status_src_trans_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:59</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a49bb88d417e59386a9281c11e5633f74"><div class="ttname"><a href="structdma__int__reg__t.html#a49bb88d417e59386a9281c11e5633f74">dma_int_reg_t::mask_src_trans_high</a></div><div class="ttdeci">__IO_RW uint32_t mask_src_trans_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:69</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a4b3b20164fe62c27039e0d50dd5e773a"><div class="ttname"><a href="structdma__int__reg__t.html#a4b3b20164fe62c27039e0d50dd5e773a">dma_int_reg_t::clear_block_low</a></div><div class="ttdeci">__IO_RW uint32_t clear_block_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:76</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a4f06c029faced19387eeab288eec9359"><div class="ttname"><a href="structdma__int__reg__t.html#a4f06c029faced19387eeab288eec9359">dma_int_reg_t::clear_err_low</a></div><div class="ttdeci">__IO_RW uint32_t clear_err_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:82</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a56886846e0272298f3b4c19d09a1c6d6"><div class="ttname"><a href="structdma__int__reg__t.html#a56886846e0272298f3b4c19d09a1c6d6">dma_int_reg_t::clear_err_high</a></div><div class="ttdeci">__IO_RW uint32_t clear_err_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:83</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a582f3933a3e90cfc31aac6ba50c319e2"><div class="ttname"><a href="structdma__int__reg__t.html#a582f3933a3e90cfc31aac6ba50c319e2">dma_int_reg_t::raw_dst_trans_high</a></div><div class="ttdeci">__IO_RW uint32_t raw_dst_trans_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:51</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a5c41012b97963514eb79e50609796069"><div class="ttname"><a href="structdma__int__reg__t.html#a5c41012b97963514eb79e50609796069">dma_int_reg_t::mask_tfr_high</a></div><div class="ttdeci">__IO_RW uint32_t mask_tfr_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:65</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a65997e960cbbaaf87fd618e36101b458"><div class="ttname"><a href="structdma__int__reg__t.html#a65997e960cbbaaf87fd618e36101b458">dma_int_reg_t::raw_block_low</a></div><div class="ttdeci">__IO_RW uint32_t raw_block_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:46</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a67323349a9b5a6a797168a86f54b0f50"><div class="ttname"><a href="structdma__int__reg__t.html#a67323349a9b5a6a797168a86f54b0f50">dma_int_reg_t::clear_tfr_low</a></div><div class="ttdeci">__IO_RW uint32_t clear_tfr_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:74</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a7347f141adf96342c2284527b845fd36"><div class="ttname"><a href="structdma__int__reg__t.html#a7347f141adf96342c2284527b845fd36">dma_int_reg_t::status_tfr_low</a></div><div class="ttdeci">__IO_RW uint32_t status_tfr_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:54</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a792be87fca5090764ff8cddac4f90341"><div class="ttname"><a href="structdma__int__reg__t.html#a792be87fca5090764ff8cddac4f90341">dma_int_reg_t::clear_src_trans_high</a></div><div class="ttdeci">__IO_RW uint32_t clear_src_trans_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:79</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a932ee144adab83755dfc4939b647ee2b"><div class="ttname"><a href="structdma__int__reg__t.html#a932ee144adab83755dfc4939b647ee2b">dma_int_reg_t::raw_src_trans_low</a></div><div class="ttdeci">__IO_RW uint32_t raw_src_trans_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:48</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a994ff41608d1aed61bb891cdabb693e4"><div class="ttname"><a href="structdma__int__reg__t.html#a994ff41608d1aed61bb891cdabb693e4">dma_int_reg_t::mask_err_high</a></div><div class="ttdeci">__IO_RW uint32_t mask_err_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:73</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a9a21d0c7af8eac86b37b4121bb3cf09e"><div class="ttname"><a href="structdma__int__reg__t.html#a9a21d0c7af8eac86b37b4121bb3cf09e">dma_int_reg_t::status_dst_trans_low</a></div><div class="ttdeci">__IO_RW uint32_t status_dst_trans_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:60</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_a9c3c0a30cb3c59b80788098402427f80"><div class="ttname"><a href="structdma__int__reg__t.html#a9c3c0a30cb3c59b80788098402427f80">dma_int_reg_t::status_tfr_high</a></div><div class="ttdeci">__IO_RW uint32_t status_tfr_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:55</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_aa0cd3972f0cceee4b44423589f2b5050"><div class="ttname"><a href="structdma__int__reg__t.html#aa0cd3972f0cceee4b44423589f2b5050">dma_int_reg_t::raw_dst_trans_low</a></div><div class="ttdeci">__IO_RW uint32_t raw_dst_trans_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:50</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_aa66e87520cbe654ed539d8a98a7bdcab"><div class="ttname"><a href="structdma__int__reg__t.html#aa66e87520cbe654ed539d8a98a7bdcab">dma_int_reg_t::mask_err_low</a></div><div class="ttdeci">__IO_RW uint32_t mask_err_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:72</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_aaa6313f6a067fed4d49172f3af04551a"><div class="ttname"><a href="structdma__int__reg__t.html#aaa6313f6a067fed4d49172f3af04551a">dma_int_reg_t::status_block_low</a></div><div class="ttdeci">__IO_RW uint32_t status_block_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:56</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_aae743c849ff989fe050433a3d413c4a2"><div class="ttname"><a href="structdma__int__reg__t.html#aae743c849ff989fe050433a3d413c4a2">dma_int_reg_t::clear_dst_trans_low</a></div><div class="ttdeci">__IO_RW uint32_t clear_dst_trans_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:80</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_ac5570198e4d2e4a37b81304f225b4f4e"><div class="ttname"><a href="structdma__int__reg__t.html#ac5570198e4d2e4a37b81304f225b4f4e">dma_int_reg_t::status_err_low</a></div><div class="ttdeci">__IO_RW uint32_t status_err_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:62</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_ace27a40584dccc8340a829cd1006826e"><div class="ttname"><a href="structdma__int__reg__t.html#ace27a40584dccc8340a829cd1006826e">dma_int_reg_t::raw_err_low</a></div><div class="ttdeci">__IO_RW uint32_t raw_err_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:52</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_ad397aad48ebaa3138d17db6fa91a57cf"><div class="ttname"><a href="structdma__int__reg__t.html#ad397aad48ebaa3138d17db6fa91a57cf">dma_int_reg_t::raw_tfr_low</a></div><div class="ttdeci">__IO_RW uint32_t raw_tfr_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:44</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_ad688f1f01b164dd3bebc057b0fe7afd5"><div class="ttname"><a href="structdma__int__reg__t.html#ad688f1f01b164dd3bebc057b0fe7afd5">dma_int_reg_t::status_int_high</a></div><div class="ttdeci">__IO_RW uint32_t status_int_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:85</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_ad6d5b64f771deb1cf41ccfd8a0856693"><div class="ttname"><a href="structdma__int__reg__t.html#ad6d5b64f771deb1cf41ccfd8a0856693">dma_int_reg_t::status_block_high</a></div><div class="ttdeci">__IO_RW uint32_t status_block_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:57</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_ad80e9f95b03c6777f1eb459748be1383"><div class="ttname"><a href="structdma__int__reg__t.html#ad80e9f95b03c6777f1eb459748be1383">dma_int_reg_t::status_dst_trans_high</a></div><div class="ttdeci">__IO_RW uint32_t status_dst_trans_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:61</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_ae38c5e830d9e7ac8e55f86f00d80e8e1"><div class="ttname"><a href="structdma__int__reg__t.html#ae38c5e830d9e7ac8e55f86f00d80e8e1">dma_int_reg_t::raw_err_high</a></div><div class="ttdeci">__IO_RW uint32_t raw_err_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:53</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_ae6edbee6b6d248d8b3aeb4aa811e5eaf"><div class="ttname"><a href="structdma__int__reg__t.html#ae6edbee6b6d248d8b3aeb4aa811e5eaf">dma_int_reg_t::clear_block_high</a></div><div class="ttdeci">__IO_RW uint32_t clear_block_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:77</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_aec052bcec3a1b1bf4317929b9164a5bd"><div class="ttname"><a href="structdma__int__reg__t.html#aec052bcec3a1b1bf4317929b9164a5bd">dma_int_reg_t::mask_tfr_low</a></div><div class="ttdeci">__IO_RW uint32_t mask_tfr_low</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:64</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_af738e0024942c2adc436a6f88ff86efb"><div class="ttname"><a href="structdma__int__reg__t.html#af738e0024942c2adc436a6f88ff86efb">dma_int_reg_t::raw_src_trans_high</a></div><div class="ttdeci">__IO_RW uint32_t raw_src_trans_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:49</div></div>
<div class="ttc" id="astructdma__int__reg__t_html_af8477a940d3b42ab66f4295d53f5ba78"><div class="ttname"><a href="structdma__int__reg__t.html#af8477a940d3b42ab66f4295d53f5ba78">dma_int_reg_t::clear_tfr_high</a></div><div class="ttdeci">__IO_RW uint32_t clear_tfr_high</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:75</div></div>
<div class="ttc" id="astructdma__misc__regs__t_html"><div class="ttname"><a href="structdma__misc__regs__t.html">dma_misc_regs_t</a></div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:113</div></div>
<div class="ttc" id="astructdma__misc__regs__t_html_ab20849b0b2fb72a8e45d28ff511c3b47"><div class="ttname"><a href="structdma__misc__regs__t.html#ab20849b0b2fb72a8e45d28ff511c3b47">dma_misc_regs_t::dma_regaccess_chid</a></div><div class="ttdeci">__IO_RW uint32_t dma_regaccess_chid</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:125</div></div>
<div class="ttc" id="astructdma__misc__regs__t_html_af3e0e7ba0f18923f863e14b039ec312e"><div class="ttname"><a href="structdma__misc__regs__t.html#af3e0e7ba0f18923f863e14b039ec312e">dma_misc_regs_t::d0i3c</a></div><div class="ttdeci">__IO_RW uint32_t d0i3c</div><div class="ttdef"><b>Definition:</b> sedi_dma_ann_1p0.h:128</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
