// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cacheDataDR (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_inData_0_dout,
        p_inData_0_empty_n,
        p_inData_0_read,
        p_inData_1_dout,
        p_inData_1_empty_n,
        p_inData_1_read,
        p_inData_2_dout,
        p_inData_2_empty_n,
        p_inData_2_read,
        p_inData_3_dout,
        p_inData_3_empty_n,
        p_inData_3_read,
        p_inData_4_dout,
        p_inData_4_empty_n,
        p_inData_4_read,
        p_inData_5_dout,
        p_inData_5_empty_n,
        p_inData_5_read,
        p_inData_6_dout,
        p_inData_6_empty_n,
        p_inData_6_read,
        p_inData_7_dout,
        p_inData_7_empty_n,
        p_inData_7_read,
        p_inData_8_dout,
        p_inData_8_empty_n,
        p_inData_8_read,
        p_inData_9_dout,
        p_inData_9_empty_n,
        p_inData_9_read,
        p_inData_10_dout,
        p_inData_10_empty_n,
        p_inData_10_read,
        p_inData_11_dout,
        p_inData_11_empty_n,
        p_inData_11_read,
        p_inData_12_dout,
        p_inData_12_empty_n,
        p_inData_12_read,
        p_inData_13_dout,
        p_inData_13_empty_n,
        p_inData_13_read,
        p_inData_14_dout,
        p_inData_14_empty_n,
        p_inData_14_read,
        p_inData_15_dout,
        p_inData_15_empty_n,
        p_inData_15_read,
        p_digitReseversedOutputBuff_0_address0,
        p_digitReseversedOutputBuff_0_ce0,
        p_digitReseversedOutputBuff_0_we0,
        p_digitReseversedOutputBuff_0_d0,
        p_digitReseversedOutputBuff_1_address0,
        p_digitReseversedOutputBuff_1_ce0,
        p_digitReseversedOutputBuff_1_we0,
        p_digitReseversedOutputBuff_1_d0,
        p_digitReseversedOutputBuff_2_address0,
        p_digitReseversedOutputBuff_2_ce0,
        p_digitReseversedOutputBuff_2_we0,
        p_digitReseversedOutputBuff_2_d0,
        p_digitReseversedOutputBuff_3_address0,
        p_digitReseversedOutputBuff_3_ce0,
        p_digitReseversedOutputBuff_3_we0,
        p_digitReseversedOutputBuff_3_d0,
        p_digitReseversedOutputBuff_4_address0,
        p_digitReseversedOutputBuff_4_ce0,
        p_digitReseversedOutputBuff_4_we0,
        p_digitReseversedOutputBuff_4_d0,
        p_digitReseversedOutputBuff_5_address0,
        p_digitReseversedOutputBuff_5_ce0,
        p_digitReseversedOutputBuff_5_we0,
        p_digitReseversedOutputBuff_5_d0,
        p_digitReseversedOutputBuff_6_address0,
        p_digitReseversedOutputBuff_6_ce0,
        p_digitReseversedOutputBuff_6_we0,
        p_digitReseversedOutputBuff_6_d0,
        p_digitReseversedOutputBuff_7_address0,
        p_digitReseversedOutputBuff_7_ce0,
        p_digitReseversedOutputBuff_7_we0,
        p_digitReseversedOutputBuff_7_d0,
        p_digitReseversedOutputBuff_8_address0,
        p_digitReseversedOutputBuff_8_ce0,
        p_digitReseversedOutputBuff_8_we0,
        p_digitReseversedOutputBuff_8_d0,
        p_digitReseversedOutputBuff_9_address0,
        p_digitReseversedOutputBuff_9_ce0,
        p_digitReseversedOutputBuff_9_we0,
        p_digitReseversedOutputBuff_9_d0,
        p_digitReseversedOutputBuff_10_address0,
        p_digitReseversedOutputBuff_10_ce0,
        p_digitReseversedOutputBuff_10_we0,
        p_digitReseversedOutputBuff_10_d0,
        p_digitReseversedOutputBuff_11_address0,
        p_digitReseversedOutputBuff_11_ce0,
        p_digitReseversedOutputBuff_11_we0,
        p_digitReseversedOutputBuff_11_d0,
        p_digitReseversedOutputBuff_12_address0,
        p_digitReseversedOutputBuff_12_ce0,
        p_digitReseversedOutputBuff_12_we0,
        p_digitReseversedOutputBuff_12_d0,
        p_digitReseversedOutputBuff_13_address0,
        p_digitReseversedOutputBuff_13_ce0,
        p_digitReseversedOutputBuff_13_we0,
        p_digitReseversedOutputBuff_13_d0,
        p_digitReseversedOutputBuff_14_address0,
        p_digitReseversedOutputBuff_14_ce0,
        p_digitReseversedOutputBuff_14_we0,
        p_digitReseversedOutputBuff_14_d0,
        p_digitReseversedOutputBuff_15_address0,
        p_digitReseversedOutputBuff_15_ce0,
        p_digitReseversedOutputBuff_15_we0,
        p_digitReseversedOutputBuff_15_d0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [53:0] p_inData_0_dout;
input   p_inData_0_empty_n;
output   p_inData_0_read;
input  [53:0] p_inData_1_dout;
input   p_inData_1_empty_n;
output   p_inData_1_read;
input  [53:0] p_inData_2_dout;
input   p_inData_2_empty_n;
output   p_inData_2_read;
input  [53:0] p_inData_3_dout;
input   p_inData_3_empty_n;
output   p_inData_3_read;
input  [53:0] p_inData_4_dout;
input   p_inData_4_empty_n;
output   p_inData_4_read;
input  [53:0] p_inData_5_dout;
input   p_inData_5_empty_n;
output   p_inData_5_read;
input  [53:0] p_inData_6_dout;
input   p_inData_6_empty_n;
output   p_inData_6_read;
input  [53:0] p_inData_7_dout;
input   p_inData_7_empty_n;
output   p_inData_7_read;
input  [53:0] p_inData_8_dout;
input   p_inData_8_empty_n;
output   p_inData_8_read;
input  [53:0] p_inData_9_dout;
input   p_inData_9_empty_n;
output   p_inData_9_read;
input  [53:0] p_inData_10_dout;
input   p_inData_10_empty_n;
output   p_inData_10_read;
input  [53:0] p_inData_11_dout;
input   p_inData_11_empty_n;
output   p_inData_11_read;
input  [53:0] p_inData_12_dout;
input   p_inData_12_empty_n;
output   p_inData_12_read;
input  [53:0] p_inData_13_dout;
input   p_inData_13_empty_n;
output   p_inData_13_read;
input  [53:0] p_inData_14_dout;
input   p_inData_14_empty_n;
output   p_inData_14_read;
input  [53:0] p_inData_15_dout;
input   p_inData_15_empty_n;
output   p_inData_15_read;
output  [7:0] p_digitReseversedOutputBuff_0_address0;
output   p_digitReseversedOutputBuff_0_ce0;
output   p_digitReseversedOutputBuff_0_we0;
output  [53:0] p_digitReseversedOutputBuff_0_d0;
output  [7:0] p_digitReseversedOutputBuff_1_address0;
output   p_digitReseversedOutputBuff_1_ce0;
output   p_digitReseversedOutputBuff_1_we0;
output  [53:0] p_digitReseversedOutputBuff_1_d0;
output  [7:0] p_digitReseversedOutputBuff_2_address0;
output   p_digitReseversedOutputBuff_2_ce0;
output   p_digitReseversedOutputBuff_2_we0;
output  [53:0] p_digitReseversedOutputBuff_2_d0;
output  [7:0] p_digitReseversedOutputBuff_3_address0;
output   p_digitReseversedOutputBuff_3_ce0;
output   p_digitReseversedOutputBuff_3_we0;
output  [53:0] p_digitReseversedOutputBuff_3_d0;
output  [7:0] p_digitReseversedOutputBuff_4_address0;
output   p_digitReseversedOutputBuff_4_ce0;
output   p_digitReseversedOutputBuff_4_we0;
output  [53:0] p_digitReseversedOutputBuff_4_d0;
output  [7:0] p_digitReseversedOutputBuff_5_address0;
output   p_digitReseversedOutputBuff_5_ce0;
output   p_digitReseversedOutputBuff_5_we0;
output  [53:0] p_digitReseversedOutputBuff_5_d0;
output  [7:0] p_digitReseversedOutputBuff_6_address0;
output   p_digitReseversedOutputBuff_6_ce0;
output   p_digitReseversedOutputBuff_6_we0;
output  [53:0] p_digitReseversedOutputBuff_6_d0;
output  [7:0] p_digitReseversedOutputBuff_7_address0;
output   p_digitReseversedOutputBuff_7_ce0;
output   p_digitReseversedOutputBuff_7_we0;
output  [53:0] p_digitReseversedOutputBuff_7_d0;
output  [7:0] p_digitReseversedOutputBuff_8_address0;
output   p_digitReseversedOutputBuff_8_ce0;
output   p_digitReseversedOutputBuff_8_we0;
output  [53:0] p_digitReseversedOutputBuff_8_d0;
output  [7:0] p_digitReseversedOutputBuff_9_address0;
output   p_digitReseversedOutputBuff_9_ce0;
output   p_digitReseversedOutputBuff_9_we0;
output  [53:0] p_digitReseversedOutputBuff_9_d0;
output  [7:0] p_digitReseversedOutputBuff_10_address0;
output   p_digitReseversedOutputBuff_10_ce0;
output   p_digitReseversedOutputBuff_10_we0;
output  [53:0] p_digitReseversedOutputBuff_10_d0;
output  [7:0] p_digitReseversedOutputBuff_11_address0;
output   p_digitReseversedOutputBuff_11_ce0;
output   p_digitReseversedOutputBuff_11_we0;
output  [53:0] p_digitReseversedOutputBuff_11_d0;
output  [7:0] p_digitReseversedOutputBuff_12_address0;
output   p_digitReseversedOutputBuff_12_ce0;
output   p_digitReseversedOutputBuff_12_we0;
output  [53:0] p_digitReseversedOutputBuff_12_d0;
output  [7:0] p_digitReseversedOutputBuff_13_address0;
output   p_digitReseversedOutputBuff_13_ce0;
output   p_digitReseversedOutputBuff_13_we0;
output  [53:0] p_digitReseversedOutputBuff_13_d0;
output  [7:0] p_digitReseversedOutputBuff_14_address0;
output   p_digitReseversedOutputBuff_14_ce0;
output   p_digitReseversedOutputBuff_14_we0;
output  [53:0] p_digitReseversedOutputBuff_14_d0;
output  [7:0] p_digitReseversedOutputBuff_15_address0;
output   p_digitReseversedOutputBuff_15_ce0;
output   p_digitReseversedOutputBuff_15_we0;
output  [53:0] p_digitReseversedOutputBuff_15_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_inData_0_read;
reg p_inData_1_read;
reg p_inData_2_read;
reg p_inData_3_read;
reg p_inData_4_read;
reg p_inData_5_read;
reg p_inData_6_read;
reg p_inData_7_read;
reg p_inData_8_read;
reg p_inData_9_read;
reg p_inData_10_read;
reg p_inData_11_read;
reg p_inData_12_read;
reg p_inData_13_read;
reg p_inData_14_read;
reg p_inData_15_read;
reg p_digitReseversedOutputBuff_0_ce0;
reg p_digitReseversedOutputBuff_0_we0;
reg p_digitReseversedOutputBuff_1_ce0;
reg p_digitReseversedOutputBuff_1_we0;
reg p_digitReseversedOutputBuff_2_ce0;
reg p_digitReseversedOutputBuff_2_we0;
reg p_digitReseversedOutputBuff_3_ce0;
reg p_digitReseversedOutputBuff_3_we0;
reg p_digitReseversedOutputBuff_4_ce0;
reg p_digitReseversedOutputBuff_4_we0;
reg p_digitReseversedOutputBuff_5_ce0;
reg p_digitReseversedOutputBuff_5_we0;
reg p_digitReseversedOutputBuff_6_ce0;
reg p_digitReseversedOutputBuff_6_we0;
reg p_digitReseversedOutputBuff_7_ce0;
reg p_digitReseversedOutputBuff_7_we0;
reg p_digitReseversedOutputBuff_8_ce0;
reg p_digitReseversedOutputBuff_8_we0;
reg p_digitReseversedOutputBuff_9_ce0;
reg p_digitReseversedOutputBuff_9_we0;
reg p_digitReseversedOutputBuff_10_ce0;
reg p_digitReseversedOutputBuff_10_we0;
reg p_digitReseversedOutputBuff_11_ce0;
reg p_digitReseversedOutputBuff_11_we0;
reg p_digitReseversedOutputBuff_12_ce0;
reg p_digitReseversedOutputBuff_12_we0;
reg p_digitReseversedOutputBuff_13_ce0;
reg p_digitReseversedOutputBuff_13_we0;
reg p_digitReseversedOutputBuff_14_ce0;
reg p_digitReseversedOutputBuff_14_we0;
reg p_digitReseversedOutputBuff_15_ce0;
reg p_digitReseversedOutputBuff_15_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln113_fu_14108_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg    p_inData_0_blk_n;
wire    ap_block_pp0_stage0;
reg    p_inData_1_blk_n;
reg    p_inData_2_blk_n;
reg    p_inData_3_blk_n;
reg    p_inData_4_blk_n;
reg    p_inData_5_blk_n;
reg    p_inData_6_blk_n;
reg    p_inData_7_blk_n;
reg    p_inData_8_blk_n;
reg    p_inData_9_blk_n;
reg    p_inData_10_blk_n;
reg    p_inData_11_blk_n;
reg    p_inData_12_blk_n;
reg    p_inData_13_blk_n;
reg    p_inData_14_blk_n;
reg    p_inData_15_blk_n;
reg   [7:0] r_0201_reg_471;
reg   [7:0] r_0201_reg_471_pp0_iter1_reg;
reg   [7:0] r_0201_reg_471_pp0_iter2_reg;
reg   [53:0] temp_0_0200_reg_486;
reg   [53:0] temp_1_0199_reg_500;
reg   [53:0] temp_2_0198_reg_514;
reg   [53:0] temp_3_0197_reg_528;
reg   [53:0] temp_4_0196_reg_542;
reg   [53:0] temp_5_0195_reg_556;
reg   [53:0] temp_6_0194_reg_570;
reg   [53:0] temp_7_0193_reg_584;
reg   [53:0] temp_8_0192_reg_598;
reg   [53:0] temp_9_0191_reg_612;
reg   [53:0] temp_10_0190_reg_626;
reg   [53:0] temp_11_0189_reg_640;
reg   [53:0] temp_12_0188_reg_654;
reg   [53:0] temp_13_0187_reg_668;
reg   [53:0] temp_14_0186_reg_682;
reg   [53:0] temp_15_0185_reg_696;
reg   [53:0] temp_15_16_reg_13206;
reg   [53:0] temp_14_16_reg_13262;
reg   [53:0] temp_13_16_reg_13318;
reg   [53:0] temp_12_16_reg_13374;
reg   [53:0] temp_11_16_reg_13430;
reg   [53:0] temp_10_16_reg_13486;
reg   [53:0] temp_9_16_reg_13542;
reg   [53:0] temp_8_16_reg_13598;
reg   [53:0] temp_7_16_reg_13654;
reg   [53:0] temp_6_16_reg_13710;
reg   [53:0] temp_5_16_reg_13766;
reg   [53:0] temp_4_16_reg_13822;
reg   [53:0] temp_3_16_reg_13878;
reg   [53:0] temp_2_16_reg_13934;
reg   [53:0] temp_1_16_reg_13990;
reg   [53:0] temp_0_16_159_reg_14046;
reg   [53:0] temp_0_reg_14152;
wire   [7:0] r_fu_14102_p2;
reg   [7:0] r_reg_14172;
reg   [53:0] temp_0_16_reg_14177;
reg   [53:0] temp_0_17_reg_14197;
reg   [53:0] temp_0_18_reg_14217;
reg   [53:0] temp_0_19_reg_14237;
reg   [53:0] temp_0_20_reg_14257;
reg   [53:0] temp_0_21_reg_14277;
reg   [0:0] icmp_ln113_reg_14297;
reg   [0:0] icmp_ln113_reg_14297_pp0_iter1_reg;
reg   [0:0] icmp_ln113_reg_14297_pp0_iter2_reg;
wire   [3:0] trunc_ln_fu_14114_p4;
reg   [3:0] trunc_ln_reg_14301;
reg   [53:0] temp_0_23_reg_14325;
wire   [3:0] xor_ln203_fu_14124_p2;
reg   [3:0] xor_ln203_reg_14345;
reg   [53:0] temp_0_24_reg_14349;
reg   [53:0] temp_0_25_reg_14369;
reg   [53:0] temp_0_26_reg_14389;
reg   [53:0] temp_0_27_reg_14409;
reg   [53:0] temp_0_28_reg_14429;
reg   [53:0] temp_0_29_reg_14449;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter3;
reg   [7:0] ap_phi_mux_r_0201_phi_fu_475_p6;
reg   [53:0] ap_phi_mux_temp_0_16_159_phi_fu_14051_p32;
reg   [53:0] ap_phi_mux_temp_0_0200_phi_fu_490_p6;
reg   [53:0] ap_phi_mux_temp_1_16_phi_fu_13995_p32;
reg   [53:0] ap_phi_mux_temp_1_0199_phi_fu_504_p6;
reg   [53:0] ap_phi_mux_temp_2_16_phi_fu_13939_p32;
reg   [53:0] ap_phi_mux_temp_2_0198_phi_fu_518_p6;
reg   [53:0] ap_phi_mux_temp_3_16_phi_fu_13883_p32;
reg   [53:0] ap_phi_mux_temp_3_0197_phi_fu_532_p6;
reg   [53:0] ap_phi_mux_temp_4_16_phi_fu_13827_p32;
reg   [53:0] ap_phi_mux_temp_4_0196_phi_fu_546_p6;
reg   [53:0] ap_phi_mux_temp_5_16_phi_fu_13771_p32;
reg   [53:0] ap_phi_mux_temp_5_0195_phi_fu_560_p6;
reg   [53:0] ap_phi_mux_temp_6_16_phi_fu_13715_p32;
reg   [53:0] ap_phi_mux_temp_6_0194_phi_fu_574_p6;
reg   [53:0] ap_phi_mux_temp_7_16_phi_fu_13659_p32;
reg   [53:0] ap_phi_mux_temp_7_0193_phi_fu_588_p6;
reg   [53:0] ap_phi_mux_temp_8_16_phi_fu_13603_p32;
reg   [53:0] ap_phi_mux_temp_8_0192_phi_fu_602_p6;
reg   [53:0] ap_phi_mux_temp_9_16_phi_fu_13547_p32;
reg   [53:0] ap_phi_mux_temp_9_0191_phi_fu_616_p6;
reg   [53:0] ap_phi_mux_temp_10_16_phi_fu_13491_p32;
reg   [53:0] ap_phi_mux_temp_10_0190_phi_fu_630_p6;
reg   [53:0] ap_phi_mux_temp_11_16_phi_fu_13435_p32;
reg   [53:0] ap_phi_mux_temp_11_0189_phi_fu_644_p6;
reg   [53:0] ap_phi_mux_temp_12_16_phi_fu_13379_p32;
reg   [53:0] ap_phi_mux_temp_12_0188_phi_fu_658_p6;
reg   [53:0] ap_phi_mux_temp_13_16_phi_fu_13323_p32;
reg   [53:0] ap_phi_mux_temp_13_0187_phi_fu_672_p6;
reg   [53:0] ap_phi_mux_temp_14_16_phi_fu_13267_p32;
reg   [53:0] ap_phi_mux_temp_14_0186_phi_fu_686_p6;
reg   [53:0] ap_phi_mux_temp_15_16_phi_fu_13211_p32;
reg   [53:0] ap_phi_mux_temp_15_0185_phi_fu_700_p6;
reg   [53:0] ap_phi_mux_temp_15_1_phi_fu_713_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_15_1_reg_710;
reg   [53:0] ap_phi_mux_temp_14_1_phi_fu_765_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_14_1_reg_762;
reg   [53:0] ap_phi_mux_temp_13_1_phi_fu_817_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_13_1_reg_814;
reg   [53:0] ap_phi_mux_temp_12_1_phi_fu_869_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_12_1_reg_866;
reg   [53:0] ap_phi_mux_temp_11_1_phi_fu_921_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_11_1_reg_918;
reg   [53:0] ap_phi_mux_temp_10_1_phi_fu_973_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_10_1_reg_970;
reg   [53:0] ap_phi_mux_temp_9_1_phi_fu_1025_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_9_1_reg_1022;
reg   [53:0] ap_phi_mux_temp_8_1_phi_fu_1077_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_8_1_reg_1074;
reg   [53:0] ap_phi_mux_temp_7_1_phi_fu_1129_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_7_1_reg_1126;
reg   [53:0] ap_phi_mux_temp_6_1_phi_fu_1181_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_6_1_reg_1178;
reg   [53:0] ap_phi_mux_temp_5_1_phi_fu_1233_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_5_1_reg_1230;
reg   [53:0] ap_phi_mux_temp_4_1_phi_fu_1285_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_4_1_reg_1282;
reg   [53:0] ap_phi_mux_temp_3_1_phi_fu_1337_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_3_1_reg_1334;
reg   [53:0] ap_phi_mux_temp_2_1_phi_fu_1389_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_2_1_reg_1386;
reg   [53:0] ap_phi_mux_temp_1_1_phi_fu_1441_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_1_1_reg_1438;
reg   [53:0] ap_phi_mux_temp_0_1_phi_fu_1493_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_0_1_reg_1490;
reg   [53:0] ap_phi_mux_temp_15_2_phi_fu_1545_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_15_2_reg_1542;
reg   [53:0] ap_phi_mux_temp_14_2_phi_fu_1597_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_14_2_reg_1594;
reg   [53:0] ap_phi_mux_temp_13_2_phi_fu_1649_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_13_2_reg_1646;
reg   [53:0] ap_phi_mux_temp_12_2_phi_fu_1701_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_12_2_reg_1698;
reg   [53:0] ap_phi_mux_temp_11_2_phi_fu_1753_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_11_2_reg_1750;
reg   [53:0] ap_phi_mux_temp_10_2_phi_fu_1805_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_10_2_reg_1802;
reg   [53:0] ap_phi_mux_temp_9_2_phi_fu_1857_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_9_2_reg_1854;
reg   [53:0] ap_phi_mux_temp_8_2_phi_fu_1909_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_8_2_reg_1906;
reg   [53:0] ap_phi_mux_temp_7_2_phi_fu_1961_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_7_2_reg_1958;
reg   [53:0] ap_phi_mux_temp_6_2_phi_fu_2013_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_6_2_reg_2010;
reg   [53:0] ap_phi_mux_temp_5_2_phi_fu_2065_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_5_2_reg_2062;
reg   [53:0] ap_phi_mux_temp_4_2_phi_fu_2117_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_4_2_reg_2114;
reg   [53:0] ap_phi_mux_temp_3_2_phi_fu_2169_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_3_2_reg_2166;
reg   [53:0] ap_phi_mux_temp_2_2_phi_fu_2221_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_2_2_reg_2218;
reg   [53:0] ap_phi_mux_temp_1_2_phi_fu_2273_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_1_2_reg_2270;
reg   [53:0] ap_phi_mux_temp_0_2_phi_fu_2325_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_0_2_reg_2322;
reg   [53:0] ap_phi_mux_temp_15_3_phi_fu_2377_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_15_3_reg_2374;
reg   [53:0] ap_phi_mux_temp_14_3_phi_fu_2429_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_14_3_reg_2426;
reg   [53:0] ap_phi_mux_temp_13_3_phi_fu_2481_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_13_3_reg_2478;
reg   [53:0] ap_phi_mux_temp_12_3_phi_fu_2533_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_12_3_reg_2530;
reg   [53:0] ap_phi_mux_temp_11_3_phi_fu_2585_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_11_3_reg_2582;
reg   [53:0] ap_phi_mux_temp_10_3_phi_fu_2637_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_10_3_reg_2634;
reg   [53:0] ap_phi_mux_temp_9_3_phi_fu_2689_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_9_3_reg_2686;
reg   [53:0] ap_phi_mux_temp_8_3_phi_fu_2741_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_8_3_reg_2738;
reg   [53:0] ap_phi_mux_temp_7_3_phi_fu_2793_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_7_3_reg_2790;
reg   [53:0] ap_phi_mux_temp_6_3_phi_fu_2845_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_6_3_reg_2842;
reg   [53:0] ap_phi_mux_temp_5_3_phi_fu_2897_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_5_3_reg_2894;
reg   [53:0] ap_phi_mux_temp_4_3_phi_fu_2949_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_4_3_reg_2946;
reg   [53:0] ap_phi_mux_temp_3_3_phi_fu_3001_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_3_3_reg_2998;
reg   [53:0] ap_phi_mux_temp_2_3_phi_fu_3053_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_2_3_reg_3050;
reg   [53:0] ap_phi_mux_temp_1_3_phi_fu_3105_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_1_3_reg_3102;
reg   [53:0] ap_phi_mux_temp_0_3_phi_fu_3157_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_0_3_reg_3154;
reg   [53:0] ap_phi_mux_temp_15_4_phi_fu_3209_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_15_4_reg_3206;
reg   [53:0] ap_phi_mux_temp_14_4_phi_fu_3261_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_14_4_reg_3258;
reg   [53:0] ap_phi_mux_temp_13_4_phi_fu_3313_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_13_4_reg_3310;
reg   [53:0] ap_phi_mux_temp_12_4_phi_fu_3365_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_12_4_reg_3362;
reg   [53:0] ap_phi_mux_temp_11_4_phi_fu_3417_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_11_4_reg_3414;
reg   [53:0] ap_phi_mux_temp_10_4_phi_fu_3469_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_10_4_reg_3466;
reg   [53:0] ap_phi_mux_temp_9_4_phi_fu_3521_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_9_4_reg_3518;
reg   [53:0] ap_phi_mux_temp_8_4_phi_fu_3573_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_8_4_reg_3570;
reg   [53:0] ap_phi_mux_temp_7_4_phi_fu_3625_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_7_4_reg_3622;
reg   [53:0] ap_phi_mux_temp_6_4_phi_fu_3677_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_6_4_reg_3674;
reg   [53:0] ap_phi_mux_temp_5_4_phi_fu_3729_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_5_4_reg_3726;
reg   [53:0] ap_phi_mux_temp_4_4_phi_fu_3781_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_4_4_reg_3778;
reg   [53:0] ap_phi_mux_temp_3_4_phi_fu_3833_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_3_4_reg_3830;
reg   [53:0] ap_phi_mux_temp_2_4_phi_fu_3885_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_2_4_reg_3882;
reg   [53:0] ap_phi_mux_temp_1_4_phi_fu_3937_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_1_4_reg_3934;
reg   [53:0] ap_phi_mux_temp_0_4_phi_fu_3989_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_0_4_reg_3986;
reg   [53:0] ap_phi_mux_temp_15_5_phi_fu_4041_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_15_5_reg_4038;
reg   [53:0] ap_phi_mux_temp_14_5_phi_fu_4093_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_14_5_reg_4090;
reg   [53:0] ap_phi_mux_temp_13_5_phi_fu_4145_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_13_5_reg_4142;
reg   [53:0] ap_phi_mux_temp_12_5_phi_fu_4197_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_12_5_reg_4194;
reg   [53:0] ap_phi_mux_temp_11_5_phi_fu_4249_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_11_5_reg_4246;
reg   [53:0] ap_phi_mux_temp_10_5_phi_fu_4301_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_10_5_reg_4298;
reg   [53:0] ap_phi_mux_temp_9_5_phi_fu_4353_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_9_5_reg_4350;
reg   [53:0] ap_phi_mux_temp_8_5_phi_fu_4405_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_8_5_reg_4402;
reg   [53:0] ap_phi_mux_temp_7_5_phi_fu_4457_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_7_5_reg_4454;
reg   [53:0] ap_phi_mux_temp_6_5_phi_fu_4509_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_6_5_reg_4506;
reg   [53:0] ap_phi_mux_temp_5_5_phi_fu_4561_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_5_5_reg_4558;
reg   [53:0] ap_phi_mux_temp_4_5_phi_fu_4613_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_4_5_reg_4610;
reg   [53:0] ap_phi_mux_temp_3_5_phi_fu_4665_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_3_5_reg_4662;
reg   [53:0] ap_phi_mux_temp_2_5_phi_fu_4717_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_2_5_reg_4714;
reg   [53:0] ap_phi_mux_temp_1_5_phi_fu_4769_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_1_5_reg_4766;
reg   [53:0] ap_phi_mux_temp_0_5_phi_fu_4821_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_0_5_reg_4818;
reg   [53:0] ap_phi_mux_temp_15_6_phi_fu_4873_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_15_6_reg_4870;
reg   [53:0] ap_phi_mux_temp_14_6_phi_fu_4925_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_14_6_reg_4922;
reg   [53:0] ap_phi_mux_temp_13_6_phi_fu_4977_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_13_6_reg_4974;
reg   [53:0] ap_phi_mux_temp_12_6_phi_fu_5029_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_12_6_reg_5026;
reg   [53:0] ap_phi_mux_temp_11_6_phi_fu_5081_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_11_6_reg_5078;
reg   [53:0] ap_phi_mux_temp_10_6_phi_fu_5133_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_10_6_reg_5130;
reg   [53:0] ap_phi_mux_temp_9_6_phi_fu_5185_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_9_6_reg_5182;
reg   [53:0] ap_phi_mux_temp_8_6_phi_fu_5237_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_8_6_reg_5234;
reg   [53:0] ap_phi_mux_temp_7_6_phi_fu_5289_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_7_6_reg_5286;
reg   [53:0] ap_phi_mux_temp_6_6_phi_fu_5341_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_6_6_reg_5338;
reg   [53:0] ap_phi_mux_temp_5_6_phi_fu_5393_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_5_6_reg_5390;
reg   [53:0] ap_phi_mux_temp_4_6_phi_fu_5445_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_4_6_reg_5442;
reg   [53:0] ap_phi_mux_temp_3_6_phi_fu_5497_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_3_6_reg_5494;
reg   [53:0] ap_phi_mux_temp_2_6_phi_fu_5549_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_2_6_reg_5546;
reg   [53:0] ap_phi_mux_temp_1_6_phi_fu_5601_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_1_6_reg_5598;
reg   [53:0] ap_phi_mux_temp_0_6_phi_fu_5653_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_0_6_reg_5650;
reg   [53:0] ap_phi_mux_temp_15_7_phi_fu_5705_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_15_7_reg_5702;
reg   [53:0] ap_phi_mux_temp_14_7_phi_fu_5758_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_14_7_reg_5755;
reg   [53:0] ap_phi_mux_temp_13_7_phi_fu_5811_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_13_7_reg_5808;
reg   [53:0] ap_phi_mux_temp_12_7_phi_fu_5864_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_12_7_reg_5861;
reg   [53:0] ap_phi_mux_temp_11_7_phi_fu_5917_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_11_7_reg_5914;
reg   [53:0] ap_phi_mux_temp_10_7_phi_fu_5970_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_10_7_reg_5967;
reg   [53:0] ap_phi_mux_temp_9_7_phi_fu_6023_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_9_7_reg_6020;
reg   [53:0] ap_phi_mux_temp_8_7_phi_fu_6076_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_8_7_reg_6073;
reg   [53:0] ap_phi_mux_temp_7_7_phi_fu_6129_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_7_7_reg_6126;
reg   [53:0] ap_phi_mux_temp_6_7_phi_fu_6182_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_6_7_reg_6179;
reg   [53:0] ap_phi_mux_temp_5_7_phi_fu_6235_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_5_7_reg_6232;
reg   [53:0] ap_phi_mux_temp_4_7_phi_fu_6288_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_4_7_reg_6285;
reg   [53:0] ap_phi_mux_temp_3_7_phi_fu_6341_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_3_7_reg_6338;
reg   [53:0] ap_phi_mux_temp_2_7_phi_fu_6394_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_2_7_reg_6391;
reg   [53:0] ap_phi_mux_temp_1_7_phi_fu_6447_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_1_7_reg_6444;
reg   [53:0] ap_phi_mux_temp_0_7_phi_fu_6500_p32;
wire   [53:0] ap_phi_reg_pp0_iter1_temp_0_7_reg_6497;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_15_8_reg_6550;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_15_8_reg_6550;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_15_8_reg_6550;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_14_8_reg_6602;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_14_8_reg_6602;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_14_8_reg_6602;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_13_8_reg_6654;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_13_8_reg_6654;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_13_8_reg_6654;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_12_8_reg_6706;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_12_8_reg_6706;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_12_8_reg_6706;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_11_8_reg_6758;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_11_8_reg_6758;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_11_8_reg_6758;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_10_8_reg_6810;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_10_8_reg_6810;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_10_8_reg_6810;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_9_8_reg_6862;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_9_8_reg_6862;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_9_8_reg_6862;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_8_8_reg_6914;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_8_8_reg_6914;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_8_8_reg_6914;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_7_8_reg_6966;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_7_8_reg_6966;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_7_8_reg_6966;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_6_8_reg_7018;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_6_8_reg_7018;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_6_8_reg_7018;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_5_8_reg_7070;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_5_8_reg_7070;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_5_8_reg_7070;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_4_8_reg_7122;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_4_8_reg_7122;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_4_8_reg_7122;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_3_8_reg_7174;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_3_8_reg_7174;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_3_8_reg_7174;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_2_8_reg_7226;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_2_8_reg_7226;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_2_8_reg_7226;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_1_8_reg_7278;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_1_8_reg_7278;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_1_8_reg_7278;
wire   [53:0] ap_phi_reg_pp0_iter0_temp_0_8_reg_7330;
reg   [53:0] ap_phi_reg_pp0_iter1_temp_0_8_reg_7330;
reg   [53:0] ap_phi_reg_pp0_iter2_temp_0_8_reg_7330;
reg   [53:0] ap_phi_mux_temp_15_9_phi_fu_7385_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_15_9_reg_7382;
reg   [53:0] ap_phi_mux_temp_14_9_phi_fu_7437_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_14_9_reg_7434;
reg   [53:0] ap_phi_mux_temp_13_9_phi_fu_7489_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_13_9_reg_7486;
reg   [53:0] ap_phi_mux_temp_12_9_phi_fu_7541_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_12_9_reg_7538;
reg   [53:0] ap_phi_mux_temp_11_9_phi_fu_7593_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_11_9_reg_7590;
reg   [53:0] ap_phi_mux_temp_10_9_phi_fu_7645_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_10_9_reg_7642;
reg   [53:0] ap_phi_mux_temp_9_9_phi_fu_7697_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_9_9_reg_7694;
reg   [53:0] ap_phi_mux_temp_8_9_phi_fu_7749_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_8_9_reg_7746;
reg   [53:0] ap_phi_mux_temp_7_9_phi_fu_7801_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_7_9_reg_7798;
reg   [53:0] ap_phi_mux_temp_6_9_phi_fu_7853_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_6_9_reg_7850;
reg   [53:0] ap_phi_mux_temp_5_9_phi_fu_7905_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_5_9_reg_7902;
reg   [53:0] ap_phi_mux_temp_4_9_phi_fu_7957_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_4_9_reg_7954;
reg   [53:0] ap_phi_mux_temp_3_9_phi_fu_8009_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_3_9_reg_8006;
reg   [53:0] ap_phi_mux_temp_2_9_phi_fu_8061_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_2_9_reg_8058;
reg   [53:0] ap_phi_mux_temp_1_9_phi_fu_8113_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_1_9_reg_8110;
reg   [53:0] ap_phi_mux_temp_0_9_phi_fu_8165_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_0_9_reg_8162;
reg   [53:0] ap_phi_mux_temp_15_10_phi_fu_8217_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_15_10_reg_8214;
reg   [53:0] ap_phi_mux_temp_14_10_phi_fu_8269_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_14_10_reg_8266;
reg   [53:0] ap_phi_mux_temp_13_10_phi_fu_8321_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_13_10_reg_8318;
reg   [53:0] ap_phi_mux_temp_12_10_phi_fu_8373_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_12_10_reg_8370;
reg   [53:0] ap_phi_mux_temp_11_10_phi_fu_8425_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_11_10_reg_8422;
reg   [53:0] ap_phi_mux_temp_10_10_phi_fu_8477_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_10_10_reg_8474;
reg   [53:0] ap_phi_mux_temp_9_10_phi_fu_8529_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_9_10_reg_8526;
reg   [53:0] ap_phi_mux_temp_8_10_phi_fu_8581_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_8_10_reg_8578;
reg   [53:0] ap_phi_mux_temp_7_10_phi_fu_8633_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_7_10_reg_8630;
reg   [53:0] ap_phi_mux_temp_6_10_phi_fu_8685_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_6_10_reg_8682;
reg   [53:0] ap_phi_mux_temp_5_10_phi_fu_8737_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_5_10_reg_8734;
reg   [53:0] ap_phi_mux_temp_4_10_phi_fu_8789_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_4_10_reg_8786;
reg   [53:0] ap_phi_mux_temp_3_10_phi_fu_8841_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_3_10_reg_8838;
reg   [53:0] ap_phi_mux_temp_2_10_phi_fu_8893_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_2_10_reg_8890;
reg   [53:0] ap_phi_mux_temp_1_10_phi_fu_8945_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_1_10_reg_8942;
reg   [53:0] ap_phi_mux_temp_0_10_phi_fu_8997_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_0_10_reg_8994;
reg   [53:0] ap_phi_mux_temp_15_11_phi_fu_9049_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_15_11_reg_9046;
reg   [53:0] ap_phi_mux_temp_14_11_phi_fu_9101_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_14_11_reg_9098;
reg   [53:0] ap_phi_mux_temp_13_11_phi_fu_9153_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_13_11_reg_9150;
reg   [53:0] ap_phi_mux_temp_12_11_phi_fu_9205_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_12_11_reg_9202;
reg   [53:0] ap_phi_mux_temp_11_11_phi_fu_9257_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_11_11_reg_9254;
reg   [53:0] ap_phi_mux_temp_10_11_phi_fu_9309_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_10_11_reg_9306;
reg   [53:0] ap_phi_mux_temp_9_11_phi_fu_9361_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_9_11_reg_9358;
reg   [53:0] ap_phi_mux_temp_8_11_phi_fu_9413_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_8_11_reg_9410;
reg   [53:0] ap_phi_mux_temp_7_11_phi_fu_9465_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_7_11_reg_9462;
reg   [53:0] ap_phi_mux_temp_6_11_phi_fu_9517_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_6_11_reg_9514;
reg   [53:0] ap_phi_mux_temp_5_11_phi_fu_9569_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_5_11_reg_9566;
reg   [53:0] ap_phi_mux_temp_4_11_phi_fu_9621_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_4_11_reg_9618;
reg   [53:0] ap_phi_mux_temp_3_11_phi_fu_9673_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_3_11_reg_9670;
reg   [53:0] ap_phi_mux_temp_2_11_phi_fu_9725_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_2_11_reg_9722;
reg   [53:0] ap_phi_mux_temp_1_11_phi_fu_9777_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_1_11_reg_9774;
reg   [53:0] ap_phi_mux_temp_0_11_phi_fu_9829_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_0_11_reg_9826;
reg   [53:0] ap_phi_mux_temp_15_12_phi_fu_9881_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_15_12_reg_9878;
reg   [53:0] ap_phi_mux_temp_14_12_phi_fu_9933_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_14_12_reg_9930;
reg   [53:0] ap_phi_mux_temp_13_12_phi_fu_9985_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_13_12_reg_9982;
reg   [53:0] ap_phi_mux_temp_12_12_phi_fu_10037_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_12_12_reg_10034;
reg   [53:0] ap_phi_mux_temp_11_12_phi_fu_10089_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_11_12_reg_10086;
reg   [53:0] ap_phi_mux_temp_10_12_phi_fu_10141_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_10_12_reg_10138;
reg   [53:0] ap_phi_mux_temp_9_12_phi_fu_10193_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_9_12_reg_10190;
reg   [53:0] ap_phi_mux_temp_8_12_phi_fu_10245_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_8_12_reg_10242;
reg   [53:0] ap_phi_mux_temp_7_12_phi_fu_10297_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_7_12_reg_10294;
reg   [53:0] ap_phi_mux_temp_6_12_phi_fu_10349_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_6_12_reg_10346;
reg   [53:0] ap_phi_mux_temp_5_12_phi_fu_10401_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_5_12_reg_10398;
reg   [53:0] ap_phi_mux_temp_4_12_phi_fu_10453_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_4_12_reg_10450;
reg   [53:0] ap_phi_mux_temp_3_12_phi_fu_10505_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_3_12_reg_10502;
reg   [53:0] ap_phi_mux_temp_2_12_phi_fu_10557_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_2_12_reg_10554;
reg   [53:0] ap_phi_mux_temp_1_12_phi_fu_10609_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_1_12_reg_10606;
reg   [53:0] ap_phi_mux_temp_0_12_phi_fu_10661_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_0_12_reg_10658;
reg   [53:0] ap_phi_mux_temp_15_13_phi_fu_10713_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_15_13_reg_10710;
reg   [53:0] ap_phi_mux_temp_14_13_phi_fu_10765_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_14_13_reg_10762;
reg   [53:0] ap_phi_mux_temp_13_13_phi_fu_10817_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_13_13_reg_10814;
reg   [53:0] ap_phi_mux_temp_12_13_phi_fu_10869_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_12_13_reg_10866;
reg   [53:0] ap_phi_mux_temp_11_13_phi_fu_10921_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_11_13_reg_10918;
reg   [53:0] ap_phi_mux_temp_10_13_phi_fu_10973_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_10_13_reg_10970;
reg   [53:0] ap_phi_mux_temp_9_13_phi_fu_11025_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_9_13_reg_11022;
reg   [53:0] ap_phi_mux_temp_8_13_phi_fu_11077_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_8_13_reg_11074;
reg   [53:0] ap_phi_mux_temp_7_13_phi_fu_11129_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_7_13_reg_11126;
reg   [53:0] ap_phi_mux_temp_6_13_phi_fu_11181_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_6_13_reg_11178;
reg   [53:0] ap_phi_mux_temp_5_13_phi_fu_11233_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_5_13_reg_11230;
reg   [53:0] ap_phi_mux_temp_4_13_phi_fu_11285_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_4_13_reg_11282;
reg   [53:0] ap_phi_mux_temp_3_13_phi_fu_11337_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_3_13_reg_11334;
reg   [53:0] ap_phi_mux_temp_2_13_phi_fu_11389_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_2_13_reg_11386;
reg   [53:0] ap_phi_mux_temp_1_13_phi_fu_11441_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_1_13_reg_11438;
reg   [53:0] ap_phi_mux_temp_0_13_phi_fu_11493_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_0_13_reg_11490;
reg   [53:0] ap_phi_mux_temp_15_14_phi_fu_11545_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_15_14_reg_11542;
reg   [53:0] ap_phi_mux_temp_14_14_phi_fu_11597_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_14_14_reg_11594;
reg   [53:0] ap_phi_mux_temp_13_14_phi_fu_11649_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_13_14_reg_11646;
reg   [53:0] ap_phi_mux_temp_12_14_phi_fu_11701_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_12_14_reg_11698;
reg   [53:0] ap_phi_mux_temp_11_14_phi_fu_11753_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_11_14_reg_11750;
reg   [53:0] ap_phi_mux_temp_10_14_phi_fu_11805_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_10_14_reg_11802;
reg   [53:0] ap_phi_mux_temp_9_14_phi_fu_11857_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_9_14_reg_11854;
reg   [53:0] ap_phi_mux_temp_8_14_phi_fu_11909_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_8_14_reg_11906;
reg   [53:0] ap_phi_mux_temp_7_14_phi_fu_11961_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_7_14_reg_11958;
reg   [53:0] ap_phi_mux_temp_6_14_phi_fu_12013_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_6_14_reg_12010;
reg   [53:0] ap_phi_mux_temp_5_14_phi_fu_12065_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_5_14_reg_12062;
reg   [53:0] ap_phi_mux_temp_4_14_phi_fu_12117_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_4_14_reg_12114;
reg   [53:0] ap_phi_mux_temp_3_14_phi_fu_12169_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_3_14_reg_12166;
reg   [53:0] ap_phi_mux_temp_2_14_phi_fu_12221_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_2_14_reg_12218;
reg   [53:0] ap_phi_mux_temp_1_14_phi_fu_12273_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_1_14_reg_12270;
reg   [53:0] ap_phi_mux_temp_0_14_phi_fu_12325_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_0_14_reg_12322;
reg   [53:0] ap_phi_mux_temp_15_15_phi_fu_12377_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_15_15_reg_12374;
reg   [53:0] ap_phi_mux_temp_14_15_phi_fu_12429_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_14_15_reg_12426;
reg   [53:0] ap_phi_mux_temp_13_15_phi_fu_12481_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_13_15_reg_12478;
reg   [53:0] ap_phi_mux_temp_12_15_phi_fu_12533_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_12_15_reg_12530;
reg   [53:0] ap_phi_mux_temp_11_15_phi_fu_12585_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_11_15_reg_12582;
reg   [53:0] ap_phi_mux_temp_10_15_phi_fu_12637_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_10_15_reg_12634;
reg   [53:0] ap_phi_mux_temp_9_15_phi_fu_12689_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_9_15_reg_12686;
reg   [53:0] ap_phi_mux_temp_8_15_phi_fu_12741_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_8_15_reg_12738;
reg   [53:0] ap_phi_mux_temp_7_15_phi_fu_12793_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_7_15_reg_12790;
reg   [53:0] ap_phi_mux_temp_6_15_phi_fu_12845_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_6_15_reg_12842;
reg   [53:0] ap_phi_mux_temp_5_15_phi_fu_12897_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_5_15_reg_12894;
reg   [53:0] ap_phi_mux_temp_4_15_phi_fu_12949_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_4_15_reg_12946;
reg   [53:0] ap_phi_mux_temp_3_15_phi_fu_13001_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_3_15_reg_12998;
reg   [53:0] ap_phi_mux_temp_2_15_phi_fu_13053_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_2_15_reg_13050;
reg   [53:0] ap_phi_mux_temp_1_15_phi_fu_13105_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_1_15_reg_13102;
reg   [53:0] ap_phi_mux_temp_0_15_phi_fu_13157_p32;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_0_15_reg_13154;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_15_16_reg_13206;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_14_16_reg_13262;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_13_16_reg_13318;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_12_16_reg_13374;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_11_16_reg_13430;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_10_16_reg_13486;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_9_16_reg_13542;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_8_16_reg_13598;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_7_16_reg_13654;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_6_16_reg_13710;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_5_16_reg_13766;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_4_16_reg_13822;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_3_16_reg_13878;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_2_16_reg_13934;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_1_16_reg_13990;
wire   [53:0] ap_phi_reg_pp0_iter2_temp_0_16_159_reg_14046;
wire   [63:0] zext_ln126_fu_14130_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_274;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln113_reg_14297_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_14114_p4 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_0_8_reg_7330 <= p_inData_7_dout;
    end else if ((((trunc_ln_fu_14114_p4 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_temp_0_8_reg_7330 <= ap_phi_mux_temp_0_7_phi_fu_6500_p32;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_0_8_reg_7330 <= ap_phi_reg_pp0_iter1_temp_0_8_reg_7330;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_14114_p4 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_10_8_reg_6810 <= p_inData_7_dout;
    end else if ((((trunc_ln_fu_14114_p4 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_temp_10_8_reg_6810 <= ap_phi_mux_temp_10_7_phi_fu_5970_p32;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_10_8_reg_6810 <= ap_phi_reg_pp0_iter1_temp_10_8_reg_6810;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_14114_p4 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_11_8_reg_6758 <= p_inData_7_dout;
    end else if ((((trunc_ln_fu_14114_p4 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_temp_11_8_reg_6758 <= ap_phi_mux_temp_11_7_phi_fu_5917_p32;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_11_8_reg_6758 <= ap_phi_reg_pp0_iter1_temp_11_8_reg_6758;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_14114_p4 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_12_8_reg_6706 <= p_inData_7_dout;
    end else if ((((trunc_ln_fu_14114_p4 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_temp_12_8_reg_6706 <= ap_phi_mux_temp_12_7_phi_fu_5864_p32;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_12_8_reg_6706 <= ap_phi_reg_pp0_iter1_temp_12_8_reg_6706;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_14114_p4 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_13_8_reg_6654 <= p_inData_7_dout;
    end else if ((((trunc_ln_fu_14114_p4 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_temp_13_8_reg_6654 <= ap_phi_mux_temp_13_7_phi_fu_5811_p32;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_13_8_reg_6654 <= ap_phi_reg_pp0_iter1_temp_13_8_reg_6654;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_14114_p4 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_14_8_reg_6602 <= p_inData_7_dout;
    end else if ((((trunc_ln_fu_14114_p4 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_temp_14_8_reg_6602 <= ap_phi_mux_temp_14_7_phi_fu_5758_p32;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_14_8_reg_6602 <= ap_phi_reg_pp0_iter1_temp_14_8_reg_6602;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln_fu_14114_p4 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_temp_15_8_reg_6550 <= ap_phi_mux_temp_15_7_phi_fu_5705_p32;
    end else if (((trunc_ln_fu_14114_p4 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_15_8_reg_6550 <= p_inData_7_dout;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_15_8_reg_6550 <= ap_phi_reg_pp0_iter1_temp_15_8_reg_6550;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_14114_p4 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_1_8_reg_7278 <= p_inData_7_dout;
    end else if ((((trunc_ln_fu_14114_p4 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_temp_1_8_reg_7278 <= ap_phi_mux_temp_1_7_phi_fu_6447_p32;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_1_8_reg_7278 <= ap_phi_reg_pp0_iter1_temp_1_8_reg_7278;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_14114_p4 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_2_8_reg_7226 <= p_inData_7_dout;
    end else if ((((trunc_ln_fu_14114_p4 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_temp_2_8_reg_7226 <= ap_phi_mux_temp_2_7_phi_fu_6394_p32;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_2_8_reg_7226 <= ap_phi_reg_pp0_iter1_temp_2_8_reg_7226;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_14114_p4 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_3_8_reg_7174 <= p_inData_7_dout;
    end else if ((((trunc_ln_fu_14114_p4 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_temp_3_8_reg_7174 <= ap_phi_mux_temp_3_7_phi_fu_6341_p32;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_3_8_reg_7174 <= ap_phi_reg_pp0_iter1_temp_3_8_reg_7174;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_14114_p4 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_4_8_reg_7122 <= p_inData_7_dout;
    end else if ((((trunc_ln_fu_14114_p4 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_temp_4_8_reg_7122 <= ap_phi_mux_temp_4_7_phi_fu_6288_p32;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_4_8_reg_7122 <= ap_phi_reg_pp0_iter1_temp_4_8_reg_7122;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_14114_p4 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_5_8_reg_7070 <= p_inData_7_dout;
    end else if ((((trunc_ln_fu_14114_p4 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_temp_5_8_reg_7070 <= ap_phi_mux_temp_5_7_phi_fu_6235_p32;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_5_8_reg_7070 <= ap_phi_reg_pp0_iter1_temp_5_8_reg_7070;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_14114_p4 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_6_8_reg_7018 <= p_inData_7_dout;
    end else if ((((trunc_ln_fu_14114_p4 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_temp_6_8_reg_7018 <= ap_phi_mux_temp_6_7_phi_fu_6182_p32;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_6_8_reg_7018 <= ap_phi_reg_pp0_iter1_temp_6_8_reg_7018;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_14114_p4 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_7_8_reg_6966 <= p_inData_7_dout;
    end else if ((((trunc_ln_fu_14114_p4 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_temp_7_8_reg_6966 <= ap_phi_mux_temp_7_7_phi_fu_6129_p32;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_7_8_reg_6966 <= ap_phi_reg_pp0_iter1_temp_7_8_reg_6966;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_14114_p4 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_8_8_reg_6914 <= p_inData_7_dout;
    end else if ((((trunc_ln_fu_14114_p4 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_temp_8_8_reg_6914 <= ap_phi_mux_temp_8_7_phi_fu_6076_p32;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_8_8_reg_6914 <= ap_phi_reg_pp0_iter1_temp_8_8_reg_6914;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_14114_p4 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_9_8_reg_6862 <= p_inData_7_dout;
    end else if ((((trunc_ln_fu_14114_p4 == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_fu_14114_p4 == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_temp_9_8_reg_6862 <= ap_phi_mux_temp_9_7_phi_fu_6023_p32;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_temp_9_8_reg_6862 <= ap_phi_reg_pp0_iter1_temp_9_8_reg_6862;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_reg_14297 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_0201_reg_471 <= r_reg_14172;
    end else if ((((icmp_ln113_reg_14297 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        r_0201_reg_471 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_reg_14301 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_0_16_159_reg_14046 <= p_inData_15_dout;
    end else if ((((trunc_ln_reg_14301 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        temp_0_16_159_reg_14046 <= ap_phi_mux_temp_0_15_phi_fu_13157_p32;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_0_16_159_reg_14046 <= ap_phi_reg_pp0_iter2_temp_0_16_159_reg_14046;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_reg_14301 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_10_16_reg_13486 <= p_inData_15_dout;
    end else if ((((trunc_ln_reg_14301 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        temp_10_16_reg_13486 <= ap_phi_mux_temp_10_15_phi_fu_12637_p32;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_10_16_reg_13486 <= ap_phi_reg_pp0_iter2_temp_10_16_reg_13486;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_reg_14301 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_11_16_reg_13430 <= p_inData_15_dout;
    end else if ((((trunc_ln_reg_14301 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        temp_11_16_reg_13430 <= ap_phi_mux_temp_11_15_phi_fu_12585_p32;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_11_16_reg_13430 <= ap_phi_reg_pp0_iter2_temp_11_16_reg_13430;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_reg_14301 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_12_16_reg_13374 <= p_inData_15_dout;
    end else if ((((trunc_ln_reg_14301 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        temp_12_16_reg_13374 <= ap_phi_mux_temp_12_15_phi_fu_12533_p32;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_12_16_reg_13374 <= ap_phi_reg_pp0_iter2_temp_12_16_reg_13374;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_reg_14301 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_13_16_reg_13318 <= p_inData_15_dout;
    end else if ((((trunc_ln_reg_14301 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        temp_13_16_reg_13318 <= ap_phi_mux_temp_13_15_phi_fu_12481_p32;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_13_16_reg_13318 <= ap_phi_reg_pp0_iter2_temp_13_16_reg_13318;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_reg_14301 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_14_16_reg_13262 <= p_inData_15_dout;
    end else if ((((trunc_ln_reg_14301 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        temp_14_16_reg_13262 <= ap_phi_mux_temp_14_15_phi_fu_12429_p32;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_14_16_reg_13262 <= ap_phi_reg_pp0_iter2_temp_14_16_reg_13262;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln_reg_14301 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        temp_15_16_reg_13206 <= ap_phi_mux_temp_15_15_phi_fu_12377_p32;
    end else if (((trunc_ln_reg_14301 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_15_16_reg_13206 <= p_inData_15_dout;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_15_16_reg_13206 <= ap_phi_reg_pp0_iter2_temp_15_16_reg_13206;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_reg_14301 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_1_16_reg_13990 <= p_inData_15_dout;
    end else if ((((trunc_ln_reg_14301 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        temp_1_16_reg_13990 <= ap_phi_mux_temp_1_15_phi_fu_13105_p32;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_1_16_reg_13990 <= ap_phi_reg_pp0_iter2_temp_1_16_reg_13990;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_reg_14301 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_2_16_reg_13934 <= p_inData_15_dout;
    end else if ((((trunc_ln_reg_14301 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        temp_2_16_reg_13934 <= ap_phi_mux_temp_2_15_phi_fu_13053_p32;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_2_16_reg_13934 <= ap_phi_reg_pp0_iter2_temp_2_16_reg_13934;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_reg_14301 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_3_16_reg_13878 <= p_inData_15_dout;
    end else if ((((trunc_ln_reg_14301 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        temp_3_16_reg_13878 <= ap_phi_mux_temp_3_15_phi_fu_13001_p32;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_3_16_reg_13878 <= ap_phi_reg_pp0_iter2_temp_3_16_reg_13878;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_reg_14301 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_4_16_reg_13822 <= p_inData_15_dout;
    end else if ((((trunc_ln_reg_14301 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        temp_4_16_reg_13822 <= ap_phi_mux_temp_4_15_phi_fu_12949_p32;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_4_16_reg_13822 <= ap_phi_reg_pp0_iter2_temp_4_16_reg_13822;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_reg_14301 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_5_16_reg_13766 <= p_inData_15_dout;
    end else if ((((trunc_ln_reg_14301 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        temp_5_16_reg_13766 <= ap_phi_mux_temp_5_15_phi_fu_12897_p32;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_5_16_reg_13766 <= ap_phi_reg_pp0_iter2_temp_5_16_reg_13766;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_reg_14301 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_6_16_reg_13710 <= p_inData_15_dout;
    end else if ((((trunc_ln_reg_14301 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        temp_6_16_reg_13710 <= ap_phi_mux_temp_6_15_phi_fu_12845_p32;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_6_16_reg_13710 <= ap_phi_reg_pp0_iter2_temp_6_16_reg_13710;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_reg_14301 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_7_16_reg_13654 <= p_inData_15_dout;
    end else if ((((trunc_ln_reg_14301 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        temp_7_16_reg_13654 <= ap_phi_mux_temp_7_15_phi_fu_12793_p32;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_7_16_reg_13654 <= ap_phi_reg_pp0_iter2_temp_7_16_reg_13654;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_reg_14301 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_8_16_reg_13598 <= p_inData_15_dout;
    end else if ((((trunc_ln_reg_14301 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        temp_8_16_reg_13598 <= ap_phi_mux_temp_8_15_phi_fu_12741_p32;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_8_16_reg_13598 <= ap_phi_reg_pp0_iter2_temp_8_16_reg_13598;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_reg_14301 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_9_16_reg_13542 <= p_inData_15_dout;
    end else if ((((trunc_ln_reg_14301 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln_reg_14301 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        temp_9_16_reg_13542 <= ap_phi_mux_temp_9_15_phi_fu_12689_p32;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_9_16_reg_13542 <= ap_phi_reg_pp0_iter2_temp_9_16_reg_13542;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_temp_0_8_reg_7330 <= ap_phi_reg_pp0_iter0_temp_0_8_reg_7330;
        ap_phi_reg_pp0_iter1_temp_10_8_reg_6810 <= ap_phi_reg_pp0_iter0_temp_10_8_reg_6810;
        ap_phi_reg_pp0_iter1_temp_11_8_reg_6758 <= ap_phi_reg_pp0_iter0_temp_11_8_reg_6758;
        ap_phi_reg_pp0_iter1_temp_12_8_reg_6706 <= ap_phi_reg_pp0_iter0_temp_12_8_reg_6706;
        ap_phi_reg_pp0_iter1_temp_13_8_reg_6654 <= ap_phi_reg_pp0_iter0_temp_13_8_reg_6654;
        ap_phi_reg_pp0_iter1_temp_14_8_reg_6602 <= ap_phi_reg_pp0_iter0_temp_14_8_reg_6602;
        ap_phi_reg_pp0_iter1_temp_15_8_reg_6550 <= ap_phi_reg_pp0_iter0_temp_15_8_reg_6550;
        ap_phi_reg_pp0_iter1_temp_1_8_reg_7278 <= ap_phi_reg_pp0_iter0_temp_1_8_reg_7278;
        ap_phi_reg_pp0_iter1_temp_2_8_reg_7226 <= ap_phi_reg_pp0_iter0_temp_2_8_reg_7226;
        ap_phi_reg_pp0_iter1_temp_3_8_reg_7174 <= ap_phi_reg_pp0_iter0_temp_3_8_reg_7174;
        ap_phi_reg_pp0_iter1_temp_4_8_reg_7122 <= ap_phi_reg_pp0_iter0_temp_4_8_reg_7122;
        ap_phi_reg_pp0_iter1_temp_5_8_reg_7070 <= ap_phi_reg_pp0_iter0_temp_5_8_reg_7070;
        ap_phi_reg_pp0_iter1_temp_6_8_reg_7018 <= ap_phi_reg_pp0_iter0_temp_6_8_reg_7018;
        ap_phi_reg_pp0_iter1_temp_7_8_reg_6966 <= ap_phi_reg_pp0_iter0_temp_7_8_reg_6966;
        ap_phi_reg_pp0_iter1_temp_8_8_reg_6914 <= ap_phi_reg_pp0_iter0_temp_8_8_reg_6914;
        ap_phi_reg_pp0_iter1_temp_9_8_reg_6862 <= ap_phi_reg_pp0_iter0_temp_9_8_reg_6862;
        r_reg_14172 <= r_fu_14102_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln113_reg_14297 <= icmp_ln113_fu_14108_p2;
        icmp_ln113_reg_14297_pp0_iter1_reg <= icmp_ln113_reg_14297;
        r_0201_reg_471_pp0_iter1_reg <= r_0201_reg_471;
        temp_0_16_reg_14177 <= p_inData_1_dout;
        temp_0_17_reg_14197 <= p_inData_2_dout;
        temp_0_18_reg_14217 <= p_inData_3_dout;
        temp_0_19_reg_14237 <= p_inData_4_dout;
        temp_0_20_reg_14257 <= p_inData_5_dout;
        temp_0_21_reg_14277 <= p_inData_6_dout;
        temp_0_23_reg_14325 <= p_inData_8_dout;
        temp_0_24_reg_14349 <= p_inData_9_dout;
        temp_0_25_reg_14369 <= p_inData_10_dout;
        temp_0_26_reg_14389 <= p_inData_11_dout;
        temp_0_27_reg_14409 <= p_inData_12_dout;
        temp_0_28_reg_14429 <= p_inData_13_dout;
        temp_0_29_reg_14449 <= p_inData_14_dout;
        temp_0_reg_14152 <= p_inData_0_dout;
        trunc_ln_reg_14301 <= {{r_0201_reg_471[7:4]}};
        xor_ln203_reg_14345 <= xor_ln203_fu_14124_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln113_reg_14297_pp0_iter2_reg <= icmp_ln113_reg_14297_pp0_iter1_reg;
        r_0201_reg_471_pp0_iter2_reg <= r_0201_reg_471_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_reg_14297_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_0_0200_reg_486 <= ap_phi_mux_temp_0_16_159_phi_fu_14051_p32;
        temp_10_0190_reg_626 <= ap_phi_mux_temp_10_16_phi_fu_13491_p32;
        temp_11_0189_reg_640 <= ap_phi_mux_temp_11_16_phi_fu_13435_p32;
        temp_12_0188_reg_654 <= ap_phi_mux_temp_12_16_phi_fu_13379_p32;
        temp_13_0187_reg_668 <= ap_phi_mux_temp_13_16_phi_fu_13323_p32;
        temp_14_0186_reg_682 <= ap_phi_mux_temp_14_16_phi_fu_13267_p32;
        temp_15_0185_reg_696 <= ap_phi_mux_temp_15_16_phi_fu_13211_p32;
        temp_1_0199_reg_500 <= ap_phi_mux_temp_1_16_phi_fu_13995_p32;
        temp_2_0198_reg_514 <= ap_phi_mux_temp_2_16_phi_fu_13939_p32;
        temp_3_0197_reg_528 <= ap_phi_mux_temp_3_16_phi_fu_13883_p32;
        temp_4_0196_reg_542 <= ap_phi_mux_temp_4_16_phi_fu_13827_p32;
        temp_5_0195_reg_556 <= ap_phi_mux_temp_5_16_phi_fu_13771_p32;
        temp_6_0194_reg_570 <= ap_phi_mux_temp_6_16_phi_fu_13715_p32;
        temp_7_0193_reg_584 <= ap_phi_mux_temp_7_16_phi_fu_13659_p32;
        temp_8_0192_reg_598 <= ap_phi_mux_temp_8_16_phi_fu_13603_p32;
        temp_9_0191_reg_612 <= ap_phi_mux_temp_9_16_phi_fu_13547_p32;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_14297_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((icmp_ln113_reg_14297 == 1'd1)) begin
            ap_phi_mux_r_0201_phi_fu_475_p6 = 8'd0;
        end else if ((icmp_ln113_reg_14297 == 1'd0)) begin
            ap_phi_mux_r_0201_phi_fu_475_p6 = r_reg_14172;
        end else begin
            ap_phi_mux_r_0201_phi_fu_475_p6 = r_0201_reg_471;
        end
    end else begin
        ap_phi_mux_r_0201_phi_fu_475_p6 = r_0201_reg_471;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_14297_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_temp_0_0200_phi_fu_490_p6 = ap_phi_mux_temp_0_16_159_phi_fu_14051_p32;
    end else begin
        ap_phi_mux_temp_0_0200_phi_fu_490_p6 = temp_0_0200_reg_486;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd7)) begin
        ap_phi_mux_temp_0_10_phi_fu_8997_p32 = temp_0_24_reg_14349;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_0_10_phi_fu_8997_p32 = ap_phi_mux_temp_0_9_phi_fu_8165_p32;
    end else begin
        ap_phi_mux_temp_0_10_phi_fu_8997_p32 = ap_phi_reg_pp0_iter2_temp_0_10_reg_8994;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd6)) begin
        ap_phi_mux_temp_0_11_phi_fu_9829_p32 = temp_0_25_reg_14369;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_0_11_phi_fu_9829_p32 = ap_phi_mux_temp_0_10_phi_fu_8997_p32;
    end else begin
        ap_phi_mux_temp_0_11_phi_fu_9829_p32 = ap_phi_reg_pp0_iter2_temp_0_11_reg_9826;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd5)) begin
        ap_phi_mux_temp_0_12_phi_fu_10661_p32 = temp_0_26_reg_14389;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_0_12_phi_fu_10661_p32 = ap_phi_mux_temp_0_11_phi_fu_9829_p32;
    end else begin
        ap_phi_mux_temp_0_12_phi_fu_10661_p32 = ap_phi_reg_pp0_iter2_temp_0_12_reg_10658;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd4)) begin
        ap_phi_mux_temp_0_13_phi_fu_11493_p32 = temp_0_27_reg_14409;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_0_13_phi_fu_11493_p32 = ap_phi_mux_temp_0_12_phi_fu_10661_p32;
    end else begin
        ap_phi_mux_temp_0_13_phi_fu_11493_p32 = ap_phi_reg_pp0_iter2_temp_0_13_reg_11490;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd3)) begin
        ap_phi_mux_temp_0_14_phi_fu_12325_p32 = temp_0_28_reg_14429;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_0_14_phi_fu_12325_p32 = ap_phi_mux_temp_0_13_phi_fu_11493_p32;
    end else begin
        ap_phi_mux_temp_0_14_phi_fu_12325_p32 = ap_phi_reg_pp0_iter2_temp_0_14_reg_12322;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd2)) begin
        ap_phi_mux_temp_0_15_phi_fu_13157_p32 = temp_0_29_reg_14449;
    end else if (((trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_0_15_phi_fu_13157_p32 = ap_phi_mux_temp_0_14_phi_fu_12325_p32;
    end else begin
        ap_phi_mux_temp_0_15_phi_fu_13157_p32 = ap_phi_reg_pp0_iter2_temp_0_15_reg_13154;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd1)) begin
        ap_phi_mux_temp_0_16_159_phi_fu_14051_p32 = p_inData_15_dout;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0))) begin
        ap_phi_mux_temp_0_16_159_phi_fu_14051_p32 = ap_phi_mux_temp_0_15_phi_fu_13157_p32;
    end else begin
        ap_phi_mux_temp_0_16_159_phi_fu_14051_p32 = ap_phi_reg_pp0_iter2_temp_0_16_159_reg_14046;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd0)) begin
        ap_phi_mux_temp_0_1_phi_fu_1493_p32 = temp_0_reg_14152;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_0_1_phi_fu_1493_p32 = ap_phi_mux_temp_0_0200_phi_fu_490_p6;
    end else begin
        ap_phi_mux_temp_0_1_phi_fu_1493_p32 = ap_phi_reg_pp0_iter1_temp_0_1_reg_1490;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd15)) begin
        ap_phi_mux_temp_0_2_phi_fu_2325_p32 = temp_0_16_reg_14177;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_0_2_phi_fu_2325_p32 = ap_phi_mux_temp_0_1_phi_fu_1493_p32;
    end else begin
        ap_phi_mux_temp_0_2_phi_fu_2325_p32 = ap_phi_reg_pp0_iter1_temp_0_2_reg_2322;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd14)) begin
        ap_phi_mux_temp_0_3_phi_fu_3157_p32 = temp_0_17_reg_14197;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_0_3_phi_fu_3157_p32 = ap_phi_mux_temp_0_2_phi_fu_2325_p32;
    end else begin
        ap_phi_mux_temp_0_3_phi_fu_3157_p32 = ap_phi_reg_pp0_iter1_temp_0_3_reg_3154;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd13)) begin
        ap_phi_mux_temp_0_4_phi_fu_3989_p32 = temp_0_18_reg_14217;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_0_4_phi_fu_3989_p32 = ap_phi_mux_temp_0_3_phi_fu_3157_p32;
    end else begin
        ap_phi_mux_temp_0_4_phi_fu_3989_p32 = ap_phi_reg_pp0_iter1_temp_0_4_reg_3986;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd12)) begin
        ap_phi_mux_temp_0_5_phi_fu_4821_p32 = temp_0_19_reg_14237;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_0_5_phi_fu_4821_p32 = ap_phi_mux_temp_0_4_phi_fu_3989_p32;
    end else begin
        ap_phi_mux_temp_0_5_phi_fu_4821_p32 = ap_phi_reg_pp0_iter1_temp_0_5_reg_4818;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd11)) begin
        ap_phi_mux_temp_0_6_phi_fu_5653_p32 = temp_0_20_reg_14257;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_0_6_phi_fu_5653_p32 = ap_phi_mux_temp_0_5_phi_fu_4821_p32;
    end else begin
        ap_phi_mux_temp_0_6_phi_fu_5653_p32 = ap_phi_reg_pp0_iter1_temp_0_6_reg_5650;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd10)) begin
        ap_phi_mux_temp_0_7_phi_fu_6500_p32 = temp_0_21_reg_14277;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_0_7_phi_fu_6500_p32 = ap_phi_mux_temp_0_6_phi_fu_5653_p32;
    end else begin
        ap_phi_mux_temp_0_7_phi_fu_6500_p32 = ap_phi_reg_pp0_iter1_temp_0_7_reg_6497;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14345 == 4'd0)) begin
        ap_phi_mux_temp_0_9_phi_fu_8165_p32 = temp_0_23_reg_14325;
    end else if (((xor_ln203_reg_14345 == 4'd2) | (xor_ln203_reg_14345 == 4'd3) | (xor_ln203_reg_14345 == 4'd4) | (xor_ln203_reg_14345 == 4'd5) | (xor_ln203_reg_14345 == 4'd6) | (xor_ln203_reg_14345 == 4'd7) | (xor_ln203_reg_14345 == 4'd8) | (xor_ln203_reg_14345 == 4'd9) | (xor_ln203_reg_14345 == 4'd10) | (xor_ln203_reg_14345 == 4'd11) | (xor_ln203_reg_14345 == 4'd12) | (xor_ln203_reg_14345 == 4'd13) | (xor_ln203_reg_14345 == 4'd14) | (xor_ln203_reg_14345 == 4'd15) | (xor_ln203_reg_14345 == 4'd1))) begin
        ap_phi_mux_temp_0_9_phi_fu_8165_p32 = ap_phi_reg_pp0_iter2_temp_0_8_reg_7330;
    end else begin
        ap_phi_mux_temp_0_9_phi_fu_8165_p32 = ap_phi_reg_pp0_iter2_temp_0_9_reg_8162;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_14297_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_temp_10_0190_phi_fu_630_p6 = ap_phi_mux_temp_10_16_phi_fu_13491_p32;
    end else begin
        ap_phi_mux_temp_10_0190_phi_fu_630_p6 = temp_10_0190_reg_626;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd1)) begin
        ap_phi_mux_temp_10_10_phi_fu_8477_p32 = temp_0_24_reg_14349;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0))) begin
        ap_phi_mux_temp_10_10_phi_fu_8477_p32 = ap_phi_mux_temp_10_9_phi_fu_7645_p32;
    end else begin
        ap_phi_mux_temp_10_10_phi_fu_8477_p32 = ap_phi_reg_pp0_iter2_temp_10_10_reg_8474;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd0)) begin
        ap_phi_mux_temp_10_11_phi_fu_9309_p32 = temp_0_25_reg_14369;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_10_11_phi_fu_9309_p32 = ap_phi_mux_temp_10_10_phi_fu_8477_p32;
    end else begin
        ap_phi_mux_temp_10_11_phi_fu_9309_p32 = ap_phi_reg_pp0_iter2_temp_10_11_reg_9306;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd15)) begin
        ap_phi_mux_temp_10_12_phi_fu_10141_p32 = temp_0_26_reg_14389;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_10_12_phi_fu_10141_p32 = ap_phi_mux_temp_10_11_phi_fu_9309_p32;
    end else begin
        ap_phi_mux_temp_10_12_phi_fu_10141_p32 = ap_phi_reg_pp0_iter2_temp_10_12_reg_10138;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd14)) begin
        ap_phi_mux_temp_10_13_phi_fu_10973_p32 = temp_0_27_reg_14409;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_10_13_phi_fu_10973_p32 = ap_phi_mux_temp_10_12_phi_fu_10141_p32;
    end else begin
        ap_phi_mux_temp_10_13_phi_fu_10973_p32 = ap_phi_reg_pp0_iter2_temp_10_13_reg_10970;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd13)) begin
        ap_phi_mux_temp_10_14_phi_fu_11805_p32 = temp_0_28_reg_14429;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_10_14_phi_fu_11805_p32 = ap_phi_mux_temp_10_13_phi_fu_10973_p32;
    end else begin
        ap_phi_mux_temp_10_14_phi_fu_11805_p32 = ap_phi_reg_pp0_iter2_temp_10_14_reg_11802;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd12)) begin
        ap_phi_mux_temp_10_15_phi_fu_12637_p32 = temp_0_29_reg_14449;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_10_15_phi_fu_12637_p32 = ap_phi_mux_temp_10_14_phi_fu_11805_p32;
    end else begin
        ap_phi_mux_temp_10_15_phi_fu_12637_p32 = ap_phi_reg_pp0_iter2_temp_10_15_reg_12634;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd11)) begin
        ap_phi_mux_temp_10_16_phi_fu_13491_p32 = p_inData_15_dout;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_10_16_phi_fu_13491_p32 = ap_phi_mux_temp_10_15_phi_fu_12637_p32;
    end else begin
        ap_phi_mux_temp_10_16_phi_fu_13491_p32 = ap_phi_reg_pp0_iter2_temp_10_16_reg_13486;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd10)) begin
        ap_phi_mux_temp_10_1_phi_fu_973_p32 = temp_0_reg_14152;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_10_1_phi_fu_973_p32 = ap_phi_mux_temp_10_0190_phi_fu_630_p6;
    end else begin
        ap_phi_mux_temp_10_1_phi_fu_973_p32 = ap_phi_reg_pp0_iter1_temp_10_1_reg_970;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd9)) begin
        ap_phi_mux_temp_10_2_phi_fu_1805_p32 = temp_0_16_reg_14177;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_10_2_phi_fu_1805_p32 = ap_phi_mux_temp_10_1_phi_fu_973_p32;
    end else begin
        ap_phi_mux_temp_10_2_phi_fu_1805_p32 = ap_phi_reg_pp0_iter1_temp_10_2_reg_1802;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd8)) begin
        ap_phi_mux_temp_10_3_phi_fu_2637_p32 = temp_0_17_reg_14197;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_10_3_phi_fu_2637_p32 = ap_phi_mux_temp_10_2_phi_fu_1805_p32;
    end else begin
        ap_phi_mux_temp_10_3_phi_fu_2637_p32 = ap_phi_reg_pp0_iter1_temp_10_3_reg_2634;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd7)) begin
        ap_phi_mux_temp_10_4_phi_fu_3469_p32 = temp_0_18_reg_14217;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_10_4_phi_fu_3469_p32 = ap_phi_mux_temp_10_3_phi_fu_2637_p32;
    end else begin
        ap_phi_mux_temp_10_4_phi_fu_3469_p32 = ap_phi_reg_pp0_iter1_temp_10_4_reg_3466;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd6)) begin
        ap_phi_mux_temp_10_5_phi_fu_4301_p32 = temp_0_19_reg_14237;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_10_5_phi_fu_4301_p32 = ap_phi_mux_temp_10_4_phi_fu_3469_p32;
    end else begin
        ap_phi_mux_temp_10_5_phi_fu_4301_p32 = ap_phi_reg_pp0_iter1_temp_10_5_reg_4298;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd5)) begin
        ap_phi_mux_temp_10_6_phi_fu_5133_p32 = temp_0_20_reg_14257;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_10_6_phi_fu_5133_p32 = ap_phi_mux_temp_10_5_phi_fu_4301_p32;
    end else begin
        ap_phi_mux_temp_10_6_phi_fu_5133_p32 = ap_phi_reg_pp0_iter1_temp_10_6_reg_5130;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd4)) begin
        ap_phi_mux_temp_10_7_phi_fu_5970_p32 = temp_0_21_reg_14277;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_10_7_phi_fu_5970_p32 = ap_phi_mux_temp_10_6_phi_fu_5133_p32;
    end else begin
        ap_phi_mux_temp_10_7_phi_fu_5970_p32 = ap_phi_reg_pp0_iter1_temp_10_7_reg_5967;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14345 == 4'd10)) begin
        ap_phi_mux_temp_10_9_phi_fu_7645_p32 = temp_0_23_reg_14325;
    end else if (((xor_ln203_reg_14345 == 4'd2) | (xor_ln203_reg_14345 == 4'd3) | (xor_ln203_reg_14345 == 4'd4) | (xor_ln203_reg_14345 == 4'd5) | (xor_ln203_reg_14345 == 4'd6) | (xor_ln203_reg_14345 == 4'd7) | (xor_ln203_reg_14345 == 4'd8) | (xor_ln203_reg_14345 == 4'd9) | (xor_ln203_reg_14345 == 4'd11) | (xor_ln203_reg_14345 == 4'd12) | (xor_ln203_reg_14345 == 4'd13) | (xor_ln203_reg_14345 == 4'd14) | (xor_ln203_reg_14345 == 4'd15) | (xor_ln203_reg_14345 == 4'd0) | (xor_ln203_reg_14345 == 4'd1))) begin
        ap_phi_mux_temp_10_9_phi_fu_7645_p32 = ap_phi_reg_pp0_iter2_temp_10_8_reg_6810;
    end else begin
        ap_phi_mux_temp_10_9_phi_fu_7645_p32 = ap_phi_reg_pp0_iter2_temp_10_9_reg_7642;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_14297_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_temp_11_0189_phi_fu_644_p6 = ap_phi_mux_temp_11_16_phi_fu_13435_p32;
    end else begin
        ap_phi_mux_temp_11_0189_phi_fu_644_p6 = temp_11_0189_reg_640;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd2)) begin
        ap_phi_mux_temp_11_10_phi_fu_8425_p32 = temp_0_24_reg_14349;
    end else if (((trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_11_10_phi_fu_8425_p32 = ap_phi_mux_temp_11_9_phi_fu_7593_p32;
    end else begin
        ap_phi_mux_temp_11_10_phi_fu_8425_p32 = ap_phi_reg_pp0_iter2_temp_11_10_reg_8422;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd1)) begin
        ap_phi_mux_temp_11_11_phi_fu_9257_p32 = temp_0_25_reg_14369;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0))) begin
        ap_phi_mux_temp_11_11_phi_fu_9257_p32 = ap_phi_mux_temp_11_10_phi_fu_8425_p32;
    end else begin
        ap_phi_mux_temp_11_11_phi_fu_9257_p32 = ap_phi_reg_pp0_iter2_temp_11_11_reg_9254;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd0)) begin
        ap_phi_mux_temp_11_12_phi_fu_10089_p32 = temp_0_26_reg_14389;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_11_12_phi_fu_10089_p32 = ap_phi_mux_temp_11_11_phi_fu_9257_p32;
    end else begin
        ap_phi_mux_temp_11_12_phi_fu_10089_p32 = ap_phi_reg_pp0_iter2_temp_11_12_reg_10086;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd15)) begin
        ap_phi_mux_temp_11_13_phi_fu_10921_p32 = temp_0_27_reg_14409;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_11_13_phi_fu_10921_p32 = ap_phi_mux_temp_11_12_phi_fu_10089_p32;
    end else begin
        ap_phi_mux_temp_11_13_phi_fu_10921_p32 = ap_phi_reg_pp0_iter2_temp_11_13_reg_10918;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd14)) begin
        ap_phi_mux_temp_11_14_phi_fu_11753_p32 = temp_0_28_reg_14429;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_11_14_phi_fu_11753_p32 = ap_phi_mux_temp_11_13_phi_fu_10921_p32;
    end else begin
        ap_phi_mux_temp_11_14_phi_fu_11753_p32 = ap_phi_reg_pp0_iter2_temp_11_14_reg_11750;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd13)) begin
        ap_phi_mux_temp_11_15_phi_fu_12585_p32 = temp_0_29_reg_14449;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_11_15_phi_fu_12585_p32 = ap_phi_mux_temp_11_14_phi_fu_11753_p32;
    end else begin
        ap_phi_mux_temp_11_15_phi_fu_12585_p32 = ap_phi_reg_pp0_iter2_temp_11_15_reg_12582;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd12)) begin
        ap_phi_mux_temp_11_16_phi_fu_13435_p32 = p_inData_15_dout;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_11_16_phi_fu_13435_p32 = ap_phi_mux_temp_11_15_phi_fu_12585_p32;
    end else begin
        ap_phi_mux_temp_11_16_phi_fu_13435_p32 = ap_phi_reg_pp0_iter2_temp_11_16_reg_13430;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd11)) begin
        ap_phi_mux_temp_11_1_phi_fu_921_p32 = temp_0_reg_14152;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_11_1_phi_fu_921_p32 = ap_phi_mux_temp_11_0189_phi_fu_644_p6;
    end else begin
        ap_phi_mux_temp_11_1_phi_fu_921_p32 = ap_phi_reg_pp0_iter1_temp_11_1_reg_918;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd10)) begin
        ap_phi_mux_temp_11_2_phi_fu_1753_p32 = temp_0_16_reg_14177;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_11_2_phi_fu_1753_p32 = ap_phi_mux_temp_11_1_phi_fu_921_p32;
    end else begin
        ap_phi_mux_temp_11_2_phi_fu_1753_p32 = ap_phi_reg_pp0_iter1_temp_11_2_reg_1750;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd9)) begin
        ap_phi_mux_temp_11_3_phi_fu_2585_p32 = temp_0_17_reg_14197;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_11_3_phi_fu_2585_p32 = ap_phi_mux_temp_11_2_phi_fu_1753_p32;
    end else begin
        ap_phi_mux_temp_11_3_phi_fu_2585_p32 = ap_phi_reg_pp0_iter1_temp_11_3_reg_2582;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd8)) begin
        ap_phi_mux_temp_11_4_phi_fu_3417_p32 = temp_0_18_reg_14217;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_11_4_phi_fu_3417_p32 = ap_phi_mux_temp_11_3_phi_fu_2585_p32;
    end else begin
        ap_phi_mux_temp_11_4_phi_fu_3417_p32 = ap_phi_reg_pp0_iter1_temp_11_4_reg_3414;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd7)) begin
        ap_phi_mux_temp_11_5_phi_fu_4249_p32 = temp_0_19_reg_14237;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_11_5_phi_fu_4249_p32 = ap_phi_mux_temp_11_4_phi_fu_3417_p32;
    end else begin
        ap_phi_mux_temp_11_5_phi_fu_4249_p32 = ap_phi_reg_pp0_iter1_temp_11_5_reg_4246;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd6)) begin
        ap_phi_mux_temp_11_6_phi_fu_5081_p32 = temp_0_20_reg_14257;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_11_6_phi_fu_5081_p32 = ap_phi_mux_temp_11_5_phi_fu_4249_p32;
    end else begin
        ap_phi_mux_temp_11_6_phi_fu_5081_p32 = ap_phi_reg_pp0_iter1_temp_11_6_reg_5078;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd5)) begin
        ap_phi_mux_temp_11_7_phi_fu_5917_p32 = temp_0_21_reg_14277;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_11_7_phi_fu_5917_p32 = ap_phi_mux_temp_11_6_phi_fu_5081_p32;
    end else begin
        ap_phi_mux_temp_11_7_phi_fu_5917_p32 = ap_phi_reg_pp0_iter1_temp_11_7_reg_5914;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14345 == 4'd11)) begin
        ap_phi_mux_temp_11_9_phi_fu_7593_p32 = temp_0_23_reg_14325;
    end else if (((xor_ln203_reg_14345 == 4'd2) | (xor_ln203_reg_14345 == 4'd3) | (xor_ln203_reg_14345 == 4'd4) | (xor_ln203_reg_14345 == 4'd5) | (xor_ln203_reg_14345 == 4'd6) | (xor_ln203_reg_14345 == 4'd7) | (xor_ln203_reg_14345 == 4'd8) | (xor_ln203_reg_14345 == 4'd9) | (xor_ln203_reg_14345 == 4'd10) | (xor_ln203_reg_14345 == 4'd12) | (xor_ln203_reg_14345 == 4'd13) | (xor_ln203_reg_14345 == 4'd14) | (xor_ln203_reg_14345 == 4'd15) | (xor_ln203_reg_14345 == 4'd0) | (xor_ln203_reg_14345 == 4'd1))) begin
        ap_phi_mux_temp_11_9_phi_fu_7593_p32 = ap_phi_reg_pp0_iter2_temp_11_8_reg_6758;
    end else begin
        ap_phi_mux_temp_11_9_phi_fu_7593_p32 = ap_phi_reg_pp0_iter2_temp_11_9_reg_7590;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_14297_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_temp_12_0188_phi_fu_658_p6 = ap_phi_mux_temp_12_16_phi_fu_13379_p32;
    end else begin
        ap_phi_mux_temp_12_0188_phi_fu_658_p6 = temp_12_0188_reg_654;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd3)) begin
        ap_phi_mux_temp_12_10_phi_fu_8373_p32 = temp_0_24_reg_14349;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_12_10_phi_fu_8373_p32 = ap_phi_mux_temp_12_9_phi_fu_7541_p32;
    end else begin
        ap_phi_mux_temp_12_10_phi_fu_8373_p32 = ap_phi_reg_pp0_iter2_temp_12_10_reg_8370;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd2)) begin
        ap_phi_mux_temp_12_11_phi_fu_9205_p32 = temp_0_25_reg_14369;
    end else if (((trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_12_11_phi_fu_9205_p32 = ap_phi_mux_temp_12_10_phi_fu_8373_p32;
    end else begin
        ap_phi_mux_temp_12_11_phi_fu_9205_p32 = ap_phi_reg_pp0_iter2_temp_12_11_reg_9202;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd1)) begin
        ap_phi_mux_temp_12_12_phi_fu_10037_p32 = temp_0_26_reg_14389;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0))) begin
        ap_phi_mux_temp_12_12_phi_fu_10037_p32 = ap_phi_mux_temp_12_11_phi_fu_9205_p32;
    end else begin
        ap_phi_mux_temp_12_12_phi_fu_10037_p32 = ap_phi_reg_pp0_iter2_temp_12_12_reg_10034;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd0)) begin
        ap_phi_mux_temp_12_13_phi_fu_10869_p32 = temp_0_27_reg_14409;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_12_13_phi_fu_10869_p32 = ap_phi_mux_temp_12_12_phi_fu_10037_p32;
    end else begin
        ap_phi_mux_temp_12_13_phi_fu_10869_p32 = ap_phi_reg_pp0_iter2_temp_12_13_reg_10866;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd15)) begin
        ap_phi_mux_temp_12_14_phi_fu_11701_p32 = temp_0_28_reg_14429;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_12_14_phi_fu_11701_p32 = ap_phi_mux_temp_12_13_phi_fu_10869_p32;
    end else begin
        ap_phi_mux_temp_12_14_phi_fu_11701_p32 = ap_phi_reg_pp0_iter2_temp_12_14_reg_11698;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd14)) begin
        ap_phi_mux_temp_12_15_phi_fu_12533_p32 = temp_0_29_reg_14449;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_12_15_phi_fu_12533_p32 = ap_phi_mux_temp_12_14_phi_fu_11701_p32;
    end else begin
        ap_phi_mux_temp_12_15_phi_fu_12533_p32 = ap_phi_reg_pp0_iter2_temp_12_15_reg_12530;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd13)) begin
        ap_phi_mux_temp_12_16_phi_fu_13379_p32 = p_inData_15_dout;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_12_16_phi_fu_13379_p32 = ap_phi_mux_temp_12_15_phi_fu_12533_p32;
    end else begin
        ap_phi_mux_temp_12_16_phi_fu_13379_p32 = ap_phi_reg_pp0_iter2_temp_12_16_reg_13374;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd12)) begin
        ap_phi_mux_temp_12_1_phi_fu_869_p32 = temp_0_reg_14152;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_12_1_phi_fu_869_p32 = ap_phi_mux_temp_12_0188_phi_fu_658_p6;
    end else begin
        ap_phi_mux_temp_12_1_phi_fu_869_p32 = ap_phi_reg_pp0_iter1_temp_12_1_reg_866;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd11)) begin
        ap_phi_mux_temp_12_2_phi_fu_1701_p32 = temp_0_16_reg_14177;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_12_2_phi_fu_1701_p32 = ap_phi_mux_temp_12_1_phi_fu_869_p32;
    end else begin
        ap_phi_mux_temp_12_2_phi_fu_1701_p32 = ap_phi_reg_pp0_iter1_temp_12_2_reg_1698;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd10)) begin
        ap_phi_mux_temp_12_3_phi_fu_2533_p32 = temp_0_17_reg_14197;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_12_3_phi_fu_2533_p32 = ap_phi_mux_temp_12_2_phi_fu_1701_p32;
    end else begin
        ap_phi_mux_temp_12_3_phi_fu_2533_p32 = ap_phi_reg_pp0_iter1_temp_12_3_reg_2530;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd9)) begin
        ap_phi_mux_temp_12_4_phi_fu_3365_p32 = temp_0_18_reg_14217;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_12_4_phi_fu_3365_p32 = ap_phi_mux_temp_12_3_phi_fu_2533_p32;
    end else begin
        ap_phi_mux_temp_12_4_phi_fu_3365_p32 = ap_phi_reg_pp0_iter1_temp_12_4_reg_3362;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd8)) begin
        ap_phi_mux_temp_12_5_phi_fu_4197_p32 = temp_0_19_reg_14237;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_12_5_phi_fu_4197_p32 = ap_phi_mux_temp_12_4_phi_fu_3365_p32;
    end else begin
        ap_phi_mux_temp_12_5_phi_fu_4197_p32 = ap_phi_reg_pp0_iter1_temp_12_5_reg_4194;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd7)) begin
        ap_phi_mux_temp_12_6_phi_fu_5029_p32 = temp_0_20_reg_14257;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_12_6_phi_fu_5029_p32 = ap_phi_mux_temp_12_5_phi_fu_4197_p32;
    end else begin
        ap_phi_mux_temp_12_6_phi_fu_5029_p32 = ap_phi_reg_pp0_iter1_temp_12_6_reg_5026;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd6)) begin
        ap_phi_mux_temp_12_7_phi_fu_5864_p32 = temp_0_21_reg_14277;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_12_7_phi_fu_5864_p32 = ap_phi_mux_temp_12_6_phi_fu_5029_p32;
    end else begin
        ap_phi_mux_temp_12_7_phi_fu_5864_p32 = ap_phi_reg_pp0_iter1_temp_12_7_reg_5861;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14345 == 4'd12)) begin
        ap_phi_mux_temp_12_9_phi_fu_7541_p32 = temp_0_23_reg_14325;
    end else if (((xor_ln203_reg_14345 == 4'd2) | (xor_ln203_reg_14345 == 4'd3) | (xor_ln203_reg_14345 == 4'd4) | (xor_ln203_reg_14345 == 4'd5) | (xor_ln203_reg_14345 == 4'd6) | (xor_ln203_reg_14345 == 4'd7) | (xor_ln203_reg_14345 == 4'd8) | (xor_ln203_reg_14345 == 4'd9) | (xor_ln203_reg_14345 == 4'd10) | (xor_ln203_reg_14345 == 4'd11) | (xor_ln203_reg_14345 == 4'd13) | (xor_ln203_reg_14345 == 4'd14) | (xor_ln203_reg_14345 == 4'd15) | (xor_ln203_reg_14345 == 4'd0) | (xor_ln203_reg_14345 == 4'd1))) begin
        ap_phi_mux_temp_12_9_phi_fu_7541_p32 = ap_phi_reg_pp0_iter2_temp_12_8_reg_6706;
    end else begin
        ap_phi_mux_temp_12_9_phi_fu_7541_p32 = ap_phi_reg_pp0_iter2_temp_12_9_reg_7538;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_14297_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_temp_13_0187_phi_fu_672_p6 = ap_phi_mux_temp_13_16_phi_fu_13323_p32;
    end else begin
        ap_phi_mux_temp_13_0187_phi_fu_672_p6 = temp_13_0187_reg_668;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd4)) begin
        ap_phi_mux_temp_13_10_phi_fu_8321_p32 = temp_0_24_reg_14349;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_13_10_phi_fu_8321_p32 = ap_phi_mux_temp_13_9_phi_fu_7489_p32;
    end else begin
        ap_phi_mux_temp_13_10_phi_fu_8321_p32 = ap_phi_reg_pp0_iter2_temp_13_10_reg_8318;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd3)) begin
        ap_phi_mux_temp_13_11_phi_fu_9153_p32 = temp_0_25_reg_14369;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_13_11_phi_fu_9153_p32 = ap_phi_mux_temp_13_10_phi_fu_8321_p32;
    end else begin
        ap_phi_mux_temp_13_11_phi_fu_9153_p32 = ap_phi_reg_pp0_iter2_temp_13_11_reg_9150;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd2)) begin
        ap_phi_mux_temp_13_12_phi_fu_9985_p32 = temp_0_26_reg_14389;
    end else if (((trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_13_12_phi_fu_9985_p32 = ap_phi_mux_temp_13_11_phi_fu_9153_p32;
    end else begin
        ap_phi_mux_temp_13_12_phi_fu_9985_p32 = ap_phi_reg_pp0_iter2_temp_13_12_reg_9982;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd1)) begin
        ap_phi_mux_temp_13_13_phi_fu_10817_p32 = temp_0_27_reg_14409;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0))) begin
        ap_phi_mux_temp_13_13_phi_fu_10817_p32 = ap_phi_mux_temp_13_12_phi_fu_9985_p32;
    end else begin
        ap_phi_mux_temp_13_13_phi_fu_10817_p32 = ap_phi_reg_pp0_iter2_temp_13_13_reg_10814;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd0)) begin
        ap_phi_mux_temp_13_14_phi_fu_11649_p32 = temp_0_28_reg_14429;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_13_14_phi_fu_11649_p32 = ap_phi_mux_temp_13_13_phi_fu_10817_p32;
    end else begin
        ap_phi_mux_temp_13_14_phi_fu_11649_p32 = ap_phi_reg_pp0_iter2_temp_13_14_reg_11646;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd15)) begin
        ap_phi_mux_temp_13_15_phi_fu_12481_p32 = temp_0_29_reg_14449;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_13_15_phi_fu_12481_p32 = ap_phi_mux_temp_13_14_phi_fu_11649_p32;
    end else begin
        ap_phi_mux_temp_13_15_phi_fu_12481_p32 = ap_phi_reg_pp0_iter2_temp_13_15_reg_12478;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd14)) begin
        ap_phi_mux_temp_13_16_phi_fu_13323_p32 = p_inData_15_dout;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_13_16_phi_fu_13323_p32 = ap_phi_mux_temp_13_15_phi_fu_12481_p32;
    end else begin
        ap_phi_mux_temp_13_16_phi_fu_13323_p32 = ap_phi_reg_pp0_iter2_temp_13_16_reg_13318;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd13)) begin
        ap_phi_mux_temp_13_1_phi_fu_817_p32 = temp_0_reg_14152;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_13_1_phi_fu_817_p32 = ap_phi_mux_temp_13_0187_phi_fu_672_p6;
    end else begin
        ap_phi_mux_temp_13_1_phi_fu_817_p32 = ap_phi_reg_pp0_iter1_temp_13_1_reg_814;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd12)) begin
        ap_phi_mux_temp_13_2_phi_fu_1649_p32 = temp_0_16_reg_14177;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_13_2_phi_fu_1649_p32 = ap_phi_mux_temp_13_1_phi_fu_817_p32;
    end else begin
        ap_phi_mux_temp_13_2_phi_fu_1649_p32 = ap_phi_reg_pp0_iter1_temp_13_2_reg_1646;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd11)) begin
        ap_phi_mux_temp_13_3_phi_fu_2481_p32 = temp_0_17_reg_14197;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_13_3_phi_fu_2481_p32 = ap_phi_mux_temp_13_2_phi_fu_1649_p32;
    end else begin
        ap_phi_mux_temp_13_3_phi_fu_2481_p32 = ap_phi_reg_pp0_iter1_temp_13_3_reg_2478;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd10)) begin
        ap_phi_mux_temp_13_4_phi_fu_3313_p32 = temp_0_18_reg_14217;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_13_4_phi_fu_3313_p32 = ap_phi_mux_temp_13_3_phi_fu_2481_p32;
    end else begin
        ap_phi_mux_temp_13_4_phi_fu_3313_p32 = ap_phi_reg_pp0_iter1_temp_13_4_reg_3310;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd9)) begin
        ap_phi_mux_temp_13_5_phi_fu_4145_p32 = temp_0_19_reg_14237;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_13_5_phi_fu_4145_p32 = ap_phi_mux_temp_13_4_phi_fu_3313_p32;
    end else begin
        ap_phi_mux_temp_13_5_phi_fu_4145_p32 = ap_phi_reg_pp0_iter1_temp_13_5_reg_4142;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd8)) begin
        ap_phi_mux_temp_13_6_phi_fu_4977_p32 = temp_0_20_reg_14257;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_13_6_phi_fu_4977_p32 = ap_phi_mux_temp_13_5_phi_fu_4145_p32;
    end else begin
        ap_phi_mux_temp_13_6_phi_fu_4977_p32 = ap_phi_reg_pp0_iter1_temp_13_6_reg_4974;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd7)) begin
        ap_phi_mux_temp_13_7_phi_fu_5811_p32 = temp_0_21_reg_14277;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_13_7_phi_fu_5811_p32 = ap_phi_mux_temp_13_6_phi_fu_4977_p32;
    end else begin
        ap_phi_mux_temp_13_7_phi_fu_5811_p32 = ap_phi_reg_pp0_iter1_temp_13_7_reg_5808;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14345 == 4'd13)) begin
        ap_phi_mux_temp_13_9_phi_fu_7489_p32 = temp_0_23_reg_14325;
    end else if (((xor_ln203_reg_14345 == 4'd2) | (xor_ln203_reg_14345 == 4'd3) | (xor_ln203_reg_14345 == 4'd4) | (xor_ln203_reg_14345 == 4'd5) | (xor_ln203_reg_14345 == 4'd6) | (xor_ln203_reg_14345 == 4'd7) | (xor_ln203_reg_14345 == 4'd8) | (xor_ln203_reg_14345 == 4'd9) | (xor_ln203_reg_14345 == 4'd10) | (xor_ln203_reg_14345 == 4'd11) | (xor_ln203_reg_14345 == 4'd12) | (xor_ln203_reg_14345 == 4'd14) | (xor_ln203_reg_14345 == 4'd15) | (xor_ln203_reg_14345 == 4'd0) | (xor_ln203_reg_14345 == 4'd1))) begin
        ap_phi_mux_temp_13_9_phi_fu_7489_p32 = ap_phi_reg_pp0_iter2_temp_13_8_reg_6654;
    end else begin
        ap_phi_mux_temp_13_9_phi_fu_7489_p32 = ap_phi_reg_pp0_iter2_temp_13_9_reg_7486;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_14297_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_temp_14_0186_phi_fu_686_p6 = ap_phi_mux_temp_14_16_phi_fu_13267_p32;
    end else begin
        ap_phi_mux_temp_14_0186_phi_fu_686_p6 = temp_14_0186_reg_682;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd5)) begin
        ap_phi_mux_temp_14_10_phi_fu_8269_p32 = temp_0_24_reg_14349;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_14_10_phi_fu_8269_p32 = ap_phi_mux_temp_14_9_phi_fu_7437_p32;
    end else begin
        ap_phi_mux_temp_14_10_phi_fu_8269_p32 = ap_phi_reg_pp0_iter2_temp_14_10_reg_8266;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd4)) begin
        ap_phi_mux_temp_14_11_phi_fu_9101_p32 = temp_0_25_reg_14369;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_14_11_phi_fu_9101_p32 = ap_phi_mux_temp_14_10_phi_fu_8269_p32;
    end else begin
        ap_phi_mux_temp_14_11_phi_fu_9101_p32 = ap_phi_reg_pp0_iter2_temp_14_11_reg_9098;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd3)) begin
        ap_phi_mux_temp_14_12_phi_fu_9933_p32 = temp_0_26_reg_14389;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_14_12_phi_fu_9933_p32 = ap_phi_mux_temp_14_11_phi_fu_9101_p32;
    end else begin
        ap_phi_mux_temp_14_12_phi_fu_9933_p32 = ap_phi_reg_pp0_iter2_temp_14_12_reg_9930;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd2)) begin
        ap_phi_mux_temp_14_13_phi_fu_10765_p32 = temp_0_27_reg_14409;
    end else if (((trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_14_13_phi_fu_10765_p32 = ap_phi_mux_temp_14_12_phi_fu_9933_p32;
    end else begin
        ap_phi_mux_temp_14_13_phi_fu_10765_p32 = ap_phi_reg_pp0_iter2_temp_14_13_reg_10762;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd1)) begin
        ap_phi_mux_temp_14_14_phi_fu_11597_p32 = temp_0_28_reg_14429;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0))) begin
        ap_phi_mux_temp_14_14_phi_fu_11597_p32 = ap_phi_mux_temp_14_13_phi_fu_10765_p32;
    end else begin
        ap_phi_mux_temp_14_14_phi_fu_11597_p32 = ap_phi_reg_pp0_iter2_temp_14_14_reg_11594;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd0)) begin
        ap_phi_mux_temp_14_15_phi_fu_12429_p32 = temp_0_29_reg_14449;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_14_15_phi_fu_12429_p32 = ap_phi_mux_temp_14_14_phi_fu_11597_p32;
    end else begin
        ap_phi_mux_temp_14_15_phi_fu_12429_p32 = ap_phi_reg_pp0_iter2_temp_14_15_reg_12426;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd15)) begin
        ap_phi_mux_temp_14_16_phi_fu_13267_p32 = p_inData_15_dout;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_14_16_phi_fu_13267_p32 = ap_phi_mux_temp_14_15_phi_fu_12429_p32;
    end else begin
        ap_phi_mux_temp_14_16_phi_fu_13267_p32 = ap_phi_reg_pp0_iter2_temp_14_16_reg_13262;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd14)) begin
        ap_phi_mux_temp_14_1_phi_fu_765_p32 = temp_0_reg_14152;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_14_1_phi_fu_765_p32 = ap_phi_mux_temp_14_0186_phi_fu_686_p6;
    end else begin
        ap_phi_mux_temp_14_1_phi_fu_765_p32 = ap_phi_reg_pp0_iter1_temp_14_1_reg_762;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd13)) begin
        ap_phi_mux_temp_14_2_phi_fu_1597_p32 = temp_0_16_reg_14177;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_14_2_phi_fu_1597_p32 = ap_phi_mux_temp_14_1_phi_fu_765_p32;
    end else begin
        ap_phi_mux_temp_14_2_phi_fu_1597_p32 = ap_phi_reg_pp0_iter1_temp_14_2_reg_1594;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd12)) begin
        ap_phi_mux_temp_14_3_phi_fu_2429_p32 = temp_0_17_reg_14197;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_14_3_phi_fu_2429_p32 = ap_phi_mux_temp_14_2_phi_fu_1597_p32;
    end else begin
        ap_phi_mux_temp_14_3_phi_fu_2429_p32 = ap_phi_reg_pp0_iter1_temp_14_3_reg_2426;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd11)) begin
        ap_phi_mux_temp_14_4_phi_fu_3261_p32 = temp_0_18_reg_14217;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_14_4_phi_fu_3261_p32 = ap_phi_mux_temp_14_3_phi_fu_2429_p32;
    end else begin
        ap_phi_mux_temp_14_4_phi_fu_3261_p32 = ap_phi_reg_pp0_iter1_temp_14_4_reg_3258;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd10)) begin
        ap_phi_mux_temp_14_5_phi_fu_4093_p32 = temp_0_19_reg_14237;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_14_5_phi_fu_4093_p32 = ap_phi_mux_temp_14_4_phi_fu_3261_p32;
    end else begin
        ap_phi_mux_temp_14_5_phi_fu_4093_p32 = ap_phi_reg_pp0_iter1_temp_14_5_reg_4090;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd9)) begin
        ap_phi_mux_temp_14_6_phi_fu_4925_p32 = temp_0_20_reg_14257;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_14_6_phi_fu_4925_p32 = ap_phi_mux_temp_14_5_phi_fu_4093_p32;
    end else begin
        ap_phi_mux_temp_14_6_phi_fu_4925_p32 = ap_phi_reg_pp0_iter1_temp_14_6_reg_4922;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd8)) begin
        ap_phi_mux_temp_14_7_phi_fu_5758_p32 = temp_0_21_reg_14277;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_14_7_phi_fu_5758_p32 = ap_phi_mux_temp_14_6_phi_fu_4925_p32;
    end else begin
        ap_phi_mux_temp_14_7_phi_fu_5758_p32 = ap_phi_reg_pp0_iter1_temp_14_7_reg_5755;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14345 == 4'd14)) begin
        ap_phi_mux_temp_14_9_phi_fu_7437_p32 = temp_0_23_reg_14325;
    end else if (((xor_ln203_reg_14345 == 4'd2) | (xor_ln203_reg_14345 == 4'd3) | (xor_ln203_reg_14345 == 4'd4) | (xor_ln203_reg_14345 == 4'd5) | (xor_ln203_reg_14345 == 4'd6) | (xor_ln203_reg_14345 == 4'd7) | (xor_ln203_reg_14345 == 4'd8) | (xor_ln203_reg_14345 == 4'd9) | (xor_ln203_reg_14345 == 4'd10) | (xor_ln203_reg_14345 == 4'd11) | (xor_ln203_reg_14345 == 4'd12) | (xor_ln203_reg_14345 == 4'd13) | (xor_ln203_reg_14345 == 4'd15) | (xor_ln203_reg_14345 == 4'd0) | (xor_ln203_reg_14345 == 4'd1))) begin
        ap_phi_mux_temp_14_9_phi_fu_7437_p32 = ap_phi_reg_pp0_iter2_temp_14_8_reg_6602;
    end else begin
        ap_phi_mux_temp_14_9_phi_fu_7437_p32 = ap_phi_reg_pp0_iter2_temp_14_9_reg_7434;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_14297_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_temp_15_0185_phi_fu_700_p6 = ap_phi_mux_temp_15_16_phi_fu_13211_p32;
    end else begin
        ap_phi_mux_temp_15_0185_phi_fu_700_p6 = temp_15_0185_reg_696;
    end
end

always @ (*) begin
    if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_15_10_phi_fu_8217_p32 = ap_phi_mux_temp_15_9_phi_fu_7385_p32;
    end else if ((trunc_ln_reg_14301 == 4'd6)) begin
        ap_phi_mux_temp_15_10_phi_fu_8217_p32 = temp_0_24_reg_14349;
    end else begin
        ap_phi_mux_temp_15_10_phi_fu_8217_p32 = ap_phi_reg_pp0_iter2_temp_15_10_reg_8214;
    end
end

always @ (*) begin
    if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_15_11_phi_fu_9049_p32 = ap_phi_mux_temp_15_10_phi_fu_8217_p32;
    end else if ((trunc_ln_reg_14301 == 4'd5)) begin
        ap_phi_mux_temp_15_11_phi_fu_9049_p32 = temp_0_25_reg_14369;
    end else begin
        ap_phi_mux_temp_15_11_phi_fu_9049_p32 = ap_phi_reg_pp0_iter2_temp_15_11_reg_9046;
    end
end

always @ (*) begin
    if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_15_12_phi_fu_9881_p32 = ap_phi_mux_temp_15_11_phi_fu_9049_p32;
    end else if ((trunc_ln_reg_14301 == 4'd4)) begin
        ap_phi_mux_temp_15_12_phi_fu_9881_p32 = temp_0_26_reg_14389;
    end else begin
        ap_phi_mux_temp_15_12_phi_fu_9881_p32 = ap_phi_reg_pp0_iter2_temp_15_12_reg_9878;
    end
end

always @ (*) begin
    if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_15_13_phi_fu_10713_p32 = ap_phi_mux_temp_15_12_phi_fu_9881_p32;
    end else if ((trunc_ln_reg_14301 == 4'd3)) begin
        ap_phi_mux_temp_15_13_phi_fu_10713_p32 = temp_0_27_reg_14409;
    end else begin
        ap_phi_mux_temp_15_13_phi_fu_10713_p32 = ap_phi_reg_pp0_iter2_temp_15_13_reg_10710;
    end
end

always @ (*) begin
    if (((trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_15_14_phi_fu_11545_p32 = ap_phi_mux_temp_15_13_phi_fu_10713_p32;
    end else if ((trunc_ln_reg_14301 == 4'd2)) begin
        ap_phi_mux_temp_15_14_phi_fu_11545_p32 = temp_0_28_reg_14429;
    end else begin
        ap_phi_mux_temp_15_14_phi_fu_11545_p32 = ap_phi_reg_pp0_iter2_temp_15_14_reg_11542;
    end
end

always @ (*) begin
    if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0))) begin
        ap_phi_mux_temp_15_15_phi_fu_12377_p32 = ap_phi_mux_temp_15_14_phi_fu_11545_p32;
    end else if ((trunc_ln_reg_14301 == 4'd1)) begin
        ap_phi_mux_temp_15_15_phi_fu_12377_p32 = temp_0_29_reg_14449;
    end else begin
        ap_phi_mux_temp_15_15_phi_fu_12377_p32 = ap_phi_reg_pp0_iter2_temp_15_15_reg_12374;
    end
end

always @ (*) begin
    if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_15_16_phi_fu_13211_p32 = ap_phi_mux_temp_15_15_phi_fu_12377_p32;
    end else if ((trunc_ln_reg_14301 == 4'd0)) begin
        ap_phi_mux_temp_15_16_phi_fu_13211_p32 = p_inData_15_dout;
    end else begin
        ap_phi_mux_temp_15_16_phi_fu_13211_p32 = ap_phi_reg_pp0_iter2_temp_15_16_reg_13206;
    end
end

always @ (*) begin
    if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_15_1_phi_fu_713_p32 = ap_phi_mux_temp_15_0185_phi_fu_700_p6;
    end else if ((trunc_ln_fu_14114_p4 == 4'd15)) begin
        ap_phi_mux_temp_15_1_phi_fu_713_p32 = temp_0_reg_14152;
    end else begin
        ap_phi_mux_temp_15_1_phi_fu_713_p32 = ap_phi_reg_pp0_iter1_temp_15_1_reg_710;
    end
end

always @ (*) begin
    if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_15_2_phi_fu_1545_p32 = ap_phi_mux_temp_15_1_phi_fu_713_p32;
    end else if ((trunc_ln_fu_14114_p4 == 4'd14)) begin
        ap_phi_mux_temp_15_2_phi_fu_1545_p32 = temp_0_16_reg_14177;
    end else begin
        ap_phi_mux_temp_15_2_phi_fu_1545_p32 = ap_phi_reg_pp0_iter1_temp_15_2_reg_1542;
    end
end

always @ (*) begin
    if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_15_3_phi_fu_2377_p32 = ap_phi_mux_temp_15_2_phi_fu_1545_p32;
    end else if ((trunc_ln_fu_14114_p4 == 4'd13)) begin
        ap_phi_mux_temp_15_3_phi_fu_2377_p32 = temp_0_17_reg_14197;
    end else begin
        ap_phi_mux_temp_15_3_phi_fu_2377_p32 = ap_phi_reg_pp0_iter1_temp_15_3_reg_2374;
    end
end

always @ (*) begin
    if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_15_4_phi_fu_3209_p32 = ap_phi_mux_temp_15_3_phi_fu_2377_p32;
    end else if ((trunc_ln_fu_14114_p4 == 4'd12)) begin
        ap_phi_mux_temp_15_4_phi_fu_3209_p32 = temp_0_18_reg_14217;
    end else begin
        ap_phi_mux_temp_15_4_phi_fu_3209_p32 = ap_phi_reg_pp0_iter1_temp_15_4_reg_3206;
    end
end

always @ (*) begin
    if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_15_5_phi_fu_4041_p32 = ap_phi_mux_temp_15_4_phi_fu_3209_p32;
    end else if ((trunc_ln_fu_14114_p4 == 4'd11)) begin
        ap_phi_mux_temp_15_5_phi_fu_4041_p32 = temp_0_19_reg_14237;
    end else begin
        ap_phi_mux_temp_15_5_phi_fu_4041_p32 = ap_phi_reg_pp0_iter1_temp_15_5_reg_4038;
    end
end

always @ (*) begin
    if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_15_6_phi_fu_4873_p32 = ap_phi_mux_temp_15_5_phi_fu_4041_p32;
    end else if ((trunc_ln_fu_14114_p4 == 4'd10)) begin
        ap_phi_mux_temp_15_6_phi_fu_4873_p32 = temp_0_20_reg_14257;
    end else begin
        ap_phi_mux_temp_15_6_phi_fu_4873_p32 = ap_phi_reg_pp0_iter1_temp_15_6_reg_4870;
    end
end

always @ (*) begin
    if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_15_7_phi_fu_5705_p32 = ap_phi_mux_temp_15_6_phi_fu_4873_p32;
    end else if ((trunc_ln_fu_14114_p4 == 4'd9)) begin
        ap_phi_mux_temp_15_7_phi_fu_5705_p32 = temp_0_21_reg_14277;
    end else begin
        ap_phi_mux_temp_15_7_phi_fu_5705_p32 = ap_phi_reg_pp0_iter1_temp_15_7_reg_5702;
    end
end

always @ (*) begin
    if (((xor_ln203_reg_14345 == 4'd2) | (xor_ln203_reg_14345 == 4'd3) | (xor_ln203_reg_14345 == 4'd4) | (xor_ln203_reg_14345 == 4'd5) | (xor_ln203_reg_14345 == 4'd6) | (xor_ln203_reg_14345 == 4'd7) | (xor_ln203_reg_14345 == 4'd8) | (xor_ln203_reg_14345 == 4'd9) | (xor_ln203_reg_14345 == 4'd10) | (xor_ln203_reg_14345 == 4'd11) | (xor_ln203_reg_14345 == 4'd12) | (xor_ln203_reg_14345 == 4'd13) | (xor_ln203_reg_14345 == 4'd14) | (xor_ln203_reg_14345 == 4'd0) | (xor_ln203_reg_14345 == 4'd1))) begin
        ap_phi_mux_temp_15_9_phi_fu_7385_p32 = ap_phi_reg_pp0_iter2_temp_15_8_reg_6550;
    end else if ((xor_ln203_reg_14345 == 4'd15)) begin
        ap_phi_mux_temp_15_9_phi_fu_7385_p32 = temp_0_23_reg_14325;
    end else begin
        ap_phi_mux_temp_15_9_phi_fu_7385_p32 = ap_phi_reg_pp0_iter2_temp_15_9_reg_7382;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_14297_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_temp_1_0199_phi_fu_504_p6 = ap_phi_mux_temp_1_16_phi_fu_13995_p32;
    end else begin
        ap_phi_mux_temp_1_0199_phi_fu_504_p6 = temp_1_0199_reg_500;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd8)) begin
        ap_phi_mux_temp_1_10_phi_fu_8945_p32 = temp_0_24_reg_14349;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_1_10_phi_fu_8945_p32 = ap_phi_mux_temp_1_9_phi_fu_8113_p32;
    end else begin
        ap_phi_mux_temp_1_10_phi_fu_8945_p32 = ap_phi_reg_pp0_iter2_temp_1_10_reg_8942;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd7)) begin
        ap_phi_mux_temp_1_11_phi_fu_9777_p32 = temp_0_25_reg_14369;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_1_11_phi_fu_9777_p32 = ap_phi_mux_temp_1_10_phi_fu_8945_p32;
    end else begin
        ap_phi_mux_temp_1_11_phi_fu_9777_p32 = ap_phi_reg_pp0_iter2_temp_1_11_reg_9774;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd6)) begin
        ap_phi_mux_temp_1_12_phi_fu_10609_p32 = temp_0_26_reg_14389;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_1_12_phi_fu_10609_p32 = ap_phi_mux_temp_1_11_phi_fu_9777_p32;
    end else begin
        ap_phi_mux_temp_1_12_phi_fu_10609_p32 = ap_phi_reg_pp0_iter2_temp_1_12_reg_10606;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd5)) begin
        ap_phi_mux_temp_1_13_phi_fu_11441_p32 = temp_0_27_reg_14409;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_1_13_phi_fu_11441_p32 = ap_phi_mux_temp_1_12_phi_fu_10609_p32;
    end else begin
        ap_phi_mux_temp_1_13_phi_fu_11441_p32 = ap_phi_reg_pp0_iter2_temp_1_13_reg_11438;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd4)) begin
        ap_phi_mux_temp_1_14_phi_fu_12273_p32 = temp_0_28_reg_14429;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_1_14_phi_fu_12273_p32 = ap_phi_mux_temp_1_13_phi_fu_11441_p32;
    end else begin
        ap_phi_mux_temp_1_14_phi_fu_12273_p32 = ap_phi_reg_pp0_iter2_temp_1_14_reg_12270;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd3)) begin
        ap_phi_mux_temp_1_15_phi_fu_13105_p32 = temp_0_29_reg_14449;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_1_15_phi_fu_13105_p32 = ap_phi_mux_temp_1_14_phi_fu_12273_p32;
    end else begin
        ap_phi_mux_temp_1_15_phi_fu_13105_p32 = ap_phi_reg_pp0_iter2_temp_1_15_reg_13102;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd2)) begin
        ap_phi_mux_temp_1_16_phi_fu_13995_p32 = p_inData_15_dout;
    end else if (((trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_1_16_phi_fu_13995_p32 = ap_phi_mux_temp_1_15_phi_fu_13105_p32;
    end else begin
        ap_phi_mux_temp_1_16_phi_fu_13995_p32 = ap_phi_reg_pp0_iter2_temp_1_16_reg_13990;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd1)) begin
        ap_phi_mux_temp_1_1_phi_fu_1441_p32 = temp_0_reg_14152;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0))) begin
        ap_phi_mux_temp_1_1_phi_fu_1441_p32 = ap_phi_mux_temp_1_0199_phi_fu_504_p6;
    end else begin
        ap_phi_mux_temp_1_1_phi_fu_1441_p32 = ap_phi_reg_pp0_iter1_temp_1_1_reg_1438;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd0)) begin
        ap_phi_mux_temp_1_2_phi_fu_2273_p32 = temp_0_16_reg_14177;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_1_2_phi_fu_2273_p32 = ap_phi_mux_temp_1_1_phi_fu_1441_p32;
    end else begin
        ap_phi_mux_temp_1_2_phi_fu_2273_p32 = ap_phi_reg_pp0_iter1_temp_1_2_reg_2270;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd15)) begin
        ap_phi_mux_temp_1_3_phi_fu_3105_p32 = temp_0_17_reg_14197;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_1_3_phi_fu_3105_p32 = ap_phi_mux_temp_1_2_phi_fu_2273_p32;
    end else begin
        ap_phi_mux_temp_1_3_phi_fu_3105_p32 = ap_phi_reg_pp0_iter1_temp_1_3_reg_3102;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd14)) begin
        ap_phi_mux_temp_1_4_phi_fu_3937_p32 = temp_0_18_reg_14217;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_1_4_phi_fu_3937_p32 = ap_phi_mux_temp_1_3_phi_fu_3105_p32;
    end else begin
        ap_phi_mux_temp_1_4_phi_fu_3937_p32 = ap_phi_reg_pp0_iter1_temp_1_4_reg_3934;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd13)) begin
        ap_phi_mux_temp_1_5_phi_fu_4769_p32 = temp_0_19_reg_14237;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_1_5_phi_fu_4769_p32 = ap_phi_mux_temp_1_4_phi_fu_3937_p32;
    end else begin
        ap_phi_mux_temp_1_5_phi_fu_4769_p32 = ap_phi_reg_pp0_iter1_temp_1_5_reg_4766;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd12)) begin
        ap_phi_mux_temp_1_6_phi_fu_5601_p32 = temp_0_20_reg_14257;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_1_6_phi_fu_5601_p32 = ap_phi_mux_temp_1_5_phi_fu_4769_p32;
    end else begin
        ap_phi_mux_temp_1_6_phi_fu_5601_p32 = ap_phi_reg_pp0_iter1_temp_1_6_reg_5598;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd11)) begin
        ap_phi_mux_temp_1_7_phi_fu_6447_p32 = temp_0_21_reg_14277;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_1_7_phi_fu_6447_p32 = ap_phi_mux_temp_1_6_phi_fu_5601_p32;
    end else begin
        ap_phi_mux_temp_1_7_phi_fu_6447_p32 = ap_phi_reg_pp0_iter1_temp_1_7_reg_6444;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14345 == 4'd1)) begin
        ap_phi_mux_temp_1_9_phi_fu_8113_p32 = temp_0_23_reg_14325;
    end else if (((xor_ln203_reg_14345 == 4'd2) | (xor_ln203_reg_14345 == 4'd3) | (xor_ln203_reg_14345 == 4'd4) | (xor_ln203_reg_14345 == 4'd5) | (xor_ln203_reg_14345 == 4'd6) | (xor_ln203_reg_14345 == 4'd7) | (xor_ln203_reg_14345 == 4'd8) | (xor_ln203_reg_14345 == 4'd9) | (xor_ln203_reg_14345 == 4'd10) | (xor_ln203_reg_14345 == 4'd11) | (xor_ln203_reg_14345 == 4'd12) | (xor_ln203_reg_14345 == 4'd13) | (xor_ln203_reg_14345 == 4'd14) | (xor_ln203_reg_14345 == 4'd15) | (xor_ln203_reg_14345 == 4'd0))) begin
        ap_phi_mux_temp_1_9_phi_fu_8113_p32 = ap_phi_reg_pp0_iter2_temp_1_8_reg_7278;
    end else begin
        ap_phi_mux_temp_1_9_phi_fu_8113_p32 = ap_phi_reg_pp0_iter2_temp_1_9_reg_8110;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_14297_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_temp_2_0198_phi_fu_518_p6 = ap_phi_mux_temp_2_16_phi_fu_13939_p32;
    end else begin
        ap_phi_mux_temp_2_0198_phi_fu_518_p6 = temp_2_0198_reg_514;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd9)) begin
        ap_phi_mux_temp_2_10_phi_fu_8893_p32 = temp_0_24_reg_14349;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_2_10_phi_fu_8893_p32 = ap_phi_mux_temp_2_9_phi_fu_8061_p32;
    end else begin
        ap_phi_mux_temp_2_10_phi_fu_8893_p32 = ap_phi_reg_pp0_iter2_temp_2_10_reg_8890;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd8)) begin
        ap_phi_mux_temp_2_11_phi_fu_9725_p32 = temp_0_25_reg_14369;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_2_11_phi_fu_9725_p32 = ap_phi_mux_temp_2_10_phi_fu_8893_p32;
    end else begin
        ap_phi_mux_temp_2_11_phi_fu_9725_p32 = ap_phi_reg_pp0_iter2_temp_2_11_reg_9722;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd7)) begin
        ap_phi_mux_temp_2_12_phi_fu_10557_p32 = temp_0_26_reg_14389;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_2_12_phi_fu_10557_p32 = ap_phi_mux_temp_2_11_phi_fu_9725_p32;
    end else begin
        ap_phi_mux_temp_2_12_phi_fu_10557_p32 = ap_phi_reg_pp0_iter2_temp_2_12_reg_10554;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd6)) begin
        ap_phi_mux_temp_2_13_phi_fu_11389_p32 = temp_0_27_reg_14409;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_2_13_phi_fu_11389_p32 = ap_phi_mux_temp_2_12_phi_fu_10557_p32;
    end else begin
        ap_phi_mux_temp_2_13_phi_fu_11389_p32 = ap_phi_reg_pp0_iter2_temp_2_13_reg_11386;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd5)) begin
        ap_phi_mux_temp_2_14_phi_fu_12221_p32 = temp_0_28_reg_14429;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_2_14_phi_fu_12221_p32 = ap_phi_mux_temp_2_13_phi_fu_11389_p32;
    end else begin
        ap_phi_mux_temp_2_14_phi_fu_12221_p32 = ap_phi_reg_pp0_iter2_temp_2_14_reg_12218;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd4)) begin
        ap_phi_mux_temp_2_15_phi_fu_13053_p32 = temp_0_29_reg_14449;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_2_15_phi_fu_13053_p32 = ap_phi_mux_temp_2_14_phi_fu_12221_p32;
    end else begin
        ap_phi_mux_temp_2_15_phi_fu_13053_p32 = ap_phi_reg_pp0_iter2_temp_2_15_reg_13050;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd3)) begin
        ap_phi_mux_temp_2_16_phi_fu_13939_p32 = p_inData_15_dout;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_2_16_phi_fu_13939_p32 = ap_phi_mux_temp_2_15_phi_fu_13053_p32;
    end else begin
        ap_phi_mux_temp_2_16_phi_fu_13939_p32 = ap_phi_reg_pp0_iter2_temp_2_16_reg_13934;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd2)) begin
        ap_phi_mux_temp_2_1_phi_fu_1389_p32 = temp_0_reg_14152;
    end else if (((trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_2_1_phi_fu_1389_p32 = ap_phi_mux_temp_2_0198_phi_fu_518_p6;
    end else begin
        ap_phi_mux_temp_2_1_phi_fu_1389_p32 = ap_phi_reg_pp0_iter1_temp_2_1_reg_1386;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd1)) begin
        ap_phi_mux_temp_2_2_phi_fu_2221_p32 = temp_0_16_reg_14177;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0))) begin
        ap_phi_mux_temp_2_2_phi_fu_2221_p32 = ap_phi_mux_temp_2_1_phi_fu_1389_p32;
    end else begin
        ap_phi_mux_temp_2_2_phi_fu_2221_p32 = ap_phi_reg_pp0_iter1_temp_2_2_reg_2218;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd0)) begin
        ap_phi_mux_temp_2_3_phi_fu_3053_p32 = temp_0_17_reg_14197;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_2_3_phi_fu_3053_p32 = ap_phi_mux_temp_2_2_phi_fu_2221_p32;
    end else begin
        ap_phi_mux_temp_2_3_phi_fu_3053_p32 = ap_phi_reg_pp0_iter1_temp_2_3_reg_3050;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd15)) begin
        ap_phi_mux_temp_2_4_phi_fu_3885_p32 = temp_0_18_reg_14217;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_2_4_phi_fu_3885_p32 = ap_phi_mux_temp_2_3_phi_fu_3053_p32;
    end else begin
        ap_phi_mux_temp_2_4_phi_fu_3885_p32 = ap_phi_reg_pp0_iter1_temp_2_4_reg_3882;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd14)) begin
        ap_phi_mux_temp_2_5_phi_fu_4717_p32 = temp_0_19_reg_14237;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_2_5_phi_fu_4717_p32 = ap_phi_mux_temp_2_4_phi_fu_3885_p32;
    end else begin
        ap_phi_mux_temp_2_5_phi_fu_4717_p32 = ap_phi_reg_pp0_iter1_temp_2_5_reg_4714;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd13)) begin
        ap_phi_mux_temp_2_6_phi_fu_5549_p32 = temp_0_20_reg_14257;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_2_6_phi_fu_5549_p32 = ap_phi_mux_temp_2_5_phi_fu_4717_p32;
    end else begin
        ap_phi_mux_temp_2_6_phi_fu_5549_p32 = ap_phi_reg_pp0_iter1_temp_2_6_reg_5546;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd12)) begin
        ap_phi_mux_temp_2_7_phi_fu_6394_p32 = temp_0_21_reg_14277;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_2_7_phi_fu_6394_p32 = ap_phi_mux_temp_2_6_phi_fu_5549_p32;
    end else begin
        ap_phi_mux_temp_2_7_phi_fu_6394_p32 = ap_phi_reg_pp0_iter1_temp_2_7_reg_6391;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14345 == 4'd2)) begin
        ap_phi_mux_temp_2_9_phi_fu_8061_p32 = temp_0_23_reg_14325;
    end else if (((xor_ln203_reg_14345 == 4'd3) | (xor_ln203_reg_14345 == 4'd4) | (xor_ln203_reg_14345 == 4'd5) | (xor_ln203_reg_14345 == 4'd6) | (xor_ln203_reg_14345 == 4'd7) | (xor_ln203_reg_14345 == 4'd8) | (xor_ln203_reg_14345 == 4'd9) | (xor_ln203_reg_14345 == 4'd10) | (xor_ln203_reg_14345 == 4'd11) | (xor_ln203_reg_14345 == 4'd12) | (xor_ln203_reg_14345 == 4'd13) | (xor_ln203_reg_14345 == 4'd14) | (xor_ln203_reg_14345 == 4'd15) | (xor_ln203_reg_14345 == 4'd0) | (xor_ln203_reg_14345 == 4'd1))) begin
        ap_phi_mux_temp_2_9_phi_fu_8061_p32 = ap_phi_reg_pp0_iter2_temp_2_8_reg_7226;
    end else begin
        ap_phi_mux_temp_2_9_phi_fu_8061_p32 = ap_phi_reg_pp0_iter2_temp_2_9_reg_8058;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_14297_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_temp_3_0197_phi_fu_532_p6 = ap_phi_mux_temp_3_16_phi_fu_13883_p32;
    end else begin
        ap_phi_mux_temp_3_0197_phi_fu_532_p6 = temp_3_0197_reg_528;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd10)) begin
        ap_phi_mux_temp_3_10_phi_fu_8841_p32 = temp_0_24_reg_14349;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_3_10_phi_fu_8841_p32 = ap_phi_mux_temp_3_9_phi_fu_8009_p32;
    end else begin
        ap_phi_mux_temp_3_10_phi_fu_8841_p32 = ap_phi_reg_pp0_iter2_temp_3_10_reg_8838;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd9)) begin
        ap_phi_mux_temp_3_11_phi_fu_9673_p32 = temp_0_25_reg_14369;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_3_11_phi_fu_9673_p32 = ap_phi_mux_temp_3_10_phi_fu_8841_p32;
    end else begin
        ap_phi_mux_temp_3_11_phi_fu_9673_p32 = ap_phi_reg_pp0_iter2_temp_3_11_reg_9670;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd8)) begin
        ap_phi_mux_temp_3_12_phi_fu_10505_p32 = temp_0_26_reg_14389;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_3_12_phi_fu_10505_p32 = ap_phi_mux_temp_3_11_phi_fu_9673_p32;
    end else begin
        ap_phi_mux_temp_3_12_phi_fu_10505_p32 = ap_phi_reg_pp0_iter2_temp_3_12_reg_10502;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd7)) begin
        ap_phi_mux_temp_3_13_phi_fu_11337_p32 = temp_0_27_reg_14409;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_3_13_phi_fu_11337_p32 = ap_phi_mux_temp_3_12_phi_fu_10505_p32;
    end else begin
        ap_phi_mux_temp_3_13_phi_fu_11337_p32 = ap_phi_reg_pp0_iter2_temp_3_13_reg_11334;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd6)) begin
        ap_phi_mux_temp_3_14_phi_fu_12169_p32 = temp_0_28_reg_14429;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_3_14_phi_fu_12169_p32 = ap_phi_mux_temp_3_13_phi_fu_11337_p32;
    end else begin
        ap_phi_mux_temp_3_14_phi_fu_12169_p32 = ap_phi_reg_pp0_iter2_temp_3_14_reg_12166;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd5)) begin
        ap_phi_mux_temp_3_15_phi_fu_13001_p32 = temp_0_29_reg_14449;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_3_15_phi_fu_13001_p32 = ap_phi_mux_temp_3_14_phi_fu_12169_p32;
    end else begin
        ap_phi_mux_temp_3_15_phi_fu_13001_p32 = ap_phi_reg_pp0_iter2_temp_3_15_reg_12998;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd4)) begin
        ap_phi_mux_temp_3_16_phi_fu_13883_p32 = p_inData_15_dout;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_3_16_phi_fu_13883_p32 = ap_phi_mux_temp_3_15_phi_fu_13001_p32;
    end else begin
        ap_phi_mux_temp_3_16_phi_fu_13883_p32 = ap_phi_reg_pp0_iter2_temp_3_16_reg_13878;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd3)) begin
        ap_phi_mux_temp_3_1_phi_fu_1337_p32 = temp_0_reg_14152;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_3_1_phi_fu_1337_p32 = ap_phi_mux_temp_3_0197_phi_fu_532_p6;
    end else begin
        ap_phi_mux_temp_3_1_phi_fu_1337_p32 = ap_phi_reg_pp0_iter1_temp_3_1_reg_1334;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd2)) begin
        ap_phi_mux_temp_3_2_phi_fu_2169_p32 = temp_0_16_reg_14177;
    end else if (((trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_3_2_phi_fu_2169_p32 = ap_phi_mux_temp_3_1_phi_fu_1337_p32;
    end else begin
        ap_phi_mux_temp_3_2_phi_fu_2169_p32 = ap_phi_reg_pp0_iter1_temp_3_2_reg_2166;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd1)) begin
        ap_phi_mux_temp_3_3_phi_fu_3001_p32 = temp_0_17_reg_14197;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0))) begin
        ap_phi_mux_temp_3_3_phi_fu_3001_p32 = ap_phi_mux_temp_3_2_phi_fu_2169_p32;
    end else begin
        ap_phi_mux_temp_3_3_phi_fu_3001_p32 = ap_phi_reg_pp0_iter1_temp_3_3_reg_2998;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd0)) begin
        ap_phi_mux_temp_3_4_phi_fu_3833_p32 = temp_0_18_reg_14217;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_3_4_phi_fu_3833_p32 = ap_phi_mux_temp_3_3_phi_fu_3001_p32;
    end else begin
        ap_phi_mux_temp_3_4_phi_fu_3833_p32 = ap_phi_reg_pp0_iter1_temp_3_4_reg_3830;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd15)) begin
        ap_phi_mux_temp_3_5_phi_fu_4665_p32 = temp_0_19_reg_14237;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_3_5_phi_fu_4665_p32 = ap_phi_mux_temp_3_4_phi_fu_3833_p32;
    end else begin
        ap_phi_mux_temp_3_5_phi_fu_4665_p32 = ap_phi_reg_pp0_iter1_temp_3_5_reg_4662;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd14)) begin
        ap_phi_mux_temp_3_6_phi_fu_5497_p32 = temp_0_20_reg_14257;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_3_6_phi_fu_5497_p32 = ap_phi_mux_temp_3_5_phi_fu_4665_p32;
    end else begin
        ap_phi_mux_temp_3_6_phi_fu_5497_p32 = ap_phi_reg_pp0_iter1_temp_3_6_reg_5494;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd13)) begin
        ap_phi_mux_temp_3_7_phi_fu_6341_p32 = temp_0_21_reg_14277;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_3_7_phi_fu_6341_p32 = ap_phi_mux_temp_3_6_phi_fu_5497_p32;
    end else begin
        ap_phi_mux_temp_3_7_phi_fu_6341_p32 = ap_phi_reg_pp0_iter1_temp_3_7_reg_6338;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14345 == 4'd3)) begin
        ap_phi_mux_temp_3_9_phi_fu_8009_p32 = temp_0_23_reg_14325;
    end else if (((xor_ln203_reg_14345 == 4'd2) | (xor_ln203_reg_14345 == 4'd4) | (xor_ln203_reg_14345 == 4'd5) | (xor_ln203_reg_14345 == 4'd6) | (xor_ln203_reg_14345 == 4'd7) | (xor_ln203_reg_14345 == 4'd8) | (xor_ln203_reg_14345 == 4'd9) | (xor_ln203_reg_14345 == 4'd10) | (xor_ln203_reg_14345 == 4'd11) | (xor_ln203_reg_14345 == 4'd12) | (xor_ln203_reg_14345 == 4'd13) | (xor_ln203_reg_14345 == 4'd14) | (xor_ln203_reg_14345 == 4'd15) | (xor_ln203_reg_14345 == 4'd0) | (xor_ln203_reg_14345 == 4'd1))) begin
        ap_phi_mux_temp_3_9_phi_fu_8009_p32 = ap_phi_reg_pp0_iter2_temp_3_8_reg_7174;
    end else begin
        ap_phi_mux_temp_3_9_phi_fu_8009_p32 = ap_phi_reg_pp0_iter2_temp_3_9_reg_8006;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_14297_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_temp_4_0196_phi_fu_546_p6 = ap_phi_mux_temp_4_16_phi_fu_13827_p32;
    end else begin
        ap_phi_mux_temp_4_0196_phi_fu_546_p6 = temp_4_0196_reg_542;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd11)) begin
        ap_phi_mux_temp_4_10_phi_fu_8789_p32 = temp_0_24_reg_14349;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_4_10_phi_fu_8789_p32 = ap_phi_mux_temp_4_9_phi_fu_7957_p32;
    end else begin
        ap_phi_mux_temp_4_10_phi_fu_8789_p32 = ap_phi_reg_pp0_iter2_temp_4_10_reg_8786;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd10)) begin
        ap_phi_mux_temp_4_11_phi_fu_9621_p32 = temp_0_25_reg_14369;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_4_11_phi_fu_9621_p32 = ap_phi_mux_temp_4_10_phi_fu_8789_p32;
    end else begin
        ap_phi_mux_temp_4_11_phi_fu_9621_p32 = ap_phi_reg_pp0_iter2_temp_4_11_reg_9618;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd9)) begin
        ap_phi_mux_temp_4_12_phi_fu_10453_p32 = temp_0_26_reg_14389;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_4_12_phi_fu_10453_p32 = ap_phi_mux_temp_4_11_phi_fu_9621_p32;
    end else begin
        ap_phi_mux_temp_4_12_phi_fu_10453_p32 = ap_phi_reg_pp0_iter2_temp_4_12_reg_10450;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd8)) begin
        ap_phi_mux_temp_4_13_phi_fu_11285_p32 = temp_0_27_reg_14409;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_4_13_phi_fu_11285_p32 = ap_phi_mux_temp_4_12_phi_fu_10453_p32;
    end else begin
        ap_phi_mux_temp_4_13_phi_fu_11285_p32 = ap_phi_reg_pp0_iter2_temp_4_13_reg_11282;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd7)) begin
        ap_phi_mux_temp_4_14_phi_fu_12117_p32 = temp_0_28_reg_14429;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_4_14_phi_fu_12117_p32 = ap_phi_mux_temp_4_13_phi_fu_11285_p32;
    end else begin
        ap_phi_mux_temp_4_14_phi_fu_12117_p32 = ap_phi_reg_pp0_iter2_temp_4_14_reg_12114;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd6)) begin
        ap_phi_mux_temp_4_15_phi_fu_12949_p32 = temp_0_29_reg_14449;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_4_15_phi_fu_12949_p32 = ap_phi_mux_temp_4_14_phi_fu_12117_p32;
    end else begin
        ap_phi_mux_temp_4_15_phi_fu_12949_p32 = ap_phi_reg_pp0_iter2_temp_4_15_reg_12946;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd5)) begin
        ap_phi_mux_temp_4_16_phi_fu_13827_p32 = p_inData_15_dout;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_4_16_phi_fu_13827_p32 = ap_phi_mux_temp_4_15_phi_fu_12949_p32;
    end else begin
        ap_phi_mux_temp_4_16_phi_fu_13827_p32 = ap_phi_reg_pp0_iter2_temp_4_16_reg_13822;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd4)) begin
        ap_phi_mux_temp_4_1_phi_fu_1285_p32 = temp_0_reg_14152;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_4_1_phi_fu_1285_p32 = ap_phi_mux_temp_4_0196_phi_fu_546_p6;
    end else begin
        ap_phi_mux_temp_4_1_phi_fu_1285_p32 = ap_phi_reg_pp0_iter1_temp_4_1_reg_1282;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd3)) begin
        ap_phi_mux_temp_4_2_phi_fu_2117_p32 = temp_0_16_reg_14177;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_4_2_phi_fu_2117_p32 = ap_phi_mux_temp_4_1_phi_fu_1285_p32;
    end else begin
        ap_phi_mux_temp_4_2_phi_fu_2117_p32 = ap_phi_reg_pp0_iter1_temp_4_2_reg_2114;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd2)) begin
        ap_phi_mux_temp_4_3_phi_fu_2949_p32 = temp_0_17_reg_14197;
    end else if (((trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_4_3_phi_fu_2949_p32 = ap_phi_mux_temp_4_2_phi_fu_2117_p32;
    end else begin
        ap_phi_mux_temp_4_3_phi_fu_2949_p32 = ap_phi_reg_pp0_iter1_temp_4_3_reg_2946;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd1)) begin
        ap_phi_mux_temp_4_4_phi_fu_3781_p32 = temp_0_18_reg_14217;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0))) begin
        ap_phi_mux_temp_4_4_phi_fu_3781_p32 = ap_phi_mux_temp_4_3_phi_fu_2949_p32;
    end else begin
        ap_phi_mux_temp_4_4_phi_fu_3781_p32 = ap_phi_reg_pp0_iter1_temp_4_4_reg_3778;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd0)) begin
        ap_phi_mux_temp_4_5_phi_fu_4613_p32 = temp_0_19_reg_14237;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_4_5_phi_fu_4613_p32 = ap_phi_mux_temp_4_4_phi_fu_3781_p32;
    end else begin
        ap_phi_mux_temp_4_5_phi_fu_4613_p32 = ap_phi_reg_pp0_iter1_temp_4_5_reg_4610;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd15)) begin
        ap_phi_mux_temp_4_6_phi_fu_5445_p32 = temp_0_20_reg_14257;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_4_6_phi_fu_5445_p32 = ap_phi_mux_temp_4_5_phi_fu_4613_p32;
    end else begin
        ap_phi_mux_temp_4_6_phi_fu_5445_p32 = ap_phi_reg_pp0_iter1_temp_4_6_reg_5442;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd14)) begin
        ap_phi_mux_temp_4_7_phi_fu_6288_p32 = temp_0_21_reg_14277;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_4_7_phi_fu_6288_p32 = ap_phi_mux_temp_4_6_phi_fu_5445_p32;
    end else begin
        ap_phi_mux_temp_4_7_phi_fu_6288_p32 = ap_phi_reg_pp0_iter1_temp_4_7_reg_6285;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14345 == 4'd4)) begin
        ap_phi_mux_temp_4_9_phi_fu_7957_p32 = temp_0_23_reg_14325;
    end else if (((xor_ln203_reg_14345 == 4'd2) | (xor_ln203_reg_14345 == 4'd3) | (xor_ln203_reg_14345 == 4'd5) | (xor_ln203_reg_14345 == 4'd6) | (xor_ln203_reg_14345 == 4'd7) | (xor_ln203_reg_14345 == 4'd8) | (xor_ln203_reg_14345 == 4'd9) | (xor_ln203_reg_14345 == 4'd10) | (xor_ln203_reg_14345 == 4'd11) | (xor_ln203_reg_14345 == 4'd12) | (xor_ln203_reg_14345 == 4'd13) | (xor_ln203_reg_14345 == 4'd14) | (xor_ln203_reg_14345 == 4'd15) | (xor_ln203_reg_14345 == 4'd0) | (xor_ln203_reg_14345 == 4'd1))) begin
        ap_phi_mux_temp_4_9_phi_fu_7957_p32 = ap_phi_reg_pp0_iter2_temp_4_8_reg_7122;
    end else begin
        ap_phi_mux_temp_4_9_phi_fu_7957_p32 = ap_phi_reg_pp0_iter2_temp_4_9_reg_7954;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_14297_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_temp_5_0195_phi_fu_560_p6 = ap_phi_mux_temp_5_16_phi_fu_13771_p32;
    end else begin
        ap_phi_mux_temp_5_0195_phi_fu_560_p6 = temp_5_0195_reg_556;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd12)) begin
        ap_phi_mux_temp_5_10_phi_fu_8737_p32 = temp_0_24_reg_14349;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_5_10_phi_fu_8737_p32 = ap_phi_mux_temp_5_9_phi_fu_7905_p32;
    end else begin
        ap_phi_mux_temp_5_10_phi_fu_8737_p32 = ap_phi_reg_pp0_iter2_temp_5_10_reg_8734;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd11)) begin
        ap_phi_mux_temp_5_11_phi_fu_9569_p32 = temp_0_25_reg_14369;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_5_11_phi_fu_9569_p32 = ap_phi_mux_temp_5_10_phi_fu_8737_p32;
    end else begin
        ap_phi_mux_temp_5_11_phi_fu_9569_p32 = ap_phi_reg_pp0_iter2_temp_5_11_reg_9566;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd10)) begin
        ap_phi_mux_temp_5_12_phi_fu_10401_p32 = temp_0_26_reg_14389;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_5_12_phi_fu_10401_p32 = ap_phi_mux_temp_5_11_phi_fu_9569_p32;
    end else begin
        ap_phi_mux_temp_5_12_phi_fu_10401_p32 = ap_phi_reg_pp0_iter2_temp_5_12_reg_10398;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd9)) begin
        ap_phi_mux_temp_5_13_phi_fu_11233_p32 = temp_0_27_reg_14409;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_5_13_phi_fu_11233_p32 = ap_phi_mux_temp_5_12_phi_fu_10401_p32;
    end else begin
        ap_phi_mux_temp_5_13_phi_fu_11233_p32 = ap_phi_reg_pp0_iter2_temp_5_13_reg_11230;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd8)) begin
        ap_phi_mux_temp_5_14_phi_fu_12065_p32 = temp_0_28_reg_14429;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_5_14_phi_fu_12065_p32 = ap_phi_mux_temp_5_13_phi_fu_11233_p32;
    end else begin
        ap_phi_mux_temp_5_14_phi_fu_12065_p32 = ap_phi_reg_pp0_iter2_temp_5_14_reg_12062;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd7)) begin
        ap_phi_mux_temp_5_15_phi_fu_12897_p32 = temp_0_29_reg_14449;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_5_15_phi_fu_12897_p32 = ap_phi_mux_temp_5_14_phi_fu_12065_p32;
    end else begin
        ap_phi_mux_temp_5_15_phi_fu_12897_p32 = ap_phi_reg_pp0_iter2_temp_5_15_reg_12894;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd6)) begin
        ap_phi_mux_temp_5_16_phi_fu_13771_p32 = p_inData_15_dout;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_5_16_phi_fu_13771_p32 = ap_phi_mux_temp_5_15_phi_fu_12897_p32;
    end else begin
        ap_phi_mux_temp_5_16_phi_fu_13771_p32 = ap_phi_reg_pp0_iter2_temp_5_16_reg_13766;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd5)) begin
        ap_phi_mux_temp_5_1_phi_fu_1233_p32 = temp_0_reg_14152;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_5_1_phi_fu_1233_p32 = ap_phi_mux_temp_5_0195_phi_fu_560_p6;
    end else begin
        ap_phi_mux_temp_5_1_phi_fu_1233_p32 = ap_phi_reg_pp0_iter1_temp_5_1_reg_1230;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd4)) begin
        ap_phi_mux_temp_5_2_phi_fu_2065_p32 = temp_0_16_reg_14177;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_5_2_phi_fu_2065_p32 = ap_phi_mux_temp_5_1_phi_fu_1233_p32;
    end else begin
        ap_phi_mux_temp_5_2_phi_fu_2065_p32 = ap_phi_reg_pp0_iter1_temp_5_2_reg_2062;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd3)) begin
        ap_phi_mux_temp_5_3_phi_fu_2897_p32 = temp_0_17_reg_14197;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_5_3_phi_fu_2897_p32 = ap_phi_mux_temp_5_2_phi_fu_2065_p32;
    end else begin
        ap_phi_mux_temp_5_3_phi_fu_2897_p32 = ap_phi_reg_pp0_iter1_temp_5_3_reg_2894;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd2)) begin
        ap_phi_mux_temp_5_4_phi_fu_3729_p32 = temp_0_18_reg_14217;
    end else if (((trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_5_4_phi_fu_3729_p32 = ap_phi_mux_temp_5_3_phi_fu_2897_p32;
    end else begin
        ap_phi_mux_temp_5_4_phi_fu_3729_p32 = ap_phi_reg_pp0_iter1_temp_5_4_reg_3726;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd1)) begin
        ap_phi_mux_temp_5_5_phi_fu_4561_p32 = temp_0_19_reg_14237;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0))) begin
        ap_phi_mux_temp_5_5_phi_fu_4561_p32 = ap_phi_mux_temp_5_4_phi_fu_3729_p32;
    end else begin
        ap_phi_mux_temp_5_5_phi_fu_4561_p32 = ap_phi_reg_pp0_iter1_temp_5_5_reg_4558;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd0)) begin
        ap_phi_mux_temp_5_6_phi_fu_5393_p32 = temp_0_20_reg_14257;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_5_6_phi_fu_5393_p32 = ap_phi_mux_temp_5_5_phi_fu_4561_p32;
    end else begin
        ap_phi_mux_temp_5_6_phi_fu_5393_p32 = ap_phi_reg_pp0_iter1_temp_5_6_reg_5390;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd15)) begin
        ap_phi_mux_temp_5_7_phi_fu_6235_p32 = temp_0_21_reg_14277;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_5_7_phi_fu_6235_p32 = ap_phi_mux_temp_5_6_phi_fu_5393_p32;
    end else begin
        ap_phi_mux_temp_5_7_phi_fu_6235_p32 = ap_phi_reg_pp0_iter1_temp_5_7_reg_6232;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14345 == 4'd5)) begin
        ap_phi_mux_temp_5_9_phi_fu_7905_p32 = temp_0_23_reg_14325;
    end else if (((xor_ln203_reg_14345 == 4'd2) | (xor_ln203_reg_14345 == 4'd3) | (xor_ln203_reg_14345 == 4'd4) | (xor_ln203_reg_14345 == 4'd6) | (xor_ln203_reg_14345 == 4'd7) | (xor_ln203_reg_14345 == 4'd8) | (xor_ln203_reg_14345 == 4'd9) | (xor_ln203_reg_14345 == 4'd10) | (xor_ln203_reg_14345 == 4'd11) | (xor_ln203_reg_14345 == 4'd12) | (xor_ln203_reg_14345 == 4'd13) | (xor_ln203_reg_14345 == 4'd14) | (xor_ln203_reg_14345 == 4'd15) | (xor_ln203_reg_14345 == 4'd0) | (xor_ln203_reg_14345 == 4'd1))) begin
        ap_phi_mux_temp_5_9_phi_fu_7905_p32 = ap_phi_reg_pp0_iter2_temp_5_8_reg_7070;
    end else begin
        ap_phi_mux_temp_5_9_phi_fu_7905_p32 = ap_phi_reg_pp0_iter2_temp_5_9_reg_7902;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_14297_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_temp_6_0194_phi_fu_574_p6 = ap_phi_mux_temp_6_16_phi_fu_13715_p32;
    end else begin
        ap_phi_mux_temp_6_0194_phi_fu_574_p6 = temp_6_0194_reg_570;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd13)) begin
        ap_phi_mux_temp_6_10_phi_fu_8685_p32 = temp_0_24_reg_14349;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_6_10_phi_fu_8685_p32 = ap_phi_mux_temp_6_9_phi_fu_7853_p32;
    end else begin
        ap_phi_mux_temp_6_10_phi_fu_8685_p32 = ap_phi_reg_pp0_iter2_temp_6_10_reg_8682;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd12)) begin
        ap_phi_mux_temp_6_11_phi_fu_9517_p32 = temp_0_25_reg_14369;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_6_11_phi_fu_9517_p32 = ap_phi_mux_temp_6_10_phi_fu_8685_p32;
    end else begin
        ap_phi_mux_temp_6_11_phi_fu_9517_p32 = ap_phi_reg_pp0_iter2_temp_6_11_reg_9514;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd11)) begin
        ap_phi_mux_temp_6_12_phi_fu_10349_p32 = temp_0_26_reg_14389;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_6_12_phi_fu_10349_p32 = ap_phi_mux_temp_6_11_phi_fu_9517_p32;
    end else begin
        ap_phi_mux_temp_6_12_phi_fu_10349_p32 = ap_phi_reg_pp0_iter2_temp_6_12_reg_10346;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd10)) begin
        ap_phi_mux_temp_6_13_phi_fu_11181_p32 = temp_0_27_reg_14409;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_6_13_phi_fu_11181_p32 = ap_phi_mux_temp_6_12_phi_fu_10349_p32;
    end else begin
        ap_phi_mux_temp_6_13_phi_fu_11181_p32 = ap_phi_reg_pp0_iter2_temp_6_13_reg_11178;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd9)) begin
        ap_phi_mux_temp_6_14_phi_fu_12013_p32 = temp_0_28_reg_14429;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_6_14_phi_fu_12013_p32 = ap_phi_mux_temp_6_13_phi_fu_11181_p32;
    end else begin
        ap_phi_mux_temp_6_14_phi_fu_12013_p32 = ap_phi_reg_pp0_iter2_temp_6_14_reg_12010;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd8)) begin
        ap_phi_mux_temp_6_15_phi_fu_12845_p32 = temp_0_29_reg_14449;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_6_15_phi_fu_12845_p32 = ap_phi_mux_temp_6_14_phi_fu_12013_p32;
    end else begin
        ap_phi_mux_temp_6_15_phi_fu_12845_p32 = ap_phi_reg_pp0_iter2_temp_6_15_reg_12842;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd7)) begin
        ap_phi_mux_temp_6_16_phi_fu_13715_p32 = p_inData_15_dout;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_6_16_phi_fu_13715_p32 = ap_phi_mux_temp_6_15_phi_fu_12845_p32;
    end else begin
        ap_phi_mux_temp_6_16_phi_fu_13715_p32 = ap_phi_reg_pp0_iter2_temp_6_16_reg_13710;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd6)) begin
        ap_phi_mux_temp_6_1_phi_fu_1181_p32 = temp_0_reg_14152;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_6_1_phi_fu_1181_p32 = ap_phi_mux_temp_6_0194_phi_fu_574_p6;
    end else begin
        ap_phi_mux_temp_6_1_phi_fu_1181_p32 = ap_phi_reg_pp0_iter1_temp_6_1_reg_1178;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd5)) begin
        ap_phi_mux_temp_6_2_phi_fu_2013_p32 = temp_0_16_reg_14177;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_6_2_phi_fu_2013_p32 = ap_phi_mux_temp_6_1_phi_fu_1181_p32;
    end else begin
        ap_phi_mux_temp_6_2_phi_fu_2013_p32 = ap_phi_reg_pp0_iter1_temp_6_2_reg_2010;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd4)) begin
        ap_phi_mux_temp_6_3_phi_fu_2845_p32 = temp_0_17_reg_14197;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_6_3_phi_fu_2845_p32 = ap_phi_mux_temp_6_2_phi_fu_2013_p32;
    end else begin
        ap_phi_mux_temp_6_3_phi_fu_2845_p32 = ap_phi_reg_pp0_iter1_temp_6_3_reg_2842;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd3)) begin
        ap_phi_mux_temp_6_4_phi_fu_3677_p32 = temp_0_18_reg_14217;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_6_4_phi_fu_3677_p32 = ap_phi_mux_temp_6_3_phi_fu_2845_p32;
    end else begin
        ap_phi_mux_temp_6_4_phi_fu_3677_p32 = ap_phi_reg_pp0_iter1_temp_6_4_reg_3674;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd2)) begin
        ap_phi_mux_temp_6_5_phi_fu_4509_p32 = temp_0_19_reg_14237;
    end else if (((trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_6_5_phi_fu_4509_p32 = ap_phi_mux_temp_6_4_phi_fu_3677_p32;
    end else begin
        ap_phi_mux_temp_6_5_phi_fu_4509_p32 = ap_phi_reg_pp0_iter1_temp_6_5_reg_4506;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd1)) begin
        ap_phi_mux_temp_6_6_phi_fu_5341_p32 = temp_0_20_reg_14257;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0))) begin
        ap_phi_mux_temp_6_6_phi_fu_5341_p32 = ap_phi_mux_temp_6_5_phi_fu_4509_p32;
    end else begin
        ap_phi_mux_temp_6_6_phi_fu_5341_p32 = ap_phi_reg_pp0_iter1_temp_6_6_reg_5338;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd0)) begin
        ap_phi_mux_temp_6_7_phi_fu_6182_p32 = temp_0_21_reg_14277;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_6_7_phi_fu_6182_p32 = ap_phi_mux_temp_6_6_phi_fu_5341_p32;
    end else begin
        ap_phi_mux_temp_6_7_phi_fu_6182_p32 = ap_phi_reg_pp0_iter1_temp_6_7_reg_6179;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14345 == 4'd6)) begin
        ap_phi_mux_temp_6_9_phi_fu_7853_p32 = temp_0_23_reg_14325;
    end else if (((xor_ln203_reg_14345 == 4'd2) | (xor_ln203_reg_14345 == 4'd3) | (xor_ln203_reg_14345 == 4'd4) | (xor_ln203_reg_14345 == 4'd5) | (xor_ln203_reg_14345 == 4'd7) | (xor_ln203_reg_14345 == 4'd8) | (xor_ln203_reg_14345 == 4'd9) | (xor_ln203_reg_14345 == 4'd10) | (xor_ln203_reg_14345 == 4'd11) | (xor_ln203_reg_14345 == 4'd12) | (xor_ln203_reg_14345 == 4'd13) | (xor_ln203_reg_14345 == 4'd14) | (xor_ln203_reg_14345 == 4'd15) | (xor_ln203_reg_14345 == 4'd0) | (xor_ln203_reg_14345 == 4'd1))) begin
        ap_phi_mux_temp_6_9_phi_fu_7853_p32 = ap_phi_reg_pp0_iter2_temp_6_8_reg_7018;
    end else begin
        ap_phi_mux_temp_6_9_phi_fu_7853_p32 = ap_phi_reg_pp0_iter2_temp_6_9_reg_7850;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_14297_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_temp_7_0193_phi_fu_588_p6 = ap_phi_mux_temp_7_16_phi_fu_13659_p32;
    end else begin
        ap_phi_mux_temp_7_0193_phi_fu_588_p6 = temp_7_0193_reg_584;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd14)) begin
        ap_phi_mux_temp_7_10_phi_fu_8633_p32 = temp_0_24_reg_14349;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_7_10_phi_fu_8633_p32 = ap_phi_mux_temp_7_9_phi_fu_7801_p32;
    end else begin
        ap_phi_mux_temp_7_10_phi_fu_8633_p32 = ap_phi_reg_pp0_iter2_temp_7_10_reg_8630;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd13)) begin
        ap_phi_mux_temp_7_11_phi_fu_9465_p32 = temp_0_25_reg_14369;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_7_11_phi_fu_9465_p32 = ap_phi_mux_temp_7_10_phi_fu_8633_p32;
    end else begin
        ap_phi_mux_temp_7_11_phi_fu_9465_p32 = ap_phi_reg_pp0_iter2_temp_7_11_reg_9462;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd12)) begin
        ap_phi_mux_temp_7_12_phi_fu_10297_p32 = temp_0_26_reg_14389;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_7_12_phi_fu_10297_p32 = ap_phi_mux_temp_7_11_phi_fu_9465_p32;
    end else begin
        ap_phi_mux_temp_7_12_phi_fu_10297_p32 = ap_phi_reg_pp0_iter2_temp_7_12_reg_10294;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd11)) begin
        ap_phi_mux_temp_7_13_phi_fu_11129_p32 = temp_0_27_reg_14409;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_7_13_phi_fu_11129_p32 = ap_phi_mux_temp_7_12_phi_fu_10297_p32;
    end else begin
        ap_phi_mux_temp_7_13_phi_fu_11129_p32 = ap_phi_reg_pp0_iter2_temp_7_13_reg_11126;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd10)) begin
        ap_phi_mux_temp_7_14_phi_fu_11961_p32 = temp_0_28_reg_14429;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_7_14_phi_fu_11961_p32 = ap_phi_mux_temp_7_13_phi_fu_11129_p32;
    end else begin
        ap_phi_mux_temp_7_14_phi_fu_11961_p32 = ap_phi_reg_pp0_iter2_temp_7_14_reg_11958;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd9)) begin
        ap_phi_mux_temp_7_15_phi_fu_12793_p32 = temp_0_29_reg_14449;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_7_15_phi_fu_12793_p32 = ap_phi_mux_temp_7_14_phi_fu_11961_p32;
    end else begin
        ap_phi_mux_temp_7_15_phi_fu_12793_p32 = ap_phi_reg_pp0_iter2_temp_7_15_reg_12790;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd8)) begin
        ap_phi_mux_temp_7_16_phi_fu_13659_p32 = p_inData_15_dout;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_7_16_phi_fu_13659_p32 = ap_phi_mux_temp_7_15_phi_fu_12793_p32;
    end else begin
        ap_phi_mux_temp_7_16_phi_fu_13659_p32 = ap_phi_reg_pp0_iter2_temp_7_16_reg_13654;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd7)) begin
        ap_phi_mux_temp_7_1_phi_fu_1129_p32 = temp_0_reg_14152;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_7_1_phi_fu_1129_p32 = ap_phi_mux_temp_7_0193_phi_fu_588_p6;
    end else begin
        ap_phi_mux_temp_7_1_phi_fu_1129_p32 = ap_phi_reg_pp0_iter1_temp_7_1_reg_1126;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd6)) begin
        ap_phi_mux_temp_7_2_phi_fu_1961_p32 = temp_0_16_reg_14177;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_7_2_phi_fu_1961_p32 = ap_phi_mux_temp_7_1_phi_fu_1129_p32;
    end else begin
        ap_phi_mux_temp_7_2_phi_fu_1961_p32 = ap_phi_reg_pp0_iter1_temp_7_2_reg_1958;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd5)) begin
        ap_phi_mux_temp_7_3_phi_fu_2793_p32 = temp_0_17_reg_14197;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_7_3_phi_fu_2793_p32 = ap_phi_mux_temp_7_2_phi_fu_1961_p32;
    end else begin
        ap_phi_mux_temp_7_3_phi_fu_2793_p32 = ap_phi_reg_pp0_iter1_temp_7_3_reg_2790;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd4)) begin
        ap_phi_mux_temp_7_4_phi_fu_3625_p32 = temp_0_18_reg_14217;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_7_4_phi_fu_3625_p32 = ap_phi_mux_temp_7_3_phi_fu_2793_p32;
    end else begin
        ap_phi_mux_temp_7_4_phi_fu_3625_p32 = ap_phi_reg_pp0_iter1_temp_7_4_reg_3622;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd3)) begin
        ap_phi_mux_temp_7_5_phi_fu_4457_p32 = temp_0_19_reg_14237;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_7_5_phi_fu_4457_p32 = ap_phi_mux_temp_7_4_phi_fu_3625_p32;
    end else begin
        ap_phi_mux_temp_7_5_phi_fu_4457_p32 = ap_phi_reg_pp0_iter1_temp_7_5_reg_4454;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd2)) begin
        ap_phi_mux_temp_7_6_phi_fu_5289_p32 = temp_0_20_reg_14257;
    end else if (((trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_7_6_phi_fu_5289_p32 = ap_phi_mux_temp_7_5_phi_fu_4457_p32;
    end else begin
        ap_phi_mux_temp_7_6_phi_fu_5289_p32 = ap_phi_reg_pp0_iter1_temp_7_6_reg_5286;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd1)) begin
        ap_phi_mux_temp_7_7_phi_fu_6129_p32 = temp_0_21_reg_14277;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0))) begin
        ap_phi_mux_temp_7_7_phi_fu_6129_p32 = ap_phi_mux_temp_7_6_phi_fu_5289_p32;
    end else begin
        ap_phi_mux_temp_7_7_phi_fu_6129_p32 = ap_phi_reg_pp0_iter1_temp_7_7_reg_6126;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14345 == 4'd7)) begin
        ap_phi_mux_temp_7_9_phi_fu_7801_p32 = temp_0_23_reg_14325;
    end else if (((xor_ln203_reg_14345 == 4'd2) | (xor_ln203_reg_14345 == 4'd3) | (xor_ln203_reg_14345 == 4'd4) | (xor_ln203_reg_14345 == 4'd5) | (xor_ln203_reg_14345 == 4'd6) | (xor_ln203_reg_14345 == 4'd8) | (xor_ln203_reg_14345 == 4'd9) | (xor_ln203_reg_14345 == 4'd10) | (xor_ln203_reg_14345 == 4'd11) | (xor_ln203_reg_14345 == 4'd12) | (xor_ln203_reg_14345 == 4'd13) | (xor_ln203_reg_14345 == 4'd14) | (xor_ln203_reg_14345 == 4'd15) | (xor_ln203_reg_14345 == 4'd0) | (xor_ln203_reg_14345 == 4'd1))) begin
        ap_phi_mux_temp_7_9_phi_fu_7801_p32 = ap_phi_reg_pp0_iter2_temp_7_8_reg_6966;
    end else begin
        ap_phi_mux_temp_7_9_phi_fu_7801_p32 = ap_phi_reg_pp0_iter2_temp_7_9_reg_7798;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_14297_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_temp_8_0192_phi_fu_602_p6 = ap_phi_mux_temp_8_16_phi_fu_13603_p32;
    end else begin
        ap_phi_mux_temp_8_0192_phi_fu_602_p6 = temp_8_0192_reg_598;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd15)) begin
        ap_phi_mux_temp_8_10_phi_fu_8581_p32 = temp_0_24_reg_14349;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_8_10_phi_fu_8581_p32 = ap_phi_mux_temp_8_9_phi_fu_7749_p32;
    end else begin
        ap_phi_mux_temp_8_10_phi_fu_8581_p32 = ap_phi_reg_pp0_iter2_temp_8_10_reg_8578;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd14)) begin
        ap_phi_mux_temp_8_11_phi_fu_9413_p32 = temp_0_25_reg_14369;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_8_11_phi_fu_9413_p32 = ap_phi_mux_temp_8_10_phi_fu_8581_p32;
    end else begin
        ap_phi_mux_temp_8_11_phi_fu_9413_p32 = ap_phi_reg_pp0_iter2_temp_8_11_reg_9410;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd13)) begin
        ap_phi_mux_temp_8_12_phi_fu_10245_p32 = temp_0_26_reg_14389;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_8_12_phi_fu_10245_p32 = ap_phi_mux_temp_8_11_phi_fu_9413_p32;
    end else begin
        ap_phi_mux_temp_8_12_phi_fu_10245_p32 = ap_phi_reg_pp0_iter2_temp_8_12_reg_10242;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd12)) begin
        ap_phi_mux_temp_8_13_phi_fu_11077_p32 = temp_0_27_reg_14409;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_8_13_phi_fu_11077_p32 = ap_phi_mux_temp_8_12_phi_fu_10245_p32;
    end else begin
        ap_phi_mux_temp_8_13_phi_fu_11077_p32 = ap_phi_reg_pp0_iter2_temp_8_13_reg_11074;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd11)) begin
        ap_phi_mux_temp_8_14_phi_fu_11909_p32 = temp_0_28_reg_14429;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_8_14_phi_fu_11909_p32 = ap_phi_mux_temp_8_13_phi_fu_11077_p32;
    end else begin
        ap_phi_mux_temp_8_14_phi_fu_11909_p32 = ap_phi_reg_pp0_iter2_temp_8_14_reg_11906;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd10)) begin
        ap_phi_mux_temp_8_15_phi_fu_12741_p32 = temp_0_29_reg_14449;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_8_15_phi_fu_12741_p32 = ap_phi_mux_temp_8_14_phi_fu_11909_p32;
    end else begin
        ap_phi_mux_temp_8_15_phi_fu_12741_p32 = ap_phi_reg_pp0_iter2_temp_8_15_reg_12738;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd9)) begin
        ap_phi_mux_temp_8_16_phi_fu_13603_p32 = p_inData_15_dout;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_8_16_phi_fu_13603_p32 = ap_phi_mux_temp_8_15_phi_fu_12741_p32;
    end else begin
        ap_phi_mux_temp_8_16_phi_fu_13603_p32 = ap_phi_reg_pp0_iter2_temp_8_16_reg_13598;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd8)) begin
        ap_phi_mux_temp_8_1_phi_fu_1077_p32 = temp_0_reg_14152;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_8_1_phi_fu_1077_p32 = ap_phi_mux_temp_8_0192_phi_fu_602_p6;
    end else begin
        ap_phi_mux_temp_8_1_phi_fu_1077_p32 = ap_phi_reg_pp0_iter1_temp_8_1_reg_1074;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd7)) begin
        ap_phi_mux_temp_8_2_phi_fu_1909_p32 = temp_0_16_reg_14177;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_8_2_phi_fu_1909_p32 = ap_phi_mux_temp_8_1_phi_fu_1077_p32;
    end else begin
        ap_phi_mux_temp_8_2_phi_fu_1909_p32 = ap_phi_reg_pp0_iter1_temp_8_2_reg_1906;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd6)) begin
        ap_phi_mux_temp_8_3_phi_fu_2741_p32 = temp_0_17_reg_14197;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_8_3_phi_fu_2741_p32 = ap_phi_mux_temp_8_2_phi_fu_1909_p32;
    end else begin
        ap_phi_mux_temp_8_3_phi_fu_2741_p32 = ap_phi_reg_pp0_iter1_temp_8_3_reg_2738;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd5)) begin
        ap_phi_mux_temp_8_4_phi_fu_3573_p32 = temp_0_18_reg_14217;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_8_4_phi_fu_3573_p32 = ap_phi_mux_temp_8_3_phi_fu_2741_p32;
    end else begin
        ap_phi_mux_temp_8_4_phi_fu_3573_p32 = ap_phi_reg_pp0_iter1_temp_8_4_reg_3570;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd4)) begin
        ap_phi_mux_temp_8_5_phi_fu_4405_p32 = temp_0_19_reg_14237;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_8_5_phi_fu_4405_p32 = ap_phi_mux_temp_8_4_phi_fu_3573_p32;
    end else begin
        ap_phi_mux_temp_8_5_phi_fu_4405_p32 = ap_phi_reg_pp0_iter1_temp_8_5_reg_4402;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd3)) begin
        ap_phi_mux_temp_8_6_phi_fu_5237_p32 = temp_0_20_reg_14257;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_8_6_phi_fu_5237_p32 = ap_phi_mux_temp_8_5_phi_fu_4405_p32;
    end else begin
        ap_phi_mux_temp_8_6_phi_fu_5237_p32 = ap_phi_reg_pp0_iter1_temp_8_6_reg_5234;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd2)) begin
        ap_phi_mux_temp_8_7_phi_fu_6076_p32 = temp_0_21_reg_14277;
    end else if (((trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_8_7_phi_fu_6076_p32 = ap_phi_mux_temp_8_6_phi_fu_5237_p32;
    end else begin
        ap_phi_mux_temp_8_7_phi_fu_6076_p32 = ap_phi_reg_pp0_iter1_temp_8_7_reg_6073;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14345 == 4'd8)) begin
        ap_phi_mux_temp_8_9_phi_fu_7749_p32 = temp_0_23_reg_14325;
    end else if (((xor_ln203_reg_14345 == 4'd2) | (xor_ln203_reg_14345 == 4'd3) | (xor_ln203_reg_14345 == 4'd4) | (xor_ln203_reg_14345 == 4'd5) | (xor_ln203_reg_14345 == 4'd6) | (xor_ln203_reg_14345 == 4'd7) | (xor_ln203_reg_14345 == 4'd9) | (xor_ln203_reg_14345 == 4'd10) | (xor_ln203_reg_14345 == 4'd11) | (xor_ln203_reg_14345 == 4'd12) | (xor_ln203_reg_14345 == 4'd13) | (xor_ln203_reg_14345 == 4'd14) | (xor_ln203_reg_14345 == 4'd15) | (xor_ln203_reg_14345 == 4'd0) | (xor_ln203_reg_14345 == 4'd1))) begin
        ap_phi_mux_temp_8_9_phi_fu_7749_p32 = ap_phi_reg_pp0_iter2_temp_8_8_reg_6914;
    end else begin
        ap_phi_mux_temp_8_9_phi_fu_7749_p32 = ap_phi_reg_pp0_iter2_temp_8_9_reg_7746;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_14297_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_temp_9_0191_phi_fu_616_p6 = ap_phi_mux_temp_9_16_phi_fu_13547_p32;
    end else begin
        ap_phi_mux_temp_9_0191_phi_fu_616_p6 = temp_9_0191_reg_612;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd0)) begin
        ap_phi_mux_temp_9_10_phi_fu_8529_p32 = temp_0_24_reg_14349;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_9_10_phi_fu_8529_p32 = ap_phi_mux_temp_9_9_phi_fu_7697_p32;
    end else begin
        ap_phi_mux_temp_9_10_phi_fu_8529_p32 = ap_phi_reg_pp0_iter2_temp_9_10_reg_8526;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd15)) begin
        ap_phi_mux_temp_9_11_phi_fu_9361_p32 = temp_0_25_reg_14369;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_9_11_phi_fu_9361_p32 = ap_phi_mux_temp_9_10_phi_fu_8529_p32;
    end else begin
        ap_phi_mux_temp_9_11_phi_fu_9361_p32 = ap_phi_reg_pp0_iter2_temp_9_11_reg_9358;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd14)) begin
        ap_phi_mux_temp_9_12_phi_fu_10193_p32 = temp_0_26_reg_14389;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_9_12_phi_fu_10193_p32 = ap_phi_mux_temp_9_11_phi_fu_9361_p32;
    end else begin
        ap_phi_mux_temp_9_12_phi_fu_10193_p32 = ap_phi_reg_pp0_iter2_temp_9_12_reg_10190;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd13)) begin
        ap_phi_mux_temp_9_13_phi_fu_11025_p32 = temp_0_27_reg_14409;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_9_13_phi_fu_11025_p32 = ap_phi_mux_temp_9_12_phi_fu_10193_p32;
    end else begin
        ap_phi_mux_temp_9_13_phi_fu_11025_p32 = ap_phi_reg_pp0_iter2_temp_9_13_reg_11022;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd12)) begin
        ap_phi_mux_temp_9_14_phi_fu_11857_p32 = temp_0_28_reg_14429;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_9_14_phi_fu_11857_p32 = ap_phi_mux_temp_9_13_phi_fu_11025_p32;
    end else begin
        ap_phi_mux_temp_9_14_phi_fu_11857_p32 = ap_phi_reg_pp0_iter2_temp_9_14_reg_11854;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd11)) begin
        ap_phi_mux_temp_9_15_phi_fu_12689_p32 = temp_0_29_reg_14449;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd10) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_9_15_phi_fu_12689_p32 = ap_phi_mux_temp_9_14_phi_fu_11857_p32;
    end else begin
        ap_phi_mux_temp_9_15_phi_fu_12689_p32 = ap_phi_reg_pp0_iter2_temp_9_15_reg_12686;
    end
end

always @ (*) begin
    if ((trunc_ln_reg_14301 == 4'd10)) begin
        ap_phi_mux_temp_9_16_phi_fu_13547_p32 = p_inData_15_dout;
    end else if (((trunc_ln_reg_14301 == 4'd2) | (trunc_ln_reg_14301 == 4'd3) | (trunc_ln_reg_14301 == 4'd4) | (trunc_ln_reg_14301 == 4'd5) | (trunc_ln_reg_14301 == 4'd6) | (trunc_ln_reg_14301 == 4'd7) | (trunc_ln_reg_14301 == 4'd8) | (trunc_ln_reg_14301 == 4'd9) | (trunc_ln_reg_14301 == 4'd11) | (trunc_ln_reg_14301 == 4'd12) | (trunc_ln_reg_14301 == 4'd13) | (trunc_ln_reg_14301 == 4'd14) | (trunc_ln_reg_14301 == 4'd15) | (trunc_ln_reg_14301 == 4'd0) | (trunc_ln_reg_14301 == 4'd1))) begin
        ap_phi_mux_temp_9_16_phi_fu_13547_p32 = ap_phi_mux_temp_9_15_phi_fu_12689_p32;
    end else begin
        ap_phi_mux_temp_9_16_phi_fu_13547_p32 = ap_phi_reg_pp0_iter2_temp_9_16_reg_13542;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd9)) begin
        ap_phi_mux_temp_9_1_phi_fu_1025_p32 = temp_0_reg_14152;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_9_1_phi_fu_1025_p32 = ap_phi_mux_temp_9_0191_phi_fu_616_p6;
    end else begin
        ap_phi_mux_temp_9_1_phi_fu_1025_p32 = ap_phi_reg_pp0_iter1_temp_9_1_reg_1022;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd8)) begin
        ap_phi_mux_temp_9_2_phi_fu_1857_p32 = temp_0_16_reg_14177;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_9_2_phi_fu_1857_p32 = ap_phi_mux_temp_9_1_phi_fu_1025_p32;
    end else begin
        ap_phi_mux_temp_9_2_phi_fu_1857_p32 = ap_phi_reg_pp0_iter1_temp_9_2_reg_1854;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd7)) begin
        ap_phi_mux_temp_9_3_phi_fu_2689_p32 = temp_0_17_reg_14197;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_9_3_phi_fu_2689_p32 = ap_phi_mux_temp_9_2_phi_fu_1857_p32;
    end else begin
        ap_phi_mux_temp_9_3_phi_fu_2689_p32 = ap_phi_reg_pp0_iter1_temp_9_3_reg_2686;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd6)) begin
        ap_phi_mux_temp_9_4_phi_fu_3521_p32 = temp_0_18_reg_14217;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_9_4_phi_fu_3521_p32 = ap_phi_mux_temp_9_3_phi_fu_2689_p32;
    end else begin
        ap_phi_mux_temp_9_4_phi_fu_3521_p32 = ap_phi_reg_pp0_iter1_temp_9_4_reg_3518;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd5)) begin
        ap_phi_mux_temp_9_5_phi_fu_4353_p32 = temp_0_19_reg_14237;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_9_5_phi_fu_4353_p32 = ap_phi_mux_temp_9_4_phi_fu_3521_p32;
    end else begin
        ap_phi_mux_temp_9_5_phi_fu_4353_p32 = ap_phi_reg_pp0_iter1_temp_9_5_reg_4350;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd4)) begin
        ap_phi_mux_temp_9_6_phi_fu_5185_p32 = temp_0_20_reg_14257;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd3) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_9_6_phi_fu_5185_p32 = ap_phi_mux_temp_9_5_phi_fu_4353_p32;
    end else begin
        ap_phi_mux_temp_9_6_phi_fu_5185_p32 = ap_phi_reg_pp0_iter1_temp_9_6_reg_5182;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_14114_p4 == 4'd3)) begin
        ap_phi_mux_temp_9_7_phi_fu_6023_p32 = temp_0_21_reg_14277;
    end else if (((trunc_ln_fu_14114_p4 == 4'd2) | (trunc_ln_fu_14114_p4 == 4'd4) | (trunc_ln_fu_14114_p4 == 4'd5) | (trunc_ln_fu_14114_p4 == 4'd6) | (trunc_ln_fu_14114_p4 == 4'd7) | (trunc_ln_fu_14114_p4 == 4'd8) | (trunc_ln_fu_14114_p4 == 4'd9) | (trunc_ln_fu_14114_p4 == 4'd10) | (trunc_ln_fu_14114_p4 == 4'd11) | (trunc_ln_fu_14114_p4 == 4'd12) | (trunc_ln_fu_14114_p4 == 4'd13) | (trunc_ln_fu_14114_p4 == 4'd14) | (trunc_ln_fu_14114_p4 == 4'd15) | (trunc_ln_fu_14114_p4 == 4'd0) | (trunc_ln_fu_14114_p4 == 4'd1))) begin
        ap_phi_mux_temp_9_7_phi_fu_6023_p32 = ap_phi_mux_temp_9_6_phi_fu_5185_p32;
    end else begin
        ap_phi_mux_temp_9_7_phi_fu_6023_p32 = ap_phi_reg_pp0_iter1_temp_9_7_reg_6020;
    end
end

always @ (*) begin
    if ((xor_ln203_reg_14345 == 4'd9)) begin
        ap_phi_mux_temp_9_9_phi_fu_7697_p32 = temp_0_23_reg_14325;
    end else if (((xor_ln203_reg_14345 == 4'd2) | (xor_ln203_reg_14345 == 4'd3) | (xor_ln203_reg_14345 == 4'd4) | (xor_ln203_reg_14345 == 4'd5) | (xor_ln203_reg_14345 == 4'd6) | (xor_ln203_reg_14345 == 4'd7) | (xor_ln203_reg_14345 == 4'd8) | (xor_ln203_reg_14345 == 4'd10) | (xor_ln203_reg_14345 == 4'd11) | (xor_ln203_reg_14345 == 4'd12) | (xor_ln203_reg_14345 == 4'd13) | (xor_ln203_reg_14345 == 4'd14) | (xor_ln203_reg_14345 == 4'd15) | (xor_ln203_reg_14345 == 4'd0) | (xor_ln203_reg_14345 == 4'd1))) begin
        ap_phi_mux_temp_9_9_phi_fu_7697_p32 = ap_phi_reg_pp0_iter2_temp_9_8_reg_6862;
    end else begin
        ap_phi_mux_temp_9_9_phi_fu_7697_p32 = ap_phi_reg_pp0_iter2_temp_9_9_reg_7694;
    end
end

always @ (*) begin
    if (((icmp_ln113_fu_14108_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_0_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_0_we0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_10_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_10_we0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_11_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_11_we0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_12_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_12_we0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_13_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_13_we0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_14_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_14_we0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_15_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_15_we0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_1_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_1_we0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_2_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_2_we0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_3_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_3_we0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_4_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_4_we0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_5_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_5_we0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_6_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_6_we0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_7_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_7_we0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_8_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_8_we0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_9_ce0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_digitReseversedOutputBuff_9_we0 = 1'b1;
    end else begin
        p_digitReseversedOutputBuff_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_inData_0_blk_n = p_inData_0_empty_n;
    end else begin
        p_inData_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_inData_0_read = 1'b1;
    end else begin
        p_inData_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_inData_10_blk_n = p_inData_10_empty_n;
    end else begin
        p_inData_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_inData_10_read = 1'b1;
    end else begin
        p_inData_10_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_inData_11_blk_n = p_inData_11_empty_n;
    end else begin
        p_inData_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_inData_11_read = 1'b1;
    end else begin
        p_inData_11_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_inData_12_blk_n = p_inData_12_empty_n;
    end else begin
        p_inData_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_inData_12_read = 1'b1;
    end else begin
        p_inData_12_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_inData_13_blk_n = p_inData_13_empty_n;
    end else begin
        p_inData_13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_inData_13_read = 1'b1;
    end else begin
        p_inData_13_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_inData_14_blk_n = p_inData_14_empty_n;
    end else begin
        p_inData_14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_inData_14_read = 1'b1;
    end else begin
        p_inData_14_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_inData_15_blk_n = p_inData_15_empty_n;
    end else begin
        p_inData_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_inData_15_read = 1'b1;
    end else begin
        p_inData_15_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_inData_1_blk_n = p_inData_1_empty_n;
    end else begin
        p_inData_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_inData_1_read = 1'b1;
    end else begin
        p_inData_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_inData_2_blk_n = p_inData_2_empty_n;
    end else begin
        p_inData_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_inData_2_read = 1'b1;
    end else begin
        p_inData_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_inData_3_blk_n = p_inData_3_empty_n;
    end else begin
        p_inData_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_inData_3_read = 1'b1;
    end else begin
        p_inData_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_inData_4_blk_n = p_inData_4_empty_n;
    end else begin
        p_inData_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_inData_4_read = 1'b1;
    end else begin
        p_inData_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_inData_5_blk_n = p_inData_5_empty_n;
    end else begin
        p_inData_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_inData_5_read = 1'b1;
    end else begin
        p_inData_5_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_inData_6_blk_n = p_inData_6_empty_n;
    end else begin
        p_inData_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_inData_6_read = 1'b1;
    end else begin
        p_inData_6_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_inData_7_blk_n = p_inData_7_empty_n;
    end else begin
        p_inData_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_inData_7_read = 1'b1;
    end else begin
        p_inData_7_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_inData_8_blk_n = p_inData_8_empty_n;
    end else begin
        p_inData_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_inData_8_read = 1'b1;
    end else begin
        p_inData_8_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_inData_9_blk_n = p_inData_9_empty_n;
    end else begin
        p_inData_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_inData_9_read = 1'b1;
    end else begin
        p_inData_9_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((p_inData_6_empty_n == 1'b0) | (p_inData_5_empty_n == 1'b0) | (p_inData_4_empty_n == 1'b0) | (p_inData_3_empty_n == 1'b0) | (p_inData_2_empty_n == 1'b0) | (p_inData_1_empty_n == 1'b0) | (p_inData_0_empty_n == 1'b0))) | ((p_inData_15_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((p_inData_10_empty_n == 1'b0) | (p_inData_9_empty_n == 1'b0) | (p_inData_8_empty_n == 1'b0) | (p_inData_7_empty_n == 1'b0) | (p_inData_14_empty_n == 1'b0) | (p_inData_13_empty_n == 1'b0) | (p_inData_12_empty_n == 1'b0) | (p_inData_11_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((p_inData_6_empty_n == 1'b0) | (p_inData_5_empty_n == 1'b0) | (p_inData_4_empty_n == 1'b0) | (p_inData_3_empty_n == 1'b0) | (p_inData_2_empty_n == 1'b0) | (p_inData_1_empty_n == 1'b0) | (p_inData_0_empty_n == 1'b0))) | ((p_inData_15_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((p_inData_10_empty_n == 1'b0) | (p_inData_9_empty_n == 1'b0) | (p_inData_8_empty_n == 1'b0) | (p_inData_7_empty_n == 1'b0) | (p_inData_14_empty_n == 1'b0) | (p_inData_13_empty_n == 1'b0) | (p_inData_12_empty_n == 1'b0) | (p_inData_11_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((p_inData_6_empty_n == 1'b0) | (p_inData_5_empty_n == 1'b0) | (p_inData_4_empty_n == 1'b0) | (p_inData_3_empty_n == 1'b0) | (p_inData_2_empty_n == 1'b0) | (p_inData_1_empty_n == 1'b0) | (p_inData_0_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((p_inData_10_empty_n == 1'b0) | (p_inData_9_empty_n == 1'b0) | (p_inData_8_empty_n == 1'b0) | (p_inData_7_empty_n == 1'b0) | (p_inData_14_empty_n == 1'b0) | (p_inData_13_empty_n == 1'b0) | (p_inData_12_empty_n == 1'b0) | (p_inData_11_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = (p_inData_15_empty_n == 1'b0);
end

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_274 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_temp_0_8_reg_7330 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_10_8_reg_6810 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_11_8_reg_6758 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_12_8_reg_6706 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_13_8_reg_6654 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_14_8_reg_6602 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_15_8_reg_6550 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_1_8_reg_7278 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_2_8_reg_7226 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_3_8_reg_7174 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_4_8_reg_7122 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_5_8_reg_7070 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_6_8_reg_7018 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_7_8_reg_6966 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_8_8_reg_6914 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_9_8_reg_6862 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_0_1_reg_1490 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_0_2_reg_2322 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_0_3_reg_3154 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_0_4_reg_3986 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_0_5_reg_4818 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_0_6_reg_5650 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_0_7_reg_6497 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_10_1_reg_970 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_10_2_reg_1802 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_10_3_reg_2634 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_10_4_reg_3466 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_10_5_reg_4298 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_10_6_reg_5130 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_10_7_reg_5967 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_11_1_reg_918 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_11_2_reg_1750 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_11_3_reg_2582 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_11_4_reg_3414 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_11_5_reg_4246 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_11_6_reg_5078 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_11_7_reg_5914 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_12_1_reg_866 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_12_2_reg_1698 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_12_3_reg_2530 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_12_4_reg_3362 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_12_5_reg_4194 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_12_6_reg_5026 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_12_7_reg_5861 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_13_1_reg_814 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_13_2_reg_1646 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_13_3_reg_2478 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_13_4_reg_3310 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_13_5_reg_4142 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_13_6_reg_4974 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_13_7_reg_5808 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_14_1_reg_762 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_14_2_reg_1594 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_14_3_reg_2426 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_14_4_reg_3258 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_14_5_reg_4090 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_14_6_reg_4922 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_14_7_reg_5755 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_15_1_reg_710 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_15_2_reg_1542 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_15_3_reg_2374 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_15_4_reg_3206 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_15_5_reg_4038 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_15_6_reg_4870 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_15_7_reg_5702 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_1_1_reg_1438 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_1_2_reg_2270 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_1_3_reg_3102 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_1_4_reg_3934 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_1_5_reg_4766 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_1_6_reg_5598 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_1_7_reg_6444 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_2_1_reg_1386 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_2_2_reg_2218 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_2_3_reg_3050 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_2_4_reg_3882 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_2_5_reg_4714 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_2_6_reg_5546 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_2_7_reg_6391 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_3_1_reg_1334 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_3_2_reg_2166 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_3_3_reg_2998 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_3_4_reg_3830 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_3_5_reg_4662 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_3_6_reg_5494 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_3_7_reg_6338 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_4_1_reg_1282 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_4_2_reg_2114 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_4_3_reg_2946 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_4_4_reg_3778 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_4_5_reg_4610 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_4_6_reg_5442 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_4_7_reg_6285 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_5_1_reg_1230 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_5_2_reg_2062 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_5_3_reg_2894 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_5_4_reg_3726 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_5_5_reg_4558 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_5_6_reg_5390 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_5_7_reg_6232 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_6_1_reg_1178 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_6_2_reg_2010 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_6_3_reg_2842 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_6_4_reg_3674 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_6_5_reg_4506 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_6_6_reg_5338 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_6_7_reg_6179 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_7_1_reg_1126 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_7_2_reg_1958 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_7_3_reg_2790 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_7_4_reg_3622 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_7_5_reg_4454 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_7_6_reg_5286 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_7_7_reg_6126 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_8_1_reg_1074 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_8_2_reg_1906 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_8_3_reg_2738 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_8_4_reg_3570 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_8_5_reg_4402 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_8_6_reg_5234 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_8_7_reg_6073 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_9_1_reg_1022 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_9_2_reg_1854 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_9_3_reg_2686 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_9_4_reg_3518 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_9_5_reg_4350 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_9_6_reg_5182 = 'bx;

assign ap_phi_reg_pp0_iter1_temp_9_7_reg_6020 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_0_10_reg_8994 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_0_11_reg_9826 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_0_12_reg_10658 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_0_13_reg_11490 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_0_14_reg_12322 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_0_15_reg_13154 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_0_16_159_reg_14046 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_0_9_reg_8162 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_10_10_reg_8474 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_10_11_reg_9306 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_10_12_reg_10138 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_10_13_reg_10970 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_10_14_reg_11802 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_10_15_reg_12634 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_10_16_reg_13486 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_10_9_reg_7642 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_11_10_reg_8422 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_11_11_reg_9254 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_11_12_reg_10086 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_11_13_reg_10918 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_11_14_reg_11750 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_11_15_reg_12582 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_11_16_reg_13430 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_11_9_reg_7590 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_12_10_reg_8370 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_12_11_reg_9202 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_12_12_reg_10034 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_12_13_reg_10866 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_12_14_reg_11698 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_12_15_reg_12530 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_12_16_reg_13374 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_12_9_reg_7538 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_13_10_reg_8318 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_13_11_reg_9150 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_13_12_reg_9982 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_13_13_reg_10814 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_13_14_reg_11646 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_13_15_reg_12478 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_13_16_reg_13318 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_13_9_reg_7486 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_14_10_reg_8266 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_14_11_reg_9098 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_14_12_reg_9930 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_14_13_reg_10762 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_14_14_reg_11594 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_14_15_reg_12426 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_14_16_reg_13262 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_14_9_reg_7434 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_15_10_reg_8214 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_15_11_reg_9046 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_15_12_reg_9878 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_15_13_reg_10710 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_15_14_reg_11542 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_15_15_reg_12374 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_15_16_reg_13206 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_15_9_reg_7382 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_1_10_reg_8942 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_1_11_reg_9774 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_1_12_reg_10606 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_1_13_reg_11438 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_1_14_reg_12270 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_1_15_reg_13102 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_1_16_reg_13990 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_1_9_reg_8110 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_2_10_reg_8890 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_2_11_reg_9722 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_2_12_reg_10554 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_2_13_reg_11386 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_2_14_reg_12218 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_2_15_reg_13050 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_2_16_reg_13934 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_2_9_reg_8058 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_3_10_reg_8838 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_3_11_reg_9670 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_3_12_reg_10502 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_3_13_reg_11334 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_3_14_reg_12166 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_3_15_reg_12998 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_3_16_reg_13878 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_3_9_reg_8006 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_4_10_reg_8786 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_4_11_reg_9618 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_4_12_reg_10450 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_4_13_reg_11282 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_4_14_reg_12114 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_4_15_reg_12946 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_4_16_reg_13822 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_4_9_reg_7954 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_5_10_reg_8734 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_5_11_reg_9566 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_5_12_reg_10398 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_5_13_reg_11230 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_5_14_reg_12062 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_5_15_reg_12894 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_5_16_reg_13766 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_5_9_reg_7902 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_6_10_reg_8682 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_6_11_reg_9514 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_6_12_reg_10346 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_6_13_reg_11178 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_6_14_reg_12010 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_6_15_reg_12842 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_6_16_reg_13710 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_6_9_reg_7850 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_7_10_reg_8630 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_7_11_reg_9462 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_7_12_reg_10294 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_7_13_reg_11126 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_7_14_reg_11958 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_7_15_reg_12790 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_7_16_reg_13654 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_7_9_reg_7798 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_8_10_reg_8578 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_8_11_reg_9410 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_8_12_reg_10242 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_8_13_reg_11074 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_8_14_reg_11906 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_8_15_reg_12738 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_8_16_reg_13598 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_8_9_reg_7746 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_9_10_reg_8526 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_9_11_reg_9358 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_9_12_reg_10190 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_9_13_reg_11022 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_9_14_reg_11854 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_9_15_reg_12686 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_9_16_reg_13542 = 'bx;

assign ap_phi_reg_pp0_iter2_temp_9_9_reg_7694 = 'bx;

assign icmp_ln113_fu_14108_p2 = ((ap_phi_mux_r_0201_phi_fu_475_p6 == 8'd255) ? 1'b1 : 1'b0);

assign p_digitReseversedOutputBuff_0_address0 = zext_ln126_fu_14130_p1;

assign p_digitReseversedOutputBuff_0_d0 = temp_0_16_159_reg_14046;

assign p_digitReseversedOutputBuff_10_address0 = zext_ln126_fu_14130_p1;

assign p_digitReseversedOutputBuff_10_d0 = temp_10_16_reg_13486;

assign p_digitReseversedOutputBuff_11_address0 = zext_ln126_fu_14130_p1;

assign p_digitReseversedOutputBuff_11_d0 = temp_11_16_reg_13430;

assign p_digitReseversedOutputBuff_12_address0 = zext_ln126_fu_14130_p1;

assign p_digitReseversedOutputBuff_12_d0 = temp_12_16_reg_13374;

assign p_digitReseversedOutputBuff_13_address0 = zext_ln126_fu_14130_p1;

assign p_digitReseversedOutputBuff_13_d0 = temp_13_16_reg_13318;

assign p_digitReseversedOutputBuff_14_address0 = zext_ln126_fu_14130_p1;

assign p_digitReseversedOutputBuff_14_d0 = temp_14_16_reg_13262;

assign p_digitReseversedOutputBuff_15_address0 = zext_ln126_fu_14130_p1;

assign p_digitReseversedOutputBuff_15_d0 = temp_15_16_reg_13206;

assign p_digitReseversedOutputBuff_1_address0 = zext_ln126_fu_14130_p1;

assign p_digitReseversedOutputBuff_1_d0 = temp_1_16_reg_13990;

assign p_digitReseversedOutputBuff_2_address0 = zext_ln126_fu_14130_p1;

assign p_digitReseversedOutputBuff_2_d0 = temp_2_16_reg_13934;

assign p_digitReseversedOutputBuff_3_address0 = zext_ln126_fu_14130_p1;

assign p_digitReseversedOutputBuff_3_d0 = temp_3_16_reg_13878;

assign p_digitReseversedOutputBuff_4_address0 = zext_ln126_fu_14130_p1;

assign p_digitReseversedOutputBuff_4_d0 = temp_4_16_reg_13822;

assign p_digitReseversedOutputBuff_5_address0 = zext_ln126_fu_14130_p1;

assign p_digitReseversedOutputBuff_5_d0 = temp_5_16_reg_13766;

assign p_digitReseversedOutputBuff_6_address0 = zext_ln126_fu_14130_p1;

assign p_digitReseversedOutputBuff_6_d0 = temp_6_16_reg_13710;

assign p_digitReseversedOutputBuff_7_address0 = zext_ln126_fu_14130_p1;

assign p_digitReseversedOutputBuff_7_d0 = temp_7_16_reg_13654;

assign p_digitReseversedOutputBuff_8_address0 = zext_ln126_fu_14130_p1;

assign p_digitReseversedOutputBuff_8_d0 = temp_8_16_reg_13598;

assign p_digitReseversedOutputBuff_9_address0 = zext_ln126_fu_14130_p1;

assign p_digitReseversedOutputBuff_9_d0 = temp_9_16_reg_13542;

assign r_fu_14102_p2 = (ap_phi_mux_r_0201_phi_fu_475_p6 + 8'd1);

assign trunc_ln_fu_14114_p4 = {{r_0201_reg_471[7:4]}};

assign xor_ln203_fu_14124_p2 = (trunc_ln_fu_14114_p4 ^ 4'd8);

assign zext_ln126_fu_14130_p1 = r_0201_reg_471_pp0_iter2_reg;

endmodule //cacheDataDR
