|Sound
mclk <= SndDriver:instSndDrv.mclk
clk => SndDriver:instSndDrv.clk
clk => Dist:inst2.clk
rstn => SndDriver:instSndDrv.rstn
rstn => Dist:inst2.rstn
adcdat => SndDriver:instSndDrv.adcdat
Switches[0] => Dist:inst2.distcontrol[0]
Switches[1] => Dist:inst2.distcontrol[1]
Switches[2] => Dist:inst2.distcontrol[2]
Switches[3] => Dist:inst2.distcontrol[3]
bclk <= SndDriver:instSndDrv.bclk
adclrc <= SndDriver:instSndDrv.adclrc
daclrc <= SndDriver:instSndDrv.daclrc
dacdat <= SndDriver:instSndDrv.dacdat
HEX6[6] <= group_no:inst.HEX6[6]
HEX6[5] <= group_no:inst.HEX6[5]
HEX6[4] <= group_no:inst.HEX6[4]
HEX6[3] <= group_no:inst.HEX6[3]
HEX6[2] <= group_no:inst.HEX6[2]
HEX6[1] <= group_no:inst.HEX6[1]
HEX6[0] <= group_no:inst.HEX6[0]
HEX7[6] <= group_no:inst.HEX7[6]
HEX7[5] <= group_no:inst.HEX7[5]
HEX7[4] <= group_no:inst.HEX7[4]
HEX7[3] <= group_no:inst.HEX7[3]
HEX7[2] <= group_no:inst.HEX7[2]
HEX7[1] <= group_no:inst.HEX7[1]
HEX7[0] <= group_no:inst.HEX7[0]


|Sound|SndDriver:instSndDrv
dacdat <= my_or:inst_or.output
clk => channel_mod:inst_left.clk
clk => Ctrl:inst_ctrl.clk
clk => channel_mod:inst_right.clk
rstn => channel_mod:inst_left.rstn
rstn => Ctrl:inst_ctrl.rstn
rstn => channel_mod:inst_right.rstn
adcdat => channel_mod:inst_left.adcdat
adcdat => channel_mod:inst_right.adcdat
LDAC[0] => channel_mod:inst_left.DAC[0]
LDAC[1] => channel_mod:inst_left.DAC[1]
LDAC[2] => channel_mod:inst_left.DAC[2]
LDAC[3] => channel_mod:inst_left.DAC[3]
LDAC[4] => channel_mod:inst_left.DAC[4]
LDAC[5] => channel_mod:inst_left.DAC[5]
LDAC[6] => channel_mod:inst_left.DAC[6]
LDAC[7] => channel_mod:inst_left.DAC[7]
LDAC[8] => channel_mod:inst_left.DAC[8]
LDAC[9] => channel_mod:inst_left.DAC[9]
LDAC[10] => channel_mod:inst_left.DAC[10]
LDAC[11] => channel_mod:inst_left.DAC[11]
LDAC[12] => channel_mod:inst_left.DAC[12]
LDAC[13] => channel_mod:inst_left.DAC[13]
LDAC[14] => channel_mod:inst_left.DAC[14]
LDAC[15] => channel_mod:inst_left.DAC[15]
RDAC[0] => channel_mod:inst_right.DAC[0]
RDAC[1] => channel_mod:inst_right.DAC[1]
RDAC[2] => channel_mod:inst_right.DAC[2]
RDAC[3] => channel_mod:inst_right.DAC[3]
RDAC[4] => channel_mod:inst_right.DAC[4]
RDAC[5] => channel_mod:inst_right.DAC[5]
RDAC[6] => channel_mod:inst_right.DAC[6]
RDAC[7] => channel_mod:inst_right.DAC[7]
RDAC[8] => channel_mod:inst_right.DAC[8]
RDAC[9] => channel_mod:inst_right.DAC[9]
RDAC[10] => channel_mod:inst_right.DAC[10]
RDAC[11] => channel_mod:inst_right.DAC[11]
RDAC[12] => channel_mod:inst_right.DAC[12]
RDAC[13] => channel_mod:inst_right.DAC[13]
RDAC[14] => channel_mod:inst_right.DAC[14]
RDAC[15] => channel_mod:inst_right.DAC[15]
mclk <= Ctrl:inst_ctrl.mclk
bclk <= Ctrl:inst_ctrl.bclk
adclrc <= Ctrl:inst_ctrl.adclrc
daclrc <= Ctrl:inst_ctrl.daclrc
lrsel <= Ctrl:inst_ctrl.lrsel
LADC[0] <= channel_mod:inst_left.ADC[0]
LADC[1] <= channel_mod:inst_left.ADC[1]
LADC[2] <= channel_mod:inst_left.ADC[2]
LADC[3] <= channel_mod:inst_left.ADC[3]
LADC[4] <= channel_mod:inst_left.ADC[4]
LADC[5] <= channel_mod:inst_left.ADC[5]
LADC[6] <= channel_mod:inst_left.ADC[6]
LADC[7] <= channel_mod:inst_left.ADC[7]
LADC[8] <= channel_mod:inst_left.ADC[8]
LADC[9] <= channel_mod:inst_left.ADC[9]
LADC[10] <= channel_mod:inst_left.ADC[10]
LADC[11] <= channel_mod:inst_left.ADC[11]
LADC[12] <= channel_mod:inst_left.ADC[12]
LADC[13] <= channel_mod:inst_left.ADC[13]
LADC[14] <= channel_mod:inst_left.ADC[14]
LADC[15] <= channel_mod:inst_left.ADC[15]
RADC[0] <= channel_mod:inst_right.ADC[0]
RADC[1] <= channel_mod:inst_right.ADC[1]
RADC[2] <= channel_mod:inst_right.ADC[2]
RADC[3] <= channel_mod:inst_right.ADC[3]
RADC[4] <= channel_mod:inst_right.ADC[4]
RADC[5] <= channel_mod:inst_right.ADC[5]
RADC[6] <= channel_mod:inst_right.ADC[6]
RADC[7] <= channel_mod:inst_right.ADC[7]
RADC[8] <= channel_mod:inst_right.ADC[8]
RADC[9] <= channel_mod:inst_right.ADC[9]
RADC[10] <= channel_mod:inst_right.ADC[10]
RADC[11] <= channel_mod:inst_right.ADC[11]
RADC[12] <= channel_mod:inst_right.ADC[12]
RADC[13] <= channel_mod:inst_right.ADC[13]
RADC[14] <= channel_mod:inst_right.ADC[14]
RADC[15] <= channel_mod:inst_right.ADC[15]


|Sound|SndDriver:instSndDrv|my_or:inst_or
inputA => output.IN0
inputA => output.IN0
inputB => output.IN1
inputB => output.IN1
output <= output$latch.DB_MAX_OUTPUT_PORT_TYPE


|Sound|SndDriver:instSndDrv|channel_mod:inst_left
clk => TXReg[0].CLK
clk => TXReg[1].CLK
clk => TXReg[2].CLK
clk => TXReg[3].CLK
clk => TXReg[4].CLK
clk => TXReg[5].CLK
clk => TXReg[6].CLK
clk => TXReg[7].CLK
clk => TXReg[8].CLK
clk => TXReg[9].CLK
clk => TXReg[10].CLK
clk => TXReg[11].CLK
clk => TXReg[12].CLK
clk => TXReg[13].CLK
clk => TXReg[14].CLK
clk => TXReg[15].CLK
clk => dacdat~reg0.CLK
clk => RXReg[0].CLK
clk => RXReg[1].CLK
clk => RXReg[2].CLK
clk => RXReg[3].CLK
clk => RXReg[4].CLK
clk => RXReg[5].CLK
clk => RXReg[6].CLK
clk => RXReg[7].CLK
clk => RXReg[8].CLK
clk => RXReg[9].CLK
clk => RXReg[10].CLK
clk => RXReg[11].CLK
clk => RXReg[12].CLK
clk => RXReg[13].CLK
clk => RXReg[14].CLK
clk => RXReg[15].CLK
rstn => TXReg[0].ENA
rstn => RXReg[15].ENA
rstn => RXReg[14].ENA
rstn => RXReg[13].ENA
rstn => RXReg[12].ENA
rstn => RXReg[11].ENA
rstn => RXReg[10].ENA
rstn => RXReg[9].ENA
rstn => RXReg[8].ENA
rstn => RXReg[7].ENA
rstn => RXReg[6].ENA
rstn => RXReg[5].ENA
rstn => RXReg[4].ENA
rstn => RXReg[3].ENA
rstn => RXReg[2].ENA
rstn => RXReg[1].ENA
rstn => RXReg[0].ENA
rstn => dacdat~reg0.ENA
rstn => TXReg[15].ENA
rstn => TXReg[14].ENA
rstn => TXReg[13].ENA
rstn => TXReg[12].ENA
rstn => TXReg[11].ENA
rstn => TXReg[10].ENA
rstn => TXReg[9].ENA
rstn => TXReg[8].ENA
rstn => TXReg[7].ENA
rstn => TXReg[6].ENA
rstn => TXReg[5].ENA
rstn => TXReg[4].ENA
rstn => TXReg[3].ENA
rstn => TXReg[2].ENA
rstn => TXReg[1].ENA
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => dacdat.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => process_0.IN1
adcdat => RXReg.DATAB
men => process_0.IN1
men => process_1.IN1
dacdat <= dacdat~reg0.DB_MAX_OUTPUT_PORT_TYPE
BitCnt[0] => LessThan0.IN10
BitCnt[1] => LessThan0.IN9
BitCnt[2] => LessThan0.IN8
BitCnt[3] => LessThan0.IN7
BitCnt[4] => LessThan0.IN6
SCCnt[0] => Equal0.IN3
SCCnt[0] => Equal1.IN3
SCCnt[1] => Equal0.IN2
SCCnt[1] => Equal1.IN2
ADC[0] <= RXReg[0].DB_MAX_OUTPUT_PORT_TYPE
ADC[1] <= RXReg[1].DB_MAX_OUTPUT_PORT_TYPE
ADC[2] <= RXReg[2].DB_MAX_OUTPUT_PORT_TYPE
ADC[3] <= RXReg[3].DB_MAX_OUTPUT_PORT_TYPE
ADC[4] <= RXReg[4].DB_MAX_OUTPUT_PORT_TYPE
ADC[5] <= RXReg[5].DB_MAX_OUTPUT_PORT_TYPE
ADC[6] <= RXReg[6].DB_MAX_OUTPUT_PORT_TYPE
ADC[7] <= RXReg[7].DB_MAX_OUTPUT_PORT_TYPE
ADC[8] <= RXReg[8].DB_MAX_OUTPUT_PORT_TYPE
ADC[9] <= RXReg[9].DB_MAX_OUTPUT_PORT_TYPE
ADC[10] <= RXReg[10].DB_MAX_OUTPUT_PORT_TYPE
ADC[11] <= RXReg[11].DB_MAX_OUTPUT_PORT_TYPE
ADC[12] <= RXReg[12].DB_MAX_OUTPUT_PORT_TYPE
ADC[13] <= RXReg[13].DB_MAX_OUTPUT_PORT_TYPE
ADC[14] <= RXReg[14].DB_MAX_OUTPUT_PORT_TYPE
ADC[15] <= RXReg[15].DB_MAX_OUTPUT_PORT_TYPE
DAC[0] => TXReg.DATAB
DAC[1] => TXReg.DATAB
DAC[2] => TXReg.DATAB
DAC[3] => TXReg.DATAB
DAC[4] => TXReg.DATAB
DAC[5] => TXReg.DATAB
DAC[6] => TXReg.DATAB
DAC[7] => TXReg.DATAB
DAC[8] => TXReg.DATAB
DAC[9] => TXReg.DATAB
DAC[10] => TXReg.DATAB
DAC[11] => TXReg.DATAB
DAC[12] => TXReg.DATAB
DAC[13] => TXReg.DATAB
DAC[14] => TXReg.DATAB
DAC[15] => TXReg.DATAB


|Sound|SndDriver:instSndDrv|Ctrl:inst_ctrl
clk => cntr[0].CLK
clk => cntr[1].CLK
clk => cntr[2].CLK
clk => cntr[3].CLK
clk => cntr[4].CLK
clk => cntr[5].CLK
clk => cntr[6].CLK
clk => cntr[7].CLK
clk => cntr[8].CLK
clk => cntr[9].CLK
rstn => cntr[0].ACLR
rstn => cntr[1].ACLR
rstn => cntr[2].ACLR
rstn => cntr[3].ACLR
rstn => cntr[4].ACLR
rstn => cntr[5].ACLR
rstn => cntr[6].ACLR
rstn => cntr[7].ACLR
rstn => cntr[8].ACLR
rstn => cntr[9].ACLR
lrsel <= cntr[9].DB_MAX_OUTPUT_PORT_TYPE
mclk <= cntr[1].DB_MAX_OUTPUT_PORT_TYPE
bclk <= cntr[3].DB_MAX_OUTPUT_PORT_TYPE
adclrc <= cntr[9].DB_MAX_OUTPUT_PORT_TYPE
daclrc <= cntr[9].DB_MAX_OUTPUT_PORT_TYPE
men <= men.DB_MAX_OUTPUT_PORT_TYPE
BitCnt[0] <= cntr[4].DB_MAX_OUTPUT_PORT_TYPE
BitCnt[1] <= cntr[5].DB_MAX_OUTPUT_PORT_TYPE
BitCnt[2] <= cntr[6].DB_MAX_OUTPUT_PORT_TYPE
BitCnt[3] <= cntr[7].DB_MAX_OUTPUT_PORT_TYPE
BitCnt[4] <= cntr[8].DB_MAX_OUTPUT_PORT_TYPE
SCCnt[0] <= cntr[2].DB_MAX_OUTPUT_PORT_TYPE
SCCnt[1] <= cntr[3].DB_MAX_OUTPUT_PORT_TYPE


|Sound|SndDriver:instSndDrv|channel_mod:inst_right
clk => TXReg[0].CLK
clk => TXReg[1].CLK
clk => TXReg[2].CLK
clk => TXReg[3].CLK
clk => TXReg[4].CLK
clk => TXReg[5].CLK
clk => TXReg[6].CLK
clk => TXReg[7].CLK
clk => TXReg[8].CLK
clk => TXReg[9].CLK
clk => TXReg[10].CLK
clk => TXReg[11].CLK
clk => TXReg[12].CLK
clk => TXReg[13].CLK
clk => TXReg[14].CLK
clk => TXReg[15].CLK
clk => dacdat~reg0.CLK
clk => RXReg[0].CLK
clk => RXReg[1].CLK
clk => RXReg[2].CLK
clk => RXReg[3].CLK
clk => RXReg[4].CLK
clk => RXReg[5].CLK
clk => RXReg[6].CLK
clk => RXReg[7].CLK
clk => RXReg[8].CLK
clk => RXReg[9].CLK
clk => RXReg[10].CLK
clk => RXReg[11].CLK
clk => RXReg[12].CLK
clk => RXReg[13].CLK
clk => RXReg[14].CLK
clk => RXReg[15].CLK
rstn => TXReg[0].ENA
rstn => RXReg[15].ENA
rstn => RXReg[14].ENA
rstn => RXReg[13].ENA
rstn => RXReg[12].ENA
rstn => RXReg[11].ENA
rstn => RXReg[10].ENA
rstn => RXReg[9].ENA
rstn => RXReg[8].ENA
rstn => RXReg[7].ENA
rstn => RXReg[6].ENA
rstn => RXReg[5].ENA
rstn => RXReg[4].ENA
rstn => RXReg[3].ENA
rstn => RXReg[2].ENA
rstn => RXReg[1].ENA
rstn => RXReg[0].ENA
rstn => dacdat~reg0.ENA
rstn => TXReg[15].ENA
rstn => TXReg[14].ENA
rstn => TXReg[13].ENA
rstn => TXReg[12].ENA
rstn => TXReg[11].ENA
rstn => TXReg[10].ENA
rstn => TXReg[9].ENA
rstn => TXReg[8].ENA
rstn => TXReg[7].ENA
rstn => TXReg[6].ENA
rstn => TXReg[5].ENA
rstn => TXReg[4].ENA
rstn => TXReg[3].ENA
rstn => TXReg[2].ENA
rstn => TXReg[1].ENA
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => dacdat.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => process_0.IN1
adcdat => RXReg.DATAB
men => process_0.IN1
men => process_1.IN1
dacdat <= dacdat~reg0.DB_MAX_OUTPUT_PORT_TYPE
BitCnt[0] => LessThan0.IN10
BitCnt[1] => LessThan0.IN9
BitCnt[2] => LessThan0.IN8
BitCnt[3] => LessThan0.IN7
BitCnt[4] => LessThan0.IN6
SCCnt[0] => Equal0.IN3
SCCnt[0] => Equal1.IN3
SCCnt[1] => Equal0.IN2
SCCnt[1] => Equal1.IN2
ADC[0] <= RXReg[0].DB_MAX_OUTPUT_PORT_TYPE
ADC[1] <= RXReg[1].DB_MAX_OUTPUT_PORT_TYPE
ADC[2] <= RXReg[2].DB_MAX_OUTPUT_PORT_TYPE
ADC[3] <= RXReg[3].DB_MAX_OUTPUT_PORT_TYPE
ADC[4] <= RXReg[4].DB_MAX_OUTPUT_PORT_TYPE
ADC[5] <= RXReg[5].DB_MAX_OUTPUT_PORT_TYPE
ADC[6] <= RXReg[6].DB_MAX_OUTPUT_PORT_TYPE
ADC[7] <= RXReg[7].DB_MAX_OUTPUT_PORT_TYPE
ADC[8] <= RXReg[8].DB_MAX_OUTPUT_PORT_TYPE
ADC[9] <= RXReg[9].DB_MAX_OUTPUT_PORT_TYPE
ADC[10] <= RXReg[10].DB_MAX_OUTPUT_PORT_TYPE
ADC[11] <= RXReg[11].DB_MAX_OUTPUT_PORT_TYPE
ADC[12] <= RXReg[12].DB_MAX_OUTPUT_PORT_TYPE
ADC[13] <= RXReg[13].DB_MAX_OUTPUT_PORT_TYPE
ADC[14] <= RXReg[14].DB_MAX_OUTPUT_PORT_TYPE
ADC[15] <= RXReg[15].DB_MAX_OUTPUT_PORT_TYPE
DAC[0] => TXReg.DATAB
DAC[1] => TXReg.DATAB
DAC[2] => TXReg.DATAB
DAC[3] => TXReg.DATAB
DAC[4] => TXReg.DATAB
DAC[5] => TXReg.DATAB
DAC[6] => TXReg.DATAB
DAC[7] => TXReg.DATAB
DAC[8] => TXReg.DATAB
DAC[9] => TXReg.DATAB
DAC[10] => TXReg.DATAB
DAC[11] => TXReg.DATAB
DAC[12] => TXReg.DATAB
DAC[13] => TXReg.DATAB
DAC[14] => TXReg.DATAB
DAC[15] => TXReg.DATAB


|Sound|Dist:inst2
clk => sample_out_tmp[0].CLK
clk => sample_out_tmp[1].CLK
clk => sample_out_tmp[2].CLK
clk => sample_out_tmp[3].CLK
clk => sample_out_tmp[4].CLK
clk => sample_out_tmp[5].CLK
clk => sample_out_tmp[6].CLK
clk => sample_out_tmp[7].CLK
clk => sample_out_tmp[8].CLK
clk => sample_out_tmp[9].CLK
clk => sample_out_tmp[10].CLK
clk => sample_out_tmp[11].CLK
clk => sample_out_tmp[12].CLK
clk => sample_out_tmp[13].CLK
clk => sample_out_tmp[14].CLK
clk => sample_out_tmp[15].CLK
rstn => sample_out_tmp[0].ENA
rstn => sample_out_tmp[15].ENA
rstn => sample_out_tmp[14].ENA
rstn => sample_out_tmp[13].ENA
rstn => sample_out_tmp[12].ENA
rstn => sample_out_tmp[11].ENA
rstn => sample_out_tmp[10].ENA
rstn => sample_out_tmp[9].ENA
rstn => sample_out_tmp[8].ENA
rstn => sample_out_tmp[7].ENA
rstn => sample_out_tmp[6].ENA
rstn => sample_out_tmp[5].ENA
rstn => sample_out_tmp[4].ENA
rstn => sample_out_tmp[3].ENA
rstn => sample_out_tmp[2].ENA
rstn => sample_out_tmp[1].ENA
distcontrol[0] => Mux0.IN19
distcontrol[0] => Mux1.IN19
distcontrol[0] => Mux2.IN19
distcontrol[0] => Mux3.IN19
distcontrol[0] => Mux5.IN10
distcontrol[0] => Mux6.IN19
distcontrol[0] => Mux7.IN10
distcontrol[0] => Mux8.IN19
distcontrol[0] => Mux9.IN19
distcontrol[0] => Mux10.IN19
distcontrol[0] => Mux11.IN19
distcontrol[0] => Mux12.IN19
distcontrol[0] => Mux13.IN19
distcontrol[0] => Mux14.IN19
distcontrol[0] => Mux15.IN19
distcontrol[0] => Mux16.IN19
distcontrol[0] => Mux17.IN19
distcontrol[0] => Mux18.IN19
distcontrol[0] => Mux20.IN19
distcontrol[0] => Mux21.IN19
distcontrol[0] => Mux22.IN19
distcontrol[0] => Mux23.IN19
distcontrol[0] => Mux24.IN19
distcontrol[1] => Mux0.IN18
distcontrol[1] => Mux1.IN18
distcontrol[1] => Mux2.IN18
distcontrol[1] => Mux3.IN18
distcontrol[1] => Mux4.IN10
distcontrol[1] => Mux6.IN18
distcontrol[1] => Mux7.IN9
distcontrol[1] => Mux8.IN18
distcontrol[1] => Mux9.IN18
distcontrol[1] => Mux10.IN18
distcontrol[1] => Mux11.IN18
distcontrol[1] => Mux12.IN18
distcontrol[1] => Mux13.IN18
distcontrol[1] => Mux14.IN18
distcontrol[1] => Mux15.IN18
distcontrol[1] => Mux16.IN18
distcontrol[1] => Mux17.IN18
distcontrol[1] => Mux18.IN18
distcontrol[1] => Mux19.IN10
distcontrol[1] => Mux20.IN18
distcontrol[1] => Mux21.IN18
distcontrol[1] => Mux22.IN18
distcontrol[1] => Mux23.IN18
distcontrol[1] => Mux24.IN18
distcontrol[1] => Mux25.IN10
distcontrol[2] => Mux0.IN17
distcontrol[2] => Mux1.IN17
distcontrol[2] => Mux2.IN17
distcontrol[2] => Mux3.IN17
distcontrol[2] => Mux4.IN9
distcontrol[2] => Mux5.IN9
distcontrol[2] => Mux6.IN17
distcontrol[2] => Mux8.IN17
distcontrol[2] => Mux9.IN17
distcontrol[2] => Mux10.IN17
distcontrol[2] => Mux11.IN17
distcontrol[2] => Mux12.IN17
distcontrol[2] => Mux13.IN17
distcontrol[2] => Mux14.IN17
distcontrol[2] => Mux15.IN17
distcontrol[2] => Mux16.IN17
distcontrol[2] => Mux17.IN17
distcontrol[2] => Mux18.IN17
distcontrol[2] => Mux19.IN9
distcontrol[2] => Mux20.IN17
distcontrol[2] => Mux21.IN17
distcontrol[2] => Mux22.IN17
distcontrol[2] => Mux23.IN17
distcontrol[2] => Mux24.IN17
distcontrol[2] => Mux25.IN9
distcontrol[3] => Mux0.IN16
distcontrol[3] => Mux1.IN16
distcontrol[3] => Mux2.IN16
distcontrol[3] => Mux3.IN16
distcontrol[3] => Mux4.IN8
distcontrol[3] => Mux5.IN8
distcontrol[3] => Mux6.IN16
distcontrol[3] => Mux7.IN8
distcontrol[3] => Mux8.IN16
distcontrol[3] => Mux9.IN16
distcontrol[3] => Mux10.IN16
distcontrol[3] => Mux11.IN16
distcontrol[3] => Mux12.IN16
distcontrol[3] => Mux13.IN16
distcontrol[3] => Mux14.IN16
distcontrol[3] => Mux15.IN16
distcontrol[3] => Mux16.IN16
distcontrol[3] => Mux17.IN16
distcontrol[3] => Mux18.IN16
distcontrol[3] => Mux19.IN8
distcontrol[3] => Mux20.IN16
distcontrol[3] => Mux21.IN16
distcontrol[3] => Mux22.IN16
distcontrol[3] => Mux23.IN16
distcontrol[3] => Mux24.IN16
distcontrol[3] => Mux25.IN8
sample_in[0] => LessThan0.IN17
sample_in[0] => LessThan1.IN32
sample_in[0] => LessThan2.IN32
sample_in[0] => LessThan3.IN32
sample_in[0] => sample_out_tmp.DATAA
sample_in[1] => LessThan0.IN16
sample_in[1] => LessThan1.IN31
sample_in[1] => LessThan2.IN31
sample_in[1] => LessThan3.IN31
sample_in[1] => sample_out_tmp.DATAA
sample_in[2] => LessThan0.IN15
sample_in[2] => LessThan1.IN30
sample_in[2] => LessThan2.IN30
sample_in[2] => LessThan3.IN30
sample_in[2] => sample_out_tmp.DATAA
sample_in[3] => LessThan0.IN14
sample_in[3] => LessThan1.IN29
sample_in[3] => LessThan2.IN29
sample_in[3] => LessThan3.IN29
sample_in[3] => sample_out_tmp.DATAA
sample_in[4] => LessThan0.IN13
sample_in[4] => LessThan1.IN28
sample_in[4] => LessThan2.IN28
sample_in[4] => LessThan3.IN28
sample_in[4] => sample_out_tmp.DATAA
sample_in[5] => LessThan0.IN12
sample_in[5] => LessThan1.IN27
sample_in[5] => LessThan2.IN27
sample_in[5] => LessThan3.IN27
sample_in[5] => sample_out_tmp.DATAA
sample_in[6] => LessThan0.IN11
sample_in[6] => LessThan1.IN26
sample_in[6] => LessThan2.IN26
sample_in[6] => LessThan3.IN26
sample_in[6] => sample_out_tmp.DATAA
sample_in[7] => LessThan0.IN10
sample_in[7] => LessThan1.IN25
sample_in[7] => LessThan2.IN25
sample_in[7] => LessThan3.IN25
sample_in[7] => sample_out_tmp.DATAA
sample_in[8] => LessThan0.IN9
sample_in[8] => LessThan1.IN24
sample_in[8] => LessThan2.IN24
sample_in[8] => LessThan3.IN24
sample_in[8] => sample_out_tmp.DATAA
sample_in[9] => LessThan0.IN8
sample_in[9] => LessThan1.IN23
sample_in[9] => LessThan2.IN23
sample_in[9] => LessThan3.IN23
sample_in[9] => sample_out_tmp.DATAA
sample_in[10] => LessThan0.IN7
sample_in[10] => LessThan1.IN22
sample_in[10] => LessThan2.IN22
sample_in[10] => LessThan3.IN22
sample_in[10] => sample_out_tmp.DATAA
sample_in[11] => LessThan0.IN6
sample_in[11] => LessThan1.IN21
sample_in[11] => LessThan2.IN21
sample_in[11] => LessThan3.IN21
sample_in[11] => sample_out_tmp.DATAA
sample_in[12] => LessThan0.IN5
sample_in[12] => LessThan1.IN20
sample_in[12] => LessThan2.IN20
sample_in[12] => LessThan3.IN20
sample_in[12] => sample_out_tmp.DATAA
sample_in[13] => LessThan0.IN4
sample_in[13] => LessThan1.IN19
sample_in[13] => LessThan2.IN19
sample_in[13] => LessThan3.IN19
sample_in[13] => sample_out_tmp.DATAA
sample_in[14] => LessThan0.IN3
sample_in[14] => LessThan1.IN18
sample_in[14] => LessThan2.IN18
sample_in[14] => LessThan3.IN18
sample_in[14] => sample_out_tmp.DATAA
sample_in[15] => LessThan0.IN2
sample_in[15] => LessThan1.IN17
sample_in[15] => LessThan2.IN17
sample_in[15] => LessThan3.IN17
sample_in[15] => sample_out_tmp.DATAA
sample_out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
sample_out[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|Sound|my_mux:inst4
A[0] => Y.DATAB
A[1] => Y.DATAB
A[2] => Y.DATAB
A[3] => Y.DATAB
A[4] => Y.DATAB
A[5] => Y.DATAB
A[6] => Y.DATAB
A[7] => Y.DATAB
A[8] => Y.DATAB
A[9] => Y.DATAB
A[10] => Y.DATAB
A[11] => Y.DATAB
A[12] => Y.DATAB
A[13] => Y.DATAB
A[14] => Y.DATAB
A[15] => Y.DATAB
B[0] => Y.DATAA
B[1] => Y.DATAA
B[2] => Y.DATAA
B[3] => Y.DATAA
B[4] => Y.DATAA
B[5] => Y.DATAA
B[6] => Y.DATAA
B[7] => Y.DATAA
B[8] => Y.DATAA
B[9] => Y.DATAA
B[10] => Y.DATAA
B[11] => Y.DATAA
B[12] => Y.DATAA
B[13] => Y.DATAA
B[14] => Y.DATAA
B[15] => Y.DATAA
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT


|Sound|group_no:inst
HEX7[6] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
HEX7[5] <= <GND>
HEX7[4] <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
HEX7[3] <= <GND>
HEX7[2] <= <GND>
HEX7[1] <= <GND>
HEX7[0] <= <GND>
HEX6[6] <= <GND>
HEX6[5] <= <GND>
HEX6[4] <= <VCC>
HEX6[3] <= <GND>
HEX6[2] <= <GND>
HEX6[1] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
HEX6[0] <= <GND>


