<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="encodingindex.xsl" name="generator"/><title>T32 - Index by Encoding</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="topleveltable"><a id="top" name="top"></a>Top-level encodings for T32</h1><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="27"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
          != 111
        </td><td class="bitfield"></td><td class="iformname"><a href="#n">16-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
          111
        </td><td class="bitfield">
          00
        </td><td class="iformname"><a href="b.html">B</a>
                      —
                      <a href="b.html#B_T2">T2</a></td></tr><tr class="instructiontable"><td class="bitfield">
          111
        </td><td class="bitfield">
          != 00
        </td><td class="iformname"><a href="#w">32-bit</a></td></tr></table></div><hr/><h2><a id="n" name="n"></a>16-bit</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="6">op0</td><td class="lr" colspan="26"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op0&lt;5:3> != 111 </p></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
            00xxxx
          </td><td class="iformname"><a href="#sftdpi">Shift (immediate), add, subtract, move, and compare</a></td></tr><tr class="instructiontable"><td class="bitfield">
            010000
          </td><td class="iformname"><a href="#dpint16_2l">Data-processing (two low registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            010001
          </td><td class="iformname"><a href="#spcd">Special data instructions and branch and exchange</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01001x
          </td><td class="iformname"><a href="ldr_l.html">LDR (literal)</a>
                      —
                      <a href="ldr_l.html#LDR_l_T1">T1</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0101xx
          </td><td class="iformname"><a href="#ldst16_reg">Load/store (register offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011xxx
          </td><td class="iformname"><a href="#ldst16_imm">Load/store word/byte (immediate offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1000xx
          </td><td class="iformname"><a href="#ldsth16_imm">Load/store halfword (immediate offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1001xx
          </td><td class="iformname"><a href="#ldst16_sp">Load/store (SP-relative)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1010xx
          </td><td class="iformname"><a href="#addpcsp16">Add PC/SP (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1011xx
          </td><td class="iformname"><a href="#misc16">Miscellaneous 16-bit instructions</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1100xx
          </td><td class="iformname"><a href="#ldstm16">Load/store multiple</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1101xx
          </td><td class="iformname"><a href="#brc">Conditional branch, and Supervisor Call</a></td></tr></table></div><hr/><h2><a id="sftdpi" name="sftdpi"></a>Shift (immediate), add, subtract, move, and compare</h2><div class="decode_navigation"><p>These instructions are under <a href="#n">16-bit</a>.</p></div><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">00</td><td class="lr">op0</td><td class="lr" colspan="2">op1</td><td class="lr">op2</td><td class="lr" colspan="26"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#addsub16_3l">Add, subtract (three low registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#addsub16_2l_imm">Add, subtract (two low registers and immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              != 11
            </td><td class="bitfield"></td><td class="iformname"><a href="mov_r.html">MOV, MOVS (register)</a>
                      —
                      <a href="mov_r.html#MOV_r_T2">T2</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#addsub16_1l_imm">Add, subtract, compare, move (one low register and immediate)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-addsub16_3l"><a id="addsub16_3l" name="addsub16_3l"></a><h3 class="iclass">Add, subtract (three low registers)</h3><p>These instructions are under <a href="#sftdpi">Shift (immediate), add, subtract, move, and compare</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="lr" colspan="3">Rm</td><td class="lr" colspan="3">Rn</td><td class="lr" colspan="3">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub16_3l"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="add_r.html">ADD, ADDS (register)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sub_r.html">SUB, SUBS (register)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub16_2l_imm"><a id="addsub16_2l_imm" name="addsub16_2l_imm"></a><h3 class="iclass">Add, subtract (two low registers and immediate)</h3><p>These instructions are under <a href="#sftdpi">Shift (immediate), add, subtract, move, and compare</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">S</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="3">Rn</td><td class="lr" colspan="3">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub16_2l_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="add_i.html">ADD, ADDS (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sub_i.html">SUB, SUBS (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub16_1l_imm"><a id="addsub16_1l_imm" name="addsub16_1l_imm"></a><h3 class="iclass">Add, subtract, compare, move (one low register and immediate)</h3><p>These instructions are under <a href="#sftdpi">Shift (immediate), add, subtract, move, and compare</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">op</td><td class="lr" colspan="3">Rd</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub16_1l_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="mov_i.html">MOV, MOVS (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="cmp_i.html">CMP (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="add_i.html">ADD, ADDS (immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="sub_i.html">SUB, SUBS (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-dpint16_2l"><a id="dpint16_2l" name="dpint16_2l"></a><h3 class="iclass">Data-processing (two low registers)</h3><p>These instructions are under <a href="#n">16-bit</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">op</td><td class="lr" colspan="3">Rs</td><td class="lr" colspan="3">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dpint16_2l"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><a href="and_r.html">AND, ANDS (register)</a></td></tr><tr><td class="bitfield">0001</td><td class="iformname"><a href="eor_r.html">EOR, EORS (register)</a></td></tr><tr><td class="bitfield">0010</td><td class="iformname"><a href="mov_rr.html">MOV, MOVS (register-shifted register)</a>
            —
            <a href="mov_rr.html#MOV_rr_T1_LSL">logical shift left</a></td></tr><tr><td class="bitfield">0011</td><td class="iformname"><a href="mov_rr.html">MOV, MOVS (register-shifted register)</a>
            —
            <a href="mov_rr.html#MOV_rr_T1_LSR">logical shift right</a></td></tr><tr><td class="bitfield">0100</td><td class="iformname"><a href="mov_rr.html">MOV, MOVS (register-shifted register)</a>
            —
            <a href="mov_rr.html#MOV_rr_T1_ASR">arithmetic shift right</a></td></tr><tr><td class="bitfield">0101</td><td class="iformname"><a href="adc_r.html">ADC, ADCS (register)</a></td></tr><tr><td class="bitfield">0110</td><td class="iformname"><a href="sbc_r.html">SBC, SBCS (register)</a></td></tr><tr><td class="bitfield">0111</td><td class="iformname"><a href="mov_rr.html">MOV, MOVS (register-shifted register)</a>
            —
            <a href="mov_rr.html#MOV_rr_T1_ROR">rotate right</a></td></tr><tr><td class="bitfield">1000</td><td class="iformname"><a href="tst_r.html">TST (register)</a></td></tr><tr><td class="bitfield">1001</td><td class="iformname"><a href="rsb_i.html">RSB, RSBS (immediate)</a></td></tr><tr><td class="bitfield">1010</td><td class="iformname"><a href="cmp_r.html">CMP (register)</a></td></tr><tr><td class="bitfield">1011</td><td class="iformname"><a href="cmn_r.html">CMN (register)</a></td></tr><tr><td class="bitfield">1100</td><td class="iformname"><a href="orr_r.html">ORR, ORRS (register)</a></td></tr><tr><td class="bitfield">1101</td><td class="iformname"><a href="mul.html">MUL, MULS</a></td></tr><tr><td class="bitfield">1110</td><td class="iformname"><a href="bic_r.html">BIC, BICS (register)</a></td></tr><tr><td class="bitfield">1111</td><td class="iformname"><a href="mvn_r.html">MVN, MVNS (register)</a></td></tr></tbody></table></div></div><hr/><h2><a id="spcd" name="spcd"></a>Special data instructions and branch and exchange</h2><div class="decode_navigation"><p>These instructions are under <a href="#n">16-bit</a>.</p></div><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="6">010001</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="24"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#bx16">Branch and exchange</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 11
            </td><td class="iformname"><a href="#addsub16_2h">Add, subtract, compare, move (two high registers)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-bx16"><a id="bx16" name="bx16"></a><h3 class="iclass">Branch and exchange</h3><p>These instructions are under <a href="#spcd">Special data instructions and branch and exchange</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="4">Rm</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-bx16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="bx.html">BX</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="blx_r.html">BLX (register)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub16_2h"><a id="addsub16_2h" name="addsub16_2h"></a><h3 class="iclass">Add, subtract, compare, move (two high registers)</h3><p>These instructions are under <a href="#spcd">Special data instructions and branch and exchange</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">!= 11</td><td class="lr">D</td><td class="lr" colspan="4">Rs</td><td class="lr" colspan="3">Rd</td></tr><tr class="secondrow"><td colspan="6"></td><td class="droppedname" colspan="2">op</td><td></td><td colspan="4"></td><td colspan="3"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op != 11 &amp;&amp; op != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub16_2h"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">D:Rd</th><th class="bitfields" colspan="" rowspan="">Rs</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">!= 1101</td><td class="bitfield">!= 1101</td><td class="iformname"><a href="add_r.html">ADD, ADDS (register)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield">1101</td><td class="iformname"><a href="add_sp_r.html">ADD, ADDS (SP plus register)</a>
            —
            <a href="add_sp_r.html#t1">T1</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1101</td><td class="bitfield">!= 1101</td><td class="iformname"><a href="add_sp_r.html">ADD, ADDS (SP plus register)</a>
            —
            <a href="add_sp_r.html#t2">T2</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="cmp_r.html">CMP (register)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="mov_r.html">MOV, MOVS (register)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst16_reg"><a id="ldst16_reg" name="ldst16_reg"></a><h3 class="iclass">Load/store (register offset)</h3><p>These instructions are under <a href="#n">16-bit</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr">B</td><td class="lr">H</td><td class="lr" colspan="3">Rm</td><td class="lr" colspan="3">Rn</td><td class="lr" colspan="3">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst16_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">B</th><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="str_r.html">STR (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="strh_r.html">STRH (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="strb_r.html">STRB (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldrsb_r.html">LDRSB (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ldr_r.html">LDR (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldrh_r.html">LDRH (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ldrb_r.html">LDRB (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldrsh_r.html">LDRSH (register)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst16_imm"><a id="ldst16_imm" name="ldst16_imm"></a><h3 class="iclass">Load/store word/byte (immediate offset)</h3><p>These instructions are under <a href="#n">16-bit</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">B</td><td class="lr">L</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="3">Rn</td><td class="lr" colspan="3">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst16_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="str_i.html">STR (immediate)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldr_i.html">LDR (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="strb_i.html">STRB (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldrb_i.html">LDRB (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldsth16_imm"><a id="ldsth16_imm" name="ldsth16_imm"></a><h3 class="iclass">Load/store halfword (immediate offset)</h3><p>These instructions are under <a href="#n">16-bit</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="3">Rn</td><td class="lr" colspan="3">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldsth16_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="strh_i.html">STRH (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="ldrh_i.html">LDRH (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst16_sp"><a id="ldst16_sp" name="ldst16_sp"></a><h3 class="iclass">Load/store (SP-relative)</h3><p>These instructions are under <a href="#n">16-bit</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="3">Rt</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst16_sp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="str_i.html">STR (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="ldr_i.html">LDR (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addpcsp16"><a id="addpcsp16" name="addpcsp16"></a><h3 class="iclass">Add PC/SP (immediate)</h3><p>These instructions are under <a href="#n">16-bit</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">SP</td><td class="lr" colspan="3">Rd</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addpcsp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">SP</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="adr.html">ADR</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="add_sp_i.html">ADD, ADDS (SP plus immediate)</a></td></tr></tbody></table></div></div><hr/><h2><a id="misc16" name="misc16"></a>Miscellaneous 16-bit instructions</h2><div class="decode_navigation"><p>These instructions are under <a href="#n">16-bit</a>.</p></div><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">1011</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="2">op1</td><td class="lr">op2</td><td class="lr" colspan="1"></td><td class="lr" colspan="4">op3</td><td class="lr" colspan="16"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th><th rowspan="2">
              Architecture version
            </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#adjsp16">Adjust SP (immediate)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0010
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#ext16">Extend</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="setpan.html">SETPAN</a></td><td>Armv8.1</td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#cps16">Change Processor State</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0111
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1010
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="hlt.html">HLT</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1010
            </td><td class="bitfield">
              != 10
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#rev16">Reverse bytes</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1110
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="bkpt.html">BKPT</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1111
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0000
            </td><td class="iformname"><a href="#hints16">Hints</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1111
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              != 0000
            </td><td class="iformname"><a href="it.html">IT</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              x0x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="cbnz.html">CBNZ, CBZ</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              x10x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#pushpop16">Push and Pop</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="iclass-adjsp16"><a id="adjsp16" name="adjsp16"></a><h3 class="iclass">Adjust SP (immediate)</h3><p>These instructions are under <a href="#misc16">Miscellaneous 16-bit instructions</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">S</td><td class="lr" colspan="7">imm7</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-adjsp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="add_sp_i.html">ADD, ADDS (SP plus immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sub_sp_i.html">SUB, SUBS (SP minus immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ext16"><a id="ext16" name="ext16"></a><h3 class="iclass">Extend</h3><p>These instructions are under <a href="#misc16">Miscellaneous 16-bit instructions</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">U</td><td class="lr">B</td><td class="lr" colspan="3">Rm</td><td class="lr" colspan="3">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ext16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sxth.html">SXTH</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="sxtb.html">SXTB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uxth.html">UXTH</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uxtb.html">UXTB</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cps16"><a id="cps16" name="cps16"></a><h3 class="iclass">Change Processor State</h3><p>These instructions are under <a href="#misc16">Miscellaneous 16-bit instructions</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="5">flags</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cps16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">flags</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="setend.html">SETEND</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="cps.html">CPS, CPSID, CPSIE</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-rev16"><a id="rev16" name="rev16"></a><h3 class="iclass">Reverse bytes</h3><p>These instructions are under <a href="#misc16">Miscellaneous 16-bit instructions</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">!= 10</td><td class="lr" colspan="3">Rm</td><td class="lr" colspan="3">Rd</td></tr><tr class="secondrow"><td colspan="8"></td><td class="droppedname" colspan="2">op</td><td colspan="3"></td><td colspan="3"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op != 10 &amp;&amp; op != 10 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-rev16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="rev.html">REV</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="rev16.html">REV16</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="revsh.html">REVSH</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-hints16"><a id="hints16" name="hints16"></a><h3 class="iclass">Hints</h3><p>These instructions are under <a href="#misc16">Miscellaneous 16-bit instructions</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">hint</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-hints16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">hint</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><a href="nop.html">NOP</a></td></tr><tr><td class="bitfield">0001</td><td class="iformname"><a href="yield.html">YIELD</a></td></tr><tr><td class="bitfield">0010</td><td class="iformname"><a href="wfe.html">WFE</a></td></tr><tr><td class="bitfield">0011</td><td class="iformname"><a href="wfi.html">WFI</a></td></tr><tr><td class="bitfield">0100</td><td class="iformname"><a href="sev.html">SEV</a></td></tr><tr><td class="bitfield">0101</td><td class="iformname"><a href="sevl.html">SEVL</a></td></tr><tr><td class="bitfield">011x</td><td class="iformname">Reserved hint, behaves as NOP</td></tr><tr><td class="bitfield">1xxx</td><td class="iformname">Reserved hint, behaves as NOP</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-pushpop16"><a id="pushpop16" name="pushpop16"></a><h3 class="iclass">Push and Pop</h3><p>These instructions are under <a href="#misc16">Miscellaneous 16-bit instructions</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="l">1</td><td class="r">0</td><td class="lr">P</td><td class="lr" colspan="8">register_list</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-pushpop16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="push.html">PUSH</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="pop.html">POP</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstm16"><a id="ldstm16" name="ldstm16"></a><h3 class="iclass">Load/store multiple</h3><p>These instructions are under <a href="#n">16-bit</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="3">Rn</td><td class="lr" colspan="8">register_list</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstm16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="stm.html">STM, STMIA, STMEA</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="ldm.html">LDM, LDMIA, LDMFD</a></td></tr></tbody></table></div></div><hr/><h2><a id="brc" name="brc"></a>Conditional branch, and Supervisor Call</h2><div class="decode_navigation"><p>These instructions are under <a href="#n">16-bit</a>.</p></div><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">1101</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="24"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              111x
            </td><td class="iformname"><a href="#except16">Exception generation</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 111x
            </td><td class="iformname"><a href="b.html">B</a>
                      —
                      <a href="b.html#B_T1">T1</a></td></tr></table></div><hr/><div class="iclass" id="iclass-except16"><a id="except16" name="except16"></a><h3 class="iclass">Exception generation</h3><p>These instructions are under <a href="#brc">Conditional branch, and Supervisor Call</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">S</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-except16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="udf.html">UDF</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="svc.html">SVC</a></td></tr></tbody></table></div></div><hr/><h2><a id="w" name="w"></a>32-bit</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">111</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="5">op1</td><td class="lr" colspan="4"></td><td class="lr">op3</td><td class="lr" colspan="15"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op0&lt;3:2> != 00 </p></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
            x11x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#cpaf">System register access, Advanced SIMD, and floating-point</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0100
          </td><td class="bitfield">
            xx0xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#ldstm">Load/store multiple</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0100
          </td><td class="bitfield">
            xx1xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#dstd">Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0101
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#dpint_shiftr">Data-processing (shifted register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10xx
          </td><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#bcrtrl">Branches and miscellaneous control</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10x0
          </td><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#dpint_immm">Data-processing (modified immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10x1
          </td><td class="bitfield">
            xxxx0
          </td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#imm">Data-processing (plain binary immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10x1
          </td><td class="bitfield">
            xxxx1
          </td><td class="bitfield">
            0
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            1xxx0
          </td><td class="bitfield"></td><td class="iformname"><a href="#vldst">Advanced SIMD element or structure load/store</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            != 1xxx0
          </td><td class="bitfield"></td><td class="iformname"><a href="#ldst">Load/store single</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#reg">Data-processing (register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            10xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mul">Multiply, multiply accumulate, and absolute difference</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            11xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#lmul_div">Long multiply and divide</a></td></tr></table></div><hr/><h2><a id="cpaf" name="cpaf"></a>System register access, Advanced SIMD, and floating-point</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">111</td><td class="lr">op0</td><td class="lr" colspan="2">11</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="12"></td><td class="lr" colspan="2">op2</td><td class="lr" colspan="5"></td><td class="lr">op3</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="bitfield">
              <ins>0x</ins><del>0</del>
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10
            </td><td class="bitfield">
              <ins>0x</ins><del>0</del>
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#simddp">Advanced SIMD data-processing</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              <ins>1x</ins><del>1</del>
            </td><td class="bitfield"></td><td class="iformname"><a href="#sysldst_mov64">Advanced SIMD and System register load/store and 64-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              0
            </ins></td><td class="bitfield"><ins>
              10
            </ins></td><td class="bitfield"><ins>
              1x
            </ins></td><td class="bitfield"><ins>
              1
            </ins></td><td class="iformname"><a href="#sys_mov32"><ins>Advanced SIMD and System register 32-bit move</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><del>
              0
            </del></td><td class="bitfield"><del>
              10
            </del></td><td class="bitfield"><del>
              1
            </del></td><td class="bitfield"><del>
              0
            </del></td><td class="iformname"><a href="#fpdp"><del>Floating-point data-processing</del></a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              <ins>10</ins><del>1</del>
            </td><td class="bitfield">
              <ins>0</ins><del>1</del>
            </td><td class="iformname"><a href="#fpdp"><ins>Floating-point data-processing</ins></a><a href="#sys_mov32"><del>Advanced SIMD and System register 32-bit move</del></a></td></tr><tr class="instructiontable"><td class="bitfield">
              <ins>0</ins><del>1</del>
            </td><td class="bitfield">
              <ins>10</ins><del>!= 11</del>
            </td><td class="bitfield">
              <ins>11</ins><del>1</del>
            </td><td class="bitfield"><ins>
              0
            </ins></td><td class="iformname"><a href="#advsimdext"><del>Additional Advanced SIMD and floating-point instructions</del></a><ins>UNALLOCATED</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
              1
            </ins></td><td class="bitfield"><ins>
              != 11
            </ins></td><td class="bitfield"><ins>
              1x
            </ins></td><td class="bitfield"></td><td class="iformname"><a href="#advsimdext"><ins>Additional Advanced SIMD and floating-point instructions</ins></a></td></tr></table></div><hr/><h2><a id="simddp" name="simddp"></a>Advanced SIMD data-processing</h2><div class="decode_navigation"><p>These instructions are under <a href="#cpaf">System register access, Advanced SIMD, and floating-point</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">111</td><td class="lr" colspan="1"></td><td class="lr" colspan="4">1111</td><td class="lr">op0</td><td class="lr" colspan="18"></td><td class="lr">op1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
                0
              </td><td class="bitfield"></td><td class="iformname"><a href="#simd_3same">Advanced SIMD three registers of the same length</a></td></tr><tr class="instructiontable"><td class="bitfield">
                1
              </td><td class="bitfield">
                0
              </td><td class="iformname"><a href="#t_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a></td></tr><tr class="instructiontable"><td class="bitfield">
                1
              </td><td class="bitfield">
                1
              </td><td class="iformname"><a href="#t_simd_12reg">Advanced SIMD shifts and immediate generation</a></td></tr></table></div><hr/><div class="iclass" id="iclass-simd_3same"><a id="simd_3same" name="simd_3same"></a><h3 class="iclass">Advanced SIMD three registers of the same length</h3><p>These instructions are under <a href="#simddp">Advanced SIMD data-processing</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">D</td><td class="lr" colspan="2">size</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">opc</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">o1</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd_3same"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">o1</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfma.html">VFMA</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vadd_f.html">VADD (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vmla_f.html">VMLA (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vceq_r.html">VCEQ (register)</a>
            —
            <a href="vceq_r.html#t2">T2</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vmax_f.html">VMAX (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vrecps.html">VRECPS</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0000</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vhadd.html">VHADD</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vand_r.html">VAND (register)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vqadd.html">VQADD</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vrhadd.html">VRHADD</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="sha1c.html">SHA1C</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0010</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vhsub.html">VHSUB</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vbic_r.html">VBIC (register)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0010</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vqsub.html">VQSUB</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0011</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcgt_r.html">VCGT (register)</a>
            —
            <a href="vcgt_r.html#t1">T1</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0011</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vcge_r.html">VCGE (register)</a>
            —
            <a href="vcge_r.html#t1">T1</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="sha1p.html">SHA1P</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfms.html">VFMS</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vsub_f.html">VSUB (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vmls_f.html">VMLS (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vmin_f.html">VMIN (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vrsqrts.html">VRSQRTS</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vshl_r.html">VSHL (register)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vadd_i.html">VADD (integer)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vorr_r.html">VORR (register)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vtst.html">VTST</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vqshl_r.html">VQSHL (register)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vmla_i.html">VMLA (integer)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vrshl.html">VRSHL</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vqrshl.html">VQRSHL</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vqdmulh.html">VQDMULH</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="sha1m.html">SHA1M</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vpadd_i.html">VPADD (integer)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vmax_i.html">VMAX (integer)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vorn_r.html">VORN (register)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vmin_i.html">VMIN (integer)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0111</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vabd_i.html">VABD (integer)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vaba.html">VABA</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="sha1su0.html">SHA1SU0</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vpadd_f.html">VPADD (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vmul_f.html">VMUL (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcge_r.html">VCGE (register)</a>
            —
            <a href="vcge_r.html#t2">T2</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vacge.html">VACGE</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vpmax_f.html">VPMAX (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vmaxnm.html">VMAXNM</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="veor.html">VEOR</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vmul_i.html">VMUL (integer and polynomial)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="sha256h.html">SHA256H</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1010</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vpmax_i.html">VPMAX (integer)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vbsl.html">VBSL</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1010</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="vpmin_i.html">VPMIN (integer)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1010</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="sha256h2.html">SHA256H2</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vabd_f.html">VABD (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcgt_r.html">VCGT (register)</a>
            —
            <a href="vcgt_r.html#t2">T2</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vacgt.html">VACGT</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vpmin_f.html">VPMIN (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vminnm.html">VMINNM</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vsub_i.html">VSUB (integer)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vbit.html">VBIT</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vceq_r.html">VCEQ (register)</a>
            —
            <a href="vceq_r.html#t1">T1</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vmls_i.html">VMLS (integer)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vqrdmulh.html">VQRDMULH</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="sha256su1.html">SHA256SU1</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vqrdmlah.html">VQRDMLAH</a></td><td>Armv8.1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vbif.html">VBIF</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vqrdmlsh.html">VQRDMLSH</a></td><td>Armv8.1</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="t_simd_mulreg" name="t_simd_mulreg"></a>Advanced SIMD two registers, or three registers of different lengths</h2><div class="decode_navigation"><p>These instructions are under <a href="#simddp">Advanced SIMD data-processing</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">111</td><td class="lr">op0</td><td class="lr" colspan="5">11111</td><td class="lr" colspan="1"></td><td class="lr" colspan="2">op1</td><td class="lr" colspan="8"></td><td class="lr" colspan="2">op2</td><td class="lr" colspan="3"></td><td class="lr">op3</td><td class="lr" colspan="1"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
                  0
                </td><td class="bitfield">
                  11
                </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vext.html">VEXT (byte elements)</a></td></tr><tr class="instructiontable"><td class="bitfield">
                  1
                </td><td class="bitfield">
                  11
                </td><td class="bitfield">
                  0x
                </td><td class="bitfield"></td><td class="iformname"><a href="#simd_2r_misc">Advanced SIMD two registers misc</a></td></tr><tr class="instructiontable"><td class="bitfield">
                  1
                </td><td class="bitfield">
                  11
                </td><td class="bitfield">
                  10
                </td><td class="bitfield"></td><td class="iformname"><a href="vtbl.html">VTBL, VTBX</a></td></tr><tr class="instructiontable"><td class="bitfield">
                  1
                </td><td class="bitfield">
                  11
                </td><td class="bitfield">
                  11
                </td><td class="bitfield"></td><td class="iformname"><a href="#simd_dup_sc">Advanced SIMD duplicate (scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
                  != 11
                </td><td class="bitfield"></td><td class="bitfield">
                  0
                </td><td class="iformname"><a href="#simd_3diff">Advanced SIMD three registers of different lengths</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
                  != 11
                </td><td class="bitfield"></td><td class="bitfield">
                  1
                </td><td class="iformname"><a href="#simd_2r_sc">Advanced SIMD two registers and a scalar</a></td></tr></table></div><hr/><div class="iclass" id="iclass-simd_2r_misc"><a id="simd_2r_misc" name="simd_2r_misc"></a><h3 class="iclass">Advanced SIMD two registers misc</h3><p>These instructions are under <a href="#t_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc1</td><td class="lr" colspan="4">Vd</td><td class="lr">0</td><td class="lr" colspan="4">opc2</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd_2r_misc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc1</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">Q</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0000</td><td class="bitfield"></td><td class="iformname"><a href="vrev64.html">VREV64</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="iformname"><a href="vrev32.html">VREV32</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0010</td><td class="bitfield"></td><td class="iformname"><a href="vrev16.html">VREV16</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0011</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">010x</td><td class="bitfield"></td><td class="iformname"><a href="vpaddl.html">VPADDL</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0110</td><td class="bitfield">0</td><td class="iformname"><a href="aese.html">AESE</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0110</td><td class="bitfield">1</td><td class="iformname"><a href="aesd.html">AESD</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="bitfield">0</td><td class="iformname"><a href="aesmc.html">AESMC</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="bitfield">1</td><td class="iformname"><a href="aesimc.html">AESIMC</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1000</td><td class="bitfield"></td><td class="iformname"><a href="vcls.html">VCLS</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">0000</td><td class="bitfield"></td><td class="iformname"><a href="vswp.html">VSWP</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="bitfield"></td><td class="iformname"><a href="vclz.html">VCLZ</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1010</td><td class="bitfield"></td><td class="iformname"><a href="vcnt.html">VCNT</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1011</td><td class="bitfield"></td><td class="iformname"><a href="vmvn_r.html">VMVN (register)</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">110x</td><td class="bitfield"></td><td class="iformname"><a href="vpadal.html">VPADAL</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="iformname"><a href="vqabs.html">VQABS</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><a href="vqneg.html">VQNEG</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x000</td><td class="bitfield"></td><td class="iformname"><a href="vcgt_i.html">VCGT (immediate #0)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x001</td><td class="bitfield"></td><td class="iformname"><a href="vcge_i.html">VCGE (immediate #0)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x010</td><td class="bitfield"></td><td class="iformname"><a href="vceq_i.html">VCEQ (immediate #0)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x011</td><td class="bitfield"></td><td class="iformname"><a href="vcle_i.html">VCLE (immediate #0)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x100</td><td class="bitfield"></td><td class="iformname"><a href="vclt_i.html">VCLT (immediate #0)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x110</td><td class="bitfield"></td><td class="iformname"><a href="vabs.html">VABS</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x111</td><td class="bitfield"></td><td class="iformname"><a href="vneg.html">VNEG</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">0101</td><td class="bitfield">1</td><td class="iformname"><a href="sha1h.html">SHA1H</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield">1</td><td class="iformname"><a href="vcvt_bfs.html">VCVT (from single-precision to BFloat16, Advanced SIMD)</a></td><td>Armv8.6</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="iformname"><a href="vtrn.html">VTRN</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0010</td><td class="bitfield"></td><td class="iformname"><a href="vuzp.html">VUZP</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0011</td><td class="bitfield"></td><td class="iformname"><a href="vzip.html">VZIP</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="bitfield">0</td><td class="iformname"><a href="vmovn.html">VMOVN</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="bitfield">1</td><td class="iformname"><a href="vqmovn.html">VQMOVN, VQMOVUN</a>
            —
            <a href="vqmovn.html#VQMOVUN_T1">VQMOVUN</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0101</td><td class="bitfield"></td><td class="iformname"><a href="vqmovn.html">VQMOVN, VQMOVUN</a>
            —
            <a href="vqmovn.html#VQMOVN_T1">VQMOVN</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0110</td><td class="bitfield">0</td><td class="iformname"><a href="vshll.html">VSHLL</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0111</td><td class="bitfield">0</td><td class="iformname"><a href="sha1su1.html">SHA1SU1</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0111</td><td class="bitfield">1</td><td class="iformname"><a href="sha256su0.html">SHA256SU0</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1000</td><td class="bitfield"></td><td class="iformname"><a href="vrintn_asimd.html">VRINTN (Advanced SIMD)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1001</td><td class="bitfield"></td><td class="iformname"><a href="vrintx_asimd.html">VRINTX (Advanced SIMD)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1010</td><td class="bitfield"></td><td class="iformname"><a href="vrinta_asimd.html">VRINTA (Advanced SIMD)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1011</td><td class="bitfield"></td><td class="iformname"><a href="vrintz_asimd.html">VRINTZ (Advanced SIMD)</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield">0</td><td class="iformname"><a href="vcvt_hs.html">VCVT (between half-precision and single-precision, Advanced SIMD)</a>
            —
            <a href="vcvt_hs.html#VCVT_hs_T1">single-precision to half-precision</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="iformname"><a href="vrintm_asimd.html">VRINTM (Advanced SIMD)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1110</td><td class="bitfield">0</td><td class="iformname"><a href="vcvt_hs.html">VCVT (between half-precision and single-precision, Advanced SIMD)</a>
            —
            <a href="vcvt_hs.html#VCVT_sh_T1">half-precision to single-precision</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1110</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><a href="vrintp_asimd.html">VRINTP (Advanced SIMD)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">000x</td><td class="bitfield"></td><td class="iformname"><a href="vcvta_asimd.html">VCVTA (Advanced SIMD)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">001x</td><td class="bitfield"></td><td class="iformname"><a href="vcvtn_asimd.html">VCVTN (Advanced SIMD)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">010x</td><td class="bitfield"></td><td class="iformname"><a href="vcvtp_asimd.html">VCVTP (Advanced SIMD)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">011x</td><td class="bitfield"></td><td class="iformname"><a href="vcvtm_asimd.html">VCVTM (Advanced SIMD)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">10x0</td><td class="bitfield"></td><td class="iformname"><a href="vrecpe.html">VRECPE</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">10x1</td><td class="bitfield"></td><td class="iformname"><a href="vrsqrte.html">VRSQRTE</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">11xx</td><td class="bitfield"></td><td class="iformname"><a href="vcvt_is.html">VCVT (between floating-point and integer, Advanced SIMD)</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-simd_dup_sc"><a id="simd_dup_sc" name="simd_dup_sc"></a><h3 class="iclass">Advanced SIMD duplicate (scalar)</h3><p>These instructions are under <a href="#t_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">imm4</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd_dup_sc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="vdup_s.html">VDUP (scalar)</a></td></tr><tr><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-simd_3diff"><a id="simd_3diff" name="simd_3diff"></a><h3 class="iclass">Advanced SIMD three registers of different lengths</h3><p>These instructions are under <a href="#t_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr" colspan="2">!= 11</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">opc</td><td class="lr">N</td><td class="lr">0</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="3"></td><td></td><td colspan="5"></td><td></td><td class="droppedname" colspan="2">size</td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 11 &amp;&amp; size != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd_3diff"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">0000</td><td class="iformname"><a href="vaddl.html">VADDL</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">0001</td><td class="iformname"><a href="vaddw.html">VADDW</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">0010</td><td class="iformname"><a href="vsubl.html">VSUBL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0100</td><td class="iformname"><a href="vaddhn.html">VADDHN</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">0011</td><td class="iformname"><a href="vsubw.html">VSUBW</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0110</td><td class="iformname"><a href="vsubhn.html">VSUBHN</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1001</td><td class="iformname"><a href="vqdmlal.html">VQDMLAL</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">0101</td><td class="iformname"><a href="vabal.html">VABAL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname"><a href="vqdmlsl.html">VQDMLSL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><a href="vqdmull.html">VQDMULL</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">0111</td><td class="iformname"><a href="vabdl_i.html">VABDL (integer)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">1000</td><td class="iformname"><a href="vmlal_i.html">VMLAL (integer)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">1010</td><td class="iformname"><a href="vmlsl_i.html">VMLSL (integer)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0100</td><td class="iformname"><a href="vraddhn.html">VRADDHN</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0110</td><td class="iformname"><a href="vrsubhn.html">VRSUBHN</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">11x0</td><td class="iformname"><a href="vmull_i.html">VMULL (integer and polynomial)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-simd_2r_sc"><a id="simd_2r_sc" name="simd_2r_sc"></a><h3 class="iclass">Advanced SIMD two registers and a scalar</h3><p>These instructions are under <a href="#t_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">Q</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr" colspan="2">!= 11</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">opc</td><td class="lr">N</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="3"></td><td></td><td colspan="5"></td><td></td><td class="droppedname" colspan="2">size</td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 11 &amp;&amp; size != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd_2r_sc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">000x</td><td class="iformname"><a href="vmla_s.html">VMLA (by scalar)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname"><a href="vqdmlal.html">VQDMLAL</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0010</td><td class="iformname"><a href="vmlal_s.html">VMLAL (by scalar)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0111</td><td class="iformname"><a href="vqdmlsl.html">VQDMLSL</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">010x</td><td class="iformname"><a href="vmls_s.html">VMLS (by scalar)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname"><a href="vqdmull.html">VQDMULL</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0110</td><td class="iformname"><a href="vmlsl_s.html">VMLSL (by scalar)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">100x</td><td class="iformname"><a href="vmul_s.html">VMUL (by scalar)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1010</td><td class="iformname"><a href="vmull_s.html">VMULL (by scalar)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1100</td><td class="iformname"><a href="vqdmulh.html">VQDMULH</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1101</td><td class="iformname"><a href="vqrdmulh.html">VQRDMULH</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1110</td><td class="iformname"><a href="vqrdmlah.html">VQRDMLAH</a></td><td>Armv8.1</td></tr><tr><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><a href="vqrdmlsh.html">VQRDMLSH</a></td><td>Armv8.1</td></tr></tbody></table></div></div><hr/><h2><a id="t_simd_12reg" name="t_simd_12reg"></a>Advanced SIMD shifts and immediate generation</h2><div class="decode_navigation"><p>These instructions are under <a href="#simddp">Advanced SIMD data-processing</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">111</td><td class="lr" colspan="1"></td><td class="lr" colspan="5">11111</td><td class="lr" colspan="1"></td><td class="lr" colspan="15">op0</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
                  000xxxxxxxxxxx0
                </td><td class="iformname"><a href="#simd_1r_imm">Advanced SIMD one register and modified immediate</a></td></tr><tr class="instructiontable"><td class="bitfield">
                  != 000xxxxxxxxxxx0
                </td><td class="iformname"><a href="#simd_2r_shift">Advanced SIMD two registers and shift amount</a></td></tr></table></div><hr/><div class="iclass" id="iclass-simd_1r_imm"><a id="simd_1r_imm" name="simd_1r_imm"></a><h3 class="iclass">Advanced SIMD one register and modified immediate</h3><p>These instructions are under <a href="#t_simd_12reg">Advanced SIMD shifts and immediate generation</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">i</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">cmode</td><td class="lr">0</td><td class="lr">Q</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="4">imm4</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd_1r_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">cmode</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0xx0</td><td class="bitfield">0</td><td class="iformname"><a href="vmov_i.html">VMOV (immediate)</a>
            —
            <a href="vmov_i.html#t1">T1</a></td></tr><tr><td class="bitfield">0xx0</td><td class="bitfield">1</td><td class="iformname"><a href="vmvn_i.html">VMVN (immediate)</a>
            —
            <a href="vmvn_i.html#t1">T1</a></td></tr><tr><td class="bitfield">0xx1</td><td class="bitfield">0</td><td class="iformname"><a href="vorr_i.html">VORR (immediate)</a>
            —
            <a href="vorr_i.html#t1">T1</a></td></tr><tr><td class="bitfield">0xx1</td><td class="bitfield">1</td><td class="iformname"><a href="vbic_i.html">VBIC (immediate)</a>
            —
            <a href="vbic_i.html#t1">T1</a></td></tr><tr><td class="bitfield">10x0</td><td class="bitfield">0</td><td class="iformname"><a href="vmov_i.html">VMOV (immediate)</a>
            —
            <a href="vmov_i.html#t3">T3</a></td></tr><tr><td class="bitfield">10x0</td><td class="bitfield">1</td><td class="iformname"><a href="vmvn_i.html">VMVN (immediate)</a>
            —
            <a href="vmvn_i.html#t2">T2</a></td></tr><tr><td class="bitfield">10x1</td><td class="bitfield">0</td><td class="iformname"><a href="vorr_i.html">VORR (immediate)</a>
            —
            <a href="vorr_i.html#t2">T2</a></td></tr><tr><td class="bitfield">10x1</td><td class="bitfield">1</td><td class="iformname"><a href="vbic_i.html">VBIC (immediate)</a>
            —
            <a href="vbic_i.html#t2">T2</a></td></tr><tr><td class="bitfield">11xx</td><td class="bitfield">0</td><td class="iformname"><a href="vmov_i.html">VMOV (immediate)</a>
            —
            <a href="vmov_i.html#t4">T4</a></td></tr><tr><td class="bitfield">110x</td><td class="bitfield">1</td><td class="iformname"><a href="vmvn_i.html">VMVN (immediate)</a>
            —
            <a href="vmvn_i.html#t3">T3</a></td></tr><tr><td class="bitfield">1110</td><td class="bitfield">1</td><td class="iformname"><a href="vmov_i.html">VMOV (immediate)</a>
            —
            <a href="vmov_i.html#t5">T5</a></td></tr><tr><td class="bitfield">1111</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-simd_2r_shift"><a id="simd_2r_shift" name="simd_2r_shift"></a><h3 class="iclass">Advanced SIMD two registers and shift amount</h3><p>These instructions are under <a href="#t_simd_12reg">Advanced SIMD shifts and immediate generation</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr" colspan="3">imm3H</td><td class="lr" colspan="3">imm3L</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">opc</td><td class="lr">L</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">1</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        imm3H:imm3L:Vd:opc:L != 000xxxxxxxxxxx0 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd_2r_shift"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">imm3H:L</th><th class="bitfields" colspan="" rowspan="">imm3L</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">Q</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0000</td><td class="bitfield"></td><td class="iformname"><a href="vshr.html">VSHR</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0001</td><td class="bitfield"></td><td class="iformname"><a href="vsra.html">VSRA</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">000</td><td class="bitfield">1010</td><td class="bitfield">0</td><td class="iformname"><a href="vmovl.html">VMOVL</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0010</td><td class="bitfield"></td><td class="iformname"><a href="vrshr.html">VRSHR</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0011</td><td class="bitfield"></td><td class="iformname"><a href="vrsra.html">VRSRA</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0111</td><td class="bitfield"></td><td class="iformname"><a href="vqshl_i.html">VQSHL, VQSHLU (immediate)</a>
            —
            <a href="vqshl_i.html#VQSHL_i_T1_Q">VQSHL</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield">0</td><td class="iformname"><a href="vqshrn.html">VQSHRN, VQSHRUN</a>
            —
            <a href="vqshrn.html#VQSHRN_T1">VQSHRN</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield">1</td><td class="iformname"><a href="vqrshrn.html">VQRSHRN, VQRSHRUN</a>
            —
            <a href="vqrshrn.html#VQRSHRN_T1">VQRSHRN</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1010</td><td class="bitfield">0</td><td class="iformname"><a href="vshll.html">VSHLL</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">11xx</td><td class="bitfield"></td><td class="iformname"><a href="vcvt_xs.html">VCVT (between floating-point and fixed-point, Advanced SIMD)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield"></td><td class="iformname"><a href="vshl_i.html">VSHL (immediate)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield">0</td><td class="iformname"><a href="vshrn.html">VSHRN</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield">1</td><td class="iformname"><a href="vrshrn.html">VRSHRN</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0100</td><td class="bitfield"></td><td class="iformname"><a href="vsri.html">VSRI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield"></td><td class="iformname"><a href="vsli.html">VSLI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0110</td><td class="bitfield"></td><td class="iformname"><a href="vqshl_i.html">VQSHL, VQSHLU (immediate)</a>
            —
            <a href="vqshl_i.html#VQSHLU_i_T1_Q">VQSHLU</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield">0</td><td class="iformname"><a href="vqshrn.html">VQSHRN, VQSHRUN</a>
            —
            <a href="vqshrn.html#VQSHRUN_T1">VQSHRUN</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield">1</td><td class="iformname"><a href="vqrshrn.html">VQRSHRN, VQRSHRUN</a>
            —
            <a href="vqrshrn.html#VQRSHRUN_T1">VQRSHRUN</a></td></tr></tbody></table></div></div><hr/><h2><a id="sysldst_mov64" name="sysldst_mov64"></a>Advanced SIMD and System register load/store and 64-bit move</h2><div class="decode_navigation"><p>These instructions are under <a href="#cpaf">System register access, Advanced SIMD, and floating-point</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110110</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="9"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="9"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
                00x0
              </td><td class="bitfield">
                0x
              </td><td class="iformname"><a href="#simdfp_mov64">Advanced SIMD and floating-point 64-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield">
                00x0
              </td><td class="bitfield">
                11
              </td><td class="iformname"><a href="#cp_mov64">System register 64-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield">
                != 00x0
              </td><td class="bitfield">
                0x
              </td><td class="iformname"><a href="#simdfp_ldst">Advanced SIMD and floating-point load/store</a></td></tr><tr class="instructiontable"><td class="bitfield">
                != 00x0
              </td><td class="bitfield">
                11
              </td><td class="iformname"><a href="#cp_ldst">System register Load/Store</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
                10
              </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-simdfp_mov64"><a id="simdfp_mov64" name="simdfp_mov64"></a><h3 class="iclass">Advanced SIMD and floating-point 64-bit move</h3><p>These instructions are under <a href="#sysldst_mov64">Advanced SIMD and System register load/store and 64-bit move</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr">0</td><td class="lr">op</td><td class="lr" colspan="4">Rt2</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc2</td><td class="lr">M</td><td class="lr">o3</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simdfp_mov64"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="vmov_ss.html">VMOV (between two general-purpose registers and two single-precision registers)</a>
            —
            <a href="vmov_ss.html#VMOV_toss_T1">from general-purpose registers</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="vmov_d.html">VMOV (between two general-purpose registers and a doubleword floating-point register)</a>
            —
            <a href="vmov_d.html#VMOV_tod_T1">from general-purpose registers</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="vmov_ss.html">VMOV (between two general-purpose registers and two single-precision registers)</a>
            —
            <a href="vmov_ss.html#VMOV_ss_T1">to general-purpose registers</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="vmov_d.html">VMOV (between two general-purpose registers and a doubleword floating-point register)</a>
            —
            <a href="vmov_d.html#VMOV_d_T1">to general-purpose registers</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cp_mov64"><a id="cp_mov64" name="cp_mov64"></a><h3 class="iclass">System register 64-bit move</h3><p>These instructions are under <a href="#sysldst_mov64">Advanced SIMD and System register load/store and 64-bit move</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr">0</td><td class="lr">L</td><td class="lr" colspan="4">Rt2</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">cp15</td><td class="lr" colspan="4">opc1</td><td class="lr" colspan="4">CRm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cp_mov64"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="mcrr.html">MCRR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="mrrc.html">MRRC</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-simdfp_ldst"><a id="simdfp_ldst" name="simdfp_ldst"></a><h3 class="iclass">Advanced SIMD and floating-point load/store</h3><p>These instructions are under <a href="#sysldst_mov64">Advanced SIMD and System register load/store and 64-bit move</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">D</td><td class="lr">W</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        P:U:D:W != 00x0 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simdfp_ldst"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="7" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">P</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">W</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">imm8</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="vstm.html">VSTM, VSTMDB, VSTMIA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx0</td><td class="iformname"><a href="vstm.html">VSTM, VSTMDB, VSTMIA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx1</td><td class="iformname"><a href="fstmx.html">FSTMDBX, FSTMIAX</a>
            —
            <a href="fstmx.html#FSTMIAX_T1">Increment After</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="vldm.html">VLDM, VLDMDB, VLDMIA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx0</td><td class="iformname"><a href="vldm.html">VLDM, VLDMDB, VLDMIA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx1</td><td class="iformname"><a href="fldmx.html">FLDM*X (FLDMDBX, FLDMIAX)</a>
            —
            <a href="fldmx.html#FLDMIAX_T1">Increment After</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vstr.html">VSTR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vldr_i.html">VLDR (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="vstm.html">VSTM, VSTMDB, VSTMIA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx0</td><td class="iformname"><a href="vstm.html">VSTM, VSTMDB, VSTMIA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx1</td><td class="iformname"><a href="fstmx.html">FSTMDBX, FSTMIAX</a>
            —
            <a href="fstmx.html#FSTMDBX_T1">Decrement Before</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="vldm.html">VLDM, VLDMDB, VLDMIA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx0</td><td class="iformname"><a href="vldm.html">VLDM, VLDMDB, VLDMIA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx1</td><td class="iformname"><a href="fldmx.html">FLDM*X (FLDMDBX, FLDMIAX)</a>
            —
            <a href="fldmx.html#FLDMDBX_T1">Decrement Before</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vldr_l.html">VLDR (literal)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cp_ldst"><a id="cp_ldst" name="cp_ldst"></a><h3 class="iclass">System register Load/Store</h3><p>These instructions are under <a href="#sysldst_mov64">Advanced SIMD and System register load/store and 64-bit move</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">D</td><td class="lr">W</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">CRd</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">cp15</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        P:U:D:W != 00x0 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cp_ldst"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">P:U:W</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">CRd</th><th class="bitfields" colspan="" rowspan="">cp15</th></tr></thead><tbody><tr><td class="bitfield">!= 000</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">!= 0101</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">!= 000</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="ldc_l.html">LDC (literal)</a></td></tr><tr><td class="bitfield">!= 000</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">!= 000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0x1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="stc.html">STC</a>
            —
            <a href="stc.html#STC_T1_post">post-indexed</a></td></tr><tr><td class="bitfield">0x1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="ldc_i.html">LDC (immediate)</a>
            —
            <a href="ldc_i.html#LDC_i_T1_post">post-indexed</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="stc.html">STC</a>
            —
            <a href="stc.html#STC_T1_unind">unindexed</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="ldc_i.html">LDC (immediate)</a>
            —
            <a href="ldc_i.html#LDC_i_T1_unind">unindexed</a></td></tr><tr><td class="bitfield">1x0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="stc.html">STC</a>
            —
            <a href="stc.html#STC_T1_off">offset</a></td></tr><tr><td class="bitfield">1x0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="ldc_i.html">LDC (immediate)</a>
            —
            <a href="ldc_i.html#LDC_i_T1_off">offset</a></td></tr><tr><td class="bitfield">1x1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="stc.html">STC</a>
            —
            <a href="stc.html#STC_T1_pre">pre-indexed</a></td></tr><tr><td class="bitfield">1x1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="ldc_i.html">LDC (immediate)</a>
            —
            <a href="ldc_i.html#LDC_i_T1_pre">pre-indexed</a></td></tr></tbody></table></div></div><hr/><h2><a id="sys_mov32" name="sys_mov32"></a><ins>Advanced</ins><del>Floating-point</del> <ins>SIMD and System register 32-bit move</ins><del>data-processing</del></h2><div class="decode_navigation"><p>These instructions are under <a href="#cpaf">System register access, Advanced SIMD, and floating-point</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><ins>11101110</ins></td><td class="lr" colspan="3"><ins>op0</ins></td><td class="lr" colspan="9"></td><td class="lr" colspan="1"><ins>1</ins></td><td class="lr" colspan="3"><ins>op1</ins></td><td class="lr" colspan="3"></td><td class="lr" colspan="1"><ins>1</ins></td><td class="lr" colspan="4"></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><del>11101110</del></td><td class="lr" colspan="4"><del>op0</del></td><td class="lr" colspan="8"></td><td class="lr" colspan="2"><del>10</del></td><td class="lr" colspan="3"></td><td class="lr"><del>op1</del></td><td class="lr" colspan="1"></td><td class="lr" colspan="1"><del>0</del></td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th><th rowspan="2"><ins>
              Architecture version
            </ins></th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
                <ins>000</ins><del>1x11</del>
              </td><td class="bitfield">
                <ins>000</ins><del>1</del>
              </td><td class="iformname"><a href="#fp_2r"><del>Floating-point data-processing (two registers)</del></a><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield">
                <ins>000</ins><del>1x11</del>
              </td><td class="bitfield">
                <ins>001</ins><del>0</del>
              </td><td class="iformname"><a href="vmov_h.html"><ins>VMOV (between general-purpose register and half-precision)</ins></a><a href="#fp_movi"><del>Floating-point move immediate</del></a></td><td><ins>Armv8.2</ins></td></tr><tr class="instructiontable"><td class="bitfield">
                <ins>000</ins><del>!= 1x11</del>
              </td><td class="bitfield"><ins>
                010
              </ins></td><td class="iformname"><a href="vmov_s.html"><ins>VMOV (between general-purpose register and single-precision)</ins></a></td><td><a href="#fp_3r"><del>Floating-point data-processing (three registers)</del></a><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
                001
              </ins></td><td class="bitfield"><ins>
                010
              </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
                01x
              </ins></td><td class="bitfield"><ins>
                010
              </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
                10x
              </ins></td><td class="bitfield"><ins>
                010
              </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
                110
              </ins></td><td class="bitfield"><ins>
                010
              </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
                111
              </ins></td><td class="bitfield"><ins>
                010
              </ins></td><td class="iformname"><a href="#fp_msr"><ins>Floating-point move special register</ins></a></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
                011
              </ins></td><td class="iformname"><a href="#simd_dup_el"><ins>Advanced SIMD 8/16/32-bit element move/duplicate</ins></a></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
                10x
              </ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><ins>
                11x
              </ins></td><td class="iformname"><a href="#cp_mov32"><ins>System register 32-bit move</ins></a></td><td><ins>-</ins></td></tr></table></div><hr/><div class="iclass" id="iclass-fp_msr"><a id="fp_msr" name="fp_msr"></a><h3 class="iclass">Floating-point <ins>move</ins><del>data-processing</del> <ins>special</ins><del>(two</del> <ins>register</ins><del>registers)</del></h3><p>These instructions are under <a href="#sys_mov32"><ins>Advanced SIMD and System register 32-bit move</ins></a><a href="#fpdp"><del>Floating-point data-processing</del></a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>L</ins></td><td class="lr" colspan="4"><ins>reg</ins></td><td class="lr" colspan="4"><ins>Rt</ins></td><td class="l"><ins>1</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr"><ins>(0)</ins></td><td class="lr"><ins>(0)</ins></td><td class="lr"><ins>(0)</ins></td><td class="lr"><ins>1</ins></td><td class="lr"><ins>(0)</ins></td><td class="lr"><ins>(0)</ins></td><td class="lr"><ins>(0)</ins></td><td class="lr"><ins>(0)</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>1</del></td><td><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td class="r"><del>1</del></td><td class="lr"><del>D</del></td><td class="l"><del>1</del></td><td class="r"><del>1</del></td><td class="lr"><del>o1</del></td><td class="lr" colspan="3"><del>opc2</del></td><td class="lr" colspan="4"><del>Vd</del></td><td class="l"><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="2"><del>size</del></td><td class="lr"><del>o3</del></td><td class="lr"><del>1</del></td><td class="lr"><del>M</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="4"><del>Vm</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-fp_msr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>L</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vmsr.html"><ins>VMSR</ins></a></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="vmrs.html"><ins>VMRS</ins></a></td></tr></tbody></table><table class="instructiontable" id="instructiontable-fp_2r"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>o1</del></th><th class="bitfields" colspan="" rowspan=""><del>opc2</del></th><th class="bitfields" colspan="" rowspan=""><del>size</del></th><th class="bitfields" colspan="" rowspan=""><del>o3</del></th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><del>00</del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>000</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>000</del></td><td class="bitfield"></td><td class="bitfield"><del>1</del></td><td class="iformname"><a href="vabs.html"><del>VABS</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>000</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><a href="vmov_r.html"><del>VMOV (register)</del></a><del>
            —
            </del><a href="vmov_r.html#VMOV_r_T2_S"><del>single-precision scalar</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>000</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><a href="vmov_r.html"><del>VMOV (register)</del></a><del>
            —
            </del><a href="vmov_r.html#VMOV_r_T2_D"><del>double-precision scalar</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>001</del></td><td class="bitfield"></td><td class="bitfield"><del>0</del></td><td class="iformname"><a href="vneg.html"><del>VNEG</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>001</del></td><td class="bitfield"></td><td class="bitfield"><del>1</del></td><td class="iformname"><a href="vsqrt.html"><del>VSQRT</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>010</del></td><td class="bitfield"></td><td class="bitfield"><del>0</del></td><td class="iformname"><a href="vcvtb.html"><del>VCVTB</del></a><del>
            —
            </del><a href="vcvtb.html#VCVTB_T1_DH"><del>half-precision to double-precision</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>010</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>010</del></td><td class="bitfield"></td><td class="bitfield"><del>1</del></td><td class="iformname"><a href="vcvtt.html"><del>VCVTT</del></a><del>
            —
            </del><a href="vcvtt.html#VCVTT_T1_DH"><del>half-precision to double-precision</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><a href="vcvtb_bfs.html"><del>VCVTB (BFloat16)</del></a></td><td><del>Armv8.6</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><a href="vcvtt_bfs.html"><del>VCVTT (BFloat16)</del></a></td><td><del>Armv8.6</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><a href="vcvtb.html"><del>VCVTB</del></a><del>
            —
            </del><a href="vcvtb.html#VCVTB_T1_HS"><del>single-precision to half-precision</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><a href="vcvtt.html"><del>VCVTT</del></a><del>
            —
            </del><a href="vcvtt.html#VCVTT_T1_HS"><del>single-precision to half-precision</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><a href="vcvtb.html"><del>VCVTB</del></a><del>
            —
            </del><a href="vcvtb.html#VCVTB_T1_HD"><del>double-precision to half-precision</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>011</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><a href="vcvtt.html"><del>VCVTT</del></a><del>
            —
            </del><a href="vcvtt.html#VCVTT_T1_HD"><del>double-precision to half-precision</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>100</del></td><td class="bitfield"></td><td class="bitfield"><del>0</del></td><td class="iformname"><a href="vcmp.html"><del>VCMP</del></a><del>
            —
            </del><a href="vcmp.html#t1"><del>T1</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>100</del></td><td class="bitfield"></td><td class="bitfield"><del>1</del></td><td class="iformname"><a href="vcmpe.html"><del>VCMPE</del></a><del>
            —
            </del><a href="vcmpe.html#t1"><del>T1</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>101</del></td><td class="bitfield"></td><td class="bitfield"><del>0</del></td><td class="iformname"><a href="vcmp.html"><del>VCMP</del></a><del>
            —
            </del><a href="vcmp.html#t2"><del>T2</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>101</del></td><td class="bitfield"></td><td class="bitfield"><del>1</del></td><td class="iformname"><a href="vcmpe.html"><del>VCMPE</del></a><del>
            —
            </del><a href="vcmpe.html#t2"><del>T2</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>110</del></td><td class="bitfield"></td><td class="bitfield"><del>0</del></td><td class="iformname"><a href="vrintr_vfp.html"><del>VRINTR</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>110</del></td><td class="bitfield"></td><td class="bitfield"><del>1</del></td><td class="iformname"><a href="vrintz_vfp.html"><del>VRINTZ (floating-point)</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>111</del></td><td class="bitfield"></td><td class="bitfield"><del>0</del></td><td class="iformname"><a href="vrintx_vfp.html"><del>VRINTX (floating-point)</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>111</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>111</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><a href="vcvt_ds.html"><del>VCVT (between double-precision and single-precision)</del></a><del>
            —
            </del><a href="vcvt_ds.html#VCVT_ds_T1"><del>single-precision to double-precision</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>111</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><a href="vcvt_ds.html"><del>VCVT (between double-precision and single-precision)</del></a><del>
            —
            </del><a href="vcvt_ds.html#VCVT_sd_T1"><del>double-precision to single-precision</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>000</del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vcvt_vi.html"><del>VCVT (integer to floating-point, floating-point)</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>001</del></td><td class="bitfield"><del>01</del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>001</del></td><td class="bitfield"><del>10</del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>001</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>0</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>001</del></td><td class="bitfield"><del>11</del></td><td class="bitfield"><del>1</del></td><td class="iformname"><a href="vjcvt.html"><del>VJCVT</del></a></td><td><del>Armv8.3</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01x</del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vcvt_xv.html"><del>VCVT (between floating-point and fixed-point, floating-point)</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>100</del></td><td class="bitfield"></td><td class="bitfield"><del>0</del></td><td class="iformname"><a href="vcvtr_iv.html"><del>VCVTR</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>100</del></td><td class="bitfield"></td><td class="bitfield"><del>1</del></td><td class="iformname"><a href="vcvt_iv.html"><del>VCVT (floating-point to integer, floating-point)</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>101</del></td><td class="bitfield"></td><td class="bitfield"><del>0</del></td><td class="iformname"><a href="vcvtr_iv.html"><del>VCVTR</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>101</del></td><td class="bitfield"></td><td class="bitfield"><del>1</del></td><td class="iformname"><a href="vcvt_iv.html"><del>VCVT (floating-point to integer, floating-point)</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11x</del></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vcvt_xv.html"><del>VCVT (between floating-point and fixed-point, floating-point)</del></a></td><td><del>-</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-simd_dup_el"><a id="simd_dup_el" name="simd_dup_el"></a><h3 class="iclass"><ins>Advanced</ins><del>Floating-point</del> <ins>SIMD</ins><del>move</del> <ins>8/16/32-bit element move/duplicate</ins><del>immediate</del></h3><p>These instructions are under <a href="#sys_mov32"><ins>Advanced SIMD and System register 32-bit move</ins></a><a href="#fpdp"><del>Floating-point data-processing</del></a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="3"><ins>opc1</ins></td><td class="lr"><ins>L</ins></td><td class="lr" colspan="4"><ins>Vn</ins></td><td class="lr" colspan="4"><ins>Rt</ins></td><td class="l"><ins>1</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>N</ins></td><td class="lr" colspan="2"><ins>opc2</ins></td><td class="lr"><ins>1</ins></td><td class="lr"><ins>(0)</ins></td><td class="lr"><ins>(0)</ins></td><td class="lr"><ins>(0)</ins></td><td class="lr"><ins>(0)</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>1</del></td><td><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td class="r"><del>1</del></td><td class="lr"><del>D</del></td><td class="l"><del>1</del></td><td class="r"><del>1</del></td><td class="lr" colspan="4"><del>imm4H</del></td><td class="lr" colspan="4"><del>Vd</del></td><td class="l"><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="2"><del>size</del></td><td class="lr"><del>(0)</del></td><td class="lr"><del>0</del></td><td class="lr"><del>(0)</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="4"><del>imm4L</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd_dup_el"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>opc1</ins></th><th class="bitfields" colspan="" rowspan=""><ins>L</ins></th><th class="bitfields" colspan="" rowspan=""><ins>opc2</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>0xx</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"></td><td class="iformname"><a href="vmov_rs.html"><ins>VMOV (general-purpose register to scalar)</ins></a></td></tr><tr><td class="bitfield"></td><td class="bitfield"><ins>1</ins></td><td class="bitfield"></td><td class="iformname"><a href="vmov_sr.html"><ins>VMOV (scalar to general-purpose register)</ins></a></td></tr><tr><td class="bitfield"><ins>1xx</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>0x</ins></td><td class="iformname"><a href="vdup_r.html"><ins>VDUP (general-purpose register)</ins></a></td></tr><tr><td class="bitfield"><ins>1xx</ins></td><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>1x</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-fp_movi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th><th rowspan="2"><del>Architecture Version</del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>size</del></th></tr></thead><tbody><tr><td class="bitfield"><del>00</del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>01</del></td><td class="iformname"><a href="vmov_i.html"><del>VMOV (immediate)</del></a><del>
            —
            </del><a href="vmov_i.html#VMOV_i_T2_H"><del>half-precision scalar</del></a></td><td><del>Armv8.2</del></td></tr><tr><td class="bitfield"><del>10</del></td><td class="iformname"><a href="vmov_i.html"><del>VMOV (immediate)</del></a><del>
            —
            </del><a href="vmov_i.html#VMOV_i_T2_S"><del>single-precision scalar</del></a></td><td><del>-</del></td></tr><tr><td class="bitfield"><del>11</del></td><td class="iformname"><a href="vmov_i.html"><del>VMOV (immediate)</del></a><del>
            —
            </del><a href="vmov_i.html#VMOV_i_T2_D"><del>double-precision scalar</del></a></td><td><del>-</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cp_mov32"><a id="cp_mov32" name="cp_mov32"></a><h3 class="iclass"><ins>System</ins><del>Floating-point</del> <ins>register</ins><del>data-processing</del> <ins>32-bit</ins><del>(three</del> <ins>move</ins><del>registers)</del></h3><p>These instructions are under <a href="#sys_mov32"><ins>Advanced SIMD and System register 32-bit move</ins></a><a href="#fpdp"><del>Floating-point data-processing</del></a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="3"><ins>opc1</ins></td><td class="lr"><ins>L</ins></td><td class="lr" colspan="4"><ins>CRn</ins></td><td class="lr" colspan="4"><ins>Rt</ins></td><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>cp15</ins></td><td class="lr" colspan="3"><ins>opc2</ins></td><td class="lr"><ins>1</ins></td><td class="lr" colspan="4"><ins>CRm</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>1</del></td><td><del>1</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr"><del>o0</del></td><td class="lr"><del>D</del></td><td class="lr" colspan="2"><del>o1</del></td><td class="lr" colspan="4"><del>Vn</del></td><td class="lr" colspan="4"><del>Vd</del></td><td class="l"><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="2"><del>size</del></td><td class="lr"><del>N</del></td><td class="lr"><del>o2</del></td><td class="lr"><del>M</del></td><td class="lr"><del>0</del></td><td class="lr" colspan="4"><del>Vm</del></td></tr></tbody></table></div><div class="decode_constraints"><p><del>
        The following constraints also apply to this encoding: 
        o0:D:o1 != 1x11 </del></p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cp_mov32"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>L</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="mcr.html"><ins>MCR</ins></a></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="mrc.html"><ins>MRC</ins></a></td></tr></tbody></table><table class="instructiontable" id="instructiontable-fp_3r"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>o0:o1</del></th><th class="bitfields" colspan="" rowspan=""><del>size</del></th><th class="bitfields" colspan="" rowspan=""><del>o2</del></th></tr></thead><tbody><tr><td class="bitfield"><del>!= 111</del></td><td class="bitfield"><del>00</del></td><td class="bitfield"></td><td class="iformname"><del>UNALLOCATED</del></td></tr><tr><td class="bitfield"><del>000</del></td><td class="bitfield"></td><td class="bitfield"><del>0</del></td><td class="iformname"><a href="vmla_f.html"><del>VMLA (floating-point)</del></a></td></tr><tr><td class="bitfield"><del>000</del></td><td class="bitfield"></td><td class="bitfield"><del>1</del></td><td class="iformname"><a href="vmls_f.html"><del>VMLS (floating-point)</del></a></td></tr><tr><td class="bitfield"><del>001</del></td><td class="bitfield"></td><td class="bitfield"><del>0</del></td><td class="iformname"><a href="vnmls.html"><del>VNMLS</del></a></td></tr><tr><td class="bitfield"><del>001</del></td><td class="bitfield"></td><td class="bitfield"><del>1</del></td><td class="iformname"><a href="vnmla.html"><del>VNMLA</del></a></td></tr><tr><td class="bitfield"><del>010</del></td><td class="bitfield"></td><td class="bitfield"><del>0</del></td><td class="iformname"><a href="vmul_f.html"><del>VMUL (floating-point)</del></a></td></tr><tr><td class="bitfield"><del>010</del></td><td class="bitfield"></td><td class="bitfield"><del>1</del></td><td class="iformname"><a href="vnmul.html"><del>VNMUL</del></a></td></tr><tr><td class="bitfield"><del>011</del></td><td class="bitfield"></td><td class="bitfield"><del>0</del></td><td class="iformname"><a href="vadd_f.html"><del>VADD (floating-point)</del></a></td></tr><tr><td class="bitfield"><del>011</del></td><td class="bitfield"></td><td class="bitfield"><del>1</del></td><td class="iformname"><a href="vsub_f.html"><del>VSUB (floating-point)</del></a></td></tr><tr><td class="bitfield"><del>100</del></td><td class="bitfield"></td><td class="bitfield"><del>0</del></td><td class="iformname"><a href="vdiv.html"><del>VDIV</del></a></td></tr><tr><td class="bitfield"><del>101</del></td><td class="bitfield"></td><td class="bitfield"><del>0</del></td><td class="iformname"><a href="vfnms.html"><del>VFNMS</del></a></td></tr><tr><td class="bitfield"><del>101</del></td><td class="bitfield"></td><td class="bitfield"><del>1</del></td><td class="iformname"><a href="vfnma.html"><del>VFNMA</del></a></td></tr><tr><td class="bitfield"><del>110</del></td><td class="bitfield"></td><td class="bitfield"><del>0</del></td><td class="iformname"><a href="vfma.html"><del>VFMA</del></a></td></tr><tr><td class="bitfield"><del>110</del></td><td class="bitfield"></td><td class="bitfield"><del>1</del></td><td class="iformname"><a href="vfms.html"><del>VFMS</del></a></td></tr></tbody></table></div></div><hr/><h2><a id="fpdp" name="fpdp"></a><ins>Floating-point</ins><del>Advanced</del> <ins>data-processing</ins><del>SIMD and System register 32-bit move</del></h2><div class="decode_navigation"><p>These instructions are under <a href="#cpaf">System register access, Advanced SIMD, and floating-point</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11101110</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="8"></td><td class="lr" colspan="2"><ins>10</ins><del>1</del></td><td class="lr" colspan="3"></td><td class="lr">op1</td><td class="lr" colspan="1"></td><td class="lr" colspan="1"><ins>0</ins><del>1</del></td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2"><ins>Decode fields</ins></th><th rowspan="2"><ins>
            Instruction details
          </ins></th></tr><tr><th class="bitfields"><ins>op0</ins></th><th class="bitfields"><ins>op1</ins></th></tr><tr class="instructiontable"><td class="bitfield"><ins>
                1x11
              </ins></td><td class="bitfield"><ins>
                1
              </ins></td><td class="iformname"><a href="#fp_2r"><ins>Floating-point data-processing (two registers)</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
                1x11
              </ins></td><td class="bitfield"><ins>
                0
              </ins></td><td class="iformname"><a href="#fp_movi"><ins>Floating-point move immediate</ins></a></td></tr><tr class="instructiontable"><td class="bitfield"><ins>
                != 1x11
              </ins></td><td class="bitfield"></td><td class="iformname"><a href="#fp_3r"><ins>Floating-point data-processing (three registers)</ins></a></td></tr></table><table class="instructiontable"><tr><th colspan="2"><del>Decode fields</del></th><th rowspan="2"><del>
            Instruction details
          </del></th><th rowspan="2"><del>
              Architecture version
            </del></th></tr><tr><th class="bitfields"><del>op0</del></th><th class="bitfields"><del>op1</del></th></tr><tr class="instructiontable"><td class="bitfield"><del>
                000
              </del></td><td class="bitfield"><del>
                000
              </del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
                000
              </del></td><td class="bitfield"><del>
                001
              </del></td><td class="iformname"><a href="vmov_h.html"><del>VMOV (between general-purpose register and half-precision)</del></a></td><td><del>Armv8.2</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
                000
              </del></td><td class="bitfield"><del>
                010
              </del></td><td class="iformname"><a href="vmov_s.html"><del>VMOV (between general-purpose register and single-precision)</del></a></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
                001
              </del></td><td class="bitfield"><del>
                010
              </del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
                01x
              </del></td><td class="bitfield"><del>
                010
              </del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
                10x
              </del></td><td class="bitfield"><del>
                010
              </del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
                110
              </del></td><td class="bitfield"><del>
                010
              </del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"><del>
                111
              </del></td><td class="bitfield"><del>
                010
              </del></td><td class="iformname"><a href="#fp_msr"><del>Floating-point move special register</del></a></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
                011
              </del></td><td class="iformname"><a href="#simd_dup_el"><del>Advanced SIMD 8/16/32-bit element move/duplicate</del></a></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
                10x
              </del></td><td class="iformname"><del>UNALLOCATED</del></td><td><del>-</del></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"><del>
                11x
              </del></td><td class="iformname"><a href="#cp_mov32"><del>System register 32-bit move</del></a></td><td><del>-</del></td></tr></table></div><hr/><div class="iclass" id="iclass-fp_2r"><a id="fp_2r" name="fp_2r"></a><h3 class="iclass">Floating-point <ins>data-processing</ins><del>move</del> <ins>(two</ins><del>special</del> <ins>registers)</ins><del>register</del></h3><p>These instructions are under <a href="#fpdp"><ins>Floating-point data-processing</ins></a><a href="#sys_mov32"><del>Advanced SIMD and System register 32-bit move</del></a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>D</ins></td><td class="l"><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>o1</ins></td><td class="lr" colspan="3"><ins>opc2</ins></td><td class="lr" colspan="4"><ins>Vd</ins></td><td class="l"><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="2"><ins>size</ins></td><td class="lr"><ins>o3</ins></td><td class="lr"><ins>1</ins></td><td class="lr"><ins>M</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="4"><ins>Vm</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>1</del></td><td><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>1</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr"><del>L</del></td><td class="lr" colspan="4"><del>reg</del></td><td class="lr" colspan="4"><del>Rt</del></td><td class="l"><del>1</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr"><del>(0)</del></td><td class="lr"><del>(0)</del></td><td class="lr"><del>(0)</del></td><td class="lr"><del>1</del></td><td class="lr"><del>(0)</del></td><td class="lr"><del>(0)</del></td><td class="lr"><del>(0)</del></td><td class="lr"><del>(0)</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-fp_2r"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th><th rowspan="2"><ins>Architecture Version</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>o1</ins></th><th class="bitfields" colspan="" rowspan=""><ins>opc2</ins></th><th class="bitfields" colspan="" rowspan=""><ins>size</ins></th><th class="bitfields" colspan="" rowspan=""><ins>o3</ins></th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>000</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>000</ins></td><td class="bitfield"></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="vabs.html"><ins>VABS</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>000</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vmov_r.html"><ins>VMOV (register)</ins></a><ins>
            —
            </ins><a href="vmov_r.html#VMOV_r_T2_S"><ins>single-precision scalar</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>000</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vmov_r.html"><ins>VMOV (register)</ins></a><ins>
            —
            </ins><a href="vmov_r.html#VMOV_r_T2_D"><ins>double-precision scalar</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>001</ins></td><td class="bitfield"></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vneg.html"><ins>VNEG</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>001</ins></td><td class="bitfield"></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="vsqrt.html"><ins>VSQRT</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>010</ins></td><td class="bitfield"></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vcvtb.html"><ins>VCVTB</ins></a><ins>
            —
            </ins><a href="vcvtb.html#VCVTB_T1_DH"><ins>half-precision to double-precision</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>010</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>010</ins></td><td class="bitfield"></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="vcvtt.html"><ins>VCVTT</ins></a><ins>
            —
            </ins><a href="vcvtt.html#VCVTT_T1_DH"><ins>half-precision to double-precision</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vcvtb_bfs.html"><ins>VCVTB (BFloat16)</ins></a></td><td><ins>Armv8.6</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="vcvtt_bfs.html"><ins>VCVTT (BFloat16)</ins></a></td><td><ins>Armv8.6</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vcvtb.html"><ins>VCVTB</ins></a><ins>
            —
            </ins><a href="vcvtb.html#VCVTB_T1_HS"><ins>single-precision to half-precision</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="vcvtt.html"><ins>VCVTT</ins></a><ins>
            —
            </ins><a href="vcvtt.html#VCVTT_T1_HS"><ins>single-precision to half-precision</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vcvtb.html"><ins>VCVTB</ins></a><ins>
            —
            </ins><a href="vcvtb.html#VCVTB_T1_HD"><ins>double-precision to half-precision</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>011</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="vcvtt.html"><ins>VCVTT</ins></a><ins>
            —
            </ins><a href="vcvtt.html#VCVTT_T1_HD"><ins>double-precision to half-precision</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>100</ins></td><td class="bitfield"></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vcmp.html"><ins>VCMP</ins></a><ins>
            —
            </ins><a href="vcmp.html#t1"><ins>T1</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>100</ins></td><td class="bitfield"></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="vcmpe.html"><ins>VCMPE</ins></a><ins>
            —
            </ins><a href="vcmpe.html#t1"><ins>T1</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>101</ins></td><td class="bitfield"></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vcmp.html"><ins>VCMP</ins></a><ins>
            —
            </ins><a href="vcmp.html#t2"><ins>T2</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>101</ins></td><td class="bitfield"></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="vcmpe.html"><ins>VCMPE</ins></a><ins>
            —
            </ins><a href="vcmpe.html#t2"><ins>T2</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>110</ins></td><td class="bitfield"></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vrintr_vfp.html"><ins>VRINTR</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>110</ins></td><td class="bitfield"></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="vrintz_vfp.html"><ins>VRINTZ (floating-point)</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>111</ins></td><td class="bitfield"></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vrintx_vfp.html"><ins>VRINTX (floating-point)</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>111</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>111</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="vcvt_ds.html"><ins>VCVT (between double-precision and single-precision)</ins></a><ins>
            —
            </ins><a href="vcvt_ds.html#VCVT_ds_T1"><ins>single-precision to double-precision</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>111</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="vcvt_ds.html"><ins>VCVT (between double-precision and single-precision)</ins></a><ins>
            —
            </ins><a href="vcvt_ds.html#VCVT_sd_T1"><ins>double-precision to single-precision</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>000</ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vcvt_vi.html"><ins>VCVT (integer to floating-point, floating-point)</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>001</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>001</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>001</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>001</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="vjcvt.html"><ins>VJCVT</ins></a></td><td><ins>Armv8.3</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01x</ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vcvt_xv.html"><ins>VCVT (between floating-point and fixed-point, floating-point)</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>100</ins></td><td class="bitfield"></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vcvtr_iv.html"><ins>VCVTR</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>100</ins></td><td class="bitfield"></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="vcvt_iv.html"><ins>VCVT (floating-point to integer, floating-point)</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>101</ins></td><td class="bitfield"></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vcvtr_iv.html"><ins>VCVTR</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>101</ins></td><td class="bitfield"></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="vcvt_iv.html"><ins>VCVT (floating-point to integer, floating-point)</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11x</ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vcvt_xv.html"><ins>VCVT (between floating-point and fixed-point, floating-point)</ins></a></td><td><ins>-</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-fp_msr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>L</del></th></tr></thead><tbody><tr><td class="bitfield"><del>0</del></td><td class="iformname"><a href="vmsr.html"><del>VMSR</del></a></td></tr><tr><td class="bitfield"><del>1</del></td><td class="iformname"><a href="vmrs.html"><del>VMRS</del></a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-fp_movi"><a id="fp_movi" name="fp_movi"></a><h3 class="iclass"><ins>Floating-point</ins><del>Advanced</del> <del>SIMD 8/16/32-bit element </del>move<ins> immediate</ins><del>/duplicate</del></h3><p>These instructions are under <a href="#fpdp"><ins>Floating-point data-processing</ins></a><a href="#sys_mov32"><del>Advanced SIMD and System register 32-bit move</del></a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>15</ins></td><td><ins>14</ins></td><td><ins>13</ins></td><td><ins>12</ins></td><td><ins>11</ins></td><td><ins>10</ins></td><td><ins>9</ins></td><td><ins>8</ins></td><td><ins>7</ins></td><td><ins>6</ins></td><td><ins>5</ins></td><td><ins>4</ins></td><td><ins>3</ins></td><td><ins>2</ins></td><td><ins>1</ins></td><td><ins>0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="l"><ins>1</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>1</ins></td><td><ins>0</ins></td><td class="r"><ins>1</ins></td><td class="lr"><ins>D</ins></td><td class="l"><ins>1</ins></td><td class="r"><ins>1</ins></td><td class="lr" colspan="4"><ins>imm4H</ins></td><td class="lr" colspan="4"><ins>Vd</ins></td><td class="l"><ins>1</ins></td><td class="r"><ins>0</ins></td><td class="lr" colspan="2"><ins>size</ins></td><td class="lr"><ins>(0)</ins></td><td class="lr"><ins>0</ins></td><td class="lr"><ins>(0)</ins></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="4"><ins>imm4L</ins></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td><td><del>15</del></td><td><del>14</del></td><td><del>13</del></td><td><del>12</del></td><td><del>11</del></td><td><del>10</del></td><td><del>9</del></td><td><del>8</del></td><td><del>7</del></td><td><del>6</del></td><td><del>5</del></td><td><del>4</del></td><td><del>3</del></td><td><del>2</del></td><td><del>1</del></td><td><del>0</del></td></tr></thead><tbody><tr class="firstrow"><td class="l"><del>1</del></td><td><del>1</del></td><td><del>1</del></td><td><del>0</del></td><td><del>1</del></td><td><del>1</del></td><td><del>1</del></td><td class="r"><del>0</del></td><td class="lr" colspan="3"><del>opc1</del></td><td class="lr"><del>L</del></td><td class="lr" colspan="4"><del>Vn</del></td><td class="lr" colspan="4"><del>Rt</del></td><td class="l"><del>1</del></td><td><del>0</del></td><td><del>1</del></td><td class="r"><del>1</del></td><td class="lr"><del>N</del></td><td class="lr" colspan="2"><del>opc2</del></td><td class="lr"><del>1</del></td><td class="lr"><del>(0)</del></td><td class="lr"><del>(0)</del></td><td class="lr"><del>(0)</del></td><td class="lr"><del>(0)</del></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-fp_movi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th><th rowspan="2"><ins>Architecture Version</ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>size</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>00</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>01</ins></td><td class="iformname"><a href="vmov_i.html"><ins>VMOV (immediate)</ins></a><ins>
            —
            </ins><a href="vmov_i.html#VMOV_i_T2_H"><ins>half-precision scalar</ins></a></td><td><ins>Armv8.2</ins></td></tr><tr><td class="bitfield"><ins>10</ins></td><td class="iformname"><a href="vmov_i.html"><ins>VMOV (immediate)</ins></a><ins>
            —
            </ins><a href="vmov_i.html#VMOV_i_T2_S"><ins>single-precision scalar</ins></a></td><td><ins>-</ins></td></tr><tr><td class="bitfield"><ins>11</ins></td><td class="iformname"><a href="vmov_i.html"><ins>VMOV (immediate)</ins></a><ins>
            —
            </ins><a href="vmov_i.html#VMOV_i_T2_D"><ins>double-precision scalar</ins></a></td><td><ins>-</ins></td></tr></tbody></table><table class="instructiontable" id="instructiontable-simd_dup_el"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>opc1</del></th><th class="bitfields" colspan="" rowspan=""><del>L</del></th><th class="bitfields" colspan="" rowspan=""><del>opc2</del></th></tr></thead><tbody><tr><td class="bitfield"><del>0xx</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"></td><td class="iformname"><a href="vmov_rs.html"><del>VMOV (general-purpose register to scalar)</del></a></td></tr><tr><td class="bitfield"></td><td class="bitfield"><del>1</del></td><td class="bitfield"></td><td class="iformname"><a href="vmov_sr.html"><del>VMOV (scalar to general-purpose register)</del></a></td></tr><tr><td class="bitfield"><del>1xx</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>0x</del></td><td class="iformname"><a href="vdup_r.html"><del>VDUP (general-purpose register)</del></a></td></tr><tr><td class="bitfield"><del>1xx</del></td><td class="bitfield"><del>0</del></td><td class="bitfield"><del>1x</del></td><td class="iformname"><del>UNALLOCATED</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-fp_3r"><a id="fp_3r" name="fp_3r"></a><h3 class="iclass"><ins>Floating-point</ins><del>System</del> <ins>data-processing</ins><del>register</del> <ins>(three</ins><del>32-bit</del> <ins>registers)</ins><del>move</del></h3><p>These instructions are under <a href="#fpdp"><ins>Floating-point data-processing</ins></a><a href="#sys_mov32"><del>Advanced SIMD and System register 32-bit move</del></a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr"><ins>o0</ins><del>opc1</del></td><td class="lr"><ins>D</ins><del>L</del></td><td class="lr" colspan="2"><ins>o1</ins><del>CRn</del></td><td class="lr" colspan="4"><ins>Vn</ins><del>Rt</del></td><td class="lr" colspan="4"><ins>Vd</ins></td><td class="l">1</td><td class="r"><ins>0</ins><del>1</del></td><td class="lr" colspan="2"><del>1 cp15</del> <ins>size</ins></td><td class="lr"><ins>N</ins><del>opc2</del></td><td class="lr"><ins>o2</ins><del>1</del></td><td class="lr"><ins>M</ins><del>CRm</del></td><td class="lr"><ins>0</ins></td><td class="lr" colspan="4"><ins>Vm</ins></td></tr></tbody></table></div><div class="decode_constraints"><p><ins>
        The following constraints also apply to this encoding: 
        o0:D:o1 != 1x11 </ins></p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-fp_3r"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>o0:o1</ins><del>L</del></th><th class="bitfields" colspan="" rowspan=""><ins>size</ins></th><th class="bitfields" colspan="" rowspan=""><ins>o2</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>!= 111</ins><del>0</del></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr><td class="bitfield"><ins>000</ins><del>1</del></td><td class="bitfield"></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vmla_f.html"><ins>VMLA (floating-point)</ins></a><a href="mrc.html"><del>MRC</del></a></td></tr><tr><td class="bitfield"><ins>000</ins></td><td class="bitfield"></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="vmls_f.html"><ins>VMLS (floating-point)</ins></a></td></tr><tr><td class="bitfield"><ins>001</ins></td><td class="bitfield"></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vnmls.html"><ins>VNMLS</ins></a></td></tr><tr><td class="bitfield"><ins>001</ins></td><td class="bitfield"></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="vnmla.html"><ins>VNMLA</ins></a></td></tr><tr><td class="bitfield"><ins>010</ins></td><td class="bitfield"></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vmul_f.html"><ins>VMUL (floating-point)</ins></a></td></tr><tr><td class="bitfield"><ins>010</ins></td><td class="bitfield"></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="vnmul.html"><ins>VNMUL</ins></a></td></tr><tr><td class="bitfield"><ins>011</ins></td><td class="bitfield"></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vadd_f.html"><ins>VADD (floating-point)</ins></a></td></tr><tr><td class="bitfield"><ins>011</ins></td><td class="bitfield"></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="vsub_f.html"><ins>VSUB (floating-point)</ins></a></td></tr><tr><td class="bitfield"><ins>100</ins></td><td class="bitfield"></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vdiv.html"><ins>VDIV</ins></a></td></tr><tr><td class="bitfield"><ins>101</ins></td><td class="bitfield"></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vfnms.html"><ins>VFNMS</ins></a></td></tr><tr><td class="bitfield"><ins>101</ins></td><td class="bitfield"></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="vfnma.html"><ins>VFNMA</ins></a></td></tr><tr><td class="bitfield"><ins>110</ins></td><td class="bitfield"></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vfma.html"><ins>VFMA</ins></a></td></tr><tr><td class="bitfield"><ins>110</ins></td><td class="bitfield"></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><a href="vfms.html"><ins>VFMS</ins></a></td></tr></tbody></table></div></div><hr/><h2><a id="advsimdext" name="advsimdext"></a>Additional Advanced SIMD and floating-point instructions</h2><div class="decode_navigation"><p>These instructions are under <a href="#cpaf">System register access, Advanced SIMD, and floating-point</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="6">111111</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="1"></td><td class="lr" colspan="6">op1</td><td class="lr" colspan="4"></td><td class="lr" colspan="1">1</td><td class="lr">op2</td><td class="lr" colspan="2">op3</td><td class="lr" colspan="1"></td><td class="lr">op4</td><td class="lr" colspan="1"></td><td class="lr">op5</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op0&lt;2:1> != 11 </p></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="6">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th><th class="bitfields">op5</th></tr><tr class="instructiontable"><td class="bitfield">
                0xx
              </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
                0x
              </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#simd_3sameext">Advanced SIMD three registers of the same length extension</a></td></tr><tr class="instructiontable"><td class="bitfield">
                100
              </td><td class="bitfield"></td><td class="bitfield">
                0
              </td><td class="bitfield">
                != 00
              </td><td class="bitfield">
                0
              </td><td class="bitfield">
                0
              </td><td class="iformname"><a href="vsel.html">VSELEQ, VSELGE, VSELGT, VSELVS</a></td></tr><tr class="instructiontable"><td class="bitfield">
                101
              </td><td class="bitfield">
                00xxxx
              </td><td class="bitfield">
                0
              </td><td class="bitfield">
                != 00
              </td><td class="bitfield"></td><td class="bitfield">
                0
              </td><td class="iformname"><a href="#fp_minmax">Floating-point minNum/maxNum</a></td></tr><tr class="instructiontable"><td class="bitfield">
                101
              </td><td class="bitfield">
                110000
              </td><td class="bitfield">
                0
              </td><td class="bitfield">
                != 00
              </td><td class="bitfield">
                1
              </td><td class="bitfield">
                0
              </td><td class="iformname"><a href="#fp_extins">Floating-point extraction and insertion</a></td></tr><tr class="instructiontable"><td class="bitfield">
                101
              </td><td class="bitfield">
                111xxx
              </td><td class="bitfield">
                0
              </td><td class="bitfield">
                != 00
              </td><td class="bitfield">
                1
              </td><td class="bitfield">
                0
              </td><td class="iformname"><a href="#fp_toint">Floating-point directed convert to integer</a></td></tr><tr class="instructiontable"><td class="bitfield">
                10x
              </td><td class="bitfield"></td><td class="bitfield">
                0
              </td><td class="bitfield">
                00
              </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#tfloatdpmac">Advanced SIMD and floating-point multiply with accumulate</a></td></tr><tr class="instructiontable"><td class="bitfield">
                10x
              </td><td class="bitfield"></td><td class="bitfield">
                1
              </td><td class="bitfield">
                0x
              </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#tsimd_dotprod">Advanced SIMD and floating-point dot product</a></td></tr></table></div><hr/><div class="iclass" id="iclass-simd_3sameext"><a id="simd_3sameext" name="simd_3sameext"></a><h3 class="iclass">Advanced SIMD three registers of the same length extension</h3><p>These instructions are under <a href="#advsimdext">Additional Advanced SIMD and floating-point instructions</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">op1</td><td class="lr">D</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr">1</td><td class="lr">op3</td><td class="lr">0</td><td class="lr">op4</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">U</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-simd_3sameext"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">op3</th><th class="bitfields" colspan="" rowspan="">op4</th><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vcadd.html">VCADD</a>
            —
            <a href="vcadd.html#VCADD_T1_D">64-bit SIMD vector</a></td><td>Armv8.3</td></tr><tr><td class="bitfield">x1</td><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">x1</td><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vcadd.html">VCADD</a>
            —
            <a href="vcadd.html#VCADD_T1_Q">128-bit SIMD vector</a></td><td>Armv8.3</td></tr><tr><td class="bitfield">x1</td><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vmmla.html">VMMLA</a></td><td>Armv8.6</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vdot.html">VDOT (vector)</a>
            —
            <a href="vdot.html#VDOT_T1_D">64-bit SIMD vector</a></td><td>Armv8.6</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vdot.html">VDOT (vector)</a>
            —
            <a href="vdot.html#VDOT_T1_Q">128-bit SIMD vector</a></td><td>Armv8.6</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfmal.html">VFMAL (vector)</a></td><td>Armv8.2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vsmmla.html">VSMMLA</a></td><td>Armv8.6</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="vummla.html">VUMMLA</a></td><td>Armv8.6</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vsdot.html">VSDOT (vector)</a>
            —
            <a href="vsdot.html#VSDOT_T1_D">64-bit SIMD vector</a></td><td>Armv8.2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="vudot.html">VUDOT (vector)</a>
            —
            <a href="vudot.html#VUDOT_T1_D">64-bit SIMD vector</a></td><td>Armv8.2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vsdot.html">VSDOT (vector)</a>
            —
            <a href="vsdot.html#VSDOT_T1_Q">128-bit SIMD vector</a></td><td>Armv8.2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="vudot.html">VUDOT (vector)</a>
            —
            <a href="vudot.html#VUDOT_T1_Q">128-bit SIMD vector</a></td><td>Armv8.2</td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfma_bf.html">VFMAB, VFMAT (BFloat16, vector)</a></td><td>Armv8.6</td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfmsl.html">VFMSL (vector)</a></td><td>Armv8.2</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vusmmla.html">VUSMMLA</a></td><td>Armv8.6</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vusdot.html">VUSDOT (vector)</a>
            —
            <a href="vusdot.html#VUSDOT_T1_D">64-bit SIMD vector</a></td><td>Armv8.6</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vusdot.html">VUSDOT (vector)</a>
            —
            <a href="vusdot.html#VUSDOT_T1_Q">128-bit SIMD vector</a></td><td>Armv8.6</td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcmla.html">VCMLA</a></td><td>Armv8.3</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-fp_minmax"><a id="fp_minmax" name="fp_minmax"></a><h3 class="iclass">Floating-point minNum/maxNum</h3><p>These instructions are under <a href="#advsimdext">Additional Advanced SIMD and floating-point instructions</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="lr">N</td><td class="lr">op</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td><td colspan="2"></td><td class="droppedname" colspan="2">size</td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 00 &amp;&amp; size != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-fp_minmax"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="vmaxnm.html">VMAXNM</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="vminnm.html">VMINNM</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-fp_extins"><a id="fp_extins" name="fp_extins"></a><h3 class="iclass">Floating-point extraction and insertion</h3><p>These instructions are under <a href="#advsimdext">Additional Advanced SIMD and floating-point instructions</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="lr">op</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="6"></td><td colspan="4"></td><td colspan="2"></td><td class="droppedname" colspan="2">size</td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 00 &amp;&amp; size != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-fp_extins"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="vmovx.html">VMOVX</a></td><td>Armv8.2</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="vins.html">VINS</a></td><td>Armv8.2</td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-fp_toint"><a id="fp_toint" name="fp_toint"></a><h3 class="iclass">Floating-point directed convert to integer</h3><p>These instructions are under <a href="#advsimdext">Additional Advanced SIMD and floating-point instructions</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">o1</td><td class="lr" colspan="2">RM</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="lr">op</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="3"></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="2"></td><td class="droppedname" colspan="2">size</td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 00 &amp;&amp; size != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-fp_toint"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan=""><ins>Decode fields</ins></th><th class="iformname" colspan="" rowspan="2"><ins>
            Instruction Details
          </ins></th></tr><tr><th class="bitfields" colspan="" rowspan=""><ins>o1</ins></th><th class="bitfields" colspan="" rowspan=""><ins>RM</ins></th><th class="bitfields" colspan="" rowspan=""><ins>size</ins></th><th class="bitfields" colspan="" rowspan=""><ins>op</ins></th></tr></thead><tbody><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"></td><td class="bitfield"><ins>!= 00</ins></td><td class="bitfield"><ins>1</ins></td><td class="iformname"><ins>UNALLOCATED</ins></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vrinta_vfp.html"><ins>VRINTA (floating-point)</ins></a></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vrintn_vfp.html"><ins>VRINTN (floating-point)</ins></a></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vrintp_vfp.html"><ins>VRINTP (floating-point)</ins></a></td></tr><tr><td class="bitfield"><ins>0</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"></td><td class="bitfield"><ins>0</ins></td><td class="iformname"><a href="vrintm_vfp.html"><ins>VRINTM (floating-point)</ins></a></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>00</ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vcvta_vfp.html"><ins>VCVTA (floating-point)</ins></a></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>01</ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vcvtn_vfp.html"><ins>VCVTN (floating-point)</ins></a></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>10</ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vcvtp_vfp.html"><ins>VCVTP (floating-point)</ins></a></td></tr><tr><td class="bitfield"><ins>1</ins></td><td class="bitfield"><ins>11</ins></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vcvtm_vfp.html"><ins>VCVTM (floating-point)</ins></a></td></tr></tbody></table><table class="instructiontable" id="instructiontable-fp_toint"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan=""><del>Decode fields</del></th><th class="iformname" colspan="" rowspan="2"><del>
            Instruction Details
          </del></th></tr><tr><th class="bitfields" colspan="" rowspan=""><del>o1</del></th><th class="bitfields" colspan="" rowspan=""><del>RM</del></th></tr></thead><tbody><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><a href="vrinta_vfp.html"><del>VRINTA (floating-point)</del></a></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><a href="vrintn_vfp.html"><del>VRINTN (floating-point)</del></a></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>10</del></td><td class="iformname"><a href="vrintp_vfp.html"><del>VRINTP (floating-point)</del></a></td></tr><tr><td class="bitfield"><del>0</del></td><td class="bitfield"><del>11</del></td><td class="iformname"><a href="vrintm_vfp.html"><del>VRINTM (floating-point)</del></a></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>00</del></td><td class="iformname"><a href="vcvta_vfp.html"><del>VCVTA (floating-point)</del></a></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>01</del></td><td class="iformname"><a href="vcvtn_vfp.html"><del>VCVTN (floating-point)</del></a></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>10</del></td><td class="iformname"><a href="vcvtp_vfp.html"><del>VCVTP (floating-point)</del></a></td></tr><tr><td class="bitfield"><del>1</del></td><td class="bitfield"><del>11</del></td><td class="iformname"><a href="vcvtm_vfp.html"><del>VCVTM (floating-point)</del></a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-tfloatdpmac"><a id="tfloatdpmac" name="tfloatdpmac"></a><h3 class="iclass">Advanced SIMD and floating-point multiply with accumulate</h3><p>These instructions are under <a href="#advsimdext">Additional Advanced SIMD and floating-point instructions</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">op1</td><td class="lr">D</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">U</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-tfloatdpmac"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcmla_s.html">VCMLA (by element)</a>
            —
            <a href="vcmla_s.html#VCMLA_s_T1_QH">128-bit SIMD vector of half-precision floating-point</a></td><td>Armv8.3</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfmal_s.html">VFMAL (by scalar)</a></td><td>Armv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfmsl_s.html">VFMSL (by scalar)</a></td><td>Armv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfma_bfs.html">VFMAB, VFMAT (BFloat16, by scalar)</a></td><td>Armv8.6</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vcmla_s.html">VCMLA (by element)</a>
            —
            <a href="vcmla_s.html#VCMLA_s_T1_DS">64-bit SIMD vector of single-precision floating-point</a></td><td>Armv8.3</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vcmla_s.html">VCMLA (by element)</a>
            —
            <a href="vcmla_s.html#VCMLA_s_T1_QS">128-bit SIMD vector of single-precision floating-point</a></td><td>Armv8.3</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-tsimd_dotprod"><a id="tsimd_dotprod" name="tsimd_dotprod"></a><h3 class="iclass">Advanced SIMD and floating-point dot product</h3><p>These instructions are under <a href="#advsimdext">Additional Advanced SIMD and floating-point instructions</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">op1</td><td class="lr">D</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr">op4</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">U</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-tsimd_dotprod"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">op4</th><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vdot_s.html">VDOT (by element)</a>
            —
            <a href="vdot_s.html#VDOT_s_T1_D">64-bit SIMD vector</a></td><td>Armv8.6</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vdot_s.html">VDOT (by element)</a>
            —
            <a href="vdot_s.html#VDOT_s_T1_Q">128-bit SIMD vector</a></td><td>Armv8.6</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vsdot_s.html">VSDOT (by element)</a>
            —
            <a href="vsdot_s.html#VSDOT_s_T1_D">64-bit SIMD vector</a></td><td>Armv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="vudot_s.html">VUDOT (by element)</a>
            —
            <a href="vudot_s.html#VUDOT_s_T1_D">64-bit SIMD vector</a></td><td>Armv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vsdot_s.html">VSDOT (by element)</a>
            —
            <a href="vsdot_s.html#VSDOT_s_T1_Q">128-bit SIMD vector</a></td><td>Armv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="vudot_s.html">VUDOT (by element)</a>
            —
            <a href="vudot_s.html#VUDOT_s_T1_Q">128-bit SIMD vector</a></td><td>Armv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vusdot_s.html">VUSDOT (by element)</a>
            —
            <a href="vusdot_s.html#VUSDOT_s_T1_D">64-bit SIMD vector</a></td><td>Armv8.6</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="vsudot_s.html">VSUDOT (by element)</a>
            —
            <a href="vsudot_s.html#VSUDOT_s_T1_D">64-bit SIMD vector</a></td><td>Armv8.6</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vusdot_s.html">VUSDOT (by element)</a>
            —
            <a href="vusdot_s.html#VUSDOT_s_T1_Q">128-bit SIMD vector</a></td><td>Armv8.6</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="vsudot_s.html">VSUDOT (by element)</a>
            —
            <a href="vsudot_s.html#VSUDOT_s_T1_Q">128-bit SIMD vector</a></td><td>Armv8.6</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstm"><a id="ldstm" name="ldstm"></a><h3 class="iclass">Load/store multiple</h3><p>These instructions are under <a href="#w">32-bit</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr">W</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr">P</td><td class="lr">M</td><td class="lr" colspan="14">register_list</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="srs.html">SRS, SRSDA, SRSDB, SRSIA, SRSIB</a>
            —
            <a href="srs.html#t1">T1</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="rfe.html">RFE, RFEDA, RFEDB, RFEIA, RFEIB</a>
            —
            <a href="rfe.html#t1">T1</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="stm.html">STM, STMIA, STMEA</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ldm.html">LDM, LDMIA, LDMFD</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="stmdb.html">STMDB, STMFD</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldmdb.html">LDMDB, LDMEA</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="srs.html">SRS, SRSDA, SRSDB, SRSIA, SRSIB</a>
            —
            <a href="srs.html#t2">T2</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="rfe.html">RFE, RFEDA, RFEDB, RFEIA, RFEIB</a>
            —
            <a href="rfe.html#t2">T2</a></td></tr></tbody></table></div></div><hr/><h2><a id="dstd" name="dstd"></a>Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110100</td><td class="lr" colspan="4">op0</td><td class="lr">op1</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="8"></td><td class="lr" colspan="3">op3</td><td class="lr" colspan="5"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op0&lt;1> == 1 </p></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0010
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#ldstex">Load/store exclusive</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="iformname"><a href="tbb.html">TBB, TBH</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              01x
            </td><td class="iformname"><a href="#ldstex_bhd">Load/store exclusive byte/half/dual</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1xx
            </td><td class="iformname"><a href="#ldastl">Load-acquire / Store-release</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0x11
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldstd_post">Load/store dual (immediate, post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x10
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldstd_imm">Load/store dual (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x11
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldstd_pre">Load/store dual (immediate, pre-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 0xx0
            </td><td class="bitfield"></td><td class="bitfield">
              1111
            </td><td class="bitfield"></td><td class="iformname"><a href="ldrd_l.html">LDRD (literal)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-ldstex"><a id="ldstex" name="ldstex"></a><h3 class="iclass">Load/store exclusive</h3><p>These instructions are under <a href="#dstd">Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstex"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="strex.html">STREX</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="ldrex.html">LDREX</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstex_bhd"><a id="ldstex_bhd" name="ldstex_bhd"></a><h3 class="iclass">Load/store exclusive byte/half/dual</h3><p>These instructions are under <a href="#dstd">Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">Rt2</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="2">sz</td><td class="lr" colspan="4">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstex_bhd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">sz</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="strexb.html">STREXB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="strexh.html">STREXH</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="strexd.html">STREXD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="ldrexb.html">LDREXB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldrexh.html">LDREXH</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="ldrexd.html">LDREXD</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldastl"><a id="ldastl" name="ldastl"></a><h3 class="iclass">Load-acquire / Store-release</h3><p>These instructions are under <a href="#dstd">Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">Rt2</td><td class="lr">1</td><td class="lr">op</td><td class="lr" colspan="2">sz</td><td class="lr" colspan="4">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldastl"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">sz</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="stlb.html">STLB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="stlh.html">STLH</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="stl.html">STL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="stlexb.html">STLEXB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="stlexh.html">STLEXH</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><a href="stlex.html">STLEX</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="stlexd.html">STLEXD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="ldab.html">LDAB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldah.html">LDAH</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="lda.html">LDA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="ldaexb.html">LDAEXB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldaexh.html">LDAEXH</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><a href="ldaex.html">LDAEX</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="ldaexd.html">LDAEXD</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstd_post"><a id="ldstd_post" name="ldstd_post"></a><h3 class="iclass">Load/store dual (immediate, post-indexed)</h3><p>These instructions are under <a href="#dstd">Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="l">1</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">Rt2</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="8"></td><td></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstd_post"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="strd_i.html">STRD (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="ldrd_i.html">LDRD (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstd_imm"><a id="ldstd_imm" name="ldstd_imm"></a><h3 class="iclass">Load/store dual (immediate)</h3><p>These instructions are under <a href="#dstd">Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">Rt2</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="8"></td><td></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstd_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="strd_i.html">STRD (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="ldrd_i.html">LDRD (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldstd_pre"><a id="ldstd_pre" name="ldstd_pre"></a><h3 class="iclass">Load/store dual (immediate, pre-indexed)</h3><p>These instructions are under <a href="#dstd">Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">Rt2</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="8"></td><td></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldstd_pre"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="strd_i.html">STRD (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="ldrd_i.html">LDRD (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-dpint_shiftr"><a id="dpint_shiftr" name="dpint_shiftr"></a><h3 class="iclass">Data-processing (shifted register)</h3><p>These instructions are under <a href="#w">32-bit</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">op1</td><td class="lr">S</td><td class="lr" colspan="4">Rn</td><td class="lr">(0)</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="2">imm2</td><td class="lr" colspan="2">stype</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dpint_shiftr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">imm3:imm2:stype</th><th class="bitfields" colspan="" rowspan="">Rd</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="and_r.html">AND, ANDS (register)</a>
            —
            <a href="and_r.html#AND_r_T2_RRX">AND, rotate right with extend</a></td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 0000011</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="and_r.html">AND, ANDS (register)</a>
            —
            <a href="and_r.html#ANDS_r_T2">ANDS, shift or rotate by value</a></td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 0000011</td><td class="bitfield">1111</td><td class="iformname"><a href="tst_r.html">TST (register)</a>
            —
            <a href="tst_r.html#TST_r_T2">shift or rotate by value</a></td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0000011</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="and_r.html">AND, ANDS (register)</a>
            —
            <a href="and_r.html#ANDS_r_T2_RRX">ANDS, rotate right with extend</a></td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0000011</td><td class="bitfield">1111</td><td class="iformname"><a href="tst_r.html">TST (register)</a>
            —
            <a href="tst_r.html#TST_r_T2_RRX">rotate right with extend</a></td></tr><tr><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="bic_r.html">BIC, BICS (register)</a></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="orr_r.html">ORR, ORRS (register)</a>
            —
            <a href="orr_r.html#ORR_r_T2_RRX">ORR</a></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="mov_r.html">MOV, MOVS (register)</a>
            —
            <a href="mov_r.html#MOV_r_T3_RRX">MOV</a></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="orr_r.html">ORR, ORRS (register)</a>
            —
            <a href="orr_r.html#ORRS_r_T2_RRX">ORRS</a></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="mov_r.html">MOV, MOVS (register)</a>
            —
            <a href="mov_r.html#MOVS_r_T3_RRX">MOVS</a></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="orn_r.html">ORN, ORNS (register)</a>
            —
            <a href="orn_r.html#ORN_r_T1_RRX">not flag setting</a></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="mvn_r.html">MVN, MVNS (register)</a>
            —
            <a href="mvn_r.html#MVN_r_T2_RRX">MVN</a></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="orn_r.html">ORN, ORNS (register)</a>
            —
            <a href="orn_r.html#ORNS_r_T1_RRX">flag setting</a></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="mvn_r.html">MVN, MVNS (register)</a>
            —
            <a href="mvn_r.html#MVNS_r_T2_RRX">MVNS</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="eor_r.html">EOR, EORS (register)</a>
            —
            <a href="eor_r.html#EOR_r_T2_RRX">EOR, rotate right with extend</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 0000011</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="eor_r.html">EOR, EORS (register)</a>
            —
            <a href="eor_r.html#EORS_r_T2">EORS, shift or rotate by value</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 0000011</td><td class="bitfield">1111</td><td class="iformname"><a href="teq_r.html">TEQ (register)</a>
            —
            <a href="teq_r.html#TEQ_r_T1">shift or rotate by value</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0000011</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="eor_r.html">EOR, EORS (register)</a>
            —
            <a href="eor_r.html#EORS_r_T2_RRX">EORS, rotate right with extend</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0000011</td><td class="bitfield">1111</td><td class="iformname"><a href="teq_r.html">TEQ (register)</a>
            —
            <a href="teq_r.html#TEQ_r_T1_RRX">rotate right with extend</a></td></tr><tr><td class="bitfield">0101</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">xxxxx00</td><td class="bitfield"></td><td class="iformname"><a href="pkh.html">PKHBT, PKHTB</a>
            —
            <a href="pkh.html#PKHBT_T1">PKHBT</a></td></tr><tr><td class="bitfield">0110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">xxxxx01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">xxxxx10</td><td class="bitfield"></td><td class="iformname"><a href="pkh.html">PKHBT, PKHTB</a>
            —
            <a href="pkh.html#PKHTB_T1">PKHTB</a></td></tr><tr><td class="bitfield">0110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">xxxxx11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0111</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">0</td><td class="bitfield">!= 1101</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="add_r.html">ADD, ADDS (register)</a>
            —
            <a href="add_r.html#ADD_r_T3_RRX">ADD</a></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="add_sp_r.html">ADD, ADDS (SP plus register)</a>
            —
            <a href="add_sp_r.html#ADD_SP_r_T3_RRX">ADD</a></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">1</td><td class="bitfield">!= 1101</td><td class="bitfield"></td><td class="bitfield">!= 1111</td><td class="iformname"><a href="add_r.html">ADD, ADDS (register)</a>
            —
            <a href="add_r.html#ADDS_r_T3_RRX">ADDS</a></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">!= 1111</td><td class="iformname"><a href="add_sp_r.html">ADD, ADDS (SP plus register)</a>
            —
            <a href="add_sp_r.html#ADDS_SP_r_T3_RRX">ADDS</a></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><a href="cmn_r.html">CMN (register)</a></td></tr><tr><td class="bitfield">1001</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1010</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="adc_r.html">ADC, ADCS (register)</a></td></tr><tr><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="sbc_r.html">SBC, SBCS (register)</a></td></tr><tr><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1101</td><td class="bitfield">0</td><td class="bitfield">!= 1101</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="sub_r.html">SUB, SUBS (register)</a>
            —
            <a href="sub_r.html#SUB_r_T2_RRX">SUB</a></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="sub_sp_r.html">SUB, SUBS (SP minus register)</a>
            —
            <a href="sub_sp_r.html#SUB_SP_r_T1_RRX">SUB</a></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">1</td><td class="bitfield">!= 1101</td><td class="bitfield"></td><td class="bitfield">!= 1111</td><td class="iformname"><a href="sub_r.html">SUB, SUBS (register)</a>
            —
            <a href="sub_r.html#SUBS_r_T2_RRX">SUBS</a></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">!= 1111</td><td class="iformname"><a href="sub_sp_r.html">SUB, SUBS (SP minus register)</a>
            —
            <a href="sub_sp_r.html#SUBS_SP_r_T1_RRX">SUBS</a></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><a href="cmp_r.html">CMP (register)</a></td></tr><tr><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="rsb_r.html">RSB, RSBS (register)</a></td></tr><tr><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="bcrtrl" name="bcrtrl"></a>Branches and miscellaneous control</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="5">11110</td><td class="lr">op0</td><td class="lr" colspan="4">op1</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="3">op3</td><td class="lr" colspan="1"></td><td class="lr" colspan="3">op4</td><td class="lr" colspan="2"></td><td class="lr">op5</td><td class="lr" colspan="5"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="6">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th><th class="bitfields">op5</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="msr_r.html">MSR (register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname"><a href="msr_br.html">MSR (Banked register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="iformname"><a href="#hints">Hints</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="iformname"><a href="#cps">Change processor state</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#system">Miscellaneous system</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="bxj.html">BXJ</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#eret">Exception return</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="mrs.html">MRS</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname"><a href="mrs_br.html">MRS (Banked register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#dcps">DCPS</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              010
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#except">Exception generation</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 111x
            </td><td class="bitfield"></td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="b.html">B</a>
                      —
                      <a href="b.html#B_T3">T3</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="b.html">B</a>
                      —
                      <a href="b.html#B_T4">T4</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="bl_i.html">BL, BLX (immediate)</a>
                      —
                      <a href="bl_i.html#BL_i_T2">T2</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="bl_i.html">BL, BLX (immediate)</a>
                      —
                      <a href="bl_i.html#BL_i_T1">T1</a></td></tr></table></div><hr/><div class="iclass" id="iclass-hints"><a id="hints" name="hints"></a><h3 class="iclass">Hints</h3><p>These instructions are under <a href="#bcrtrl">Branches and miscellaneous control</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="l">1</td><td class="r">0</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr">(0)</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">hint</td><td class="lr" colspan="4">option</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-hints"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">hint</th><th class="bitfields" colspan="" rowspan="">option</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="bitfield">0000</td><td class="iformname"><a href="nop.html">NOP</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">0001</td><td class="iformname"><a href="yield.html">YIELD</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">0010</td><td class="iformname"><a href="wfe.html">WFE</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">0011</td><td class="iformname"><a href="wfi.html">WFI</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">0100</td><td class="iformname"><a href="sev.html">SEV</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">0101</td><td class="iformname"><a href="sevl.html">SEVL</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">011x</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1xxx</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">0000</td><td class="iformname"><a href="esb.html">ESB</a></td><td>Armv8.2</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">0001</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">0010</td><td class="iformname"><a href="tsb.html">TSB CSYNC</a></td><td>Armv8.4</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">0011</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">0100</td><td class="iformname"><a href="csdb.html">CSDB</a></td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">0101</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">011x</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">1xxx</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">001x</td><td class="bitfield"></td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">01xx</td><td class="bitfield"></td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">10xx</td><td class="bitfield"></td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">110x</td><td class="bitfield"></td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">1110</td><td class="bitfield"></td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><a href="dbg.html">DBG</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-cps"><a id="cps" name="cps"></a><h3 class="iclass">Change processor state</h3><p>These instructions are under <a href="#bcrtrl">Branches and miscellaneous control</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="l">1</td><td class="r">0</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr">(0)</td><td class="lr" colspan="2">imod</td><td class="lr">M</td><td class="lr">A</td><td class="lr">I</td><td class="lr">F</td><td class="lr" colspan="5">mode</td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        imod:M != 000 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-cps"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">imod</th><th class="bitfields" colspan="" rowspan="">M</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="cps.html">CPS, CPSID, CPSIE</a>
            —
            <a href="cps.html#CPS_T2_AS"><ins>change mode</ins><del>CPS</del></a></td></tr><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="cps.html">CPS, CPSID, CPSIE</a>
            —
            <a href="cps.html#CPSIE_T2_ASM"><ins>interrupt enable and change mode</ins><del>CPSIE</del></a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><a href="cps.html">CPS, CPSID, CPSIE</a>
            —
            <a href="cps.html#CPSID_T2_ASM"><ins>interrupt disable and change mode</ins><del>CPSID</del></a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-system"><a id="system" name="system"></a><h3 class="iclass">Miscellaneous system</h3><p>These instructions are under <a href="#bcrtrl">Branches and miscellaneous control</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="l">1</td><td class="r">0</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr" colspan="4">opc</td><td class="lr" colspan="4">option</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-system"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">option</th></tr></thead><tbody><tr><td class="bitfield">000x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0010</td><td class="bitfield"></td><td class="iformname"><a href="clrex.html">CLREX</a></td></tr><tr><td class="bitfield">0011</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">!= 0x00</td><td class="iformname"><a href="dsb.html">DSB</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">0000</td><td class="iformname"><a href="ssbb.html">SSBB</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">0100</td><td class="iformname"><a href="pssbb.html">PSSBB</a></td></tr><tr><td class="bitfield">0101</td><td class="bitfield"></td><td class="iformname"><a href="dmb.html">DMB</a></td></tr><tr><td class="bitfield">0110</td><td class="bitfield"></td><td class="iformname"><a href="isb.html">ISB</a></td></tr><tr><td class="bitfield">0111</td><td class="bitfield"></td><td class="iformname"><a href="sb.html">SB</a></td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-eret"><a id="eret" name="eret"></a><h3 class="iclass">Exception return</h3><p>These instructions are under <a href="#bcrtrl">Branches and miscellaneous control</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Rn</td><td class="l">1</td><td class="r">0</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-eret"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">imm8</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">!= 00000000</td><td class="iformname"><a href="sub_i.html">SUB, SUBS (immediate)</a></td></tr><tr><td class="bitfield">1110</td><td class="bitfield">00000000</td><td class="iformname"><a href="eret.html">ERET</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-dcps"><a id="dcps" name="dcps"></a><h3 class="iclass">DCPS</h3><p>These instructions are under <a href="#bcrtrl">Branches and miscellaneous control</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="10">imm10</td><td class="lr" colspan="2">opt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dcps"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">imm4</th><th class="bitfields" colspan="" rowspan="">imm10</th><th class="bitfields" colspan="" rowspan="">opt</th></tr></thead><tbody><tr><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1111</td><td class="bitfield">!= 0000000000</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1111</td><td class="bitfield">0000000000</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1111</td><td class="bitfield">0000000000</td><td class="bitfield">01</td><td class="iformname"><a href="dcps1.html">DCPS1</a></td></tr><tr><td class="bitfield">1111</td><td class="bitfield">0000000000</td><td class="bitfield">10</td><td class="iformname"><a href="dcps2.html">DCPS2</a></td></tr><tr><td class="bitfield">1111</td><td class="bitfield">0000000000</td><td class="bitfield">11</td><td class="iformname"><a href="dcps3.html">DCPS3</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-except"><a id="except" name="except"></a><h3 class="iclass">Exception generation</h3><p>These instructions are under <a href="#bcrtrl">Branches and miscellaneous control</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">o1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td class="r">0</td><td class="lr">o2</td><td class="lr">0</td><td class="lr" colspan="12">imm12</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-except"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="hvc.html">HVC</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="smc.html">SMC</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="udf.html">UDF</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-dpint_immm"><a id="dpint_immm" name="dpint_immm"></a><h3 class="iclass">Data-processing (modified immediate)</h3><p>These instructions are under <a href="#w">32-bit</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">i</td><td class="lr">0</td><td class="lr" colspan="4">op1</td><td class="lr">S</td><td class="lr" colspan="4">Rn</td><td class="lr">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dpint_immm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">Rd</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="and_i.html">AND, ANDS (immediate)</a>
            —
            <a href="and_i.html#AND_i_T1">AND</a></td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 1111</td><td class="iformname"><a href="and_i.html">AND, ANDS (immediate)</a>
            —
            <a href="and_i.html#ANDS_i_T1">ANDS</a></td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><a href="tst_i.html">TST (immediate)</a></td></tr><tr><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="bic_i.html">BIC, BICS (immediate)</a></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="iformname"><a href="orr_i.html">ORR, ORRS (immediate)</a>
            —
            <a href="orr_i.html#ORR_i_T1">ORR</a></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><a href="mov_i.html">MOV, MOVS (immediate)</a>
            —
            <a href="mov_i.html#MOV_i_T2">MOV</a></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="iformname"><a href="orr_i.html">ORR, ORRS (immediate)</a>
            —
            <a href="orr_i.html#ORRS_i_T1">ORRS</a></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><a href="mov_i.html">MOV, MOVS (immediate)</a>
            —
            <a href="mov_i.html#MOVS_i_T2">MOVS</a></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="iformname"><a href="orn_i.html">ORN, ORNS (immediate)</a>
            —
            <a href="orn_i.html#ORN_i_T1">not flag setting</a></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><a href="mvn_i.html">MVN, MVNS (immediate)</a>
            —
            <a href="mvn_i.html#MVN_i_T1">MVN</a></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="iformname"><a href="orn_i.html">ORN, ORNS (immediate)</a>
            —
            <a href="orn_i.html#ORNS_i_T1">flag setting</a></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><a href="mvn_i.html">MVN, MVNS (immediate)</a>
            —
            <a href="mvn_i.html#MVNS_i_T1">MVNS</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="eor_i.html">EOR, EORS (immediate)</a>
            —
            <a href="eor_i.html#EOR_i_T1">EOR</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 1111</td><td class="iformname"><a href="eor_i.html">EOR, EORS (immediate)</a>
            —
            <a href="eor_i.html#EORS_i_T1">EORS</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><a href="teq_i.html">TEQ (immediate)</a></td></tr><tr><td class="bitfield">0101</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011x</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">0</td><td class="bitfield">!= 1101</td><td class="bitfield"></td><td class="iformname"><a href="add_i.html">ADD, ADDS (immediate)</a>
            —
            <a href="add_i.html#ADD_i_T3">ADD</a></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="iformname"><a href="add_sp_i.html">ADD, ADDS (SP plus immediate)</a>
            —
            <a href="add_sp_i.html#ADD_SP_i_T3">ADD</a></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">1</td><td class="bitfield">!= 1101</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="add_i.html">ADD, ADDS (immediate)</a>
            —
            <a href="add_i.html#ADDS_i_T3">ADDS</a></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="add_sp_i.html">ADD, ADDS (SP plus immediate)</a>
            —
            <a href="add_sp_i.html#ADDS_SP_i_T3">ADDS</a></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><a href="cmn_i.html">CMN (immediate)</a></td></tr><tr><td class="bitfield">1001</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1010</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="adc_i.html">ADC, ADCS (immediate)</a></td></tr><tr><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="sbc_i.html">SBC, SBCS (immediate)</a></td></tr><tr><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1101</td><td class="bitfield">0</td><td class="bitfield">!= 1101</td><td class="bitfield"></td><td class="iformname"><a href="sub_i.html">SUB, SUBS (immediate)</a>
            —
            <a href="sub_i.html#SUB_i_T3">SUB</a></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="iformname"><a href="sub_sp_i.html">SUB, SUBS (SP minus immediate)</a>
            —
            <a href="sub_sp_i.html#SUB_SP_i_T2">SUB</a></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">1</td><td class="bitfield">!= 1101</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="sub_i.html">SUB, SUBS (immediate)</a>
            —
            <a href="sub_i.html#SUBS_i_T3">SUBS</a></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="sub_sp_i.html">SUB, SUBS (SP minus immediate)</a>
            —
            <a href="sub_sp_i.html#SUBS_SP_i_T2">SUBS</a></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><a href="cmp_i.html">CMP (immediate)</a></td></tr><tr><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="rsb_i.html">RSB, RSBS (immediate)</a></td></tr><tr><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="imm" name="imm"></a>Data-processing (plain binary immediate)</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="5">11110</td><td class="lr" colspan="1"></td><td class="lr" colspan="1">1</td><td class="lr">op0</td><td class="lr" colspan="1"></td><td class="lr" colspan="2">op1</td><td class="lr" colspan="1">0</td><td class="lr" colspan="4"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="15"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#dpint_imms">Data-processing (simple immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10
            </td><td class="iformname"><a href="#movw">Move Wide (16-bit immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><a href="#sat_bit">Saturate, Bitfield</a></td></tr></table></div><hr/><div class="iclass" id="iclass-dpint_imms"><a id="dpint_imms" name="dpint_imms"></a><h3 class="iclass">Data-processing (simple immediate)</h3><p>These instructions are under <a href="#imm">Data-processing (plain binary immediate)</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">i</td><td class="l">1</td><td class="r">0</td><td class="lr">o1</td><td class="lr">0</td><td class="lr">o2</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dpint_imms"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">Rn</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11x1</td><td class="iformname"><a href="add_i.html">ADD, ADDS (immediate)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><a href="add_sp_i.html">ADD, ADDS (SP plus immediate)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="iformname"><a href="adr.html">ADR</a>
            —
            <a href="adr.html#t3">T3</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11x1</td><td class="iformname"><a href="sub_i.html">SUB, SUBS (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname"><a href="sub_sp_i.html">SUB, SUBS (SP minus immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="adr.html">ADR</a>
            —
            <a href="adr.html#t2">T2</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-movw"><a id="movw" name="movw"></a><h3 class="iclass">Move Wide (16-bit immediate)</h3><p>These instructions are under <a href="#imm">Data-processing (plain binary immediate)</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">i</td><td class="l">1</td><td class="r">0</td><td class="lr">o1</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-movw"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="mov_i.html">MOV, MOVS (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="movt.html">MOVT</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-sat_bit"><a id="sat_bit" name="sat_bit"></a><h3 class="iclass">Saturate, Bitfield</h3><p>These instructions are under <a href="#imm">Data-processing (plain binary immediate)</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">(0)</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="2">imm2</td><td class="lr">(0)</td><td class="lr" colspan="5">widthm1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-sat_bit"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">imm3:imm2</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ssat.html">SSAT</a>
            —
            <a href="ssat.html#SSAT_T1_LSL">logical shift left</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">!= 00000</td><td class="iformname"><a href="ssat.html">SSAT</a>
            —
            <a href="ssat.html#SSAT_T1_ASR">arithmetic shift right</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname"><a href="ssat16.html">SSAT16</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="sbfx.html">SBFX</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="iformname"><a href="bfi.html">BFI</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><a href="bfc.html">BFC</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="usat.html">USAT</a>
            —
            <a href="usat.html#USAT_T1_LSL">logical shift left</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">!= 00000</td><td class="iformname"><a href="usat.html">USAT</a>
            —
            <a href="usat.html#USAT_T1_ASR">arithmetic shift right</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname"><a href="usat16.html">USAT16</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ubfx.html">UBFX</a></td></tr><tr><td class="bitfield">111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="vldst" name="vldst"></a>Advanced SIMD element or structure load/store</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11111001</td><td class="lr">op0</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="8"></td><td class="lr" colspan="2">op1</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#asimldstms">Advanced SIMD load/store multiple structures</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              11
            </td><td class="iformname"><a href="#asimldall">Advanced SIMD load single structure to all lanes</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 11
            </td><td class="iformname"><a href="#asimldstss">Advanced SIMD load/store single structure to one lane</a></td></tr></table></div><hr/><div class="iclass" id="iclass-asimldstms"><a id="asimldstms" name="asimldstms"></a><h3 class="iclass">Advanced SIMD load/store multiple structures</h3><p>These instructions are under <a href="#vldst">Advanced SIMD element or structure load/store</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">D</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">itype</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">align</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimldstms"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">itype</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">000x</td><td class="iformname"><a href="vst4_m.html">VST4 (multiple 4-element structures)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0010</td><td class="iformname"><a href="vst1_m.html">VST1 (multiple single elements)</a>
            —
            <a href="vst1_m.html#t4">T4</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname"><a href="vst2_m.html">VST2 (multiple 2-element structures)</a>
            —
            <a href="vst2_m.html#t2">T2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">010x</td><td class="iformname"><a href="vst3_m.html">VST3 (multiple 3-element structures)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0110</td><td class="iformname"><a href="vst1_m.html">VST1 (multiple single elements)</a>
            —
            <a href="vst1_m.html#t3">T3</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0111</td><td class="iformname"><a href="vst1_m.html">VST1 (multiple single elements)</a>
            —
            <a href="vst1_m.html#t1">T1</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">100x</td><td class="iformname"><a href="vst2_m.html">VST2 (multiple 2-element structures)</a>
            —
            <a href="vst2_m.html#t1">T1</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1010</td><td class="iformname"><a href="vst1_m.html">VST1 (multiple single elements)</a>
            —
            <a href="vst1_m.html#t2">T2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">000x</td><td class="iformname"><a href="vld4_m.html">VLD4 (multiple 4-element structures)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0010</td><td class="iformname"><a href="vld1_m.html">VLD1 (multiple single elements)</a>
            —
            <a href="vld1_m.html#t4">T4</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0011</td><td class="iformname"><a href="vld2_m.html">VLD2 (multiple 2-element structures)</a>
            —
            <a href="vld2_m.html#t2">T2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">010x</td><td class="iformname"><a href="vld3_m.html">VLD3 (multiple 3-element structures)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0110</td><td class="iformname"><a href="vld1_m.html">VLD1 (multiple single elements)</a>
            —
            <a href="vld1_m.html#t3">T3</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0111</td><td class="iformname"><a href="vld1_m.html">VLD1 (multiple single elements)</a>
            —
            <a href="vld1_m.html#t1">T1</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100x</td><td class="iformname"><a href="vld2_m.html">VLD2 (multiple 2-element structures)</a>
            —
            <a href="vld2_m.html#t1">T1</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1010</td><td class="iformname"><a href="vld1_m.html">VLD1 (multiple single elements)</a>
            —
            <a href="vld1_m.html#t2">T2</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimldall"><a id="asimldall" name="asimldall"></a><h3 class="iclass">Advanced SIMD load single structure to all lanes</h3><p>These instructions are under <a href="#vldst">Advanced SIMD element or structure load/store</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="2">N</td><td class="lr" colspan="2">size</td><td class="lr">T</td><td class="lr">a</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimldall"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">a</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="vld1_a.html">VLD1 (single element to all lanes)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><a href="vld2_a.html">VLD2 (single 2-element structure to all lanes)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="vld3_a.html">VLD3 (single 3-element structure to all lanes)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><a href="vld4_a.html">VLD4 (single 4-element structure to all lanes)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-asimldstss"><a id="asimldstss" name="asimldstss"></a><h3 class="iclass">Advanced SIMD load/store single structure to one lane</h3><p>These instructions are under <a href="#vldst">Advanced SIMD element or structure load/store</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="2">!= 11</td><td class="lr" colspan="2">N</td><td class="lr" colspan="4">index_align</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td class="droppedname" colspan="2">size</td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 11 &amp;&amp; size != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-asimldstss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><a href="vst1_1.html">VST1 (single element from one lane)</a>
            —
            <a href="vst1_1.html#t1">T1</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="vst2_1.html">VST2 (single 2-element structure from one lane)</a>
            —
            <a href="vst2_1.html#t1">T1</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><a href="vst3_1.html">VST3 (single 3-element structure from one lane)</a>
            —
            <a href="vst3_1.html#t1">T1</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><a href="vst4_1.html">VST4 (single 4-element structure from one lane)</a>
            —
            <a href="vst4_1.html#t1">T1</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><a href="vst1_1.html">VST1 (single element from one lane)</a>
            —
            <a href="vst1_1.html#t2">T2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="vst2_1.html">VST2 (single 2-element structure from one lane)</a>
            —
            <a href="vst2_1.html#t2">T2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><a href="vst3_1.html">VST3 (single 3-element structure from one lane)</a>
            —
            <a href="vst3_1.html#t2">T2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><a href="vst4_1.html">VST4 (single 4-element structure from one lane)</a>
            —
            <a href="vst4_1.html#t2">T2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><a href="vst1_1.html">VST1 (single element from one lane)</a>
            —
            <a href="vst1_1.html#t3">T3</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="vst2_1.html">VST2 (single 2-element structure from one lane)</a>
            —
            <a href="vst2_1.html#t3">T3</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="vst3_1.html">VST3 (single 3-element structure from one lane)</a>
            —
            <a href="vst3_1.html#t3">T3</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><a href="vst4_1.html">VST4 (single 4-element structure from one lane)</a>
            —
            <a href="vst4_1.html#t3">T3</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><a href="vld1_1.html">VLD1 (single element to one lane)</a>
            —
            <a href="vld1_1.html#t1">T1</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="vld2_1.html">VLD2 (single 2-element structure to one lane)</a>
            —
            <a href="vld2_1.html#t1">T1</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><a href="vld3_1.html">VLD3 (single 3-element structure to one lane)</a>
            —
            <a href="vld3_1.html#t1">T1</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><a href="vld4_1.html">VLD4 (single 4-element structure to one lane)</a>
            —
            <a href="vld4_1.html#t1">T1</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><a href="vld1_1.html">VLD1 (single element to one lane)</a>
            —
            <a href="vld1_1.html#t2">T2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="vld2_1.html">VLD2 (single 2-element structure to one lane)</a>
            —
            <a href="vld2_1.html#t2">T2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><a href="vld3_1.html">VLD3 (single 3-element structure to one lane)</a>
            —
            <a href="vld3_1.html#t2">T2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><a href="vld4_1.html">VLD4 (single 4-element structure to one lane)</a>
            —
            <a href="vld4_1.html#t2">T2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><a href="vld1_1.html">VLD1 (single element to one lane)</a>
            —
            <a href="vld1_1.html#t3">T3</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="vld2_1.html">VLD2 (single 2-element structure to one lane)</a>
            —
            <a href="vld2_1.html#t3">T3</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="vld3_1.html">VLD3 (single 3-element structure to one lane)</a>
            —
            <a href="vld3_1.html#t3">T3</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><a href="vld4_1.html">VLD4 (single 4-element structure to one lane)</a>
            —
            <a href="vld4_1.html#t3">T3</a></td></tr></tbody></table></div></div><hr/><h2><a id="ldst" name="ldst"></a>Load/store single</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1111100</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2"></td><td class="lr">op1</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="4"></td><td class="lr" colspan="6">op3</td><td class="lr" colspan="6"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op0&lt;1>:op1 != 10 </p></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              000000
            </td><td class="iformname"><a href="#ldst_unsigned_reg">Load/store, unsigned (register offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              000001
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              00001x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              0001xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              001xxx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              01xxxx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              10x0xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              10x1xx
            </td><td class="iformname"><a href="#ldst_unsigned_post">Load/store, unsigned (immediate, post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              1100xx
            </td><td class="iformname"><a href="#ldst_unsigned_nimm">Load/store, unsigned (negative immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              1110xx
            </td><td class="iformname"><a href="#ldst_unsigned_unpriv">Load/store, unsigned (unprivileged)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              11x1xx
            </td><td class="iformname"><a href="#ldst_unsigned_pre">Load/store, unsigned (immediate, pre-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldst_unsigned_pimm">Load/store, unsigned (positive immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield">
              1111
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldlit_unsigned">Load, unsigned (literal)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              000000
            </td><td class="iformname"><a href="#ldst_signed_reg">Load/store, signed (register offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              000001
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              00001x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              0001xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              001xxx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              01xxxx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              10x0xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              10x1xx
            </td><td class="iformname"><a href="#ldst_signed_post">Load/store, signed (immediate, post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              1100xx
            </td><td class="iformname"><a href="#ldst_signed_nimm">Load/store, signed (negative immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              1110xx
            </td><td class="iformname"><a href="#ldst_signed_unpriv">Load/store, signed (unprivileged)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              11x1xx
            </td><td class="iformname"><a href="#ldst_signed_pre">Load/store, signed (immediate, pre-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldst_signed_pimm">Load/store, signed (positive immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1111
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldlit_signed">Load, signed (literal)</a></td></tr></table></div><hr/><div class="iclass" id="iclass-ldst_unsigned_reg"><a id="ldst_unsigned_reg" name="ldst_unsigned_reg"></a><h3 class="iclass">Load/store, unsigned (register offset)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">imm2</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="6"></td><td colspan="2"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_unsigned_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="strb_r.html">STRB (register)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrb_r.html">LDRB (register)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="pld_r.html">PLD, PLDW (register)</a>
            —
            <a href="pld_r.html#PLD_r_T1">preload read</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="strh_r.html">STRH (register)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrh_r.html">LDRH (register)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="pld_r.html">PLD, PLDW (register)</a>
            —
            <a href="pld_r.html#PLDW_r_T1">preload write</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="str_r.html">STR (register)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldr_r.html">LDR (register)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_unsigned_post"><a id="ldst_unsigned_post" name="ldst_unsigned_post"></a><h3 class="iclass">Load/store, unsigned (immediate, post-indexed)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td class="r">0</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="2"></td><td></td><td></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_unsigned_post"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="strb_i.html">STRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="ldrb_i.html">LDRB (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="strh_i.html">STRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ldrh_i.html">LDRH (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="str_i.html">STR (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldr_i.html">LDR (immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_unsigned_nimm"><a id="ldst_unsigned_nimm" name="ldst_unsigned_nimm"></a><h3 class="iclass">Load/store, unsigned (negative immediate)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_unsigned_nimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="strb_i.html">STRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrb_i.html">LDRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="pld_i.html">PLD, PLDW (immediate)</a>
            —
            <a href="pld_i.html#PLD_i_T2">preload read</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="strh_i.html">STRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrh_i.html">LDRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="pld_i.html">PLD, PLDW (immediate)</a>
            —
            <a href="pld_i.html#PLDW_i_T2">preload write</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="str_i.html">STR (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldr_i.html">LDR (immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_unsigned_unpriv"><a id="ldst_unsigned_unpriv" name="ldst_unsigned_unpriv"></a><h3 class="iclass">Load/store, unsigned (unprivileged)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_unsigned_unpriv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="strbt.html">STRBT</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="ldrbt.html">LDRBT</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="strht.html">STRHT</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ldrht.html">LDRHT</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="strt.html">STRT</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldrt.html">LDRT</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_unsigned_pre"><a id="ldst_unsigned_pre" name="ldst_unsigned_pre"></a><h3 class="iclass">Load/store, unsigned (immediate, pre-indexed)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td class="r">1</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="2"></td><td></td><td></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_unsigned_pre"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="strb_i.html">STRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="ldrb_i.html">LDRB (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="strh_i.html">STRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ldrh_i.html">LDRH (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="str_i.html">STR (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldr_i.html">LDR (immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_unsigned_pimm"><a id="ldst_unsigned_pimm" name="ldst_unsigned_pimm"></a><h3 class="iclass">Load/store, unsigned (positive immediate)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="12">imm12</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="12"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_unsigned_pimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="strb_i.html">STRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrb_i.html">LDRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="pld_i.html">PLD, PLDW (immediate)</a>
            —
            <a href="pld_i.html#PLD_i_T1">preload read</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="strh_i.html">STRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrh_i.html">LDRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="pld_i.html">PLD, PLDW (immediate)</a>
            —
            <a href="pld_i.html#PLDW_i_T1">preload write</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="str_i.html">STR (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldr_i.html">LDR (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldlit_unsigned"><a id="ldlit_unsigned" name="ldlit_unsigned"></a><h3 class="iclass">Load, unsigned (literal)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="12">imm12</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldlit_unsigned"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="pld_l.html">PLD (literal)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrb_l.html">LDRB (literal)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrh_l.html">LDRH (literal)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldr_l.html">LDR (literal)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_signed_reg"><a id="ldst_signed_reg" name="ldst_signed_reg"></a><h3 class="iclass">Load/store, signed (register offset)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">imm2</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="6"></td><td colspan="2"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_signed_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrsb_r.html">LDRSB (register)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><a href="pli_r.html">PLI (register)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrsh_r.html">LDRSH (register)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname">Reserved hint, behaves as NOP</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_signed_post"><a id="ldst_signed_post" name="ldst_signed_post"></a><h3 class="iclass">Load/store, signed (immediate, post-indexed)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td class="r">0</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="2"></td><td></td><td></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_signed_post"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="ldrsb_i.html">LDRSB (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="ldrsh_i.html">LDRSH (immediate)</a></td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_signed_nimm"><a id="ldst_signed_nimm" name="ldst_signed_nimm"></a><h3 class="iclass">Load/store, signed (negative immediate)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_signed_nimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrsb_i.html">LDRSB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><a href="pli_i.html">PLI (immediate, literal)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrsh_i.html">LDRSH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname">Reserved hint, behaves as NOP</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_signed_unpriv"><a id="ldst_signed_unpriv" name="ldst_signed_unpriv"></a><h3 class="iclass">Load/store, signed (unprivileged)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_signed_unpriv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="ldrsbt.html">LDRSBT</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="ldrsht.html">LDRSHT</a></td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_signed_pre"><a id="ldst_signed_pre" name="ldst_signed_pre"></a><h3 class="iclass">Load/store, signed (immediate, pre-indexed)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td class="r">1</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="2"></td><td></td><td></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_signed_pre"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="ldrsb_i.html">LDRSB (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="ldrsh_i.html">LDRSH (immediate)</a></td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldst_signed_pimm"><a id="ldst_signed_pimm" name="ldst_signed_pimm"></a><h3 class="iclass">Load/store, signed (positive immediate)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="12">imm12</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="12"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldst_signed_pimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrsb_i.html">LDRSB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><a href="pli_i.html">PLI (immediate, literal)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrsh_i.html">LDRSH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname">Reserved hint, behaves as NOP</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-ldlit_signed"><a id="ldlit_signed" name="ldlit_signed"></a><h3 class="iclass">Load, signed (literal)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="12">imm12</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-ldlit_signed"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrsb_l.html">LDRSB (literal)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><a href="pli_i.html">PLI (immediate, literal)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrsh_l.html">LDRSH (literal)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname">Reserved hint, behaves as NOP</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="reg" name="reg"></a>Data-processing (register)</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11111010</td><td class="lr">op0</td><td class="lr" colspan="7"></td><td class="lr" colspan="4">op1</td><td class="lr" colspan="4"></td><td class="lr" colspan="4">op2</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              0000
            </td><td class="iformname"><a href="mov_rr.html">MOV, MOVS (register-shifted register)</a>
                      —
                      <a href="mov_rr.html#MOVS_rr_T2">T2, Flag setting</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              0001
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              001x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              01xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              1xxx
            </td><td class="iformname"><a href="#extendr">Register extends</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              0xxx
            </td><td class="iformname"><a href="#addsub_par">Parallel add-subtract</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              10xx
            </td><td class="iformname"><a href="#dpint_2r">Data-processing (two source registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              11xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-extendr"><a id="extendr" name="extendr"></a><h3 class="iclass">Register extends</h3><p>These instructions are under <a href="#reg">Data-processing (register)</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">op1</td><td class="lr">U</td><td class="lr" colspan="4">Rn</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rd</td><td class="lr">1</td><td class="lr">(0)</td><td class="lr" colspan="2">rotate</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-extendr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">Rn</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="sxtah.html">SXTAH</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="iformname"><a href="sxth.html">SXTH</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="uxtah.html">UXTAH</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="uxth.html">UXTH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="sxtab16.html">SXTAB16</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="iformname"><a href="sxtb16.html">SXTB16</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="uxtab16.html">UXTAB16</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="uxtb16.html">UXTB16</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="sxtab.html">SXTAB</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="iformname"><a href="sxtb.html">SXTB</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="uxtab.html">UXTAB</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="uxtb.html">UXTB</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-addsub_par"><a id="addsub_par" name="addsub_par"></a><h3 class="iclass">Parallel add-subtract</h3><p>These instructions are under <a href="#reg">Data-processing (register)</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">Rn</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rd</td><td class="lr">0</td><td class="lr">U</td><td class="lr">H</td><td class="lr">S</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-addsub_par"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">H</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sadd8.html">SADD8</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="qadd8.html">QADD8</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="shadd8.html">SHADD8</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">000</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="uadd8.html">UADD8</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqadd8.html">UQADD8</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uhadd8.html">UHADD8</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sadd16.html">SADD16</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="qadd16.html">QADD16</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="shadd16.html">SHADD16</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="uadd16.html">UADD16</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqadd16.html">UQADD16</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uhadd16.html">UHADD16</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sasx.html">SASX</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="qasx.html">QASX</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="shasx.html">SHASX</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="uasx.html">UASX</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqasx.html">UQASX</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uhasx.html">UHASX</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ssub8.html">SSUB8</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="qsub8.html">QSUB8</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="shsub8.html">SHSUB8</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="usub8.html">USUB8</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqsub8.html">UQSUB8</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uhsub8.html">UHSUB8</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ssub16.html">SSUB16</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="qsub16.html">QSUB16</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="shsub16.html">SHSUB16</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="usub16.html">USUB16</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqsub16.html">UQSUB16</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uhsub16.html">UHSUB16</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ssax.html">SSAX</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="qsax.html">QSAX</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="shsax.html">SHSAX</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="usax.html">USAX</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqsax.html">UQSAX</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uhsax.html">UHSAX</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">111</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-dpint_2r"><a id="dpint_2r" name="dpint_2r"></a><h3 class="iclass">Data-processing (two source registers)</h3><p>These instructions are under <a href="#reg">Data-processing (register)</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">Rn</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-dpint_2r"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname"><a href="qadd.html">QADD</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">01</td><td class="iformname"><a href="qdadd.html">QDADD</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">10</td><td class="iformname"><a href="qsub.html">QSUB</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">11</td><td class="iformname"><a href="qdsub.html">QDSUB</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">00</td><td class="iformname"><a href="rev.html">REV</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">01</td><td class="iformname"><a href="rev16.html">REV16</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">10</td><td class="iformname"><a href="rbit.html">RBIT</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">11</td><td class="iformname"><a href="revsh.html">REVSH</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">00</td><td class="iformname"><a href="sel.html">SEL</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="bitfield">00</td><td class="iformname"><a href="clz.html">CLZ</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">00</td><td class="iformname"><a href="crc32.html">CRC32</a>
            —
            <a href="crc32.html#CRC32B_T1">CRC32B</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">01</td><td class="iformname"><a href="crc32.html">CRC32</a>
            —
            <a href="crc32.html#CRC32H_T1">CRC32H</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">10</td><td class="iformname"><a href="crc32.html">CRC32</a>
            —
            <a href="crc32.html#CRC32W_T1">CRC32W</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">11</td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr><tr><td class="bitfield">101</td><td class="bitfield">00</td><td class="iformname"><a href="crc32c.html">CRC32C</a>
            —
            <a href="crc32c.html#CRC32CB_T1">CRC32CB</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">01</td><td class="iformname"><a href="crc32c.html">CRC32C</a>
            —
            <a href="crc32c.html#CRC32CH_T1">CRC32CH</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">10</td><td class="iformname"><a href="crc32c.html">CRC32C</a>
            —
            <a href="crc32c.html#CRC32CW_T1">CRC32CW</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">11</td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr><tr><td class="bitfield">11x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div><p>The behavior of the CONSTRAINED UNPREDICTABLE encodings in this table is described in <a class="armarm-xref" title="Reference to Armv8 ARM section">CONSTRAINED UNPREDICTABLE behavior for A32 and T32 instruction encodings</a></p></div><hr/><h2><a id="mul" name="mul"></a>Multiply, multiply accumulate, and absolute difference</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9">111110110</td><td class="lr" colspan="15"></td><td class="lr" colspan="2">op0</td><td class="lr" colspan="6"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mul_abd">Multiply and absolute difference</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="iclass-mul_abd"><a id="mul_abd" name="mul_abd"></a><h3 class="iclass">Multiply and absolute difference</h3><p>These instructions are under <a href="#mul">Multiply, multiply accumulate, and absolute difference</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Ra</td><td class="lr" colspan="4">Rd</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-mul_abd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">Ra</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield">!= 1111</td><td class="bitfield">00</td><td class="iformname"><a href="mla.html">MLA, MLAS</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname"><a href="mls.html">MLS</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">000</td><td class="bitfield">1111</td><td class="bitfield">00</td><td class="iformname"><a href="mul.html">MUL, MULS</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">!= 1111</td><td class="bitfield">00</td><td class="iformname"><a href="smlabb.html">SMLABB, SMLABT, SMLATB, SMLATT</a>
            —
            <a href="smlabb.html#SMLABB_T1">SMLABB</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">!= 1111</td><td class="bitfield">01</td><td class="iformname"><a href="smlabb.html">SMLABB, SMLABT, SMLATB, SMLATT</a>
            —
            <a href="smlabb.html#SMLABT_T1">SMLABT</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">!= 1111</td><td class="bitfield">10</td><td class="iformname"><a href="smlabb.html">SMLABB, SMLABT, SMLATB, SMLATT</a>
            —
            <a href="smlabb.html#SMLATB_T1">SMLATB</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">!= 1111</td><td class="bitfield">11</td><td class="iformname"><a href="smlabb.html">SMLABB, SMLABT, SMLATB, SMLATT</a>
            —
            <a href="smlabb.html#SMLATT_T1">SMLATT</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1111</td><td class="bitfield">00</td><td class="iformname"><a href="smulbb.html">SMULBB, SMULBT, SMULTB, SMULTT</a>
            —
            <a href="smulbb.html#SMULBB_T1">SMULBB</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1111</td><td class="bitfield">01</td><td class="iformname"><a href="smulbb.html">SMULBB, SMULBT, SMULTB, SMULTT</a>
            —
            <a href="smulbb.html#SMULBT_T1">SMULBT</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1111</td><td class="bitfield">10</td><td class="iformname"><a href="smulbb.html">SMULBB, SMULBT, SMULTB, SMULTT</a>
            —
            <a href="smulbb.html#SMULTB_T1">SMULTB</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1111</td><td class="bitfield">11</td><td class="iformname"><a href="smulbb.html">SMULBB, SMULBT, SMULTB, SMULTT</a>
            —
            <a href="smulbb.html#SMULTT_T1">SMULTT</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">!= 1111</td><td class="bitfield">00</td><td class="iformname"><a href="smlad.html">SMLAD, SMLADX</a>
            —
            <a href="smlad.html#SMLAD_T1">SMLAD</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">!= 1111</td><td class="bitfield">01</td><td class="iformname"><a href="smlad.html">SMLAD, SMLADX</a>
            —
            <a href="smlad.html#SMLADX_T1">SMLADX</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield">1111</td><td class="bitfield">00</td><td class="iformname"><a href="smuad.html">SMUAD, SMUADX</a>
            —
            <a href="smuad.html#SMUAD_T1">SMUAD</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1111</td><td class="bitfield">01</td><td class="iformname"><a href="smuad.html">SMUAD, SMUADX</a>
            —
            <a href="smuad.html#SMUADX_T1">SMUADX</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">!= 1111</td><td class="bitfield">00</td><td class="iformname"><a href="smlawb.html">SMLAWB, SMLAWT</a>
            —
            <a href="smlawb.html#SMLAWB_T1">SMLAWB</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">!= 1111</td><td class="bitfield">01</td><td class="iformname"><a href="smlawb.html">SMLAWB, SMLAWT</a>
            —
            <a href="smlawb.html#SMLAWT_T1">SMLAWT</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="bitfield">1111</td><td class="bitfield">00</td><td class="iformname"><a href="smulwb.html">SMULWB, SMULWT</a>
            —
            <a href="smulwb.html#SMULWB_T1">SMULWB</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">1111</td><td class="bitfield">01</td><td class="iformname"><a href="smulwb.html">SMULWB, SMULWT</a>
            —
            <a href="smulwb.html#SMULWT_T1">SMULWT</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">!= 1111</td><td class="bitfield">00</td><td class="iformname"><a href="smlsd.html">SMLSD, SMLSDX</a>
            —
            <a href="smlsd.html#SMLSD_T1">SMLSD</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">!= 1111</td><td class="bitfield">01</td><td class="iformname"><a href="smlsd.html">SMLSD, SMLSDX</a>
            —
            <a href="smlsd.html#SMLSDX_T1">SMLSDX</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">1111</td><td class="bitfield">00</td><td class="iformname"><a href="smusd.html">SMUSD, SMUSDX</a>
            —
            <a href="smusd.html#SMUSD_T1">SMUSD</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1111</td><td class="bitfield">01</td><td class="iformname"><a href="smusd.html">SMUSD, SMUSDX</a>
            —
            <a href="smusd.html#SMUSDX_T1">SMUSDX</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">!= 1111</td><td class="bitfield">00</td><td class="iformname"><a href="smmla.html">SMMLA, SMMLAR</a>
            —
            <a href="smmla.html#SMMLA_T1">SMMLA</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">!= 1111</td><td class="bitfield">01</td><td class="iformname"><a href="smmla.html">SMMLA, SMMLAR</a>
            —
            <a href="smmla.html#SMMLAR_T1">SMMLAR</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">1111</td><td class="bitfield">00</td><td class="iformname"><a href="smmul.html">SMMUL, SMMULR</a>
            —
            <a href="smmul.html#SMMUL_T1">SMMUL</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1111</td><td class="bitfield">01</td><td class="iformname"><a href="smmul.html">SMMUL, SMMULR</a>
            —
            <a href="smmul.html#SMMULR_T1">SMMULR</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="smmls.html">SMMLS, SMMLSR</a>
            —
            <a href="smmls.html#SMMLS_T1">SMMLS</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname"><a href="smmls.html">SMMLS, SMMLSR</a>
            —
            <a href="smmls.html#SMMLSR_T1">SMMLSR</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">111</td><td class="bitfield">!= 1111</td><td class="bitfield">00</td><td class="iformname"><a href="usada8.html">USADA8</a></td></tr><tr><td class="bitfield">111</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">111</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">111</td><td class="bitfield">1111</td><td class="bitfield">00</td><td class="iformname"><a href="usad8.html">USAD8</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="iclass-lmul_div"><a id="lmul_div" name="lmul_div"></a><h3 class="iclass">Long multiply and divide</h3><p>These instructions are under <a href="#w">32-bit</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">RdLo</td><td class="lr" colspan="4">RdHi</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="instructiontable-lmul_div"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield">!= 0000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">000</td><td class="bitfield">0000</td><td class="iformname"><a href="smull.html">SMULL, SMULLS</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">!= 1111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1111</td><td class="iformname"><a href="sdiv.html">SDIV</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">!= 0000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield">0000</td><td class="iformname"><a href="umull.html">UMULL, UMULLS</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">!= 1111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="bitfield">1111</td><td class="iformname"><a href="udiv.html">UDIV</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0000</td><td class="iformname"><a href="smlal.html">SMLAL, SMLALS</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">1000</td><td class="iformname"><a href="smlalbb.html">SMLALBB, SMLALBT, SMLALTB, SMLALTT</a>
            —
            <a href="smlalbb.html#SMLALBB_T1">SMLALBB</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1001</td><td class="iformname"><a href="smlalbb.html">SMLALBB, SMLALBT, SMLALTB, SMLALTT</a>
            —
            <a href="smlalbb.html#SMLALBT_T1">SMLALBT</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1010</td><td class="iformname"><a href="smlalbb.html">SMLALBB, SMLALBT, SMLALTB, SMLALTT</a>
            —
            <a href="smlalbb.html#SMLALTB_T1">SMLALTB</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1011</td><td class="iformname"><a href="smlalbb.html">SMLALBB, SMLALBT, SMLALTB, SMLALTT</a>
            —
            <a href="smlalbb.html#SMLALTT_T1">SMLALTT</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1100</td><td class="iformname"><a href="smlald.html">SMLALD, SMLALDX</a>
            —
            <a href="smlald.html#SMLALD_T1">SMLALD</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1101</td><td class="iformname"><a href="smlald.html">SMLALD, SMLALDX</a>
            —
            <a href="smlald.html#SMLALDX_T1">SMLALDX</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">111x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">0xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">10xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">1100</td><td class="iformname"><a href="smlsld.html">SMLSLD, SMLSLDX</a>
            —
            <a href="smlsld.html#SMLSLD_T1">SMLSLD</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1101</td><td class="iformname"><a href="smlsld.html">SMLSLD, SMLSLDX</a>
            —
            <a href="smlsld.html#SMLSLDX_T1">SMLSLDX</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">111x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">0000</td><td class="iformname"><a href="umlal.html">UMLAL, UMLALS</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">010x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">0110</td><td class="iformname"><a href="umaal.html">UMAAL</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">111</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
        Internal version only: isa <ins>v01_19</ins><del>v01_15</del>, pseudocode <ins>v2020-09_xml</ins><del>v2020-06_rel</del>, sve <ins>v2020-09_rc3</ins><del>v2020-06-29-gc9614a3</del>      
        ; Build timestamp: <ins>2020-09-30T21</ins><del>2020-07-03T11</del>:<ins>35</ins><del>36</del>
    </p><p class="copyconf">
      Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>