/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/bin/lin64/moduleparser -PROJ sim -pf /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/cae_library/synthesis/vhdl/ecp5u.vhd -lib ecp5u -pf /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/cae_library/synthesis/verilog/ecp5u.v -pkg /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/cae_library/vhdl_packages/vdbs -lst /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version0-modified/sim/source_files.lst