

================================================================
== Synthesis Summary Report of 'mem_streaming'
================================================================
+ General Information: 
    * Date:           Mon May 27 19:22:01 2024
    * Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
    * Project:        axi_port_fixed_point
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+----+------------+-----------+-----+
    |                  Modules                  | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |    |            |           |     |
    |                  & Loops                  | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF     |    LUT    | URAM|
    +-------------------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+----+------------+-----------+-----+
    |+ mem_streaming                            |     -|  0.00|       87|  870.000|         -|       88|     -|        no|  60 (3%)|   -|  3268 (~0%)|  3864 (1%)|    -|
    | + mem_streaming_Pipeline_VITIS_LOOP_9_1   |     -|  0.00|        8|   80.000|         -|        8|     -|        no|        -|   -|   174 (~0%)|   73 (~0%)|    -|
    |  o VITIS_LOOP_9_1                         |     -|  7.30|        6|   60.000|         3|        1|     5|       yes|        -|   -|           -|          -|    -|
    | + mem_streaming_Pipeline_VITIS_LOOP_40_1  |     -|  3.31|       52|  520.000|         -|       52|     -|        no|        -|   -|    51 (~0%)|  241 (~0%)|    -|
    |  o VITIS_LOOP_40_1                        |     -|  7.30|       50|  500.000|         2|        1|    50|       yes|        -|   -|           -|          -|    -|
    | + mem_streaming_Pipeline_VITIS_LOOP_25_1  |     -|  0.00|        8|   80.000|         -|        8|     -|        no|        -|   -|   168 (~0%)|   73 (~0%)|    -|
    |  o VITIS_LOOP_25_1                        |     -|  7.30|        6|   60.000|         3|        1|     5|       yes|        -|   -|           -|          -|    -|
    +-------------------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+----+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_in_r  | 160 -> 256 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=30           |
| m_axi_out_r | 160 -> 256 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=30           |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | data_out_1 | 0x10   | 32    | W      | Data signal of data_out          |                                                                      |
| s_axi_control | data_out_2 | 0x14   | 32    | W      | Data signal of data_out          |                                                                      |
| s_axi_control | data_in_1  | 0x1c   | 32    | W      | Data signal of data_in           |                                                                      |
| s_axi_control | data_in_2  | 0x20   | 32    | W      | Data signal of data_in           |                                                                      |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| data_out | out       | ap_uint<160>* |
| data_in  | in        | ap_uint<160>* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+--------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                              |
+----------+---------------+-----------+----------+--------------------------------------+
| data_out | m_axi_out_r   | interface |          |                                      |
| data_out | s_axi_control | register  | offset   | name=data_out_1 offset=0x10 range=32 |
| data_out | s_axi_control | register  | offset   | name=data_out_2 offset=0x14 range=32 |
| data_in  | m_axi_in_r    | interface |          |                                      |
| data_in  | s_axi_control | register  | offset   | name=data_in_1 offset=0x1c range=32  |
| data_in  | s_axi_control | register  | offset   | name=data_in_2 offset=0x20 range=32  |
+----------+---------------+-----------+----------+--------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+--------------------------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location                        |
+--------------+-----------+--------+-------+-----------------+--------------------------------------+
| m_axi_in_r   | read      | 5      | 256   | VITIS_LOOP_9_1  | axi_port_fixed_point/utils.cpp:9:18  |
| m_axi_out_r  | write     | 5      | 256   | VITIS_LOOP_25_1 | axi_port_fixed_point/utils.cpp:25:19 |
+--------------+-----------+--------+-------+-----------------+--------------------------------------+

* All M_AXI Variable Accesses
+--------------+----------+--------------------------------------+-----------+--------------+--------+-----------------+--------------------------------------+------------------------------------------------------------+
| HW Interface | Variable | Access Location                      | Direction | Burst Status | Length | Loop            | Loop Location                        | Problem                                                    |
+--------------+----------+--------------------------------------+-----------+--------------+--------+-----------------+--------------------------------------+------------------------------------------------------------+
| m_axi_in     | data_in  | axi_port_fixed_point/utils.cpp:11:23 | read      | Widen Fail   |        |                 |                                      | i160 allocated space contains padding. This is unsupported |
| m_axi_in     | data_in  | axi_port_fixed_point/utils.cpp:11:23 | read      | Inferred     | 5      | VITIS_LOOP_9_1  | axi_port_fixed_point/utils.cpp:9:18  |                                                            |
| m_axi_out    | data_out | axi_port_fixed_point/utils.cpp:32:15 | write     | Widen Fail   |        |                 |                                      | i160 allocated space contains padding. This is unsupported |
| m_axi_out    | data_out | axi_port_fixed_point/utils.cpp:32:15 | write     | Inferred     | 5      | VITIS_LOOP_25_1 | axi_port_fixed_point/utils.cpp:25:19 |                                                            |
+--------------+----------+--------------------------------------+-----------+--------------+--------+-----------------+--------------------------------------+------------------------------------------------------------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                      | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-------------------------------------------+-----+--------+------------+-----+--------+---------+
| + mem_streaming                           | 0   |        |            |     |        |         |
|  + mem_streaming_Pipeline_VITIS_LOOP_9_1  | 0   |        |            |     |        |         |
|    add_ln9_fu_258_p2                      |     |        | add_ln9    | add | fabric | 0       |
|  + mem_streaming_Pipeline_VITIS_LOOP_40_1 | 0   |        |            |     |        |         |
|    add_ln40_fu_200_p2                     |     |        | add_ln40   | add | fabric | 0       |
|    add_ln40_1_fu_209_p2                   |     |        | add_ln40_1 | add | fabric | 0       |
|    sub_ln41_fu_312_p2                     |     |        | sub_ln41   | sub | fabric | 0       |
|    sub_ln41_1_fu_342_p2                   |     |        | sub_ln41_1 | sub | fabric | 0       |
|    add_ln40_2_fu_238_p2                   |     |        | add_ln40_2 | add | fabric | 0       |
|  + mem_streaming_Pipeline_VITIS_LOOP_25_1 | 0   |        |            |     |        |         |
|    add_ln25_fu_265_p2                     |     |        | add_ln25   | add | fabric | 0       |
+-------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+---------------+-----------+------+------+--------+------------+------+---------+------------------+
| Name              | Usage         | Type      | BRAM | URAM | Pragma | Variable   | Impl | Latency | Bitwidth, Depth, |
|                   |               |           |      |      |        |            |      |         | Banks            |
+-------------------+---------------+-----------+------+------+--------+------------+------+---------+------------------+
| + mem_streaming   |               |           | 60   | 0    |        |            |      |         |                  |
|   control_s_axi_U | interface     | s_axilite |      |      |        |            |      |         |                  |
|   in_r_m_axi_U    | interface     | m_axi     | 30   |      |        |            |      |         |                  |
|   out_r_m_axi_U   | interface     | m_axi     | 30   |      |        |            |      |         |                  |
|   data_buf_U      | ram_t2p array |           |      |      |        | data_buf   | auto | 1       | 16, 10, 1        |
|   data_buf_1_U    | ram_t2p array |           |      |      |        | data_buf_1 | auto | 1       | 16, 10, 1        |
|   data_buf_2_U    | ram_t2p array |           |      |      |        | data_buf_2 | auto | 1       | 16, 10, 1        |
|   data_buf_3_U    | ram_t2p array |           |      |      |        | data_buf_3 | auto | 1       | 16, 10, 1        |
|   data_buf_4_U    | ram_t2p array |           |      |      |        | data_buf_4 | auto | 1       | 16, 10, 1        |
+-------------------+---------------+-----------+------+------+--------+------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------------+----------------------------------------------------------------------+
| Type      | Options                                     | Location                                                             |
+-----------+---------------------------------------------+----------------------------------------------------------------------+
| interface | m_axi port=data_in offset=slave bundle=in   | axi_port_fixed_point/mem_streaming.cpp:9 in mem_streaming, data_in   |
| interface | m_axi port=data_out offset=slave bundle=out | axi_port_fixed_point/mem_streaming.cpp:10 in mem_streaming, data_out |
| interface | s_axilite register port=return              | axi_port_fixed_point/mem_streaming.cpp:11 in mem_streaming, return   |
+-----------+---------------------------------------------+----------------------------------------------------------------------+


