module SlowCounter3bit (
    input  wire clock,
    input  wire start,
    input  wire reset,
    output reg  [2:0] count = 0
);

reg [24:0] slowclk = 0;

always @(posedge clock) begin
    if (reset) begin
        count <= 0;
        slowclk <= 0;
    end
    else if (start) begin
        slowclk <= slowclk + 1;
        if (slowclk == 25'h1FF_FFFF) begin // testbench value(slowclk == 8'hFF), hardware value slowclk == 25'h1FF_FFFF
            slowclk <= 0;
            count <= count + 1;
        end
    end
end

endmodule
