<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3061" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3061{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3061{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_3061{left:644px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3061{left:70px;bottom:1083px;letter-spacing:0.12px;}
#t5_3061{left:152px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_3061{left:70px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#t7_3061{left:212px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t8_3061{left:70px;bottom:1042px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t9_3061{left:70px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#ta_3061{left:70px;bottom:1008px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_3061{left:70px;bottom:984px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_3061{left:70px;bottom:967px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#td_3061{left:70px;bottom:950px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#te_3061{left:70px;bottom:933px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_3061{left:70px;bottom:909px;letter-spacing:-0.13px;}
#tg_3061{left:96px;bottom:909px;letter-spacing:-0.14px;word-spacing:0.02px;}
#th_3061{left:70px;bottom:885px;letter-spacing:-0.13px;}
#ti_3061{left:96px;bottom:885px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tj_3061{left:70px;bottom:860px;letter-spacing:-0.14px;}
#tk_3061{left:96px;bottom:860px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tl_3061{left:70px;bottom:836px;letter-spacing:-0.13px;}
#tm_3061{left:96px;bottom:836px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_3061{left:96px;bottom:819px;letter-spacing:-0.17px;word-spacing:-0.6px;}
#to_3061{left:96px;bottom:802px;letter-spacing:-0.31px;word-spacing:-0.24px;}
#tp_3061{left:70px;bottom:778px;letter-spacing:-0.16px;}
#tq_3061{left:96px;bottom:778px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tr_3061{left:70px;bottom:753px;letter-spacing:-0.13px;word-spacing:-0.86px;}
#ts_3061{left:70px;bottom:736px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_3061{left:70px;bottom:686px;letter-spacing:-0.08px;}
#tu_3061{left:156px;bottom:686px;letter-spacing:-0.11px;}
#tv_3061{left:70px;bottom:662px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tw_3061{left:70px;bottom:645px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#tx_3061{left:70px;bottom:621px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ty_3061{left:70px;bottom:595px;}
#tz_3061{left:96px;bottom:598px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_3061{left:70px;bottom:572px;}
#t11_3061{left:96px;bottom:575px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t12_3061{left:70px;bottom:549px;}
#t13_3061{left:96px;bottom:552px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t14_3061{left:70px;bottom:528px;letter-spacing:-0.16px;word-spacing:-0.67px;}
#t15_3061{left:70px;bottom:511px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t16_3061{left:70px;bottom:452px;letter-spacing:0.12px;}
#t17_3061{left:152px;bottom:452px;letter-spacing:0.14px;word-spacing:0.01px;}
#t18_3061{left:70px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_3061{left:70px;bottom:412px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_3061{left:70px;bottom:395px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1b_3061{left:70px;bottom:370px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1c_3061{left:70px;bottom:354px;letter-spacing:-0.17px;word-spacing:-0.82px;}
#t1d_3061{left:70px;bottom:337px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_3061{left:310px;bottom:337px;}
#t1f_3061{left:318px;bottom:337px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1g_3061{left:70px;bottom:320px;letter-spacing:-0.16px;word-spacing:-0.55px;}
#t1h_3061{left:70px;bottom:303px;letter-spacing:-0.13px;word-spacing:-0.69px;}
#t1i_3061{left:70px;bottom:286px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1j_3061{left:70px;bottom:236px;letter-spacing:-0.09px;}
#t1k_3061{left:156px;bottom:236px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1l_3061{left:70px;bottom:212px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#t1m_3061{left:70px;bottom:195px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1n_3061{left:70px;bottom:171px;letter-spacing:-0.17px;word-spacing:-0.43px;}

.s1_3061{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3061{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3061{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3061{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3061{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3061{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3061{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3061" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3061Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3061" style="-webkit-user-select: none;"><object width="935" height="1210" data="3061/3061.svg" type="image/svg+xml" id="pdf3061" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3061" class="t s1_3061">Vol. 3A </span><span id="t2_3061" class="t s1_3061">2-5 </span>
<span id="t3_3061" class="t s2_3061">SYSTEM ARCHITECTURE OVERVIEW </span>
<span id="t4_3061" class="t s3_3061">2.1.3 </span><span id="t5_3061" class="t s3_3061">Task-State Segments and Task Gates </span>
<span id="t6_3061" class="t s4_3061">The TSS (see Figure </span><span id="t7_3061" class="t s4_3061">2-1) defines the state of the execution environment for a task. It includes the state of general- </span>
<span id="t8_3061" class="t s4_3061">purpose registers, segment registers, the EFLAGS register, the EIP register, and segment selectors with stack </span>
<span id="t9_3061" class="t s4_3061">pointers for three stack segments (one stack for each privilege level). The TSS also includes the segment selector </span>
<span id="ta_3061" class="t s4_3061">for the LDT associated with the task and the base address of the paging-structure hierarchy. </span>
<span id="tb_3061" class="t s4_3061">All program execution in protected mode happens within the context of a task (called the current task). The </span>
<span id="tc_3061" class="t s4_3061">segment selector for the TSS for the current task is stored in the task register. The simplest method for switching </span>
<span id="td_3061" class="t s4_3061">to a task is to make a call or jump to the new task. Here, the segment selector for the TSS of the new task is given </span>
<span id="te_3061" class="t s4_3061">in the CALL or JMP instruction. In switching tasks, the processor performs the following actions: </span>
<span id="tf_3061" class="t s4_3061">1. </span><span id="tg_3061" class="t s4_3061">Stores the state of the current task in the current TSS. </span>
<span id="th_3061" class="t s4_3061">2. </span><span id="ti_3061" class="t s4_3061">Loads the task register with the segment selector for the new task. </span>
<span id="tj_3061" class="t s4_3061">3. </span><span id="tk_3061" class="t s4_3061">Accesses the new TSS through a segment descriptor in the GDT. </span>
<span id="tl_3061" class="t s4_3061">4. </span><span id="tm_3061" class="t s4_3061">Loads the state of the new task from the new TSS into the general-purpose registers, the segment registers, </span>
<span id="tn_3061" class="t s4_3061">the LDTR, control register CR3 (base address of the paging-structure hierarchy), the EFLAGS register, and the </span>
<span id="to_3061" class="t s4_3061">EIP register. </span>
<span id="tp_3061" class="t s4_3061">5. </span><span id="tq_3061" class="t s4_3061">Begins execution of the new task. </span>
<span id="tr_3061" class="t s4_3061">A task can also be accessed through a task gate. A task gate is similar to a call gate, except that it provides access </span>
<span id="ts_3061" class="t s4_3061">(through a segment selector) to a TSS rather than a code segment. </span>
<span id="tt_3061" class="t s5_3061">2.1.3.1 </span><span id="tu_3061" class="t s5_3061">Task-State Segments in IA-32e Mode </span>
<span id="tv_3061" class="t s4_3061">Hardware task switches are not supported in IA-32e mode. However, TSSs continue to exist. The base address of </span>
<span id="tw_3061" class="t s4_3061">a TSS is specified by its descriptor. </span>
<span id="tx_3061" class="t s4_3061">A 64-bit TSS holds the following information that is important to 64-bit operation: </span>
<span id="ty_3061" class="t s6_3061">• </span><span id="tz_3061" class="t s4_3061">Stack pointer addresses for each privilege level. </span>
<span id="t10_3061" class="t s6_3061">• </span><span id="t11_3061" class="t s4_3061">Pointer addresses for the interrupt stack table. </span>
<span id="t12_3061" class="t s6_3061">• </span><span id="t13_3061" class="t s4_3061">Offset address of the IO-permission bitmap (from the TSS base). </span>
<span id="t14_3061" class="t s4_3061">The task register is expanded to hold 64-bit base addresses in IA-32e mode. See also: Section 8.7, “Task Manage- </span>
<span id="t15_3061" class="t s4_3061">ment in 64-bit Mode.” </span>
<span id="t16_3061" class="t s3_3061">2.1.4 </span><span id="t17_3061" class="t s3_3061">Interrupt and Exception Handling </span>
<span id="t18_3061" class="t s4_3061">External interrupts, software interrupts and exceptions are handled through the interrupt descriptor table (IDT). </span>
<span id="t19_3061" class="t s4_3061">The IDT stores a collection of gate descriptors that provide access to interrupt and exception handlers. Like the </span>
<span id="t1a_3061" class="t s4_3061">GDT, the IDT is not a segment. The linear address for the base of the IDT is contained in the IDT register (IDTR). </span>
<span id="t1b_3061" class="t s4_3061">Gate descriptors in the IDT can be interrupt, trap, or task gate descriptors. To access an interrupt or exception </span>
<span id="t1c_3061" class="t s4_3061">handler, the processor first receives an interrupt vector from internal hardware, an external interrupt controller, or </span>
<span id="t1d_3061" class="t s4_3061">from software by means of an INT </span><span id="t1e_3061" class="t s7_3061">n</span><span id="t1f_3061" class="t s4_3061">, INTO, INT3, INT1, or BOUND instruction. The interrupt vector provides an </span>
<span id="t1g_3061" class="t s4_3061">index into the IDT. If the selected gate descriptor is an interrupt gate or a trap gate, the associated handler proce- </span>
<span id="t1h_3061" class="t s4_3061">dure is accessed in a manner similar to calling a procedure through a call gate. If the descriptor is a task gate, the </span>
<span id="t1i_3061" class="t s4_3061">handler is accessed through a task switch. </span>
<span id="t1j_3061" class="t s5_3061">2.1.4.1 </span><span id="t1k_3061" class="t s5_3061">Interrupt and Exception Handling IA-32e Mode </span>
<span id="t1l_3061" class="t s4_3061">In IA-32e mode, interrupt gate descriptors are expanded to 16 bytes to support 64-bit base addresses. This is true </span>
<span id="t1m_3061" class="t s4_3061">for 64-bit mode and compatibility mode. </span>
<span id="t1n_3061" class="t s4_3061">The IDTR register is expanded to hold a 64-bit base address. Task gates are not supported. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
