# hades.models.Design file
#  
[name] RUN1819_CPU
[components]
hades.models.rtlib.io.OpinVector ADDRESSBUS 27300 6600 @N 1001 32 1.0E-9 1
hades.models.Design Decoder1 5700 -6600 @N 1001 E:/Downloads/PSJ-Processor-master/PSJ-Processor-master/Decoder.hds
hades.models.io.Opin HALTED 27300 11700 @N 1001 5.0E-9
hades.models.io.Ipin nRESET_IN -6600 2400 @N 1001  U
hades.models.Design timer -1200 -600 @N 1001 ./timer.hds
hades.models.io.Opin nREAD_ENABLE_OUT 27300 10500 @N 1001 5.0E-9
hades.models.io.Ipin CLOCK -6600 1200 @N 1001  U
hades.models.rtlib.logic.N1And i6 22200 4200 @N 1001 32 00000000000000000000000000000000_B 1.0E-8
hades.models.Design flgregbank 26700 -3600 @N 1001 E:/Downloads/PSJ-Processor-master/PSJ-Processor-master/flgbank.hds
hades.models.rtlib.muxes.Mux21 i5 16500 -7500 @N 1001 32 UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU_B 1.0E-8
hades.models.rtlib.muxes.Mux21 i4 12000 -6600 @N 1001 32 UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU_B 1.0E-8
hades.models.rtlib.logic.N1And i3 11400 -9000 @N 1001 32 00000000000000000000000000000000_B 1.0E-8
hades.models.rtlib.io.OpinVector DATABUS_OUT 27300 7800 @N 1001 32 1.0E-9 0
hades.models.gates.InvSmall i2 -300 -8400 @N 1001 5.0E-9
hades.models.Design registerbank 13200 -3600 @N 1001 ./registerbank.hds
hades.models.rtlib.logic.N1And i1 -1500 -4800 @N 1001 32 00000000000000000000000000011101_B 1.0E-8
hades.models.Design tester1 32400 -4200 @N 1001 ./PSJ-tester.hds
hades.models.rtlib.logic.N1And i0 -1500 -4800 @N 1001 16 UUUUUUUUUUUUUUUU_B 1.0E-8
hades.models.Design PSJ-ALU 20100 -3600 @N 1001 E:/Downloads/PSJ-Processor-master/PSJ-Processor-master/PSJ-ALU.hds
hades.models.rtlib.io.IpinVector DATABUS_IN -3000 -6000 @N 1001 32 00000000000000000000000000011101_B 1.0E-9 0
hades.models.io.Opin nWRITE_ENABLE_OUT 27300 9300 @N 1001 5.0E-9
[end components]
[signals]
hades.signals.SignalStdLogicVector n33 32 2 i6 Y DATABUS_OUT A 2 2 24000 6000 24000 7800 2 24000 7800 27300 7800 0 
hades.signals.SignalStdLogicVector n32 32 2 Decoder1 Constant i5 A1 4 2 10500 1800 25500 1800 2 25500 1800 25500 -8400 2 25500 -8400 17700 -8400 2 17700 -8400 17700 -7500 0 
hades.signals.SignalStdLogicVector n31 32 2 PSJ-ALU RESULT i5 A0 4 2 24900 -3000 25200 -3000 2 25200 -3000 25200 -7800 2 25200 -7800 18900 -7800 2 18900 -7800 18900 -7500 0 
hades.signals.SignalStdLogic1164 n30 2 PSJ-ALU CARRY flgregbank CARRY_IN 3 2 24900 -600 26100 -600 2 26100 -600 26100 -1800 2 26100 -1800 26700 -1800 0 
hades.signals.SignalStdLogicVector n8_0 32 3 DATABUS_IN Y i1 B i3 B 7 2 -2100 -6000 900 -6000 2 900 -6000 900 -4800 2 -3000 -6000 -2100 -6000 2 -2100 -6000 -2100 -9300 2 -2100 -9300 -2100 -9600 2 -2100 -9600 13800 -9600 2 13800 -9600 13800 -9000 1 -2100 -6000 
hades.signals.SignalStdLogic1164 n12_1_1_1 5 CLOCK Y timer CLOCK Decoder1 Clock registerbank CLOCK flgregbank CLOCK 11 2 -2400 1200 -1200 1200 2 -6600 1200 -2400 1200 2 -2400 1200 -2400 3000 2 -2400 3000 12000 3000 2 -2400 1200 -2400 -5400 2 -2400 -5400 5700 -5400 2 12000 3000 12000 0 2 12000 0 13200 0 2 12000 3000 25800 3000 2 25800 3000 25800 0 2 25800 0 26700 0 2 12000 3000 -2400 1200 
hades.signals.SignalStdLogic1164 n7_0 6 Decoder1 Pop i2 A registerbank POP i3 A i4 S i6 A 15 2 -300 -7800 -600 -7800 2 -600 -7800 -600 -8700 2 -600 -8700 11100 -8700 2 11100 -2400 11100 -600 2 11100 -600 10500 -600 2 11100 -5400 11100 -2400 2 11100 -2400 13200 -2400 2 11100 -8700 11100 -9300 2 11100 -9300 12600 -9300 2 12600 -9300 12600 -9000 2 11100 -8700 11100 -5400 2 11100 -5400 12000 -5400 2 11100 -600 11100 3600 2 11100 3600 23400 3600 2 23400 3600 23400 4200 4 11100 -5400 11100 -8700 11100 -2400 11100 -600 
hades.signals.SignalStdLogic1164 n29 2 PSJ-ALU ZERO flgregbank ZERO_IN 1 2 24900 -1200 26700 -1200 0 
hades.signals.SignalStdLogic1164 n28 2 PSJ-ALU OVERFLOW flgregbank OVERFLOW_IN 3 2 24900 -1800 25800 -1800 2 25800 -1800 25800 -3000 2 25800 -3000 26700 -3000 0 
hades.signals.SignalStdLogic1164 n27 2 PSJ-ALU NEGATIVE flgregbank NEGATIVE_IN 1 2 24900 -2400 26700 -2400 0 
hades.signals.SignalStdLogicVector n26 32 2 i5 Y i4 A0 5 2 14400 -6600 14400 -6900 2 14400 -6900 15900 -6900 2 15900 -6900 15900 -5400 2 15900 -5400 18300 -5400 2 18300 -5400 18300 -5700 0 
hades.signals.SignalStdLogicVector n25 32 2 i3 Y i4 A1 1 2 13200 -7200 13200 -6600 0 
hades.signals.SignalStdLogic1164 n24 2 Decoder1 nRE nREAD_ENABLE_OUT A 3 2 10500 -4200 12300 -4200 2 12300 -4200 12300 10500 2 12300 10500 27300 10500 0 
hades.signals.SignalStdLogic1164 n23 2 Decoder1 nWE nWRITE_ENABLE_OUT A 3 2 10500 -3600 12000 -3600 2 12000 -3600 12000 9300 2 12000 9300 27300 9300 0 
hades.signals.SignalStdLogicVector n22 3 2 Decoder1 OPCODE PSJ-ALU opcode 7 2 10500 -2400 10800 -2400 2 10800 -2400 10800 -2700 2 10800 -2700 11400 -2700 2 11400 -2700 11400 -4200 2 11400 -4200 19800 -4200 2 19800 -4200 19800 -1800 2 19800 -1800 20100 -1800 0 
hades.signals.SignalStdLogicVector n21 32 3 registerbank REG_A PSJ-ALU A i6 B 5 2 19200 -2400 20100 -2400 2 18000 -2400 19200 -2400 2 19200 -2400 19200 2100 2 19200 2100 24600 2100 2 24600 2100 24600 4200 1 19200 -2400 
hades.signals.SignalStdLogicVector n20 32 3 registerbank REG_B PSJ-ALU B ADDRESSBUS A 9 2 19500 -3000 20100 -3000 2 18000 -3000 18600 -3000 2 18600 -3000 19500 -3000 2 19500 -3000 19500 1500 2 19500 1500 24900 1500 2 24900 1500 24900 3600 2 24900 3600 26100 3600 2 26100 3600 26100 6600 2 26100 6600 27300 6600 1 19500 -3000 
hades.signals.SignalStdLogicVector n9 32 2 i1 Y Decoder1 INSTRUCTION 4 2 300 -3000 300 -2400 2 300 -2400 4200 -2400 2 4200 -2400 4200 -6000 2 4200 -6000 5700 -6000 0 
hades.signals.SignalStdLogic1164 n8 2 Decoder1 Aritmatic_flag_bit_out i5 S 5 2 16500 -6300 16200 -6300 2 16200 -6300 16200 -6900 2 16200 -6900 11400 -6900 2 11400 -6900 11400 -6000 2 11400 -6000 10500 -6000 0 
hades.signals.SignalStdLogicVector n7 32 2 i4 Y registerbank DATA 4 2 13800 -4800 13800 -4500 2 13800 -4500 12900 -4500 2 12900 -4500 12900 -3000 2 12900 -3000 13200 -3000 0 
hades.signals.SignalStdLogic1164 n6 2 Decoder1 HALT timer HALT 6 2 10500 -3000 10800 -3000 2 10800 -3000 10800 -6900 2 10800 -6900 -1500 -6900 2 -1500 -6900 -1800 -6900 2 -1800 -6900 -1800 0 2 -1800 0 -1200 0 0 
hades.signals.SignalStdLogic1164 n5 2 tester1 TEST_SUCCEEDS timer TEST_SUCCEEDS 6 2 39600 -3000 39600 3900 2 39600 3900 -1500 3900 2 -1500 3900 -1500 600 2 -1500 600 -1200 600 2 39600 -3000 39600 -3600 2 39600 -3600 37200 -3600 0 
hades.signals.SignalStdLogic1164 n4 2 timer HALTED HALTED A 3 2 3600 0 4200 0 2 4200 0 4200 11700 2 4200 11700 27300 11700 0 
hades.signals.SignalStdLogic1164 n3 2 timer EXECUTE Decoder1 Execute 3 2 3600 600 5400 600 2 5400 600 5400 -3600 2 5400 -3600 5700 -3600 0 
hades.signals.SignalStdLogic1164 n2 2 timer FETCH Decoder1 Fetch 3 2 3600 1200 5100 1200 2 5100 1200 5100 -4200 2 5100 -4200 5700 -4200 0 
hades.signals.SignalStdLogic1164 n1 4 timer nRESET_OUT flgregbank nRESET registerbank nRESET Decoder1 nReset 10 2 3600 1800 4800 1800 2 4800 1800 4800 2700 2 12600 2700 26100 2700 2 26100 2700 26100 600 2 26100 600 26700 600 2 4800 2700 12600 2700 2 12600 2700 12600 600 2 12600 600 13200 600 2 4800 1800 4800 -4800 2 4800 -4800 5700 -4800 2 12600 2700 4800 1800 
hades.signals.SignalStdLogic1164 n0 2 nRESET_IN Y timer nRESET_IN 3 2 -6600 2400 -1800 2400 2 -1800 2400 -1800 1800 2 -1800 1800 -1200 1800 0 
hades.signals.SignalStdLogic1164 n19 2 Decoder1 set_flag_bit flgregbank Enable 5 2 10500 -1200 10800 -1200 2 10800 -1200 10800 3300 2 10800 3300 26400 3300 2 26400 3300 26400 -600 2 26400 -600 26700 -600 0 
hades.signals.SignalStdLogicVector n18 4 2 Decoder1 ADDR_DEST registerbank ADDR_DEST 5 2 10500 0 11700 0 2 11700 0 11700 -900 2 11700 -900 12600 -900 2 12600 -900 12600 -1800 2 12600 -1800 13200 -1800 0 
hades.signals.SignalStdLogicVector n17 4 2 Decoder1 ADDR_A registerbank ADDR_A 3 2 10500 600 12300 600 2 12300 600 12300 -600 2 12300 -600 13200 -600 0 
hades.signals.SignalStdLogicVector n16 4 2 Decoder1 ADDR_B registerbank ADDR_B 3 2 10500 1200 12900 1200 2 12900 1200 12900 -1200 2 12900 -1200 13200 -1200 0 
hades.signals.SignalStdLogic1164 n15 2 i2 Y i1 A 4 2 1500 -7800 1800 -7800 2 1800 -7800 1800 -5100 2 1800 -5100 -300 -5100 2 -300 -5100 -300 -4800 0 
hades.signals.SignalStdLogicVector n14 4 2 Decoder1 CONDITION tester1 CONDITION 5 2 10500 -1800 11700 -1800 2 11700 -1800 11700 -3900 2 11700 -3900 32100 -3900 2 32100 -3900 32100 -3600 2 32100 -3600 32400 -3600 0 
hades.signals.SignalStdLogic1164 n13 2 flgregbank ZERO_OUT tester1 ZERO_BIT_IN_Z 1 2 31500 -1200 32400 -1200 0 
hades.signals.SignalStdLogic1164 n12 2 flgregbank CARRY_OUT tester1 CARRY_BIT_IN_C 1 2 31500 -1800 32400 -1800 0 
hades.signals.SignalStdLogic1164 n11 2 flgregbank NEGATIVE_OUT tester1 NEGATIVE_BIT_IN_N 1 2 31500 -2400 32400 -2400 0 
hades.signals.SignalStdLogic1164 n10 2 flgregbank OVERFLOW_OUT tester1 OVERFLOW_BIT_IN_O 1 2 31500 -3000 32400 -3000 0 
[end signals]
[end]
