# hdl_portfolio
Portfolio of ASIC designs written in VHDL.

Below is the list of currently available ASIC designs:

- Full adder
- Half adder
- Hex inverter (74LS04)
- XOR

List of ASICs to be implemented:

- 8-bit adder
- MUX
