/***************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Tue Dec  9 03:24:11 2014
 *                 Full Compile MD5 Checksum 64f140304e8246661fd9087cde57d639
 *                   (minus title and desc)  
 *                 MD5 Checksum              e8d48cd8753ccd56859cb6aa8018567f
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_SYSTEMPORT_INTRL2_0_H__
#define BCHP_SYSTEMPORT_INTRL2_0_H__

/***************************************************************************
 *SYSTEMPORT_INTRL2_0
 ***************************************************************************/
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS      0x004a0200 /* CPU interrupt Status Register */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET         0x004a0204 /* CPU interrupt Set Register */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR       0x004a0208 /* CPU interrupt Clear Register */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS 0x004a020c /* CPU interrupt Mask Status Register */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET    0x004a0210 /* CPU interrupt Mask Set Register */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR  0x004a0214 /* CPU interrupt Mask Clear Register */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS      0x004a0218 /* PCI interrupt Status Register */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET         0x004a021c /* PCI interrupt Set Register */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR       0x004a0220 /* PCI interrupt Clear Register */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS 0x004a0224 /* PCI interrupt Mask Status Register */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET    0x004a0228 /* PCI interrupt Mask Set Register */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR  0x004a022c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_0 :: CPU_STATUS :: reserved0 [31:12] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_reserved0_MASK         0xfffff000
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_reserved0_SHIFT        12

/* SYSTEMPORT_INTRL2_0 :: CPU_STATUS :: unexp_pktsizeupdate_ack_intr [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_unexp_pktsizeupdate_ack_intr_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_unexp_pktsizeupdate_ack_intr_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_unexp_pktsizeupdate_ack_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_STATUS :: desc_alloc_err_intr [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_desc_alloc_err_intr_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_desc_alloc_err_intr_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_desc_alloc_err_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_STATUS :: tx_ring_full_intr [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_tx_ring_full_intr_MASK 0x00000200
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_tx_ring_full_intr_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_tx_ring_full_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_STATUS :: free_list_empty_intr [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_free_list_empty_intr_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_free_list_empty_intr_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_free_list_empty_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_STATUS :: below_hyst_threshold_intr [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_below_hyst_threshold_intr_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_below_hyst_threshold_intr_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_below_hyst_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_STATUS :: over_max_threshold_intr [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_over_max_threshold_intr_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_over_max_threshold_intr_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_over_max_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_STATUS :: rdma_multi_buffer_done_intr [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_rdma_multi_buffer_done_intr_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_rdma_multi_buffer_done_intr_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_rdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_STATUS :: brcm_tag_match_intr [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_brcm_tag_match_intr_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_brcm_tag_match_intr_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_brcm_tag_match_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_STATUS :: mpd_intr [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_mpd_intr_MASK          0x00000008
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_mpd_intr_SHIFT         3
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_mpd_intr_DEFAULT       0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_STATUS :: tbuf_underflow_intr [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_tbuf_underflow_intr_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_tbuf_underflow_intr_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_tbuf_underflow_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_STATUS :: rbuf_overflow_intr [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_rbuf_overflow_intr_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_rbuf_overflow_intr_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_rbuf_overflow_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_STATUS :: gisb_err_intr [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_gisb_err_intr_MASK     0x00000001
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_gisb_err_intr_SHIFT    0
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_STATUS_gisb_err_intr_DEFAULT  0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_0 :: CPU_SET :: reserved0 [31:12] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_reserved0_MASK            0xfffff000
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_reserved0_SHIFT           12

/* SYSTEMPORT_INTRL2_0 :: CPU_SET :: unexp_pktsizeupdate_ack_intr [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_unexp_pktsizeupdate_ack_intr_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_unexp_pktsizeupdate_ack_intr_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_unexp_pktsizeupdate_ack_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_SET :: desc_alloc_err_intr [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_desc_alloc_err_intr_MASK  0x00000400
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_desc_alloc_err_intr_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_desc_alloc_err_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_SET :: tx_ring_full_intr [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_tx_ring_full_intr_MASK    0x00000200
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_tx_ring_full_intr_SHIFT   9
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_tx_ring_full_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_SET :: free_list_empty_intr [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_free_list_empty_intr_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_free_list_empty_intr_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_free_list_empty_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_SET :: below_hyst_threshold_intr [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_below_hyst_threshold_intr_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_below_hyst_threshold_intr_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_below_hyst_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_SET :: over_max_threshold_intr [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_over_max_threshold_intr_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_over_max_threshold_intr_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_over_max_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_SET :: rdma_multi_buffer_done_intr [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_rdma_multi_buffer_done_intr_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_rdma_multi_buffer_done_intr_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_rdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_SET :: brcm_tag_match_intr [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_brcm_tag_match_intr_MASK  0x00000010
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_brcm_tag_match_intr_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_brcm_tag_match_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_SET :: mpd_intr [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_mpd_intr_MASK             0x00000008
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_mpd_intr_SHIFT            3
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_mpd_intr_DEFAULT          0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_SET :: tbuf_underflow_intr [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_tbuf_underflow_intr_MASK  0x00000004
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_tbuf_underflow_intr_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_tbuf_underflow_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_SET :: rbuf_overflow_intr [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_rbuf_overflow_intr_MASK   0x00000002
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_rbuf_overflow_intr_SHIFT  1
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_rbuf_overflow_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_SET :: gisb_err_intr [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_gisb_err_intr_MASK        0x00000001
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_gisb_err_intr_SHIFT       0
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_SET_gisb_err_intr_DEFAULT     0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_0 :: CPU_CLEAR :: reserved0 [31:12] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_reserved0_MASK          0xfffff000
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_reserved0_SHIFT         12

/* SYSTEMPORT_INTRL2_0 :: CPU_CLEAR :: unexp_pktsizeupdate_ack_intr [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_unexp_pktsizeupdate_ack_intr_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_unexp_pktsizeupdate_ack_intr_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_unexp_pktsizeupdate_ack_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_CLEAR :: desc_alloc_err_intr [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_desc_alloc_err_intr_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_desc_alloc_err_intr_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_desc_alloc_err_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_CLEAR :: tx_ring_full_intr [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_tx_ring_full_intr_MASK  0x00000200
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_tx_ring_full_intr_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_tx_ring_full_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_CLEAR :: free_list_empty_intr [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_free_list_empty_intr_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_free_list_empty_intr_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_free_list_empty_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_CLEAR :: below_hyst_threshold_intr [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_below_hyst_threshold_intr_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_below_hyst_threshold_intr_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_below_hyst_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_CLEAR :: over_max_threshold_intr [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_over_max_threshold_intr_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_over_max_threshold_intr_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_over_max_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_CLEAR :: rdma_multi_buffer_done_intr [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_rdma_multi_buffer_done_intr_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_rdma_multi_buffer_done_intr_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_rdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_CLEAR :: brcm_tag_match_intr [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_brcm_tag_match_intr_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_brcm_tag_match_intr_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_brcm_tag_match_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_CLEAR :: mpd_intr [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_mpd_intr_MASK           0x00000008
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_mpd_intr_SHIFT          3
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_mpd_intr_DEFAULT        0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_CLEAR :: tbuf_underflow_intr [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_tbuf_underflow_intr_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_tbuf_underflow_intr_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_tbuf_underflow_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_CLEAR :: rbuf_overflow_intr [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_rbuf_overflow_intr_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_rbuf_overflow_intr_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_rbuf_overflow_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: CPU_CLEAR :: gisb_err_intr [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_gisb_err_intr_MASK      0x00000001
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_gisb_err_intr_SHIFT     0
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_CLEAR_gisb_err_intr_DEFAULT   0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_STATUS :: reserved0 [31:12] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_reserved0_MASK    0xfffff000
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_reserved0_SHIFT   12

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_STATUS :: unexp_pktsizeupdate_ack_intr_mask [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_unexp_pktsizeupdate_ack_intr_mask_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_unexp_pktsizeupdate_ack_intr_mask_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_unexp_pktsizeupdate_ack_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_STATUS :: desc_alloc_err_intr_mask [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_desc_alloc_err_intr_mask_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_desc_alloc_err_intr_mask_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_desc_alloc_err_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_STATUS :: tx_ring_full_intr_mask [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_tx_ring_full_intr_mask_MASK 0x00000200
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_tx_ring_full_intr_mask_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_tx_ring_full_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_STATUS :: free_list_empty_intr_mask [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_free_list_empty_intr_mask_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_free_list_empty_intr_mask_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_free_list_empty_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_STATUS :: below_hyst_threshold_intr_mask [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_below_hyst_threshold_intr_mask_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_below_hyst_threshold_intr_mask_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_below_hyst_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_STATUS :: over_max_threshold_intr_mask [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_over_max_threshold_intr_mask_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_over_max_threshold_intr_mask_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_over_max_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_STATUS :: rdma_multi_buffer_done_intr_mask [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_rdma_multi_buffer_done_intr_mask_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_rdma_multi_buffer_done_intr_mask_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_rdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_STATUS :: brcm_tag_match_intr_mask [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_brcm_tag_match_intr_mask_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_brcm_tag_match_intr_mask_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_brcm_tag_match_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_STATUS :: mpd_intr_mask [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_mpd_intr_mask_MASK 0x00000008
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_mpd_intr_mask_SHIFT 3
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_mpd_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_STATUS :: tbuf_underflow_intr_mask [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_tbuf_underflow_intr_mask_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_tbuf_underflow_intr_mask_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_tbuf_underflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_STATUS :: rbuf_overflow_intr_mask [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_rbuf_overflow_intr_mask_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_rbuf_overflow_intr_mask_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_rbuf_overflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_STATUS :: gisb_err_intr_mask [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_gisb_err_intr_mask_MASK 0x00000001
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_gisb_err_intr_mask_SHIFT 0
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_STATUS_gisb_err_intr_mask_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_SET :: reserved0 [31:12] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_reserved0_MASK       0xfffff000
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_reserved0_SHIFT      12

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_SET :: unexp_pktsizeupdate_ack_intr_mask [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_unexp_pktsizeupdate_ack_intr_mask_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_unexp_pktsizeupdate_ack_intr_mask_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_unexp_pktsizeupdate_ack_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_SET :: desc_alloc_err_intr_mask [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_desc_alloc_err_intr_mask_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_desc_alloc_err_intr_mask_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_desc_alloc_err_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_SET :: tx_ring_full_intr_mask [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_tx_ring_full_intr_mask_MASK 0x00000200
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_tx_ring_full_intr_mask_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_tx_ring_full_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_SET :: free_list_empty_intr_mask [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_free_list_empty_intr_mask_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_free_list_empty_intr_mask_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_free_list_empty_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_SET :: below_hyst_threshold_intr_mask [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_below_hyst_threshold_intr_mask_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_below_hyst_threshold_intr_mask_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_below_hyst_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_SET :: over_max_threshold_intr_mask [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_over_max_threshold_intr_mask_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_over_max_threshold_intr_mask_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_over_max_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_SET :: rdma_multi_buffer_done_intr_mask [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_rdma_multi_buffer_done_intr_mask_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_rdma_multi_buffer_done_intr_mask_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_rdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_SET :: brcm_tag_match_intr_mask [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_brcm_tag_match_intr_mask_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_brcm_tag_match_intr_mask_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_brcm_tag_match_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_SET :: mpd_intr_mask [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_mpd_intr_mask_MASK   0x00000008
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_mpd_intr_mask_SHIFT  3
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_mpd_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_SET :: tbuf_underflow_intr_mask [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_tbuf_underflow_intr_mask_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_tbuf_underflow_intr_mask_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_tbuf_underflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_SET :: rbuf_overflow_intr_mask [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_rbuf_overflow_intr_mask_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_rbuf_overflow_intr_mask_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_rbuf_overflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_SET :: gisb_err_intr_mask [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_gisb_err_intr_mask_MASK 0x00000001
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_gisb_err_intr_mask_SHIFT 0
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_SET_gisb_err_intr_mask_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_CLEAR :: reserved0 [31:12] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_reserved0_MASK     0xfffff000
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_reserved0_SHIFT    12

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_CLEAR :: unexp_pktsizeupdate_ack_intr_mask [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_unexp_pktsizeupdate_ack_intr_mask_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_unexp_pktsizeupdate_ack_intr_mask_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_unexp_pktsizeupdate_ack_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_CLEAR :: desc_alloc_err_intr_mask [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_desc_alloc_err_intr_mask_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_desc_alloc_err_intr_mask_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_desc_alloc_err_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_CLEAR :: tx_ring_full_intr_mask [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_tx_ring_full_intr_mask_MASK 0x00000200
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_tx_ring_full_intr_mask_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_tx_ring_full_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_CLEAR :: free_list_empty_intr_mask [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_free_list_empty_intr_mask_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_free_list_empty_intr_mask_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_free_list_empty_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_CLEAR :: below_hyst_threshold_intr_mask [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_below_hyst_threshold_intr_mask_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_below_hyst_threshold_intr_mask_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_below_hyst_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_CLEAR :: over_max_threshold_intr_mask [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_over_max_threshold_intr_mask_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_over_max_threshold_intr_mask_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_over_max_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_CLEAR :: rdma_multi_buffer_done_intr_mask [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_CLEAR :: brcm_tag_match_intr_mask [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_brcm_tag_match_intr_mask_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_brcm_tag_match_intr_mask_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_brcm_tag_match_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_CLEAR :: mpd_intr_mask [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_mpd_intr_mask_MASK 0x00000008
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_mpd_intr_mask_SHIFT 3
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_mpd_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_CLEAR :: tbuf_underflow_intr_mask [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_tbuf_underflow_intr_mask_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_tbuf_underflow_intr_mask_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_tbuf_underflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_CLEAR :: rbuf_overflow_intr_mask [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_rbuf_overflow_intr_mask_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_rbuf_overflow_intr_mask_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_rbuf_overflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: CPU_MASK_CLEAR :: gisb_err_intr_mask [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_gisb_err_intr_mask_MASK 0x00000001
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_gisb_err_intr_mask_SHIFT 0
#define BCHP_SYSTEMPORT_INTRL2_0_CPU_MASK_CLEAR_gisb_err_intr_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_0 :: PCI_STATUS :: reserved0 [31:12] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_reserved0_MASK         0xfffff000
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_reserved0_SHIFT        12

/* SYSTEMPORT_INTRL2_0 :: PCI_STATUS :: unexp_pktsizeupdate_ack_intr [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_unexp_pktsizeupdate_ack_intr_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_unexp_pktsizeupdate_ack_intr_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_unexp_pktsizeupdate_ack_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_STATUS :: desc_alloc_err_intr [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_desc_alloc_err_intr_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_desc_alloc_err_intr_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_desc_alloc_err_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_STATUS :: tx_ring_full_intr [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_tx_ring_full_intr_MASK 0x00000200
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_tx_ring_full_intr_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_tx_ring_full_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_STATUS :: free_list_empty_intr [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_free_list_empty_intr_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_free_list_empty_intr_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_free_list_empty_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_STATUS :: below_hyst_threshold_intr [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_below_hyst_threshold_intr_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_below_hyst_threshold_intr_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_below_hyst_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_STATUS :: over_max_threshold_intr [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_over_max_threshold_intr_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_over_max_threshold_intr_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_over_max_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_STATUS :: rdma_multi_buffer_done_intr [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_rdma_multi_buffer_done_intr_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_rdma_multi_buffer_done_intr_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_rdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_STATUS :: brcm_tag_match_intr [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_brcm_tag_match_intr_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_brcm_tag_match_intr_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_brcm_tag_match_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_STATUS :: mpd_intr [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_mpd_intr_MASK          0x00000008
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_mpd_intr_SHIFT         3
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_mpd_intr_DEFAULT       0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_STATUS :: tbuf_underflow_intr [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_tbuf_underflow_intr_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_tbuf_underflow_intr_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_tbuf_underflow_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_STATUS :: rbuf_overflow_intr [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_rbuf_overflow_intr_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_rbuf_overflow_intr_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_rbuf_overflow_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_STATUS :: gisb_err_intr [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_gisb_err_intr_MASK     0x00000001
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_gisb_err_intr_SHIFT    0
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_STATUS_gisb_err_intr_DEFAULT  0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_0 :: PCI_SET :: reserved0 [31:12] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_reserved0_MASK            0xfffff000
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_reserved0_SHIFT           12

/* SYSTEMPORT_INTRL2_0 :: PCI_SET :: unexp_pktsizeupdate_ack_intr [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_unexp_pktsizeupdate_ack_intr_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_unexp_pktsizeupdate_ack_intr_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_unexp_pktsizeupdate_ack_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_SET :: desc_alloc_err_intr [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_desc_alloc_err_intr_MASK  0x00000400
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_desc_alloc_err_intr_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_desc_alloc_err_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_SET :: tx_ring_full_intr [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_tx_ring_full_intr_MASK    0x00000200
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_tx_ring_full_intr_SHIFT   9
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_tx_ring_full_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_SET :: free_list_empty_intr [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_free_list_empty_intr_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_free_list_empty_intr_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_free_list_empty_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_SET :: below_hyst_threshold_intr [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_below_hyst_threshold_intr_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_below_hyst_threshold_intr_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_below_hyst_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_SET :: over_max_threshold_intr [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_over_max_threshold_intr_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_over_max_threshold_intr_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_over_max_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_SET :: rdma_multi_buffer_done_intr [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_rdma_multi_buffer_done_intr_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_rdma_multi_buffer_done_intr_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_rdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_SET :: brcm_tag_match_intr [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_brcm_tag_match_intr_MASK  0x00000010
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_brcm_tag_match_intr_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_brcm_tag_match_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_SET :: mpd_intr [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_mpd_intr_MASK             0x00000008
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_mpd_intr_SHIFT            3
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_mpd_intr_DEFAULT          0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_SET :: tbuf_underflow_intr [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_tbuf_underflow_intr_MASK  0x00000004
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_tbuf_underflow_intr_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_tbuf_underflow_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_SET :: rbuf_overflow_intr [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_rbuf_overflow_intr_MASK   0x00000002
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_rbuf_overflow_intr_SHIFT  1
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_rbuf_overflow_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_SET :: gisb_err_intr [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_gisb_err_intr_MASK        0x00000001
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_gisb_err_intr_SHIFT       0
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_SET_gisb_err_intr_DEFAULT     0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_0 :: PCI_CLEAR :: reserved0 [31:12] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_reserved0_MASK          0xfffff000
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_reserved0_SHIFT         12

/* SYSTEMPORT_INTRL2_0 :: PCI_CLEAR :: unexp_pktsizeupdate_ack_intr [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_unexp_pktsizeupdate_ack_intr_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_unexp_pktsizeupdate_ack_intr_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_unexp_pktsizeupdate_ack_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_CLEAR :: desc_alloc_err_intr [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_desc_alloc_err_intr_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_desc_alloc_err_intr_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_desc_alloc_err_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_CLEAR :: tx_ring_full_intr [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_tx_ring_full_intr_MASK  0x00000200
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_tx_ring_full_intr_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_tx_ring_full_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_CLEAR :: free_list_empty_intr [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_free_list_empty_intr_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_free_list_empty_intr_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_free_list_empty_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_CLEAR :: below_hyst_threshold_intr [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_below_hyst_threshold_intr_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_below_hyst_threshold_intr_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_below_hyst_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_CLEAR :: over_max_threshold_intr [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_over_max_threshold_intr_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_over_max_threshold_intr_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_over_max_threshold_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_CLEAR :: rdma_multi_buffer_done_intr [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_rdma_multi_buffer_done_intr_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_rdma_multi_buffer_done_intr_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_rdma_multi_buffer_done_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_CLEAR :: brcm_tag_match_intr [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_brcm_tag_match_intr_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_brcm_tag_match_intr_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_brcm_tag_match_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_CLEAR :: mpd_intr [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_mpd_intr_MASK           0x00000008
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_mpd_intr_SHIFT          3
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_mpd_intr_DEFAULT        0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_CLEAR :: tbuf_underflow_intr [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_tbuf_underflow_intr_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_tbuf_underflow_intr_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_tbuf_underflow_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_CLEAR :: rbuf_overflow_intr [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_rbuf_overflow_intr_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_rbuf_overflow_intr_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_rbuf_overflow_intr_DEFAULT 0x00000000

/* SYSTEMPORT_INTRL2_0 :: PCI_CLEAR :: gisb_err_intr [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_gisb_err_intr_MASK      0x00000001
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_gisb_err_intr_SHIFT     0
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_CLEAR_gisb_err_intr_DEFAULT   0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_STATUS :: reserved0 [31:12] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_reserved0_MASK    0xfffff000
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_reserved0_SHIFT   12

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_STATUS :: unexp_pktsizeupdate_ack_intr_mask [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_unexp_pktsizeupdate_ack_intr_mask_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_unexp_pktsizeupdate_ack_intr_mask_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_unexp_pktsizeupdate_ack_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_STATUS :: desc_alloc_err_intr_mask [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_desc_alloc_err_intr_mask_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_desc_alloc_err_intr_mask_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_desc_alloc_err_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_STATUS :: tx_ring_full_intr_mask [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_tx_ring_full_intr_mask_MASK 0x00000200
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_tx_ring_full_intr_mask_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_tx_ring_full_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_STATUS :: free_list_empty_intr_mask [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_free_list_empty_intr_mask_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_free_list_empty_intr_mask_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_free_list_empty_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_STATUS :: below_hyst_threshold_intr_mask [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_below_hyst_threshold_intr_mask_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_below_hyst_threshold_intr_mask_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_below_hyst_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_STATUS :: over_max_threshold_intr_mask [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_over_max_threshold_intr_mask_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_over_max_threshold_intr_mask_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_over_max_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_STATUS :: rdma_multi_buffer_done_intr_mask [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_rdma_multi_buffer_done_intr_mask_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_rdma_multi_buffer_done_intr_mask_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_rdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_STATUS :: brcm_tag_match_intr_mask [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_brcm_tag_match_intr_mask_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_brcm_tag_match_intr_mask_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_brcm_tag_match_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_STATUS :: mpd_intr_mask [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_mpd_intr_mask_MASK 0x00000008
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_mpd_intr_mask_SHIFT 3
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_mpd_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_STATUS :: tbuf_underflow_intr_mask [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_tbuf_underflow_intr_mask_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_tbuf_underflow_intr_mask_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_tbuf_underflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_STATUS :: rbuf_overflow_intr_mask [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_rbuf_overflow_intr_mask_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_rbuf_overflow_intr_mask_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_rbuf_overflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_STATUS :: gisb_err_intr_mask [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_gisb_err_intr_mask_MASK 0x00000001
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_gisb_err_intr_mask_SHIFT 0
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_STATUS_gisb_err_intr_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_SET :: reserved0 [31:12] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_reserved0_MASK       0xfffff000
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_reserved0_SHIFT      12

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_SET :: unexp_pktsizeupdate_ack_intr_mask [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_unexp_pktsizeupdate_ack_intr_mask_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_unexp_pktsizeupdate_ack_intr_mask_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_unexp_pktsizeupdate_ack_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_SET :: desc_alloc_err_intr_mask [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_desc_alloc_err_intr_mask_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_desc_alloc_err_intr_mask_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_desc_alloc_err_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_SET :: tx_ring_full_intr_mask [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_tx_ring_full_intr_mask_MASK 0x00000200
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_tx_ring_full_intr_mask_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_tx_ring_full_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_SET :: free_list_empty_intr_mask [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_free_list_empty_intr_mask_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_free_list_empty_intr_mask_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_free_list_empty_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_SET :: below_hyst_threshold_intr_mask [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_below_hyst_threshold_intr_mask_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_below_hyst_threshold_intr_mask_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_below_hyst_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_SET :: over_max_threshold_intr_mask [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_over_max_threshold_intr_mask_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_over_max_threshold_intr_mask_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_over_max_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_SET :: rdma_multi_buffer_done_intr_mask [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_rdma_multi_buffer_done_intr_mask_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_rdma_multi_buffer_done_intr_mask_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_rdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_SET :: brcm_tag_match_intr_mask [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_brcm_tag_match_intr_mask_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_brcm_tag_match_intr_mask_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_brcm_tag_match_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_SET :: mpd_intr_mask [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_mpd_intr_mask_MASK   0x00000008
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_mpd_intr_mask_SHIFT  3
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_mpd_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_SET :: tbuf_underflow_intr_mask [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_tbuf_underflow_intr_mask_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_tbuf_underflow_intr_mask_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_tbuf_underflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_SET :: rbuf_overflow_intr_mask [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_rbuf_overflow_intr_mask_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_rbuf_overflow_intr_mask_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_rbuf_overflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_SET :: gisb_err_intr_mask [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_gisb_err_intr_mask_MASK 0x00000001
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_gisb_err_intr_mask_SHIFT 0
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_SET_gisb_err_intr_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_CLEAR :: reserved0 [31:12] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_reserved0_MASK     0xfffff000
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_reserved0_SHIFT    12

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_CLEAR :: unexp_pktsizeupdate_ack_intr_mask [11:11] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_unexp_pktsizeupdate_ack_intr_mask_MASK 0x00000800
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_unexp_pktsizeupdate_ack_intr_mask_SHIFT 11
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_unexp_pktsizeupdate_ack_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_CLEAR :: desc_alloc_err_intr_mask [10:10] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_desc_alloc_err_intr_mask_MASK 0x00000400
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_desc_alloc_err_intr_mask_SHIFT 10
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_desc_alloc_err_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_CLEAR :: tx_ring_full_intr_mask [09:09] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_tx_ring_full_intr_mask_MASK 0x00000200
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_tx_ring_full_intr_mask_SHIFT 9
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_tx_ring_full_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_CLEAR :: free_list_empty_intr_mask [08:08] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_free_list_empty_intr_mask_MASK 0x00000100
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_free_list_empty_intr_mask_SHIFT 8
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_free_list_empty_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_CLEAR :: below_hyst_threshold_intr_mask [07:07] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_below_hyst_threshold_intr_mask_MASK 0x00000080
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_below_hyst_threshold_intr_mask_SHIFT 7
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_below_hyst_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_CLEAR :: over_max_threshold_intr_mask [06:06] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_over_max_threshold_intr_mask_MASK 0x00000040
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_over_max_threshold_intr_mask_SHIFT 6
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_over_max_threshold_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_CLEAR :: rdma_multi_buffer_done_intr_mask [05:05] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_MASK 0x00000020
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_SHIFT 5
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_rdma_multi_buffer_done_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_CLEAR :: brcm_tag_match_intr_mask [04:04] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_brcm_tag_match_intr_mask_MASK 0x00000010
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_brcm_tag_match_intr_mask_SHIFT 4
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_brcm_tag_match_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_CLEAR :: mpd_intr_mask [03:03] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_mpd_intr_mask_MASK 0x00000008
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_mpd_intr_mask_SHIFT 3
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_mpd_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_CLEAR :: tbuf_underflow_intr_mask [02:02] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_tbuf_underflow_intr_mask_MASK 0x00000004
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_tbuf_underflow_intr_mask_SHIFT 2
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_tbuf_underflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_CLEAR :: rbuf_overflow_intr_mask [01:01] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_rbuf_overflow_intr_mask_MASK 0x00000002
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_rbuf_overflow_intr_mask_SHIFT 1
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_rbuf_overflow_intr_mask_DEFAULT 0x00000001

/* SYSTEMPORT_INTRL2_0 :: PCI_MASK_CLEAR :: gisb_err_intr_mask [00:00] */
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_gisb_err_intr_mask_MASK 0x00000001
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_gisb_err_intr_mask_SHIFT 0
#define BCHP_SYSTEMPORT_INTRL2_0_PCI_MASK_CLEAR_gisb_err_intr_mask_DEFAULT 0x00000001

#endif /* #ifndef BCHP_SYSTEMPORT_INTRL2_0_H__ */

/* End of File */
