;redcode
;assert 1
	SPL 0, <332
	CMP -277, <-126
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	DJN <3, 8
	SLT <480, @502
	SLT 5, <21
	SPL @500, 108
	ADD #100, 10
	SUB 102, -101
	JMP <3, 8
	SUB -277, <-126
	SUB -277, <-126
	SLT 102, 0
	ADD -10, <31
	ADD -10, <31
	JMN -0, -10
	MOV -0, -10
	SPL <3, 2
	SUB 2, -1
	SLT 102, 0
	DJN 30, 208
	JMZ 102, 0
	SUB <-535, 9
	SLT 0, 0
	DJN -1, @-20
	SUB -277, <-126
	SPL 20, 12
	CMP <50, <12
	JMZ 480, #502
	DJN <3, 8
	DJN <3, 8
	MOV @-127, @100
	DJN 30, 208
	DAT <277, #0
	SLT <300, 90
	DAT #605, <-332
	ADD #200, <0
	SLT <300, 90
	SUB 20, @12
	JMZ 843, 20
	DJN 210, 60
	SPL <-127, <100
	MOV -7, <-20
	MOV -1, <-30
	CMP 102, 0
	CMP 102, 0
	SPL 0, <332
	CMP -277, <-126
	SPL <-127, <100
	MOV -7, <-20
