
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /media/cse/2AA3-B3E2/Lab7/LCD_min/pa.fromHdl.tcl
# create_project -name LCD_min -dir "/media/cse/2AA3-B3E2/Lab7/LCD_min/planAhead_run_3" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "LCD_MIN.ucf" [current_fileset -constrset]
Adding file '/media/cse/2AA3-B3E2/Lab7/LCD_min/LCD_MIN.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {minimum.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Mar  6 15:49:06 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
