# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 370 0.001024 512 0.18 1330 13824 1.11885 0.546816 14.4875 16.366 32.6556 32.7809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 370 0.001024 512 0.18 1330 13824 1.12813 0.550816 18.0759 16.4351 36.3288 36.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 370 0.001024 512 0.18 1330 14080 1.12381 0.553536 19.305 16.6897 37.8154 37.9394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 370 0.001024 512 0.18 1330 13056 1.12458 0.541376 16.5556 16.2 34.5667 34.6886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 370 0.001024 512 0.18 1330 13600 1.13386 0.546464 17.5045 16.3405 35.6684 35.7948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 370 0.001024 512 0.18 1330 13440 1.13456 0.546816 17.6342 16.4797 35.9392 36.0612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 370 0.001024 512 0.18 1330 13440 1.13539 0.546816 17.8884 16.3424 36.0556 36.1854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 370 0.001024 512 0.18 1330 13312 1.10461 0.537408 17.305 16.0695 35.1562 35.2788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 370 0.001024 512 0.18 1330 12288 1.10602 0.528512 15.8685 15.7596 33.4042 33.5258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 370 0.001024 512 0.18 1330 12800 1.15587 0.546816 17.9329 16.4145 36.1939 36.3175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 370 0.001024 512 0.18 1330 12288 1.07408 0.51824 19.1858 15.454 36.3747 36.4959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 370 0.001024 512 0.18 1335 14080 1.12038 0.550912 15.4006 16.4981 33.7163 33.8371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 370 0.001024 512 0.18 1335 14080 1.12803 0.549248 15.5784 16.504 33.9067 34.0313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 370 0.001024 512 0.18 1335 13824 1.12381 0.546304 15.4054 16.4275 33.6434 33.7623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 370 0.001024 512 0.18 1335 13888 1.12774 0.5464 15.5631 16.4333 33.8114 33.9371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 370 0.001024 512 0.18 1335 13824 1.12042 0.546816 15.4493 16.3458 33.6074 33.7326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 370 0.001024 512 0.18 1335 13824 1.13296 0.550912 18.3399 16.4583 36.6183 36.7468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 370 0.001024 512 0.18 1335 14080 1.12442 0.55024 18.4042 16.5372 36.7594 36.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 370 0.001024 512 0.18 1335 13056 1.12048 0.539936 18.1 16.1959 36.0976 36.2223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 370 0.001024 512 0.18 1335 13600 1.13088 0.546816 19.2015 16.3457 37.3639 37.4945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 370 0.001024 512 0.18 1335 13440 1.13821 0.547296 18.6375 16.4705 36.933 37.0583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 370 0.001024 512 0.18 1335 13440 1.13469 0.5448 18.6541 16.3449 36.8213 36.9472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 370 0.001024 512 0.18 1335 13312 1.10787 0.535904 17.5539 16.0677 35.4048 35.5308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 370 0.001024 512 0.18 1335 12288 1.10454 0.5232 17.8932 15.7514 35.4172 35.5369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 370 0.001024 512 0.18 1335 12800 1.15334 0.546816 19.6302 16.3968 37.872 37.9964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 370 0.001024 512 0.18 1335 12288 1.07594 0.518432 17.2423 15.4622 34.4393 34.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 370 0.001024 512 0.18 1340 13824 1.13059 0.548864 14.3721 16.5148 32.7095 32.8335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 370 0.001024 512 0.18 1340 13760 1.13917 0.552704 16.1117 16.5169 34.4632 34.5887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 370 0.001024 512 0.18 1340 13440 1.132 0.548864 14.9146 16.4242 33.1601 33.2859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 370 0.001024 512 0.18 1340 13440 1.13651 0.5488 15.1309 16.4299 33.3863 33.5094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 370 0.001024 512 0.18 1340 13312 1.1328 0.545024 14.353 16.3515 32.5228 32.6431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 370 0.001024 512 0.18 1340 13248 1.14368 0.55232 18.7436 16.4531 37.0377 37.1589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 370 0.001024 512 0.18 1340 12672 1.15411 0.550688 12.8272 16.506 31.1774 31.3033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 370 0.001024 512 0.18 1340 13440 1.14 0.550912 18.7975 16.5508 37.1774 37.3025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 370 0.001024 512 0.18 1340 11520 1.12246 0.5296 11.3988 15.731 28.9233 29.0465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 370 0.001024 512 0.18 1340 13056 1.12368 0.540768 17.0339 16.2033 35.0427 35.1647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 370 0.001024 512 0.18 1340 12288 1.10762 0.52832 11.4635 15.764 29.0057 29.1267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 370 0.001024 512 0.18 1340 13600 1.12746 0.544832 18.1801 16.3521 36.3452 36.4699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 370 0.001024 512 0.18 1340 12800 1.15747 0.548704 12.3611 16.556 30.7621 30.8885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 370 0.001024 512 0.18 1340 13440 1.13437 0.544768 22.3093 16.484 40.6083 40.7327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 370 0.001024 512 0.18 1340 12544 1.108 0.530368 13.7656 15.9373 31.4807 31.5924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 370 0.001024 512 0.18 1340 13440 1.13226 0.543456 21.7227 16.3605 39.9047 40.0302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 370 0.001024 512 0.18 1340 11520 1.12675 0.528 12.5724 15.7794 30.148 30.2725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 370 0.001024 512 0.18 1340 12288 1.13014 0.538176 19.3298 16.0682 37.212 37.3336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 370 0.001024 512 0.18 1340 10240 1.13062 0.518752 11.1368 15.464 28.3943 28.5184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 370 0.001024 512 0.18 1340 12288 1.10762 0.53008 17.2996 15.7628 34.8387 34.9637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 370 0.001024 512 0.18 1340 9216 1.1072 0.498976 9.05427 14.859 25.6625 25.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 370 0.001024 512 0.18 1340 12800 1.15472 0.546432 19.0204 16.3989 37.2635 37.3854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 370 0.001024 512 0.18 1340 9600 1.14707 0.520192 10.4417 15.4703 27.7235 27.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 370 0.001024 512 0.18 1344 14080 1.12112 0.54784 14.7221 16.5126 33.0447 33.1658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 370 0.001024 512 0.18 1344 14080 1.12963 0.55296 15.6038 16.5183 33.9489 34.0745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 370 0.001024 512 0.18 1344 13824 1.12112 0.546624 15.1738 16.4233 33.4081 33.5299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 370 0.001024 512 0.18 1344 13056 1.12182 0.541568 9.69216 16.2139 27.7093 27.8332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 370 0.001024 512 0.18 1344 13888 1.12598 0.546816 17.4628 16.4438 35.7241 35.8493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 370 0.001024 512 0.18 1344 13440 1.14074 0.545088 11.1863 16.4824 29.5019 29.6284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 370 0.001024 512 0.18 1344 13824 1.11968 0.544544 16.3495 16.3577 34.5123 34.6388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 370 0.001024 512 0.18 1344 13312 1.10947 0.537312 10.231 16.0524 28.07 28.1968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 370 0.001024 512 0.18 1344 13824 1.12867 0.548864 18.8115 16.4476 37.0772 37.1999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 370 0.001024 512 0.18 1344 13824 1.12714 0.549984 13.6922 16.5039 32.0151 32.1415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 370 0.001024 512 0.18 1344 14080 1.12726 0.550912 18.4513 16.5354 36.8069 36.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 370 0.001024 512 0.18 1344 12800 1.08752 0.53248 12.114 15.7396 29.6152 29.7394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 370 0.001024 512 0.18 1344 13056 1.12755 0.540672 21.1804 16.2184 39.205 39.3318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 370 0.001024 512 0.18 1344 12288 1.10691 0.526336 13.1235 15.7555 30.6523 30.7712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 370 0.001024 512 0.18 1344 13600 1.13187 0.544384 22.0862 16.337 40.2431 40.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 370 0.001024 512 0.18 1344 12800 1.15619 0.546816 14.2523 16.4117 32.5098 32.6348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 370 0.001024 512 0.18 1344 13440 1.13549 0.548832 20.7507 16.4826 39.0627 39.1832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 370 0.001024 512 0.18 1344 12544 1.11693 0.531808 13.191 15.9459 30.9269 31.0471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 370 0.001024 512 0.18 1344 13440 1.1367 0.544352 19.7066 16.3617 37.8918 38.0211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 370 0.001024 512 0.18 1344 11520 1.12691 0.527392 11.9517 15.7798 29.5304 29.6568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 370 0.001024 512 0.18 1344 13312 1.10736 0.536192 19.1901 16.063 37.04 37.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 370 0.001024 512 0.18 1344 12288 1.07965 0.520128 12.5341 15.4644 29.7413 29.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 370 0.001024 512 0.18 1325 13824 1.13139 0.546816 16.0654 16.5152 34.3979 34.5205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 370 0.001024 512 0.18 1325 13760 1.1385 0.5528 14.5874 16.512 32.9332 33.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 370 0.001024 512 0.18 1325 13440 1.14 0.552608 9.48682 16.551 27.8723 27.9962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 370 0.001024 512 0.18 1325 13824 1.11795 0.547936 15.6392 16.4277 33.8743 33.9968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 370 0.001024 512 0.18 1325 13056 1.1233 0.544416 9.97984 16.2005 27.9927 28.1203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 370 0.001024 512 0.18 1325 13440 1.13626 0.546816 16.1077 16.4448 34.3785 34.4965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 370 0.001024 512 0.18 1325 13440 1.13782 0.545056 10.6767 16.4648 28.9684 29.0911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 370 0.001024 512 0.18 1325 13312 1.13581 0.544768 15.7259 16.3518 33.897 34.0214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 370 0.001024 512 0.18 1325 12288 1.13411 0.542464 9.84224 16.0583 27.7234 27.8446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 370 0.001024 512 0.18 1325 13824 1.13219 0.548864 19.0186 16.4399 37.2804 37.4071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 370 0.001024 512 0.18 1325 13824 1.12339 0.550912 13.6627 16.4928 31.9743 32.0946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 370 0.001024 512 0.18 1325 13440 1.14179 0.55168 17.7095 16.543 36.0933 36.2188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 370 0.001024 512 0.18 1325 11520 1.124 0.528384 10.9268 15.7394 28.4604 28.5855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 370 0.001024 512 0.18 1325 13056 1.12077 0.543104 20.7588 16.2172 38.7864 38.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 370 0.001024 512 0.18 1325 12288 1.10835 0.526336 12.9705 15.7607 30.507 30.6319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 370 0.001024 512 0.18 1325 13600 1.13341 0.544864 21.7552 16.3476 39.9221 40.0446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 370 0.001024 512 0.18 1325 12800 1.15642 0.546784 14.093 16.397 32.3364 32.4617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 370 0.001024 512 0.18 1325 13440 1.13754 0.546912 19.9009 16.4829 38.2113 38.3341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 370 0.001024 512 0.18 1325 12544 1.1153 0.536352 12.5993 15.9421 30.3363 30.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 370 0.001024 512 0.18 1325 13440 1.13526 0.544192 19.4745 16.3455 37.6422 37.7685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 370 0.001024 512 0.18 1325 11520 1.12464 0.528832 11.7196 15.7967 29.3145 29.4373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 370 0.001024 512 0.18 1325 12288 1.13408 0.536192 18.0337 16.0672 35.9131 36.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 370 0.001024 512 0.18 1325 10240 1.12941 0.518144 10.6258 15.4644 27.8824 28.0052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 370 0.001024 512 0.18 1344 13568 1.13536 0.548928 14.1584 16.5174 32.501 32.6253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 370 0.001024 512 0.18 1344 13312 1.13638 0.545856 9.23667 16.352 27.4129 27.5347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 370 0.001024 512 0.18 1344 13440 1.15043 0.551488 14.4091 16.5181 32.7716 32.9028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 370 0.001024 512 0.18 1344 13440 1.14384 0.555328 9.70186 16.5466 28.0912 28.2136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 370 0.001024 512 0.18 1344 13440 1.13008 0.546816 15.9596 16.446 34.2218 34.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 370 0.001024 512 0.18 1344 13056 1.12358 0.544768 10.0077 16.2111 28.0312 28.1537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 370 0.001024 512 0.18 1344 13440 1.13875 0.548864 15.1814 16.4378 33.4493 33.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 370 0.001024 512 0.18 1344 13440 1.13786 0.54672 10.1458 16.4798 28.4498 28.5737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 370 0.001024 512 0.18 1344 13440 1.14829 0.549472 8.67645 16.5137 27.0324 27.1525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 370 0.001024 512 0.18 1344 13312 1.13034 0.54656 14.7611 16.3586 32.9389 33.0634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 370 0.001024 512 0.18 1344 12288 1.1343 0.55296 9.15194 16.0532 27.0342 27.1582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 370 0.001024 512 0.18 1344 12288 1.10467 0.53248 7.73558 15.7496 25.267 25.3891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 370 0.001024 512 0.18 1344 13248 1.14589 0.5488 21.4976 16.4548 39.7913 39.9141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 370 0.001024 512 0.18 1344 12672 1.15379 0.549472 13.4425 16.4908 31.78 31.9032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 370 0.001024 512 0.18 1344 12096 1.18483 0.54896 10.956 16.5321 29.3666 29.4931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 370 0.001024 512 0.18 1344 13440 1.1449 0.55296 20.7304 16.5468 39.1178 39.2422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 370 0.001024 512 0.18 1344 11520 1.124 0.526816 12.3573 15.725 29.8787 30.0009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 370 0.001024 512 0.18 1344 11520 1.12902 0.526272 10.2617 15.7819 27.8404 27.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 370 0.001024 512 0.18 1344 13056 1.12723 0.542528 18.4529 16.2002 36.4656 36.5956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 370 0.001024 512 0.18 1344 12288 1.10464 0.52752 12.2259 15.7468 29.7482 29.8721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 370 0.001024 512 0.18 1344 11520 1.13053 0.53024 10.3222 15.8113 27.9367 28.0625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 370 0.001024 512 0.18 1344 12800 1.15309 0.546816 18.929 16.345 37.11 37.2347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 370 0.001024 512 0.18 1344 12800 1.15578 0.547904 13.1461 16.4066 31.3983 31.5208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 370 0.001024 512 0.18 1344 12000 1.18768 0.548768 11.0151 16.4641 29.3596 29.4843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 370 0.001024 512 0.18 1344 13440 1.13754 0.548672 18.8813 16.4649 37.176 37.2963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 370 0.001024 512 0.18 1344 12544 1.1113 0.532256 12.3916 15.9422 30.1196 30.2408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 370 0.001024 512 0.18 1344 10752 1.05891 0.500928 9.28458 14.8275 25.8169 25.9417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 370 0.001024 512 0.18 1344 12480 1.16125 0.54288 17.9514 16.3596 36.1555 36.2762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 370 0.001024 512 0.18 1344 11520 1.12835 0.528384 11.872 15.7781 29.4489 29.5747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 370 0.001024 512 0.18 1344 11520 1.14394 0.53328 10.0152 15.8598 27.6964 27.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 370 0.001024 512 0.18 1344 12288 1.13658 0.534912 17.0435 16.0664 34.9212 35.0478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 370 0.001024 512 0.18 1344 10240 1.13222 0.518272 10.7492 15.4516 27.9975 28.1203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 370 0.001024 512 0.18 1344 9216 1.10867 0.503104 8.37485 14.8504 24.9746 25.0982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 370 0.001024 512 0.18 1360 13056 1.15248 0.550912 14.134 16.5166 32.4939 32.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 370 0.001024 512 0.18 1360 12800 1.15165 0.544768 9.31466 16.3663 27.5157 27.6419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 370 0.001024 512 0.18 1360 13120 1.15094 0.550592 15.7504 16.5184 34.1155 34.2365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 370 0.001024 512 0.18 1360 12800 1.15616 0.552768 10.3696 16.547 28.7667 28.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 370 0.001024 512 0.18 1360 12480 1.16083 0.544864 8.62106 16.3575 26.8286 26.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 370 0.001024 512 0.18 1360 13056 1.14054 0.545088 14.9082 16.4393 33.1756 33.2983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 370 0.001024 512 0.18 1360 12288 1.1471 0.54208 9.31203 16.2166 27.3598 27.4852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 370 0.001024 512 0.18 1360 12672 1.15933 0.549344 8.10464 16.4997 26.4564 26.5819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 370 0.001024 512 0.18 1360 12992 1.1471 0.550912 19.8572 16.4452 38.1451 38.2679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 370 0.001024 512 0.18 1360 12544 1.15827 0.548 12.622 16.4816 30.9575 31.0804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 370 0.001024 512 0.18 1360 12096 1.1832 0.550912 10.3631 16.5073 28.7482 28.8707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 370 0.001024 512 0.18 1360 12800 1.15309 0.54352 18.2032 16.3495 36.3922 36.5233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 370 0.001024 512 0.18 1360 12288 1.1343 0.53664 11.5526 16.0626 29.4295 29.5506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 370 0.001024 512 0.18 1360 10752 1.14618 0.530432 8.23357 15.7644 25.8182 25.9408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 370 0.001024 512 0.18 1360 12672 1.1624 0.550912 18.676 16.4412 36.9727 37.0937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 370 0.001024 512 0.18 1360 12672 1.15888 0.550848 13.1922 16.5072 31.5512 31.6785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 370 0.001024 512 0.18 1360 12096 1.18272 0.550912 11.3473 16.5504 29.7729 29.8965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 370 0.001024 512 0.18 1360 11520 1.13443 0.531584 9.75242 15.8304 27.3913 27.5159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 370 0.001024 512 0.18 1360 12800 1.15837 0.547744 18.7884 16.5414 37.1816 37.3026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 370 0.001024 512 0.18 1360 11520 1.12496 0.528288 11.95 15.7411 29.4873 29.6137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 370 0.001024 512 0.18 1360 11520 1.13203 0.526336 10.4922 15.7923 28.0846 28.2069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 370 0.001024 512 0.18 1360 10240 1.16806 0.52832 8.57834 15.8451 26.2615 26.3858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 370 0.001024 512 0.18 1360 12288 1.14554 0.541824 17.306 16.2133 35.3573 35.4833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 370 0.001024 512 0.18 1360 10752 1.14346 0.526336 10.6613 15.7656 28.2387 28.3648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 370 0.001024 512 0.18 1360 11520 1.1369 0.528992 9.76202 15.8168 27.3849 27.5116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 370 0.001024 512 0.18 1360 9216 1.10493 0.50304 7.78422 14.864 24.3988 24.5271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 370 0.001024 512 0.18 1360 12800 1.15302 0.546368 18.2858 16.3433 36.4695 36.5956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 370 0.001024 512 0.18 1360 12800 1.16042 0.544448 13.4138 16.4101 31.6721 31.7934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 370 0.001024 512 0.18 1360 12000 1.1823 0.550912 10.621 16.4795 28.9758 29.0964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 370 0.001024 512 0.18 1360 9600 1.14419 0.518432 8.56186 15.473 25.8376 25.9644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 370 0.001024 512 0.18 1344 13312 1.14442 0.54944 15.7053 16.514 34.0536 34.1772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 370 0.001024 512 0.18 1344 12800 1.14688 0.544768 9.69194 16.3506 27.8753 27.9982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 370 0.001024 512 0.18 1344 12288 1.14774 0.544 7.88755 16.2116 25.9346 26.0591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 370 0.001024 512 0.18 1344 13120 1.15824 0.554496 14.857 16.5034 33.2115 33.3394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 370 0.001024 512 0.18 1344 12800 1.16026 0.556352 9.62067 16.548 28.0288 28.1539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 370 0.001024 512 0.18 1344 12480 1.16134 0.54368 7.94061 16.3524 26.1414 26.2653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 370 0.001024 512 0.18 1344 13056 1.14304 0.548864 19.1344 16.4251 37.3902 37.5139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 370 0.001024 512 0.18 1344 12288 1.1448 0.541568 11.9075 16.217 29.9529 30.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 370 0.001024 512 0.18 1344 12672 1.15587 0.550016 10.5156 16.5032 28.8636 28.9885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 370 0.001024 512 0.18 1344 10752 1.14714 0.530432 7.94806 15.7632 25.5311 25.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 370 0.001024 512 0.18 1344 12992 1.15302 0.546816 18.4327 16.4325 36.7079 36.8316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 370 0.001024 512 0.18 1344 12544 1.1609 0.548224 11.9698 16.4739 30.2948 30.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 370 0.001024 512 0.18 1344 12096 1.18307 0.5504 9.6631 16.5186 28.0575 28.1787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 370 0.001024 512 0.18 1344 10752 1.15837 0.53088 7.56224 15.944 25.3349 25.4626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 370 0.001024 512 0.18 1344 12800 1.15293 0.547392 17.2782 16.3489 35.4716 35.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 370 0.001024 512 0.18 1344 12288 1.14176 0.540672 11.0588 16.0524 28.9329 29.0549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 370 0.001024 512 0.18 1344 10752 1.14874 0.528384 8.28534 15.749 25.8531 25.9768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 370 0.001024 512 0.18 1344 10240 1.13014 0.518048 7.0855 15.4634 24.3441 24.4705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 370 0.001024 512 0.18 1344 13248 1.14723 0.548864 18.5356 16.4398 36.8143 36.9377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 370 0.001024 512 0.18 1344 12672 1.16125 0.54752 12.8242 16.4888 31.1655 31.2913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 370 0.001024 512 0.18 1344 12096 1.18653 0.55056 10.8311 16.5517 29.2598 29.3851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 370 0.001024 512 0.18 1344 11520 1.12944 0.529152 9.65738 15.81 27.2662 27.3911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 370 0.001024 512 0.18 1344 12800 1.15622 0.550912 17.9866 16.5315 36.3673 36.4894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 370 0.001024 512 0.18 1344 11520 1.12032 0.532928 11.7037 15.7423 29.2392 29.3655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 370 0.001024 512 0.18 1344 11520 1.12739 0.525024 9.8905 15.7947 27.478 27.5906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 370 0.001024 512 0.18 1344 10240 1.16912 0.530432 8.69821 15.8496 26.3897 26.5153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 370 0.001024 512 0.18 1350 12800 1.15651 0.547872 15.3906 16.5228 33.7587 33.8823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 370 0.001024 512 0.18 1350 12288 1.15792 0.545056 9.97549 16.3723 28.1916 28.3155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 370 0.001024 512 0.18 1350 12288 1.14528 0.540352 8.51878 16.2005 26.5481 26.6732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 370 0.001024 512 0.18 1350 12800 1.16528 0.552032 14.5814 16.5191 32.958 33.0798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 370 0.001024 512 0.18 1350 12800 1.15616 0.550912 9.71824 16.5439 28.1133 28.2416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 370 0.001024 512 0.18 1350 12480 1.1609 0.545248 8.08534 16.3638 26.2981 26.4213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 370 0.001024 512 0.18 1350 11520 1.12602 0.527296 6.76598 15.7406 24.2997 24.4222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 370 0.001024 512 0.18 1350 12672 1.15267 0.548096 18.5698 16.4247 36.8316 36.9573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 370 0.001024 512 0.18 1350 12288 1.14406 0.541984 11.8833 16.2151 29.9297 30.0506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 370 0.001024 512 0.18 1350 12672 1.15926 0.550912 10.2371 16.5068 28.5957 28.7176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 370 0.001024 512 0.18 1350 10752 1.14826 0.526336 7.90422 15.751 25.4741 25.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 370 0.001024 512 0.18 1350 12544 1.16461 0.548864 17.675 16.4305 35.9622 36.0837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 370 0.001024 512 0.18 1350 12544 1.16019 0.546816 11.9162 16.4662 30.2338 30.3558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 370 0.001024 512 0.18 1350 12096 1.18202 0.551168 9.61837 16.5141 28.0091 28.1313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 370 0.001024 512 0.18 1350 10752 1.16298 0.53248 7.68378 15.9402 25.4607 25.5885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 370 0.001024 512 0.18 1350 12288 1.16198 0.546624 16.5826 16.35 34.7886 34.9176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 370 0.001024 512 0.18 1350 11264 1.16243 0.536896 10.3077 16.0498 28.202 28.3268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 370 0.001024 512 0.18 1350 10752 1.14602 0.529184 8.56746 15.7509 26.1356 26.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 370 0.001024 512 0.18 1350 10240 1.13712 0.518176 7.21011 15.4695 24.4779 24.6036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 370 0.001024 512 0.18 1350 12672 1.15994 0.549248 18.8978 16.4415 37.193 37.3166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 370 0.001024 512 0.18 1350 12672 1.16218 0.552 13.4725 16.4887 31.8171 31.9426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 370 0.001024 512 0.18 1350 12096 1.18243 0.549152 11.3095 16.5507 29.733 29.8543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 370 0.001024 512 0.18 1350 11520 1.13344 0.527968 9.82358 15.8269 27.4528 27.5779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 370 0.001024 512 0.18 1350 11520 1.14522 0.53008 9.6128 15.8749 27.3065 27.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 370 0.001024 512 0.18 1350 12800 1.15949 0.550528 18.1414 16.5285 36.523 36.6456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 370 0.001024 512 0.18 1350 11520 1.12138 0.5248 12.1945 15.7292 29.713 29.8329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 370 0.001024 512 0.18 1350 11520 1.13187 0.529728 10.3608 15.7974 27.9644 28.0857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 370 0.001024 512 0.18 1350 10240 1.16755 0.529888 8.72554 15.8504 26.4117 26.5359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 370 0.001024 512 0.18 1350 9600 1.14566 0.520192 8.19824 15.459 25.4671 25.5885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 370 0.001024 512 0.18 1380 13568 1.13376 0.550912 15.5478 16.5129 33.8859 34.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 370 0.001024 512 0.18 1380 13312 1.13302 0.544768 10.1838 16.3666 28.3712 28.4987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 370 0.001024 512 0.18 1380 13056 1.1279 0.53904 8.3937 16.21 26.411 26.5336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 370 0.001024 512 0.18 1380 12288 1.13754 0.536576 7.16467 16.055 25.0356 25.1604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 370 0.001024 512 0.18 1380 13440 1.1465 0.549248 19.7202 16.5238 38.0839 38.2075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 370 0.001024 512 0.18 1380 13440 1.14304 0.54864 13.0039 16.5277 31.3692 31.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 370 0.001024 512 0.18 1380 12480 1.16067 0.544704 10.2026 16.3447 28.3978 28.5225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 370 0.001024 512 0.18 1380 11520 1.12557 0.525664 8.42637 15.7267 25.9481 26.0731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 370 0.001024 512 0.18 1380 13440 1.12922 0.548864 19.02 16.4212 37.2654 37.3908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 370 0.001024 512 0.18 1380 13056 1.12963 0.540672 12.1577 16.2041 30.1699 30.2944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 370 0.001024 512 0.18 1380 12672 1.15926 0.54688 10.0396 16.5032 28.3904 28.5143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 370 0.001024 512 0.18 1380 12288 1.10771 0.525664 8.70678 15.7428 26.2255 26.3475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 370 0.001024 512 0.18 1380 11520 1.12816 0.530432 7.50003 15.7935 25.0906 25.2158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 370 0.001024 512 0.18 1380 13440 1.13997 0.5488 17.9995 16.4423 36.268 36.3924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 370 0.001024 512 0.18 1380 13440 1.13651 0.546688 12.124 16.4816 30.4314 30.5603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 370 0.001024 512 0.18 1380 13440 1.14925 0.548864 10.6066 16.5002 28.9499 29.0752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 370 0.001024 512 0.18 1380 12544 1.11392 0.53248 8.54595 15.9569 26.2991 26.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 370 0.001024 512 0.18 1380 11200 1.10688 0.515456 7.0975 15.3826 24.2447 24.3651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 370 0.001024 512 0.18 1380 13312 1.1345 0.545312 17.1196 16.3648 35.3065 35.4296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 370 0.001024 512 0.18 1380 12288 1.13779 0.536576 10.9929 16.0638 28.8691 28.9906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 370 0.001024 512 0.18 1380 12288 1.11002 0.52592 9.37053 15.7481 26.9016 27.0275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 370 0.001024 512 0.18 1380 10240 1.13283 0.519168 7.01702 15.465 24.2761 24.3959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 370 0.001024 512 0.18 1380 10240 1.17056 0.53248 6.72003 15.8452 24.4097 24.5332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 370 0.001024 512 0.18 1344 13056 1.1527 0.548864 14.3932 16.5134 32.7504 32.8749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 370 0.001024 512 0.18 1344 12800 1.15107 0.544416 9.37587 16.369 27.5804 27.7012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 370 0.001024 512 0.18 1344 12288 1.1503 0.54128 7.61974 16.2151 25.6663 25.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 370 0.001024 512 0.18 1344 12288 1.1384 0.538336 6.87642 16.0472 24.7446 24.8709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 370 0.001024 512 0.18 1344 13120 1.15651 0.552448 18.3153 16.5197 36.686 36.8094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 370 0.001024 512 0.18 1344 12800 1.15958 0.54976 11.8919 16.5313 30.2704 30.3944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 370 0.001024 512 0.18 1344 12480 1.16362 0.5448 9.67194 16.3504 27.8746 27.9957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 370 0.001024 512 0.18 1344 11520 1.124 0.528384 8.22586 15.7403 25.7601 25.8862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 370 0.001024 512 0.18 1344 12800 1.1569 0.547008 7.81878 16.3965 26.0624 26.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 370 0.001024 512 0.18 1344 13056 1.14771 0.548224 17.4749 16.423 35.7344 35.8603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 370 0.001024 512 0.18 1344 12288 1.14746 0.54272 10.9757 16.2116 29.0229 29.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 370 0.001024 512 0.18 1344 12672 1.15763 0.552896 9.55718 16.4919 27.9001 28.0252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 370 0.001024 512 0.18 1344 10752 1.14899 0.528192 7.28749 15.7658 24.8703 24.9914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 370 0.001024 512 0.18 1344 11520 1.12896 0.531264 6.9553 15.7828 24.541 24.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 370 0.001024 512 0.18 1344 12992 1.15203 0.546816 16.487 16.4444 34.7752 34.9019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 370 0.001024 512 0.18 1344 12544 1.16134 0.548864 10.6398 16.4784 28.9685 29.0912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 370 0.001024 512 0.18 1344 12096 1.18333 0.550272 9.17213 16.5122 27.5626 27.6881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 370 0.001024 512 0.18 1344 10752 1.16282 0.53248 7.09997 15.9377 24.8772 24.9986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 370 0.001024 512 0.18 1344 11200 1.10893 0.514656 6.89542 15.3948 24.0556 24.1801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 370 0.001024 512 0.18 1344 12800 1.14643 0.545856 15.813 16.3474 33.9972 34.1219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 370 0.001024 512 0.18 1344 12288 1.13651 0.536576 10.4168 16.0507 28.2833 28.4039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 370 0.001024 512 0.18 1344 10752 1.1495 0.526624 7.74058 15.7512 25.3076 25.4308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 370 0.001024 512 0.18 1344 10240 1.13674 0.519712 6.88928 15.4613 24.1451 24.2708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 370 0.001024 512 0.18 1344 10240 1.17056 0.530432 6.16688 15.833 23.8429 23.9683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 370 0.001024 512 0.18 1344 9216 1.10854 0.501248 6.03251 14.8508 22.6358 22.7583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 370 0.001024 512 0.18 1408 11520 1.18915 0.55216 13.058 16.5028 31.4522 31.5802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 370 0.001024 512 0.18 1408 11520 1.19021 0.54928 14.4758 16.5187 32.88 33.0014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 370 0.001024 512 0.18 1408 11264 1.18784 0.544352 9.87827 16.3644 28.1176 28.2377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 370 0.001024 512 0.18 1408 10752 1.18358 0.540672 7.99539 16.1996 26.0599 26.1819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 370 0.001024 512 0.18 1408 10240 1.18941 0.536576 6.87491 16.0631 24.8123 24.9402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 370 0.001024 512 0.18 1408 10240 1.15744 0.524288 6.53869 15.7218 24.0891 24.2135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 370 0.001024 512 0.18 1408 9216 1.188 0.527712 5.9936 15.7484 23.605 23.7242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 370 0.001024 512 0.18 1408 8960 1.21056 0.530432 5.56938 15.9548 23.4075 23.5336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 370 0.001024 512 0.18 1408 8192 1.18509 0.517344 5.46806 15.4483 22.7594 22.8844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 370 0.001024 512 0.18 1380 12544 1.1135 0.533856 6.24701 15.9575 23.9922 24.1136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 370 0.001024 512 0.18 1344 10752 1.16029 0.529024 5.35187 15.9408 23.1223 23.2448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 370 0.001024 512 0.18 1350 8960 1.15955 0.514304 4.66147 15.3915 21.8694 21.9937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 370 0.001024 512 0.18 1344 11200 1.11101 0.514048 5.54368 15.3936 22.7134 22.8546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 370 0.001024 512 0.18 1344 12288 1.13686 0.541664 6.50829 16.0518 24.3794 24.5063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 370 0.001024 512 0.18 1344 11520 1.13862 0.53248 9.048 15.9416 26.8024 26.9268
