{:input (genetic.representation/genetic-representation "../mediumcorpus/58220.DD931E78.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_36, wire1_40, wire2_44, wire3_48, wire4_52, wire5_56, wire6_60, wire7_64, wire8_68, wire9_72, wire65_69_41_61_57_45_53_73_10_37_49, wire11_35, wire12_39, wire13_43, wire14_47, wire15_51, wire16_55, wire17_59, wire18_63, wire19_67, wire20_71\n);\n  wire \\:missing_edge ;\n  input wire0_36;\n  wire wire0_36;\n  output wire11_35;\n  wire wire11_35;\n  output wire12_39;\n  wire wire12_39;\n  output wire13_43;\n  wire wire13_43;\n  output wire14_47;\n  wire wire14_47;\n  output wire15_51;\n  wire wire15_51;\n  output wire16_55;\n  wire wire16_55;\n  output wire17_59;\n  wire wire17_59;\n  output wire18_63;\n  wire wire18_63;\n  output wire19_67;\n  wire wire19_67;\n  input wire1_40;\n  wire wire1_40;\n  output wire20_71;\n  wire wire20_71;\n  wire wire21;\n  wire wire22;\n  wire wire23;\n  wire wire24_34;\n  wire wire24_36;\n  wire wire24_37;\n  wire wire25_38;\n  wire wire25_40;\n  wire wire25_41;\n  wire wire26_42;\n  wire wire26_44;\n  wire wire26_45;\n  wire wire27_46;\n  wire wire27_48;\n  wire wire27_49;\n  wire wire28_50;\n  wire wire28_52;\n  wire wire28_53;\n  wire wire29_54;\n  wire wire29_56;\n  wire wire29_57;\n  input wire2_44;\n  wire wire2_44;\n  wire wire30_58;\n  wire wire30_60;\n  wire wire30_61;\n  wire wire31_62;\n  wire wire31_64;\n  wire wire31_65;\n  wire wire32_66;\n  wire wire32_68;\n  wire wire32_69;\n  wire wire33_70;\n  wire wire33_72;\n  wire wire33_73;\n  wire wire34_35;\n  wire wire38_39;\n  input wire3_48;\n  wire wire3_48;\n  wire wire42_43;\n  wire wire46_47;\n  input wire4_52;\n  wire wire4_52;\n  wire wire50_51;\n  wire wire54_55;\n  wire wire58_59;\n  input wire5_56;\n  wire wire5_56;\n  wire wire62_63;\n  input wire65_69_41_61_57_45_53_73_10_37_49;\n  wire wire65_69_41_61_57_45_53_73_10_37_49;\n  wire wire66_67;\n  input wire6_60;\n  wire wire6_60;\n  wire wire70_71;\n  input wire7_64;\n  wire wire7_64;\n  input wire8_68;\n  wire wire8_68;\n  input wire9_72;\n  wire wire9_72;\n  assign wire24_34 = 4'h8 >> { wire24_37, wire24_36 };\n  assign wire33_70 = 4'h8 >> { wire33_73, wire33_72 };\n  assign wire25_38 = 4'h8 >> { wire25_41, wire25_40 };\n  assign wire26_42 = 4'h8 >> { wire26_45, wire26_44 };\n  assign wire27_46 = 4'h8 >> { wire27_49, wire27_48 };\n  assign wire28_50 = 4'h8 >> { wire28_53, wire28_52 };\n  assign wire29_54 = 4'h8 >> { wire29_57, wire29_56 };\n  assign wire30_58 = 4'h8 >> { wire30_61, wire30_60 };\n  assign wire31_62 = 4'h8 >> { wire31_65, wire31_64 };\n  assign wire32_66 = 4'h8 >> { wire32_69, wire32_68 };\n  assign wire21 = 1'h0;\n  assign wire22 = 1'h1;\n  assign wire23 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire33_73 = wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire33_72 = wire9_72;\n  assign wire20_71 = wire70_71;\n  assign wire70_71 = wire33_70;\n  assign wire32_69 = wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire32_68 = wire8_68;\n  assign wire19_67 = wire66_67;\n  assign wire66_67 = wire32_66;\n  assign wire31_65 = wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire31_64 = wire7_64;\n  assign wire18_63 = wire62_63;\n  assign wire62_63 = wire31_62;\n  assign wire30_61 = wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire30_60 = wire6_60;\n  assign wire17_59 = wire58_59;\n  assign wire58_59 = wire30_58;\n  assign wire29_57 = wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire29_56 = wire5_56;\n  assign wire16_55 = wire54_55;\n  assign wire54_55 = wire29_54;\n  assign wire28_53 = wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire28_52 = wire4_52;\n  assign wire15_51 = wire50_51;\n  assign wire50_51 = wire28_50;\n  assign wire27_49 = wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire27_48 = wire3_48;\n  assign wire14_47 = wire46_47;\n  assign wire46_47 = wire27_46;\n  assign wire26_45 = wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire26_44 = wire2_44;\n  assign wire13_43 = wire42_43;\n  assign wire42_43 = wire26_42;\n  assign wire25_41 = wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire25_40 = wire1_40;\n  assign wire12_39 = wire38_39;\n  assign wire38_39 = wire25_38;\n  assign wire24_37 = wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire24_36 = wire0_36;\n  assign wire11_35 = wire34_35;\n  assign wire34_35 = wire24_34;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:3.1-145.10\" *)\nmodule postsynth(wire0_36, wire1_40, wire2_44, wire3_48, wire4_52, wire5_56, wire6_60, wire7_64, wire8_68, wire9_72, wire65_69_41_61_57_45_53_73_10_37_49, wire11_35, wire12_39, wire13_43, wire14_47, wire15_51, wire16_55, wire17_59, wire18_63, wire19_67, wire20_71\n);\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:5.8-5.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:6.9-6.17\" *)\n  input wire0_36;\n  wire wire0_36;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:8.10-8.19\" *)\n  output wire11_35;\n  wire wire11_35;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:10.10-10.19\" *)\n  output wire12_39;\n  wire wire12_39;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:12.10-12.19\" *)\n  output wire13_43;\n  wire wire13_43;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:14.10-14.19\" *)\n  output wire14_47;\n  wire wire14_47;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:16.10-16.19\" *)\n  output wire15_51;\n  wire wire15_51;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:18.10-18.19\" *)\n  output wire16_55;\n  wire wire16_55;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:20.10-20.19\" *)\n  output wire17_59;\n  wire wire17_59;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:22.10-22.19\" *)\n  output wire18_63;\n  wire wire18_63;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:24.10-24.19\" *)\n  output wire19_67;\n  wire wire19_67;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:26.9-26.17\" *)\n  input wire1_40;\n  wire wire1_40;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:28.10-28.19\" *)\n  output wire20_71;\n  wire wire20_71;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:30.8-30.14\" *)\n  wire wire21;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:31.8-31.14\" *)\n  wire wire22;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:32.8-32.14\" *)\n  wire wire23;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:33.8-33.17\" *)\n  wire wire24_34;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:34.8-34.17\" *)\n  wire wire24_36;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:35.8-35.17\" *)\n  wire wire24_37;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:36.8-36.17\" *)\n  wire wire25_38;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:37.8-37.17\" *)\n  wire wire25_40;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:38.8-38.17\" *)\n  wire wire25_41;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:39.8-39.17\" *)\n  wire wire26_42;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:40.8-40.17\" *)\n  wire wire26_44;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:41.8-41.17\" *)\n  wire wire26_45;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:42.8-42.17\" *)\n  wire wire27_46;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:43.8-43.17\" *)\n  wire wire27_48;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:44.8-44.17\" *)\n  wire wire27_49;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:45.8-45.17\" *)\n  wire wire28_50;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:46.8-46.17\" *)\n  wire wire28_52;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:47.8-47.17\" *)\n  wire wire28_53;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:48.8-48.17\" *)\n  wire wire29_54;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:49.8-49.17\" *)\n  wire wire29_56;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:50.8-50.17\" *)\n  wire wire29_57;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:51.9-51.17\" *)\n  input wire2_44;\n  wire wire2_44;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:53.8-53.17\" *)\n  wire wire30_58;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:54.8-54.17\" *)\n  wire wire30_60;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:55.8-55.17\" *)\n  wire wire30_61;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:56.8-56.17\" *)\n  wire wire31_62;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:57.8-57.17\" *)\n  wire wire31_64;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:58.8-58.17\" *)\n  wire wire31_65;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:59.8-59.17\" *)\n  wire wire32_66;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:60.8-60.17\" *)\n  wire wire32_68;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:61.8-61.17\" *)\n  wire wire32_69;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:62.8-62.17\" *)\n  wire wire33_70;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:63.8-63.17\" *)\n  wire wire33_72;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:64.8-64.17\" *)\n  wire wire33_73;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:65.8-65.17\" *)\n  wire wire34_35;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:66.8-66.17\" *)\n  wire wire38_39;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:67.9-67.17\" *)\n  input wire3_48;\n  wire wire3_48;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:69.8-69.17\" *)\n  wire wire42_43;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:70.8-70.17\" *)\n  wire wire46_47;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:71.9-71.17\" *)\n  input wire4_52;\n  wire wire4_52;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:73.8-73.17\" *)\n  wire wire50_51;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:74.8-74.17\" *)\n  wire wire54_55;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:75.8-75.17\" *)\n  wire wire58_59;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:76.9-76.17\" *)\n  input wire5_56;\n  wire wire5_56;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:78.8-78.17\" *)\n  wire wire62_63;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:79.9-79.45\" *)\n  input wire65_69_41_61_57_45_53_73_10_37_49;\n  wire wire65_69_41_61_57_45_53_73_10_37_49;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:81.8-81.17\" *)\n  wire wire66_67;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:82.9-82.17\" *)\n  input wire6_60;\n  wire wire6_60;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:84.8-84.17\" *)\n  wire wire70_71;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:85.9-85.17\" *)\n  input wire7_64;\n  wire wire7_64;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:87.9-87.17\" *)\n  input wire8_68;\n  wire wire8_68;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A388CD9C.v:89.9-89.17\" *)\n  input wire9_72;\n  wire wire9_72;\n  assign wire19_67 = wire65_69_41_61_57_45_53_73_10_37_49 & wire8_68;\n  assign wire11_35 = wire0_36 & wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire20_71 = wire9_72 & wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire12_39 = wire1_40 & wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire13_43 = wire2_44 & wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire14_47 = wire3_48 & wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire15_51 = wire4_52 & wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire16_55 = wire5_56 & wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire17_59 = wire6_60 & wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire18_63 = wire7_64 & wire65_69_41_61_57_45_53_73_10_37_49;\n  assign \\:missing_edge  = 1'h0;\n  assign wire21 = 1'h0;\n  assign wire22 = 1'h1;\n  assign wire23 = 1'h0;\n  assign wire24_34 = wire11_35;\n  assign wire24_36 = wire0_36;\n  assign wire24_37 = wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire25_38 = wire12_39;\n  assign wire25_40 = wire1_40;\n  assign wire25_41 = wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire26_42 = wire13_43;\n  assign wire26_44 = wire2_44;\n  assign wire26_45 = wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire27_46 = wire14_47;\n  assign wire27_48 = wire3_48;\n  assign wire27_49 = wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire28_50 = wire15_51;\n  assign wire28_52 = wire4_52;\n  assign wire28_53 = wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire29_54 = wire16_55;\n  assign wire29_56 = wire5_56;\n  assign wire29_57 = wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire30_58 = wire17_59;\n  assign wire30_60 = wire6_60;\n  assign wire30_61 = wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire31_62 = wire18_63;\n  assign wire31_64 = wire7_64;\n  assign wire31_65 = wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire32_66 = wire19_67;\n  assign wire32_68 = wire8_68;\n  assign wire32_69 = wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire33_70 = wire20_71;\n  assign wire33_72 = wire9_72;\n  assign wire33_73 = wire65_69_41_61_57_45_53_73_10_37_49;\n  assign wire34_35 = wire11_35;\n  assign wire38_39 = wire12_39;\n  assign wire42_43 = wire13_43;\n  assign wire46_47 = wire14_47;\n  assign wire50_51 = wire15_51;\n  assign wire54_55 = wire16_55;\n  assign wire58_59 = wire17_59;\n  assign wire62_63 = wire18_63;\n  assign wire66_67 = wire19_67;\n  assign wire70_71 = wire20_71;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}