$date
	Sun Oct  6 23:21:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_21_tb $end
$var wire 1 ! a1 $end
$var wire 1 " a0 $end
$var reg 1 # s $end
$scope module uut $end
$var wire 1 " A0 $end
$var wire 1 ! A1 $end
$var wire 1 # S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
1"
0!
$end
#20
0"
1!
1#
#40
