# CMOS Inverter Analysis using LTSpice

## ğŸ“Œ Introduction
This project analyzes the **CMOS Inverter Circuit** using **LTSpice**, focusing on its **DC characteristics, delay, power dissipation, and noise margins**. Various simulations are performed, including:
- **DC Sweep Analysis**
- **Power Analysis**
- **Delay Calculation**
- **Voltage Transfer Characteristics (VTC)**
- **Effect of PMOS width (Wp) on inverter performance**

The goal is to **optimize transistor sizing** and **understand the switching behavior** of CMOS inverters.

---

## ğŸ“‚ Project Structure

```
CMOS_Inverter_Analysis/
â”‚â”€â”€ Library/
â”‚   â”œâ”€â”€ cmosn.asy            # Custom NMOS symbol for LTSpice
â”‚   â”œâ”€â”€ cmosp.asy            # Custom PMOS symbol for LTSpice
â”‚   â”œâ”€â”€ tsmc018.lib          # TSMC 180nm MOSFET models
â”‚
â”‚â”€â”€ Reports/
â”‚   â”œâ”€â”€ Characteristics_Of_CMOS_Inverter_Circuit.md
â”‚   â”œâ”€â”€ CMOS_delay_detailed_analysis.md
â”‚   â”œâ”€â”€ DC_Analysis_CMOS_Inverter.md
â”‚   â”œâ”€â”€ DC_sweep_with_varying_Wp_analysis.md
â”‚
â”‚â”€â”€ Results/
â”‚   â”œâ”€â”€ Characteristics_Of_CMOS_Inverter.png
â”‚   â”œâ”€â”€ CMOS_delay_detailed_analysis.png
â”‚   â”œâ”€â”€ DC_Analysis_CMOS_Inverter.png
â”‚   â”œâ”€â”€ DC_sweep_with_varying_Wp_analysis.png
â”‚
â”‚â”€â”€ Schematics/
â”‚   â”œâ”€â”€ CMOS_dc_power_analysis.asc          # LTSpice schematic for power analysis
â”‚   â”œâ”€â”€ CMOS_inverter_dc_sweep.asc          # LTSpice schematic for DC sweep
â”‚   â”œâ”€â”€ CMOS_Inverter.asc                    # Main CMOS inverter schematic
â”‚
â”‚â”€â”€ Scripts/
â”‚   â”œâ”€â”€ plot_vtc.py                # Python script for plotting VTC curve
â”‚   â”œâ”€â”€ analyze_power.py            # Script for analyzing power dissipation
â”‚   â”œâ”€â”€ calculate_delay.py          # Script for extracting delay from LTSpice data
â”‚
â”‚â”€â”€ README.md                       # Project documentation
â”‚â”€â”€ LICENSE                          # License file (if applicable)
â”‚â”€â”€ .gitignore                        # Ignore unnecessary files (LTSpice backups, logs)
```

---

## ğŸš€ Getting Started

### 1ï¸âƒ£ **Installation**
Ensure you have **LTSpice** installed. Download it from:
ğŸ”— [LTSpice Download](https://www.analog.com/en/design-center/design-tools-and-calculators/ltspice-simulator.html)

**Optional:** If you want to analyze results using Python, install the required libraries:
```bash
pip install numpy matplotlib pandas
```

---

### 2ï¸âƒ£ **Running LTSpice Simulations**
To run the simulations:
1. **Open LTSpice**.
2. Load the `.asc` files from the **Schematics/** directory.
3. Click **Run Simulation (â¯ï¸ button)**.
4. Analyze the **VTC curves, power, and delay characteristics**.

---

## ğŸ“Š Simulation Details

### âœ… **1. DC Sweep Analysis (VTC)**
- **Schematic:** `CMOS_inverter_dc_sweep.asc`
- **Objective:** Plot the **Voltage Transfer Characteristics (VTC)**.
- **Key LTSpice commands:**
```spice
.dc V2 0 1.8 0.02
.include tsmc018.lib
```
- **Expected Output:**
  - **Vout vs Vin plot**
  - **Switching threshold calculation**

---

### âœ… **2. CMOS Delay Analysis**
- **Schematic:** `CMOS_Inverter.asc`
- **Objective:** Measure **propagation delay**.
- **Key LTSpice commands:**
```spice
.tran 10n
.include tsmc018.lib
```
- **Expected Output:**
  - **Rise-time & Fall-time measurements**
  - **tPLH, tPHL calculations**

---

### âœ… **3. Power Dissipation Analysis**
- **Schematic:** `CMOS_dc_power_analysis.asc`
- **Objective:** Measure **short-circuit and static power dissipation**.
- **Key LTSpice commands:**
```spice
.meas DC SCPOWER FIND V(VDD)*I(V2) AT 0.8
.meas DC SSPOWER FIND V(VDD)*I(V2) AT 0
.include tsmc018.lib
```
- **Expected Output:**
  - **Power dissipation values for different inputs**.

---

### âœ… **4. Effect of PMOS Width (Wp)**
- **Schematic:** `DC_sweep_with_varying_Wp_analysis.asc`
- **Objective:** Study how **PMOS width (Wp)** affects inverter behavior.
- **Key LTSpice commands:**
```spice
.step param Wp 800n 1600n 400n
.dc V2 0 1.8 0.02
.include tsmc018.lib
```
- **Expected Output:**
  - **VTC curve for different Wp values**
  - **Effect on noise margins & power dissipation**

---

## ğŸ“œ Results & Analysis
ğŸ“ **Find all simulation results in the `Results/` directory.**  
Each `.png` file represents the graph generated from the corresponding `.asc` schematic.

| Analysis | Image |
|----------|-----------------------------|
| **VTC Characteristics** | ![Characteristics_Of_CMOS_Inverter](Results/Characteristics_Of_CMOS_Inverter.png) |
| **CMOS Delay Analysis** | ![CMOS_delay_detailed_analysis](Results/CMOS_delay_detailed_analysis.png) |
| **DC Sweep Analysis** | ![DC_Analysis_CMOS_Inverter](Results/DC_Analysis_CMOS_Inverter.png) |
| **Effect of Wp** | ![DC_sweep_with_varying_Wp_analysis](Results/DC_sweep_with_varying_Wp_analysis.png) |

---

## âš¡ Automating Analysis with Python
For post-processing LTSpice results, use the Python scripts in `Scripts/`:
1. **VTC Plotting**:
   ```bash
   python plot_vtc.py
   ```
2. **Power Analysis**:
   ```bash
   python analyze_power.py
   ```
3. **Delay Calculation**:
   ```bash
   python calculate_delay.py
   ```

These scripts process LTSpice data (`.raw` files) and generate **graphs & reports**.

---

## ğŸ¯ Conclusion
- **This project provides an in-depth CMOS inverter analysis**.
- **Transistor sizing significantly affects delay, power, and noise margins**.
- **Optimizing PMOS width (Wp) is key for balancing noise margins**.
- **LTSpice + Python can automate and enhance circuit analysis**.

---