The following files were generated for 'VIO' in directory
/home/ise/Desktop/APPSFPGA_MEM/ipcore_dir/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * VIO.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * VIO/example_design/example_VIO.ucf
   * VIO/example_design/example_vio.vhd
   * VIO/implement/chipscope_icon.xco
   * VIO/implement/coregen.cgp
   * VIO/implement/example_VIO.prj
   * VIO/implement/example_VIO.xst
   * VIO/implement/ise_implement.bat
   * VIO/implement/ise_implement.sh
   * VIO/implement/pa_ise_implement.tcl
   * VIO/read_me.txt
   * VIO.cdc
   * VIO.constraints/VIO.ucf
   * VIO.constraints/VIO.xdc
   * VIO.ngc
   * VIO.ucf
   * VIO.vhd
   * VIO.vho
   * VIO.xdc
   * VIO_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * VIO.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * VIO.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * VIO.gise
   * VIO.xise
   * _xmsgs/pn_parser.xmsgs

Deliver Readme:
   Readme file for the IP.

   * VIO_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * VIO_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

