

================================================================
== Vivado HLS Report for 'busqueda_cam'
================================================================
* Date:           Fri Jul 24 17:47:06 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cam_simple
* Solution:       simple_optimizada
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.090|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1027|  1027|  1027|  1027|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1025|  1025|         3|          1|          1|  1024|    yes   |
        |- Loop 2  |  1025|  1025|         3|          1|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    114|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    126|    -|
|Register         |        -|      -|      56|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      56|    240|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_181_p2                     |     +    |      0|  0|  13|          11|           1|
    |i_fu_218_p2                       |     +    |      0|  0|  13|          11|           1|
    |and_ln22_fu_243_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln30_fu_206_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp1_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln17_fu_212_p2               |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln25_fu_175_p2               |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln879_1_fu_196_p2            |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln879_2_fu_238_p2            |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_3_fu_201_p2            |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_fu_233_p2              |   icmp   |      0|  0|  13|          11|          11|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 114|          82|          64|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2  |   9|          2|    1|          2|
    |i1_0_reg_123             |   9|          2|   11|         22|
    |i_0_reg_134              |   9|          2|   11|         22|
    |result_V_V_blk_n         |   9|          2|    1|          2|
    |result_V_V_din           |  21|          4|   11|         44|
    |tree_V_address0          |  15|          3|   10|         30|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 126|         26|   49|        133|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |and_ln22_reg_302         |   1|   0|    1|          0|
    |and_ln30_reg_279         |   1|   0|    1|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2  |   1|   0|    1|          0|
    |i1_0_reg_123             |  11|   0|   11|          0|
    |i_0_reg_134              |  11|   0|   11|          0|
    |tmp_V_1_reg_283          |  11|   0|   11|          0|
    |tmp_V_reg_306            |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  56|   0|   56|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|tree_V_address0    | out |   10|  ap_memory |     tree_V     |     array    |
|tree_V_ce0         | out |    1|  ap_memory |     tree_V     |     array    |
|tree_V_q0          |  in |   24|  ap_memory |     tree_V     |     array    |
|nodo_V             |  in |   11|   ap_none  |     nodo_V     |    scalar    |
|relationship_V     |  in |    2|   ap_none  | relationship_V |    scalar    |
|fatherSearch       |  in |    1|   ap_none  |  fatherSearch  |    scalar    |
|result_V_V_din     | out |   11|   ap_fifo  |   result_V_V   |    pointer   |
|result_V_V_full_n  |  in |    1|   ap_fifo  |   result_V_V   |    pointer   |
|result_V_V_write   | out |    1|   ap_fifo  |   result_V_V   |    pointer   |
+-------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 6 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 
6 --> 5 7 
7 --> 8 
8 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i11* %result_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str20, [1 x i8]* @p_str21, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str22, [1 x i8]* @p_str23)"   --->   Operation 9 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%fatherSearch_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %fatherSearch)"   --->   Operation 10 'read' 'fatherSearch_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%relationship_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %relationship_V)"   --->   Operation 11 'read' 'relationship_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%nodo_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %nodo_V)"   --->   Operation 12 'read' 'nodo_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %fatherSearch_read, label %.preheader218.preheader, label %.preheader.preheader" [cam_simple/cam.cpp:16]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %.preheader" [cam_simple/cam.cpp:25]   --->   Operation 14 'br' <Predicate = (!fatherSearch_read)> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %.preheader218" [cam_simple/cam.cpp:17]   --->   Operation 15 'br' <Predicate = (fatherSearch_read)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i1_0 = phi i11 [ %i_1, %hls_label_1_end ], [ 0, %.preheader.preheader ]"   --->   Operation 16 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.88ns)   --->   "%icmp_ln25 = icmp eq i11 %i1_0, -1024" [cam_simple/cam.cpp:25]   --->   Operation 17 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 18 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.63ns)   --->   "%i_1 = add i11 %i1_0, 1" [cam_simple/cam.cpp:25]   --->   Operation 19 'add' 'i_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.loopexit.loopexit, label %hls_label_1_begin" [cam_simple/cam.cpp:25]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i11 %i1_0 to i64" [cam_simple/cam.cpp:27]   --->   Operation 21 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tree_V_addr_1 = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln27" [cam_simple/cam.cpp:27]   --->   Operation 22 'getelementptr' 'tree_V_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%valor_V_1 = load i24* %tree_V_addr_1, align 4" [cam_simple/cam.cpp:27]   --->   Operation 23 'load' 'valor_V_1' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 7.09>
ST_3 : Operation 24 [1/2] (3.25ns)   --->   "%valor_V_1 = load i24* %tree_V_addr_1, align 4" [cam_simple/cam.cpp:27]   --->   Operation 24 'load' 'valor_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%node_relation_V_1 = trunc i24 %valor_V_1 to i2" [cam_simple/cam.cpp:28]   --->   Operation 25 'trunc' 'node_relation_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%compare_node_V_1 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V_1, i32 13, i32 23)" [cam_simple/cam.cpp:29]   --->   Operation 26 'partselect' 'compare_node_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.88ns)   --->   "%icmp_ln879_1 = icmp eq i11 %compare_node_V_1, %nodo_V_read" [cam_simple/cam.cpp:30]   --->   Operation 27 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.95ns)   --->   "%icmp_ln879_3 = icmp eq i2 %node_relation_V_1, %relationship_V_read" [cam_simple/cam.cpp:30]   --->   Operation 28 'icmp' 'icmp_ln879_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.97ns)   --->   "%and_ln30 = and i1 %icmp_ln879_1, %icmp_ln879_3" [cam_simple/cam.cpp:30]   --->   Operation 29 'and' 'and_ln30' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %and_ln30, label %2, label %hls_label_1_end" [cam_simple/cam.cpp:30]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V_1, i32 2, i32 12)" [cam_simple/cam.cpp:30]   --->   Operation 31 'partselect' 'tmp_V_1' <Predicate = (and_ln30)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [cam_simple/cam.cpp:25]   --->   Operation 32 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cam_simple/cam.cpp:26]   --->   Operation 33 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_1)" [cam_simple/cam.cpp:30]   --->   Operation 34 'write' <Predicate = (and_ln30)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [cam_simple/cam.cpp:30]   --->   Operation 35 'br' <Predicate = (and_ln30)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_1)" [cam_simple/cam.cpp:31]   --->   Operation 36 'specregionend' 'empty_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %.preheader" [cam_simple/cam.cpp:25]   --->   Operation 37 'br' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 3.63>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 38 'br' <Predicate = (!fatherSearch_read)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 39 'br' <Predicate = (fatherSearch_read)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 0)" [cam_simple/cam.cpp:33]   --->   Operation 40 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "ret void" [cam_simple/cam.cpp:34]   --->   Operation 41 'ret' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 3.25>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ %i, %hls_label_0_end ], [ 0, %.preheader218.preheader ]"   --->   Operation 42 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (1.88ns)   --->   "%icmp_ln17 = icmp eq i11 %i_0, -1024" [cam_simple/cam.cpp:17]   --->   Operation 43 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 44 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (1.63ns)   --->   "%i = add i11 %i_0, 1" [cam_simple/cam.cpp:17]   --->   Operation 45 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %.loopexit.loopexit23, label %hls_label_0_begin" [cam_simple/cam.cpp:17]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i11 %i_0 to i64" [cam_simple/cam.cpp:19]   --->   Operation 47 'zext' 'zext_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%tree_V_addr = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln19" [cam_simple/cam.cpp:19]   --->   Operation 48 'getelementptr' 'tree_V_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 49 [2/2] (3.25ns)   --->   "%valor_V = load i24* %tree_V_addr, align 4" [cam_simple/cam.cpp:19]   --->   Operation 49 'load' 'valor_V' <Predicate = (!icmp_ln17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>

State 7 <SV = 2> <Delay = 7.09>
ST_7 : Operation 50 [1/2] (3.25ns)   --->   "%valor_V = load i24* %tree_V_addr, align 4" [cam_simple/cam.cpp:19]   --->   Operation 50 'load' 'valor_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%node_relation_V = trunc i24 %valor_V to i2" [cam_simple/cam.cpp:20]   --->   Operation 51 'trunc' 'node_relation_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%compare_node_V = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V, i32 2, i32 12)" [cam_simple/cam.cpp:21]   --->   Operation 52 'partselect' 'compare_node_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (1.88ns)   --->   "%icmp_ln879 = icmp eq i11 %compare_node_V, %nodo_V_read" [cam_simple/cam.cpp:22]   --->   Operation 53 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.95ns)   --->   "%icmp_ln879_2 = icmp eq i2 %node_relation_V, %relationship_V_read" [cam_simple/cam.cpp:22]   --->   Operation 54 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.97ns)   --->   "%and_ln22 = and i1 %icmp_ln879, %icmp_ln879_2" [cam_simple/cam.cpp:22]   --->   Operation 55 'and' 'and_ln22' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %and_ln22, label %1, label %hls_label_0_end" [cam_simple/cam.cpp:22]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V, i32 13, i32 23)" [cam_simple/cam.cpp:22]   --->   Operation 57 'partselect' 'tmp_V' <Predicate = (and_ln22)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 3.63>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [cam_simple/cam.cpp:17]   --->   Operation 58 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cam_simple/cam.cpp:18]   --->   Operation 59 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V)" [cam_simple/cam.cpp:22]   --->   Operation 60 'write' <Predicate = (and_ln22)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [cam_simple/cam.cpp:22]   --->   Operation 61 'br' <Predicate = (and_ln22)> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [cam_simple/cam.cpp:23]   --->   Operation 62 'specregionend' 'empty_6' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader218" [cam_simple/cam.cpp:17]   --->   Operation 63 'br' <Predicate = (!icmp_ln17)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tree_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nodo_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ relationship_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fatherSearch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty               (specinterface    ) [ 000000000]
fatherSearch_read   (read             ) [ 011111111]
relationship_V_read (read             ) [ 001110111]
nodo_V_read         (read             ) [ 001110111]
br_ln16             (br               ) [ 000000000]
br_ln25             (br               ) [ 011110000]
br_ln17             (br               ) [ 010000111]
i1_0                (phi              ) [ 001000000]
icmp_ln25           (icmp             ) [ 001110000]
empty_7             (speclooptripcount) [ 000000000]
i_1                 (add              ) [ 011110000]
br_ln25             (br               ) [ 000000000]
zext_ln27           (zext             ) [ 000000000]
tree_V_addr_1       (getelementptr    ) [ 001100000]
valor_V_1           (load             ) [ 000000000]
node_relation_V_1   (trunc            ) [ 000000000]
compare_node_V_1    (partselect       ) [ 000000000]
icmp_ln879_1        (icmp             ) [ 000000000]
icmp_ln879_3        (icmp             ) [ 000000000]
and_ln30            (and              ) [ 001110000]
br_ln30             (br               ) [ 000000000]
tmp_V_1             (partselect       ) [ 001010000]
tmp_1               (specregionbegin  ) [ 000000000]
specpipeline_ln26   (specpipeline     ) [ 000000000]
write_ln30          (write            ) [ 000000000]
br_ln30             (br               ) [ 000000000]
empty_8             (specregionend    ) [ 000000000]
br_ln25             (br               ) [ 011110000]
br_ln0              (br               ) [ 000000000]
br_ln0              (br               ) [ 000000000]
write_ln33          (write            ) [ 000000000]
ret_ln34            (ret              ) [ 000000000]
i_0                 (phi              ) [ 000000100]
icmp_ln17           (icmp             ) [ 000000111]
empty_5             (speclooptripcount) [ 000000000]
i                   (add              ) [ 010000111]
br_ln17             (br               ) [ 000000000]
zext_ln19           (zext             ) [ 000000000]
tree_V_addr         (getelementptr    ) [ 000000110]
valor_V             (load             ) [ 000000000]
node_relation_V     (trunc            ) [ 000000000]
compare_node_V      (partselect       ) [ 000000000]
icmp_ln879          (icmp             ) [ 000000000]
icmp_ln879_2        (icmp             ) [ 000000000]
and_ln22            (and              ) [ 000000111]
br_ln22             (br               ) [ 000000000]
tmp_V               (partselect       ) [ 000000101]
tmp                 (specregionbegin  ) [ 000000000]
specpipeline_ln18   (specpipeline     ) [ 000000000]
write_ln22          (write            ) [ 000000000]
br_ln22             (br               ) [ 000000000]
empty_6             (specregionend    ) [ 000000000]
br_ln17             (br               ) [ 010000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tree_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tree_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nodo_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodo_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="relationship_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relationship_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fatherSearch">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fatherSearch"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="result_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i11P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="fatherSearch_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fatherSearch_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="relationship_V_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="0"/>
<pin id="84" dir="0" index="1" bw="2" slack="0"/>
<pin id="85" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="relationship_V_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="nodo_V_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="11" slack="0"/>
<pin id="90" dir="0" index="1" bw="11" slack="0"/>
<pin id="91" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nodo_V_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="11" slack="0"/>
<pin id="97" dir="0" index="2" bw="11" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/4 write_ln33/5 write_ln22/8 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tree_V_addr_1_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="24" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="11" slack="0"/>
<pin id="106" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr_1/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="10" slack="0"/>
<pin id="111" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="valor_V_1/2 valor_V/6 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tree_V_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="24" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="11" slack="0"/>
<pin id="119" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr/6 "/>
</bind>
</comp>

<comp id="123" class="1005" name="i1_0_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="1"/>
<pin id="125" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="i1_0_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="0"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="1" slack="1"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="i_0_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="1"/>
<pin id="136" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_0_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="1" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/6 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="0"/>
<pin id="147" dir="0" index="1" bw="24" slack="0"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="0" index="3" bw="6" slack="0"/>
<pin id="150" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="compare_node_V_1/3 tmp_V/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_V_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="0"/>
<pin id="157" dir="0" index="1" bw="24" slack="0"/>
<pin id="158" dir="0" index="2" bw="3" slack="0"/>
<pin id="159" dir="0" index="3" bw="5" slack="0"/>
<pin id="160" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_1/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="compare_node_V_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="0"/>
<pin id="167" dir="0" index="1" bw="24" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="0" index="3" bw="5" slack="0"/>
<pin id="170" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="compare_node_V/7 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln25_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="11" slack="0"/>
<pin id="177" dir="0" index="1" bw="11" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="11" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln27_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="node_relation_V_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="24" slack="0"/>
<pin id="194" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="node_relation_V_1/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln879_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="0"/>
<pin id="198" dir="0" index="1" bw="11" slack="2"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln879_3_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="0" index="1" bw="2" slack="2"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_3/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="and_ln30_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln17_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="11" slack="0"/>
<pin id="214" dir="0" index="1" bw="11" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln19_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="11" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="node_relation_V_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="24" slack="0"/>
<pin id="231" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="node_relation_V/7 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln879_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="0"/>
<pin id="235" dir="0" index="1" bw="11" slack="2"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln879_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="2" slack="2"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/7 "/>
</bind>
</comp>

<comp id="243" class="1004" name="and_ln22_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22/7 "/>
</bind>
</comp>

<comp id="249" class="1005" name="fatherSearch_read_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fatherSearch_read "/>
</bind>
</comp>

<comp id="253" class="1005" name="relationship_V_read_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="2"/>
<pin id="255" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="relationship_V_read "/>
</bind>
</comp>

<comp id="259" class="1005" name="nodo_V_read_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="2"/>
<pin id="261" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="nodo_V_read "/>
</bind>
</comp>

<comp id="265" class="1005" name="icmp_ln25_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="2"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="269" class="1005" name="i_1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="274" class="1005" name="tree_V_addr_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="1"/>
<pin id="276" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr_1 "/>
</bind>
</comp>

<comp id="279" class="1005" name="and_ln30_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln30 "/>
</bind>
</comp>

<comp id="283" class="1005" name="tmp_V_1_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="1"/>
<pin id="285" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="288" class="1005" name="icmp_ln17_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="2"/>
<pin id="290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="292" class="1005" name="i_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="0"/>
<pin id="294" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="297" class="1005" name="tree_V_addr_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="1"/>
<pin id="299" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr "/>
</bind>
</comp>

<comp id="302" class="1005" name="and_ln22_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln22 "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_V_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="1"/>
<pin id="308" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="32" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="70" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="48" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="48" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="50" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="109" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="153"><net_src comp="52" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="154"><net_src comp="54" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="161"><net_src comp="50" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="109" pin="3"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="164"><net_src comp="56" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="109" pin="3"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="56" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="179"><net_src comp="127" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="127" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="127" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="195"><net_src comp="109" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="145" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="192" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="196" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="138" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="138" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="138" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="232"><net_src comp="109" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="165" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="229" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="233" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="76" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="82" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="262"><net_src comp="88" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="268"><net_src comp="175" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="181" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="277"><net_src comp="102" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="282"><net_src comp="206" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="155" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="291"><net_src comp="212" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="218" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="300"><net_src comp="115" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="305"><net_src comp="243" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="145" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="94" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tree_V | {}
	Port: result_V_V | {4 5 8 }
 - Input state : 
	Port: busqueda_cam : tree_V | {2 3 6 7 }
	Port: busqueda_cam : nodo_V | {1 }
	Port: busqueda_cam : relationship_V | {1 }
	Port: busqueda_cam : fatherSearch | {1 }
	Port: busqueda_cam : result_V_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln25 : 1
		i_1 : 1
		br_ln25 : 2
		zext_ln27 : 1
		tree_V_addr_1 : 2
		valor_V_1 : 3
	State 3
		node_relation_V_1 : 1
		compare_node_V_1 : 1
		icmp_ln879_1 : 2
		icmp_ln879_3 : 2
		and_ln30 : 3
		br_ln30 : 3
		tmp_V_1 : 1
	State 4
		empty_8 : 1
	State 5
	State 6
		icmp_ln17 : 1
		i : 1
		br_ln17 : 2
		zext_ln19 : 1
		tree_V_addr : 2
		valor_V : 3
	State 7
		node_relation_V : 1
		compare_node_V : 1
		icmp_ln879 : 2
		icmp_ln879_2 : 2
		and_ln22 : 3
		br_ln22 : 3
		tmp_V : 1
	State 8
		empty_6 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln25_fu_175        |    0    |    13   |
|          |       icmp_ln879_1_fu_196      |    0    |    13   |
|   icmp   |       icmp_ln879_3_fu_201      |    0    |    8    |
|          |        icmp_ln17_fu_212        |    0    |    13   |
|          |        icmp_ln879_fu_233       |    0    |    13   |
|          |       icmp_ln879_2_fu_238      |    0    |    8    |
|----------|--------------------------------|---------|---------|
|    add   |           i_1_fu_181           |    0    |    13   |
|          |            i_fu_218            |    0    |    13   |
|----------|--------------------------------|---------|---------|
|    and   |         and_ln30_fu_206        |    0    |    2    |
|          |         and_ln22_fu_243        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |  fatherSearch_read_read_fu_76  |    0    |    0    |
|   read   | relationship_V_read_read_fu_82 |    0    |    0    |
|          |     nodo_V_read_read_fu_88     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |         grp_write_fu_94        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           grp_fu_145           |    0    |    0    |
|partselect|         tmp_V_1_fu_155         |    0    |    0    |
|          |      compare_node_V_fu_165     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln27_fu_187        |    0    |    0    |
|          |        zext_ln19_fu_224        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |    node_relation_V_1_fu_192    |    0    |    0    |
|          |     node_relation_V_fu_229     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    98   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      and_ln22_reg_302     |    1   |
|      and_ln30_reg_279     |    1   |
| fatherSearch_read_reg_249 |    1   |
|        i1_0_reg_123       |   11   |
|        i_0_reg_134        |   11   |
|        i_1_reg_269        |   11   |
|         i_reg_292         |   11   |
|     icmp_ln17_reg_288     |    1   |
|     icmp_ln25_reg_265     |    1   |
|    nodo_V_read_reg_259    |   11   |
|relationship_V_read_reg_253|    2   |
|      tmp_V_1_reg_283      |   11   |
|       tmp_V_reg_306       |   11   |
|   tree_V_addr_1_reg_274   |   10   |
|    tree_V_addr_reg_297    |   10   |
+---------------------------+--------+
|           Total           |   104  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_94  |  p2  |   3  |  11  |   33   ||    15   |
| grp_access_fu_109 |  p0  |   4  |  10  |   40   ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   73   || 3.67525 ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   98   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   36   |
|  Register |    -   |   104  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   104  |   134  |
+-----------+--------+--------+--------+
