Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/routing/i3c_slow_counters.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 36 pins.
Notice 0:     Created 488 components and 2333 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 162 nets and 468 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/routing/i3c_slow_counters.def
Top-level design name: i3c_slow_counters
Default power net:  VPWR
Default ground net: VGND
Found a total of 1 power ports.
Found a total of 1 ground ports.
Modified power connections of 488 cells (Remaining: 0 ).
