// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/03/2018 16:58:50"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module part2 (
	KEY,
	LEDR,
	Debug);
input 	[2:0] KEY;
output 	[9:0] LEDR;
output 	[8:0] Debug;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Debug[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Debug[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Debug[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Debug[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Debug[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Debug[5]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Debug[6]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Debug[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Debug[8]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// KEY[1]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \processor|reg_G|Q[0]~12 ;
wire \processor|reg_G|Q[1]~13_combout ;
wire \processor|reg_G|Q[1]~14 ;
wire \processor|reg_G|Q[2]~15_combout ;
wire \processor|reg_G|Q[2]~16 ;
wire \processor|reg_G|Q[3]~17_combout ;
wire \processor|reg_G|Q[3]~18 ;
wire \processor|reg_G|Q[4]~19_combout ;
wire \processor|reg_G|Q[4]~20 ;
wire \processor|reg_G|Q[5]~21_combout ;
wire \processor|reg_G|Q[5]~22 ;
wire \processor|reg_G|Q[6]~23_combout ;
wire \processor|reg_G|Q[6]~24 ;
wire \processor|reg_G|Q[7]~25_combout ;
wire \processor|reg_G|Q[7]~26 ;
wire \processor|reg_G|Q[8]~27_combout ;
wire \processor|Selector5~2_combout ;
wire \processor|Equal2~0_combout ;
wire \processor|Selector27~4_combout ;
wire \processor|Selector26~3_combout ;
wire \processor|Selector25~3_combout ;
wire \processor|Selector23~3_combout ;
wire \processor|Selector22~3_combout ;
wire \processor|Equal4~2_combout ;
wire \processor|Selector20~0_combout ;
wire \processor|Selector20~4_combout ;
wire \processor|Selector19~0_combout ;
wire \processor|Selector19~3_combout ;
wire \processor|Mux27~0_combout ;
wire \processor|Add0~2_combout ;
wire \processor|Add0~3_combout ;
wire \processor|Add0~4_combout ;
wire \processor|Add0~5_combout ;
wire \processor|Add0~6_combout ;
wire \processor|Add0~7_combout ;
wire \processor|Add0~8_combout ;
wire \processor|Add0~9_combout ;
wire \processor|Ain~0_combout ;
wire \processor|reg_A|Q[0]~feeder_combout ;
wire \processor|reg_1|Q[0]~feeder_combout ;
wire \processor|reg_0|Q[1]~feeder_combout ;
wire \processor|reg_0|Q[2]~feeder_combout ;
wire \processor|reg_2|Q[2]~feeder_combout ;
wire \processor|reg_0|Q[4]~feeder_combout ;
wire \processor|reg_5|Q[5]~feeder_combout ;
wire \processor|reg_0|Q[6]~feeder_combout ;
wire \processor|reg_2|Q[6]~feeder_combout ;
wire \processor|reg_6|Q[0]~feeder_combout ;
wire \count[0]~12_combout ;
wire \count[1]~4_combout ;
wire \count[1]~5 ;
wire \count[2]~6_combout ;
wire \count[2]~7 ;
wire \count[3]~8_combout ;
wire \count[3]~9 ;
wire \count[4]~10_combout ;
wire \processor|Tstep_Q.T1~0_combout ;
wire \processor|Tstep_Q.T1~regout ;
wire \processor|Tstep_D.T2~0_combout ;
wire \processor|Tstep_Q.T2~regout ;
wire \processor|Selector1~0_combout ;
wire \processor|Tstep_Q.T3~regout ;
wire \processor|Selector0~0_combout ;
wire \processor|Tstep_Q.T0~regout ;
wire \processor|Selector18~0_combout ;
wire \processor|Selector8~2_combout ;
wire \processor|Selector7~2_combout ;
wire \processor|DINout~0_combout ;
wire \processor|Selector14~1_combout ;
wire \processor|Mux37~0_combout ;
wire \processor|Selector14~0_combout ;
wire \processor|Selector14~2_combout ;
wire \processor|Selector10~1_combout ;
wire \processor|Selector12~0_combout ;
wire \processor|Selector11~2_combout ;
wire \processor|Selector13~0_combout ;
wire \processor|Selector10~2_combout ;
wire \processor|Selector12~1_combout ;
wire \processor|Selector17~0_combout ;
wire \processor|Selector17~1_combout ;
wire \processor|Equal0~2_combout ;
wire \processor|Selector4~2_combout ;
wire \processor|Selector16~0_combout ;
wire \processor|Selector3~2_combout ;
wire \processor|Selector15~0_combout ;
wire \processor|Equal5~0_combout ;
wire \processor|Equal5~1_combout ;
wire \processor|Selector27~1_combout ;
wire \processor|Gout~0_combout ;
wire \processor|Equal0~3_combout ;
wire \processor|Equal0~4_combout ;
wire \processor|Selector10~0_combout ;
wire \processor|Selector11~3_combout ;
wire \processor|Equal0~0_combout ;
wire \processor|Equal0~1_combout ;
wire \processor|Equal0~5_combout ;
wire \processor|Selector2~2_combout ;
wire \processor|Selector10~3_combout ;
wire \processor|Equal7~0_combout ;
wire \processor|Equal7~1_combout ;
wire \processor|WideNor0~3_combout ;
wire \processor|WideNor0~1_combout ;
wire \processor|WideNor0~2_combout ;
wire \processor|Selector11~4_combout ;
wire \processor|Equal2~1_combout ;
wire \processor|Equal2~2_combout ;
wire \processor|Equal1~2_combout ;
wire \processor|Equal1~3_combout ;
wire \processor|WideNor0~0_combout ;
wire \processor|Selector27~0_combout ;
wire \processor|Selector5~3_combout ;
wire \processor|Selector4~3_combout ;
wire \processor|Selector27~2_combout ;
wire \processor|Equal4~0_combout ;
wire \processor|Equal4~1_combout ;
wire \processor|Selector6~2_combout ;
wire \processor|Add0~0_combout ;
wire \processor|Add0~1_combout ;
wire \processor|reg_G|Q[0]~10_cout ;
wire \processor|reg_G|Q[0]~11_combout ;
wire \processor|Gin~0_combout ;
wire \processor|Selector2~3_combout ;
wire \processor|Selector27~3_combout ;
wire \processor|Selector27~5_combout ;
wire \processor|Selector27~6_combout ;
wire \processor|reg_6|Q[1]~feeder_combout ;
wire \processor|Selector26~1_combout ;
wire \processor|Equal3~0_combout ;
wire \processor|Equal3~1_combout ;
wire \processor|Selector26~2_combout ;
wire \processor|Selector26~0_combout ;
wire \processor|Selector3~3_combout ;
wire \processor|Selector26~4_combout ;
wire \processor|Selector26~5_combout ;
wire \processor|Selector26~6_combout ;
wire \processor|Selector25~2_combout ;
wire \processor|reg_5|Q[2]~feeder_combout ;
wire \processor|Selector25~1_combout ;
wire \processor|Selector25~0_combout ;
wire \processor|reg_1|Q[2]~feeder_combout ;
wire \processor|Selector25~4_combout ;
wire \processor|Selector25~5_combout ;
wire \processor|Selector25~6_combout ;
wire \processor|Selector24~2_combout ;
wire \processor|Selector24~1_combout ;
wire \processor|Selector9~2_combout ;
wire \processor|Selector24~3_combout ;
wire \processor|Selector24~4_combout ;
wire \processor|Selector24~5_combout ;
wire \processor|Selector24~0_combout ;
wire \processor|Selector24~6_combout ;
wire \processor|reg_6|Q[4]~feeder_combout ;
wire \processor|Selector23~1_combout ;
wire \processor|reg_3|Q[4]~feeder_combout ;
wire \processor|Selector23~2_combout ;
wire \processor|Selector23~4_combout ;
wire \processor|Selector23~5_combout ;
wire \processor|Selector23~0_combout ;
wire \processor|Selector23~6_combout ;
wire \processor|Equal6~0_combout ;
wire \processor|Equal6~1_combout ;
wire \processor|Selector22~1_combout ;
wire \processor|Selector22~2_combout ;
wire \processor|Selector22~0_combout ;
wire \processor|reg_1|Q[5]~feeder_combout ;
wire \processor|Selector22~4_combout ;
wire \processor|Selector22~5_combout ;
wire \processor|Selector22~6_combout ;
wire \processor|Selector21~2_combout ;
wire \processor|Selector21~1_combout ;
wire \processor|Selector21~0_combout ;
wire \processor|Selector21~3_combout ;
wire \processor|Selector21~4_combout ;
wire \processor|Selector21~5_combout ;
wire \processor|Selector21~6_combout ;
wire \processor|WideNor0~4_combout ;
wire \processor|Selector20~3_combout ;
wire \processor|Selector20~5_combout ;
wire \processor|Selector20~1_combout ;
wire \processor|Selector20~2_combout ;
wire \processor|Selector20~6_combout ;
wire \processor|Selector19~1_combout ;
wire \processor|Selector19~2_combout ;
wire \processor|Selector19~4_combout ;
wire \processor|Selector19~5_combout ;
wire \processor|Selector19~6_combout ;
wire [8:0] \processor|reg_0|Q ;
wire [8:0] \processor|reg_1|Q ;
wire [8:0] \processor|reg_2|Q ;
wire [8:0] \processor|reg_3|Q ;
wire [8:0] \processor|reg_4|Q ;
wire [8:0] \processor|reg_5|Q ;
wire [8:0] \processor|reg_6|Q ;
wire [8:0] \processor|reg_7|Q ;
wire [8:0] \processor|reg_A|Q ;
wire [8:0] \processor|reg_G|Q ;
wire [4:0] count;
wire [8:0] \mem|altsyncram_component|auto_generated|q_a ;
wire [8:0] \processor|start|Q ;
wire [2:0] \KEY~combout ;

wire [8:0] \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \mem|altsyncram_component|auto_generated|q_a [0] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \mem|altsyncram_component|auto_generated|q_a [1] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \mem|altsyncram_component|auto_generated|q_a [2] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \mem|altsyncram_component|auto_generated|q_a [3] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \mem|altsyncram_component|auto_generated|q_a [4] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \mem|altsyncram_component|auto_generated|q_a [5] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \mem|altsyncram_component|auto_generated|q_a [6] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \mem|altsyncram_component|auto_generated|q_a [7] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \mem|altsyncram_component|auto_generated|q_a [8] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

// Location: LCFF_X48_Y8_N5
cycloneii_lcell_ff \processor|reg_G|Q[1] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_G|Q[1]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_G|Q [1]));

// Location: LCFF_X48_Y8_N7
cycloneii_lcell_ff \processor|reg_G|Q[2] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_G|Q[2]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_G|Q [2]));

// Location: LCFF_X48_Y8_N9
cycloneii_lcell_ff \processor|reg_G|Q[3] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_G|Q[3]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_G|Q [3]));

// Location: LCFF_X48_Y8_N11
cycloneii_lcell_ff \processor|reg_G|Q[4] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_G|Q[4]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_G|Q [4]));

// Location: LCFF_X48_Y8_N13
cycloneii_lcell_ff \processor|reg_G|Q[5] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_G|Q[5]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_G|Q [5]));

// Location: LCFF_X48_Y8_N15
cycloneii_lcell_ff \processor|reg_G|Q[6] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_G|Q[6]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_G|Q [6]));

// Location: LCFF_X48_Y8_N17
cycloneii_lcell_ff \processor|reg_G|Q[7] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_G|Q[7]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_G|Q [7]));

// Location: LCFF_X48_Y8_N19
cycloneii_lcell_ff \processor|reg_G|Q[8] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_G|Q[8]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_G|Q [8]));

// Location: LCCOMB_X48_Y8_N2
cycloneii_lcell_comb \processor|reg_G|Q[0]~11 (
// Equation(s):
// \processor|reg_G|Q[0]~11_combout  = (\processor|reg_A|Q [0] & ((\processor|Add0~1_combout  & (\processor|reg_G|Q[0]~10_cout  & VCC)) # (!\processor|Add0~1_combout  & (!\processor|reg_G|Q[0]~10_cout )))) # (!\processor|reg_A|Q [0] & 
// ((\processor|Add0~1_combout  & (!\processor|reg_G|Q[0]~10_cout )) # (!\processor|Add0~1_combout  & ((\processor|reg_G|Q[0]~10_cout ) # (GND)))))
// \processor|reg_G|Q[0]~12  = CARRY((\processor|reg_A|Q [0] & (!\processor|Add0~1_combout  & !\processor|reg_G|Q[0]~10_cout )) # (!\processor|reg_A|Q [0] & ((!\processor|reg_G|Q[0]~10_cout ) # (!\processor|Add0~1_combout ))))

	.dataa(\processor|reg_A|Q [0]),
	.datab(\processor|Add0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processor|reg_G|Q[0]~10_cout ),
	.combout(\processor|reg_G|Q[0]~11_combout ),
	.cout(\processor|reg_G|Q[0]~12 ));
// synopsys translate_off
defparam \processor|reg_G|Q[0]~11 .lut_mask = 16'h9617;
defparam \processor|reg_G|Q[0]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N4
cycloneii_lcell_comb \processor|reg_G|Q[1]~13 (
// Equation(s):
// \processor|reg_G|Q[1]~13_combout  = ((\processor|reg_A|Q [1] $ (\processor|Add0~2_combout  $ (!\processor|reg_G|Q[0]~12 )))) # (GND)
// \processor|reg_G|Q[1]~14  = CARRY((\processor|reg_A|Q [1] & ((\processor|Add0~2_combout ) # (!\processor|reg_G|Q[0]~12 ))) # (!\processor|reg_A|Q [1] & (\processor|Add0~2_combout  & !\processor|reg_G|Q[0]~12 )))

	.dataa(\processor|reg_A|Q [1]),
	.datab(\processor|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processor|reg_G|Q[0]~12 ),
	.combout(\processor|reg_G|Q[1]~13_combout ),
	.cout(\processor|reg_G|Q[1]~14 ));
// synopsys translate_off
defparam \processor|reg_G|Q[1]~13 .lut_mask = 16'h698E;
defparam \processor|reg_G|Q[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N6
cycloneii_lcell_comb \processor|reg_G|Q[2]~15 (
// Equation(s):
// \processor|reg_G|Q[2]~15_combout  = (\processor|reg_A|Q [2] & ((\processor|Add0~3_combout  & (\processor|reg_G|Q[1]~14  & VCC)) # (!\processor|Add0~3_combout  & (!\processor|reg_G|Q[1]~14 )))) # (!\processor|reg_A|Q [2] & ((\processor|Add0~3_combout  & 
// (!\processor|reg_G|Q[1]~14 )) # (!\processor|Add0~3_combout  & ((\processor|reg_G|Q[1]~14 ) # (GND)))))
// \processor|reg_G|Q[2]~16  = CARRY((\processor|reg_A|Q [2] & (!\processor|Add0~3_combout  & !\processor|reg_G|Q[1]~14 )) # (!\processor|reg_A|Q [2] & ((!\processor|reg_G|Q[1]~14 ) # (!\processor|Add0~3_combout ))))

	.dataa(\processor|reg_A|Q [2]),
	.datab(\processor|Add0~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processor|reg_G|Q[1]~14 ),
	.combout(\processor|reg_G|Q[2]~15_combout ),
	.cout(\processor|reg_G|Q[2]~16 ));
// synopsys translate_off
defparam \processor|reg_G|Q[2]~15 .lut_mask = 16'h9617;
defparam \processor|reg_G|Q[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N8
cycloneii_lcell_comb \processor|reg_G|Q[3]~17 (
// Equation(s):
// \processor|reg_G|Q[3]~17_combout  = ((\processor|reg_A|Q [3] $ (\processor|Add0~4_combout  $ (!\processor|reg_G|Q[2]~16 )))) # (GND)
// \processor|reg_G|Q[3]~18  = CARRY((\processor|reg_A|Q [3] & ((\processor|Add0~4_combout ) # (!\processor|reg_G|Q[2]~16 ))) # (!\processor|reg_A|Q [3] & (\processor|Add0~4_combout  & !\processor|reg_G|Q[2]~16 )))

	.dataa(\processor|reg_A|Q [3]),
	.datab(\processor|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processor|reg_G|Q[2]~16 ),
	.combout(\processor|reg_G|Q[3]~17_combout ),
	.cout(\processor|reg_G|Q[3]~18 ));
// synopsys translate_off
defparam \processor|reg_G|Q[3]~17 .lut_mask = 16'h698E;
defparam \processor|reg_G|Q[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N10
cycloneii_lcell_comb \processor|reg_G|Q[4]~19 (
// Equation(s):
// \processor|reg_G|Q[4]~19_combout  = (\processor|Add0~5_combout  & ((\processor|reg_A|Q [4] & (\processor|reg_G|Q[3]~18  & VCC)) # (!\processor|reg_A|Q [4] & (!\processor|reg_G|Q[3]~18 )))) # (!\processor|Add0~5_combout  & ((\processor|reg_A|Q [4] & 
// (!\processor|reg_G|Q[3]~18 )) # (!\processor|reg_A|Q [4] & ((\processor|reg_G|Q[3]~18 ) # (GND)))))
// \processor|reg_G|Q[4]~20  = CARRY((\processor|Add0~5_combout  & (!\processor|reg_A|Q [4] & !\processor|reg_G|Q[3]~18 )) # (!\processor|Add0~5_combout  & ((!\processor|reg_G|Q[3]~18 ) # (!\processor|reg_A|Q [4]))))

	.dataa(\processor|Add0~5_combout ),
	.datab(\processor|reg_A|Q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processor|reg_G|Q[3]~18 ),
	.combout(\processor|reg_G|Q[4]~19_combout ),
	.cout(\processor|reg_G|Q[4]~20 ));
// synopsys translate_off
defparam \processor|reg_G|Q[4]~19 .lut_mask = 16'h9617;
defparam \processor|reg_G|Q[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N12
cycloneii_lcell_comb \processor|reg_G|Q[5]~21 (
// Equation(s):
// \processor|reg_G|Q[5]~21_combout  = ((\processor|reg_A|Q [5] $ (\processor|Add0~6_combout  $ (!\processor|reg_G|Q[4]~20 )))) # (GND)
// \processor|reg_G|Q[5]~22  = CARRY((\processor|reg_A|Q [5] & ((\processor|Add0~6_combout ) # (!\processor|reg_G|Q[4]~20 ))) # (!\processor|reg_A|Q [5] & (\processor|Add0~6_combout  & !\processor|reg_G|Q[4]~20 )))

	.dataa(\processor|reg_A|Q [5]),
	.datab(\processor|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processor|reg_G|Q[4]~20 ),
	.combout(\processor|reg_G|Q[5]~21_combout ),
	.cout(\processor|reg_G|Q[5]~22 ));
// synopsys translate_off
defparam \processor|reg_G|Q[5]~21 .lut_mask = 16'h698E;
defparam \processor|reg_G|Q[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N14
cycloneii_lcell_comb \processor|reg_G|Q[6]~23 (
// Equation(s):
// \processor|reg_G|Q[6]~23_combout  = (\processor|reg_A|Q [6] & ((\processor|Add0~7_combout  & (\processor|reg_G|Q[5]~22  & VCC)) # (!\processor|Add0~7_combout  & (!\processor|reg_G|Q[5]~22 )))) # (!\processor|reg_A|Q [6] & ((\processor|Add0~7_combout  & 
// (!\processor|reg_G|Q[5]~22 )) # (!\processor|Add0~7_combout  & ((\processor|reg_G|Q[5]~22 ) # (GND)))))
// \processor|reg_G|Q[6]~24  = CARRY((\processor|reg_A|Q [6] & (!\processor|Add0~7_combout  & !\processor|reg_G|Q[5]~22 )) # (!\processor|reg_A|Q [6] & ((!\processor|reg_G|Q[5]~22 ) # (!\processor|Add0~7_combout ))))

	.dataa(\processor|reg_A|Q [6]),
	.datab(\processor|Add0~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processor|reg_G|Q[5]~22 ),
	.combout(\processor|reg_G|Q[6]~23_combout ),
	.cout(\processor|reg_G|Q[6]~24 ));
// synopsys translate_off
defparam \processor|reg_G|Q[6]~23 .lut_mask = 16'h9617;
defparam \processor|reg_G|Q[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N16
cycloneii_lcell_comb \processor|reg_G|Q[7]~25 (
// Equation(s):
// \processor|reg_G|Q[7]~25_combout  = ((\processor|reg_A|Q [7] $ (\processor|Add0~8_combout  $ (!\processor|reg_G|Q[6]~24 )))) # (GND)
// \processor|reg_G|Q[7]~26  = CARRY((\processor|reg_A|Q [7] & ((\processor|Add0~8_combout ) # (!\processor|reg_G|Q[6]~24 ))) # (!\processor|reg_A|Q [7] & (\processor|Add0~8_combout  & !\processor|reg_G|Q[6]~24 )))

	.dataa(\processor|reg_A|Q [7]),
	.datab(\processor|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processor|reg_G|Q[6]~24 ),
	.combout(\processor|reg_G|Q[7]~25_combout ),
	.cout(\processor|reg_G|Q[7]~26 ));
// synopsys translate_off
defparam \processor|reg_G|Q[7]~25 .lut_mask = 16'h698E;
defparam \processor|reg_G|Q[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N18
cycloneii_lcell_comb \processor|reg_G|Q[8]~27 (
// Equation(s):
// \processor|reg_G|Q[8]~27_combout  = \processor|reg_A|Q [8] $ (\processor|reg_G|Q[7]~26  $ (\processor|Add0~9_combout ))

	.dataa(vcc),
	.datab(\processor|reg_A|Q [8]),
	.datac(vcc),
	.datad(\processor|Add0~9_combout ),
	.cin(\processor|reg_G|Q[7]~26 ),
	.combout(\processor|reg_G|Q[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_G|Q[8]~27 .lut_mask = 16'hC33C;
defparam \processor|reg_G|Q[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N26
cycloneii_lcell_comb \processor|Selector5~2 (
// Equation(s):
// \processor|Selector5~2_combout  = (\processor|start|Q [3] & \processor|start|Q [4])

	.dataa(vcc),
	.datab(\processor|start|Q [3]),
	.datac(vcc),
	.datad(\processor|start|Q [4]),
	.cin(gnd),
	.combout(\processor|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector5~2 .lut_mask = 16'hCC00;
defparam \processor|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N16
cycloneii_lcell_comb \processor|Equal2~0 (
// Equation(s):
// \processor|Equal2~0_combout  = (!\processor|Selector17~1_combout  & \processor|Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processor|Selector17~1_combout ),
	.datad(\processor|Equal0~0_combout ),
	.cin(gnd),
	.combout(\processor|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal2~0 .lut_mask = 16'h0F00;
defparam \processor|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y9_N25
cycloneii_lcell_ff \processor|reg_1|Q[0] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_1|Q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_1|Q [0]));

// Location: LCFF_X46_Y8_N11
cycloneii_lcell_ff \processor|reg_7|Q[0] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector27~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_7|Q [0]));

// Location: LCCOMB_X46_Y8_N10
cycloneii_lcell_comb \processor|Selector27~4 (
// Equation(s):
// \processor|Selector27~4_combout  = (\processor|reg_1|Q [0] & ((\processor|Equal1~3_combout ) # ((\processor|Equal7~1_combout  & \processor|reg_7|Q [0])))) # (!\processor|reg_1|Q [0] & (\processor|Equal7~1_combout  & (\processor|reg_7|Q [0])))

	.dataa(\processor|reg_1|Q [0]),
	.datab(\processor|Equal7~1_combout ),
	.datac(\processor|reg_7|Q [0]),
	.datad(\processor|Equal1~3_combout ),
	.cin(gnd),
	.combout(\processor|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector27~4 .lut_mask = 16'hEAC0;
defparam \processor|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N19
cycloneii_lcell_ff \processor|reg_2|Q[1] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector26~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_2|Q [1]));

// Location: LCFF_X46_Y8_N17
cycloneii_lcell_ff \processor|reg_7|Q[1] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector26~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_7|Q [1]));

// Location: LCCOMB_X46_Y8_N16
cycloneii_lcell_comb \processor|Selector26~3 (
// Equation(s):
// \processor|Selector26~3_combout  = (\processor|Gout~0_combout  & ((\processor|reg_G|Q [1]) # ((\processor|reg_7|Q [1] & \processor|Equal7~1_combout )))) # (!\processor|Gout~0_combout  & (((\processor|reg_7|Q [1] & \processor|Equal7~1_combout ))))

	.dataa(\processor|Gout~0_combout ),
	.datab(\processor|reg_G|Q [1]),
	.datac(\processor|reg_7|Q [1]),
	.datad(\processor|Equal7~1_combout ),
	.cin(gnd),
	.combout(\processor|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector26~3 .lut_mask = 16'hF888;
defparam \processor|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y9_N9
cycloneii_lcell_ff \processor|reg_0|Q[1] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_0|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_0|Q [1]));

// Location: LCFF_X49_Y8_N9
cycloneii_lcell_ff \processor|reg_2|Q[2] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_2|Q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_2|Q [2]));

// Location: LCFF_X48_Y7_N17
cycloneii_lcell_ff \processor|reg_7|Q[2] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector25~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_7|Q [2]));

// Location: LCCOMB_X48_Y7_N16
cycloneii_lcell_comb \processor|Selector25~3 (
// Equation(s):
// \processor|Selector25~3_combout  = (\processor|reg_G|Q [2] & ((\processor|Gout~0_combout ) # ((\processor|reg_7|Q [2] & \processor|Equal7~1_combout )))) # (!\processor|reg_G|Q [2] & (((\processor|reg_7|Q [2] & \processor|Equal7~1_combout ))))

	.dataa(\processor|reg_G|Q [2]),
	.datab(\processor|Gout~0_combout ),
	.datac(\processor|reg_7|Q [2]),
	.datad(\processor|Equal7~1_combout ),
	.cin(gnd),
	.combout(\processor|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector25~3 .lut_mask = 16'hF888;
defparam \processor|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y7_N31
cycloneii_lcell_ff \processor|reg_0|Q[2] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_0|Q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_0|Q [2]));

// Location: LCFF_X49_Y5_N23
cycloneii_lcell_ff \processor|reg_0|Q[3] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector24~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_0|Q [3]));

// Location: LCFF_X46_Y8_N7
cycloneii_lcell_ff \processor|reg_7|Q[4] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector23~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_7|Q [4]));

// Location: LCCOMB_X46_Y8_N6
cycloneii_lcell_comb \processor|Selector23~3 (
// Equation(s):
// \processor|Selector23~3_combout  = (\processor|reg_G|Q [4] & ((\processor|Gout~0_combout ) # ((\processor|reg_7|Q [4] & \processor|Equal7~1_combout )))) # (!\processor|reg_G|Q [4] & (((\processor|reg_7|Q [4] & \processor|Equal7~1_combout ))))

	.dataa(\processor|reg_G|Q [4]),
	.datab(\processor|Gout~0_combout ),
	.datac(\processor|reg_7|Q [4]),
	.datad(\processor|Equal7~1_combout ),
	.cin(gnd),
	.combout(\processor|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector23~3 .lut_mask = 16'hF888;
defparam \processor|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y5_N5
cycloneii_lcell_ff \processor|reg_0|Q[4] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_0|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_0|Q [4]));

// Location: LCFF_X49_Y7_N1
cycloneii_lcell_ff \processor|reg_5|Q[5] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_5|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_5|Q [5]));

// Location: LCFF_X46_Y8_N21
cycloneii_lcell_ff \processor|reg_7|Q[5] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector22~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_7|Q [5]));

// Location: LCCOMB_X46_Y8_N20
cycloneii_lcell_comb \processor|Selector22~3 (
// Equation(s):
// \processor|Selector22~3_combout  = (\processor|Gout~0_combout  & ((\processor|reg_G|Q [5]) # ((\processor|reg_7|Q [5] & \processor|Equal7~1_combout )))) # (!\processor|Gout~0_combout  & (((\processor|reg_7|Q [5] & \processor|Equal7~1_combout ))))

	.dataa(\processor|Gout~0_combout ),
	.datab(\processor|reg_G|Q [5]),
	.datac(\processor|reg_7|Q [5]),
	.datad(\processor|Equal7~1_combout ),
	.cin(gnd),
	.combout(\processor|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector22~3 .lut_mask = 16'hF888;
defparam \processor|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y5_N7
cycloneii_lcell_ff \processor|reg_0|Q[5] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector22~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_0|Q [5]));

// Location: LCFF_X49_Y8_N27
cycloneii_lcell_ff \processor|reg_2|Q[6] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_2|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_2|Q [6]));

// Location: LCFF_X47_Y7_N29
cycloneii_lcell_ff \processor|reg_0|Q[6] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_0|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_0|Q [6]));

// Location: LCCOMB_X46_Y6_N28
cycloneii_lcell_comb \processor|Equal4~2 (
// Equation(s):
// \processor|Equal4~2_combout  = (!\processor|Selector10~3_combout  & \processor|Equal0~2_combout )

	.dataa(vcc),
	.datab(\processor|Selector10~3_combout ),
	.datac(vcc),
	.datad(\processor|Equal0~2_combout ),
	.cin(gnd),
	.combout(\processor|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal4~2 .lut_mask = 16'h3300;
defparam \processor|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y6_N5
cycloneii_lcell_ff \processor|reg_5|Q[7] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector20~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_5|Q [7]));

// Location: LCCOMB_X46_Y6_N2
cycloneii_lcell_comb \processor|Selector20~0 (
// Equation(s):
// \processor|Selector20~0_combout  = (\processor|reg_5|Q [7] & (!\processor|Selector14~2_combout  & (\processor|Equal5~0_combout  & \processor|Equal4~2_combout )))

	.dataa(\processor|reg_5|Q [7]),
	.datab(\processor|Selector14~2_combout ),
	.datac(\processor|Equal5~0_combout ),
	.datad(\processor|Equal4~2_combout ),
	.cin(gnd),
	.combout(\processor|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector20~0 .lut_mask = 16'h2000;
defparam \processor|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y7_N21
cycloneii_lcell_ff \processor|reg_0|Q[7] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector20~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_0|Q [7]));

// Location: LCFF_X47_Y7_N27
cycloneii_lcell_ff \processor|reg_1|Q[7] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector20~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_1|Q [7]));

// Location: LCCOMB_X48_Y7_N24
cycloneii_lcell_comb \processor|Selector20~4 (
// Equation(s):
// \processor|Selector20~4_combout  = (\processor|reg_0|Q [7] & ((\processor|Equal0~4_combout ) # ((\processor|reg_1|Q [7] & \processor|Equal1~3_combout )))) # (!\processor|reg_0|Q [7] & (\processor|reg_1|Q [7] & ((\processor|Equal1~3_combout ))))

	.dataa(\processor|reg_0|Q [7]),
	.datab(\processor|reg_1|Q [7]),
	.datac(\processor|Equal0~4_combout ),
	.datad(\processor|Equal1~3_combout ),
	.cin(gnd),
	.combout(\processor|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector20~4 .lut_mask = 16'hECA0;
defparam \processor|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y9_N21
cycloneii_lcell_ff \processor|reg_6|Q[8] (
	.clk(\KEY~combout [2]),
	.datain(\processor|Selector19~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector8~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_6|Q [8]));

// Location: LCCOMB_X47_Y9_N10
cycloneii_lcell_comb \processor|Selector19~0 (
// Equation(s):
// \processor|Selector19~0_combout  = (\processor|reg_6|Q [8] & (!\processor|Selector14~2_combout  & (\processor|Equal6~0_combout  & \processor|Equal4~2_combout )))

	.dataa(\processor|reg_6|Q [8]),
	.datab(\processor|Selector14~2_combout ),
	.datac(\processor|Equal6~0_combout ),
	.datad(\processor|Equal4~2_combout ),
	.cin(gnd),
	.combout(\processor|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector19~0 .lut_mask = 16'h2000;
defparam \processor|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N13
cycloneii_lcell_ff \processor|reg_3|Q[8] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector19~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector5~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_3|Q [8]));

// Location: LCFF_X48_Y7_N11
cycloneii_lcell_ff \processor|reg_7|Q[8] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector19~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_7|Q [8]));

// Location: LCCOMB_X48_Y7_N10
cycloneii_lcell_comb \processor|Selector19~3 (
// Equation(s):
// \processor|Selector19~3_combout  = (\processor|reg_G|Q [8] & ((\processor|Gout~0_combout ) # ((\processor|reg_7|Q [8] & \processor|Equal7~1_combout )))) # (!\processor|reg_G|Q [8] & (((\processor|reg_7|Q [8] & \processor|Equal7~1_combout ))))

	.dataa(\processor|reg_G|Q [8]),
	.datab(\processor|Gout~0_combout ),
	.datac(\processor|reg_7|Q [8]),
	.datad(\processor|Equal7~1_combout ),
	.cin(gnd),
	.combout(\processor|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector19~3 .lut_mask = 16'hF888;
defparam \processor|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y7_N9
cycloneii_lcell_ff \processor|reg_0|Q[8] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector19~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_0|Q [8]));

// Location: LCFF_X47_Y8_N1
cycloneii_lcell_ff \processor|reg_A|Q[0] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_A|Q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_A|Q [0]));

// Location: LCCOMB_X47_Y8_N18
cycloneii_lcell_comb \processor|Mux27~0 (
// Equation(s):
// \processor|Mux27~0_combout  = (\processor|start|Q [7] & (\processor|start|Q [6] & !\processor|start|Q [8]))

	.dataa(vcc),
	.datab(\processor|start|Q [7]),
	.datac(\processor|start|Q [6]),
	.datad(\processor|start|Q [8]),
	.cin(gnd),
	.combout(\processor|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Mux27~0 .lut_mask = 16'h00C0;
defparam \processor|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N28
cycloneii_lcell_comb \processor|Add0~2 (
// Equation(s):
// \processor|Add0~2_combout  = \processor|Selector26~6_combout  $ (((\processor|Mux37~0_combout  & (\processor|start|Q [6] & \processor|Tstep_Q.T2~regout ))))

	.dataa(\processor|Mux37~0_combout ),
	.datab(\processor|start|Q [6]),
	.datac(\processor|Tstep_Q.T2~regout ),
	.datad(\processor|Selector26~6_combout ),
	.cin(gnd),
	.combout(\processor|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Add0~2 .lut_mask = 16'h7F80;
defparam \processor|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y8_N13
cycloneii_lcell_ff \processor|reg_A|Q[1] (
	.clk(\KEY~combout [2]),
	.datain(\processor|Selector26~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_A|Q [1]));

// Location: LCCOMB_X48_Y8_N30
cycloneii_lcell_comb \processor|Add0~3 (
// Equation(s):
// \processor|Add0~3_combout  = \processor|Selector25~6_combout  $ (((\processor|Mux37~0_combout  & (\processor|start|Q [6] & \processor|Tstep_Q.T2~regout ))))

	.dataa(\processor|Mux37~0_combout ),
	.datab(\processor|start|Q [6]),
	.datac(\processor|Tstep_Q.T2~regout ),
	.datad(\processor|Selector25~6_combout ),
	.cin(gnd),
	.combout(\processor|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Add0~3 .lut_mask = 16'h7F80;
defparam \processor|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y8_N3
cycloneii_lcell_ff \processor|reg_A|Q[2] (
	.clk(\KEY~combout [2]),
	.datain(\processor|Selector25~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_A|Q [2]));

// Location: LCCOMB_X49_Y8_N24
cycloneii_lcell_comb \processor|Add0~4 (
// Equation(s):
// \processor|Add0~4_combout  = \processor|Selector24~6_combout  $ (((\processor|start|Q [6] & (\processor|Tstep_Q.T2~regout  & \processor|Mux37~0_combout ))))

	.dataa(\processor|start|Q [6]),
	.datab(\processor|Tstep_Q.T2~regout ),
	.datac(\processor|Mux37~0_combout ),
	.datad(\processor|Selector24~6_combout ),
	.cin(gnd),
	.combout(\processor|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Add0~4 .lut_mask = 16'h7F80;
defparam \processor|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N13
cycloneii_lcell_ff \processor|reg_A|Q[3] (
	.clk(\KEY~combout [2]),
	.datain(\processor|Selector24~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_A|Q [3]));

// Location: LCCOMB_X48_Y8_N20
cycloneii_lcell_comb \processor|Add0~5 (
// Equation(s):
// \processor|Add0~5_combout  = \processor|Selector23~6_combout  $ (((\processor|Mux37~0_combout  & (\processor|start|Q [6] & \processor|Tstep_Q.T2~regout ))))

	.dataa(\processor|Mux37~0_combout ),
	.datab(\processor|start|Q [6]),
	.datac(\processor|Selector23~6_combout ),
	.datad(\processor|Tstep_Q.T2~regout ),
	.cin(gnd),
	.combout(\processor|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Add0~5 .lut_mask = 16'h78F0;
defparam \processor|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y8_N25
cycloneii_lcell_ff \processor|reg_A|Q[4] (
	.clk(\KEY~combout [2]),
	.datain(\processor|Selector23~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_A|Q [4]));

// Location: LCCOMB_X49_Y8_N14
cycloneii_lcell_comb \processor|Add0~6 (
// Equation(s):
// \processor|Add0~6_combout  = \processor|Selector22~6_combout  $ (((\processor|start|Q [6] & (\processor|Tstep_Q.T2~regout  & \processor|Mux37~0_combout ))))

	.dataa(\processor|start|Q [6]),
	.datab(\processor|Tstep_Q.T2~regout ),
	.datac(\processor|Mux37~0_combout ),
	.datad(\processor|Selector22~6_combout ),
	.cin(gnd),
	.combout(\processor|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Add0~6 .lut_mask = 16'h7F80;
defparam \processor|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N29
cycloneii_lcell_ff \processor|reg_A|Q[5] (
	.clk(\KEY~combout [2]),
	.datain(\processor|Selector22~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_A|Q [5]));

// Location: LCCOMB_X47_Y8_N26
cycloneii_lcell_comb \processor|Add0~7 (
// Equation(s):
// \processor|Add0~7_combout  = \processor|Selector21~6_combout  $ (((\processor|Mux37~0_combout  & (\processor|Tstep_Q.T2~regout  & \processor|start|Q [6]))))

	.dataa(\processor|Mux37~0_combout ),
	.datab(\processor|Tstep_Q.T2~regout ),
	.datac(\processor|start|Q [6]),
	.datad(\processor|Selector21~6_combout ),
	.cin(gnd),
	.combout(\processor|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Add0~7 .lut_mask = 16'h7F80;
defparam \processor|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y8_N29
cycloneii_lcell_ff \processor|reg_A|Q[6] (
	.clk(\KEY~combout [2]),
	.datain(\processor|Selector21~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_A|Q [6]));

// Location: LCCOMB_X48_Y8_N22
cycloneii_lcell_comb \processor|Add0~8 (
// Equation(s):
// \processor|Add0~8_combout  = \processor|Selector20~6_combout  $ (((\processor|Mux37~0_combout  & (\processor|start|Q [6] & \processor|Tstep_Q.T2~regout ))))

	.dataa(\processor|Mux37~0_combout ),
	.datab(\processor|start|Q [6]),
	.datac(\processor|Tstep_Q.T2~regout ),
	.datad(\processor|Selector20~6_combout ),
	.cin(gnd),
	.combout(\processor|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Add0~8 .lut_mask = 16'h7F80;
defparam \processor|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y7_N23
cycloneii_lcell_ff \processor|reg_A|Q[7] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector20~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_A|Q [7]));

// Location: LCCOMB_X49_Y8_N4
cycloneii_lcell_comb \processor|Add0~9 (
// Equation(s):
// \processor|Add0~9_combout  = \processor|Selector19~6_combout  $ (((\processor|start|Q [6] & (\processor|Mux37~0_combout  & \processor|Tstep_Q.T2~regout ))))

	.dataa(\processor|start|Q [6]),
	.datab(\processor|Mux37~0_combout ),
	.datac(\processor|Selector19~6_combout ),
	.datad(\processor|Tstep_Q.T2~regout ),
	.cin(gnd),
	.combout(\processor|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Add0~9 .lut_mask = 16'h78F0;
defparam \processor|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N31
cycloneii_lcell_ff \processor|reg_A|Q[8] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector19~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_A|Q [8]));

// Location: LCCOMB_X49_Y6_N24
cycloneii_lcell_comb \processor|Ain~0 (
// Equation(s):
// \processor|Ain~0_combout  = (\processor|Tstep_Q.T1~regout  & (!\processor|start|Q [8] & \processor|start|Q [7]))

	.dataa(\processor|Tstep_Q.T1~regout ),
	.datab(\processor|start|Q [8]),
	.datac(vcc),
	.datad(\processor|start|Q [7]),
	.cin(gnd),
	.combout(\processor|Ain~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Ain~0 .lut_mask = 16'h2200;
defparam \processor|Ain~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N0
cycloneii_lcell_comb \processor|reg_A|Q[0]~feeder (
// Equation(s):
// \processor|reg_A|Q[0]~feeder_combout  = \processor|Selector27~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processor|Selector27~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_A|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_A|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_A|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N24
cycloneii_lcell_comb \processor|reg_1|Q[0]~feeder (
// Equation(s):
// \processor|reg_1|Q[0]~feeder_combout  = \processor|Selector27~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processor|Selector27~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_1|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_1|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_1|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N8
cycloneii_lcell_comb \processor|reg_0|Q[1]~feeder (
// Equation(s):
// \processor|reg_0|Q[1]~feeder_combout  = \processor|Selector26~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processor|Selector26~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_0|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_0|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_0|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y7_N30
cycloneii_lcell_comb \processor|reg_0|Q[2]~feeder (
// Equation(s):
// \processor|reg_0|Q[2]~feeder_combout  = \processor|Selector25~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processor|Selector25~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_0|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_0|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_0|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N8
cycloneii_lcell_comb \processor|reg_2|Q[2]~feeder (
// Equation(s):
// \processor|reg_2|Q[2]~feeder_combout  = \processor|Selector25~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processor|Selector25~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_2|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_2|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_2|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N4
cycloneii_lcell_comb \processor|reg_0|Q[4]~feeder (
// Equation(s):
// \processor|reg_0|Q[4]~feeder_combout  = \processor|Selector23~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processor|Selector23~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_0|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_0|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_0|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y7_N0
cycloneii_lcell_comb \processor|reg_5|Q[5]~feeder (
// Equation(s):
// \processor|reg_5|Q[5]~feeder_combout  = \processor|Selector22~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processor|Selector22~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_5|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_5|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_5|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y7_N28
cycloneii_lcell_comb \processor|reg_0|Q[6]~feeder (
// Equation(s):
// \processor|reg_0|Q[6]~feeder_combout  = \processor|Selector21~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processor|Selector21~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_0|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_0|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_0|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N26
cycloneii_lcell_comb \processor|reg_2|Q[6]~feeder (
// Equation(s):
// \processor|reg_2|Q[6]~feeder_combout  = \processor|Selector21~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processor|Selector21~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_2|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_2|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_2|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N18
cycloneii_lcell_comb \processor|reg_6|Q[0]~feeder (
// Equation(s):
// \processor|reg_6|Q[0]~feeder_combout  = \processor|Selector27~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processor|Selector27~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_6|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_6|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_6|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N28
cycloneii_lcell_comb \count[0]~12 (
// Equation(s):
// \count[0]~12_combout  = !count[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(count[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\count[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \count[0]~12 .lut_mask = 16'h0F0F;
defparam \count[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X45_Y10_N29
cycloneii_lcell_ff \count[0] (
	.clk(\KEY~combout [1]),
	.datain(\count[0]~12_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count[0]));

// Location: LCCOMB_X45_Y10_N12
cycloneii_lcell_comb \count[1]~4 (
// Equation(s):
// \count[1]~4_combout  = (count[1] & (count[0] $ (VCC))) # (!count[1] & (count[0] & VCC))
// \count[1]~5  = CARRY((count[1] & count[0]))

	.dataa(count[1]),
	.datab(count[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\count[1]~4_combout ),
	.cout(\count[1]~5 ));
// synopsys translate_off
defparam \count[1]~4 .lut_mask = 16'h6688;
defparam \count[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y10_N13
cycloneii_lcell_ff \count[1] (
	.clk(\KEY~combout [1]),
	.datain(\count[1]~4_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count[1]));

// Location: LCCOMB_X45_Y10_N14
cycloneii_lcell_comb \count[2]~6 (
// Equation(s):
// \count[2]~6_combout  = (count[2] & (!\count[1]~5 )) # (!count[2] & ((\count[1]~5 ) # (GND)))
// \count[2]~7  = CARRY((!\count[1]~5 ) # (!count[2]))

	.dataa(vcc),
	.datab(count[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\count[1]~5 ),
	.combout(\count[2]~6_combout ),
	.cout(\count[2]~7 ));
// synopsys translate_off
defparam \count[2]~6 .lut_mask = 16'h3C3F;
defparam \count[2]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y10_N15
cycloneii_lcell_ff \count[2] (
	.clk(\KEY~combout [1]),
	.datain(\count[2]~6_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count[2]));

// Location: LCCOMB_X45_Y10_N16
cycloneii_lcell_comb \count[3]~8 (
// Equation(s):
// \count[3]~8_combout  = (count[3] & (\count[2]~7  $ (GND))) # (!count[3] & (!\count[2]~7  & VCC))
// \count[3]~9  = CARRY((count[3] & !\count[2]~7 ))

	.dataa(count[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\count[2]~7 ),
	.combout(\count[3]~8_combout ),
	.cout(\count[3]~9 ));
// synopsys translate_off
defparam \count[3]~8 .lut_mask = 16'hA50A;
defparam \count[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y10_N17
cycloneii_lcell_ff \count[3] (
	.clk(\KEY~combout [1]),
	.datain(\count[3]~8_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count[3]));

// Location: LCCOMB_X45_Y10_N18
cycloneii_lcell_comb \count[4]~10 (
// Equation(s):
// \count[4]~10_combout  = \count[3]~9  $ (count[4])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count[4]),
	.cin(\count[3]~9 ),
	.combout(\count[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \count[4]~10 .lut_mask = 16'h0FF0;
defparam \count[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y10_N19
cycloneii_lcell_ff \count[4] (
	.clk(\KEY~combout [1]),
	.datain(\count[4]~10_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count[4]));

// Location: M4K_X41_Y8
cycloneii_ram_block \mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [1]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({count[4],count[3],count[2],count[1],count[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "inst_mem.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory:mem|altsyncram:altsyncram_component|altsyncram_o871:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 288'h00000000000000000000000000000000000000000000000001808140A050208040148000;
// synopsys translate_on

// Location: LCCOMB_X45_Y6_N30
cycloneii_lcell_comb \processor|Tstep_Q.T1~0 (
// Equation(s):
// \processor|Tstep_Q.T1~0_combout  = !\processor|Tstep_Q.T0~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processor|Tstep_Q.T0~regout ),
	.cin(gnd),
	.combout(\processor|Tstep_Q.T1~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Tstep_Q.T1~0 .lut_mask = 16'h00FF;
defparam \processor|Tstep_Q.T1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y6_N15
cycloneii_lcell_ff \processor|Tstep_Q.T1 (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Tstep_Q.T1~0_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|Tstep_Q.T1~regout ));

// Location: LCFF_X46_Y6_N29
cycloneii_lcell_ff \processor|start|Q[8] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\mem|altsyncram_component|auto_generated|q_a [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\processor|Tstep_Q.T0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|start|Q [8]));

// Location: LCCOMB_X45_Y6_N24
cycloneii_lcell_comb \processor|Tstep_D.T2~0 (
// Equation(s):
// \processor|Tstep_D.T2~0_combout  = (\processor|Tstep_Q.T1~regout  & ((\processor|start|Q [8]) # ((\processor|start|Q [7] & !\processor|Tstep_Q.T3~regout ))))

	.dataa(\processor|start|Q [7]),
	.datab(\processor|start|Q [8]),
	.datac(\processor|Tstep_Q.T3~regout ),
	.datad(\processor|Tstep_Q.T1~regout ),
	.cin(gnd),
	.combout(\processor|Tstep_D.T2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Tstep_D.T2~0 .lut_mask = 16'hCE00;
defparam \processor|Tstep_D.T2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y6_N25
cycloneii_lcell_ff \processor|Tstep_Q.T2 (
	.clk(\KEY~combout [2]),
	.datain(\processor|Tstep_D.T2~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|Tstep_Q.T2~regout ));

// Location: LCCOMB_X49_Y6_N16
cycloneii_lcell_comb \processor|Selector1~0 (
// Equation(s):
// \processor|Selector1~0_combout  = (\processor|Tstep_Q.T2~regout ) # ((\processor|Tstep_Q.T3~regout  & ((\processor|start|Q [8]) # (!\processor|start|Q [7]))))

	.dataa(\processor|start|Q [8]),
	.datab(\processor|start|Q [7]),
	.datac(\processor|Tstep_Q.T2~regout ),
	.datad(\processor|Tstep_Q.T3~regout ),
	.cin(gnd),
	.combout(\processor|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector1~0 .lut_mask = 16'hFBF0;
defparam \processor|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y6_N27
cycloneii_lcell_ff \processor|Tstep_Q.T3 (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector1~0_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|Tstep_Q.T3~regout ));

// Location: LCCOMB_X49_Y6_N10
cycloneii_lcell_comb \processor|Selector0~0 (
// Equation(s):
// \processor|Selector0~0_combout  = (\processor|start|Q [8]) # ((\processor|start|Q [7] & ((!\processor|Tstep_Q.T3~regout ))) # (!\processor|start|Q [7] & (!\processor|Tstep_Q.T1~regout )))

	.dataa(\processor|start|Q [8]),
	.datab(\processor|start|Q [7]),
	.datac(\processor|Tstep_Q.T1~regout ),
	.datad(\processor|Tstep_Q.T3~regout ),
	.cin(gnd),
	.combout(\processor|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector0~0 .lut_mask = 16'hABEF;
defparam \processor|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y6_N11
cycloneii_lcell_ff \processor|Tstep_Q.T0 (
	.clk(\KEY~combout [2]),
	.datain(\processor|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|Tstep_Q.T0~regout ));

// Location: LCFF_X46_Y6_N27
cycloneii_lcell_ff \processor|start|Q[7] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\mem|altsyncram_component|auto_generated|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\processor|Tstep_Q.T0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|start|Q [7]));

// Location: LCCOMB_X49_Y6_N4
cycloneii_lcell_comb \processor|Selector18~0 (
// Equation(s):
// \processor|Selector18~0_combout  = (\processor|start|Q [8]) # ((\processor|start|Q [7] & ((!\processor|Tstep_Q.T3~regout ))) # (!\processor|start|Q [7] & (!\processor|Tstep_Q.T1~regout )))

	.dataa(\processor|start|Q [8]),
	.datab(\processor|start|Q [7]),
	.datac(\processor|Tstep_Q.T1~regout ),
	.datad(\processor|Tstep_Q.T3~regout ),
	.cin(gnd),
	.combout(\processor|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector18~0 .lut_mask = 16'hABEF;
defparam \processor|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y6_N23
cycloneii_lcell_ff \processor|start|Q[4] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\mem|altsyncram_component|auto_generated|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\processor|Tstep_Q.T0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|start|Q [4]));

// Location: LCFF_X49_Y6_N25
cycloneii_lcell_ff \processor|start|Q[3] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\mem|altsyncram_component|auto_generated|q_a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\processor|Tstep_Q.T0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|start|Q [3]));

// Location: LCCOMB_X49_Y6_N22
cycloneii_lcell_comb \processor|Selector8~2 (
// Equation(s):
// \processor|Selector8~2_combout  = (\processor|start|Q [5] & (!\processor|Selector18~0_combout  & (\processor|start|Q [4] & !\processor|start|Q [3])))

	.dataa(\processor|start|Q [5]),
	.datab(\processor|Selector18~0_combout ),
	.datac(\processor|start|Q [4]),
	.datad(\processor|start|Q [3]),
	.cin(gnd),
	.combout(\processor|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector8~2 .lut_mask = 16'h0020;
defparam \processor|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N19
cycloneii_lcell_ff \processor|reg_6|Q[0] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_6|Q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector8~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_6|Q [0]));

// Location: LCFF_X46_Y6_N17
cycloneii_lcell_ff \processor|start|Q[5] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\mem|altsyncram_component|auto_generated|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\processor|Tstep_Q.T0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|start|Q [5]));

// Location: LCCOMB_X49_Y6_N18
cycloneii_lcell_comb \processor|Selector7~2 (
// Equation(s):
// \processor|Selector7~2_combout  = (!\processor|start|Q [4] & (\processor|start|Q [5] & (!\processor|Selector18~0_combout  & \processor|start|Q [3])))

	.dataa(\processor|start|Q [4]),
	.datab(\processor|start|Q [5]),
	.datac(\processor|Selector18~0_combout ),
	.datad(\processor|start|Q [3]),
	.cin(gnd),
	.combout(\processor|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector7~2 .lut_mask = 16'h0400;
defparam \processor|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N21
cycloneii_lcell_ff \processor|reg_5|Q[0] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector27~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_5|Q [0]));

// Location: LCFF_X46_Y6_N13
cycloneii_lcell_ff \processor|start|Q[1] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\mem|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\processor|Tstep_Q.T0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|start|Q [1]));

// Location: LCFF_X46_Y6_N5
cycloneii_lcell_ff \processor|start|Q[6] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\mem|altsyncram_component|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\processor|Tstep_Q.T0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|start|Q [6]));

// Location: LCFF_X46_Y6_N7
cycloneii_lcell_ff \processor|start|Q[0] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\mem|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\processor|Tstep_Q.T0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|start|Q [0]));

// Location: LCCOMB_X46_Y6_N30
cycloneii_lcell_comb \processor|DINout~0 (
// Equation(s):
// \processor|DINout~0_combout  = (\processor|Tstep_Q.T1~regout  & (!\processor|start|Q [8] & !\processor|start|Q [7]))

	.dataa(\processor|Tstep_Q.T1~regout ),
	.datab(\processor|start|Q [8]),
	.datac(vcc),
	.datad(\processor|start|Q [7]),
	.cin(gnd),
	.combout(\processor|DINout~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|DINout~0 .lut_mask = 16'h0022;
defparam \processor|DINout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N6
cycloneii_lcell_comb \processor|Selector14~1 (
// Equation(s):
// \processor|Selector14~1_combout  = (\processor|start|Q [2] & (!\processor|start|Q [6] & (!\processor|start|Q [0] & \processor|DINout~0_combout )))

	.dataa(\processor|start|Q [2]),
	.datab(\processor|start|Q [6]),
	.datac(\processor|start|Q [0]),
	.datad(\processor|DINout~0_combout ),
	.cin(gnd),
	.combout(\processor|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector14~1 .lut_mask = 16'h0200;
defparam \processor|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N12
cycloneii_lcell_comb \processor|Mux37~0 (
// Equation(s):
// \processor|Mux37~0_combout  = (\processor|start|Q [7] & !\processor|start|Q [8])

	.dataa(vcc),
	.datab(\processor|start|Q [7]),
	.datac(vcc),
	.datad(\processor|start|Q [8]),
	.cin(gnd),
	.combout(\processor|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Mux37~0 .lut_mask = 16'h00CC;
defparam \processor|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N22
cycloneii_lcell_comb \processor|Selector14~0 (
// Equation(s):
// \processor|Selector14~0_combout  = (\processor|start|Q [5] & (\processor|Mux37~0_combout  & ((\processor|Tstep_Q.T1~regout ) # (\processor|Tstep_Q.T2~regout ))))

	.dataa(\processor|Tstep_Q.T1~regout ),
	.datab(\processor|Tstep_Q.T2~regout ),
	.datac(\processor|start|Q [5]),
	.datad(\processor|Mux37~0_combout ),
	.cin(gnd),
	.combout(\processor|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector14~0 .lut_mask = 16'hE000;
defparam \processor|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y6_N20
cycloneii_lcell_comb \processor|Selector14~2 (
// Equation(s):
// \processor|Selector14~2_combout  = (\processor|Selector2~2_combout  & ((\processor|Selector14~0_combout ) # ((!\processor|start|Q [1] & \processor|Selector14~1_combout )))) # (!\processor|Selector2~2_combout  & (!\processor|start|Q [1] & 
// (\processor|Selector14~1_combout )))

	.dataa(\processor|Selector2~2_combout ),
	.datab(\processor|start|Q [1]),
	.datac(\processor|Selector14~1_combout ),
	.datad(\processor|Selector14~0_combout ),
	.cin(gnd),
	.combout(\processor|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector14~2 .lut_mask = 16'hBA30;
defparam \processor|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N16
cycloneii_lcell_comb \processor|Selector10~1 (
// Equation(s):
// \processor|Selector10~1_combout  = (!\processor|start|Q [5] & (\processor|Mux37~0_combout  & ((\processor|Tstep_Q.T1~regout ) # (\processor|Tstep_Q.T2~regout ))))

	.dataa(\processor|Tstep_Q.T1~regout ),
	.datab(\processor|Tstep_Q.T2~regout ),
	.datac(\processor|start|Q [5]),
	.datad(\processor|Mux37~0_combout ),
	.cin(gnd),
	.combout(\processor|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector10~1 .lut_mask = 16'h0E00;
defparam \processor|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y6_N31
cycloneii_lcell_ff \processor|start|Q[2] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\mem|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\processor|Tstep_Q.T0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|start|Q [2]));

// Location: LCCOMB_X47_Y6_N4
cycloneii_lcell_comb \processor|Selector12~0 (
// Equation(s):
// \processor|Selector12~0_combout  = (\processor|start|Q [1] & !\processor|start|Q [2])

	.dataa(vcc),
	.datab(\processor|start|Q [1]),
	.datac(vcc),
	.datad(\processor|start|Q [2]),
	.cin(gnd),
	.combout(\processor|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector12~0 .lut_mask = 16'h00CC;
defparam \processor|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N18
cycloneii_lcell_comb \processor|Selector11~2 (
// Equation(s):
// \processor|Selector11~2_combout  = (\processor|start|Q [0] & (!\processor|start|Q [6] & \processor|DINout~0_combout ))

	.dataa(vcc),
	.datab(\processor|start|Q [0]),
	.datac(\processor|start|Q [6]),
	.datad(\processor|DINout~0_combout ),
	.cin(gnd),
	.combout(\processor|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector11~2 .lut_mask = 16'h0C00;
defparam \processor|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y6_N0
cycloneii_lcell_comb \processor|Selector13~0 (
// Equation(s):
// \processor|Selector13~0_combout  = (\processor|Selector5~2_combout  & ((\processor|Selector10~1_combout ) # ((\processor|Selector12~0_combout  & \processor|Selector11~2_combout )))) # (!\processor|Selector5~2_combout  & (((\processor|Selector12~0_combout  
// & \processor|Selector11~2_combout ))))

	.dataa(\processor|Selector5~2_combout ),
	.datab(\processor|Selector10~1_combout ),
	.datac(\processor|Selector12~0_combout ),
	.datad(\processor|Selector11~2_combout ),
	.cin(gnd),
	.combout(\processor|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector13~0 .lut_mask = 16'hF888;
defparam \processor|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N26
cycloneii_lcell_comb \processor|Selector10~2 (
// Equation(s):
// \processor|Selector10~2_combout  = (!\processor|start|Q [6] & (!\processor|start|Q [0] & \processor|DINout~0_combout ))

	.dataa(\processor|start|Q [6]),
	.datab(\processor|start|Q [0]),
	.datac(vcc),
	.datad(\processor|DINout~0_combout ),
	.cin(gnd),
	.combout(\processor|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector10~2 .lut_mask = 16'h1100;
defparam \processor|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y6_N14
cycloneii_lcell_comb \processor|Selector12~1 (
// Equation(s):
// \processor|Selector12~1_combout  = (\processor|Selector4~2_combout  & ((\processor|Selector10~1_combout ) # ((\processor|Selector12~0_combout  & \processor|Selector10~2_combout )))) # (!\processor|Selector4~2_combout  & (((\processor|Selector12~0_combout  
// & \processor|Selector10~2_combout ))))

	.dataa(\processor|Selector4~2_combout ),
	.datab(\processor|Selector10~1_combout ),
	.datac(\processor|Selector12~0_combout ),
	.datad(\processor|Selector10~2_combout ),
	.cin(gnd),
	.combout(\processor|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector12~1 .lut_mask = 16'hF888;
defparam \processor|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N24
cycloneii_lcell_comb \processor|Selector17~0 (
// Equation(s):
// \processor|Selector17~0_combout  = (\processor|start|Q [2] & (!\processor|start|Q [6] & (\processor|start|Q [0] & \processor|DINout~0_combout )))

	.dataa(\processor|start|Q [2]),
	.datab(\processor|start|Q [6]),
	.datac(\processor|start|Q [0]),
	.datad(\processor|DINout~0_combout ),
	.cin(gnd),
	.combout(\processor|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector17~0 .lut_mask = 16'h2000;
defparam \processor|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y6_N30
cycloneii_lcell_comb \processor|Selector17~1 (
// Equation(s):
// \processor|Selector17~1_combout  = (\processor|Selector5~2_combout  & ((\processor|Selector14~0_combout ) # ((\processor|Selector17~0_combout  & \processor|start|Q [1])))) # (!\processor|Selector5~2_combout  & (\processor|Selector17~0_combout  & 
// (\processor|start|Q [1])))

	.dataa(\processor|Selector5~2_combout ),
	.datab(\processor|Selector17~0_combout ),
	.datac(\processor|start|Q [1]),
	.datad(\processor|Selector14~0_combout ),
	.cin(gnd),
	.combout(\processor|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector17~1 .lut_mask = 16'hEAC0;
defparam \processor|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y6_N26
cycloneii_lcell_comb \processor|Equal0~2 (
// Equation(s):
// \processor|Equal0~2_combout  = (\processor|Equal0~1_combout  & (!\processor|Selector13~0_combout  & (!\processor|Selector12~1_combout  & !\processor|Selector17~1_combout )))

	.dataa(\processor|Equal0~1_combout ),
	.datab(\processor|Selector13~0_combout ),
	.datac(\processor|Selector12~1_combout ),
	.datad(\processor|Selector17~1_combout ),
	.cin(gnd),
	.combout(\processor|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal0~2 .lut_mask = 16'h0002;
defparam \processor|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N6
cycloneii_lcell_comb \processor|Selector4~2 (
// Equation(s):
// \processor|Selector4~2_combout  = (!\processor|start|Q [3] & \processor|start|Q [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processor|start|Q [3]),
	.datad(\processor|start|Q [4]),
	.cin(gnd),
	.combout(\processor|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector4~2 .lut_mask = 16'h0F00;
defparam \processor|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N0
cycloneii_lcell_comb \processor|Selector16~0 (
// Equation(s):
// \processor|Selector16~0_combout  = (\processor|start|Q [1] & ((\processor|Selector14~1_combout ) # ((\processor|Selector14~0_combout  & \processor|Selector4~2_combout )))) # (!\processor|start|Q [1] & (\processor|Selector14~0_combout  & 
// (\processor|Selector4~2_combout )))

	.dataa(\processor|start|Q [1]),
	.datab(\processor|Selector14~0_combout ),
	.datac(\processor|Selector4~2_combout ),
	.datad(\processor|Selector14~1_combout ),
	.cin(gnd),
	.combout(\processor|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector16~0 .lut_mask = 16'hEAC0;
defparam \processor|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N12
cycloneii_lcell_comb \processor|Selector3~2 (
// Equation(s):
// \processor|Selector3~2_combout  = (\processor|start|Q [3] & !\processor|start|Q [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processor|start|Q [3]),
	.datad(\processor|start|Q [4]),
	.cin(gnd),
	.combout(\processor|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector3~2 .lut_mask = 16'h00F0;
defparam \processor|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N10
cycloneii_lcell_comb \processor|Selector15~0 (
// Equation(s):
// \processor|Selector15~0_combout  = (\processor|start|Q [1] & (\processor|Selector3~2_combout  & ((\processor|Selector14~0_combout )))) # (!\processor|start|Q [1] & ((\processor|Selector17~0_combout ) # ((\processor|Selector3~2_combout  & 
// \processor|Selector14~0_combout ))))

	.dataa(\processor|start|Q [1]),
	.datab(\processor|Selector3~2_combout ),
	.datac(\processor|Selector17~0_combout ),
	.datad(\processor|Selector14~0_combout ),
	.cin(gnd),
	.combout(\processor|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector15~0 .lut_mask = 16'hDC50;
defparam \processor|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N14
cycloneii_lcell_comb \processor|Equal5~0 (
// Equation(s):
// \processor|Equal5~0_combout  = (!\processor|Selector16~0_combout  & \processor|Selector15~0_combout )

	.dataa(vcc),
	.datab(\processor|Selector16~0_combout ),
	.datac(vcc),
	.datad(\processor|Selector15~0_combout ),
	.cin(gnd),
	.combout(\processor|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal5~0 .lut_mask = 16'h3300;
defparam \processor|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N28
cycloneii_lcell_comb \processor|Equal5~1 (
// Equation(s):
// \processor|Equal5~1_combout  = (!\processor|Selector10~3_combout  & (!\processor|Selector14~2_combout  & (\processor|Equal0~2_combout  & \processor|Equal5~0_combout )))

	.dataa(\processor|Selector10~3_combout ),
	.datab(\processor|Selector14~2_combout ),
	.datac(\processor|Equal0~2_combout ),
	.datad(\processor|Equal5~0_combout ),
	.cin(gnd),
	.combout(\processor|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal5~1 .lut_mask = 16'h1000;
defparam \processor|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N20
cycloneii_lcell_comb \processor|Selector27~1 (
// Equation(s):
// \processor|Selector27~1_combout  = (\processor|Equal6~1_combout  & ((\processor|reg_6|Q [0]) # ((\processor|reg_5|Q [0] & \processor|Equal5~1_combout )))) # (!\processor|Equal6~1_combout  & (((\processor|reg_5|Q [0] & \processor|Equal5~1_combout ))))

	.dataa(\processor|Equal6~1_combout ),
	.datab(\processor|reg_6|Q [0]),
	.datac(\processor|reg_5|Q [0]),
	.datad(\processor|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processor|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector27~1 .lut_mask = 16'hF888;
defparam \processor|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y7_N24
cycloneii_lcell_comb \processor|Gout~0 (
// Equation(s):
// \processor|Gout~0_combout  = (!\processor|start|Q [8] & (\processor|start|Q [7] & \processor|Tstep_Q.T3~regout ))

	.dataa(\processor|start|Q [8]),
	.datab(\processor|start|Q [7]),
	.datac(vcc),
	.datad(\processor|Tstep_Q.T3~regout ),
	.cin(gnd),
	.combout(\processor|Gout~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Gout~0 .lut_mask = 16'h4400;
defparam \processor|Gout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y6_N16
cycloneii_lcell_comb \processor|Equal0~3 (
// Equation(s):
// \processor|Equal0~3_combout  = (!\processor|Selector14~2_combout  & (!\processor|Selector16~0_combout  & !\processor|Selector15~0_combout ))

	.dataa(\processor|Selector14~2_combout ),
	.datab(vcc),
	.datac(\processor|Selector16~0_combout ),
	.datad(\processor|Selector15~0_combout ),
	.cin(gnd),
	.combout(\processor|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal0~3 .lut_mask = 16'h0005;
defparam \processor|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y6_N18
cycloneii_lcell_comb \processor|Equal0~4 (
// Equation(s):
// \processor|Equal0~4_combout  = (\processor|Selector10~3_combout  & (\processor|Equal0~3_combout  & \processor|Equal0~2_combout ))

	.dataa(\processor|Selector10~3_combout ),
	.datab(vcc),
	.datac(\processor|Equal0~3_combout ),
	.datad(\processor|Equal0~2_combout ),
	.cin(gnd),
	.combout(\processor|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal0~4 .lut_mask = 16'hA000;
defparam \processor|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N4
cycloneii_lcell_comb \processor|Selector10~0 (
// Equation(s):
// \processor|Selector10~0_combout  = (!\processor|start|Q [2] & !\processor|start|Q [1])

	.dataa(\processor|start|Q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\processor|start|Q [1]),
	.cin(gnd),
	.combout(\processor|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector10~0 .lut_mask = 16'h0055;
defparam \processor|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N20
cycloneii_lcell_comb \processor|Selector11~3 (
// Equation(s):
// \processor|Selector11~3_combout  = (!\processor|start|Q [6] & (\processor|start|Q [0] & (\processor|Selector10~0_combout  & \processor|DINout~0_combout )))

	.dataa(\processor|start|Q [6]),
	.datab(\processor|start|Q [0]),
	.datac(\processor|Selector10~0_combout ),
	.datad(\processor|DINout~0_combout ),
	.cin(gnd),
	.combout(\processor|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector11~3 .lut_mask = 16'h4000;
defparam \processor|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y6_N12
cycloneii_lcell_comb \processor|Equal0~0 (
// Equation(s):
// \processor|Equal0~0_combout  = (\processor|Tstep_Q.T3~regout  & (!\processor|Mux37~0_combout  & ((!\processor|DINout~0_combout ) # (!\processor|start|Q [6])))) # (!\processor|Tstep_Q.T3~regout  & (((!\processor|DINout~0_combout )) # (!\processor|start|Q 
// [6])))

	.dataa(\processor|Tstep_Q.T3~regout ),
	.datab(\processor|start|Q [6]),
	.datac(\processor|DINout~0_combout ),
	.datad(\processor|Mux37~0_combout ),
	.cin(gnd),
	.combout(\processor|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal0~0 .lut_mask = 16'h153F;
defparam \processor|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y6_N24
cycloneii_lcell_comb \processor|Equal0~1 (
// Equation(s):
// \processor|Equal0~1_combout  = (!\processor|Selector11~3_combout  & (\processor|Equal0~0_combout  & ((!\processor|Selector10~1_combout ) # (!\processor|Selector3~2_combout ))))

	.dataa(\processor|Selector3~2_combout ),
	.datab(\processor|Selector10~1_combout ),
	.datac(\processor|Selector11~3_combout ),
	.datad(\processor|Equal0~0_combout ),
	.cin(gnd),
	.combout(\processor|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal0~1 .lut_mask = 16'h0700;
defparam \processor|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y6_N8
cycloneii_lcell_comb \processor|Equal0~5 (
// Equation(s):
// \processor|Equal0~5_combout  = (!\processor|Selector13~0_combout  & (\processor|Equal0~1_combout  & !\processor|Selector12~1_combout ))

	.dataa(vcc),
	.datab(\processor|Selector13~0_combout ),
	.datac(\processor|Equal0~1_combout ),
	.datad(\processor|Selector12~1_combout ),
	.cin(gnd),
	.combout(\processor|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal0~5 .lut_mask = 16'h0030;
defparam \processor|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N4
cycloneii_lcell_comb \processor|Selector2~2 (
// Equation(s):
// \processor|Selector2~2_combout  = (!\processor|start|Q [3] & !\processor|start|Q [4])

	.dataa(vcc),
	.datab(\processor|start|Q [3]),
	.datac(vcc),
	.datad(\processor|start|Q [4]),
	.cin(gnd),
	.combout(\processor|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector2~2 .lut_mask = 16'h0033;
defparam \processor|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N8
cycloneii_lcell_comb \processor|Selector10~3 (
// Equation(s):
// \processor|Selector10~3_combout  = (\processor|Selector10~1_combout  & ((\processor|Selector2~2_combout ) # ((\processor|Selector10~0_combout  & \processor|Selector10~2_combout )))) # (!\processor|Selector10~1_combout  & (((\processor|Selector10~0_combout 
//  & \processor|Selector10~2_combout ))))

	.dataa(\processor|Selector10~1_combout ),
	.datab(\processor|Selector2~2_combout ),
	.datac(\processor|Selector10~0_combout ),
	.datad(\processor|Selector10~2_combout ),
	.cin(gnd),
	.combout(\processor|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector10~3 .lut_mask = 16'hF888;
defparam \processor|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y6_N6
cycloneii_lcell_comb \processor|Equal7~0 (
// Equation(s):
// \processor|Equal7~0_combout  = (!\processor|Selector16~0_combout  & (!\processor|Selector15~0_combout  & (!\processor|Selector14~2_combout  & !\processor|Selector10~3_combout )))

	.dataa(\processor|Selector16~0_combout ),
	.datab(\processor|Selector15~0_combout ),
	.datac(\processor|Selector14~2_combout ),
	.datad(\processor|Selector10~3_combout ),
	.cin(gnd),
	.combout(\processor|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal7~0 .lut_mask = 16'h0001;
defparam \processor|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y6_N10
cycloneii_lcell_comb \processor|Equal7~1 (
// Equation(s):
// \processor|Equal7~1_combout  = (\processor|Selector17~1_combout  & (\processor|Equal0~5_combout  & \processor|Equal7~0_combout ))

	.dataa(vcc),
	.datab(\processor|Selector17~1_combout ),
	.datac(\processor|Equal0~5_combout ),
	.datad(\processor|Equal7~0_combout ),
	.cin(gnd),
	.combout(\processor|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal7~1 .lut_mask = 16'hC000;
defparam \processor|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N0
cycloneii_lcell_comb \processor|WideNor0~3 (
// Equation(s):
// \processor|WideNor0~3_combout  = (\processor|Gout~0_combout ) # ((\processor|Equal0~4_combout ) # (\processor|Equal7~1_combout ))

	.dataa(vcc),
	.datab(\processor|Gout~0_combout ),
	.datac(\processor|Equal0~4_combout ),
	.datad(\processor|Equal7~1_combout ),
	.cin(gnd),
	.combout(\processor|WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|WideNor0~3 .lut_mask = 16'hFFFC;
defparam \processor|WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N8
cycloneii_lcell_comb \processor|WideNor0~1 (
// Equation(s):
// \processor|WideNor0~1_combout  = (\processor|Selector14~2_combout  & (!\processor|Selector16~0_combout  & !\processor|Selector15~0_combout )) # (!\processor|Selector14~2_combout  & (\processor|Selector16~0_combout  $ (\processor|Selector15~0_combout )))

	.dataa(vcc),
	.datab(\processor|Selector14~2_combout ),
	.datac(\processor|Selector16~0_combout ),
	.datad(\processor|Selector15~0_combout ),
	.cin(gnd),
	.combout(\processor|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|WideNor0~1 .lut_mask = 16'h033C;
defparam \processor|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N22
cycloneii_lcell_comb \processor|WideNor0~2 (
// Equation(s):
// \processor|WideNor0~2_combout  = (\processor|Equal0~2_combout  & (\processor|WideNor0~1_combout  & !\processor|Selector10~3_combout ))

	.dataa(vcc),
	.datab(\processor|Equal0~2_combout ),
	.datac(\processor|WideNor0~1_combout ),
	.datad(\processor|Selector10~3_combout ),
	.cin(gnd),
	.combout(\processor|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|WideNor0~2 .lut_mask = 16'h00C0;
defparam \processor|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N30
cycloneii_lcell_comb \processor|Selector11~4 (
// Equation(s):
// \processor|Selector11~4_combout  = (\processor|Selector11~3_combout ) # ((!\processor|start|Q [4] & (\processor|start|Q [3] & \processor|Selector10~1_combout )))

	.dataa(\processor|start|Q [4]),
	.datab(\processor|start|Q [3]),
	.datac(\processor|Selector10~1_combout ),
	.datad(\processor|Selector11~3_combout ),
	.cin(gnd),
	.combout(\processor|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector11~4 .lut_mask = 16'hFF40;
defparam \processor|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N10
cycloneii_lcell_comb \processor|Equal2~1 (
// Equation(s):
// \processor|Equal2~1_combout  = (!\processor|Selector13~0_combout  & \processor|Selector12~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processor|Selector13~0_combout ),
	.datad(\processor|Selector12~1_combout ),
	.cin(gnd),
	.combout(\processor|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal2~1 .lut_mask = 16'h0F00;
defparam \processor|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N24
cycloneii_lcell_comb \processor|Equal2~2 (
// Equation(s):
// \processor|Equal2~2_combout  = (\processor|Equal2~0_combout  & (!\processor|Selector11~4_combout  & (\processor|Equal7~0_combout  & \processor|Equal2~1_combout )))

	.dataa(\processor|Equal2~0_combout ),
	.datab(\processor|Selector11~4_combout ),
	.datac(\processor|Equal7~0_combout ),
	.datad(\processor|Equal2~1_combout ),
	.cin(gnd),
	.combout(\processor|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal2~2 .lut_mask = 16'h2000;
defparam \processor|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y6_N22
cycloneii_lcell_comb \processor|Equal1~2 (
// Equation(s):
// \processor|Equal1~2_combout  = (!\processor|Selector13~0_combout  & (!\processor|Selector12~1_combout  & \processor|Selector11~4_combout ))

	.dataa(vcc),
	.datab(\processor|Selector13~0_combout ),
	.datac(\processor|Selector12~1_combout ),
	.datad(\processor|Selector11~4_combout ),
	.cin(gnd),
	.combout(\processor|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal1~2 .lut_mask = 16'h0300;
defparam \processor|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y6_N2
cycloneii_lcell_comb \processor|Equal1~3 (
// Equation(s):
// \processor|Equal1~3_combout  = (\processor|Equal7~0_combout  & (!\processor|Selector17~1_combout  & (\processor|Equal0~0_combout  & \processor|Equal1~2_combout )))

	.dataa(\processor|Equal7~0_combout ),
	.datab(\processor|Selector17~1_combout ),
	.datac(\processor|Equal0~0_combout ),
	.datad(\processor|Equal1~2_combout ),
	.cin(gnd),
	.combout(\processor|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal1~3 .lut_mask = 16'h2000;
defparam \processor|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N18
cycloneii_lcell_comb \processor|WideNor0~0 (
// Equation(s):
// \processor|WideNor0~0_combout  = (\processor|Equal3~1_combout ) # ((\processor|Equal2~2_combout ) # (\processor|Equal1~3_combout ))

	.dataa(\processor|Equal3~1_combout ),
	.datab(vcc),
	.datac(\processor|Equal2~2_combout ),
	.datad(\processor|Equal1~3_combout ),
	.cin(gnd),
	.combout(\processor|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|WideNor0~0 .lut_mask = 16'hFFFA;
defparam \processor|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N8
cycloneii_lcell_comb \processor|Selector27~0 (
// Equation(s):
// \processor|Selector27~0_combout  = (\mem|altsyncram_component|auto_generated|q_a [0] & (!\processor|WideNor0~3_combout  & (!\processor|WideNor0~2_combout  & !\processor|WideNor0~0_combout )))

	.dataa(\mem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\processor|WideNor0~3_combout ),
	.datac(\processor|WideNor0~2_combout ),
	.datad(\processor|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\processor|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector27~0 .lut_mask = 16'h0002;
defparam \processor|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N28
cycloneii_lcell_comb \processor|Selector5~3 (
// Equation(s):
// \processor|Selector5~3_combout  = (\processor|start|Q [4] & (!\processor|start|Q [5] & (!\processor|Selector18~0_combout  & \processor|start|Q [3])))

	.dataa(\processor|start|Q [4]),
	.datab(\processor|start|Q [5]),
	.datac(\processor|Selector18~0_combout ),
	.datad(\processor|start|Q [3]),
	.cin(gnd),
	.combout(\processor|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector5~3 .lut_mask = 16'h0200;
defparam \processor|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y8_N23
cycloneii_lcell_ff \processor|reg_3|Q[0] (
	.clk(\KEY~combout [2]),
	.datain(\processor|Selector27~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector5~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_3|Q [0]));

// Location: LCCOMB_X49_Y6_N14
cycloneii_lcell_comb \processor|Selector4~3 (
// Equation(s):
// \processor|Selector4~3_combout  = (\processor|start|Q [4] & (!\processor|start|Q [5] & (!\processor|Selector18~0_combout  & !\processor|start|Q [3])))

	.dataa(\processor|start|Q [4]),
	.datab(\processor|start|Q [5]),
	.datac(\processor|Selector18~0_combout ),
	.datad(\processor|start|Q [3]),
	.cin(gnd),
	.combout(\processor|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector4~3 .lut_mask = 16'h0002;
defparam \processor|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N1
cycloneii_lcell_ff \processor|reg_2|Q[0] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector27~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_2|Q [0]));

// Location: LCCOMB_X49_Y8_N0
cycloneii_lcell_comb \processor|Selector27~2 (
// Equation(s):
// \processor|Selector27~2_combout  = (\processor|Equal3~1_combout  & ((\processor|reg_3|Q [0]) # ((\processor|reg_2|Q [0] & \processor|Equal2~2_combout )))) # (!\processor|Equal3~1_combout  & (((\processor|reg_2|Q [0] & \processor|Equal2~2_combout ))))

	.dataa(\processor|Equal3~1_combout ),
	.datab(\processor|reg_3|Q [0]),
	.datac(\processor|reg_2|Q [0]),
	.datad(\processor|Equal2~2_combout ),
	.cin(gnd),
	.combout(\processor|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector27~2 .lut_mask = 16'hF888;
defparam \processor|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y7_N14
cycloneii_lcell_comb \processor|Equal4~0 (
// Equation(s):
// \processor|Equal4~0_combout  = (!\processor|Selector16~0_combout  & !\processor|Selector10~3_combout )

	.dataa(vcc),
	.datab(\processor|Selector16~0_combout ),
	.datac(vcc),
	.datad(\processor|Selector10~3_combout ),
	.cin(gnd),
	.combout(\processor|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal4~0 .lut_mask = 16'h0033;
defparam \processor|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y7_N4
cycloneii_lcell_comb \processor|Equal4~1 (
// Equation(s):
// \processor|Equal4~1_combout  = (!\processor|Selector15~0_combout  & (\processor|Selector14~2_combout  & (\processor|Equal4~0_combout  & \processor|Equal0~2_combout )))

	.dataa(\processor|Selector15~0_combout ),
	.datab(\processor|Selector14~2_combout ),
	.datac(\processor|Equal4~0_combout ),
	.datad(\processor|Equal0~2_combout ),
	.cin(gnd),
	.combout(\processor|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal4~1 .lut_mask = 16'h4000;
defparam \processor|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N0
cycloneii_lcell_comb \processor|Selector6~2 (
// Equation(s):
// \processor|Selector6~2_combout  = (!\processor|start|Q [4] & (\processor|start|Q [5] & (!\processor|Selector18~0_combout  & !\processor|start|Q [3])))

	.dataa(\processor|start|Q [4]),
	.datab(\processor|start|Q [5]),
	.datac(\processor|Selector18~0_combout ),
	.datad(\processor|start|Q [3]),
	.cin(gnd),
	.combout(\processor|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector6~2 .lut_mask = 16'h0004;
defparam \processor|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y8_N13
cycloneii_lcell_ff \processor|reg_4|Q[0] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector27~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_4|Q [0]));

// Location: LCCOMB_X47_Y8_N10
cycloneii_lcell_comb \processor|Add0~0 (
// Equation(s):
// \processor|Add0~0_combout  = (\processor|Selector27~1_combout ) # ((\processor|Selector27~2_combout ) # ((\processor|Selector27~0_combout ) # (\processor|Selector27~5_combout )))

	.dataa(\processor|Selector27~1_combout ),
	.datab(\processor|Selector27~2_combout ),
	.datac(\processor|Selector27~0_combout ),
	.datad(\processor|Selector27~5_combout ),
	.cin(gnd),
	.combout(\processor|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Add0~0 .lut_mask = 16'hFFFE;
defparam \processor|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N26
cycloneii_lcell_comb \processor|Add0~1 (
// Equation(s):
// \processor|Add0~1_combout  = \processor|Add0~0_combout  $ (((\processor|Mux37~0_combout  & (\processor|start|Q [6] & \processor|Tstep_Q.T2~regout ))))

	.dataa(\processor|Mux37~0_combout ),
	.datab(\processor|start|Q [6]),
	.datac(\processor|Tstep_Q.T2~regout ),
	.datad(\processor|Add0~0_combout ),
	.cin(gnd),
	.combout(\processor|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Add0~1 .lut_mask = 16'h7F80;
defparam \processor|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N0
cycloneii_lcell_comb \processor|reg_G|Q[0]~10 (
// Equation(s):
// \processor|reg_G|Q[0]~10_cout  = CARRY((\processor|Mux27~0_combout  & \processor|Tstep_Q.T2~regout ))

	.dataa(\processor|Mux27~0_combout ),
	.datab(\processor|Tstep_Q.T2~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\processor|reg_G|Q[0]~10_cout ));
// synopsys translate_off
defparam \processor|reg_G|Q[0]~10 .lut_mask = 16'h0088;
defparam \processor|reg_G|Q[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N20
cycloneii_lcell_comb \processor|Gin~0 (
// Equation(s):
// \processor|Gin~0_combout  = (\processor|start|Q [7] & (\processor|Tstep_Q.T2~regout  & !\processor|start|Q [8]))

	.dataa(vcc),
	.datab(\processor|start|Q [7]),
	.datac(\processor|Tstep_Q.T2~regout ),
	.datad(\processor|start|Q [8]),
	.cin(gnd),
	.combout(\processor|Gin~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Gin~0 .lut_mask = 16'h00C0;
defparam \processor|Gin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y8_N3
cycloneii_lcell_ff \processor|reg_G|Q[0] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_G|Q[0]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_G|Q [0]));

// Location: LCCOMB_X49_Y6_N30
cycloneii_lcell_comb \processor|Selector2~3 (
// Equation(s):
// \processor|Selector2~3_combout  = (!\processor|start|Q [4] & (!\processor|start|Q [5] & (!\processor|Selector18~0_combout  & !\processor|start|Q [3])))

	.dataa(\processor|start|Q [4]),
	.datab(\processor|start|Q [5]),
	.datac(\processor|Selector18~0_combout ),
	.datad(\processor|start|Q [3]),
	.cin(gnd),
	.combout(\processor|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector2~3 .lut_mask = 16'h0001;
defparam \processor|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y7_N23
cycloneii_lcell_ff \processor|reg_0|Q[0] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector27~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_0|Q [0]));

// Location: LCCOMB_X47_Y7_N22
cycloneii_lcell_comb \processor|Selector27~3 (
// Equation(s):
// \processor|Selector27~3_combout  = (\processor|Gout~0_combout  & ((\processor|reg_G|Q [0]) # ((\processor|reg_0|Q [0] & \processor|Equal0~4_combout )))) # (!\processor|Gout~0_combout  & (((\processor|reg_0|Q [0] & \processor|Equal0~4_combout ))))

	.dataa(\processor|Gout~0_combout ),
	.datab(\processor|reg_G|Q [0]),
	.datac(\processor|reg_0|Q [0]),
	.datad(\processor|Equal0~4_combout ),
	.cin(gnd),
	.combout(\processor|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector27~3 .lut_mask = 16'hF888;
defparam \processor|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N12
cycloneii_lcell_comb \processor|Selector27~5 (
// Equation(s):
// \processor|Selector27~5_combout  = (\processor|Selector27~4_combout ) # ((\processor|Selector27~3_combout ) # ((\processor|Equal4~1_combout  & \processor|reg_4|Q [0])))

	.dataa(\processor|Selector27~4_combout ),
	.datab(\processor|Equal4~1_combout ),
	.datac(\processor|reg_4|Q [0]),
	.datad(\processor|Selector27~3_combout ),
	.cin(gnd),
	.combout(\processor|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector27~5 .lut_mask = 16'hFFEA;
defparam \processor|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N22
cycloneii_lcell_comb \processor|Selector27~6 (
// Equation(s):
// \processor|Selector27~6_combout  = (\processor|Selector27~1_combout ) # ((\processor|Selector27~0_combout ) # ((\processor|Selector27~2_combout ) # (\processor|Selector27~5_combout )))

	.dataa(\processor|Selector27~1_combout ),
	.datab(\processor|Selector27~0_combout ),
	.datac(\processor|Selector27~2_combout ),
	.datad(\processor|Selector27~5_combout ),
	.cin(gnd),
	.combout(\processor|Selector27~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector27~6 .lut_mask = 16'hFFFE;
defparam \processor|Selector27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N2
cycloneii_lcell_comb \processor|reg_6|Q[1]~feeder (
// Equation(s):
// \processor|reg_6|Q[1]~feeder_combout  = \processor|Selector26~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processor|Selector26~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_6|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_6|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_6|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N3
cycloneii_lcell_ff \processor|reg_6|Q[1] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_6|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector8~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_6|Q [1]));

// Location: LCFF_X47_Y9_N17
cycloneii_lcell_ff \processor|reg_5|Q[1] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector26~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_5|Q [1]));

// Location: LCCOMB_X47_Y9_N16
cycloneii_lcell_comb \processor|Selector26~1 (
// Equation(s):
// \processor|Selector26~1_combout  = (\processor|Equal6~1_combout  & ((\processor|reg_6|Q [1]) # ((\processor|reg_5|Q [1] & \processor|Equal5~1_combout )))) # (!\processor|Equal6~1_combout  & (((\processor|reg_5|Q [1] & \processor|Equal5~1_combout ))))

	.dataa(\processor|Equal6~1_combout ),
	.datab(\processor|reg_6|Q [1]),
	.datac(\processor|reg_5|Q [1]),
	.datad(\processor|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processor|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector26~1 .lut_mask = 16'hF888;
defparam \processor|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N2
cycloneii_lcell_comb \processor|Equal3~0 (
// Equation(s):
// \processor|Equal3~0_combout  = (\processor|Selector13~0_combout  & !\processor|Selector12~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processor|Selector13~0_combout ),
	.datad(\processor|Selector12~1_combout ),
	.cin(gnd),
	.combout(\processor|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal3~0 .lut_mask = 16'h00F0;
defparam \processor|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N12
cycloneii_lcell_comb \processor|Equal3~1 (
// Equation(s):
// \processor|Equal3~1_combout  = (\processor|Equal2~0_combout  & (!\processor|Selector11~4_combout  & (\processor|Equal7~0_combout  & \processor|Equal3~0_combout )))

	.dataa(\processor|Equal2~0_combout ),
	.datab(\processor|Selector11~4_combout ),
	.datac(\processor|Equal7~0_combout ),
	.datad(\processor|Equal3~0_combout ),
	.cin(gnd),
	.combout(\processor|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal3~1 .lut_mask = 16'h2000;
defparam \processor|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y8_N31
cycloneii_lcell_ff \processor|reg_3|Q[1] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector26~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector5~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_3|Q [1]));

// Location: LCCOMB_X47_Y8_N30
cycloneii_lcell_comb \processor|Selector26~2 (
// Equation(s):
// \processor|Selector26~2_combout  = (\processor|reg_2|Q [1] & ((\processor|Equal2~2_combout ) # ((\processor|Equal3~1_combout  & \processor|reg_3|Q [1])))) # (!\processor|reg_2|Q [1] & (\processor|Equal3~1_combout  & (\processor|reg_3|Q [1])))

	.dataa(\processor|reg_2|Q [1]),
	.datab(\processor|Equal3~1_combout ),
	.datac(\processor|reg_3|Q [1]),
	.datad(\processor|Equal2~2_combout ),
	.cin(gnd),
	.combout(\processor|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector26~2 .lut_mask = 16'hEAC0;
defparam \processor|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N24
cycloneii_lcell_comb \processor|Selector26~0 (
// Equation(s):
// \processor|Selector26~0_combout  = (\mem|altsyncram_component|auto_generated|q_a [1] & (!\processor|WideNor0~3_combout  & (!\processor|WideNor0~2_combout  & !\processor|WideNor0~0_combout )))

	.dataa(\mem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\processor|WideNor0~3_combout ),
	.datac(\processor|WideNor0~2_combout ),
	.datad(\processor|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\processor|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector26~0 .lut_mask = 16'h0002;
defparam \processor|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y8_N15
cycloneii_lcell_ff \processor|reg_4|Q[1] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector26~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_4|Q [1]));

// Location: LCCOMB_X49_Y6_N8
cycloneii_lcell_comb \processor|Selector3~3 (
// Equation(s):
// \processor|Selector3~3_combout  = (!\processor|start|Q [4] & (!\processor|start|Q [5] & (!\processor|Selector18~0_combout  & \processor|start|Q [3])))

	.dataa(\processor|start|Q [4]),
	.datab(\processor|start|Q [5]),
	.datac(\processor|Selector18~0_combout ),
	.datad(\processor|start|Q [3]),
	.cin(gnd),
	.combout(\processor|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector3~3 .lut_mask = 16'h0100;
defparam \processor|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y7_N1
cycloneii_lcell_ff \processor|reg_1|Q[1] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector26~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_1|Q [1]));

// Location: LCCOMB_X47_Y7_N0
cycloneii_lcell_comb \processor|Selector26~4 (
// Equation(s):
// \processor|Selector26~4_combout  = (\processor|reg_0|Q [1] & ((\processor|Equal0~4_combout ) # ((\processor|reg_1|Q [1] & \processor|Equal1~3_combout )))) # (!\processor|reg_0|Q [1] & (((\processor|reg_1|Q [1] & \processor|Equal1~3_combout ))))

	.dataa(\processor|reg_0|Q [1]),
	.datab(\processor|Equal0~4_combout ),
	.datac(\processor|reg_1|Q [1]),
	.datad(\processor|Equal1~3_combout ),
	.cin(gnd),
	.combout(\processor|Selector26~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector26~4 .lut_mask = 16'hF888;
defparam \processor|Selector26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N14
cycloneii_lcell_comb \processor|Selector26~5 (
// Equation(s):
// \processor|Selector26~5_combout  = (\processor|Selector26~3_combout ) # ((\processor|Selector26~4_combout ) # ((\processor|Equal4~1_combout  & \processor|reg_4|Q [1])))

	.dataa(\processor|Selector26~3_combout ),
	.datab(\processor|Equal4~1_combout ),
	.datac(\processor|reg_4|Q [1]),
	.datad(\processor|Selector26~4_combout ),
	.cin(gnd),
	.combout(\processor|Selector26~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector26~5 .lut_mask = 16'hFFEA;
defparam \processor|Selector26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N12
cycloneii_lcell_comb \processor|Selector26~6 (
// Equation(s):
// \processor|Selector26~6_combout  = (\processor|Selector26~1_combout ) # ((\processor|Selector26~2_combout ) # ((\processor|Selector26~0_combout ) # (\processor|Selector26~5_combout )))

	.dataa(\processor|Selector26~1_combout ),
	.datab(\processor|Selector26~2_combout ),
	.datac(\processor|Selector26~0_combout ),
	.datad(\processor|Selector26~5_combout ),
	.cin(gnd),
	.combout(\processor|Selector26~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector26~6 .lut_mask = 16'hFFFE;
defparam \processor|Selector26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y8_N17
cycloneii_lcell_ff \processor|reg_3|Q[2] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector25~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector5~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_3|Q [2]));

// Location: LCCOMB_X47_Y8_N16
cycloneii_lcell_comb \processor|Selector25~2 (
// Equation(s):
// \processor|Selector25~2_combout  = (\processor|reg_2|Q [2] & ((\processor|Equal2~2_combout ) # ((\processor|Equal3~1_combout  & \processor|reg_3|Q [2])))) # (!\processor|reg_2|Q [2] & (\processor|Equal3~1_combout  & (\processor|reg_3|Q [2])))

	.dataa(\processor|reg_2|Q [2]),
	.datab(\processor|Equal3~1_combout ),
	.datac(\processor|reg_3|Q [2]),
	.datad(\processor|Equal2~2_combout ),
	.cin(gnd),
	.combout(\processor|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector25~2 .lut_mask = 16'hEAC0;
defparam \processor|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N12
cycloneii_lcell_comb \processor|reg_5|Q[2]~feeder (
// Equation(s):
// \processor|reg_5|Q[2]~feeder_combout  = \processor|Selector25~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processor|Selector25~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_5|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_5|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_5|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N13
cycloneii_lcell_ff \processor|reg_5|Q[2] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_5|Q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_5|Q [2]));

// Location: LCFF_X47_Y9_N7
cycloneii_lcell_ff \processor|reg_6|Q[2] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector25~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector8~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_6|Q [2]));

// Location: LCCOMB_X47_Y9_N6
cycloneii_lcell_comb \processor|Selector25~1 (
// Equation(s):
// \processor|Selector25~1_combout  = (\processor|Equal6~1_combout  & ((\processor|reg_6|Q [2]) # ((\processor|reg_5|Q [2] & \processor|Equal5~1_combout )))) # (!\processor|Equal6~1_combout  & (\processor|reg_5|Q [2] & ((\processor|Equal5~1_combout ))))

	.dataa(\processor|Equal6~1_combout ),
	.datab(\processor|reg_5|Q [2]),
	.datac(\processor|reg_6|Q [2]),
	.datad(\processor|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processor|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector25~1 .lut_mask = 16'hECA0;
defparam \processor|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N14
cycloneii_lcell_comb \processor|Selector25~0 (
// Equation(s):
// \processor|Selector25~0_combout  = (!\processor|WideNor0~0_combout  & (\mem|altsyncram_component|auto_generated|q_a [2] & (!\processor|WideNor0~2_combout  & !\processor|WideNor0~3_combout )))

	.dataa(\processor|WideNor0~0_combout ),
	.datab(\mem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\processor|WideNor0~2_combout ),
	.datad(\processor|WideNor0~3_combout ),
	.cin(gnd),
	.combout(\processor|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector25~0 .lut_mask = 16'h0004;
defparam \processor|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y7_N21
cycloneii_lcell_ff \processor|reg_4|Q[2] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector25~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_4|Q [2]));

// Location: LCCOMB_X48_Y9_N14
cycloneii_lcell_comb \processor|reg_1|Q[2]~feeder (
// Equation(s):
// \processor|reg_1|Q[2]~feeder_combout  = \processor|Selector25~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processor|Selector25~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_1|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_1|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_1|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y9_N15
cycloneii_lcell_ff \processor|reg_1|Q[2] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_1|Q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_1|Q [2]));

// Location: LCCOMB_X48_Y7_N6
cycloneii_lcell_comb \processor|Selector25~4 (
// Equation(s):
// \processor|Selector25~4_combout  = (\processor|reg_0|Q [2] & ((\processor|Equal0~4_combout ) # ((\processor|reg_1|Q [2] & \processor|Equal1~3_combout )))) # (!\processor|reg_0|Q [2] & (\processor|reg_1|Q [2] & ((\processor|Equal1~3_combout ))))

	.dataa(\processor|reg_0|Q [2]),
	.datab(\processor|reg_1|Q [2]),
	.datac(\processor|Equal0~4_combout ),
	.datad(\processor|Equal1~3_combout ),
	.cin(gnd),
	.combout(\processor|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector25~4 .lut_mask = 16'hECA0;
defparam \processor|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y7_N20
cycloneii_lcell_comb \processor|Selector25~5 (
// Equation(s):
// \processor|Selector25~5_combout  = (\processor|Selector25~3_combout ) # ((\processor|Selector25~4_combout ) # ((\processor|Equal4~1_combout  & \processor|reg_4|Q [2])))

	.dataa(\processor|Selector25~3_combout ),
	.datab(\processor|Equal4~1_combout ),
	.datac(\processor|reg_4|Q [2]),
	.datad(\processor|Selector25~4_combout ),
	.cin(gnd),
	.combout(\processor|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector25~5 .lut_mask = 16'hFFEA;
defparam \processor|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N2
cycloneii_lcell_comb \processor|Selector25~6 (
// Equation(s):
// \processor|Selector25~6_combout  = (\processor|Selector25~2_combout ) # ((\processor|Selector25~1_combout ) # ((\processor|Selector25~0_combout ) # (\processor|Selector25~5_combout )))

	.dataa(\processor|Selector25~2_combout ),
	.datab(\processor|Selector25~1_combout ),
	.datac(\processor|Selector25~0_combout ),
	.datad(\processor|Selector25~5_combout ),
	.cin(gnd),
	.combout(\processor|Selector25~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector25~6 .lut_mask = 16'hFFFE;
defparam \processor|Selector25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N19
cycloneii_lcell_ff \processor|reg_3|Q[3] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector24~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector5~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_3|Q [3]));

// Location: LCFF_X49_Y8_N7
cycloneii_lcell_ff \processor|reg_2|Q[3] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector24~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_2|Q [3]));

// Location: LCCOMB_X49_Y8_N6
cycloneii_lcell_comb \processor|Selector24~2 (
// Equation(s):
// \processor|Selector24~2_combout  = (\processor|Equal3~1_combout  & ((\processor|reg_3|Q [3]) # ((\processor|reg_2|Q [3] & \processor|Equal2~2_combout )))) # (!\processor|Equal3~1_combout  & (((\processor|reg_2|Q [3] & \processor|Equal2~2_combout ))))

	.dataa(\processor|Equal3~1_combout ),
	.datab(\processor|reg_3|Q [3]),
	.datac(\processor|reg_2|Q [3]),
	.datad(\processor|Equal2~2_combout ),
	.cin(gnd),
	.combout(\processor|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector24~2 .lut_mask = 16'hF888;
defparam \processor|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N5
cycloneii_lcell_ff \processor|reg_6|Q[3] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector24~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector8~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_6|Q [3]));

// Location: LCFF_X47_Y9_N27
cycloneii_lcell_ff \processor|reg_5|Q[3] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector24~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_5|Q [3]));

// Location: LCCOMB_X47_Y9_N26
cycloneii_lcell_comb \processor|Selector24~1 (
// Equation(s):
// \processor|Selector24~1_combout  = (\processor|Equal6~1_combout  & ((\processor|reg_6|Q [3]) # ((\processor|reg_5|Q [3] & \processor|Equal5~1_combout )))) # (!\processor|Equal6~1_combout  & (((\processor|reg_5|Q [3] & \processor|Equal5~1_combout ))))

	.dataa(\processor|Equal6~1_combout ),
	.datab(\processor|reg_6|Q [3]),
	.datac(\processor|reg_5|Q [3]),
	.datad(\processor|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processor|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector24~1 .lut_mask = 16'hF888;
defparam \processor|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N26
cycloneii_lcell_comb \processor|Selector9~2 (
// Equation(s):
// \processor|Selector9~2_combout  = (\processor|start|Q [4] & (\processor|start|Q [5] & (!\processor|Selector18~0_combout  & \processor|start|Q [3])))

	.dataa(\processor|start|Q [4]),
	.datab(\processor|start|Q [5]),
	.datac(\processor|Selector18~0_combout ),
	.datad(\processor|start|Q [3]),
	.cin(gnd),
	.combout(\processor|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector9~2 .lut_mask = 16'h0800;
defparam \processor|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y5_N25
cycloneii_lcell_ff \processor|reg_7|Q[3] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector24~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_7|Q [3]));

// Location: LCCOMB_X46_Y8_N4
cycloneii_lcell_comb \processor|Selector24~3 (
// Equation(s):
// \processor|Selector24~3_combout  = (\processor|reg_G|Q [3] & ((\processor|Gout~0_combout ) # ((\processor|reg_7|Q [3] & \processor|Equal7~1_combout )))) # (!\processor|reg_G|Q [3] & (\processor|reg_7|Q [3] & (\processor|Equal7~1_combout )))

	.dataa(\processor|reg_G|Q [3]),
	.datab(\processor|reg_7|Q [3]),
	.datac(\processor|Equal7~1_combout ),
	.datad(\processor|Gout~0_combout ),
	.cin(gnd),
	.combout(\processor|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector24~3 .lut_mask = 16'hEAC0;
defparam \processor|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y8_N9
cycloneii_lcell_ff \processor|reg_4|Q[3] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector24~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_4|Q [3]));

// Location: LCFF_X48_Y9_N29
cycloneii_lcell_ff \processor|reg_1|Q[3] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector24~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_1|Q [3]));

// Location: LCCOMB_X46_Y8_N22
cycloneii_lcell_comb \processor|Selector24~4 (
// Equation(s):
// \processor|Selector24~4_combout  = (\processor|reg_0|Q [3] & ((\processor|Equal0~4_combout ) # ((\processor|reg_1|Q [3] & \processor|Equal1~3_combout )))) # (!\processor|reg_0|Q [3] & (\processor|reg_1|Q [3] & ((\processor|Equal1~3_combout ))))

	.dataa(\processor|reg_0|Q [3]),
	.datab(\processor|reg_1|Q [3]),
	.datac(\processor|Equal0~4_combout ),
	.datad(\processor|Equal1~3_combout ),
	.cin(gnd),
	.combout(\processor|Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector24~4 .lut_mask = 16'hECA0;
defparam \processor|Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N8
cycloneii_lcell_comb \processor|Selector24~5 (
// Equation(s):
// \processor|Selector24~5_combout  = (\processor|Selector24~3_combout ) # ((\processor|Selector24~4_combout ) # ((\processor|Equal4~1_combout  & \processor|reg_4|Q [3])))

	.dataa(\processor|Equal4~1_combout ),
	.datab(\processor|Selector24~3_combout ),
	.datac(\processor|reg_4|Q [3]),
	.datad(\processor|Selector24~4_combout ),
	.cin(gnd),
	.combout(\processor|Selector24~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector24~5 .lut_mask = 16'hFFEC;
defparam \processor|Selector24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N6
cycloneii_lcell_comb \processor|Selector24~0 (
// Equation(s):
// \processor|Selector24~0_combout  = (!\processor|WideNor0~2_combout  & (!\processor|WideNor0~0_combout  & (!\processor|WideNor0~3_combout  & \mem|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\processor|WideNor0~2_combout ),
	.datab(\processor|WideNor0~0_combout ),
	.datac(\processor|WideNor0~3_combout ),
	.datad(\mem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\processor|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector24~0 .lut_mask = 16'h0100;
defparam \processor|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N12
cycloneii_lcell_comb \processor|Selector24~6 (
// Equation(s):
// \processor|Selector24~6_combout  = (\processor|Selector24~2_combout ) # ((\processor|Selector24~1_combout ) # ((\processor|Selector24~5_combout ) # (\processor|Selector24~0_combout )))

	.dataa(\processor|Selector24~2_combout ),
	.datab(\processor|Selector24~1_combout ),
	.datac(\processor|Selector24~5_combout ),
	.datad(\processor|Selector24~0_combout ),
	.cin(gnd),
	.combout(\processor|Selector24~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector24~6 .lut_mask = 16'hFFFE;
defparam \processor|Selector24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N16
cycloneii_lcell_comb \processor|reg_6|Q[4]~feeder (
// Equation(s):
// \processor|reg_6|Q[4]~feeder_combout  = \processor|Selector23~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processor|Selector23~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_6|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_6|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_6|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N17
cycloneii_lcell_ff \processor|reg_6|Q[4] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_6|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector8~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_6|Q [4]));

// Location: LCFF_X47_Y9_N9
cycloneii_lcell_ff \processor|reg_5|Q[4] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector23~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_5|Q [4]));

// Location: LCCOMB_X47_Y9_N8
cycloneii_lcell_comb \processor|Selector23~1 (
// Equation(s):
// \processor|Selector23~1_combout  = (\processor|Equal6~1_combout  & ((\processor|reg_6|Q [4]) # ((\processor|reg_5|Q [4] & \processor|Equal5~1_combout )))) # (!\processor|Equal6~1_combout  & (((\processor|reg_5|Q [4] & \processor|Equal5~1_combout ))))

	.dataa(\processor|Equal6~1_combout ),
	.datab(\processor|reg_6|Q [4]),
	.datac(\processor|reg_5|Q [4]),
	.datad(\processor|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processor|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector23~1 .lut_mask = 16'hF888;
defparam \processor|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N26
cycloneii_lcell_comb \processor|reg_3|Q[4]~feeder (
// Equation(s):
// \processor|reg_3|Q[4]~feeder_combout  = \processor|Selector23~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processor|Selector23~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_3|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_3|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_3|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N27
cycloneii_lcell_ff \processor|reg_3|Q[4] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_3|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector5~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_3|Q [4]));

// Location: LCFF_X49_Y8_N23
cycloneii_lcell_ff \processor|reg_2|Q[4] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector23~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_2|Q [4]));

// Location: LCCOMB_X49_Y8_N22
cycloneii_lcell_comb \processor|Selector23~2 (
// Equation(s):
// \processor|Selector23~2_combout  = (\processor|Equal3~1_combout  & ((\processor|reg_3|Q [4]) # ((\processor|reg_2|Q [4] & \processor|Equal2~2_combout )))) # (!\processor|Equal3~1_combout  & (((\processor|reg_2|Q [4] & \processor|Equal2~2_combout ))))

	.dataa(\processor|Equal3~1_combout ),
	.datab(\processor|reg_3|Q [4]),
	.datac(\processor|reg_2|Q [4]),
	.datad(\processor|Equal2~2_combout ),
	.cin(gnd),
	.combout(\processor|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector23~2 .lut_mask = 16'hF888;
defparam \processor|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y8_N19
cycloneii_lcell_ff \processor|reg_4|Q[4] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector23~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_4|Q [4]));

// Location: LCFF_X48_Y9_N19
cycloneii_lcell_ff \processor|reg_1|Q[4] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector23~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_1|Q [4]));

// Location: LCCOMB_X46_Y8_N0
cycloneii_lcell_comb \processor|Selector23~4 (
// Equation(s):
// \processor|Selector23~4_combout  = (\processor|reg_0|Q [4] & ((\processor|Equal0~4_combout ) # ((\processor|reg_1|Q [4] & \processor|Equal1~3_combout )))) # (!\processor|reg_0|Q [4] & (\processor|reg_1|Q [4] & ((\processor|Equal1~3_combout ))))

	.dataa(\processor|reg_0|Q [4]),
	.datab(\processor|reg_1|Q [4]),
	.datac(\processor|Equal0~4_combout ),
	.datad(\processor|Equal1~3_combout ),
	.cin(gnd),
	.combout(\processor|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector23~4 .lut_mask = 16'hECA0;
defparam \processor|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N18
cycloneii_lcell_comb \processor|Selector23~5 (
// Equation(s):
// \processor|Selector23~5_combout  = (\processor|Selector23~3_combout ) # ((\processor|Selector23~4_combout ) # ((\processor|Equal4~1_combout  & \processor|reg_4|Q [4])))

	.dataa(\processor|Selector23~3_combout ),
	.datab(\processor|Equal4~1_combout ),
	.datac(\processor|reg_4|Q [4]),
	.datad(\processor|Selector23~4_combout ),
	.cin(gnd),
	.combout(\processor|Selector23~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector23~5 .lut_mask = 16'hFFEA;
defparam \processor|Selector23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N20
cycloneii_lcell_comb \processor|Selector23~0 (
// Equation(s):
// \processor|Selector23~0_combout  = (!\processor|WideNor0~2_combout  & (!\processor|WideNor0~0_combout  & (!\processor|WideNor0~3_combout  & \mem|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\processor|WideNor0~2_combout ),
	.datab(\processor|WideNor0~0_combout ),
	.datac(\processor|WideNor0~3_combout ),
	.datad(\mem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\processor|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector23~0 .lut_mask = 16'h0100;
defparam \processor|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N24
cycloneii_lcell_comb \processor|Selector23~6 (
// Equation(s):
// \processor|Selector23~6_combout  = (\processor|Selector23~1_combout ) # ((\processor|Selector23~2_combout ) # ((\processor|Selector23~5_combout ) # (\processor|Selector23~0_combout )))

	.dataa(\processor|Selector23~1_combout ),
	.datab(\processor|Selector23~2_combout ),
	.datac(\processor|Selector23~5_combout ),
	.datad(\processor|Selector23~0_combout ),
	.cin(gnd),
	.combout(\processor|Selector23~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector23~6 .lut_mask = 16'hFFFE;
defparam \processor|Selector23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N14
cycloneii_lcell_comb \processor|Equal6~0 (
// Equation(s):
// \processor|Equal6~0_combout  = (\processor|Selector16~0_combout  & !\processor|Selector15~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processor|Selector16~0_combout ),
	.datad(\processor|Selector15~0_combout ),
	.cin(gnd),
	.combout(\processor|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal6~0 .lut_mask = 16'h00F0;
defparam \processor|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N24
cycloneii_lcell_comb \processor|Equal6~1 (
// Equation(s):
// \processor|Equal6~1_combout  = (!\processor|Selector10~3_combout  & (\processor|Equal6~0_combout  & (\processor|Equal0~2_combout  & !\processor|Selector14~2_combout )))

	.dataa(\processor|Selector10~3_combout ),
	.datab(\processor|Equal6~0_combout ),
	.datac(\processor|Equal0~2_combout ),
	.datad(\processor|Selector14~2_combout ),
	.cin(gnd),
	.combout(\processor|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Equal6~1 .lut_mask = 16'h0040;
defparam \processor|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N9
cycloneii_lcell_ff \processor|reg_6|Q[5] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector22~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector8~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_6|Q [5]));

// Location: LCCOMB_X48_Y9_N16
cycloneii_lcell_comb \processor|Selector22~1 (
// Equation(s):
// \processor|Selector22~1_combout  = (\processor|reg_5|Q [5] & ((\processor|Equal5~1_combout ) # ((\processor|Equal6~1_combout  & \processor|reg_6|Q [5])))) # (!\processor|reg_5|Q [5] & (\processor|Equal6~1_combout  & (\processor|reg_6|Q [5])))

	.dataa(\processor|reg_5|Q [5]),
	.datab(\processor|Equal6~1_combout ),
	.datac(\processor|reg_6|Q [5]),
	.datad(\processor|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processor|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector22~1 .lut_mask = 16'hEAC0;
defparam \processor|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N23
cycloneii_lcell_ff \processor|reg_3|Q[5] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector22~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector5~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_3|Q [5]));

// Location: LCFF_X49_Y8_N3
cycloneii_lcell_ff \processor|reg_2|Q[5] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector22~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_2|Q [5]));

// Location: LCCOMB_X49_Y8_N2
cycloneii_lcell_comb \processor|Selector22~2 (
// Equation(s):
// \processor|Selector22~2_combout  = (\processor|Equal3~1_combout  & ((\processor|reg_3|Q [5]) # ((\processor|reg_2|Q [5] & \processor|Equal2~2_combout )))) # (!\processor|Equal3~1_combout  & (((\processor|reg_2|Q [5] & \processor|Equal2~2_combout ))))

	.dataa(\processor|Equal3~1_combout ),
	.datab(\processor|reg_3|Q [5]),
	.datac(\processor|reg_2|Q [5]),
	.datad(\processor|Equal2~2_combout ),
	.cin(gnd),
	.combout(\processor|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector22~2 .lut_mask = 16'hF888;
defparam \processor|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N16
cycloneii_lcell_comb \processor|Selector22~0 (
// Equation(s):
// \processor|Selector22~0_combout  = (!\processor|WideNor0~3_combout  & (\mem|altsyncram_component|auto_generated|q_a [5] & (!\processor|WideNor0~2_combout  & !\processor|WideNor0~0_combout )))

	.dataa(\processor|WideNor0~3_combout ),
	.datab(\mem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\processor|WideNor0~2_combout ),
	.datad(\processor|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\processor|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector22~0 .lut_mask = 16'h0004;
defparam \processor|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y8_N29
cycloneii_lcell_ff \processor|reg_4|Q[5] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector22~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_4|Q [5]));

// Location: LCCOMB_X48_Y9_N22
cycloneii_lcell_comb \processor|reg_1|Q[5]~feeder (
// Equation(s):
// \processor|reg_1|Q[5]~feeder_combout  = \processor|Selector22~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processor|Selector22~6_combout ),
	.cin(gnd),
	.combout(\processor|reg_1|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|reg_1|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \processor|reg_1|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y9_N23
cycloneii_lcell_ff \processor|reg_1|Q[5] (
	.clk(\KEY~combout [2]),
	.datain(\processor|reg_1|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Selector3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_1|Q [5]));

// Location: LCCOMB_X46_Y8_N2
cycloneii_lcell_comb \processor|Selector22~4 (
// Equation(s):
// \processor|Selector22~4_combout  = (\processor|reg_0|Q [5] & ((\processor|Equal0~4_combout ) # ((\processor|reg_1|Q [5] & \processor|Equal1~3_combout )))) # (!\processor|reg_0|Q [5] & (\processor|reg_1|Q [5] & ((\processor|Equal1~3_combout ))))

	.dataa(\processor|reg_0|Q [5]),
	.datab(\processor|reg_1|Q [5]),
	.datac(\processor|Equal0~4_combout ),
	.datad(\processor|Equal1~3_combout ),
	.cin(gnd),
	.combout(\processor|Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector22~4 .lut_mask = 16'hECA0;
defparam \processor|Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N28
cycloneii_lcell_comb \processor|Selector22~5 (
// Equation(s):
// \processor|Selector22~5_combout  = (\processor|Selector22~3_combout ) # ((\processor|Selector22~4_combout ) # ((\processor|Equal4~1_combout  & \processor|reg_4|Q [5])))

	.dataa(\processor|Selector22~3_combout ),
	.datab(\processor|Equal4~1_combout ),
	.datac(\processor|reg_4|Q [5]),
	.datad(\processor|Selector22~4_combout ),
	.cin(gnd),
	.combout(\processor|Selector22~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector22~5 .lut_mask = 16'hFFEA;
defparam \processor|Selector22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N28
cycloneii_lcell_comb \processor|Selector22~6 (
// Equation(s):
// \processor|Selector22~6_combout  = (\processor|Selector22~1_combout ) # ((\processor|Selector22~2_combout ) # ((\processor|Selector22~0_combout ) # (\processor|Selector22~5_combout )))

	.dataa(\processor|Selector22~1_combout ),
	.datab(\processor|Selector22~2_combout ),
	.datac(\processor|Selector22~0_combout ),
	.datad(\processor|Selector22~5_combout ),
	.cin(gnd),
	.combout(\processor|Selector22~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector22~6 .lut_mask = 16'hFFFE;
defparam \processor|Selector22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y8_N7
cycloneii_lcell_ff \processor|reg_3|Q[6] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector21~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector5~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_3|Q [6]));

// Location: LCCOMB_X47_Y8_N6
cycloneii_lcell_comb \processor|Selector21~2 (
// Equation(s):
// \processor|Selector21~2_combout  = (\processor|reg_2|Q [6] & ((\processor|Equal2~2_combout ) # ((\processor|Equal3~1_combout  & \processor|reg_3|Q [6])))) # (!\processor|reg_2|Q [6] & (\processor|Equal3~1_combout  & (\processor|reg_3|Q [6])))

	.dataa(\processor|reg_2|Q [6]),
	.datab(\processor|Equal3~1_combout ),
	.datac(\processor|reg_3|Q [6]),
	.datad(\processor|Equal2~2_combout ),
	.cin(gnd),
	.combout(\processor|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector21~2 .lut_mask = 16'hEAC0;
defparam \processor|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N23
cycloneii_lcell_ff \processor|reg_6|Q[6] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector21~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector8~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_6|Q [6]));

// Location: LCFF_X47_Y9_N5
cycloneii_lcell_ff \processor|reg_5|Q[6] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector21~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_5|Q [6]));

// Location: LCCOMB_X47_Y9_N4
cycloneii_lcell_comb \processor|Selector21~1 (
// Equation(s):
// \processor|Selector21~1_combout  = (\processor|Equal6~1_combout  & ((\processor|reg_6|Q [6]) # ((\processor|reg_5|Q [6] & \processor|Equal5~1_combout )))) # (!\processor|Equal6~1_combout  & (((\processor|reg_5|Q [6] & \processor|Equal5~1_combout ))))

	.dataa(\processor|Equal6~1_combout ),
	.datab(\processor|reg_6|Q [6]),
	.datac(\processor|reg_5|Q [6]),
	.datad(\processor|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processor|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector21~1 .lut_mask = 16'hF888;
defparam \processor|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N4
cycloneii_lcell_comb \processor|Selector21~0 (
// Equation(s):
// \processor|Selector21~0_combout  = (!\processor|WideNor0~0_combout  & (!\processor|WideNor0~2_combout  & (\mem|altsyncram_component|auto_generated|q_a [6] & !\processor|WideNor0~3_combout )))

	.dataa(\processor|WideNor0~0_combout ),
	.datab(\processor|WideNor0~2_combout ),
	.datac(\mem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\processor|WideNor0~3_combout ),
	.cin(gnd),
	.combout(\processor|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector21~0 .lut_mask = 16'h0010;
defparam \processor|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y8_N27
cycloneii_lcell_ff \processor|reg_7|Q[6] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector21~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_7|Q [6]));

// Location: LCCOMB_X46_Y8_N26
cycloneii_lcell_comb \processor|Selector21~3 (
// Equation(s):
// \processor|Selector21~3_combout  = (\processor|reg_G|Q [6] & ((\processor|Gout~0_combout ) # ((\processor|reg_7|Q [6] & \processor|Equal7~1_combout )))) # (!\processor|reg_G|Q [6] & (((\processor|reg_7|Q [6] & \processor|Equal7~1_combout ))))

	.dataa(\processor|reg_G|Q [6]),
	.datab(\processor|Gout~0_combout ),
	.datac(\processor|reg_7|Q [6]),
	.datad(\processor|Equal7~1_combout ),
	.cin(gnd),
	.combout(\processor|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector21~3 .lut_mask = 16'hF888;
defparam \processor|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y8_N25
cycloneii_lcell_ff \processor|reg_4|Q[6] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector21~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_4|Q [6]));

// Location: LCFF_X47_Y7_N19
cycloneii_lcell_ff \processor|reg_1|Q[6] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector21~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_1|Q [6]));

// Location: LCCOMB_X47_Y7_N18
cycloneii_lcell_comb \processor|Selector21~4 (
// Equation(s):
// \processor|Selector21~4_combout  = (\processor|reg_0|Q [6] & ((\processor|Equal0~4_combout ) # ((\processor|reg_1|Q [6] & \processor|Equal1~3_combout )))) # (!\processor|reg_0|Q [6] & (((\processor|reg_1|Q [6] & \processor|Equal1~3_combout ))))

	.dataa(\processor|reg_0|Q [6]),
	.datab(\processor|Equal0~4_combout ),
	.datac(\processor|reg_1|Q [6]),
	.datad(\processor|Equal1~3_combout ),
	.cin(gnd),
	.combout(\processor|Selector21~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector21~4 .lut_mask = 16'hF888;
defparam \processor|Selector21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N24
cycloneii_lcell_comb \processor|Selector21~5 (
// Equation(s):
// \processor|Selector21~5_combout  = (\processor|Selector21~3_combout ) # ((\processor|Selector21~4_combout ) # ((\processor|Equal4~1_combout  & \processor|reg_4|Q [6])))

	.dataa(\processor|Equal4~1_combout ),
	.datab(\processor|Selector21~3_combout ),
	.datac(\processor|reg_4|Q [6]),
	.datad(\processor|Selector21~4_combout ),
	.cin(gnd),
	.combout(\processor|Selector21~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector21~5 .lut_mask = 16'hFFEC;
defparam \processor|Selector21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N28
cycloneii_lcell_comb \processor|Selector21~6 (
// Equation(s):
// \processor|Selector21~6_combout  = (\processor|Selector21~2_combout ) # ((\processor|Selector21~1_combout ) # ((\processor|Selector21~0_combout ) # (\processor|Selector21~5_combout )))

	.dataa(\processor|Selector21~2_combout ),
	.datab(\processor|Selector21~1_combout ),
	.datac(\processor|Selector21~0_combout ),
	.datad(\processor|Selector21~5_combout ),
	.cin(gnd),
	.combout(\processor|Selector21~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector21~6 .lut_mask = 16'hFFFE;
defparam \processor|Selector21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N28
cycloneii_lcell_comb \processor|WideNor0~4 (
// Equation(s):
// \processor|WideNor0~4_combout  = (\processor|WideNor0~3_combout ) # ((\processor|WideNor0~2_combout ) # (\processor|WideNor0~0_combout ))

	.dataa(vcc),
	.datab(\processor|WideNor0~3_combout ),
	.datac(\processor|WideNor0~2_combout ),
	.datad(\processor|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\processor|WideNor0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|WideNor0~4 .lut_mask = 16'hFFFC;
defparam \processor|WideNor0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y7_N15
cycloneii_lcell_ff \processor|reg_4|Q[7] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector20~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_4|Q [7]));

// Location: LCFF_X48_Y7_N31
cycloneii_lcell_ff \processor|reg_7|Q[7] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector20~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_7|Q [7]));

// Location: LCCOMB_X48_Y7_N30
cycloneii_lcell_comb \processor|Selector20~3 (
// Equation(s):
// \processor|Selector20~3_combout  = (\processor|reg_G|Q [7] & ((\processor|Gout~0_combout ) # ((\processor|reg_7|Q [7] & \processor|Equal7~1_combout )))) # (!\processor|reg_G|Q [7] & (((\processor|reg_7|Q [7] & \processor|Equal7~1_combout ))))

	.dataa(\processor|reg_G|Q [7]),
	.datab(\processor|Gout~0_combout ),
	.datac(\processor|reg_7|Q [7]),
	.datad(\processor|Equal7~1_combout ),
	.cin(gnd),
	.combout(\processor|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector20~3 .lut_mask = 16'hF888;
defparam \processor|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y7_N14
cycloneii_lcell_comb \processor|Selector20~5 (
// Equation(s):
// \processor|Selector20~5_combout  = (\processor|Selector20~4_combout ) # ((\processor|Selector20~3_combout ) # ((\processor|Equal4~1_combout  & \processor|reg_4|Q [7])))

	.dataa(\processor|Selector20~4_combout ),
	.datab(\processor|Equal4~1_combout ),
	.datac(\processor|reg_4|Q [7]),
	.datad(\processor|Selector20~3_combout ),
	.cin(gnd),
	.combout(\processor|Selector20~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector20~5 .lut_mask = 16'hFFEA;
defparam \processor|Selector20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N21
cycloneii_lcell_ff \processor|reg_2|Q[7] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector20~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_2|Q [7]));

// Location: LCFF_X48_Y6_N15
cycloneii_lcell_ff \processor|reg_3|Q[7] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector20~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector5~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_3|Q [7]));

// Location: LCCOMB_X48_Y6_N14
cycloneii_lcell_comb \processor|Selector20~1 (
// Equation(s):
// \processor|Selector20~1_combout  = (\processor|Equal2~2_combout  & ((\processor|reg_2|Q [7]) # ((\processor|reg_3|Q [7] & \processor|Equal3~1_combout )))) # (!\processor|Equal2~2_combout  & (((\processor|reg_3|Q [7] & \processor|Equal3~1_combout ))))

	.dataa(\processor|Equal2~2_combout ),
	.datab(\processor|reg_2|Q [7]),
	.datac(\processor|reg_3|Q [7]),
	.datad(\processor|Equal3~1_combout ),
	.cin(gnd),
	.combout(\processor|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector20~1 .lut_mask = 16'hF888;
defparam \processor|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y6_N29
cycloneii_lcell_ff \processor|reg_6|Q[7] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector20~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector8~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_6|Q [7]));

// Location: LCCOMB_X47_Y6_N28
cycloneii_lcell_comb \processor|Selector20~2 (
// Equation(s):
// \processor|Selector20~2_combout  = (\processor|Selector20~0_combout ) # ((\processor|Selector20~1_combout ) # ((\processor|reg_6|Q [7] & \processor|Equal6~1_combout )))

	.dataa(\processor|Selector20~0_combout ),
	.datab(\processor|Selector20~1_combout ),
	.datac(\processor|reg_6|Q [7]),
	.datad(\processor|Equal6~1_combout ),
	.cin(gnd),
	.combout(\processor|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector20~2 .lut_mask = 16'hFEEE;
defparam \processor|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y7_N0
cycloneii_lcell_comb \processor|Selector20~6 (
// Equation(s):
// \processor|Selector20~6_combout  = (\processor|Selector20~5_combout ) # ((\processor|Selector20~2_combout ) # ((\mem|altsyncram_component|auto_generated|q_a [7] & !\processor|WideNor0~4_combout )))

	.dataa(\mem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\processor|WideNor0~4_combout ),
	.datac(\processor|Selector20~5_combout ),
	.datad(\processor|Selector20~2_combout ),
	.cin(gnd),
	.combout(\processor|Selector20~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector20~6 .lut_mask = 16'hFFF2;
defparam \processor|Selector20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N31
cycloneii_lcell_ff \processor|reg_5|Q[8] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector19~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_5|Q [8]));

// Location: LCFF_X49_Y8_N11
cycloneii_lcell_ff \processor|reg_2|Q[8] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector19~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_2|Q [8]));

// Location: LCCOMB_X47_Y9_N0
cycloneii_lcell_comb \processor|Selector19~1 (
// Equation(s):
// \processor|Selector19~1_combout  = (\processor|reg_3|Q [8] & ((\processor|Equal3~1_combout ) # ((\processor|reg_2|Q [8] & \processor|Equal2~2_combout )))) # (!\processor|reg_3|Q [8] & (\processor|reg_2|Q [8] & ((\processor|Equal2~2_combout ))))

	.dataa(\processor|reg_3|Q [8]),
	.datab(\processor|reg_2|Q [8]),
	.datac(\processor|Equal3~1_combout ),
	.datad(\processor|Equal2~2_combout ),
	.cin(gnd),
	.combout(\processor|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector19~1 .lut_mask = 16'hECA0;
defparam \processor|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N30
cycloneii_lcell_comb \processor|Selector19~2 (
// Equation(s):
// \processor|Selector19~2_combout  = (\processor|Selector19~0_combout ) # ((\processor|Selector19~1_combout ) # ((\processor|Equal5~1_combout  & \processor|reg_5|Q [8])))

	.dataa(\processor|Selector19~0_combout ),
	.datab(\processor|Equal5~1_combout ),
	.datac(\processor|reg_5|Q [8]),
	.datad(\processor|Selector19~1_combout ),
	.cin(gnd),
	.combout(\processor|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector19~2 .lut_mask = 16'hFFEA;
defparam \processor|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y7_N23
cycloneii_lcell_ff \processor|reg_4|Q[8] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector19~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_4|Q [8]));

// Location: LCFF_X48_Y9_N27
cycloneii_lcell_ff \processor|reg_1|Q[8] (
	.clk(\KEY~combout [2]),
	.datain(gnd),
	.sdata(\processor|Selector19~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Selector3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processor|reg_1|Q [8]));

// Location: LCCOMB_X48_Y7_N28
cycloneii_lcell_comb \processor|Selector19~4 (
// Equation(s):
// \processor|Selector19~4_combout  = (\processor|reg_0|Q [8] & ((\processor|Equal0~4_combout ) # ((\processor|reg_1|Q [8] & \processor|Equal1~3_combout )))) # (!\processor|reg_0|Q [8] & (\processor|reg_1|Q [8] & ((\processor|Equal1~3_combout ))))

	.dataa(\processor|reg_0|Q [8]),
	.datab(\processor|reg_1|Q [8]),
	.datac(\processor|Equal0~4_combout ),
	.datad(\processor|Equal1~3_combout ),
	.cin(gnd),
	.combout(\processor|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector19~4 .lut_mask = 16'hECA0;
defparam \processor|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y7_N22
cycloneii_lcell_comb \processor|Selector19~5 (
// Equation(s):
// \processor|Selector19~5_combout  = (\processor|Selector19~3_combout ) # ((\processor|Selector19~4_combout ) # ((\processor|Equal4~1_combout  & \processor|reg_4|Q [8])))

	.dataa(\processor|Selector19~3_combout ),
	.datab(\processor|Equal4~1_combout ),
	.datac(\processor|reg_4|Q [8]),
	.datad(\processor|Selector19~4_combout ),
	.cin(gnd),
	.combout(\processor|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector19~5 .lut_mask = 16'hFFEA;
defparam \processor|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N20
cycloneii_lcell_comb \processor|Selector19~6 (
// Equation(s):
// \processor|Selector19~6_combout  = (\processor|Selector19~2_combout ) # ((\processor|Selector19~5_combout ) # ((\mem|altsyncram_component|auto_generated|q_a [8] & !\processor|WideNor0~4_combout )))

	.dataa(\processor|Selector19~2_combout ),
	.datab(\mem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\processor|Selector19~5_combout ),
	.datad(\processor|WideNor0~4_combout ),
	.cin(gnd),
	.combout(\processor|Selector19~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Selector19~6 .lut_mask = 16'hFAFE;
defparam \processor|Selector19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\processor|Selector27~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(\processor|Selector26~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(\processor|Selector25~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(\processor|Selector24~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(\processor|Selector23~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(\processor|Selector22~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(\processor|Selector21~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(\processor|Selector20~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(\processor|Selector19~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(!\processor|Selector18~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Debug[0]~I (
	.datain(\mem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Debug[0]));
// synopsys translate_off
defparam \Debug[0]~I .input_async_reset = "none";
defparam \Debug[0]~I .input_power_up = "low";
defparam \Debug[0]~I .input_register_mode = "none";
defparam \Debug[0]~I .input_sync_reset = "none";
defparam \Debug[0]~I .oe_async_reset = "none";
defparam \Debug[0]~I .oe_power_up = "low";
defparam \Debug[0]~I .oe_register_mode = "none";
defparam \Debug[0]~I .oe_sync_reset = "none";
defparam \Debug[0]~I .operation_mode = "output";
defparam \Debug[0]~I .output_async_reset = "none";
defparam \Debug[0]~I .output_power_up = "low";
defparam \Debug[0]~I .output_register_mode = "none";
defparam \Debug[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Debug[1]~I (
	.datain(\mem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Debug[1]));
// synopsys translate_off
defparam \Debug[1]~I .input_async_reset = "none";
defparam \Debug[1]~I .input_power_up = "low";
defparam \Debug[1]~I .input_register_mode = "none";
defparam \Debug[1]~I .input_sync_reset = "none";
defparam \Debug[1]~I .oe_async_reset = "none";
defparam \Debug[1]~I .oe_power_up = "low";
defparam \Debug[1]~I .oe_register_mode = "none";
defparam \Debug[1]~I .oe_sync_reset = "none";
defparam \Debug[1]~I .operation_mode = "output";
defparam \Debug[1]~I .output_async_reset = "none";
defparam \Debug[1]~I .output_power_up = "low";
defparam \Debug[1]~I .output_register_mode = "none";
defparam \Debug[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Debug[2]~I (
	.datain(\mem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Debug[2]));
// synopsys translate_off
defparam \Debug[2]~I .input_async_reset = "none";
defparam \Debug[2]~I .input_power_up = "low";
defparam \Debug[2]~I .input_register_mode = "none";
defparam \Debug[2]~I .input_sync_reset = "none";
defparam \Debug[2]~I .oe_async_reset = "none";
defparam \Debug[2]~I .oe_power_up = "low";
defparam \Debug[2]~I .oe_register_mode = "none";
defparam \Debug[2]~I .oe_sync_reset = "none";
defparam \Debug[2]~I .operation_mode = "output";
defparam \Debug[2]~I .output_async_reset = "none";
defparam \Debug[2]~I .output_power_up = "low";
defparam \Debug[2]~I .output_register_mode = "none";
defparam \Debug[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Debug[3]~I (
	.datain(\mem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Debug[3]));
// synopsys translate_off
defparam \Debug[3]~I .input_async_reset = "none";
defparam \Debug[3]~I .input_power_up = "low";
defparam \Debug[3]~I .input_register_mode = "none";
defparam \Debug[3]~I .input_sync_reset = "none";
defparam \Debug[3]~I .oe_async_reset = "none";
defparam \Debug[3]~I .oe_power_up = "low";
defparam \Debug[3]~I .oe_register_mode = "none";
defparam \Debug[3]~I .oe_sync_reset = "none";
defparam \Debug[3]~I .operation_mode = "output";
defparam \Debug[3]~I .output_async_reset = "none";
defparam \Debug[3]~I .output_power_up = "low";
defparam \Debug[3]~I .output_register_mode = "none";
defparam \Debug[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Debug[4]~I (
	.datain(\mem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Debug[4]));
// synopsys translate_off
defparam \Debug[4]~I .input_async_reset = "none";
defparam \Debug[4]~I .input_power_up = "low";
defparam \Debug[4]~I .input_register_mode = "none";
defparam \Debug[4]~I .input_sync_reset = "none";
defparam \Debug[4]~I .oe_async_reset = "none";
defparam \Debug[4]~I .oe_power_up = "low";
defparam \Debug[4]~I .oe_register_mode = "none";
defparam \Debug[4]~I .oe_sync_reset = "none";
defparam \Debug[4]~I .operation_mode = "output";
defparam \Debug[4]~I .output_async_reset = "none";
defparam \Debug[4]~I .output_power_up = "low";
defparam \Debug[4]~I .output_register_mode = "none";
defparam \Debug[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Debug[5]~I (
	.datain(\mem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Debug[5]));
// synopsys translate_off
defparam \Debug[5]~I .input_async_reset = "none";
defparam \Debug[5]~I .input_power_up = "low";
defparam \Debug[5]~I .input_register_mode = "none";
defparam \Debug[5]~I .input_sync_reset = "none";
defparam \Debug[5]~I .oe_async_reset = "none";
defparam \Debug[5]~I .oe_power_up = "low";
defparam \Debug[5]~I .oe_register_mode = "none";
defparam \Debug[5]~I .oe_sync_reset = "none";
defparam \Debug[5]~I .operation_mode = "output";
defparam \Debug[5]~I .output_async_reset = "none";
defparam \Debug[5]~I .output_power_up = "low";
defparam \Debug[5]~I .output_register_mode = "none";
defparam \Debug[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Debug[6]~I (
	.datain(\mem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Debug[6]));
// synopsys translate_off
defparam \Debug[6]~I .input_async_reset = "none";
defparam \Debug[6]~I .input_power_up = "low";
defparam \Debug[6]~I .input_register_mode = "none";
defparam \Debug[6]~I .input_sync_reset = "none";
defparam \Debug[6]~I .oe_async_reset = "none";
defparam \Debug[6]~I .oe_power_up = "low";
defparam \Debug[6]~I .oe_register_mode = "none";
defparam \Debug[6]~I .oe_sync_reset = "none";
defparam \Debug[6]~I .operation_mode = "output";
defparam \Debug[6]~I .output_async_reset = "none";
defparam \Debug[6]~I .output_power_up = "low";
defparam \Debug[6]~I .output_register_mode = "none";
defparam \Debug[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Debug[7]~I (
	.datain(\mem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Debug[7]));
// synopsys translate_off
defparam \Debug[7]~I .input_async_reset = "none";
defparam \Debug[7]~I .input_power_up = "low";
defparam \Debug[7]~I .input_register_mode = "none";
defparam \Debug[7]~I .input_sync_reset = "none";
defparam \Debug[7]~I .oe_async_reset = "none";
defparam \Debug[7]~I .oe_power_up = "low";
defparam \Debug[7]~I .oe_register_mode = "none";
defparam \Debug[7]~I .oe_sync_reset = "none";
defparam \Debug[7]~I .operation_mode = "output";
defparam \Debug[7]~I .output_async_reset = "none";
defparam \Debug[7]~I .output_power_up = "low";
defparam \Debug[7]~I .output_register_mode = "none";
defparam \Debug[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Debug[8]~I (
	.datain(\mem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Debug[8]));
// synopsys translate_off
defparam \Debug[8]~I .input_async_reset = "none";
defparam \Debug[8]~I .input_power_up = "low";
defparam \Debug[8]~I .input_register_mode = "none";
defparam \Debug[8]~I .input_sync_reset = "none";
defparam \Debug[8]~I .oe_async_reset = "none";
defparam \Debug[8]~I .oe_power_up = "low";
defparam \Debug[8]~I .oe_register_mode = "none";
defparam \Debug[8]~I .oe_sync_reset = "none";
defparam \Debug[8]~I .operation_mode = "output";
defparam \Debug[8]~I .output_async_reset = "none";
defparam \Debug[8]~I .output_power_up = "low";
defparam \Debug[8]~I .output_register_mode = "none";
defparam \Debug[8]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
