// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pipelined___rs_Knn_aux_split_aux_97___rs_Knn_aux_split_aux_97_inst #(
    parameter C_S_AXI_CONTROL_DATA_WIDTH  = 32,
    parameter C_S_AXI_CONTROL_ADDR_WIDTH  = 10,
    parameter C_S_AXI_DATA_WIDTH          = 32,
    parameter C_S_AXI_CONTROL_WSTRB_WIDTH = 4,
    parameter C_S_AXI_WSTRB_WIDTH         = 4
) (
    output wire        __tapa_fsm_unit_ap_clk,
    output wire        __tapa_fsm_unit_ap_rst_n,
    input wire  [63:0] __tapa_fsm_unit_krnl_partialKnn_wrapper_46_0___in_46__q0,
    output wire        __tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_done,
    output wire        __tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_idle,
    output wire        __tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_ready,
    input wire         __tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_start,
    input wire         ap_clk,
    input wire         ap_rst_n,
    output wire        krnl_partialKnn_wrapper_46_0_ap_clk,
    input wire         krnl_partialKnn_wrapper_46_0_ap_done,
    input wire         krnl_partialKnn_wrapper_46_0_ap_idle,
    input wire         krnl_partialKnn_wrapper_46_0_ap_ready,
    output wire        krnl_partialKnn_wrapper_46_0_ap_rst_n,
    output wire        krnl_partialKnn_wrapper_46_0_ap_start,
    output wire [63:0] krnl_partialKnn_wrapper_46_0_searchSpace_0_read_addr_offset,
    output wire [63:0] krnl_partialKnn_wrapper_46_0_searchSpace_0_write_addr_offset,
    output wire [31:0] krnl_partialKnn_wrapper_46_0_start_id_0
);

wire [63:0] __rs_pipelined___tapa_fsm_unit_krnl_partialKnn_wrapper_46_0___in_46__q0;
wire        __rs_pipelined___tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_done;
wire        __rs_pipelined___tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_idle;
wire        __rs_pipelined___tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_ready;
wire        __rs_pipelined___tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_start;



__rs_Knn_aux_split_aux_97 #(
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) _ (
    .__tapa_fsm_unit_ap_clk                                       (__tapa_fsm_unit_ap_clk),
    .__tapa_fsm_unit_ap_rst_n                                     (__tapa_fsm_unit_ap_rst_n),
    .__tapa_fsm_unit_krnl_partialKnn_wrapper_46_0___in_46__q0     (__rs_pipelined___tapa_fsm_unit_krnl_partialKnn_wrapper_46_0___in_46__q0),
    .__tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_done        (__rs_pipelined___tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_done),
    .__tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_idle        (__rs_pipelined___tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_idle),
    .__tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_ready       (__rs_pipelined___tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_ready),
    .__tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_start       (__rs_pipelined___tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_start),
    .ap_clk                                                       (ap_clk),
    .ap_rst_n                                                     (ap_rst_n),
    .krnl_partialKnn_wrapper_46_0_ap_clk                          (krnl_partialKnn_wrapper_46_0_ap_clk),
    .krnl_partialKnn_wrapper_46_0_ap_done                         (krnl_partialKnn_wrapper_46_0_ap_done),
    .krnl_partialKnn_wrapper_46_0_ap_idle                         (krnl_partialKnn_wrapper_46_0_ap_idle),
    .krnl_partialKnn_wrapper_46_0_ap_ready                        (krnl_partialKnn_wrapper_46_0_ap_ready),
    .krnl_partialKnn_wrapper_46_0_ap_rst_n                        (krnl_partialKnn_wrapper_46_0_ap_rst_n),
    .krnl_partialKnn_wrapper_46_0_ap_start                        (krnl_partialKnn_wrapper_46_0_ap_start),
    .krnl_partialKnn_wrapper_46_0_searchSpace_0_read_addr_offset  (krnl_partialKnn_wrapper_46_0_searchSpace_0_read_addr_offset),
    .krnl_partialKnn_wrapper_46_0_searchSpace_0_write_addr_offset (krnl_partialKnn_wrapper_46_0_searchSpace_0_write_addr_offset),
    .krnl_partialKnn_wrapper_46_0_start_id_0                      (krnl_partialKnn_wrapper_46_0_start_id_0)
);

(* RS_ROUTE="SLOT_X0Y0_TO_SLOT_X0Y0,SLOT_X1Y0_TO_SLOT_X1Y0" *)
__rs_ap_ctrl_start_ready_pipeline_2 #(
    .BODY_LEVEL      (2),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__BODY_1_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__HEAD_REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__TAIL_REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) ap_0_ap_start /**   Generated by RapidStream   **/ (
    .clk        (__tapa_fsm_unit_ap_clk),
    .if_empty_n (__rs_pipelined___tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_start),
    .if_full_n  (__tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_ready),
    .if_read    (__rs_pipelined___tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_ready),
    .if_write   (__tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_start),
    .reset      (1'b0)
);

(* RS_ROUTE="SLOT_X0Y0_TO_SLOT_X0Y0,SLOT_X1Y0_TO_SLOT_X1Y0" *)
__rs_ff_pipeline_2 #(
    .BODY_LEVEL      (2),
    .DATA_WIDTH      (64),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__BODY_1_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__HEAD_REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__TAIL_REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) ff_0_ff_in /**   Generated by RapidStream   **/ (
    .clk     (__tapa_fsm_unit_ap_clk),
    .if_din  ({ __tapa_fsm_unit_krnl_partialKnn_wrapper_46_0___in_46__q0 }),
    .if_dout ({ __rs_pipelined___tapa_fsm_unit_krnl_partialKnn_wrapper_46_0___in_46__q0 })
);

(* RS_ROUTE="SLOT_X1Y0_TO_SLOT_X1Y0,SLOT_X0Y0_TO_SLOT_X0Y0" *)
__rs_ff_pipeline_2 #(
    .BODY_LEVEL      (2),
    .DATA_WIDTH      (2),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__BODY_1_REGION ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__HEAD_REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__TAIL_REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) ff_0_ff_out /**   Generated by RapidStream   **/ (
    .clk     (__tapa_fsm_unit_ap_clk),
    .if_din  ({ __rs_pipelined___tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_done , __rs_pipelined___tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_idle }),
    .if_dout ({ __tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_done , __tapa_fsm_unit_krnl_partialKnn_wrapper_46_0__ap_idle })
);

endmodule  // __rs_pipelined___rs_Knn_aux_split_aux_97___rs_Knn_aux_split_aux_97_inst