{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 11:01:52 2017 " "Info: Processing started: Wed May 31 11:01:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_computer.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file pipelined_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineCPU " "Info: Found entity 1: PipelineCPU" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 operand_to_in_port " "Info: Found entity 2: operand_to_in_port" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 113 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 binary_to_sevenseg " "Info: Found entity 3: binary_to_sevenseg" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 125 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipepc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipepc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipepc " "Info: Found entity 1: pipepc" {  } { { "pipepc.v" "" { Text "D:/FPGA/pipeline/pipepc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipeir.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeir " "Info: Found entity 1: pipeir" {  } { { "pipeir.v" "" { Text "D:/FPGA/pipeline/pipeir.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipedereg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipedereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipedereg " "Info: Found entity 1: pipedereg" {  } { { "pipedereg.v" "" { Text "D:/FPGA/pipeline/pipedereg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeemreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipeemreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeemreg " "Info: Found entity 1: pipeemreg" {  } { { "pipeemreg.v" "" { Text "D:/FPGA/pipeline/pipeemreg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemwreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipemwreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemwreg " "Info: Found entity 1: pipemwreg" {  } { { "pipemwreg.v" "" { Text "D:/FPGA/pipeline/pipemwreg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeif.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipeif.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeif " "Info: Found entity 1: pipeif" {  } { { "pipeif.v" "" { Text "D:/FPGA/pipeline/pipeif.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom_irom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Info: Found entity 1: lpm_rom_irom" {  } { { "lpm_rom_irom.v" "" { Text "D:/FPGA/pipeline/lpm_rom_irom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeid.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipeid.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeid " "Info: Found entity 1: pipeid" {  } { { "pipeid.v" "" { Text "D:/FPGA/pipeline/pipeid.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Info: Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "D:/FPGA/pipeline/mux2x32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Info: Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Info: Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "D:/FPGA/pipeline/mux2x5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/FPGA/pipeline/regfile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Info: Found entity 1: cu" {  } { { "cu.v" "" { Text "D:/FPGA/pipeline/cu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeexe.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipeexe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeexe " "Info: Found entity 1: pipeexe" {  } { { "pipeexe.v" "" { Text "D:/FPGA/pipeline/pipeexe.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/FPGA/pipeline/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipemem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemem " "Info: Found entity 1: pipemem" {  } { { "pipemem.v" "" { Text "D:/FPGA/pipeline/pipemem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq_dram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Info: Found entity 1: lpm_ram_dq_dram" {  } { { "lpm_ram_dq_dram.v" "" { Text "D:/FPGA/pipeline/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instmem " "Info: Found entity 1: instmem" {  } { { "instmem.v" "" { Text "D:/FPGA/pipeline/instmem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Info: Found entity 1: datamem" {  } { { "datamem.v" "" { Text "D:/FPGA/pipeline/datamem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_input_reg.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file io_input_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input_reg " "Info: Found entity 1: io_input_reg" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Info: Found entity 2: io_input_mux" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_output_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file io_output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output_reg " "Info: Found entity 1: io_output_reg" {  } { { "io_output_reg.v" "" { Text "D:/FPGA/pipeline/io_output_reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "in_port packed pipelined_computer.v(117) " "Warning (10227): Verilog HDL Port Declaration warning at pipelined_computer.v(117): data type declaration for \"in_port\" declares packed dimensions but the port declaration declaration does not" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 117 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "in_port pipelined_computer.v(116) " "Info (10151): Verilog HDL Declaration information at pipelined_computer.v(116): \"in_port\" is declared here" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 116 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments0 packed pipelined_computer.v(129) " "Warning (10227): Verilog HDL Port Declaration warning at pipelined_computer.v(129): data type declaration for \"ledsegments0\" declares packed dimensions but the port declaration declaration does not" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 129 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "ledsegments0 pipelined_computer.v(128) " "Info (10151): Verilog HDL Declaration information at pipelined_computer.v(128): \"ledsegments0\" is declared here" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 128 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments1 packed pipelined_computer.v(129) " "Warning (10227): Verilog HDL Port Declaration warning at pipelined_computer.v(129): data type declaration for \"ledsegments1\" declares packed dimensions but the port declaration declaration does not" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 129 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "ledsegments1 pipelined_computer.v(128) " "Info (10151): Verilog HDL Declaration information at pipelined_computer.v(128): \"ledsegments1\" is declared here" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 128 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pipemem.v(22) " "Critical Warning (10846): Verilog HDL Instantiation warning at pipemem.v(22): instance has no name" {  } { { "pipemem.v" "" { Text "D:/FPGA/pipeline/pipemem.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PipelineCPU " "Info: Elaborating entity \"PipelineCPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operand_to_in_port operand_to_in_port:binary32_operand0 " "Info: Elaborating entity \"operand_to_in_port\" for hierarchy \"operand_to_in_port:binary32_operand0\"" {  } { { "pipelined_computer.v" "binary32_operand0" { Text "D:/FPGA/pipeline/pipelined_computer.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_sevenseg binary_to_sevenseg:LED8_in_port0 " "Info: Elaborating entity \"binary_to_sevenseg\" for hierarchy \"binary_to_sevenseg:LED8_in_port0\"" {  } { { "pipelined_computer.v" "LED8_in_port0" { Text "D:/FPGA/pipeline/pipelined_computer.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipelined_computer.v(146) " "Warning (10230): Verilog HDL assignment warning at pipelined_computer.v(146): truncated value with size 32 to match size of target (4)" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipelined_computer.v(144) " "Warning (10230): Verilog HDL assignment warning at pipelined_computer.v(144): truncated value with size 32 to match size of target (4)" {  } { { "pipelined_computer.v" "" { Text "D:/FPGA/pipeline/pipelined_computer.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipepc pipepc:prog_cnt " "Info: Elaborating entity \"pipepc\" for hierarchy \"pipepc:prog_cnt\"" {  } { { "pipelined_computer.v" "prog_cnt" { Text "D:/FPGA/pipeline/pipelined_computer.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeif pipeif:if_stage " "Info: Elaborating entity \"pipeif\" for hierarchy \"pipeif:if_stage\"" {  } { { "pipelined_computer.v" "if_stage" { Text "D:/FPGA/pipeline/pipelined_computer.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instmem pipeif:if_stage\|instmem:imem " "Info: Elaborating entity \"instmem\" for hierarchy \"pipeif:if_stage\|instmem:imem\"" {  } { { "pipeif.v" "imem" { Text "D:/FPGA/pipeline/pipeif.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom " "Info: Elaborating entity \"lpm_rom_irom\" for hierarchy \"pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\"" {  } { { "instmem.v" "irom" { Text "D:/FPGA/pipeline/instmem.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "altsyncram_component" { Text "D:/FPGA/pipeline/lpm_rom_irom.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "" { Text "D:/FPGA/pipeline/lpm_rom_irom.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sc_instmem.mif " "Info: Parameter \"init_file\" = \"./sc_instmem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Info: Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom_irom.v" "" { Text "D:/FPGA/pipeline/lpm_rom_irom.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mpb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mpb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mpb1 " "Info: Found entity 1: altsyncram_mpb1" {  } { { "db/altsyncram_mpb1.tdf" "" { Text "D:/FPGA/pipeline/db/altsyncram_mpb1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mpb1 pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_mpb1:auto_generated " "Info: Elaborating entity \"altsyncram_mpb1\" for hierarchy \"pipeif:if_stage\|instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_mpb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "54 64 0 1 1 " "Warning: 54 out of 64 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "10 63 " "Warning: Addresses ranging from 10 to 63 are not initialized" {  } { { "D:/FPGA/pipeline/sc_instmem.mif" "" { Text "D:/FPGA/pipeline/sc_instmem.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1}  } { { "D:/FPGA/pipeline/sc_instmem.mif" "" { Text "D:/FPGA/pipeline/sc_instmem.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 pipeif:if_stage\|mux4x32:if_npc " "Info: Elaborating entity \"mux4x32\" for hierarchy \"pipeif:if_stage\|mux4x32:if_npc\"" {  } { { "pipeif.v" "if_npc" { Text "D:/FPGA/pipeline/pipeif.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeir pipeir:inst_reg " "Info: Elaborating entity \"pipeir\" for hierarchy \"pipeir:inst_reg\"" {  } { { "pipelined_computer.v" "inst_reg" { Text "D:/FPGA/pipeline/pipelined_computer.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeid pipeid:id_stage " "Info: Elaborating entity \"pipeid\" for hierarchy \"pipeid:id_stage\"" {  } { { "pipelined_computer.v" "id_stage" { Text "D:/FPGA/pipeline/pipelined_computer.v" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu pipeid:id_stage\|cu:control_unit " "Info: Elaborating entity \"cu\" for hierarchy \"pipeid:id_stage\|cu:control_unit\"" {  } { { "pipeid.v" "control_unit" { Text "D:/FPGA/pipeline/pipeid.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipeid:id_stage\|regfile:rf " "Info: Elaborating entity \"regfile\" for hierarchy \"pipeid:id_stage\|regfile:rf\"" {  } { { "pipeid.v" "rf" { Text "D:/FPGA/pipeline/pipeid.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 pipeid:id_stage\|mux2x5:get_drn " "Info: Elaborating entity \"mux2x5\" for hierarchy \"pipeid:id_stage\|mux2x5:get_drn\"" {  } { { "pipeid.v" "get_drn" { Text "D:/FPGA/pipeline/pipeid.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipedereg pipedereg:de_reg " "Info: Elaborating entity \"pipedereg\" for hierarchy \"pipedereg:de_reg\"" {  } { { "pipelined_computer.v" "de_reg" { Text "D:/FPGA/pipeline/pipelined_computer.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeexe pipeexe:exe_stage " "Info: Elaborating entity \"pipeexe\" for hierarchy \"pipeexe:exe_stage\"" {  } { { "pipelined_computer.v" "exe_stage" { Text "D:/FPGA/pipeline/pipelined_computer.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 pipeexe:exe_stage\|mux2x32:get_a " "Info: Elaborating entity \"mux2x32\" for hierarchy \"pipeexe:exe_stage\|mux2x32:get_a\"" {  } { { "pipeexe.v" "get_a" { Text "D:/FPGA/pipeline/pipeexe.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipeexe:exe_stage\|alu:algorithm_unit " "Info: Elaborating entity \"alu\" for hierarchy \"pipeexe:exe_stage\|alu:algorithm_unit\"" {  } { { "pipeexe.v" "algorithm_unit" { Text "D:/FPGA/pipeline/pipeexe.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeemreg pipeemreg:em_reg " "Info: Elaborating entity \"pipeemreg\" for hierarchy \"pipeemreg:em_reg\"" {  } { { "pipelined_computer.v" "em_reg" { Text "D:/FPGA/pipeline/pipelined_computer.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemem pipemem:mem_stage " "Info: Elaborating entity \"pipemem\" for hierarchy \"pipemem:mem_stage\"" {  } { { "pipelined_computer.v" "mem_stage" { Text "D:/FPGA/pipeline/pipelined_computer.v" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pipemem.v(18) " "Warning (10230): Verilog HDL assignment warning at pipemem.v(18): truncated value with size 32 to match size of target (1)" {  } { { "pipemem.v" "" { Text "D:/FPGA/pipeline/pipemem.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem pipemem:mem_stage\|datamem:comb_8 " "Info: Elaborating entity \"datamem\" for hierarchy \"pipemem:mem_stage\|datamem:comb_8\"" {  } { { "pipemem.v" "comb_8" { Text "D:/FPGA/pipeline/pipemem.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram " "Info: Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\"" {  } { { "datamem.v" "dram" { Text "D:/FPGA/pipeline/datamem.v" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "altsyncram_component" { Text "D:/FPGA/pipeline/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "" { Text "D:/FPGA/pipeline/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sc_datamem.mif " "Info: Parameter \"init_file\" = \"./sc_datamem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_dq_dram.v" "" { Text "D:/FPGA/pipeline/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_38f1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_38f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_38f1 " "Info: Found entity 1: altsyncram_38f1" {  } { { "db/altsyncram_38f1.tdf" "" { Text "D:/FPGA/pipeline/db/altsyncram_38f1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_38f1 pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_38f1:auto_generated " "Info: Elaborating entity \"altsyncram_38f1\" for hierarchy \"pipemem:mem_stage\|datamem:comb_8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_38f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "28 32 0 2 2 " "Warning: 28 out of 32 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 19 " "Warning: Addresses ranging from 0 to 19 are not initialized" {  } { { "D:/FPGA/pipeline/sc_datamem.mif" "" { Text "D:/FPGA/pipeline/sc_datamem.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "24 31 " "Warning: Addresses ranging from 24 to 31 are not initialized" {  } { { "D:/FPGA/pipeline/sc_datamem.mif" "" { Text "D:/FPGA/pipeline/sc_datamem.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1}  } { { "D:/FPGA/pipeline/sc_datamem.mif" "" { Text "D:/FPGA/pipeline/sc_datamem.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output_reg pipemem:mem_stage\|datamem:comb_8\|io_output_reg:io_output_regx2 " "Info: Elaborating entity \"io_output_reg\" for hierarchy \"pipemem:mem_stage\|datamem:comb_8\|io_output_reg:io_output_regx2\"" {  } { { "datamem.v" "io_output_regx2" { Text "D:/FPGA/pipeline/datamem.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_reg pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2 " "Info: Elaborating entity \"io_input_reg\" for hierarchy \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\"" {  } { { "datamem.v" "io_input_regx2" { Text "D:/FPGA/pipeline/datamem.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32 " "Info: Elaborating entity \"io_input_mux\" for hierarchy \"pipemem:mem_stage\|datamem:comb_8\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\"" {  } { { "io_input_reg.v" "io_imput_mux2x32" { Text "D:/FPGA/pipeline/io_input_reg.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input_reg.v(29) " "Warning (10270): Verilog HDL Case Statement warning at io_input_reg.v(29): incomplete case statement has no default case item" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y io_input_reg.v(29) " "Warning (10240): Verilog HDL Always Construct warning at io_input_reg.v(29): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[0\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[1\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[2\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[3\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[4\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[5\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[6\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[7\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[8\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[9\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[10\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[11\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[12\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[13\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[14\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[15\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[16\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[17\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[18\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[19\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[20\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[21\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[22\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[23\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[24\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[25\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[26\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[27\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[28\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[29\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[30\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] io_input_reg.v(29) " "Info (10041): Inferred latch for \"y\[31\]\" at io_input_reg.v(29)" {  } { { "io_input_reg.v" "" { Text "D:/FPGA/pipeline/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemwreg pipemwreg:mw_reg " "Info: Elaborating entity \"pipemwreg\" for hierarchy \"pipemwreg:mw_reg\"" {  } { { "pipelined_computer.v" "mw_reg" { Text "D:/FPGA/pipeline/pipelined_computer.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "192 " "Info: Inferred 192 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux0\"" {  } { { "alu.v" "Mux0" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux1\"" {  } { { "alu.v" "Mux1" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux2\"" {  } { { "alu.v" "Mux2" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux3\"" {  } { { "alu.v" "Mux3" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux4\"" {  } { { "alu.v" "Mux4" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux5\"" {  } { { "alu.v" "Mux5" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux6\"" {  } { { "alu.v" "Mux6" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux7\"" {  } { { "alu.v" "Mux7" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux8\"" {  } { { "alu.v" "Mux8" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux9\"" {  } { { "alu.v" "Mux9" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux10\"" {  } { { "alu.v" "Mux10" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux11\"" {  } { { "alu.v" "Mux11" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux12\"" {  } { { "alu.v" "Mux12" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux13\"" {  } { { "alu.v" "Mux13" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux14\"" {  } { { "alu.v" "Mux14" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux15\"" {  } { { "alu.v" "Mux15" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux16\"" {  } { { "alu.v" "Mux16" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux17\"" {  } { { "alu.v" "Mux17" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux18\"" {  } { { "alu.v" "Mux18" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux19\"" {  } { { "alu.v" "Mux19" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux20\"" {  } { { "alu.v" "Mux20" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux21\"" {  } { { "alu.v" "Mux21" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux22\"" {  } { { "alu.v" "Mux22" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux23\"" {  } { { "alu.v" "Mux23" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux24\"" {  } { { "alu.v" "Mux24" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux25\"" {  } { { "alu.v" "Mux25" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux26\"" {  } { { "alu.v" "Mux26" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux27\"" {  } { { "alu.v" "Mux27" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux28\"" {  } { { "alu.v" "Mux28" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux29\"" {  } { { "alu.v" "Mux29" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux30\"" {  } { { "alu.v" "Mux30" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeexe:exe_stage\|alu:algorithm_unit\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeexe:exe_stage\|alu:algorithm_unit\|Mux31\"" {  } { { "alu.v" "Mux31" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux0\"" {  } { { "mux4x32.v" "Mux0" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux1\"" {  } { { "mux4x32.v" "Mux1" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux2\"" {  } { { "mux4x32.v" "Mux2" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux3\"" {  } { { "mux4x32.v" "Mux3" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux4\"" {  } { { "mux4x32.v" "Mux4" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux5\"" {  } { { "mux4x32.v" "Mux5" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux6\"" {  } { { "mux4x32.v" "Mux6" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux7\"" {  } { { "mux4x32.v" "Mux7" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux8\"" {  } { { "mux4x32.v" "Mux8" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux9\"" {  } { { "mux4x32.v" "Mux9" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux10\"" {  } { { "mux4x32.v" "Mux10" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux11\"" {  } { { "mux4x32.v" "Mux11" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux12\"" {  } { { "mux4x32.v" "Mux12" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux13\"" {  } { { "mux4x32.v" "Mux13" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux14\"" {  } { { "mux4x32.v" "Mux14" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux15\"" {  } { { "mux4x32.v" "Mux15" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux16\"" {  } { { "mux4x32.v" "Mux16" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux17\"" {  } { { "mux4x32.v" "Mux17" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux18\"" {  } { { "mux4x32.v" "Mux18" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux19\"" {  } { { "mux4x32.v" "Mux19" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux20\"" {  } { { "mux4x32.v" "Mux20" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux21\"" {  } { { "mux4x32.v" "Mux21" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux22\"" {  } { { "mux4x32.v" "Mux22" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux23\"" {  } { { "mux4x32.v" "Mux23" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux24\"" {  } { { "mux4x32.v" "Mux24" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux25\"" {  } { { "mux4x32.v" "Mux25" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux26\"" {  } { { "mux4x32.v" "Mux26" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux27\"" {  } { { "mux4x32.v" "Mux27" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux28\"" {  } { { "mux4x32.v" "Mux28" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux29\"" {  } { { "mux4x32.v" "Mux29" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux30\"" {  } { { "mux4x32.v" "Mux30" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_db\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_db\|Mux31\"" {  } { { "mux4x32.v" "Mux31" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux0\"" {  } { { "mux4x32.v" "Mux0" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux1\"" {  } { { "mux4x32.v" "Mux1" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux2\"" {  } { { "mux4x32.v" "Mux2" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux3\"" {  } { { "mux4x32.v" "Mux3" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux4\"" {  } { { "mux4x32.v" "Mux4" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux5\"" {  } { { "mux4x32.v" "Mux5" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux6\"" {  } { { "mux4x32.v" "Mux6" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux7\"" {  } { { "mux4x32.v" "Mux7" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux8\"" {  } { { "mux4x32.v" "Mux8" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux9\"" {  } { { "mux4x32.v" "Mux9" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux10\"" {  } { { "mux4x32.v" "Mux10" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux11\"" {  } { { "mux4x32.v" "Mux11" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux12\"" {  } { { "mux4x32.v" "Mux12" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux13\"" {  } { { "mux4x32.v" "Mux13" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux14\"" {  } { { "mux4x32.v" "Mux14" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux15\"" {  } { { "mux4x32.v" "Mux15" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux16\"" {  } { { "mux4x32.v" "Mux16" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux17\"" {  } { { "mux4x32.v" "Mux17" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux18\"" {  } { { "mux4x32.v" "Mux18" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux19\"" {  } { { "mux4x32.v" "Mux19" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux20\"" {  } { { "mux4x32.v" "Mux20" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux21\"" {  } { { "mux4x32.v" "Mux21" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux22\"" {  } { { "mux4x32.v" "Mux22" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux23\"" {  } { { "mux4x32.v" "Mux23" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux24\"" {  } { { "mux4x32.v" "Mux24" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux25\"" {  } { { "mux4x32.v" "Mux25" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux26\"" {  } { { "mux4x32.v" "Mux26" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux27\"" {  } { { "mux4x32.v" "Mux27" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux28\"" {  } { { "mux4x32.v" "Mux28" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux29\"" {  } { { "mux4x32.v" "Mux29" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux30\"" {  } { { "mux4x32.v" "Mux30" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|mux4x32:get_da\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|mux4x32:get_da\|Mux31\"" {  } { { "mux4x32.v" "Mux31" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux0\"" {  } { { "regfile.v" "Mux0" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux1\"" {  } { { "regfile.v" "Mux1" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux2\"" {  } { { "regfile.v" "Mux2" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux3\"" {  } { { "regfile.v" "Mux3" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux4\"" {  } { { "regfile.v" "Mux4" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux5\"" {  } { { "regfile.v" "Mux5" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux6\"" {  } { { "regfile.v" "Mux6" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux7\"" {  } { { "regfile.v" "Mux7" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux8\"" {  } { { "regfile.v" "Mux8" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux9\"" {  } { { "regfile.v" "Mux9" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux10\"" {  } { { "regfile.v" "Mux10" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux11\"" {  } { { "regfile.v" "Mux11" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux12\"" {  } { { "regfile.v" "Mux12" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux13\"" {  } { { "regfile.v" "Mux13" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux14\"" {  } { { "regfile.v" "Mux14" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux15\"" {  } { { "regfile.v" "Mux15" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux16\"" {  } { { "regfile.v" "Mux16" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux17\"" {  } { { "regfile.v" "Mux17" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux18\"" {  } { { "regfile.v" "Mux18" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux19\"" {  } { { "regfile.v" "Mux19" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux20\"" {  } { { "regfile.v" "Mux20" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux21\"" {  } { { "regfile.v" "Mux21" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux22\"" {  } { { "regfile.v" "Mux22" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux23\"" {  } { { "regfile.v" "Mux23" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux24\"" {  } { { "regfile.v" "Mux24" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux25\"" {  } { { "regfile.v" "Mux25" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux26\"" {  } { { "regfile.v" "Mux26" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux27\"" {  } { { "regfile.v" "Mux27" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux28\"" {  } { { "regfile.v" "Mux28" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux29\"" {  } { { "regfile.v" "Mux29" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux30\"" {  } { { "regfile.v" "Mux30" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux31\"" {  } { { "regfile.v" "Mux31" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux32\"" {  } { { "regfile.v" "Mux32" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux33\"" {  } { { "regfile.v" "Mux33" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux34\"" {  } { { "regfile.v" "Mux34" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux35\"" {  } { { "regfile.v" "Mux35" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux36\"" {  } { { "regfile.v" "Mux36" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux37\"" {  } { { "regfile.v" "Mux37" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux38\"" {  } { { "regfile.v" "Mux38" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux39\"" {  } { { "regfile.v" "Mux39" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux40\"" {  } { { "regfile.v" "Mux40" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux41 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux41\"" {  } { { "regfile.v" "Mux41" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux42\"" {  } { { "regfile.v" "Mux42" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux43\"" {  } { { "regfile.v" "Mux43" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux44 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux44\"" {  } { { "regfile.v" "Mux44" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux45\"" {  } { { "regfile.v" "Mux45" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux46\"" {  } { { "regfile.v" "Mux46" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux47\"" {  } { { "regfile.v" "Mux47" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux48\"" {  } { { "regfile.v" "Mux48" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux49\"" {  } { { "regfile.v" "Mux49" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux50 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux50\"" {  } { { "regfile.v" "Mux50" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux51\"" {  } { { "regfile.v" "Mux51" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux52 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux52\"" {  } { { "regfile.v" "Mux52" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux53 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux53\"" {  } { { "regfile.v" "Mux53" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux54 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux54\"" {  } { { "regfile.v" "Mux54" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux55 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux55\"" {  } { { "regfile.v" "Mux55" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux56 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux56\"" {  } { { "regfile.v" "Mux56" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux57 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux57\"" {  } { { "regfile.v" "Mux57" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux58 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux58\"" {  } { { "regfile.v" "Mux58" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux59 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux59\"" {  } { { "regfile.v" "Mux59" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux60 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux60\"" {  } { { "regfile.v" "Mux60" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux61 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux61\"" {  } { { "regfile.v" "Mux61" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux62 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux62\"" {  } { { "regfile.v" "Mux62" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeid:id_stage\|regfile:rf\|Mux63 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeid:id_stage\|regfile:rf\|Mux63\"" {  } { { "regfile.v" "Mux63" { Text "D:/FPGA/pipeline/regfile.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux0\"" {  } { { "mux4x32.v" "Mux0" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux1\"" {  } { { "mux4x32.v" "Mux1" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux2\"" {  } { { "mux4x32.v" "Mux2" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux3\"" {  } { { "mux4x32.v" "Mux3" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux4\"" {  } { { "mux4x32.v" "Mux4" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux5\"" {  } { { "mux4x32.v" "Mux5" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux6\"" {  } { { "mux4x32.v" "Mux6" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux7\"" {  } { { "mux4x32.v" "Mux7" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux8\"" {  } { { "mux4x32.v" "Mux8" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux9\"" {  } { { "mux4x32.v" "Mux9" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux10\"" {  } { { "mux4x32.v" "Mux10" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux11\"" {  } { { "mux4x32.v" "Mux11" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux12\"" {  } { { "mux4x32.v" "Mux12" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux13\"" {  } { { "mux4x32.v" "Mux13" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux14\"" {  } { { "mux4x32.v" "Mux14" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux15\"" {  } { { "mux4x32.v" "Mux15" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux16\"" {  } { { "mux4x32.v" "Mux16" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux17\"" {  } { { "mux4x32.v" "Mux17" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux18\"" {  } { { "mux4x32.v" "Mux18" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux19\"" {  } { { "mux4x32.v" "Mux19" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux20\"" {  } { { "mux4x32.v" "Mux20" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux21\"" {  } { { "mux4x32.v" "Mux21" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux22\"" {  } { { "mux4x32.v" "Mux22" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux23\"" {  } { { "mux4x32.v" "Mux23" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux24\"" {  } { { "mux4x32.v" "Mux24" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux25\"" {  } { { "mux4x32.v" "Mux25" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux26\"" {  } { { "mux4x32.v" "Mux26" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux27\"" {  } { { "mux4x32.v" "Mux27" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux28\"" {  } { { "mux4x32.v" "Mux28" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux29\"" {  } { { "mux4x32.v" "Mux29" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux30\"" {  } { { "mux4x32.v" "Mux30" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "pipeif:if_stage\|mux4x32:if_npc\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"pipeif:if_stage\|mux4x32:if_npc\|Mux31\"" {  } { { "mux4x32.v" "Mux31" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeexe:exe_stage\|alu:algorithm_unit\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"pipeexe:exe_stage\|alu:algorithm_unit\|lpm_mux:Mux0\"" {  } { { "alu.v" "" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeexe:exe_stage\|alu:algorithm_unit\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"pipeexe:exe_stage\|alu:algorithm_unit\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Info: Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "D:/FPGA/pipeline/db/mux_joc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeexe:exe_stage\|alu:algorithm_unit\|lpm_mux:Mux16 " "Info: Elaborated megafunction instantiation \"pipeexe:exe_stage\|alu:algorithm_unit\|lpm_mux:Mux16\"" {  } { { "alu.v" "" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeexe:exe_stage\|alu:algorithm_unit\|lpm_mux:Mux16 " "Info: Instantiated megafunction \"pipeexe:exe_stage\|alu:algorithm_unit\|lpm_mux:Mux16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "D:/FPGA/pipeline/alu.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeid:id_stage\|mux4x32:get_db\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"pipeid:id_stage\|mux4x32:get_db\|lpm_mux:Mux0\"" {  } { { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeid:id_stage\|mux4x32:get_db\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"pipeid:id_stage\|mux4x32:get_db\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Info: Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "D:/FPGA/pipeline/db/mux_umc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeid:id_stage\|regfile:rf\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"pipeid:id_stage\|regfile:rf\|lpm_mux:Mux0\"" {  } { { "regfile.v" "" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeid:id_stage\|regfile:rf\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"pipeid:id_stage\|regfile:rf\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "regfile.v" "" { Text "D:/FPGA/pipeline/regfile.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ioc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ioc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ioc " "Info: Found entity 1: mux_ioc" {  } { { "db/mux_ioc.tdf" "" { Text "D:/FPGA/pipeline/db/mux_ioc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeif:if_stage\|mux4x32:if_npc\|lpm_mux:Mux30 " "Info: Elaborated megafunction instantiation \"pipeif:if_stage\|mux4x32:if_npc\|lpm_mux:Mux30\"" {  } { { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeif:if_stage\|mux4x32:if_npc\|lpm_mux:Mux30 " "Info: Instantiated megafunction \"pipeif:if_stage\|mux4x32:if_npc\|lpm_mux:Mux30\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux4x32.v" "" { Text "D:/FPGA/pipeline/mux4x32.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 14 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Info: Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 11:01:58 2017 " "Info: Processing ended: Wed May 31 11:01:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
