[17:33:13.411]     INFO: *** Welcome to pxar ***
[17:33:13.411]     INFO: *** Today: 2015/04/03
[17:33:13.411]     INFO:       reading data/mtt922//dacParameters40_C0.dat
[17:33:13.411]     INFO:       reading data/mtt922//dacParameters40_C1.dat
[17:33:13.411]     INFO:       reading data/mtt922//dacParameters40_C2.dat
[17:33:13.411]     INFO:       reading data/mtt922//dacParameters40_C3.dat
[17:33:13.411]     INFO:       reading data/mtt922//dacParameters40_C4.dat
[17:33:13.411]     INFO:       reading data/mtt922//dacParameters40_C5.dat
[17:33:13.411]     INFO:       reading data/mtt922//dacParameters40_C6.dat
[17:33:13.411]     INFO:       reading data/mtt922//dacParameters40_C7.dat
[17:33:13.411]     INFO:       reading data/mtt922//dacParameters40_C8.dat
[17:33:13.411]     INFO:       reading data/mtt922//dacParameters40_C9.dat
[17:33:13.411]     INFO:       reading data/mtt922//dacParameters40_C10.dat
[17:33:13.411]     INFO:       reading data/mtt922//dacParameters40_C11.dat
[17:33:13.411]     INFO:       reading data/mtt922//dacParameters40_C12.dat
[17:33:13.411]     INFO:       reading data/mtt922//dacParameters40_C13.dat
[17:33:13.412]     INFO:       reading data/mtt922//dacParameters40_C14.dat
[17:33:13.412]     INFO:       reading data/mtt922//dacParameters40_C15.dat
[17:33:13.412]     INFO:       reading data/mtt922//tbmParameters_C0a.dat
[17:33:13.412]     INFO:       reading data/mtt922//tbmParameters_C0b.dat
[17:33:13.412]     INFO:       reading data/mtt922//defaultMaskFile.dat
[17:33:13.412]     INFO:       reading data/mtt922//trimParameters40_C0.dat
[17:33:13.419]     INFO:       reading data/mtt922//trimParameters40_C1.dat
[17:33:13.425]     INFO:       reading data/mtt922//trimParameters40_C2.dat
[17:33:13.432]     INFO:       reading data/mtt922//trimParameters40_C3.dat
[17:33:13.438]     INFO:       reading data/mtt922//trimParameters40_C4.dat
[17:33:13.445]     INFO:       reading data/mtt922//trimParameters40_C5.dat
[17:33:13.451]     INFO:       reading data/mtt922//trimParameters40_C6.dat
[17:33:13.458]     INFO:       reading data/mtt922//trimParameters40_C7.dat
[17:33:13.464]     INFO:       reading data/mtt922//trimParameters40_C8.dat
[17:33:13.471]     INFO:       reading data/mtt922//trimParameters40_C9.dat
[17:33:13.477]     INFO:       reading data/mtt922//trimParameters40_C10.dat
[17:33:13.484]     INFO:       reading data/mtt922//trimParameters40_C11.dat
[17:33:13.490]     INFO:       reading data/mtt922//trimParameters40_C12.dat
[17:33:13.497]     INFO:       reading data/mtt922//trimParameters40_C13.dat
[17:33:13.503]     INFO:       reading data/mtt922//trimParameters40_C14.dat
[17:33:13.509]     INFO:       reading data/mtt922//trimParameters40_C15.dat
[17:33:13.516]     INFO:       reading data/mtt922//tbParameters.dat
[17:33:13.516]     INFO:         clk: 4
[17:33:13.516]     INFO:         ctr: 4
[17:33:13.516]     INFO:         sda: 19
[17:33:13.516]     INFO:         tin: 9
[17:33:13.516]     INFO:         level: 15
[17:33:13.516]     INFO:         triggerdelay: 0
[17:33:13.516]    QUIET: Instanciating API for pxar crosscalibrate
[17:33:13.516]     INFO: Log level: INFO
[17:33:13.530]    QUIET: Connection to board DTB_WRPRHI opened.
[17:33:13.533]     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    58
HW version:  DTB1.2
FW version:  3.2
SW version:  3.6
USB id:      DTB_WRPRHI
MAC address: 40D85511803A
Hostname:    pixelDTB058
Comment:     
------------------------------------------------------
[17:33:13.537]     INFO: RPC call hashes of host and DTB match: 413001178
[17:33:15.149]     INFO: DUT info: 
[17:33:15.149]     INFO: The DUT currently contains the following objects:
[17:33:15.149]     INFO:  2 TBM Cores (2 ON)
[17:33:15.149]     INFO: 	TBM Core alpha (0): 7 registers set
[17:33:15.149]     INFO: 	TBM Core beta  (1): 7 registers set
[17:33:15.149]     INFO: 16 ROCs (16 ON) with 4160 pixelConfigs
[17:33:15.150]     INFO: 	ROC 0: 21 DACs set, Pixels: 0 masked, 4160 active.
[17:33:15.150]     INFO: 	ROC 1: 21 DACs set, Pixels: 0 masked, 4160 active.
[17:33:15.150]     INFO: 	ROC 2: 21 DACs set, Pixels: 0 masked, 4160 active.
[17:33:15.150]     INFO: 	ROC 3: 21 DACs set, Pixels: 0 masked, 4160 active.
[17:33:15.150]     INFO: 	ROC 4: 21 DACs set, Pixels: 0 masked, 4160 active.
[17:33:15.150]     INFO: 	ROC 5: 21 DACs set, Pixels: 0 masked, 4160 active.
[17:33:15.150]     INFO: 	ROC 6: 21 DACs set, Pixels: 0 masked, 4160 active.
[17:33:15.150]     INFO: 	ROC 7: 21 DACs set, Pixels: 0 masked, 4160 active.
[17:33:15.150]     INFO: 	ROC 8: 21 DACs set, Pixels: 0 masked, 4160 active.
[17:33:15.150]     INFO: 	ROC 9: 21 DACs set, Pixels: 0 masked, 4160 active.
[17:33:15.150]     INFO: 	ROC 10: 21 DACs set, Pixels: 0 masked, 4160 active.
[17:33:15.150]     INFO: 	ROC 11: 21 DACs set, Pixels: 0 masked, 4160 active.
[17:33:15.150]     INFO: 	ROC 12: 21 DACs set, Pixels: 0 masked, 4160 active.
[17:33:15.150]     INFO: 	ROC 13: 21 DACs set, Pixels: 0 masked, 4160 active.
[17:33:15.150]     INFO: 	ROC 14: 21 DACs set, Pixels: 0 masked, 4160 active.
[17:33:15.150]     INFO: 	ROC 15: 21 DACs set, Pixels: 0 masked, 4160 active.
[17:33:16.097]     INFO:       reading data/mtt922//phCalibrationFitTanH40_C0.dat
[17:33:16.097]    ERROR: <ConfigParameters.cc/readGainPedestalParameters:L952> cannot open data/mtt922//phCalibrationFitTanH40_C0.dat for reading PH calibration constants
[17:33:16.148]     INFO:       reading data/mtt922//readbackCal_C0.dat
[17:33:16.148]     INFO:       reading data/mtt922//readbackCal_C1.dat
[17:33:16.148]     INFO:       reading data/mtt922//readbackCal_C2.dat
[17:33:16.148]     INFO:       reading data/mtt922//readbackCal_C3.dat
[17:33:16.148]     INFO:       reading data/mtt922//readbackCal_C4.dat
[17:33:16.148]     INFO:       reading data/mtt922//readbackCal_C5.dat
[17:33:16.148]     INFO:       reading data/mtt922//readbackCal_C6.dat
[17:33:16.148]     INFO:       reading data/mtt922//readbackCal_C7.dat
[17:33:16.148]     INFO:       reading data/mtt922//readbackCal_C8.dat
[17:33:16.148]     INFO:       reading data/mtt922//readbackCal_C9.dat
[17:33:16.148]     INFO:       reading data/mtt922//readbackCal_C10.dat
[17:33:16.148]     INFO:       reading data/mtt922//readbackCal_C11.dat
[17:33:16.148]     INFO:       reading data/mtt922//readbackCal_C12.dat
[17:33:16.148]     INFO:       reading data/mtt922//readbackCal_C13.dat
[17:33:16.148]     INFO:       reading data/mtt922//readbackCal_C14.dat
[17:33:16.148]     INFO:       reading data/mtt922//readbackCal_C15.dat
[17:33:16.149]     INFO:       reading data/mtt922//phCalibrationFitTanH40_C0.dat
[17:33:16.149]    ERROR: <ConfigParameters.cc/readGainPedestalParameters:L952> cannot open data/mtt922//phCalibrationFitTanH40_C0.dat for reading PH calibration constants
[17:33:16.177]     INFO:       reading data/mtt922//phCalibrationFitTanH40_C0.dat
[17:33:16.177]    ERROR: <ConfigParameters.cc/readGainPedestalParameters:L952> cannot open data/mtt922//phCalibrationFitTanH40_C0.dat for reading PH calibration constants
[17:33:19.294]     INFO: ######################################################################
[17:33:19.294]     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:33:19.294]     INFO: ######################################################################
[17:33:22.870]     INFO: Test took 3566ms.
[17:33:22.910]     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:33:26.670]     INFO: Test took 3540ms.
[17:33:26.840]     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:33:30.401]     INFO: Test took 3543ms.
[17:33:30.574]     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:33:34.139]     INFO: Test took 3550ms.
[17:33:34.313]     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:33:37.873]     INFO: Test took 3545ms.
[17:33:38.045]     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:33:41.598]     INFO: Test took 3538ms.
[17:33:41.771]     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:33:45.326]     INFO: Test took 3541ms.
[17:33:45.497]     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:33:49.049]     INFO: Test took 3537ms.
[17:33:49.217]     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:33:52.772]     INFO: Test took 3541ms.
[17:33:52.945]     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:33:56.502]     INFO: Test took 3542ms.
[17:33:56.674]     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:34:00.231]     INFO: Test took 3542ms.
[17:34:00.404]     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:34:03.962]     INFO: Test took 3544ms.
[17:34:04.131]     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:34:07.686]     INFO: Test took 3540ms.
[17:34:07.858]     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:34:07.870]     INFO: The DUT currently contains the following objects:
[17:34:07.870]     INFO:  2 TBM Cores (2 ON)
[17:34:07.870]     INFO: 	TBM Core alpha (0): 7 registers set
[17:34:07.870]     INFO: 	TBM Core beta  (1): 7 registers set
[17:34:07.870]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[17:34:07.870]     INFO: 	ROC 0: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:07.870]     INFO: 	ROC 1: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:07.870]     INFO: 	ROC 2: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:07.870]     INFO: 	ROC 3: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:07.870]     INFO: 	ROC 4: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:07.870]     INFO: 	ROC 5: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:07.870]     INFO: 	ROC 6: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:07.870]     INFO: 	ROC 7: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:07.870]     INFO: 	ROC 8: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:07.870]     INFO: 	ROC 9: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:07.870]     INFO: 	ROC 10: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:07.870]     INFO: 	ROC 11: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:07.870]     INFO: 	ROC 12: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:07.870]     INFO: 	ROC 13: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:07.870]     INFO: 	ROC 14: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:07.870]     INFO: 	ROC 15: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:08.972]     INFO: Test took 1102ms.
[17:34:08.973]     INFO: The DUT currently contains the following objects:
[17:34:08.973]     INFO:  2 TBM Cores (2 ON)
[17:34:08.973]     INFO: 	TBM Core alpha (0): 7 registers set
[17:34:08.973]     INFO: 	TBM Core beta  (1): 7 registers set
[17:34:08.973]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[17:34:08.973]     INFO: 	ROC 0: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:08.973]     INFO: 	ROC 1: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:08.973]     INFO: 	ROC 2: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:08.973]     INFO: 	ROC 3: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:08.973]     INFO: 	ROC 4: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:08.973]     INFO: 	ROC 5: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:08.973]     INFO: 	ROC 6: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:08.973]     INFO: 	ROC 7: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:08.973]     INFO: 	ROC 8: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:08.973]     INFO: 	ROC 9: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:08.973]     INFO: 	ROC 10: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:08.973]     INFO: 	ROC 11: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:08.973]     INFO: 	ROC 12: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:08.973]     INFO: 	ROC 13: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:08.973]     INFO: 	ROC 14: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:08.973]     INFO: 	ROC 15: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:10.074]     INFO: Test took 1101ms.
[17:34:10.075]     INFO: The DUT currently contains the following objects:
[17:34:10.075]     INFO:  2 TBM Cores (2 ON)
[17:34:10.076]     INFO: 	TBM Core alpha (0): 7 registers set
[17:34:10.076]     INFO: 	TBM Core beta  (1): 7 registers set
[17:34:10.076]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[17:34:10.076]     INFO: 	ROC 0: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:10.076]     INFO: 	ROC 1: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:10.076]     INFO: 	ROC 2: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:10.076]     INFO: 	ROC 3: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:10.076]     INFO: 	ROC 4: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:10.076]     INFO: 	ROC 5: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:10.076]     INFO: 	ROC 6: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:10.076]     INFO: 	ROC 7: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:10.076]     INFO: 	ROC 8: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:10.076]     INFO: 	ROC 9: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:10.076]     INFO: 	ROC 10: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:10.076]     INFO: 	ROC 11: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:10.076]     INFO: 	ROC 12: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:10.076]     INFO: 	ROC 13: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:10.076]     INFO: 	ROC 14: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:10.076]     INFO: 	ROC 15: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:11.177]     INFO: Test took 1101ms.
[17:34:11.178]     INFO: The DUT currently contains the following objects:
[17:34:11.178]     INFO:  2 TBM Cores (2 ON)
[17:34:11.178]     INFO: 	TBM Core alpha (0): 7 registers set
[17:34:11.178]     INFO: 	TBM Core beta  (1): 7 registers set
[17:34:11.178]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[17:34:11.178]     INFO: 	ROC 0: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:11.178]     INFO: 	ROC 1: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:11.178]     INFO: 	ROC 2: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:11.178]     INFO: 	ROC 3: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:11.178]     INFO: 	ROC 4: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:11.178]     INFO: 	ROC 5: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:11.178]     INFO: 	ROC 6: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:11.178]     INFO: 	ROC 7: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:11.178]     INFO: 	ROC 8: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:11.178]     INFO: 	ROC 9: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:11.178]     INFO: 	ROC 10: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:11.178]     INFO: 	ROC 11: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:11.178]     INFO: 	ROC 12: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:11.178]     INFO: 	ROC 13: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:11.178]     INFO: 	ROC 14: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:11.178]     INFO: 	ROC 15: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:12.279]     INFO: Test took 1101ms.
[17:34:12.280]     INFO: The DUT currently contains the following objects:
[17:34:12.280]     INFO:  2 TBM Cores (2 ON)
[17:34:12.280]     INFO: 	TBM Core alpha (0): 7 registers set
[17:34:12.280]     INFO: 	TBM Core beta  (1): 7 registers set
[17:34:12.280]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[17:34:12.280]     INFO: 	ROC 0: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:12.280]     INFO: 	ROC 1: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:12.280]     INFO: 	ROC 2: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:12.280]     INFO: 	ROC 3: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:12.280]     INFO: 	ROC 4: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:12.280]     INFO: 	ROC 5: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:12.280]     INFO: 	ROC 6: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:12.280]     INFO: 	ROC 7: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:12.280]     INFO: 	ROC 8: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:12.280]     INFO: 	ROC 9: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:12.280]     INFO: 	ROC 10: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:12.280]     INFO: 	ROC 11: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:12.280]     INFO: 	ROC 12: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:12.280]     INFO: 	ROC 13: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:12.280]     INFO: 	ROC 14: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:12.280]     INFO: 	ROC 15: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:13.382]     INFO: Test took 1102ms.
[17:34:13.383]     INFO: The DUT currently contains the following objects:
[17:34:13.383]     INFO:  2 TBM Cores (2 ON)
[17:34:13.383]     INFO: 	TBM Core alpha (0): 7 registers set
[17:34:13.383]     INFO: 	TBM Core beta  (1): 7 registers set
[17:34:13.383]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[17:34:13.383]     INFO: 	ROC 0: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:13.383]     INFO: 	ROC 1: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:13.383]     INFO: 	ROC 2: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:13.383]     INFO: 	ROC 3: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:13.383]     INFO: 	ROC 4: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:13.383]     INFO: 	ROC 5: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:13.383]     INFO: 	ROC 6: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:13.383]     INFO: 	ROC 7: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:13.383]     INFO: 	ROC 8: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:13.383]     INFO: 	ROC 9: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:13.383]     INFO: 	ROC 10: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:13.383]     INFO: 	ROC 11: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:13.383]     INFO: 	ROC 12: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:13.383]     INFO: 	ROC 13: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:13.383]     INFO: 	ROC 14: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:13.383]     INFO: 	ROC 15: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:14.484]     INFO: Test took 1101ms.
[17:34:14.485]     INFO: The DUT currently contains the following objects:
[17:34:14.485]     INFO:  2 TBM Cores (2 ON)
[17:34:14.485]     INFO: 	TBM Core alpha (0): 7 registers set
[17:34:14.485]     INFO: 	TBM Core beta  (1): 7 registers set
[17:34:14.485]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[17:34:14.485]     INFO: 	ROC 0: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:14.485]     INFO: 	ROC 1: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:14.485]     INFO: 	ROC 2: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:14.485]     INFO: 	ROC 3: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:14.485]     INFO: 	ROC 4: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:14.485]     INFO: 	ROC 5: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:14.485]     INFO: 	ROC 6: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:14.485]     INFO: 	ROC 7: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:14.485]     INFO: 	ROC 8: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:14.485]     INFO: 	ROC 9: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:14.485]     INFO: 	ROC 10: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:14.485]     INFO: 	ROC 11: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:14.485]     INFO: 	ROC 12: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:14.485]     INFO: 	ROC 13: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:14.485]     INFO: 	ROC 14: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:14.485]     INFO: 	ROC 15: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:15.586]     INFO: Test took 1101ms.
[17:34:15.587]     INFO: The DUT currently contains the following objects:
[17:34:15.587]     INFO:  2 TBM Cores (2 ON)
[17:34:15.587]     INFO: 	TBM Core alpha (0): 7 registers set
[17:34:15.587]     INFO: 	TBM Core beta  (1): 7 registers set
[17:34:15.587]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[17:34:15.587]     INFO: 	ROC 0: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:15.587]     INFO: 	ROC 1: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:15.587]     INFO: 	ROC 2: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:15.587]     INFO: 	ROC 3: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:15.587]     INFO: 	ROC 4: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:15.587]     INFO: 	ROC 5: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:15.587]     INFO: 	ROC 6: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:15.587]     INFO: 	ROC 7: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:15.587]     INFO: 	ROC 8: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:15.587]     INFO: 	ROC 9: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:15.588]     INFO: 	ROC 10: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:15.588]     INFO: 	ROC 11: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:15.588]     INFO: 	ROC 12: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:15.588]     INFO: 	ROC 13: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:15.588]     INFO: 	ROC 14: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:15.588]     INFO: 	ROC 15: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:16.689]     INFO: Test took 1101ms.
[17:34:16.689]     INFO: The DUT currently contains the following objects:
[17:34:16.690]     INFO:  2 TBM Cores (2 ON)
[17:34:16.690]     INFO: 	TBM Core alpha (0): 7 registers set
[17:34:16.690]     INFO: 	TBM Core beta  (1): 7 registers set
[17:34:16.690]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[17:34:16.690]     INFO: 	ROC 0: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:16.690]     INFO: 	ROC 1: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:16.690]     INFO: 	ROC 2: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:16.690]     INFO: 	ROC 3: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:16.690]     INFO: 	ROC 4: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:16.690]     INFO: 	ROC 5: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:16.690]     INFO: 	ROC 6: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:16.690]     INFO: 	ROC 7: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:16.690]     INFO: 	ROC 8: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:16.690]     INFO: 	ROC 9: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:16.690]     INFO: 	ROC 10: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:16.690]     INFO: 	ROC 11: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:16.690]     INFO: 	ROC 12: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:16.690]     INFO: 	ROC 13: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:16.690]     INFO: 	ROC 14: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:16.690]     INFO: 	ROC 15: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:17.791]     INFO: Test took 1101ms.
[17:34:17.791]     INFO: The DUT currently contains the following objects:
[17:34:17.792]     INFO:  2 TBM Cores (2 ON)
[17:34:17.792]     INFO: 	TBM Core alpha (0): 7 registers set
[17:34:17.792]     INFO: 	TBM Core beta  (1): 7 registers set
[17:34:17.792]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[17:34:17.792]     INFO: 	ROC 0: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:17.792]     INFO: 	ROC 1: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:17.792]     INFO: 	ROC 2: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:17.792]     INFO: 	ROC 3: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:17.792]     INFO: 	ROC 4: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:17.792]     INFO: 	ROC 5: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:17.792]     INFO: 	ROC 6: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:17.792]     INFO: 	ROC 7: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:17.792]     INFO: 	ROC 8: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:17.792]     INFO: 	ROC 9: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:17.792]     INFO: 	ROC 10: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:17.792]     INFO: 	ROC 11: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:17.792]     INFO: 	ROC 12: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:17.792]     INFO: 	ROC 13: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:17.792]     INFO: 	ROC 14: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:17.792]     INFO: 	ROC 15: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:18.892]     INFO: Test took 1100ms.
[17:34:18.893]     INFO: The DUT currently contains the following objects:
[17:34:18.893]     INFO:  2 TBM Cores (2 ON)
[17:34:18.893]     INFO: 	TBM Core alpha (0): 7 registers set
[17:34:18.893]     INFO: 	TBM Core beta  (1): 7 registers set
[17:34:18.893]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[17:34:18.893]     INFO: 	ROC 0: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:18.893]     INFO: 	ROC 1: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:18.893]     INFO: 	ROC 2: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:18.893]     INFO: 	ROC 3: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:18.893]     INFO: 	ROC 4: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:18.893]     INFO: 	ROC 5: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:18.893]     INFO: 	ROC 6: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:18.893]     INFO: 	ROC 7: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:18.893]     INFO: 	ROC 8: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:18.894]     INFO: 	ROC 9: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:18.894]     INFO: 	ROC 10: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:18.894]     INFO: 	ROC 11: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:18.894]     INFO: 	ROC 12: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:18.894]     INFO: 	ROC 13: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:18.894]     INFO: 	ROC 14: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:18.894]     INFO: 	ROC 15: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:19.994]     INFO: Test took 1100ms.
[17:34:19.995]     INFO: The DUT currently contains the following objects:
[17:34:19.995]     INFO:  2 TBM Cores (2 ON)
[17:34:19.995]     INFO: 	TBM Core alpha (0): 7 registers set
[17:34:19.995]     INFO: 	TBM Core beta  (1): 7 registers set
[17:34:19.995]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[17:34:19.995]     INFO: 	ROC 0: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:19.995]     INFO: 	ROC 1: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:19.995]     INFO: 	ROC 2: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:19.995]     INFO: 	ROC 3: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:19.995]     INFO: 	ROC 4: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:19.995]     INFO: 	ROC 5: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:19.995]     INFO: 	ROC 6: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:19.995]     INFO: 	ROC 7: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:19.995]     INFO: 	ROC 8: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:19.995]     INFO: 	ROC 9: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:19.996]     INFO: 	ROC 10: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:19.996]     INFO: 	ROC 11: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:19.996]     INFO: 	ROC 12: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:19.996]     INFO: 	ROC 13: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:19.996]     INFO: 	ROC 14: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:19.996]     INFO: 	ROC 15: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:21.096]     INFO: Test took 1100ms.
[17:34:21.097]     INFO: The DUT currently contains the following objects:
[17:34:21.097]     INFO:  2 TBM Cores (2 ON)
[17:34:21.097]     INFO: 	TBM Core alpha (0): 7 registers set
[17:34:21.097]     INFO: 	TBM Core beta  (1): 7 registers set
[17:34:21.097]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[17:34:21.097]     INFO: 	ROC 0: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:21.097]     INFO: 	ROC 1: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:21.097]     INFO: 	ROC 2: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:21.097]     INFO: 	ROC 3: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:21.097]     INFO: 	ROC 4: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:21.097]     INFO: 	ROC 5: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:21.097]     INFO: 	ROC 6: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:21.097]     INFO: 	ROC 7: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:21.098]     INFO: 	ROC 8: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:21.098]     INFO: 	ROC 9: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:21.098]     INFO: 	ROC 10: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:21.098]     INFO: 	ROC 11: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:21.098]     INFO: 	ROC 12: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:21.098]     INFO: 	ROC 13: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:21.098]     INFO: 	ROC 14: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:21.098]     INFO: 	ROC 15: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:22.198]     INFO: Test took 1100ms.
[17:34:22.199]     INFO: The DUT currently contains the following objects:
[17:34:22.199]     INFO:  2 TBM Cores (2 ON)
[17:34:22.199]     INFO: 	TBM Core alpha (0): 7 registers set
[17:34:22.199]     INFO: 	TBM Core beta  (1): 7 registers set
[17:34:22.199]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[17:34:22.199]     INFO: 	ROC 0: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:22.199]     INFO: 	ROC 1: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:22.199]     INFO: 	ROC 2: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:22.199]     INFO: 	ROC 3: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:22.199]     INFO: 	ROC 4: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:22.199]     INFO: 	ROC 5: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:22.199]     INFO: 	ROC 6: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:22.199]     INFO: 	ROC 7: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:22.199]     INFO: 	ROC 8: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:22.199]     INFO: 	ROC 9: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:22.199]     INFO: 	ROC 10: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:22.199]     INFO: 	ROC 11: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:22.199]     INFO: 	ROC 12: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:22.199]     INFO: 	ROC 13: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:22.199]     INFO: 	ROC 14: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:22.199]     INFO: 	ROC 15: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:23.299]     INFO: Test took 1099ms.
[17:34:23.300]     INFO: The DUT currently contains the following objects:
[17:34:23.300]     INFO:  2 TBM Cores (2 ON)
[17:34:23.301]     INFO: 	TBM Core alpha (0): 7 registers set
[17:34:23.301]     INFO: 	TBM Core beta  (1): 7 registers set
[17:34:23.301]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[17:34:23.301]     INFO: 	ROC 0: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:23.301]     INFO: 	ROC 1: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:23.301]     INFO: 	ROC 2: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:23.301]     INFO: 	ROC 3: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:23.301]     INFO: 	ROC 4: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:23.301]     INFO: 	ROC 5: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:23.301]     INFO: 	ROC 6: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:23.301]     INFO: 	ROC 7: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:23.301]     INFO: 	ROC 8: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:23.301]     INFO: 	ROC 9: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:23.301]     INFO: 	ROC 10: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:23.301]     INFO: 	ROC 11: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:23.301]     INFO: 	ROC 12: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:23.301]     INFO: 	ROC 13: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:23.301]     INFO: 	ROC 14: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:23.301]     INFO: 	ROC 15: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:24.401]     INFO: Test took 1100ms.
[17:34:24.402]     INFO: The DUT currently contains the following objects:
[17:34:24.403]     INFO:  2 TBM Cores (2 ON)
[17:34:24.403]     INFO: 	TBM Core alpha (0): 7 registers set
[17:34:24.403]     INFO: 	TBM Core beta  (1): 7 registers set
[17:34:24.403]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[17:34:24.403]     INFO: 	ROC 0: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:24.403]     INFO: 	ROC 1: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:24.403]     INFO: 	ROC 2: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:24.403]     INFO: 	ROC 3: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:24.403]     INFO: 	ROC 4: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:24.403]     INFO: 	ROC 5: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:24.403]     INFO: 	ROC 6: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:24.403]     INFO: 	ROC 7: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:24.403]     INFO: 	ROC 8: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:24.403]     INFO: 	ROC 9: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:24.403]     INFO: 	ROC 10: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:24.403]     INFO: 	ROC 11: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:24.403]     INFO: 	ROC 12: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:24.403]     INFO: 	ROC 13: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:24.403]     INFO: 	ROC 14: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:24.403]     INFO: 	ROC 15: 21 DACs set, Pixels: 4159 masked, 1 active.
[17:34:25.503]     INFO: Test took 1100ms.
[17:34:25.508]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:49.473]     INFO: Test took 203965ms.
[17:37:52.947]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:15.950]     INFO: Test took 203003ms.
[17:41:19.714]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:41:19.725]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:41:19.736]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:41:19.747]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:41:19.758]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:41:19.769]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:41:19.780]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:41:19.791]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:41:19.802]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:41:19.813]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:41:19.825]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:41:19.836]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:41:19.847]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:41:19.858]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:41:19.869]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:41:19.880]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:41:23.499]     INFO: Test took 3555ms.
[17:41:27.430]     INFO: Test took 3540ms.
[17:41:31.364]     INFO: Test took 3555ms.
[17:41:31.761]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:32.689]     INFO: Test took 928ms.
[17:41:32.693]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:33.808]     INFO: Test took 1115ms.
[17:41:33.812]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:34.928]     INFO: Test took 1117ms.
[17:41:34.932]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:36.047]     INFO: Test took 1116ms.
[17:41:36.051]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:37.166]     INFO: Test took 1116ms.
[17:41:37.170]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:38.285]     INFO: Test took 1116ms.
[17:41:38.288]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:39.404]     INFO: Test took 1116ms.
[17:41:39.407]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:40.523]     INFO: Test took 1116ms.
[17:41:40.526]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:41.642]     INFO: Test took 1116ms.
[17:41:41.645]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:42.761]     INFO: Test took 1116ms.
[17:41:42.764]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:43.880]     INFO: Test took 1116ms.
[17:41:43.883]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:44.999]     INFO: Test took 1116ms.
[17:41:45.002]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:46.118]     INFO: Test took 1116ms.
[17:41:46.121]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:47.237]     INFO: Test took 1116ms.
[17:41:47.240]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:48.356]     INFO: Test took 1116ms.
[17:41:48.359]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:49.476]     INFO: Test took 1117ms.
[17:41:49.479]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:50.595]     INFO: Test took 1116ms.
[17:41:50.598]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:51.713]     INFO: Test took 1116ms.
[17:41:51.717]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:52.832]     INFO: Test took 1116ms.
[17:41:52.836]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:53.951]     INFO: Test took 1116ms.
[17:41:53.955]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:55.070]     INFO: Test took 1115ms.
[17:41:55.074]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:56.189]     INFO: Test took 1115ms.
[17:41:56.193]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:57.308]     INFO: Test took 1115ms.
[17:41:57.312]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:58.428]     INFO: Test took 1116ms.
[17:41:58.432]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:41:59.547]     INFO: Test took 1115ms.
[17:41:59.551]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:42:00.667]     INFO: Test took 1116ms.
[17:42:00.671]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:42:01.786]     INFO: Test took 1115ms.
[17:42:01.790]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:42:02.905]     INFO: Test took 1115ms.
[17:42:02.909]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:42:04.024]     INFO: Test took 1115ms.
[17:42:04.028]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:42:05.143]     INFO: Test took 1115ms.
[17:42:05.147]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:42:06.262]     INFO: Test took 1115ms.
[17:42:06.266]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:42:07.381]     INFO: Test took 1115ms.
[17:42:14.720]     INFO: PixTestPhOptimization::doTest() done, duration: 535 seconds
[17:42:14.720]     INFO: PH scale (per ROC):    54  51  53  54  48  50  49  51  50  53  58  54  58  55  59  52
[17:42:14.720]     INFO: PH offset (per ROC):  114 129 132 160 142 133 137 111 139 142 123 145 130 133 117 132
[17:42:32.684]    QUIET: Connection to board 58 closed.
