// Seed: 1244154162
module module_0 (
    input supply1 id_0,
    output wand id_1,
    output supply0 id_2,
    output wor id_3,
    output wor id_4,
    output wand id_5,
    output wire id_6,
    input wand id_7,
    input uwire id_8,
    output tri id_9,
    output tri0 id_10,
    output uwire id_11,
    input tri1 id_12
    , id_14
);
  always_comb @(negedge 1'b0 == id_7) begin
    id_2 = 1;
  end
  tri   id_15 = id_6++ | 1;
  uwire id_16 = 1'b0 ? 1'h0 : 1 ~^ 1;
  uwire id_17;
  wire  id_18;
  wire  id_19 = ~id_17;
  wire  id_20;
  wire  id_21;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input wor id_2,
    output tri id_3,
    output wand id_4,
    input tri0 id_5,
    output wand id_6,
    output wire id_7,
    output wor id_8,
    output uwire id_9,
    input tri id_10,
    inout supply1 id_11,
    output tri1 id_12,
    output supply1 id_13,
    input wand id_14,
    output wor id_15,
    input tri1 id_16
    , id_25,
    output wor id_17,
    output wand id_18,
    input tri1 id_19,
    input wand id_20,
    input tri0 id_21,
    input supply0 id_22,
    input tri0 id_23
);
  id_26(
      .id_0(""), .id_1(id_20), .id_2(1 - 1), .id_3(id_0)
  ); module_0(
      id_2, id_6, id_4, id_9, id_8, id_18, id_11, id_16, id_23, id_9, id_18, id_18, id_19
  );
endmodule
