============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Wed Nov  8 13:14:39 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP_test.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
RUN-1001 : Project manager successfully analyzed 15 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.129835s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (38.7%)

RUN-1004 : used memory is 231 MB, reserved memory is 204 MB, peak memory is 234 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP_test
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database on model TOP_test.
RUN-1001 : There are total 3797 instances
RUN-0007 : 1225 luts, 1512 seqs, 657 mslices, 362 lslices, 15 pads, 11 brams, 10 dsps
RUN-1001 : There are total 5360 nets
RUN-1001 : 3967 nets have 2 pins
RUN-1001 : 1107 nets have [3 - 5] pins
RUN-1001 : 111 nets have [6 - 10] pins
RUN-1001 : 121 nets have [11 - 20] pins
RUN-1001 : 46 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     28      
RUN-1001 :   No   |  No   |  Yes  |     392     
RUN-1001 :   No   |  Yes  |  No   |      9      
RUN-1001 :   Yes  |  No   |  No   |     65      
RUN-1001 :   Yes  |  No   |  Yes  |    1018     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |  27   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 30
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3795 instances, 1225 luts, 1512 seqs, 1019 slices, 130 macros(1019 instances: 657 mslices 362 lslices)
PHY-0007 : Cell area utilization is 56%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 758524
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 56%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 482551, overlap = 93.8438
PHY-3002 : Step(2): len = 446709, overlap = 110.125
PHY-3002 : Step(3): len = 269446, overlap = 140.094
PHY-3002 : Step(4): len = 244778, overlap = 146.938
PHY-3002 : Step(5): len = 208742, overlap = 156.938
PHY-3002 : Step(6): len = 183454, overlap = 170.25
PHY-3002 : Step(7): len = 165005, overlap = 191.156
PHY-3002 : Step(8): len = 138952, overlap = 213.531
PHY-3002 : Step(9): len = 124414, overlap = 235.562
PHY-3002 : Step(10): len = 111812, overlap = 249.969
PHY-3002 : Step(11): len = 104781, overlap = 256.031
PHY-3002 : Step(12): len = 95172, overlap = 274.844
PHY-3002 : Step(13): len = 90287.1, overlap = 267.375
PHY-3002 : Step(14): len = 85782.6, overlap = 283.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.09172e-06
PHY-3002 : Step(15): len = 89167.5, overlap = 272.25
PHY-3002 : Step(16): len = 90268.2, overlap = 266.281
PHY-3002 : Step(17): len = 85628.6, overlap = 254.281
PHY-3002 : Step(18): len = 86810.1, overlap = 244.969
PHY-3002 : Step(19): len = 95470.3, overlap = 212.344
PHY-3002 : Step(20): len = 100789, overlap = 184.844
PHY-3002 : Step(21): len = 98096.5, overlap = 171.656
PHY-3002 : Step(22): len = 95739.9, overlap = 173.75
PHY-3002 : Step(23): len = 95367, overlap = 179.281
PHY-3002 : Step(24): len = 93548.5, overlap = 183.969
PHY-3002 : Step(25): len = 91551.5, overlap = 166.062
PHY-3002 : Step(26): len = 88401.5, overlap = 156.438
PHY-3002 : Step(27): len = 87390.4, overlap = 148.844
PHY-3002 : Step(28): len = 87521, overlap = 148
PHY-3002 : Step(29): len = 86161.9, overlap = 137.5
PHY-3002 : Step(30): len = 84900.8, overlap = 143.531
PHY-3002 : Step(31): len = 83402.5, overlap = 145.062
PHY-3002 : Step(32): len = 82867.9, overlap = 148.625
PHY-3002 : Step(33): len = 82146.6, overlap = 153.938
PHY-3002 : Step(34): len = 81040.4, overlap = 153
PHY-3002 : Step(35): len = 80919.1, overlap = 145.688
PHY-3002 : Step(36): len = 79935, overlap = 140.5
PHY-3002 : Step(37): len = 79280.3, overlap = 145.531
PHY-3002 : Step(38): len = 78423.3, overlap = 136.656
PHY-3002 : Step(39): len = 78267.6, overlap = 133.625
PHY-3002 : Step(40): len = 78591.7, overlap = 136.906
PHY-3002 : Step(41): len = 77605.2, overlap = 147.094
PHY-3002 : Step(42): len = 77455.3, overlap = 149.219
PHY-3002 : Step(43): len = 76356.1, overlap = 143.094
PHY-3002 : Step(44): len = 75992, overlap = 144.281
PHY-3002 : Step(45): len = 75881.9, overlap = 145.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.61834e-05
PHY-3002 : Step(46): len = 77068.7, overlap = 147.875
PHY-3002 : Step(47): len = 77333.7, overlap = 153.781
PHY-3002 : Step(48): len = 77531, overlap = 154.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.23669e-05
PHY-3002 : Step(49): len = 78114.3, overlap = 146.531
PHY-3002 : Step(50): len = 78164.1, overlap = 146.031
PHY-3002 : Step(51): len = 79657.4, overlap = 148.469
PHY-3002 : Step(52): len = 79853.5, overlap = 148.5
PHY-3002 : Step(53): len = 81673.6, overlap = 149.031
PHY-3002 : Step(54): len = 82423.4, overlap = 138.969
PHY-3002 : Step(55): len = 85396.6, overlap = 138.281
PHY-3002 : Step(56): len = 88534.4, overlap = 134.156
PHY-3002 : Step(57): len = 90518.5, overlap = 110.312
PHY-3002 : Step(58): len = 91266, overlap = 101.969
PHY-3002 : Step(59): len = 91873.3, overlap = 104.188
PHY-3002 : Step(60): len = 92481.2, overlap = 101.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.47338e-05
PHY-3002 : Step(61): len = 92729.9, overlap = 102.312
PHY-3002 : Step(62): len = 92787.9, overlap = 102.5
PHY-3002 : Step(63): len = 93027.4, overlap = 100.906
PHY-3002 : Step(64): len = 93064.4, overlap = 101.875
PHY-3002 : Step(65): len = 93522, overlap = 97.0938
PHY-3002 : Step(66): len = 93571.4, overlap = 96.8438
PHY-3002 : Step(67): len = 93258.1, overlap = 98.125
PHY-3002 : Step(68): len = 93269.3, overlap = 98.0938
PHY-3002 : Step(69): len = 94435.3, overlap = 94.5312
PHY-3002 : Step(70): len = 94711.1, overlap = 94.4062
PHY-3002 : Step(71): len = 95653.5, overlap = 91.9375
PHY-3002 : Step(72): len = 96086.8, overlap = 86.1562
PHY-3002 : Step(73): len = 97162.5, overlap = 80.2188
PHY-3002 : Step(74): len = 98139.4, overlap = 81.1875
PHY-3002 : Step(75): len = 98370.2, overlap = 76.2188
PHY-3002 : Step(76): len = 98347.7, overlap = 69.75
PHY-3002 : Step(77): len = 99043, overlap = 73.75
PHY-3002 : Step(78): len = 99178.6, overlap = 68.9688
PHY-3002 : Step(79): len = 98636.3, overlap = 68.9062
PHY-3002 : Step(80): len = 98158.2, overlap = 70.4375
PHY-3002 : Step(81): len = 97933.1, overlap = 72.9688
PHY-3002 : Step(82): len = 97881.1, overlap = 68.0625
PHY-3002 : Step(83): len = 97435.5, overlap = 68
PHY-3002 : Step(84): len = 97366.6, overlap = 69.2188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000129468
PHY-3002 : Step(85): len = 98592.8, overlap = 71.2188
PHY-3002 : Step(86): len = 98889.7, overlap = 71
PHY-3002 : Step(87): len = 99660.8, overlap = 68.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013911s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 62%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/5360.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 131984, over cnt = 607(5%), over = 3071, worst = 36
PHY-1001 : End global iterations;  0.291685s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (26.8%)

PHY-1001 : Congestion index: top1 = 89.86, top5 = 65.37, top10 = 53.78, top15 = 47.21.
PHY-3001 : End congestion estimation;  0.351659s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (26.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.45043e-06
PHY-3002 : Step(88): len = 109881, overlap = 99.6875
PHY-3002 : Step(89): len = 109305, overlap = 102.312
PHY-3002 : Step(90): len = 102471, overlap = 122.188
PHY-3002 : Step(91): len = 102768, overlap = 124.125
PHY-3002 : Step(92): len = 97590, overlap = 135.812
PHY-3002 : Step(93): len = 98566.6, overlap = 139.844
PHY-3002 : Step(94): len = 93321.6, overlap = 147.25
PHY-3002 : Step(95): len = 93165.8, overlap = 152.344
PHY-3002 : Step(96): len = 91513.9, overlap = 146.188
PHY-3002 : Step(97): len = 89626.8, overlap = 166.906
PHY-3002 : Step(98): len = 89064.7, overlap = 176.25
PHY-3002 : Step(99): len = 85806.2, overlap = 194.5
PHY-3002 : Step(100): len = 85507, overlap = 191.25
PHY-3002 : Step(101): len = 85952.4, overlap = 195.594
PHY-3002 : Step(102): len = 83875.9, overlap = 177.5
PHY-3002 : Step(103): len = 83284.6, overlap = 175.25
PHY-3002 : Step(104): len = 83525.3, overlap = 173.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.09009e-05
PHY-3002 : Step(105): len = 83861.7, overlap = 151.281
PHY-3002 : Step(106): len = 83861.7, overlap = 151.281
PHY-3002 : Step(107): len = 83579.2, overlap = 150.688
PHY-3002 : Step(108): len = 83579.2, overlap = 150.688
PHY-3002 : Step(109): len = 83761.9, overlap = 156.688
PHY-3002 : Step(110): len = 84003, overlap = 156.875
PHY-3002 : Step(111): len = 86890.1, overlap = 123.906
PHY-3002 : Step(112): len = 87586.9, overlap = 124.125
PHY-3002 : Step(113): len = 86280, overlap = 127.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.18017e-05
PHY-3002 : Step(114): len = 90714.7, overlap = 99.5938
PHY-3002 : Step(115): len = 91958.6, overlap = 93.75
PHY-3002 : Step(116): len = 95777.1, overlap = 92.6562
PHY-3002 : Step(117): len = 96806.7, overlap = 89.5
PHY-3002 : Step(118): len = 95312.9, overlap = 89.4062
PHY-3002 : Step(119): len = 95344.9, overlap = 84.0312
PHY-3002 : Step(120): len = 94898.4, overlap = 78.5625
PHY-3002 : Step(121): len = 93744.8, overlap = 69.375
PHY-3002 : Step(122): len = 93223.8, overlap = 75.0938
PHY-3002 : Step(123): len = 91883.2, overlap = 72.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.36035e-05
PHY-3002 : Step(124): len = 94174.5, overlap = 69.4062
PHY-3002 : Step(125): len = 95835.6, overlap = 66.6562
PHY-3002 : Step(126): len = 97650.3, overlap = 66.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.72069e-05
PHY-3002 : Step(127): len = 102943, overlap = 59.0938
PHY-3002 : Step(128): len = 107378, overlap = 45.8125
PHY-3002 : Step(129): len = 108256, overlap = 49.9062
PHY-3002 : Step(130): len = 108276, overlap = 55.9688
PHY-3002 : Step(131): len = 108553, overlap = 51.2188
PHY-3002 : Step(132): len = 108530, overlap = 49.5625
PHY-3002 : Step(133): len = 109286, overlap = 44.1875
PHY-3002 : Step(134): len = 109504, overlap = 39.7812
PHY-3002 : Step(135): len = 108073, overlap = 41.25
PHY-3002 : Step(136): len = 107226, overlap = 39.2188
PHY-3002 : Step(137): len = 107074, overlap = 39.6875
PHY-3002 : Step(138): len = 106949, overlap = 41.1875
PHY-3002 : Step(139): len = 107070, overlap = 32.7812
PHY-3002 : Step(140): len = 106998, overlap = 25.4688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000174414
PHY-3002 : Step(141): len = 109140, overlap = 23.5938
PHY-3002 : Step(142): len = 110078, overlap = 23.1875
PHY-3002 : Step(143): len = 110606, overlap = 20.9375
PHY-3002 : Step(144): len = 109952, overlap = 20
PHY-3002 : Step(145): len = 109848, overlap = 18.9688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000335427
PHY-3002 : Step(146): len = 111296, overlap = 17.7812
PHY-3002 : Step(147): len = 113342, overlap = 18.7812
PHY-3002 : Step(148): len = 116255, overlap = 18.3438
PHY-3002 : Step(149): len = 118060, overlap = 19
PHY-3002 : Step(150): len = 117482, overlap = 19.6562
PHY-3002 : Step(151): len = 116276, overlap = 19.4688
PHY-3002 : Step(152): len = 115421, overlap = 18.875
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 62%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 134/5360.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 127096, over cnt = 618(5%), over = 2889, worst = 40
PHY-1001 : End global iterations;  0.280447s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (33.4%)

PHY-1001 : Congestion index: top1 = 67.29, top5 = 52.07, top10 = 44.66, top15 = 40.18.
PHY-3001 : End congestion estimation;  0.337166s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (37.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.81307e-05
PHY-3002 : Step(153): len = 115829, overlap = 170.812
PHY-3002 : Step(154): len = 116810, overlap = 162.406
PHY-3002 : Step(155): len = 112496, overlap = 167.094
PHY-3002 : Step(156): len = 112003, overlap = 170.656
PHY-3002 : Step(157): len = 110702, overlap = 180.188
PHY-3002 : Step(158): len = 108914, overlap = 160.281
PHY-3002 : Step(159): len = 106820, overlap = 165.25
PHY-3002 : Step(160): len = 105607, overlap = 158.281
PHY-3002 : Step(161): len = 104916, overlap = 168.781
PHY-3002 : Step(162): len = 104465, overlap = 157.094
PHY-3002 : Step(163): len = 103415, overlap = 156.156
PHY-3002 : Step(164): len = 102556, overlap = 151.188
PHY-3002 : Step(165): len = 102372, overlap = 163.906
PHY-3002 : Step(166): len = 101225, overlap = 191.531
PHY-3002 : Step(167): len = 100977, overlap = 189.062
PHY-3002 : Step(168): len = 100141, overlap = 190.719
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.62613e-05
PHY-3002 : Step(169): len = 101809, overlap = 172.125
PHY-3002 : Step(170): len = 102392, overlap = 172.188
PHY-3002 : Step(171): len = 103915, overlap = 167.188
PHY-3002 : Step(172): len = 104592, overlap = 161.969
PHY-3002 : Step(173): len = 105178, overlap = 153.188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000192523
PHY-3002 : Step(174): len = 106130, overlap = 151.125
PHY-3002 : Step(175): len = 107131, overlap = 140.281
PHY-3002 : Step(176): len = 109024, overlap = 131
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000313657
PHY-3002 : Step(177): len = 109535, overlap = 125.688
PHY-3002 : Step(178): len = 110131, overlap = 126.656
PHY-3002 : Step(179): len = 110897, overlap = 125.781
PHY-3002 : Step(180): len = 112279, overlap = 122.156
PHY-3002 : Step(181): len = 113294, overlap = 120.406
PHY-3002 : Step(182): len = 114220, overlap = 118.188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000599003
PHY-3002 : Step(183): len = 114711, overlap = 114.594
PHY-3002 : Step(184): len = 115420, overlap = 114.906
PHY-3002 : Step(185): len = 115751, overlap = 116.188
PHY-3002 : Step(186): len = 116007, overlap = 113.5
PHY-3002 : Step(187): len = 116317, overlap = 102.875
PHY-3002 : Step(188): len = 117214, overlap = 101.875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 101.88 peak overflow 1.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 220/5360.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 135344, over cnt = 701(6%), over = 2601, worst = 19
PHY-1001 : End global iterations;  0.327257s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (28.6%)

PHY-1001 : Congestion index: top1 = 59.58, top5 = 47.69, top10 = 41.68, top15 = 38.34.
PHY-1001 : End incremental global routing;  0.381693s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (28.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP_test.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 19611, tnet num: 5358, tinst num: 3795, tnode num: 25302, tedge num: 34639.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.437844s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (67.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.898794s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (52.2%)

OPT-1001 : Current memory(MB): used = 307, reserve = 281, peak = 307.
OPT-1001 : End physical optimization;  0.935061s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (51.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1225 LUT to BLE ...
SYN-4008 : Packed 1225 LUT and 676 SEQ to BLE.
SYN-4003 : Packing 836 remaining SEQ's ...
SYN-4005 : Packed 277 SEQ with LUT/SLICE
SYN-4006 : 402 single LUT's are left
SYN-4006 : 559 single SEQ's are left
SYN-4011 : Packing model "TOP_test" (AL_USER_NORMAL) with 1784/2844 primitive instances ...
PHY-3001 : End packing;  0.173777s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (80.9%)

PHY-1001 : Populate physical database on model TOP_test.
RUN-1001 : There are total 2003 instances
RUN-1001 : 981 mslices, 981 lslices, 15 pads, 11 brams, 10 dsps
RUN-1001 : There are total 4769 nets
RUN-1001 : 3435 nets have 2 pins
RUN-1001 : 1050 nets have [3 - 5] pins
RUN-1001 : 117 nets have [6 - 10] pins
RUN-1001 : 117 nets have [11 - 20] pins
RUN-1001 : 44 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 2001 instances, 1962 slices, 130 macros(1019 instances: 657 mslices 362 lslices)
PHY-3001 : Cell area utilization is 73%
PHY-3001 : After packing: Len = 119329, Over = 145.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 73%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2902/4769.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 138800, over cnt = 564(5%), over = 1686, worst = 15
PHY-1002 : len = 147600, over cnt = 310(2%), over = 613, worst = 15
PHY-1002 : len = 152872, over cnt = 75(0%), over = 114, worst = 4
PHY-1002 : len = 154280, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 154824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.439488s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (17.8%)

PHY-1001 : Congestion index: top1 = 50.14, top5 = 42.24, top10 = 37.82, top15 = 35.20.
PHY-3001 : End congestion estimation;  0.504412s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (18.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.92867e-05
PHY-3002 : Step(189): len = 106289, overlap = 157.75
PHY-3002 : Step(190): len = 104428, overlap = 160
PHY-3002 : Step(191): len = 102677, overlap = 167.5
PHY-3002 : Step(192): len = 102341, overlap = 173.75
PHY-3002 : Step(193): len = 101495, overlap = 177.5
PHY-3002 : Step(194): len = 101241, overlap = 177.75
PHY-3002 : Step(195): len = 99625.2, overlap = 178.5
PHY-3002 : Step(196): len = 99389.5, overlap = 179
PHY-3002 : Step(197): len = 99163, overlap = 174.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.85733e-05
PHY-3002 : Step(198): len = 102705, overlap = 162.75
PHY-3002 : Step(199): len = 104748, overlap = 155.5
PHY-3002 : Step(200): len = 105974, overlap = 148.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.71467e-05
PHY-3002 : Step(201): len = 108285, overlap = 137.25
PHY-3002 : Step(202): len = 109370, overlap = 135.75
PHY-3002 : Step(203): len = 111624, overlap = 130.75
PHY-3002 : Step(204): len = 111649, overlap = 130.75
PHY-3002 : Step(205): len = 111670, overlap = 129
PHY-3002 : Step(206): len = 111304, overlap = 133
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000141643
PHY-3002 : Step(207): len = 114312, overlap = 135.75
PHY-3002 : Step(208): len = 116245, overlap = 126.75
PHY-3002 : Step(209): len = 117589, overlap = 122.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000283285
PHY-3002 : Step(210): len = 117785, overlap = 122
PHY-3002 : Step(211): len = 119086, overlap = 111
PHY-3002 : Step(212): len = 123301, overlap = 105.25
PHY-3002 : Step(213): len = 125354, overlap = 100.5
PHY-3002 : Step(214): len = 126178, overlap = 100.75
PHY-3002 : Step(215): len = 126295, overlap = 99
PHY-3002 : Step(216): len = 125579, overlap = 99.75
PHY-3002 : Step(217): len = 125214, overlap = 101
PHY-3002 : Step(218): len = 125089, overlap = 100.25
PHY-3002 : Step(219): len = 125313, overlap = 99.75
PHY-3002 : Step(220): len = 125668, overlap = 99.5
PHY-3002 : Step(221): len = 125834, overlap = 97.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000521422
PHY-3002 : Step(222): len = 126647, overlap = 98.5
PHY-3002 : Step(223): len = 127641, overlap = 98
PHY-3002 : Step(224): len = 128943, overlap = 95.25
PHY-3002 : Step(225): len = 130654, overlap = 97.5
PHY-3002 : Step(226): len = 131008, overlap = 97.25
PHY-3002 : Step(227): len = 131033, overlap = 105
PHY-3002 : Step(228): len = 131092, overlap = 104.75
PHY-3002 : Step(229): len = 131526, overlap = 102.25
PHY-3002 : Step(230): len = 131969, overlap = 103
PHY-3002 : Step(231): len = 132348, overlap = 99.75
PHY-3002 : Step(232): len = 132666, overlap = 95.5
PHY-3002 : Step(233): len = 132890, overlap = 91.5
PHY-3002 : Step(234): len = 132857, overlap = 91.25
PHY-3002 : Step(235): len = 132702, overlap = 87.75
PHY-3002 : Step(236): len = 132626, overlap = 88
PHY-3002 : Step(237): len = 132591, overlap = 88
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.539354s wall, 0.125000s user + 0.093750s system = 0.218750s CPU (40.6%)

PHY-3001 : Trial Legalized: Len = 140834
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 71%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 316/4769.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 167216, over cnt = 514(4%), over = 910, worst = 9
PHY-1002 : len = 172040, over cnt = 244(2%), over = 338, worst = 4
PHY-1002 : len = 175024, over cnt = 79(0%), over = 100, worst = 4
PHY-1002 : len = 176640, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 177104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.625379s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (42.5%)

PHY-1001 : Congestion index: top1 = 47.85, top5 = 41.17, top10 = 38.08, top15 = 36.13.
PHY-3001 : End congestion estimation;  0.699107s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (40.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.59363e-05
PHY-3002 : Step(238): len = 131070, overlap = 54.5
PHY-3002 : Step(239): len = 127773, overlap = 74.25
PHY-3002 : Step(240): len = 126917, overlap = 76.5
PHY-3002 : Step(241): len = 126918, overlap = 72.75
PHY-3002 : Step(242): len = 127106, overlap = 67.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000131873
PHY-3002 : Step(243): len = 128358, overlap = 62
PHY-3002 : Step(244): len = 128982, overlap = 61.75
PHY-3002 : Step(245): len = 129489, overlap = 61.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000263745
PHY-3002 : Step(246): len = 130816, overlap = 56.75
PHY-3002 : Step(247): len = 131583, overlap = 55.25
PHY-3002 : Step(248): len = 132325, overlap = 55.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005282s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 134161, Over = 0
PHY-3001 : End spreading;  0.010596s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 134161, Over = 0
RUN-1003 : finish command "place" in  11.479265s wall, 3.843750s user + 0.875000s system = 4.718750s CPU (41.1%)

RUN-1004 : used memory is 289 MB, reserved memory is 262 MB, peak memory is 308 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.053028s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (72.7%)

RUN-1004 : used memory is 278 MB, reserved memory is 251 MB, peak memory is 364 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 2003 instances
RUN-1001 : 981 mslices, 981 lslices, 15 pads, 11 brams, 10 dsps
RUN-1001 : There are total 4769 nets
RUN-1001 : 3435 nets have 2 pins
RUN-1001 : 1050 nets have [3 - 5] pins
RUN-1001 : 117 nets have [6 - 10] pins
RUN-1001 : 117 nets have [11 - 20] pins
RUN-1001 : 44 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP_test.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 16566, tnet num: 4767, tinst num: 2001, tnode num: 20431, tedge num: 30702.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 981 mslices, 981 lslices, 15 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4767 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1734 clock pins, and constraint 3863 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 156888, over cnt = 545(4%), over = 1006, worst = 8
PHY-1002 : len = 162592, over cnt = 288(2%), over = 388, worst = 5
PHY-1002 : len = 167240, over cnt = 31(0%), over = 41, worst = 4
PHY-1002 : len = 167792, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 168320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.644574s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (31.5%)

PHY-1001 : Congestion index: top1 = 46.04, top5 = 39.85, top10 = 36.75, top15 = 34.67.
PHY-1001 : End global routing;  0.719956s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (28.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 355, reserve = 330, peak = 364.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : net u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 439, reserve = 415, peak = 439.
PHY-1001 : End build detailed router design. 1.827575s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (41.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 32224, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.138572s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (33.8%)

PHY-1001 : Current memory(MB): used = 450, reserve = 427, peak = 450.
PHY-1001 : End phase 1; 0.140522s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (33.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 80% nets.
PHY-1022 : len = 410168, over cnt = 185(0%), over = 186, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 451, reserve = 428, peak = 452.
PHY-1001 : End initial routed; 2.992130s wall, 1.578125s user + 0.062500s system = 1.640625s CPU (54.8%)

PHY-1001 : Current memory(MB): used = 451, reserve = 428, peak = 452.
PHY-1001 : End phase 2; 2.992182s wall, 1.578125s user + 0.062500s system = 1.640625s CPU (54.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 407680, over cnt = 53(0%), over = 53, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.174946s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (26.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 407952, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.057909s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (27.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 408064, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.040705s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (38.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 28 feed throughs used by 25 nets
PHY-1001 : End commit to database; 0.604032s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (54.3%)

PHY-1001 : Current memory(MB): used = 478, reserve = 455, peak = 478.
PHY-1001 : End phase 3; 0.936258s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (45.1%)

PHY-1003 : Routed, final wirelength = 408064
PHY-1001 : Current memory(MB): used = 479, reserve = 456, peak = 479.
PHY-1001 : End export database. 0.012704s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (123.0%)

PHY-1001 : End detail routing;  6.037773s wall, 2.828125s user + 0.078125s system = 2.906250s CPU (48.1%)

RUN-1003 : finish command "route" in  7.447044s wall, 3.265625s user + 0.109375s system = 3.375000s CPU (45.3%)

RUN-1004 : used memory is 408 MB, reserved memory is 388 MB, peak memory is 479 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: TOP_test Device: SF1S60CG121I***

IO Statistics
#IO                        15
  #input                    6
  #output                   8
  #inout                    1

Utilization Statistics
#lut                     3275   out of   5824   56.23%
#reg                     1524   out of   5824   26.17%
#le                      3834
  #lut only              2310   out of   3834   60.25%
  #reg only               559   out of   3834   14.58%
  #lut&reg                965   out of   3834   25.17%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    0
  #mcu                      0   out of      1    0.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       15   out of     55   27.27%
  #ireg                     1
  #oreg                     9
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                             Type               DriverType         Driver                  Fanout
#1        u_foc_controller/u_adc_ad7928/clk    GCLK               pll                u_pll/pll_inst.clkc1    867
#2        I_clk_25m_dup_1                      GeneralRouting     io                 I_clk_25m_syn_2.di      1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        OREG     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------+
|Instance                |Module            |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------+
|top                     |TOP_test          |3834   |2256    |1019    |1535    |11      |10      |
|  u_foc_controller      |foc_controller    |3798   |2237    |1012    |1500    |11      |10      |
|    u_adc_ad7928        |adc_ad7928        |135    |75      |28      |71      |0       |0       |
|    u_as5600_encoder    |as5600_encoder    |434    |254     |178     |69      |0       |0       |
|      u_as5600_read     |i2c_register_read |252    |163     |87      |47      |0       |0       |
|    u_foc_top           |foc_top           |2688   |1715    |730     |996     |11      |10      |
|      u_adc_sn_ctrl     |hold_detect       |15     |11      |4       |8       |0       |0       |
|      u_cartesian2polar |cartesian2polar   |562    |460     |101     |207     |8       |0       |
|      u_clark_tr        |clark_tr          |154    |63      |44      |82      |0       |0       |
|      u_id_pi           |pi_controller     |576    |322     |207     |173     |0       |3       |
|      u_iq_pi           |pi_controller     |568    |308     |207     |170     |0       |3       |
|      u_park_tr         |park_tr           |217    |153     |44      |94      |2       |4       |
|        u_sincos        |sincos            |153    |127     |26      |64      |2       |0       |
|      u_svpwm           |svpwm             |469    |333     |98      |181     |1       |0       |
|    u_hall_encoder      |hall_encoder      |541    |193     |76      |364     |0       |0       |
|  u_pll                 |pll               |0      |0       |0       |0       |0       |0       |
+------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3418  
    #2          2       535   
    #3          3       454   
    #4          4        61   
    #5        5-10      141   
    #6        11-50     131   
    #7       51-100      6    
    #8       101-500     3    
  Average     2.30            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.233617s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (97.5%)

RUN-1004 : used memory is 412 MB, reserved memory is 392 MB, peak memory is 489 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 6b861322dd0de563203fbe03c30b788e711c277bbb67479877cd6350b45f30ee -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 2001
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 4769, pip num: 36049
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 28
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1077 valid insts, and 111119 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110001010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  3.266602s wall, 22.218750s user + 0.125000s system = 22.343750s CPU (684.0%)

RUN-1004 : used memory is 419 MB, reserved memory is 399 MB, peak memory is 595 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231108_131439.log"
