{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 18 23:57:23 2025 " "Info: Processing started: Tue Nov 18 23:57:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 3_ProgramCounter -c pc_rv32i " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 3_ProgramCounter -c pc_rv32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/academic/itb/semester_5/el3011 arsitektur_komputer/praktikum/hasil akhir praktikum/el3011_2_20251120_13223095/0_prelab/tugas_pendahuluan/3_programcounter/pc_rv32i.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /academic/itb/semester_5/el3011 arsitektur_komputer/praktikum/hasil akhir praktikum/el3011_2_20251120_13223095/0_prelab/tugas_pendahuluan/3_programcounter/pc_rv32i.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_rv32i " "Info: Found entity 1: pc_rv32i" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pc_rv32i " "Info: Elaborating entity \"pc_rv32i\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[0\]~reg0 PCout\[0\]~reg0_emulated PCout\[0\]~reg0latch " "Warning (13310): Register \"PCout\[0\]~reg0\" is converted into an equivalent circuit using register \"PCout\[0\]~reg0_emulated\" and latch \"PCout\[0\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[1\]~reg0 PCout\[1\]~reg0_emulated PCout\[1\]~reg0latch " "Warning (13310): Register \"PCout\[1\]~reg0\" is converted into an equivalent circuit using register \"PCout\[1\]~reg0_emulated\" and latch \"PCout\[1\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[2\]~reg0 PCout\[2\]~reg0_emulated PCout\[2\]~reg0latch " "Warning (13310): Register \"PCout\[2\]~reg0\" is converted into an equivalent circuit using register \"PCout\[2\]~reg0_emulated\" and latch \"PCout\[2\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[3\]~reg0 PCout\[3\]~reg0_emulated PCout\[3\]~reg0latch " "Warning (13310): Register \"PCout\[3\]~reg0\" is converted into an equivalent circuit using register \"PCout\[3\]~reg0_emulated\" and latch \"PCout\[3\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[4\]~reg0 PCout\[4\]~reg0_emulated PCout\[4\]~reg0latch " "Warning (13310): Register \"PCout\[4\]~reg0\" is converted into an equivalent circuit using register \"PCout\[4\]~reg0_emulated\" and latch \"PCout\[4\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[5\]~reg0 PCout\[5\]~reg0_emulated PCout\[5\]~reg0latch " "Warning (13310): Register \"PCout\[5\]~reg0\" is converted into an equivalent circuit using register \"PCout\[5\]~reg0_emulated\" and latch \"PCout\[5\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[6\]~reg0 PCout\[6\]~reg0_emulated PCout\[6\]~reg0latch " "Warning (13310): Register \"PCout\[6\]~reg0\" is converted into an equivalent circuit using register \"PCout\[6\]~reg0_emulated\" and latch \"PCout\[6\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[7\]~reg0 PCout\[7\]~reg0_emulated PCout\[7\]~reg0latch " "Warning (13310): Register \"PCout\[7\]~reg0\" is converted into an equivalent circuit using register \"PCout\[7\]~reg0_emulated\" and latch \"PCout\[7\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[8\]~reg0 PCout\[8\]~reg0_emulated PCout\[8\]~reg0latch " "Warning (13310): Register \"PCout\[8\]~reg0\" is converted into an equivalent circuit using register \"PCout\[8\]~reg0_emulated\" and latch \"PCout\[8\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[9\]~reg0 PCout\[9\]~reg0_emulated PCout\[9\]~reg0latch " "Warning (13310): Register \"PCout\[9\]~reg0\" is converted into an equivalent circuit using register \"PCout\[9\]~reg0_emulated\" and latch \"PCout\[9\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[10\]~reg0 PCout\[10\]~reg0_emulated PCout\[10\]~reg0latch " "Warning (13310): Register \"PCout\[10\]~reg0\" is converted into an equivalent circuit using register \"PCout\[10\]~reg0_emulated\" and latch \"PCout\[10\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[11\]~reg0 PCout\[11\]~reg0_emulated PCout\[11\]~reg0latch " "Warning (13310): Register \"PCout\[11\]~reg0\" is converted into an equivalent circuit using register \"PCout\[11\]~reg0_emulated\" and latch \"PCout\[11\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[12\]~reg0 PCout\[12\]~reg0_emulated PCout\[12\]~reg0latch " "Warning (13310): Register \"PCout\[12\]~reg0\" is converted into an equivalent circuit using register \"PCout\[12\]~reg0_emulated\" and latch \"PCout\[12\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[13\]~reg0 PCout\[13\]~reg0_emulated PCout\[13\]~reg0latch " "Warning (13310): Register \"PCout\[13\]~reg0\" is converted into an equivalent circuit using register \"PCout\[13\]~reg0_emulated\" and latch \"PCout\[13\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[14\]~reg0 PCout\[14\]~reg0_emulated PCout\[14\]~reg0latch " "Warning (13310): Register \"PCout\[14\]~reg0\" is converted into an equivalent circuit using register \"PCout\[14\]~reg0_emulated\" and latch \"PCout\[14\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[15\]~reg0 PCout\[15\]~reg0_emulated PCout\[15\]~reg0latch " "Warning (13310): Register \"PCout\[15\]~reg0\" is converted into an equivalent circuit using register \"PCout\[15\]~reg0_emulated\" and latch \"PCout\[15\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[16\]~reg0 PCout\[16\]~reg0_emulated PCout\[16\]~reg0latch " "Warning (13310): Register \"PCout\[16\]~reg0\" is converted into an equivalent circuit using register \"PCout\[16\]~reg0_emulated\" and latch \"PCout\[16\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[17\]~reg0 PCout\[17\]~reg0_emulated PCout\[17\]~reg0latch " "Warning (13310): Register \"PCout\[17\]~reg0\" is converted into an equivalent circuit using register \"PCout\[17\]~reg0_emulated\" and latch \"PCout\[17\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[18\]~reg0 PCout\[18\]~reg0_emulated PCout\[18\]~reg0latch " "Warning (13310): Register \"PCout\[18\]~reg0\" is converted into an equivalent circuit using register \"PCout\[18\]~reg0_emulated\" and latch \"PCout\[18\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[19\]~reg0 PCout\[19\]~reg0_emulated PCout\[19\]~reg0latch " "Warning (13310): Register \"PCout\[19\]~reg0\" is converted into an equivalent circuit using register \"PCout\[19\]~reg0_emulated\" and latch \"PCout\[19\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[20\]~reg0 PCout\[20\]~reg0_emulated PCout\[20\]~reg0latch " "Warning (13310): Register \"PCout\[20\]~reg0\" is converted into an equivalent circuit using register \"PCout\[20\]~reg0_emulated\" and latch \"PCout\[20\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[21\]~reg0 PCout\[21\]~reg0_emulated PCout\[21\]~reg0latch " "Warning (13310): Register \"PCout\[21\]~reg0\" is converted into an equivalent circuit using register \"PCout\[21\]~reg0_emulated\" and latch \"PCout\[21\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[22\]~reg0 PCout\[22\]~reg0_emulated PCout\[22\]~reg0latch " "Warning (13310): Register \"PCout\[22\]~reg0\" is converted into an equivalent circuit using register \"PCout\[22\]~reg0_emulated\" and latch \"PCout\[22\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[23\]~reg0 PCout\[23\]~reg0_emulated PCout\[23\]~reg0latch " "Warning (13310): Register \"PCout\[23\]~reg0\" is converted into an equivalent circuit using register \"PCout\[23\]~reg0_emulated\" and latch \"PCout\[23\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[24\]~reg0 PCout\[24\]~reg0_emulated PCout\[24\]~reg0latch " "Warning (13310): Register \"PCout\[24\]~reg0\" is converted into an equivalent circuit using register \"PCout\[24\]~reg0_emulated\" and latch \"PCout\[24\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[25\]~reg0 PCout\[25\]~reg0_emulated PCout\[25\]~reg0latch " "Warning (13310): Register \"PCout\[25\]~reg0\" is converted into an equivalent circuit using register \"PCout\[25\]~reg0_emulated\" and latch \"PCout\[25\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[26\]~reg0 PCout\[26\]~reg0_emulated PCout\[26\]~reg0latch " "Warning (13310): Register \"PCout\[26\]~reg0\" is converted into an equivalent circuit using register \"PCout\[26\]~reg0_emulated\" and latch \"PCout\[26\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[27\]~reg0 PCout\[27\]~reg0_emulated PCout\[27\]~reg0latch " "Warning (13310): Register \"PCout\[27\]~reg0\" is converted into an equivalent circuit using register \"PCout\[27\]~reg0_emulated\" and latch \"PCout\[27\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[28\]~reg0 PCout\[28\]~reg0_emulated PCout\[28\]~reg0latch " "Warning (13310): Register \"PCout\[28\]~reg0\" is converted into an equivalent circuit using register \"PCout\[28\]~reg0_emulated\" and latch \"PCout\[28\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[29\]~reg0 PCout\[29\]~reg0_emulated PCout\[29\]~reg0latch " "Warning (13310): Register \"PCout\[29\]~reg0\" is converted into an equivalent circuit using register \"PCout\[29\]~reg0_emulated\" and latch \"PCout\[29\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[30\]~reg0 PCout\[30\]~reg0_emulated PCout\[30\]~reg0latch " "Warning (13310): Register \"PCout\[30\]~reg0\" is converted into an equivalent circuit using register \"PCout\[30\]~reg0_emulated\" and latch \"PCout\[30\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "PCout\[31\]~reg0 PCout\[31\]~reg0_emulated PCout\[31\]~reg0latch " "Warning (13310): Register \"PCout\[31\]~reg0\" is converted into an equivalent circuit using register \"PCout\[31\]~reg0_emulated\" and latch \"PCout\[31\]~reg0latch\"" {  } { { "../3_ProgramCounter/pc_rv32i.v" "" { Text "D:/Academic/ITB/Semester_5/EL3011 Arsitektur_Komputer/Praktikum/Hasil Akhir Praktikum/EL3011_2_20251120_13223095/0_Prelab/Tugas_Pendahuluan/3_ProgramCounter/pc_rv32i.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Info: Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Info: Implemented 34 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Info: Implemented 96 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 18 23:57:24 2025 " "Info: Processing ended: Tue Nov 18 23:57:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
