Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Tue Apr  4 18:33:21 2023
| Host             : LYC running 64-bit major release  (build 9200)
| Command          : report_power -file example_ibert_7series_gtx_0_power_routed.rpt -pb example_ibert_7series_gtx_0_power_summary_routed.pb -rpx example_ibert_7series_gtx_0_power_routed.rpx
| Design           : example_ibert_7series_gtx_0
| Device           : xc7k325tffg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.880        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.686        |
| Device Static (W)        | 0.194        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 77.7         |
| Junction Temperature (C) | 32.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.186 |       18 |       --- |             --- |
| Slice Logic              |     0.049 |    41057 |       --- |             --- |
|   LUT as Logic           |     0.039 |    12113 |    203800 |            5.94 |
|   Register               |     0.006 |    25957 |    407600 |            6.37 |
|   CARRY4                 |     0.002 |      622 |     50950 |            1.22 |
|   LUT as Shift Register  |     0.002 |      128 |     64000 |            0.20 |
|   LUT as Distributed RAM |    <0.001 |       24 |     64000 |            0.04 |
|   Others                 |     0.000 |      897 |       --- |             --- |
| Signals                  |     0.076 |    35979 |       --- |             --- |
| MMCM                     |     0.107 |        1 |        10 |           10.00 |
| I/O                      |     0.004 |        2 |       400 |            0.50 |
| GTX                      |     3.264 |        8 |         8 |          100.00 |
| Static Power             |     0.194 |          |           |                 |
| Total                    |     3.880 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.764 |       0.672 |      0.092 |
| Vccaux    |       1.800 |     0.090 |       0.061 |      0.029 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     1.936 |       1.930 |      0.006 |
| MGTAVtt   |       1.200 |     0.786 |       0.781 |      0.005 |
| MGTVccaux |       1.800 |     0.021 |       0.021 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------+-----------------------------------------------------+-----------------+
| Clock     | Domain                                              | Constraint (ns) |
+-----------+-----------------------------------------------------+-----------------+
| D_CLK     | SYSCLKP_I                                           |             5.0 |
| J_CLK     | u_ibert_core/inst/bscan_inst/DRCK                   |            30.0 |
| Q0_RXCLK0 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/RXOUTCLK_O |             3.2 |
| Q0_RXCLK1 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/RXOUTCLK_O |             3.2 |
| Q0_RXCLK2 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/RXOUTCLK_O |             3.2 |
| Q0_RXCLK3 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/RXOUTCLK_O |             3.2 |
| Q0_TX0    | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/TXOUTCLK_O |             3.2 |
| Q1_RXCLK0 | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/RXOUTCLK_O |             3.2 |
| Q1_RXCLK1 | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/RXOUTCLK_O |             3.2 |
| Q1_RXCLK2 | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/RXOUTCLK_O |             3.2 |
| Q1_RXCLK3 | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/RXOUTCLK_O |             3.2 |
| Q1_TX0    | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/TXOUTCLK_O |             3.2 |
| REFCLK0_0 | GTREFCLK0P_I[0]                                     |             8.0 |
| REFCLK0_1 | GTREFCLK1P_I[0]                                     |             8.0 |
| clkfbout  | u_ibert_core/inst/clkfbout                          |             5.0 |
| dclk_mmcm | u_ibert_core/inst/dclk_mmcm                         |            10.0 |
+-----------+-----------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| example_ibert_7series_gtx_0 |     3.686 |
|   u_ibert_core              |     3.682 |
|     inst                    |     3.682 |
|       QUAD[0].u_q           |     1.785 |
|       QUAD[1].u_q           |     1.782 |
|       UUT_MASTER            |     0.003 |
+-----------------------------+-----------+


