/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module tuvwx_flat(P, Q, R, C, S);
  input P;
  wire P;
  input Q;
  wire Q;
  input R;
  wire R;
  output C;
  wire C;
  output S;
  wire S;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  assign _00_ = P & Q;
  assign _01_ = _00_ & R;
  assign _02_ = _11_ & _12_;
  assign _03_ = _02_ & R;
  assign _04_ = _13_ & Q;
  assign _05_ = _04_ & _14_;
  assign _06_ = P & _15_;
  assign _07_ = _06_ & _16_;
  assign _08_ = P & Q;
  assign _09_ = P & R;
  assign _10_ = Q & R;
  assign _11_ = ~ P;
  assign _12_ = ~ Q;
  assign _13_ = ~ P;
  assign _14_ = ~ R;
  assign _15_ = ~ Q;
  assign _16_ = ~ R;
  assign _17_ = _01_ | _03_;
  assign _18_ = _17_ | _05_;
  assign S = _18_ | _07_;
  assign _19_ = _08_ | _09_;
  assign C = _19_ | _10_;
endmodule
