Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\gbt_fpga\example_designs\altera_sv\core_sources\issp\gbt_bank2\alt_sv_issp_gbtBank2.qsys --synthesis=VHDL --output-directory=D:\gbt_fpga\example_designs\altera_sv\core_sources\issp\gbt_bank2\alt_sv_issp_gbtBank2\synthesis --family="Stratix V" --part=5SGXEA7N2F45C3
Progress: Loading gbt_bank2/alt_sv_issp_gbtBank2.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 15.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: alt_sv_issp_gbtBank2: Generating alt_sv_issp_gbtBank2 "alt_sv_issp_gbtBank2" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "alt_sv_issp_gbtBank2" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: alt_sv_issp_gbtBank2: Done "alt_sv_issp_gbtBank2" with 2 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
