abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/alu4.blif
abc command print_stats
[1;37malu4                          :[0m i/o =   14/    8  lat =    0  nd =  1114  edge =   2789  area =2798.00  delay =12.70  lev = 11
--------------- round 1 ---------------
seed = 1424277568
n688 is replaced by n305 with estimated error 0
error = 0
area = 2793
delay = 12.7
#gates = 1114
output circuit result/alu4_1_0_2793_12.7.blif
time = 18102548 us
--------------- round 2 ---------------
seed = 3357081915
n900 is replaced by n1129 with estimated error 0
error = 0
area = 2789
delay = 12.7
#gates = 1112
output circuit result/alu4_2_0_2789_12.7.blif
time = 36122765 us
--------------- round 3 ---------------
seed = 4249475082
n441 is replaced by n1115 with estimated error 0
error = 0
area = 2786
delay = 12.7
#gates = 1111
output circuit result/alu4_3_0_2786_12.7.blif
time = 54027062 us
--------------- round 4 ---------------
seed = 3709641347
n569 is replaced by n979 with estimated error 0
error = 0
area = 2783
delay = 12.7
#gates = 1110
output circuit result/alu4_4_0_2783_12.7.blif
time = 71900003 us
--------------- round 5 ---------------
seed = 2759777393
n409 is replaced by n770 with estimated error 0
error = 0
area = 2780
delay = 12.7
#gates = 1109
output circuit result/alu4_5_0_2780_12.7.blif
time = 90254185 us
--------------- round 6 ---------------
seed = 3950470661
n1106 is replaced by n1059 with estimated error 0
error = 0
area = 2777
delay = 12.7
#gates = 1108
output circuit result/alu4_6_0_2777_12.7.blif
time = 108566698 us
--------------- round 7 ---------------
seed = 143732378
n325 is replaced by n286 with estimated error 0
error = 0
area = 2775
delay = 12.7
#gates = 1107
output circuit result/alu4_7_0_2775_12.7.blif
time = 126709966 us
--------------- round 8 ---------------
seed = 3104820137
n967 is replaced by n345 with estimated error 0
error = 0
area = 2773
delay = 12.7
#gates = 1106
output circuit result/alu4_8_0_2773_12.7.blif
time = 144613609 us
--------------- round 9 ---------------
seed = 1367243349
n588 is replaced by n327 with estimated error 0
error = 0
area = 2771
delay = 12.7
#gates = 1105
output circuit result/alu4_9_0_2771_12.7.blif
time = 162437001 us
--------------- round 10 ---------------
seed = 4020827529
n108 is replaced by n39 with estimated error 0
error = 0
area = 2769
delay = 12.7
#gates = 1104
output circuit result/alu4_10_0_2769_12.7.blif
time = 180102351 us
--------------- round 11 ---------------
seed = 4146775734
n560 is replaced by one with estimated error 0
error = 0
area = 2765
delay = 12.7
#gates = 1103
output circuit result/alu4_11_0_2765_12.7.blif
time = 198124468 us
--------------- round 12 ---------------
seed = 1409472725
n289 is replaced by one with estimated error 4e-05
error = 4e-05
area = 2762
delay = 12.7
#gates = 1102
output circuit result/alu4_12_4e-05_2762_12.7.blif
time = 216057215 us
--------------- round 13 ---------------
seed = 579757219
n292 is replaced by n574 with estimated error 9e-05
error = 9e-05
area = 2760
delay = 12.7
#gates = 1101
output circuit result/alu4_13_9e-05_2760_12.7.blif
time = 233994394 us
--------------- round 14 ---------------
seed = 1719809246
n659 is replaced by n611 with estimated error 0.00013
error = 0.00013
area = 2758
delay = 12.7
#gates = 1100
output circuit result/alu4_14_0.00013_2758_12.7.blif
time = 251682045 us
--------------- round 15 ---------------
seed = 744280285
n334 is replaced by n408 with estimated error 0.00018
error = 0.00018
area = 2757
delay = 12.7
#gates = 1099
output circuit result/alu4_15_0.00018_2757_12.7.blif
time = 269351234 us
--------------- round 16 ---------------
seed = 1518062946
n799 is replaced by n797 with estimated error 0.00018
error = 0.00018
area = 2756
delay = 12.7
#gates = 1098
output circuit result/alu4_16_0.00018_2756_12.7.blif
time = 286958634 us
--------------- round 17 ---------------
seed = 1869476874
n503 is replaced by one with estimated error 7e-05
error = 7e-05
area = 2753
delay = 12.7
#gates = 1096
output circuit result/alu4_17_7e-05_2753_12.7.blif
time = 304469426 us
--------------- round 18 ---------------
seed = 1147353656
n858 is replaced by one with estimated error 0.00023
error = 0.00023
area = 2746
delay = 12.7
#gates = 1093
output circuit result/alu4_18_0.00023_2746_12.7.blif
time = 322063140 us
--------------- round 19 ---------------
seed = 1987562840
n472 is replaced by one with estimated error 0.0003
error = 0.0003
area = 2742
delay = 12.7
#gates = 1092
output circuit result/alu4_19_0.0003_2742_12.7.blif
time = 339488033 us
--------------- round 20 ---------------
seed = 125098537
n1004 is replaced by one with estimated error 0.00035
error = 0.00035
area = 2739
delay = 12.7
#gates = 1091
output circuit result/alu4_20_0.00035_2739_12.7.blif
time = 356876679 us
--------------- round 21 ---------------
seed = 1987501457
n507 is replaced by n1077 with estimated error 0.00042
error = 0.00042
area = 2727
delay = 12.7
#gates = 1087
output circuit result/alu4_21_0.00042_2727_12.7.blif
time = 374219327 us
--------------- round 22 ---------------
seed = 3806267698
n559 is replaced by n134 with estimated error 0.00029
error = 0.00029
area = 2723
delay = 12.7
#gates = 1086
output circuit result/alu4_22_0.00029_2723_12.7.blif
time = 391496843 us
--------------- round 23 ---------------
seed = 985514716
n562 is replaced by one with estimated error 0.00047
error = 0.00047
area = 2718
delay = 12.7
#gates = 1084
output circuit result/alu4_23_0.00047_2718_12.7.blif
time = 408744759 us
--------------- round 24 ---------------
seed = 1254478099
n928 is replaced by one with estimated error 0.00065
error = 0.00065
area = 2714
delay = 12.7
#gates = 1083
output circuit result/alu4_24_0.00065_2714_12.7.blif
time = 425882135 us
--------------- round 25 ---------------
seed = 3071284541
n843 is replaced by one with estimated error 0.00077
error = 0.00077
area = 2710
delay = 12.7
#gates = 1082
output circuit result/alu4_25_0.00077_2710_12.7.blif
time = 442914200 us
--------------- round 26 ---------------
seed = 3973982103
n473 is replaced by one with estimated error 0.00054
error = 0.00054
area = 2706
delay = 12.7
#gates = 1081
output circuit result/alu4_26_0.00054_2706_12.7.blif
time = 459981883 us
--------------- round 27 ---------------
seed = 2479500961
n476 is replaced by one with estimated error 0.00061
error = 0.00061
area = 2697
delay = 12.7
#gates = 1078
output circuit result/alu4_27_0.00061_2697_12.7.blif
time = 477005059 us
--------------- round 28 ---------------
seed = 3375368889
n318 is replaced by n883 with estimated error 0.00082
error = 0.00082
area = 2686
delay = 12.7
#gates = 1074
output circuit result/alu4_28_0.00082_2686_12.7.blif
time = 494024984 us
--------------- round 29 ---------------
seed = 1084066267
n635 is replaced by one with estimated error 0.00091
error = 0.00091
area = 2682
delay = 12.7
#gates = 1073
output circuit result/alu4_29_0.00091_2682_12.7.blif
time = 510764775 us
--------------- round 30 ---------------
seed = 3005314416
n487 is replaced by one with estimated error 0.00122
error = 0.00122
area = 2676
delay = 12.7
#gates = 1071
output circuit result/alu4_30_0.00122_2676_12.7.blif
time = 527468419 us
--------------- round 31 ---------------
seed = 2120349669
n489 is replaced by one with estimated error 0.00094
error = 0.00094
area = 2667
delay = 12.7
#gates = 1068
output circuit result/alu4_31_0.00094_2667_12.7.blif
time = 544140667 us
--------------- round 32 ---------------
seed = 1424868660
n497 is replaced by one with estimated error 0.0012
error = 0.0012
area = 2664
delay = 12.7
#gates = 1067
output circuit result/alu4_32_0.0012_2664_12.7.blif
time = 560693787 us
--------------- round 33 ---------------
seed = 3099944692
n1127 is replaced by one with estimated error 0.0012
error = 0.0012
area = 2659
delay = 12.7
#gates = 1065
output circuit result/alu4_33_0.0012_2659_12.7.blif
time = 577285401 us
--------------- round 34 ---------------
seed = 1708447028
n1026 is replaced by one with estimated error 0.00129
error = 0.00129
area = 2656
delay = 12.7
#gates = 1064
output circuit result/alu4_34_0.00129_2656_12.7.blif
time = 593747311 us
--------------- round 35 ---------------
seed = 1345365337
n469 is replaced by one with estimated error 0.00118
error = 0.00118
area = 2648
delay = 12.7
#gates = 1061
output circuit result/alu4_35_0.00118_2648_12.7.blif
time = 610219081 us
--------------- round 36 ---------------
seed = 1574860000
n513 is replaced by one with estimated error 0.00138
error = 0.00138
area = 2645
delay = 12.7
#gates = 1060
output circuit result/alu4_36_0.00138_2645_12.7.blif
time = 626556423 us
--------------- round 37 ---------------
seed = 822813232
n901 is replaced by one with estimated error 0.00135
error = 0.00135
area = 2636
delay = 12.7
#gates = 1057
output circuit result/alu4_37_0.00135_2636_12.7.blif
time = 642961297 us
--------------- round 38 ---------------
seed = 1988312789
n995 is replaced by one with estimated error 0.00164
error = 0.00164
area = 2633
delay = 12.7
#gates = 1056
output circuit result/alu4_38_0.00164_2633_12.7.blif
time = 659132651 us
--------------- round 39 ---------------
seed = 3061001189
n993 is replaced by n572 with estimated error 0.00158
error = 0.00158
area = 2632
delay = 12.7
#gates = 1055
output circuit result/alu4_39_0.00158_2632_12.7.blif
time = 675378753 us
--------------- round 40 ---------------
seed = 1016697895
n834 is replaced by one with estimated error 0.00174
error = 0.00174
area = 2630
delay = 12.7
#gates = 1054
output circuit result/alu4_40_0.00174_2630_12.7.blif
time = 691626385 us
--------------- round 41 ---------------
seed = 1493209143
n397 is replaced by zero with estimated error 0.00159
error = 0.00159
area = 2626
delay = 12.7
#gates = 1052
output circuit result/alu4_41_0.00159_2626_12.7.blif
time = 707819314 us
--------------- round 42 ---------------
seed = 4286296431
n568 is replaced by one with estimated error 0.00169
error = 0.00169
area = 2623
delay = 12.7
#gates = 1051
output circuit result/alu4_42_0.00169_2623_12.7.blif
time = 723933926 us
--------------- round 43 ---------------
seed = 3571767513
n404 is replaced by n1070 with estimated error 0.00181
error = 0.00181
area = 2616
delay = 12.7
#gates = 1049
output circuit result/alu4_43_0.00181_2616_12.7.blif
time = 740027859 us
--------------- round 44 ---------------
seed = 2022758605
n633 is replaced by one with estimated error 0.00164
error = 0.00164
area = 2613
delay = 12.7
#gates = 1048
output circuit result/alu4_44_0.00164_2613_12.7.blif
time = 756014785 us
--------------- round 45 ---------------
seed = 3118192366
n631 is replaced by one with estimated error 0.00178
error = 0.00178
area = 2610
delay = 12.7
#gates = 1046
output circuit result/alu4_45_0.00178_2610_12.7.blif
time = 771988227 us
--------------- round 46 ---------------
seed = 1257129443
n949 is replaced by one with estimated error 0.00189
error = 0.00189
area = 2607
delay = 12.7
#gates = 1045
output circuit result/alu4_46_0.00189_2607_12.7.blif
time = 787904886 us
--------------- round 47 ---------------
seed = 2685224756
n1018 is replaced by n258 with estimated error 0.00204
error = 0.00204
area = 2605
delay = 12.7
#gates = 1044
output circuit result/alu4_47_0.00204_2605_12.7.blif
time = 803778852 us
--------------- round 48 ---------------
seed = 3635939859
n940 is replaced by n622 with inverter with estimated error 0.00219
error = 0.00219
area = 2602
delay = 12.7
#gates = 1044
output circuit result/alu4_48_0.00219_2602_12.7.blif
time = 819564759 us
--------------- round 49 ---------------
seed = 467512088
n496 is replaced by one with estimated error 0.00216
error = 0.00216
area = 2599
delay = 12.7
#gates = 1043
output circuit result/alu4_49_0.00216_2599_12.7.blif
time = 835375086 us
--------------- round 50 ---------------
seed = 2854936111
n893 is replaced by zero with estimated error 0.0021
error = 0.0021
area = 2593
delay = 12.7
#gates = 1040
output circuit result/alu4_50_0.0021_2593_12.7.blif
time = 851220539 us
--------------- round 51 ---------------
seed = 1110507321
n887 is replaced by zero with estimated error 0.00187
error = 0.00187
area = 2592
delay = 12.7
#gates = 1039
output circuit result/alu4_51_0.00187_2592_12.7.blif
time = 867047737 us
--------------- round 52 ---------------
seed = 3734375801
n629 is replaced by one with estimated error 0.00229
error = 0.00229
area = 2589
delay = 12.7
#gates = 1038
output circuit result/alu4_52_0.00229_2589_12.7.blif
time = 882703460 us
--------------- round 53 ---------------
seed = 3561934763
n950 is replaced by one with estimated error 0.00232
error = 0.00232
area = 2587
delay = 12.7
#gates = 1037
output circuit result/alu4_53_0.00232_2587_12.7.blif
time = 898341490 us
--------------- round 54 ---------------
seed = 2792351153
n285 is replaced by zero with estimated error 0.00248
error = 0.00248
area = 2581
delay = 12.7
#gates = 1035
output circuit result/alu4_54_0.00248_2581_12.7.blif
time = 913990105 us
--------------- round 55 ---------------
seed = 92176595
n933 is replaced by n267 with estimated error 0.00246
error = 0.00246
area = 2577
delay = 12.7
#gates = 1033
output circuit result/alu4_55_0.00246_2577_12.7.blif
time = 929498762 us
--------------- round 56 ---------------
seed = 986901240
n300 is replaced by n67 with estimated error 0.00263
error = 0.00263
area = 2574
delay = 12.7
#gates = 1032
output circuit result/alu4_56_0.00263_2574_12.7.blif
time = 945036231 us
--------------- round 57 ---------------
seed = 1349106481
n613 is replaced by n160 with estimated error 0.00258
error = 0.00258
area = 2572
delay = 12.7
#gates = 1031
output circuit result/alu4_57_0.00258_2572_12.7.blif
time = 960516468 us
--------------- round 58 ---------------
seed = 1191237684
n515 is replaced by n1027 with estimated error 0.0027
error = 0.0027
area = 2560
delay = 12.7
#gates = 1027
output circuit result/alu4_58_0.0027_2560_12.7.blif
time = 975964944 us
--------------- round 59 ---------------
seed = 3233272277
n1027 is replaced by one with estimated error 0.00249
error = 0.00249
area = 2558
delay = 12.7
#gates = 1026
output circuit result/alu4_59_0.00249_2558_12.7.blif
time = 991335789 us
--------------- round 60 ---------------
seed = 3462279212
n842 is replaced by one with estimated error 0.00284
error = 0.00284
area = 2556
delay = 12.7
#gates = 1025
output circuit result/alu4_60_0.00284_2556_12.7.blif
time = 1006623676 us
--------------- round 61 ---------------
seed = 3478876975
n362 is replaced by n422 with estimated error 0.00276
error = 0.00276
area = 2553
delay = 12.7
#gates = 1024
output circuit result/alu4_61_0.00276_2553_12.7.blif
time = 1021871253 us
--------------- round 62 ---------------
seed = 3011849890
n361 is replaced by n336 with estimated error 0.00294
error = 0.00294
area = 2552
delay = 12.7
#gates = 1023
output circuit result/alu4_62_0.00294_2552_12.7.blif
time = 1037109874 us
--------------- round 63 ---------------
seed = 1457346481
exceed error bound
