<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>HDLBits | Pilipala276's Blog</title><meta name="keywords" content="FPGA"><meta name="author" content="Pilipala276"><meta name="copyright" content="Pilipala276"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="HDLBits — Verilog Practice 做完了，晒一下Stats for pilipala276 - HDLBits (01xz.net) 下面都是一些摘抄，后面也许可以学一学CS450? Getting StartedWriting Code → Compiling → Simulation → Final Status &amp; Problem StatementNot ass">
<meta property="og:type" content="article">
<meta property="og:title" content="HDLBits">
<meta property="og:url" content="https://pilipala276.github.io/FPGA/HDLBits/index.html">
<meta property="og:site_name" content="Pilipala276&#39;s Blog">
<meta property="og:description" content="HDLBits — Verilog Practice 做完了，晒一下Stats for pilipala276 - HDLBits (01xz.net) 下面都是一些摘抄，后面也许可以学一学CS450? Getting StartedWriting Code → Compiling → Simulation → Final Status &amp; Problem StatementNot ass">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://pilipala276.github.io/image/FPGA/HDLBits.png">
<meta property="article:published_time" content="2023-11-23T13:00:00.000Z">
<meta property="article:modified_time" content="2023-11-23T12:47:32.593Z">
<meta property="article:author" content="Pilipala276">
<meta property="article:tag" content="FPGA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://pilipala276.github.io/image/FPGA/HDLBits.png"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="https://pilipala276.github.io/FPGA/HDLBits/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery@2/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery@2/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'HDLBits',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-11-23 20:47:32'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.1.0"><style>mjx-container[jax="SVG"] {
  direction: ltr;
}

mjx-container[jax="SVG"] > svg {
  overflow: visible;
}

mjx-container[jax="SVG"][display="true"] {
  display: block;
  text-align: center;
  margin: 1em 0;
}

mjx-container[jax="SVG"][justify="left"] {
  text-align: left;
}

mjx-container[jax="SVG"][justify="right"] {
  text-align: right;
}

g[data-mml-node="merror"] > g {
  fill: red;
  stroke: red;
}

g[data-mml-node="merror"] > rect[data-background] {
  fill: yellow;
  stroke: none;
}

g[data-mml-node="mtable"] > line[data-line] {
  stroke-width: 70px;
  fill: none;
}

g[data-mml-node="mtable"] > rect[data-frame] {
  stroke-width: 70px;
  fill: none;
}

g[data-mml-node="mtable"] > .mjx-dashed {
  stroke-dasharray: 140;
}

g[data-mml-node="mtable"] > .mjx-dotted {
  stroke-linecap: round;
  stroke-dasharray: 0,140;
}

g[data-mml-node="mtable"] > svg {
  overflow: visible;
}

[jax="SVG"] mjx-tool {
  display: inline-block;
  position: relative;
  width: 0;
  height: 0;
}

[jax="SVG"] mjx-tool > mjx-tip {
  position: absolute;
  top: 0;
  left: 0;
}

mjx-tool > mjx-tip {
  display: inline-block;
  padding: .2em;
  border: 1px solid #888;
  font-size: 70%;
  background-color: #F8F8F8;
  color: black;
  box-shadow: 2px 2px 5px #AAAAAA;
}

g[data-mml-node="maction"][data-toggle] {
  cursor: pointer;
}

mjx-status {
  display: block;
  position: fixed;
  left: 1em;
  bottom: 1em;
  min-width: 25%;
  padding: .2em .4em;
  border: 1px solid #888;
  font-size: 90%;
  background-color: #F8F8F8;
  color: black;
}

foreignObject[data-mjx-xml] {
  font-family: initial;
  line-height: normal;
  overflow: visible;
}

.MathJax path {
  stroke-width: 3;
}

mjx-container[display="true"] {
  overflow: auto hidden;
}

mjx-container[display="true"] + br {
  display: none;
}
</style></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/../img/favicon.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">62</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">53</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">6</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/TheSkilltree/"><i class="fa-fw fas fa-window-close"></i><span> TheSkilltree</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="not-top-img" id="page-header"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">Pilipala276's Blog</a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/TheSkilltree/"><i class="fa-fw fas fa-window-close"></i><span> TheSkilltree</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav></header><main class="layout" id="content-inner"><div id="post"><div id="post-info"><h1 class="post-title">HDLBits</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-11-23T13:00:00.000Z" title="发表于 2023-11-23 21:00:00">2023-11-23</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-11-23T12:47:32.593Z" title="更新于 2023-11-23 20:47:32">2023-11-23</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a></span></div><div class="meta-secondline"></div></div></div><article class="post-content" id="article-container"><p><strong><a target="_blank" rel="noopener" href="https://hdlbits.01xz.net/wiki/Main_Page">HDLBits</a> — Verilog Practice</strong></p>
<p>做完了，晒一下<a target="_blank" rel="noopener" href="https://hdlbits.01xz.net/wiki/Special:VlgStats/D1053C31E82108E1">Stats for pilipala276 - HDLBits (01xz.net)</a></p>
<p>下面都是一些摘抄，后面也许可以学一学CS450?</p>
<h1 id="Getting-Started"><a href="#Getting-Started" class="headerlink" title="Getting Started"></a>Getting Started</h1><p>Writing Code → Compiling → Simulation → Final Status &amp; Problem Statement<br>Not assigning a value to a signal usually results in 0.</p>
<h1 id="Verilog-Language"><a href="#Verilog-Language" class="headerlink" title="Verilog Language"></a>Verilog Language</h1><h2 id="Basics"><a href="#Basics" class="headerlink" title="Basics"></a>Basics</h2><p>Unlike a programming language, assign statements (“continuous assignments”) describe <em>connections</em> between things, not the <em>action</em> of copying a value from one thing to another.</p>
<p>The  <code>input</code> and <code>output</code> declarations actually declare a wire unless otherwise specified.</p>
<p>Thus, the <code>assign</code> statements are not creating wires, they are creating the connections between the wires that already exist.</p>
<p>An <code>assign</code> statement is a <em>continuous assignment</em> because the output is “recomputed” whenever any of its inputs change, forever.</p>
<h2 id="Vectors"><a href="#Vectors" class="headerlink" title="Vectors"></a>Vectors</h2><p>The <em>endianness</em> (or, informally, “direction”) of a vector is whether the the least significant bit has a lower index (little-endian, e.g., [3:0]) or a higher index (big-endian, e.g., [0:3]). In Verilog, once a vector is declared with a particular endianness, it must always be used the same way.</p>
<p>Implicit nets are often a source of hard-to-detect bugs. In Verilog, net-type signals can be implicitly created by an <code>assign</code> statement or by attaching something undeclared to a module port. Implicit nets are always one-bit wires and causes bugs if you had intended to use a vector. Disabling creation of implicit nets can be done using the ``default_nettype none` directive.</p>
<h2 id="Modules-Hierarchy"><a href="#Modules-Hierarchy" class="headerlink" title="Modules: Hierarchy"></a>Modules: Hierarchy</h2><p>See <a target="_blank" rel="noopener" href="https://www.runoob.com/w3cnote/verilog-generate.html">5.2 Verilog 模块例化 | 菜鸟教程 (runoob.com)</a> for more details of instances of modules.</p>
<h2 id="Procedures"><a href="#Procedures" class="headerlink" title="Procedures"></a>Procedures</h2><p>Procedures include <strong>always</strong>, initial, task, and function blocks. Procedures allow sequential statements (which cannot be used outside of a procedure) to be used to describe the behaviour of a circuit.</p>
<p>In a <strong>combinational</strong> always block, use <strong>blocking</strong> assignments. In a <strong>clocked</strong> always block, use <strong>non-blocking</strong> assignments.</p>
<p>What you <em>must not</em> do is write the code first, then hope it generates a proper circuit.</p>
<p>Unless the latch was intentional, it almost always indicates a bug. This usually means you always need else clauses or a default value assigned to the outputs.</p>
<p>It may be less error-prone to explicitly specify the priority behaviour rather than rely on the ordering of the case items.</p>
<h2 id="More-Verilog-Features"><a href="#More-Verilog-Features" class="headerlink" title="More Verilog Features"></a>More Verilog Features</h2><p>In <strong>HDLBits</strong>, <code>generate</code> block requires a name File.</p>
<h1 id="Circuits"><a href="#Circuits" class="headerlink" title="Circuits"></a>Circuits</h1><h2 id="Combinational-Logic"><a href="#Combinational-Logic" class="headerlink" title="Combinational Logic"></a>Combinational Logic</h2><h3 id="Basic-Gates"><a href="#Basic-Gates" class="headerlink" title="Basic Gates"></a>Basic Gates</h3><p>Implement the basic gates circuit.</p>
<p>Combinational means the outputs of the circuit is a function (in the mathematics sense) of only its inputs. This means that for any given input value, there is only one possible output value. Thus, one way to describe the behaviour of a combinational function is to explicitly list what the output should be for every possible value of the inputs. This is a truth table.<br>One simple method to create a circuit that implements the truth table’s function is to express the function in sum-of-products form. <strong>Sum</strong> (meaning OR) of <strong>products</strong> (meaning AND) means using one <em>N</em>-input AND gate per row of the truth table (to detect when the input matches each row), followed by an OR gate that chooses only those rows that result in a ‘1’ output.</p>
<p><strong>Design hint:</strong> When designing circuits, one often has to think of the problem “backwards”, starting from the outputs then working backwards towards the inputs. This is often the opposite of how one would think about a (sequential, imperative) programming problem, where one would look at the inputs first then decide on an action (or output). For sequential programs, one would often think “If (inputs are ___ ) then (output should be ___ )”. On the other hand, hardware designers often think “The (output should be ___ ) when (inputs are ___ )”.<br>Being able to think in, and translate between, both styles is one of the most important skills needed for hardware design.</p>
<p>Loop statements can only be used in always or initial blocks.</p>
<h3 id="Multiplexers"><a href="#Multiplexers" class="headerlink" title="Multiplexers"></a>Multiplexers</h3><p>Vector indices can be variable, as long as the synthesizer can figure out that the width of the bits being selected is constant. It’s not always good at this. An error saying “… is not a constant” means it couldn’t prove that the select width is constant. In particular, in[ sel<em>4+3 : sel</em>4 ] does not work.<br>Bit slicing (“Indexed vector part select”, since Verilog-2001) has an even more compact syntax.</p>
<h3 id="Arithmetic-Circuits"><a href="#Arithmetic-Circuits" class="headerlink" title="Arithmetic Circuits"></a>Arithmetic Circuits</h3><p>Nothing.</p>
<h3 id="Karnaugh-Map-To-Circuit"><a href="#Karnaugh-Map-To-Circuit" class="headerlink" title="Karnaugh Map To Circuit"></a>Karnaugh Map To Circuit</h3><p>Try to simplify the k-map before coding it. Try both product-of-sums and sum-of-products forms.</p>
<p>Conversion between product-of-sums and sum-of-products.</p>
<h2 id="Sequential-Logic"><a href="#Sequential-Logic" class="headerlink" title="Sequential Logic"></a>Sequential Logic</h2><h3 id="Latches-and-Flip-Flops"><a href="#Latches-and-Flip-Flops" class="headerlink" title="Latches and Flip-Flops"></a>Latches and Flip-Flops</h3><p>Latches are level-sensitive (not edge-sensitive) circuits, so in an always block, they use level-sensitive sensitivity lists.</p>
<p>A dual-edge triggered flip-flop is triggered on both edges of the clock. However, FPGAs don’t have dual-edge triggered flip-flops, and always @(posedge clk or negedge clk) is not accepted as a legal sensitivity list.<br><a target="_blank" rel="noopener" href="https://www.runoob.com/w3cnote/verilog-timing-control.html#:~:text=//%E4%BF%A1%E5%8F%B7clk%E5%8F%AA%E8%A6%81%E5%8F%91%E7%94%9F%E5%8F%98%E5%8C%96%EF%BC%8C%E5%B0%B1%E6%89%A7%E8%A1%8Cq%3C%3Dd%EF%BC%8C%E5%8F%8C%E8%BE%B9%E6%B2%BFD%E8%A7%A6%E5%8F%91%E5%99%A8%E6%A8%A1%E5%9E%8B">You can sometimes use <code>@(clk)</code>)</a></p>
<p>Solution of <a target="_blank" rel="noopener" href="https://hdlbits.01xz.net/wiki/dualedge" title="dualedge">Dual-edge triggered flip-flop</a></p>
<h3 id="Counters"><a href="#Counters" class="headerlink" title="Counters"></a>Counters</h3><p>Sometimes both combinatorial logic and Sequential logic are what you need.</p>
<h3 id="Shift-Registers"><a href="#Shift-Registers" class="headerlink" title="Shift Registers"></a>Shift Registers</h3><p>An <em>arithmetic</em> right shift shifts in the sign bit of the number in the shift register instead of zero as done by a <em>logical</em> right shift.</p>
<p><a target="_blank" rel="noopener" href="https://www.runoob.com/w3cnote/verilog-expression.html#:~:text=%E4%B8%BAY1%3D%27b1100_0011-,Y2%20%3D%20%7B4%7BB%7D%2C%203%27d4%7D%3B,-//%E7%BB%93%E6%9E%9C%E4%B8%BA%20Y2">In <strong>HDLBits</strong>, <code>Y2 = {4{B}, 3'd4};</code> does not work.</a></p>
<h3 id="More-Circuits"><a href="#More-Circuits" class="headerlink" title="More Circuits"></a>More Circuits</h3><h3 id="Finite-State-Machines"><a href="#Finite-State-Machines" class="headerlink" title="Finite State Machines"></a>Finite State Machines</h3><p>Solution of  <a target="_blank" rel="noopener" href="https://hdlbits.01xz.net/wiki/fsm1" title="fsm1">Simple FSM 1 (asynchronous reset)</a></p>
<p>Solution of <a target="_blank" rel="noopener" href="https://hdlbits.01xz.net/wiki/fsm3onehot" title="fsm3onehot">Simple one-hot state transitions 3</a></p>
<p>FSM or one-hot state?</p>
<p>Solution of  <a target="_blank" rel="noopener" href="https://hdlbits.01xz.net/wiki/exams/ece241_2013_q8" title="exams/ece241_2013_q8">Q8: Design a Mealy FSM</a></p>
<p>Difference between <a target="_blank" rel="noopener" href="https://hdlbits.01xz.net/wiki/exams/ece241_2014_q5a" title="exams/ece241_2014_q5a">Q5a: Serial two’s complementer (Moore FSM)</a> and  <a target="_blank" rel="noopener" href="https://hdlbits.01xz.net/wiki/exams/ece241_2014_q5b" title="exams/ece241_2014_q5b">Q5b: Serial two’s complementer (Mealy FSM)</a></p>
<h2 id="Building-Larger-Circuits"><a href="#Building-Larger-Circuits" class="headerlink" title="Building Larger Circuits"></a>Building Larger Circuits</h2><p>Solution of  <a target="_blank" rel="noopener" href="https://hdlbits.01xz.net/wiki/exams/review2015_fancytimer" title="exams/review2015_fancytimer">The complete timer</a></p>
<h1 id="Verification-Reading-Simulations"><a href="#Verification-Reading-Simulations" class="headerlink" title="Verification: Reading Simulations"></a>Verification: Reading Simulations</h1><h2 id="Finding-bugs-in-code"><a href="#Finding-bugs-in-code" class="headerlink" title="Finding bugs in code"></a>Finding bugs in code</h2><h2 id="Build-a-circuit-from-a-simulation-waveform"><a href="#Build-a-circuit-from-a-simulation-waveform" class="headerlink" title="Build a circuit from a simulation waveform"></a>Build a circuit from a simulation waveform</h2><h1 id="Verification-Writing-Testbenches"><a href="#Verification-Writing-Testbenches" class="headerlink" title="Verification: Writing Testbenches"></a>Verification: Writing Testbenches</h1></article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="https://pilipala276.github.io">Pilipala276</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="https://pilipala276.github.io/FPGA/HDLBits/">https://pilipala276.github.io/FPGA/HDLBits/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="https://pilipala276.github.io" target="_blank">Pilipala276's Blog</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a></div><div class="post_share"><div class="social-share" data-image="/../image/FPGA/HDLBits.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/social-share.js/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/gh/overtrue/share.js@master/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="next-post pull-full"><a href="/Read/%E3%80%8A%E7%BD%91%E7%BB%9C%E6%98%AF%E6%80%8E%E6%A0%B7%E8%BF%9E%E6%8E%A5%E7%9A%84%E3%80%8B%E7%AC%94%E8%AE%B0/"><img class="next-cover" src="/../image/Read/%E7%BD%91%E7%BB%9C%E6%98%AF%E6%80%8E%E6%A0%B7%E8%BF%9E%E6%8E%A5%E7%9A%84/%E7%BD%91%E7%BB%9C%E6%98%AF%E6%80%8E%E6%A0%B7%E8%BF%9E%E6%8E%A5%E7%9A%84.png" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">《网络是怎样连接的》笔记</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/Read/%E6%B7%B1%E5%85%A5%E6%B5%85%E5%87%BA%E7%8E%A9%E8%BD%ACFPGA_%E5%90%B4%E5%8E%9A%E8%88%AA/" title="深入浅出玩转FPGA_吴厚航"><img class="cover" src="/../image/Read/%E6%B7%B1%E5%85%A5%E6%B5%85%E5%87%BA%E7%8E%A9%E8%BD%ACFPGA_%E5%90%B4%E5%8E%9A%E8%88%AA/%E6%B7%B1%E5%85%A5%E6%B5%85%E5%87%BA%E7%8E%A9%E8%BD%ACFPGA_%E5%90%B4%E5%8E%9A%E8%88%AA.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-09-30</div><div class="title">深入浅出玩转FPGA_吴厚航</div></div></a></div><div><a href="/Project/%E3%80%90FPGA%E9%A1%B9%E7%9B%AE%E3%80%91RISCV%E6%B8%B8%E6%88%8F%E6%9C%BA/" title="【FPGA项目】RISCV游戏机"><img class="cover" src="/../image/Project/%E3%80%90FPGA%E9%A1%B9%E7%9B%AE%E3%80%91RISCV%E6%B8%B8%E6%88%8F%E6%9C%BA/Happy_Mac.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-09</div><div class="title">【FPGA项目】RISCV游戏机</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/../img/favicon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">Pilipala276</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">62</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">53</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">6</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/pilipala276"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="mailto:pilipala276@outlook.com" target="_blank" title="Email"><i class="fas fa-envelope"></i></a></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#Getting-Started"><span class="toc-number">1.</span> <span class="toc-text">Getting Started</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Verilog-Language"><span class="toc-number">2.</span> <span class="toc-text">Verilog Language</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Basics"><span class="toc-number">2.1.</span> <span class="toc-text">Basics</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Vectors"><span class="toc-number">2.2.</span> <span class="toc-text">Vectors</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Modules-Hierarchy"><span class="toc-number">2.3.</span> <span class="toc-text">Modules: Hierarchy</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Procedures"><span class="toc-number">2.4.</span> <span class="toc-text">Procedures</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#More-Verilog-Features"><span class="toc-number">2.5.</span> <span class="toc-text">More Verilog Features</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Circuits"><span class="toc-number">3.</span> <span class="toc-text">Circuits</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Combinational-Logic"><span class="toc-number">3.1.</span> <span class="toc-text">Combinational Logic</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Basic-Gates"><span class="toc-number">3.1.1.</span> <span class="toc-text">Basic Gates</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Multiplexers"><span class="toc-number">3.1.2.</span> <span class="toc-text">Multiplexers</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Arithmetic-Circuits"><span class="toc-number">3.1.3.</span> <span class="toc-text">Arithmetic Circuits</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Karnaugh-Map-To-Circuit"><span class="toc-number">3.1.4.</span> <span class="toc-text">Karnaugh Map To Circuit</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Sequential-Logic"><span class="toc-number">3.2.</span> <span class="toc-text">Sequential Logic</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Latches-and-Flip-Flops"><span class="toc-number">3.2.1.</span> <span class="toc-text">Latches and Flip-Flops</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Counters"><span class="toc-number">3.2.2.</span> <span class="toc-text">Counters</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Shift-Registers"><span class="toc-number">3.2.3.</span> <span class="toc-text">Shift Registers</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#More-Circuits"><span class="toc-number">3.2.4.</span> <span class="toc-text">More Circuits</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Finite-State-Machines"><span class="toc-number">3.2.5.</span> <span class="toc-text">Finite State Machines</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Building-Larger-Circuits"><span class="toc-number">3.3.</span> <span class="toc-text">Building Larger Circuits</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Verification-Reading-Simulations"><span class="toc-number">4.</span> <span class="toc-text">Verification: Reading Simulations</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Finding-bugs-in-code"><span class="toc-number">4.1.</span> <span class="toc-text">Finding bugs in code</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Build-a-circuit-from-a-simulation-waveform"><span class="toc-number">4.2.</span> <span class="toc-text">Build a circuit from a simulation waveform</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Verification-Writing-Testbenches"><span class="toc-number">5.</span> <span class="toc-text">Verification: Writing Testbenches</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/FPGA/HDLBits/" title="HDLBits"><img src="/../image/FPGA/HDLBits.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="HDLBits"/></a><div class="content"><a class="title" href="/FPGA/HDLBits/" title="HDLBits">HDLBits</a><time datetime="2023-11-23T13:00:00.000Z" title="发表于 2023-11-23 21:00:00">2023-11-23</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/Read/%E3%80%8A%E7%BD%91%E7%BB%9C%E6%98%AF%E6%80%8E%E6%A0%B7%E8%BF%9E%E6%8E%A5%E7%9A%84%E3%80%8B%E7%AC%94%E8%AE%B0/" title="《网络是怎样连接的》笔记"><img src="/../image/Read/%E7%BD%91%E7%BB%9C%E6%98%AF%E6%80%8E%E6%A0%B7%E8%BF%9E%E6%8E%A5%E7%9A%84/%E7%BD%91%E7%BB%9C%E6%98%AF%E6%80%8E%E6%A0%B7%E8%BF%9E%E6%8E%A5%E7%9A%84.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="《网络是怎样连接的》笔记"/></a><div class="content"><a class="title" href="/Read/%E3%80%8A%E7%BD%91%E7%BB%9C%E6%98%AF%E6%80%8E%E6%A0%B7%E8%BF%9E%E6%8E%A5%E7%9A%84%E3%80%8B%E7%AC%94%E8%AE%B0/" title="《网络是怎样连接的》笔记">《网络是怎样连接的》笔记</a><time datetime="2023-11-19T03:00:00.000Z" title="发表于 2023-11-19 11:00:00">2023-11-19</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/Project/%E3%80%90FPGA%E9%A1%B9%E7%9B%AE%E3%80%91RISCV%E6%B8%B8%E6%88%8F%E6%9C%BA/" title="【FPGA项目】RISCV游戏机"><img src="/../image/Project/%E3%80%90FPGA%E9%A1%B9%E7%9B%AE%E3%80%91RISCV%E6%B8%B8%E6%88%8F%E6%9C%BA/Happy_Mac.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="【FPGA项目】RISCV游戏机"/></a><div class="content"><a class="title" href="/Project/%E3%80%90FPGA%E9%A1%B9%E7%9B%AE%E3%80%91RISCV%E6%B8%B8%E6%88%8F%E6%9C%BA/" title="【FPGA项目】RISCV游戏机">【FPGA项目】RISCV游戏机</a><time datetime="2023-11-09T12:00:00.000Z" title="发表于 2023-11-09 20:00:00">2023-11-09</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/Daily_blog/2023-11-08/" title="Obsidian+华为云"><img src="/../image/Daily_blog/2023-11-08/2023-11-08.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Obsidian+华为云"/></a><div class="content"><a class="title" href="/Daily_blog/2023-11-08/" title="Obsidian+华为云">Obsidian+华为云</a><time datetime="2023-11-08T11:00:00.000Z" title="发表于 2023-11-08 19:00:00">2023-11-08</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/Daily_blog/2023-10-22/" title="2023-10-22's Blog"><img src="/../image/Daily_blog/2023-10-22.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="2023-10-22's Blog"/></a><div class="content"><a class="title" href="/Daily_blog/2023-10-22/" title="2023-10-22's Blog">2023-10-22's Blog</a><time datetime="2023-10-22T03:20:00.000Z" title="发表于 2023-10-22 11:20:00">2023-10-22</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2023 By Pilipala276</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.js"></script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    tex: {
      inlineMath: [ ['$','$'], ["\\(","\\)"]],
      tags: 'ams'
    },
    chtml: {
      scale: 1.2
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, ''],
        insertScript: [200, () => {
          document.querySelectorAll('mjx-container:not\([display]\)').forEach(node => {
            const target = node.parentNode
            if (target.nodeName.toLowerCase() === 'li') {
              target.parentNode.classList.add('has-jax')
            } else {
              target.classList.add('has-jax')
            }
          });
        }, '', false]
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typeset()
}</script></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/aplayer@1/dist/APlayer.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/aplayer@1/dist/APlayer.min.js"></script><script src="https://cdn.jsdelivr.net/gh/metowolf/MetingJS@1.2/dist/Meting.min.js"></script><script src="https://cdn.jsdelivr.net/npm/pjax/pjax.min.js"></script><script>let pjaxSelectors = ["title","#config-diff","#body-wrap","#rightside-config-hide","#rightside-config-show",".js-pjax"]

var pjax = new Pjax({
  elements: 'a:not([target="_blank"])',
  selectors: pjaxSelectors,
  cacheBust: false,
  analytics: false,
  scrollRestoration: false
})

document.addEventListener('pjax:send', function () {

  // removeEventListener scroll 
  window.tocScrollFn && window.removeEventListener('scroll', window.tocScrollFn)
  window.scrollCollect && window.removeEventListener('scroll', scrollCollect)

  typeof preloader === 'object' && preloader.initLoading()
  document.getElementById('rightside').style.cssText = "opacity: ''; transform: ''"
  
  if (window.aplayers) {
    for (let i = 0; i < window.aplayers.length; i++) {
      if (!window.aplayers[i].options.fixed) {
        window.aplayers[i].destroy()
      }
    }
  }

  typeof typed === 'object' && typed.destroy()

  //reset readmode
  const $bodyClassList = document.body.classList
  $bodyClassList.contains('read-mode') && $bodyClassList.remove('read-mode')

})

document.addEventListener('pjax:complete', function () {
  window.refreshFn()

  document.querySelectorAll('script[data-pjax]').forEach(item => {
    const newScript = document.createElement('script')
    const content = item.text || item.textContent || item.innerHTML || ""
    Array.from(item.attributes).forEach(attr => newScript.setAttribute(attr.name, attr.value))
    newScript.appendChild(document.createTextNode(content))
    item.parentNode.replaceChild(newScript, item)
  })

  GLOBAL_CONFIG.islazyload && window.lazyLoadInstance.update()

  typeof chatBtnFn === 'function' && chatBtnFn()
  typeof panguInit === 'function' && panguInit()

  // google analytics
  typeof gtag === 'function' && gtag('config', '', {'page_path': window.location.pathname});

  // baidu analytics
  typeof _hmt === 'object' && _hmt.push(['_trackPageview',window.location.pathname]);

  typeof loadMeting === 'function' && document.getElementsByClassName('aplayer').length && loadMeting()

  // prismjs
  typeof Prism === 'object' && Prism.highlightAll()

  typeof preloader === 'object' && preloader.endLoading()
})

document.addEventListener('pjax:error', (e) => {
  if (e.request.status === 404) {
    pjax.loadUrl('/404.html')
  }
})</script></div></body></html>