Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec 13 12:06:24 2024
| Host         : hp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file brent_kung_adder_timing_summary_routed.rpt -pb brent_kung_adder_timing_summary_routed.pb -rpx brent_kung_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : brent_kung_adder
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in2[1]
                            (input port)
  Destination:            out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.650ns  (logic 5.208ns (21.129%)  route 19.442ns (78.871%))
  Logic Levels:           15  (IBUF=1 LUT5=5 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  in2[1] (IN)
                         net (fo=0)                   0.000     0.000    in2[1]
    T2                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  in2_IBUF[1]_inst/O
                         net (fo=2, routed)           3.739     4.655    in2_IBUF[1]
    SLICE_X0Y116         LUT5 (Prop_lut5_I3_O)        0.124     4.779 r  out_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           4.967     9.745    p_31_out[2]
    SLICE_X162Y116       LUT6 (Prop_lut6_I5_O)        0.267    10.012 r  out_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.234    10.246    out53
    SLICE_X162Y117       LUT6 (Prop_lut6_I1_O)        0.105    10.351 r  out_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.376    10.727    p_31_out[7]
    SLICE_X162Y121       LUT6 (Prop_lut6_I5_O)        0.105    10.832 r  out_OBUF[17]_inst_i_6/O
                         net (fo=1, routed)           0.773    11.605    out43
    SLICE_X162Y125       LUT6 (Prop_lut6_I1_O)        0.105    11.710 r  out_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.709    12.419    p_31_out[12]
    SLICE_X162Y129       LUT6 (Prop_lut6_I5_O)        0.105    12.524 r  out_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           0.234    12.757    out33
    SLICE_X162Y130       LUT6 (Prop_lut6_I1_O)        0.105    12.862 r  out_OBUF[22]_inst_i_4/O
                         net (fo=2, routed)           3.875    16.737    p_31_out[17]
    SLICE_X0Y133         LUT6 (Prop_lut6_I5_O)        0.105    16.842 r  out_OBUF[27]_inst_i_6/O
                         net (fo=1, routed)           0.639    17.481    out23
    SLICE_X0Y135         LUT6 (Prop_lut6_I1_O)        0.105    17.586 r  out_OBUF[27]_inst_i_4/O
                         net (fo=2, routed)           0.674    18.261    p_31_out[22]
    SLICE_X0Y137         LUT5 (Prop_lut5_I0_O)        0.105    18.366 r  out_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.666    19.032    p_31_out[24]
    SLICE_X0Y139         LUT5 (Prop_lut5_I0_O)        0.105    19.137 r  out_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           0.466    19.603    p_31_out[26]
    SLICE_X0Y140         LUT5 (Prop_lut5_I0_O)        0.126    19.729 r  out_OBUF[30]_inst_i_2/O
                         net (fo=3, routed)           0.679    20.408    p_31_out[28]
    SLICE_X0Y142         LUT5 (Prop_lut5_I2_O)        0.286    20.694 r  out_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           1.412    22.105    out_OBUF[29]
    R15                  OBUF (Prop_obuf_I_O)         2.544    24.650 r  out_OBUF[29]_inst/O
                         net (fo=0)                   0.000    24.650    out[29]
    R15                                                               r  out[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[1]
                            (input port)
  Destination:            out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.475ns  (logic 5.027ns (20.538%)  route 19.448ns (79.462%))
  Logic Levels:           15  (IBUF=1 LUT5=4 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  in2[1] (IN)
                         net (fo=0)                   0.000     0.000    in2[1]
    T2                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  in2_IBUF[1]_inst/O
                         net (fo=2, routed)           3.739     4.655    in2_IBUF[1]
    SLICE_X0Y116         LUT5 (Prop_lut5_I3_O)        0.124     4.779 r  out_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           4.967     9.745    p_31_out[2]
    SLICE_X162Y116       LUT6 (Prop_lut6_I5_O)        0.267    10.012 r  out_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.234    10.246    out53
    SLICE_X162Y117       LUT6 (Prop_lut6_I1_O)        0.105    10.351 r  out_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.376    10.727    p_31_out[7]
    SLICE_X162Y121       LUT6 (Prop_lut6_I5_O)        0.105    10.832 r  out_OBUF[17]_inst_i_6/O
                         net (fo=1, routed)           0.773    11.605    out43
    SLICE_X162Y125       LUT6 (Prop_lut6_I1_O)        0.105    11.710 r  out_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.709    12.419    p_31_out[12]
    SLICE_X162Y129       LUT6 (Prop_lut6_I5_O)        0.105    12.524 r  out_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           0.234    12.757    out33
    SLICE_X162Y130       LUT6 (Prop_lut6_I1_O)        0.105    12.862 r  out_OBUF[22]_inst_i_4/O
                         net (fo=2, routed)           3.875    16.737    p_31_out[17]
    SLICE_X0Y133         LUT6 (Prop_lut6_I5_O)        0.105    16.842 r  out_OBUF[27]_inst_i_6/O
                         net (fo=1, routed)           0.639    17.481    out23
    SLICE_X0Y135         LUT6 (Prop_lut6_I1_O)        0.105    17.586 r  out_OBUF[27]_inst_i_4/O
                         net (fo=2, routed)           0.674    18.261    p_31_out[22]
    SLICE_X0Y137         LUT5 (Prop_lut5_I0_O)        0.105    18.366 r  out_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.666    19.032    p_31_out[24]
    SLICE_X0Y139         LUT5 (Prop_lut5_I0_O)        0.105    19.137 r  out_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           0.466    19.603    p_31_out[26]
    SLICE_X0Y140         LUT5 (Prop_lut5_I0_O)        0.126    19.729 r  out_OBUF[30]_inst_i_2/O
                         net (fo=3, routed)           0.676    20.404    p_31_out[28]
    SLICE_X0Y142         LUT6 (Prop_lut6_I4_O)        0.267    20.671 r  out_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           1.422    22.093    out_OBUF[30]
    R14                  OBUF (Prop_obuf_I_O)         2.382    24.475 r  out_OBUF[30]_inst/O
                         net (fo=0)                   0.000    24.475    out[30]
    R14                                                               r  out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[1]
                            (input port)
  Destination:            out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.462ns  (logic 5.021ns (20.526%)  route 19.441ns (79.474%))
  Logic Levels:           15  (IBUF=1 LUT3=1 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  in2[1] (IN)
                         net (fo=0)                   0.000     0.000    in2[1]
    T2                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  in2_IBUF[1]_inst/O
                         net (fo=2, routed)           3.739     4.655    in2_IBUF[1]
    SLICE_X0Y116         LUT5 (Prop_lut5_I3_O)        0.124     4.779 r  out_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           4.967     9.745    p_31_out[2]
    SLICE_X162Y116       LUT6 (Prop_lut6_I5_O)        0.267    10.012 r  out_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.234    10.246    out53
    SLICE_X162Y117       LUT6 (Prop_lut6_I1_O)        0.105    10.351 r  out_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.376    10.727    p_31_out[7]
    SLICE_X162Y121       LUT6 (Prop_lut6_I5_O)        0.105    10.832 r  out_OBUF[17]_inst_i_6/O
                         net (fo=1, routed)           0.773    11.605    out43
    SLICE_X162Y125       LUT6 (Prop_lut6_I1_O)        0.105    11.710 r  out_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.709    12.419    p_31_out[12]
    SLICE_X162Y129       LUT6 (Prop_lut6_I5_O)        0.105    12.524 r  out_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           0.234    12.757    out33
    SLICE_X162Y130       LUT6 (Prop_lut6_I1_O)        0.105    12.862 r  out_OBUF[22]_inst_i_4/O
                         net (fo=2, routed)           3.875    16.737    p_31_out[17]
    SLICE_X0Y133         LUT6 (Prop_lut6_I5_O)        0.105    16.842 r  out_OBUF[27]_inst_i_6/O
                         net (fo=1, routed)           0.639    17.481    out23
    SLICE_X0Y135         LUT6 (Prop_lut6_I1_O)        0.105    17.586 r  out_OBUF[27]_inst_i_4/O
                         net (fo=2, routed)           0.674    18.261    p_31_out[22]
    SLICE_X0Y137         LUT5 (Prop_lut5_I0_O)        0.105    18.366 r  out_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.666    19.032    p_31_out[24]
    SLICE_X0Y139         LUT5 (Prop_lut5_I0_O)        0.105    19.137 r  out_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           0.466    19.603    p_31_out[26]
    SLICE_X0Y140         LUT5 (Prop_lut5_I0_O)        0.126    19.729 r  out_OBUF[30]_inst_i_2/O
                         net (fo=3, routed)           0.679    20.408    p_31_out[28]
    SLICE_X0Y142         LUT3 (Prop_lut3_I0_O)        0.267    20.675 r  out_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           1.412    22.086    out_OBUF[28]
    P14                  OBUF (Prop_obuf_I_O)         2.376    24.462 r  out_OBUF[28]_inst/O
                         net (fo=0)                   0.000    24.462    out[28]
    P14                                                               r  out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[1]
                            (input port)
  Destination:            out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.113ns  (logic 4.791ns (19.868%)  route 19.322ns (80.132%))
  Logic Levels:           15  (IBUF=1 LUT5=2 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  in2[1] (IN)
                         net (fo=0)                   0.000     0.000    in2[1]
    T2                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  in2_IBUF[1]_inst/O
                         net (fo=2, routed)           3.739     4.655    in2_IBUF[1]
    SLICE_X0Y116         LUT5 (Prop_lut5_I3_O)        0.124     4.779 r  out_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           4.967     9.745    p_31_out[2]
    SLICE_X162Y116       LUT6 (Prop_lut6_I5_O)        0.267    10.012 r  out_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.234    10.246    out53
    SLICE_X162Y117       LUT6 (Prop_lut6_I1_O)        0.105    10.351 r  out_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.376    10.727    p_31_out[7]
    SLICE_X162Y121       LUT6 (Prop_lut6_I5_O)        0.105    10.832 r  out_OBUF[17]_inst_i_6/O
                         net (fo=1, routed)           0.773    11.605    out43
    SLICE_X162Y125       LUT6 (Prop_lut6_I1_O)        0.105    11.710 r  out_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.709    12.419    p_31_out[12]
    SLICE_X162Y129       LUT6 (Prop_lut6_I5_O)        0.105    12.524 r  out_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           0.234    12.757    out33
    SLICE_X162Y130       LUT6 (Prop_lut6_I1_O)        0.105    12.862 r  out_OBUF[22]_inst_i_4/O
                         net (fo=2, routed)           3.875    16.737    p_31_out[17]
    SLICE_X0Y133         LUT6 (Prop_lut6_I5_O)        0.105    16.842 r  out_OBUF[27]_inst_i_6/O
                         net (fo=1, routed)           0.639    17.481    out23
    SLICE_X0Y135         LUT6 (Prop_lut6_I1_O)        0.105    17.586 r  out_OBUF[27]_inst_i_4/O
                         net (fo=2, routed)           0.482    18.069    p_31_out[22]
    SLICE_X0Y137         LUT6 (Prop_lut6_I5_O)        0.105    18.174 r  out_OBUF[31]_inst_i_6/O
                         net (fo=1, routed)           0.672    18.846    out13
    SLICE_X0Y139         LUT6 (Prop_lut6_I1_O)        0.105    18.951 r  out_OBUF[31]_inst_i_4/O
                         net (fo=1, routed)           0.581    19.532    p_31_out[27]
    SLICE_X0Y142         LUT5 (Prop_lut5_I0_O)        0.105    19.637 r  out_OBUF[31]_inst_i_2/O
                         net (fo=1, routed)           0.510    20.147    p_31_out[29]
    SLICE_X0Y143         LUT6 (Prop_lut6_I4_O)        0.105    20.252 r  out_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           1.532    21.784    out_OBUF[31]
    M19                  OBUF (Prop_obuf_I_O)         2.329    24.113 r  out_OBUF[31]_inst/O
                         net (fo=0)                   0.000    24.113    out[31]
    M19                                                               r  out[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[1]
                            (input port)
  Destination:            out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.904ns  (logic 5.272ns (22.056%)  route 18.631ns (77.944%))
  Logic Levels:           14  (IBUF=1 LUT5=6 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  in2[1] (IN)
                         net (fo=0)                   0.000     0.000    in2[1]
    T2                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  in2_IBUF[1]_inst/O
                         net (fo=2, routed)           3.739     4.655    in2_IBUF[1]
    SLICE_X0Y116         LUT5 (Prop_lut5_I3_O)        0.124     4.779 r  out_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           4.967     9.745    p_31_out[2]
    SLICE_X162Y116       LUT6 (Prop_lut6_I5_O)        0.267    10.012 r  out_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.234    10.246    out53
    SLICE_X162Y117       LUT6 (Prop_lut6_I1_O)        0.105    10.351 r  out_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.376    10.727    p_31_out[7]
    SLICE_X162Y121       LUT6 (Prop_lut6_I5_O)        0.105    10.832 r  out_OBUF[17]_inst_i_6/O
                         net (fo=1, routed)           0.773    11.605    out43
    SLICE_X162Y125       LUT6 (Prop_lut6_I1_O)        0.105    11.710 r  out_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.709    12.419    p_31_out[12]
    SLICE_X162Y129       LUT6 (Prop_lut6_I5_O)        0.105    12.524 r  out_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           0.234    12.757    out33
    SLICE_X162Y130       LUT6 (Prop_lut6_I1_O)        0.105    12.862 r  out_OBUF[22]_inst_i_4/O
                         net (fo=2, routed)           3.867    16.730    p_31_out[17]
    SLICE_X0Y133         LUT5 (Prop_lut5_I0_O)        0.105    16.835 r  out_OBUF[22]_inst_i_3/O
                         net (fo=1, routed)           0.658    17.493    p_31_out[19]
    SLICE_X0Y134         LUT5 (Prop_lut5_I0_O)        0.105    17.598 r  out_OBUF[22]_inst_i_2/O
                         net (fo=2, routed)           0.474    18.071    p_31_out[21]
    SLICE_X0Y136         LUT5 (Prop_lut5_I0_O)        0.126    18.197 r  out_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           0.677    18.875    p_31_out[23]
    SLICE_X0Y138         LUT5 (Prop_lut5_I0_O)        0.286    19.161 r  out_OBUF[26]_inst_i_2/O
                         net (fo=2, routed)           0.513    19.674    p_31_out[25]
    SLICE_X0Y139         LUT5 (Prop_lut5_I2_O)        0.286    19.960 r  out_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           1.412    21.371    out_OBUF[26]
    P15                  OBUF (Prop_obuf_I_O)         2.532    23.904 r  out_OBUF[26]_inst/O
                         net (fo=0)                   0.000    23.904    out[26]
    P15                                                               r  out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[1]
                            (input port)
  Destination:            out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.718ns  (logic 5.087ns (21.447%)  route 18.631ns (78.553%))
  Logic Levels:           14  (IBUF=1 LUT3=1 LUT5=5 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  in2[1] (IN)
                         net (fo=0)                   0.000     0.000    in2[1]
    T2                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  in2_IBUF[1]_inst/O
                         net (fo=2, routed)           3.739     4.655    in2_IBUF[1]
    SLICE_X0Y116         LUT5 (Prop_lut5_I3_O)        0.124     4.779 r  out_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           4.967     9.745    p_31_out[2]
    SLICE_X162Y116       LUT6 (Prop_lut6_I5_O)        0.267    10.012 r  out_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.234    10.246    out53
    SLICE_X162Y117       LUT6 (Prop_lut6_I1_O)        0.105    10.351 r  out_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.376    10.727    p_31_out[7]
    SLICE_X162Y121       LUT6 (Prop_lut6_I5_O)        0.105    10.832 r  out_OBUF[17]_inst_i_6/O
                         net (fo=1, routed)           0.773    11.605    out43
    SLICE_X162Y125       LUT6 (Prop_lut6_I1_O)        0.105    11.710 r  out_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.709    12.419    p_31_out[12]
    SLICE_X162Y129       LUT6 (Prop_lut6_I5_O)        0.105    12.524 r  out_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           0.234    12.757    out33
    SLICE_X162Y130       LUT6 (Prop_lut6_I1_O)        0.105    12.862 r  out_OBUF[22]_inst_i_4/O
                         net (fo=2, routed)           3.867    16.730    p_31_out[17]
    SLICE_X0Y133         LUT5 (Prop_lut5_I0_O)        0.105    16.835 r  out_OBUF[22]_inst_i_3/O
                         net (fo=1, routed)           0.658    17.493    p_31_out[19]
    SLICE_X0Y134         LUT5 (Prop_lut5_I0_O)        0.105    17.598 r  out_OBUF[22]_inst_i_2/O
                         net (fo=2, routed)           0.474    18.071    p_31_out[21]
    SLICE_X0Y136         LUT5 (Prop_lut5_I0_O)        0.126    18.197 r  out_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           0.677    18.875    p_31_out[23]
    SLICE_X0Y138         LUT5 (Prop_lut5_I0_O)        0.286    19.161 r  out_OBUF[26]_inst_i_2/O
                         net (fo=2, routed)           0.513    19.674    p_31_out[25]
    SLICE_X0Y139         LUT3 (Prop_lut3_I0_O)        0.267    19.941 r  out_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           1.412    21.352    out_OBUF[25]
    P16                  OBUF (Prop_obuf_I_O)         2.366    23.718 r  out_OBUF[25]_inst/O
                         net (fo=0)                   0.000    23.718    out[25]
    P16                                                               r  out[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[1]
                            (input port)
  Destination:            out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.623ns  (logic 4.736ns (20.046%)  route 18.888ns (79.954%))
  Logic Levels:           14  (IBUF=1 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  in2[1] (IN)
                         net (fo=0)                   0.000     0.000    in2[1]
    T2                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  in2_IBUF[1]_inst/O
                         net (fo=2, routed)           3.739     4.655    in2_IBUF[1]
    SLICE_X0Y116         LUT5 (Prop_lut5_I3_O)        0.124     4.779 r  out_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           4.967     9.745    p_31_out[2]
    SLICE_X162Y116       LUT6 (Prop_lut6_I5_O)        0.267    10.012 r  out_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.234    10.246    out53
    SLICE_X162Y117       LUT6 (Prop_lut6_I1_O)        0.105    10.351 r  out_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.376    10.727    p_31_out[7]
    SLICE_X162Y121       LUT6 (Prop_lut6_I5_O)        0.105    10.832 r  out_OBUF[17]_inst_i_6/O
                         net (fo=1, routed)           0.773    11.605    out43
    SLICE_X162Y125       LUT6 (Prop_lut6_I1_O)        0.105    11.710 r  out_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.709    12.419    p_31_out[12]
    SLICE_X162Y129       LUT6 (Prop_lut6_I5_O)        0.105    12.524 r  out_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           0.234    12.757    out33
    SLICE_X162Y130       LUT6 (Prop_lut6_I1_O)        0.105    12.862 r  out_OBUF[22]_inst_i_4/O
                         net (fo=2, routed)           3.875    16.737    p_31_out[17]
    SLICE_X0Y133         LUT6 (Prop_lut6_I5_O)        0.105    16.842 r  out_OBUF[27]_inst_i_6/O
                         net (fo=1, routed)           0.639    17.481    out23
    SLICE_X0Y135         LUT6 (Prop_lut6_I1_O)        0.105    17.586 r  out_OBUF[27]_inst_i_4/O
                         net (fo=2, routed)           0.674    18.261    p_31_out[22]
    SLICE_X0Y137         LUT5 (Prop_lut5_I0_O)        0.105    18.366 r  out_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.666    19.032    p_31_out[24]
    SLICE_X0Y139         LUT5 (Prop_lut5_I0_O)        0.105    19.137 r  out_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           0.466    19.603    p_31_out[26]
    SLICE_X0Y140         LUT5 (Prop_lut5_I2_O)        0.105    19.708 r  out_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           1.537    21.245    out_OBUF[27]
    N14                  OBUF (Prop_obuf_I_O)         2.379    23.623 r  out_OBUF[27]_inst/O
                         net (fo=0)                   0.000    23.623    out[27]
    N14                                                               r  out[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[1]
                            (input port)
  Destination:            out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.903ns  (logic 4.785ns (20.892%)  route 18.118ns (79.108%))
  Logic Levels:           13  (IBUF=1 LUT5=5 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  in2[1] (IN)
                         net (fo=0)                   0.000     0.000    in2[1]
    T2                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  in2_IBUF[1]_inst/O
                         net (fo=2, routed)           3.739     4.655    in2_IBUF[1]
    SLICE_X0Y116         LUT5 (Prop_lut5_I3_O)        0.124     4.779 r  out_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           4.967     9.745    p_31_out[2]
    SLICE_X162Y116       LUT6 (Prop_lut6_I5_O)        0.267    10.012 r  out_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.234    10.246    out53
    SLICE_X162Y117       LUT6 (Prop_lut6_I1_O)        0.105    10.351 r  out_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.376    10.727    p_31_out[7]
    SLICE_X162Y121       LUT6 (Prop_lut6_I5_O)        0.105    10.832 r  out_OBUF[17]_inst_i_6/O
                         net (fo=1, routed)           0.773    11.605    out43
    SLICE_X162Y125       LUT6 (Prop_lut6_I1_O)        0.105    11.710 r  out_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.709    12.419    p_31_out[12]
    SLICE_X162Y129       LUT6 (Prop_lut6_I5_O)        0.105    12.524 r  out_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           0.234    12.757    out33
    SLICE_X162Y130       LUT6 (Prop_lut6_I1_O)        0.105    12.862 r  out_OBUF[22]_inst_i_4/O
                         net (fo=2, routed)           3.867    16.730    p_31_out[17]
    SLICE_X0Y133         LUT5 (Prop_lut5_I0_O)        0.105    16.835 r  out_OBUF[22]_inst_i_3/O
                         net (fo=1, routed)           0.658    17.493    p_31_out[19]
    SLICE_X0Y134         LUT5 (Prop_lut5_I0_O)        0.105    17.598 r  out_OBUF[22]_inst_i_2/O
                         net (fo=2, routed)           0.474    18.071    p_31_out[21]
    SLICE_X0Y136         LUT5 (Prop_lut5_I0_O)        0.126    18.197 r  out_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           0.677    18.875    p_31_out[23]
    SLICE_X0Y138         LUT5 (Prop_lut5_I2_O)        0.267    19.142 r  out_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           1.412    20.553    out_OBUF[24]
    N16                  OBUF (Prop_obuf_I_O)         2.350    22.903 r  out_OBUF[24]_inst/O
                         net (fo=0)                   0.000    22.903    out[24]
    N16                                                               r  out[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[1]
                            (input port)
  Destination:            out[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.844ns  (logic 5.030ns (22.017%)  route 17.814ns (77.983%))
  Logic Levels:           12  (IBUF=1 LUT5=6 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  in2[1] (IN)
                         net (fo=0)                   0.000     0.000    in2[1]
    T2                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  in2_IBUF[1]_inst/O
                         net (fo=2, routed)           3.739     4.655    in2_IBUF[1]
    SLICE_X0Y116         LUT5 (Prop_lut5_I3_O)        0.124     4.779 r  out_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           4.967     9.745    p_31_out[2]
    SLICE_X162Y116       LUT6 (Prop_lut6_I5_O)        0.267    10.012 r  out_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.234    10.246    out53
    SLICE_X162Y117       LUT6 (Prop_lut6_I1_O)        0.105    10.351 r  out_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.376    10.727    p_31_out[7]
    SLICE_X162Y121       LUT6 (Prop_lut6_I5_O)        0.105    10.832 r  out_OBUF[17]_inst_i_6/O
                         net (fo=1, routed)           0.773    11.605    out43
    SLICE_X162Y125       LUT6 (Prop_lut6_I1_O)        0.105    11.710 r  out_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.474    12.184    p_31_out[12]
    SLICE_X162Y129       LUT5 (Prop_lut5_I0_O)        0.105    12.289 r  out_OBUF[17]_inst_i_3/O
                         net (fo=1, routed)           0.523    12.812    p_31_out[14]
    SLICE_X162Y130       LUT5 (Prop_lut5_I0_O)        0.105    12.917 r  out_OBUF[17]_inst_i_2/O
                         net (fo=2, routed)           0.473    13.390    p_31_out[16]
    SLICE_X162Y131       LUT5 (Prop_lut5_I0_O)        0.125    13.515 r  out_OBUF[19]_inst_i_2/O
                         net (fo=3, routed)           4.064    17.579    p_31_out[18]
    SLICE_X0Y134         LUT5 (Prop_lut5_I0_O)        0.283    17.862 r  out_OBUF[21]_inst_i_2/O
                         net (fo=2, routed)           0.651    18.513    p_31_out[20]
    SLICE_X0Y135         LUT5 (Prop_lut5_I2_O)        0.277    18.790 r  out_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           1.541    20.331    out_OBUF[21]
    R17                  OBUF (Prop_obuf_I_O)         2.513    22.844 r  out_OBUF[21]_inst/O
                         net (fo=0)                   0.000    22.844    out[21]
    R17                                                               r  out[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[1]
                            (input port)
  Destination:            out[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.797ns  (logic 4.786ns (20.994%)  route 18.011ns (79.006%))
  Logic Levels:           13  (IBUF=1 LUT3=1 LUT5=4 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  in2[1] (IN)
                         net (fo=0)                   0.000     0.000    in2[1]
    T2                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  in2_IBUF[1]_inst/O
                         net (fo=2, routed)           3.739     4.655    in2_IBUF[1]
    SLICE_X0Y116         LUT5 (Prop_lut5_I3_O)        0.124     4.779 r  out_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           4.967     9.745    p_31_out[2]
    SLICE_X162Y116       LUT6 (Prop_lut6_I5_O)        0.267    10.012 r  out_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.234    10.246    out53
    SLICE_X162Y117       LUT6 (Prop_lut6_I1_O)        0.105    10.351 r  out_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.376    10.727    p_31_out[7]
    SLICE_X162Y121       LUT6 (Prop_lut6_I5_O)        0.105    10.832 r  out_OBUF[17]_inst_i_6/O
                         net (fo=1, routed)           0.773    11.605    out43
    SLICE_X162Y125       LUT6 (Prop_lut6_I1_O)        0.105    11.710 r  out_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.709    12.419    p_31_out[12]
    SLICE_X162Y129       LUT6 (Prop_lut6_I5_O)        0.105    12.524 r  out_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           0.234    12.757    out33
    SLICE_X162Y130       LUT6 (Prop_lut6_I1_O)        0.105    12.862 r  out_OBUF[22]_inst_i_4/O
                         net (fo=2, routed)           3.867    16.730    p_31_out[17]
    SLICE_X0Y133         LUT5 (Prop_lut5_I0_O)        0.105    16.835 r  out_OBUF[22]_inst_i_3/O
                         net (fo=1, routed)           0.658    17.493    p_31_out[19]
    SLICE_X0Y134         LUT5 (Prop_lut5_I0_O)        0.105    17.598 r  out_OBUF[22]_inst_i_2/O
                         net (fo=2, routed)           0.474    18.071    p_31_out[21]
    SLICE_X0Y136         LUT5 (Prop_lut5_I0_O)        0.126    18.197 r  out_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           0.478    18.676    p_31_out[23]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.267    18.943 r  out_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           1.503    20.446    out_OBUF[23]
    N17                  OBUF (Prop_obuf_I_O)         2.351    22.797 r  out_OBUF[23]_inst/O
                         net (fo=0)                   0.000    22.797    out[23]
    N17                                                               r  out[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.319ns (63.467%)  route 0.759ns (36.533%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    N19                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  cin_IBUF_inst/O
                         net (fo=3, routed)           0.425     0.586    cin_IBUF
    SLICE_X0Y116         LUT3 (Prop_lut3_I0_O)        0.045     0.631 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.334     0.965    out_OBUF[0]
    P19                  OBUF (Prop_obuf_I_O)         1.112     2.078 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.078    out[0]
    P19                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.353ns (61.672%)  route 0.841ns (38.328%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    N19                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  cin_IBUF_inst/O
                         net (fo=3, routed)           0.491     0.653    cin_IBUF
    SLICE_X0Y116         LUT5 (Prop_lut5_I2_O)        0.045     0.698 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.350     1.047    out_OBUF[1]
    N24                  OBUF (Prop_obuf_I_O)         1.147     2.194 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.194    out[1]
    N24                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[25]
                            (input port)
  Destination:            out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.398ns (57.532%)  route 1.032ns (42.468%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N26                                               0.000     0.000 r  in1[25] (IN)
                         net (fo=0)                   0.000     0.000    in1[25]
    N26                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  in1_IBUF[25]_inst/O
                         net (fo=4, routed)           0.688     0.905    in1_IBUF[25]
    SLICE_X0Y139         LUT3 (Prop_lut3_I1_O)        0.045     0.950 r  out_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           0.344     1.294    out_OBUF[25]
    P16                  OBUF (Prop_obuf_I_O)         1.136     2.430 r  out_OBUF[25]_inst/O
                         net (fo=0)                   0.000     2.430    out[25]
    P16                                                               r  out[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[19]
                            (input port)
  Destination:            out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.356ns (54.994%)  route 1.110ns (45.006%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  in1[19] (IN)
                         net (fo=0)                   0.000     0.000    in1[19]
    T22                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  in1_IBUF[19]_inst/O
                         net (fo=5, routed)           0.761     0.955    in1_IBUF[19]
    SLICE_X0Y134         LUT5 (Prop_lut5_I3_O)        0.045     1.000 r  out_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.350     1.350    out_OBUF[19]
    N18                  OBUF (Prop_obuf_I_O)         1.117     2.466 r  out_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.466    out[19]
    N18                                                               r  out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[28]
                            (input port)
  Destination:            out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.484ns  (logic 1.368ns (55.082%)  route 1.116ns (44.918%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  in1[28] (IN)
                         net (fo=0)                   0.000     0.000    in1[28]
    R21                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  in1_IBUF[28]_inst/O
                         net (fo=4, routed)           0.772     0.949    in1_IBUF[28]
    SLICE_X0Y142         LUT3 (Prop_lut3_I1_O)        0.045     0.994 r  out_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           0.344     1.338    out_OBUF[28]
    P14                  OBUF (Prop_obuf_I_O)         1.146     2.484 r  out_OBUF[28]_inst/O
                         net (fo=0)                   0.000     2.484    out[28]
    P14                                                               r  out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[29]
                            (input port)
  Destination:            out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.318ns (52.933%)  route 1.172ns (47.067%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  in1[29] (IN)
                         net (fo=0)                   0.000     0.000    in1[29]
    R20                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  in1_IBUF[29]_inst/O
                         net (fo=3, routed)           0.769     0.942    in1_IBUF[29]
    SLICE_X0Y143         LUT6 (Prop_lut6_I2_O)        0.045     0.987 r  out_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           0.403     1.390    out_OBUF[31]
    M19                  OBUF (Prop_obuf_I_O)         1.100     2.489 r  out_OBUF[31]_inst/O
                         net (fo=0)                   0.000     2.489    out[31]
    M19                                                               r  out[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[28]
                            (input port)
  Destination:            out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.374ns (54.795%)  route 1.133ns (45.205%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  in1[28] (IN)
                         net (fo=0)                   0.000     0.000    in1[28]
    R21                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  in1_IBUF[28]_inst/O
                         net (fo=4, routed)           0.777     0.953    in1_IBUF[28]
    SLICE_X0Y142         LUT6 (Prop_lut6_I2_O)        0.045     0.998 r  out_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.355    out_OBUF[30]
    R14                  OBUF (Prop_obuf_I_O)         1.152     2.507 r  out_OBUF[30]_inst/O
                         net (fo=0)                   0.000     2.507    out[30]
    R14                                                               r  out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[20]
                            (input port)
  Destination:            out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.379ns (55.016%)  route 1.128ns (44.984%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P26                                               0.000     0.000 r  in1[20] (IN)
                         net (fo=0)                   0.000     0.000    in1[20]
    P26                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  in1_IBUF[20]_inst/O
                         net (fo=4, routed)           0.778     0.989    in1_IBUF[20]
    SLICE_X0Y135         LUT3 (Prop_lut3_I1_O)        0.045     1.034 r  out_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.350     1.384    out_OBUF[20]
    P18                  OBUF (Prop_obuf_I_O)         1.124     2.507 r  out_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.507    out[20]
    P18                                                               r  out[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[25]
                            (input port)
  Destination:            out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.508ns  (logic 1.466ns (58.438%)  route 1.042ns (41.562%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N26                                               0.000     0.000 r  in1[25] (IN)
                         net (fo=0)                   0.000     0.000    in1[25]
    N26                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  in1_IBUF[25]_inst/O
                         net (fo=4, routed)           0.688     0.905    in1_IBUF[25]
    SLICE_X0Y139         LUT5 (Prop_lut5_I0_O)        0.046     0.951 r  out_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           0.354     1.305    out_OBUF[26]
    P15                  OBUF (Prop_obuf_I_O)         1.203     2.508 r  out_OBUF[26]_inst/O
                         net (fo=0)                   0.000     2.508    out[26]
    P15                                                               r  out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[23]
                            (input port)
  Destination:            out[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.369ns (54.498%)  route 1.143ns (45.502%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  in1[23] (IN)
                         net (fo=0)                   0.000     0.000    in1[23]
    T24                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  in1_IBUF[23]_inst/O
                         net (fo=5, routed)           0.761     0.964    in1_IBUF[23]
    SLICE_X0Y138         LUT3 (Prop_lut3_I1_O)        0.045     1.009 r  out_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.382     1.391    out_OBUF[23]
    N17                  OBUF (Prop_obuf_I_O)         1.122     2.513 r  out_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.513    out[23]
    N17                                                               r  out[23] (OUT)
  -------------------------------------------------------------------    -------------------





