# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../VGAUnsalan.gen/sources_1/ip/clk_wiz_0" \
"VGA_top_module_time_impl.v" \

# Do not sort compile order
nosort
