+++ calling  ./simv_52144_dsi3_sync_pin +UVM_VERBOSITY=UVM_MEDIUM +bus_conflict_off +warn=noFCICIO -ucli -assert nopostproc +UVM_LOG_RECORD -verdi_opts '-ssr Verdi.ses' +uvm_set_type_override=top_default_seq,dsi3_sync_pin_seq -i run.tcl -vcs_assert off +UVM_VERDI_TRACE="UVM_AWARE+RAL+TLM+MSG+HIER+PRINT" +UVM_LOG_RECORD +UVM_TESTNAME=top_test +UVM_TR_RECORD +vcs+lic+wait -reportstats -cm line+cond+fsm+tgl+branch+assert -cm_dir DIGITAL/results/vcs/dsi3_sync_pin.vdb -lca   +fsdbfile+dsi3_sync_pin.fsdb
 ++ in dir   /nfs/wrk.zaa/sim/52144/m52144a/dsi3_sync_pin
 ++ on host  ex04.elmos.de
 ++ user     zaa
 ++ start    2025-02-20T14:51:40
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09-1_Full64; Runtime version S-2021.09-1_Full64;  Feb 20 15:51 2025
UVM_INFO /common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)


 VCS Coverage Metrics Release S-2021.09-1_Full64 Copyright (c) 1991-2021 by Synopsys Inc.
ucli% source dump.tcl
*Verdi* Loading libsscore_vcsmx202109.so
FSDB Dumper for VCS-MX, Release Verdi_U-2023.03-1, Linux x86_64/64bit, 04/17/2023
(C) 1996 - 2023 by Synopsys, Inc.
*Verdi* : Create FSDB file 'dsi3_sync_pin.fsdb'
*Verdi* : fsdbDumpon("glitch") - All FSDB files at 0 ps.
*Verdi* : Begin traversing the scope (top_tb), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : Flush all FSDB Files at 0 ps.
1
ucli% if { [info exists ::env(GATE_LEVEL)] } {
	source tcheck.tcl
}
ucli% run
*Verdi* Enable Verdi Message Catcher.
UVM_INFO /common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/verdi/uvm_custom_install_verdi_recorder.sv(283) @ 0: reporter [VERDI_TR_AUTO] +UVM_TR_RECORD implicitly enables recording_details to UVM_FULL for all components. For explicit control use +UVM_DISABLE_AUTO_COMPONENT and set recording_detail on components accordingly
UVM_INFO @ 0: reporter [RNTST] Running test top_test...

<<SiDENSE_IPS_WARN [0]:\top_tb.th.i_dut_wrapper.xtop.xdigtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.U_OTPWRAP_L3_TOP.U_OTPWRAP_L2_CPU.U_OTPWRAP_L1_JTAG.U_OTPWRAP_L0_ATPG.GEN_TSMC.U_OTP4KX12 .u_ips:   Not Allowed controls for VRR applied. {VRREN,MRR[15],MRR[12:7]} = x_x_xxxxxx

<<SiDENSE_IPS_WARN [0]:\top_tb.th.i_dut_wrapper.xtop.xdigtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.U_OTPWRAP_L3_TOP.U_OTPWRAP_L2_CPU.U_OTPWRAP_L1_JTAG.U_OTPWRAP_L0_ATPG.GEN_TSMC.U_OTP4KX12 .u_ips:   Not Allowed controls for VREF applied. {VRREN,MRR[15],MRR[12:7]} = x_x_xxxxxx

<<SiDENSE_IPS_WARN [0]:\top_tb.th.i_dut_wrapper.xtop.xdigtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.U_OTPWRAP_L3_TOP.U_OTPWRAP_L2_CPU.U_OTPWRAP_L1_JTAG.U_OTPWRAP_L0_ATPG.GEN_TSMC.U_OTP4KX12 .u_ips:   Not Allowed controls for VBG applied. {VRREN,MRR[15],MRR[12:7]} = x_x_xxxxxx
UVM_INFO @ 0: reporter [UVM_CMDLINE_PROC] Applying type override from the command line: +uvm_set_type_override=top_default_seq,dsi3_sync_pin_seq
UVM_INFO   @       0.0000000us:  [UVM_VERDI_DPI]         uvm_verdi DPI routines are compiled off. Recompile without +define+UVM_NO_VERDI_DPI 
UVM_INFO   @       0.0000000us:  [dsi3_sync_pin_seq]     dsi3_sync_pin_seq sequence starting  	/nfs/wrk.zaa/52144_default/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
*Verdi* Enable Verdi Recorder.
Info: Verdi UVM 1.2 Hooks File 06/17/2014 
UVM_INFO   @       0.0010000us:  [sim:task]              dsi3_sync_pin 
UVM_INFO   @    2120.0010000us:  [sim:description]       '''Testcase for DSI3 synchronize channels using SYNCB pin''' 
UVM_INFO   @    2120.0010000us:  [measure_t_dsi3_sync_seq] measure_t_dsi3_sync_seq sequence starting  	/nfs/wrk.zaa/52144_default/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @    2120.0020000us:  [sim:description:1]     *measure t__DSI3,sync__ 
UVM_INFO   @    2120.0020000us:  [sim:description:2]     **apply SYNCB with a delay of 100ns 
UVM_INFO   @    2822.5620000us:  [sim:description:2]     **apply SYNCB with a delay of 200ns 
UVM_INFO   @    3525.1220000us:  [sim:description:2]     **apply SYNCB with a delay of 300ns 
UVM_INFO   @    4227.6820000us:  [sim:description:2]     **apply SYNCB with a delay of 400ns 
UVM_INFO   @    4930.2420000us:  [sim:description:2]     **apply SYNCB with a delay of 500ns 
UVM_INFO   @    5632.8020000us:  [sim:description:2]     **apply SYNCB with a delay of 600ns 
UVM_INFO   @    6335.3620000us:  [sim:description:2]     **apply SYNCB with a delay of 700ns 
UVM_INFO   @    6848.3031870us:  [sim:measure]           't__DSI3,sync__' = '0.700000' 
UVM_INFO   @    6848.3031870us:  [external_sync_crm_seq] external_sync_crm_seq sequence starting  	/nfs/wrk.zaa/52144_default/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @    6848.3041870us:  [sim:description:1]     *sync CRM using SYNCB pin 
UVM_ERROR  @    7683.2641870us:  [dsi3_transaction_recorder] Recorded unexpected number of master transactions at channel 0, expected 1, got 0!  	/nfs/wrk.zaa/52144_default/52144/DIGITAL/tb_eugene/dut/dsi3_transaction_recorder.svh(104) 
UVM_INFO   @    7690.9441870us:  [external_sync_pdcm_seq] external_sync_pdcm_seq sequence starting  	/nfs/wrk.zaa/52144_default/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @    7690.9451870us:  [sim:description:1]     *sync PDCM using SYNCB pin 
UVM_INFO   @    7690.9451870us:  [upload_tdma_scheme_seq] upload_tdma_scheme_seq sequence starting  	/nfs/wrk.zaa/52144_default/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @    7748.6261870us:  [upload_tdma_scheme_seq] uploaded TDMA scheme:
 TDMA Scheme: 1 packets, period = 200 us
  0 | Symbols:   4 | SID_16Bit_CRC | Start:    67 -   109  	/nfs/wrk.zaa/52144_default/52144/DIGITAL/tb_eugene/sequences/sub_sequences/pdcm/upload_tdma_scheme_seq.svh(36) 
UVM_INFO   @    7802.4661870us:  [sim:description:1]     *sync CRM using SYNCB pin, SYNC_PDCM = 0 
UVM_INFO   @    7811.1461870us:  [sim:measure]           'DSI_CFG' status = PASS 
UVM_INFO   @    7832.5611870us:  [dsi3_master_transmission_checker] start PDCM at channel 0 with 3 pulses and a PDCM period of 200  	/nfs/wrk.zaa/52144_default/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1088) 
UVM_INFO   @    7832.5611870us:  [dsi3_master_transmission_checker] start PDCM at channel 1 with 3 pulses and a PDCM period of 200  	/nfs/wrk.zaa/52144_default/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1088) 
UVM_INFO   @    8166.7909650us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 0' 
UVM_INFO   @    8168.7909260us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 1' 
UVM_INFO   @    8366.7909260us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 0' 
UVM_INFO   @    8366.7909260us:  [dsi3_master_transmission_checker] measured PDCM period at channel 0: 200.000000 us - 1 pulses left  	/nfs/wrk.zaa/52144_default/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(795) 
UVM_INFO   @    8368.7909420us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 1' 
UVM_INFO   @    8368.7909420us:  [dsi3_master_transmission_checker] measured PDCM period at channel 1: 200.000000 us - 1 pulses left  	/nfs/wrk.zaa/52144_default/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(795) 
UVM_INFO   @    8566.7909420us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 0' 
UVM_INFO   @    8566.7909420us:  [dsi3_master_transmission_checker] measured PDCM period at channel 0: 200.000000 us - 0 pulses left  	/nfs/wrk.zaa/52144_default/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(795) 
UVM_INFO   @    8568.7909580us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 1' 
UVM_INFO   @    8568.7909580us:  [dsi3_master_transmission_checker] measured PDCM period at channel 1: 200.000000 us - 0 pulses left  	/nfs/wrk.zaa/52144_default/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(795) 
UVM_ERROR  @    8848.0261870us:  [dsi3_transaction_recorder] Recorded unexpected number of master transactions at channel 0, expected 3, got 0!  	/nfs/wrk.zaa/52144_default/52144/DIGITAL/tb_eugene/dut/dsi3_transaction_recorder.svh(104) 

Error-[NOA] Null object access
/nfs/wrk.zaa/52144_default/52144/DIGITAL/tb_eugene/sequences/sub_sequences/sync/dsi3_sync_base_seq.sv, 147
  The object at dereference depth 0 is being used before it was 
  constructed/allocated.
  Please make sure that the object is allocated before using it. 
  
  #0 in \dsi3_sync_base_seq::expect_tx_shift  at 
  /nfs/wrk.zaa/52144_default/52144/DIGITAL/tb_eugene/sequences/sub_sequences/sync/dsi3_sync_base_seq.sv:147
  #1 in \external_sync_pdcm_seq::run_tests  at 
  /nfs/wrk.zaa/52144_default/52144/DIGITAL/tb_eugene/sequences/sub_sequences/sync_pin/external_sync_pdcm_seq.svh:61
  #2 in \base_dsi_master_seq::body  at 
  /nfs/wrk.zaa/52144_default/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv:108
  #3 in \uvm_sequence_base::start  at 
  /common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/seq/uvm_sequence_base.svh:347
  #4 in \dsi3_sync_pin_seq::run_tests  at 
  /nfs/wrk.zaa/52144_default/52144/DIGITAL/tb_eugene/sequences/dsi3_sync_pin_seq.sv:14
  #5 in \base_dsi_master_seq::body  at 
  /nfs/wrk.zaa/52144_default/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv:108
  #6 in \uvm_sequence_base::start  at 
  /common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/seq/uvm_sequence_base.svh:347
  #7 in \top_env::run_phase  at 
  /nfs/wrk.zaa/52144_default/52144/DIGITAL/tb_eugene/agents/top/top_env.sv:424
  #8 in \uvm_run_phase::exec_task  at 
  /common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/base/uvm_common_phases.svh:269
  

$finish at simulation time           8855706187
Reporting coverage at the end of simulation ...

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 8855706187 ps

Simulation Performance Summary
==============================
Simulation started at :  Thu Feb 20 15:51:41 2025
Elapsed Time          :  17 sec
CPU Time              :  17.3 sec
Virtual memory size   :  825.4 MB
Resident set size     :  353.0 MB
Shared memory size    :  2.5 MB
Private memory size   :  350.5 MB
Major page faults     :  5
Machine name          :  ex04.elmos.de
==============================

Thu Feb 20 15:51:57 2025

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 ++ ready:   ./simv_52144_dsi3_sync_pin +UVM_VERBOSITY=UVM_MEDIUM +bus_conflict_off +warn=noFCICIO -ucli -assert nopostproc +UVM_LOG_RECORD -verdi_opts '-ssr Verdi.ses' +uvm_set_type_override=top_default_seq,dsi3_sync_pin_seq -i run.tcl -vcs_assert off +UVM_VERDI_TRACE="UVM_AWARE+RAL+TLM+MSG+HIER+PRINT" +UVM_LOG_RECORD +UVM_TESTNAME=top_test +UVM_TR_RECORD +vcs+lic+wait -reportstats -cm line+cond+fsm+tgl+branch+assert -cm_dir DIGITAL/results/vcs/dsi3_sync_pin.vdb -lca   +fsdbfile+dsi3_sync_pin.fsdb
 ++ in dir   /nfs/wrk.zaa/sim/52144/m52144a/dsi3_sync_pin
 ++ on host  ex04.elmos.de
 ++ user     zaa
 ++ endtime  2025-02-20T14:51:57
 ++ took     17 seconds
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
