# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"count_4_tb_time_impl.v" \
"../../../../../count_4.srcs/sim_1/new/count_4_tb.v" \

# Do not sort compile order
nosort
