vendor_name = ModelSim
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/MipsMulticicloDE2Wrapper.vhd
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/simulation/RAMBubble.mif
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/bram.cmp
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/bram.qip
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/bram.vhd
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/Mux4x1.vhd
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/Mux2x1.vhd
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/MipsMulticiclo.vhd
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/Logical.vhd
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/Decoder7Segments.vhd
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/Debounce.vhd
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/Arithmetic.vhd
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/ALUOperation.vhd
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/ULA.vhd
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/blocoOperativo.vhd
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/blocoControle.vhd
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/registrador.vhd
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/bancoRegistrador.vhd
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/extensorSinal.vhd
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/deslEsquerda.vhd
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/Memoria.vhd
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/db/MipsMulticicloDE2Wrapper.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/eiske/Desktop/ViniciusEiske_MarceloMuller/Relatorio3/db/altsyncram_oee1.tdf
design_name = MipsMulticicloDE2Wrapper
instance = comp, \Mips|BO|ULA1|AddSub|Add0~0\, Mips|BO|ULA1|AddSub|Add0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~0\, Mips|BO|ULA1|AddSub|Add1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~2\, Mips|BO|ULA1|AddSub|Add1~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~4\, Mips|BO|ULA1|AddSub|Add0~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~6\, Mips|BO|ULA1|AddSub|Add0~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~10\, Mips|BO|ULA1|AddSub|Add0~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~36\, Mips|BO|ULA1|AddSub|Add0~36, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~38\, Mips|BO|ULA1|AddSub|Add0~38, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~2\, LEDR~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~11\, LEDR~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~22\, LEDR~22, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[11]\, Mips|BO|RDM|CurrentState[11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[12]\, Mips|BO|RDM|CurrentState[12], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~53\, LEDR~53, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|operacaoUla|Operation[2]~3\, Mips|BO|operacaoUla|Operation[2]~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[0]~57\, Mips|BO|ULA1|Output[0]~57, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[0]~58\, Mips|BO|ULA1|Output[0]~58, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[27]\, Mips|BO|PC|CurrentState[27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[25]\, Mips|BO|PC|CurrentState[25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[25]\, Mips|BO|RegA|CurrentState[25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[25]~7\, Mips|BO|muxA|Output[25]~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[21]\, Mips|BO|PC|CurrentState[21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[20]\, Mips|BO|RegA|CurrentState[20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[18]\, Mips|BO|RegA|CurrentState[18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[12]\, Mips|BO|RegA|CurrentState[12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[10]~30\, Mips|BO|muxB|Output[10]~30, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[9]~32\, Mips|BO|muxB|Output[9]~32, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[7]~36\, Mips|BO|muxB|Output[7]~36, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[6]\, Mips|BO|RegA|CurrentState[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[6]~26\, Mips|BO|muxA|Output[6]~26, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[6]~38\, Mips|BO|muxB|Output[6]~38, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[5]~40\, Mips|BO|muxB|Output[5]~40, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[2]\, Mips|BO|RegA|CurrentState[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[2]~46\, Mips|BO|muxB|Output[2]~46, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[15]~65\, Mips|BO|ULA1|Output[15]~65, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[16]~67\, Mips|BO|ULA1|Output[16]~67, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[17]~69\, Mips|BO|ULA1|Output[17]~69, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[20]~71\, Mips|BO|ULA1|Output[20]~71, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[21]~73\, Mips|BO|ULA1|Output[21]~73, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[22]~79\, Mips|BO|ULA1|Output[22]~79, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[23]~81\, Mips|BO|ULA1|Output[23]~81, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[27]~93\, Mips|BO|ULA1|Output[27]~93, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[7]~106\, Mips|BO|ULA1|Output[7]~106, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[25]~115\, Mips|BO|ULA1|Output[25]~115, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[13]~121\, Mips|BO|ULA1|Output[13]~121, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|EnableRegPC_s~17\, Mips|BO|EnableRegPC_s~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[2]~3\, Mips|BO|mux3|Output[2]~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[31]\, Mips|BO|RI|CurrentState[31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][0]\, Mips|BO|reg|CurrentState[22][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][0]\, Mips|BO|reg|CurrentState[26][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][0]\, Mips|BO|reg|CurrentState[18][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux63~0\, Mips|BO|reg|Mux63~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][0]\, Mips|BO|reg|CurrentState[30][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux63~1\, Mips|BO|reg|Mux63~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][0]\, Mips|BO|reg|CurrentState[24][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux63~4\, Mips|BO|reg|Mux63~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][0]\, Mips|BO|reg|CurrentState[14][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux31~2\, Mips|BO|reg|Mux31~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux31~3\, Mips|BO|reg|Mux31~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux31~10\, Mips|BO|reg|Mux31~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux31~14\, Mips|BO|reg|Mux31~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux31~17\, Mips|BO|reg|Mux31~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux31~18\, Mips|BO|reg|Mux31~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][31]\, Mips|BO|reg|CurrentState[30][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][31]\, Mips|BO|reg|CurrentState[20][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][31]\, Mips|BO|reg|CurrentState[16][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux32~4\, Mips|BO|reg|Mux32~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][31]\, Mips|BO|reg|CurrentState[5][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][31]\, Mips|BO|reg|CurrentState[4][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux32~10\, Mips|BO|reg|Mux32~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux32~11\, Mips|BO|reg|Mux32~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][31]\, Mips|BO|reg|CurrentState[11][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][31]\, Mips|BO|reg|CurrentState[1][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][31]\, Mips|BO|reg|CurrentState[2][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][31]\, Mips|BO|reg|CurrentState[0][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux32~14\, Mips|BO|reg|Mux32~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][31]\, Mips|BO|reg|CurrentState[3][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux32~15\, Mips|BO|reg|Mux32~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[31]~125\, Mips|BO|ULA1|Output[31]~125, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux0~2\, Mips|BO|reg|Mux0~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux0~3\, Mips|BO|reg|Mux0~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux0~4\, Mips|BO|reg|Mux0~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux0~5\, Mips|BO|reg|Mux0~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux0~6\, Mips|BO|reg|Mux0~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux0~10\, Mips|BO|reg|Mux0~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux0~14\, Mips|BO|reg|Mux0~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux0~15\, Mips|BO|reg|Mux0~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux0~17\, Mips|BO|reg|Mux0~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux0~18\, Mips|BO|reg|Mux0~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][30]\, Mips|BO|reg|CurrentState[16][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux1~4\, Mips|BO|reg|Mux1~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux1~5\, Mips|BO|reg|Mux1~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][30]\, Mips|BO|reg|CurrentState[31][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][30]\, Mips|BO|reg|CurrentState[8][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux1~10\, Mips|BO|reg|Mux1~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][30]\, Mips|BO|reg|CurrentState[6][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][30]\, Mips|BO|reg|CurrentState[4][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux1~12\, Mips|BO|reg|Mux1~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux1~17\, Mips|BO|reg|Mux1~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][30]\, Mips|BO|reg|CurrentState[15][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux1~18\, Mips|BO|reg|Mux1~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux33~0\, Mips|BO|reg|Mux33~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux33~1\, Mips|BO|reg|Mux33~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux33~12\, Mips|BO|reg|Mux33~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux33~13\, Mips|BO|reg|Mux33~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux33~14\, Mips|BO|reg|Mux33~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux33~15\, Mips|BO|reg|Mux33~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux33~16\, Mips|BO|reg|Mux33~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][29]\, Mips|BO|reg|CurrentState[20][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][29]\, Mips|BO|reg|CurrentState[16][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux2~4\, Mips|BO|reg|Mux2~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux2~5\, Mips|BO|reg|Mux2~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux2~10\, Mips|BO|reg|Mux2~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][29]\, Mips|BO|reg|CurrentState[7][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux2~11\, Mips|BO|reg|Mux2~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux2~12\, Mips|BO|reg|Mux2~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][29]\, Mips|BO|reg|CurrentState[0][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux34~2\, Mips|BO|reg|Mux34~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux34~4\, Mips|BO|reg|Mux34~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux34~7\, Mips|BO|reg|Mux34~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux34~14\, Mips|BO|reg|Mux34~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[28]~35\, Mips|BO|mux3|Output[28]~35, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][28]\, Mips|BO|reg|CurrentState[22][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][28]\, Mips|BO|reg|CurrentState[26][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux3~0\, Mips|BO|reg|Mux3~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux3~1\, Mips|BO|reg|Mux3~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][28]\, Mips|BO|reg|CurrentState[20][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][28]\, Mips|BO|reg|CurrentState[24][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][28]\, Mips|BO|reg|CurrentState[16][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux3~4\, Mips|BO|reg|Mux3~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][28]\, Mips|BO|reg|CurrentState[28][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux3~5\, Mips|BO|reg|Mux3~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][28]\, Mips|BO|reg|CurrentState[8][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux3~10\, Mips|BO|reg|Mux3~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux3~11\, Mips|BO|reg|Mux3~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][28]\, Mips|BO|reg|CurrentState[2][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][28]\, Mips|BO|reg|CurrentState[15][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux35~4\, Mips|BO|reg|Mux35~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux35~5\, Mips|BO|reg|Mux35~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux35~12\, Mips|BO|reg|Mux35~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux35~13\, Mips|BO|reg|Mux35~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux35~14\, Mips|BO|reg|Mux35~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux35~15\, Mips|BO|reg|Mux35~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux35~16\, Mips|BO|reg|Mux35~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[27]~37\, Mips|BO|mux3|Output[27]~37, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[27]~38\, Mips|BO|mux3|Output[27]~38, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][27]\, Mips|BO|reg|CurrentState[26][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][27]\, Mips|BO|reg|CurrentState[27][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][27]\, Mips|BO|reg|CurrentState[19][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux4~7\, Mips|BO|reg|Mux4~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][27]\, Mips|BO|reg|CurrentState[6][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][27]\, Mips|BO|reg|CurrentState[5][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][27]\, Mips|BO|reg|CurrentState[4][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux4~10\, Mips|BO|reg|Mux4~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][27]\, Mips|BO|reg|CurrentState[7][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux4~11\, Mips|BO|reg|Mux4~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux4~12\, Mips|BO|reg|Mux4~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux4~13\, Mips|BO|reg|Mux4~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux4~14\, Mips|BO|reg|Mux4~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][27]\, Mips|BO|reg|CurrentState[3][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux4~15\, Mips|BO|reg|Mux4~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux4~16\, Mips|BO|reg|Mux4~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][27]\, Mips|BO|reg|CurrentState[14][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][27]\, Mips|BO|reg|CurrentState[12][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux4~17\, Mips|BO|reg|Mux4~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux4~18\, Mips|BO|reg|Mux4~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux4~19\, Mips|BO|reg|Mux4~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux36~0\, Mips|BO|reg|Mux36~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux36~7\, Mips|BO|reg|Mux36~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux36~8\, Mips|BO|reg|Mux36~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux36~10\, Mips|BO|reg|Mux36~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux36~11\, Mips|BO|reg|Mux36~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][26]\, Mips|BO|reg|CurrentState[26][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][26]\, Mips|BO|reg|CurrentState[25][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux5~2\, Mips|BO|reg|Mux5~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux5~3\, Mips|BO|reg|Mux5~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][26]\, Mips|BO|reg|CurrentState[24][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux5~4\, Mips|BO|reg|Mux5~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux5~5\, Mips|BO|reg|Mux5~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux5~6\, Mips|BO|reg|Mux5~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][26]\, Mips|BO|reg|CurrentState[6][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][26]\, Mips|BO|reg|CurrentState[4][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux5~12\, Mips|BO|reg|Mux5~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][26]\, Mips|BO|reg|CurrentState[2][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][26]\, Mips|BO|reg|CurrentState[1][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][26]\, Mips|BO|reg|CurrentState[0][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux5~14\, Mips|BO|reg|Mux5~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][26]\, Mips|BO|reg|CurrentState[3][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux5~15\, Mips|BO|reg|Mux5~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][26]\, Mips|BO|reg|CurrentState[13][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux5~17\, Mips|BO|reg|Mux5~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux5~18\, Mips|BO|reg|Mux5~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux37~12\, Mips|BO|reg|Mux37~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux37~13\, Mips|BO|reg|Mux37~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux37~14\, Mips|BO|reg|Mux37~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux37~15\, Mips|BO|reg|Mux37~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux37~16\, Mips|BO|reg|Mux37~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[25]~41\, Mips|BO|mux3|Output[25]~41, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[25]~42\, Mips|BO|mux3|Output[25]~42, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][25]\, Mips|BO|reg|CurrentState[21][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][25]\, Mips|BO|reg|CurrentState[25][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][25]\, Mips|BO|reg|CurrentState[17][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux6~0\, Mips|BO|reg|Mux6~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][25]\, Mips|BO|reg|CurrentState[29][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux6~1\, Mips|BO|reg|Mux6~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][25]\, Mips|BO|reg|CurrentState[26][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][25]\, Mips|BO|reg|CurrentState[22][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][25]\, Mips|BO|reg|CurrentState[18][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux6~2\, Mips|BO|reg|Mux6~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][25]\, Mips|BO|reg|CurrentState[30][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux6~3\, Mips|BO|reg|Mux6~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][25]\, Mips|BO|reg|CurrentState[20][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][25]\, Mips|BO|reg|CurrentState[16][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux6~4\, Mips|BO|reg|Mux6~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux6~5\, Mips|BO|reg|Mux6~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux6~6\, Mips|BO|reg|Mux6~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][25]\, Mips|BO|reg|CurrentState[27][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux6~7\, Mips|BO|reg|Mux6~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux6~8\, Mips|BO|reg|Mux6~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux6~9\, Mips|BO|reg|Mux6~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux6~10\, Mips|BO|reg|Mux6~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux6~11\, Mips|BO|reg|Mux6~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][25]\, Mips|BO|reg|CurrentState[10][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux6~12\, Mips|BO|reg|Mux6~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux6~13\, Mips|BO|reg|Mux6~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][25]\, Mips|BO|reg|CurrentState[2][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][25]\, Mips|BO|reg|CurrentState[0][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux6~14\, Mips|BO|reg|Mux6~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux6~15\, Mips|BO|reg|Mux6~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux6~16\, Mips|BO|reg|Mux6~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][25]\, Mips|BO|reg|CurrentState[14][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux6~17\, Mips|BO|reg|Mux6~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux6~18\, Mips|BO|reg|Mux6~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux6~19\, Mips|BO|reg|Mux6~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux6~20\, Mips|BO|reg|Mux6~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux38~0\, Mips|BO|reg|Mux38~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux38~1\, Mips|BO|reg|Mux38~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux38~2\, Mips|BO|reg|Mux38~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux38~3\, Mips|BO|reg|Mux38~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux38~4\, Mips|BO|reg|Mux38~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux38~14\, Mips|BO|reg|Mux38~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][24]\, Mips|BO|reg|CurrentState[29][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][24]\, Mips|BO|reg|CurrentState[19][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux7~7\, Mips|BO|reg|Mux7~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux7~8\, Mips|BO|reg|Mux7~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][24]\, Mips|BO|reg|CurrentState[10][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][24]\, Mips|BO|reg|CurrentState[9][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][24]\, Mips|BO|reg|CurrentState[8][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux7~10\, Mips|BO|reg|Mux7~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][24]\, Mips|BO|reg|CurrentState[11][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux7~11\, Mips|BO|reg|Mux7~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][24]\, Mips|BO|reg|CurrentState[5][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][24]\, Mips|BO|reg|CurrentState[13][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux39~2\, Mips|BO|reg|Mux39~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux39~3\, Mips|BO|reg|Mux39~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux39~4\, Mips|BO|reg|Mux39~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux39~5\, Mips|BO|reg|Mux39~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux39~6\, Mips|BO|reg|Mux39~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux39~10\, Mips|BO|reg|Mux39~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux39~11\, Mips|BO|reg|Mux39~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][23]\, Mips|BO|reg|CurrentState[21][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux8~0\, Mips|BO|reg|Mux8~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux8~1\, Mips|BO|reg|Mux8~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][23]\, Mips|BO|reg|CurrentState[22][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][23]\, Mips|BO|reg|CurrentState[18][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux8~2\, Mips|BO|reg|Mux8~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][23]\, Mips|BO|reg|CurrentState[24][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][23]\, Mips|BO|reg|CurrentState[20][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux8~4\, Mips|BO|reg|Mux8~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux8~5\, Mips|BO|reg|Mux8~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][23]\, Mips|BO|reg|CurrentState[27][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][23]\, Mips|BO|reg|CurrentState[19][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux8~7\, Mips|BO|reg|Mux8~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][23]\, Mips|BO|reg|CurrentState[6][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][23]\, Mips|BO|reg|CurrentState[8][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux8~12\, Mips|BO|reg|Mux8~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][23]\, Mips|BO|reg|CurrentState[2][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][23]\, Mips|BO|reg|CurrentState[0][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux8~14\, Mips|BO|reg|Mux8~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][23]\, Mips|BO|reg|CurrentState[13][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][23]\, Mips|BO|reg|CurrentState[12][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux8~17\, Mips|BO|reg|Mux8~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux8~18\, Mips|BO|reg|Mux8~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux40~2\, Mips|BO|reg|Mux40~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux40~3\, Mips|BO|reg|Mux40~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux40~7\, Mips|BO|reg|Mux40~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux40~8\, Mips|BO|reg|Mux40~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux40~10\, Mips|BO|reg|Mux40~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux40~11\, Mips|BO|reg|Mux40~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux40~14\, Mips|BO|reg|Mux40~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux40~15\, Mips|BO|reg|Mux40~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux40~17\, Mips|BO|reg|Mux40~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][22]\, Mips|BO|reg|CurrentState[21][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][22]\, Mips|BO|reg|CurrentState[20][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux9~7\, Mips|BO|reg|Mux9~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][22]\, Mips|BO|reg|CurrentState[31][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux9~8\, Mips|BO|reg|Mux9~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][22]\, Mips|BO|reg|CurrentState[9][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][22]\, Mips|BO|reg|CurrentState[8][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux9~10\, Mips|BO|reg|Mux9~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux9~12\, Mips|BO|reg|Mux9~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][22]\, Mips|BO|reg|CurrentState[2][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][22]\, Mips|BO|reg|CurrentState[1][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][22]\, Mips|BO|reg|CurrentState[0][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux9~14\, Mips|BO|reg|Mux9~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][22]\, Mips|BO|reg|CurrentState[3][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux9~15\, Mips|BO|reg|Mux9~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][22]\, Mips|BO|reg|CurrentState[14][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][22]\, Mips|BO|reg|CurrentState[12][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux9~17\, Mips|BO|reg|Mux9~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux41~2\, Mips|BO|reg|Mux41~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux41~3\, Mips|BO|reg|Mux41~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux41~4\, Mips|BO|reg|Mux41~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux41~5\, Mips|BO|reg|Mux41~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux41~6\, Mips|BO|reg|Mux41~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux41~10\, Mips|BO|reg|Mux41~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux41~14\, Mips|BO|reg|Mux41~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux41~15\, Mips|BO|reg|Mux41~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux41~17\, Mips|BO|reg|Mux41~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux41~18\, Mips|BO|reg|Mux41~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[21]\, Mips|BO|ULASaida|CurrentState[21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[21]~49\, Mips|BO|mux3|Output[21]~49, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[21]~50\, Mips|BO|mux3|Output[21]~50, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][21]\, Mips|BO|reg|CurrentState[21][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux10~0\, Mips|BO|reg|Mux10~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux10~1\, Mips|BO|reg|Mux10~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][21]\, Mips|BO|reg|CurrentState[22][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][21]\, Mips|BO|reg|CurrentState[18][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux10~2\, Mips|BO|reg|Mux10~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux10~3\, Mips|BO|reg|Mux10~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][21]\, Mips|BO|reg|CurrentState[28][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][21]\, Mips|BO|reg|CurrentState[31][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][21]\, Mips|BO|reg|CurrentState[9][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][21]\, Mips|BO|reg|CurrentState[10][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][21]\, Mips|BO|reg|CurrentState[8][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux10~12\, Mips|BO|reg|Mux10~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][21]\, Mips|BO|reg|CurrentState[11][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux10~13\, Mips|BO|reg|Mux10~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][21]\, Mips|BO|reg|CurrentState[2][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][21]\, Mips|BO|reg|CurrentState[0][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux10~14\, Mips|BO|reg|Mux10~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][21]\, Mips|BO|reg|CurrentState[14][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][21]\, Mips|BO|reg|CurrentState[13][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux42~2\, Mips|BO|reg|Mux42~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux42~7\, Mips|BO|reg|Mux42~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux42~8\, Mips|BO|reg|Mux42~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux42~12\, Mips|BO|reg|Mux42~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux42~13\, Mips|BO|reg|Mux42~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux42~14\, Mips|BO|reg|Mux42~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux42~15\, Mips|BO|reg|Mux42~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux42~16\, Mips|BO|reg|Mux42~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][20]\, Mips|BO|reg|CurrentState[22][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][20]\, Mips|BO|reg|CurrentState[26][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][20]\, Mips|BO|reg|CurrentState[18][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux11~0\, Mips|BO|reg|Mux11~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][20]\, Mips|BO|reg|CurrentState[30][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux11~1\, Mips|BO|reg|Mux11~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][20]\, Mips|BO|reg|CurrentState[25][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][20]\, Mips|BO|reg|CurrentState[21][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][20]\, Mips|BO|reg|CurrentState[17][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux11~2\, Mips|BO|reg|Mux11~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][20]\, Mips|BO|reg|CurrentState[29][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux11~3\, Mips|BO|reg|Mux11~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][20]\, Mips|BO|reg|CurrentState[20][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][20]\, Mips|BO|reg|CurrentState[24][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][20]\, Mips|BO|reg|CurrentState[16][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux11~4\, Mips|BO|reg|Mux11~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][20]\, Mips|BO|reg|CurrentState[28][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux11~5\, Mips|BO|reg|Mux11~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux11~6\, Mips|BO|reg|Mux11~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][20]\, Mips|BO|reg|CurrentState[27][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][20]\, Mips|BO|reg|CurrentState[23][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][20]\, Mips|BO|reg|CurrentState[19][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux11~7\, Mips|BO|reg|Mux11~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][20]\, Mips|BO|reg|CurrentState[31][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux11~8\, Mips|BO|reg|Mux11~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux11~9\, Mips|BO|reg|Mux11~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][20]\, Mips|BO|reg|CurrentState[9][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][20]\, Mips|BO|reg|CurrentState[8][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux11~10\, Mips|BO|reg|Mux11~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux11~11\, Mips|BO|reg|Mux11~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][20]\, Mips|BO|reg|CurrentState[5][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][20]\, Mips|BO|reg|CurrentState[6][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][20]\, Mips|BO|reg|CurrentState[4][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux11~12\, Mips|BO|reg|Mux11~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][20]\, Mips|BO|reg|CurrentState[7][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux11~13\, Mips|BO|reg|Mux11~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][20]\, Mips|BO|reg|CurrentState[2][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][20]\, Mips|BO|reg|CurrentState[1][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][20]\, Mips|BO|reg|CurrentState[0][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux11~14\, Mips|BO|reg|Mux11~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][20]\, Mips|BO|reg|CurrentState[3][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux11~15\, Mips|BO|reg|Mux11~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux11~16\, Mips|BO|reg|Mux11~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][20]\, Mips|BO|reg|CurrentState[14][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux11~17\, Mips|BO|reg|Mux11~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux11~18\, Mips|BO|reg|Mux11~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux11~19\, Mips|BO|reg|Mux11~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux11~20\, Mips|BO|reg|Mux11~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux43~0\, Mips|BO|reg|Mux43~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux43~1\, Mips|BO|reg|Mux43~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux43~2\, Mips|BO|reg|Mux43~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux43~3\, Mips|BO|reg|Mux43~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux43~4\, Mips|BO|reg|Mux43~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux43~5\, Mips|BO|reg|Mux43~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux43~6\, Mips|BO|reg|Mux43~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux43~7\, Mips|BO|reg|Mux43~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux43~8\, Mips|BO|reg|Mux43~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux43~9\, Mips|BO|reg|Mux43~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux43~10\, Mips|BO|reg|Mux43~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux43~12\, Mips|BO|reg|Mux43~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux43~13\, Mips|BO|reg|Mux43~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux43~14\, Mips|BO|reg|Mux43~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux43~15\, Mips|BO|reg|Mux43~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux43~16\, Mips|BO|reg|Mux43~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][19]\, Mips|BO|reg|CurrentState[9][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][19]\, Mips|BO|reg|CurrentState[10][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][19]\, Mips|BO|reg|CurrentState[1][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][19]\, Mips|BO|reg|CurrentState[14][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][19]\, Mips|BO|reg|CurrentState[13][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][19]\, Mips|BO|reg|CurrentState[12][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux12~17\, Mips|BO|reg|Mux12~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][19]\, Mips|BO|reg|CurrentState[15][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux12~18\, Mips|BO|reg|Mux12~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux44~4\, Mips|BO|reg|Mux44~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux44~12\, Mips|BO|reg|Mux44~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux44~13\, Mips|BO|reg|Mux44~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux44~17\, Mips|BO|reg|Mux44~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux44~18\, Mips|BO|reg|Mux44~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux13~0\, Mips|BO|reg|Mux13~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux13~1\, Mips|BO|reg|Mux13~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux13~2\, Mips|BO|reg|Mux13~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux13~3\, Mips|BO|reg|Mux13~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][18]\, Mips|BO|reg|CurrentState[20][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][18]\, Mips|BO|reg|CurrentState[24][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][18]\, Mips|BO|reg|CurrentState[16][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux13~4\, Mips|BO|reg|Mux13~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][18]\, Mips|BO|reg|CurrentState[28][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux13~5\, Mips|BO|reg|Mux13~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux13~6\, Mips|BO|reg|Mux13~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux13~7\, Mips|BO|reg|Mux13~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux13~8\, Mips|BO|reg|Mux13~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux13~9\, Mips|BO|reg|Mux13~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][18]\, Mips|BO|reg|CurrentState[10][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][18]\, Mips|BO|reg|CurrentState[9][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][18]\, Mips|BO|reg|CurrentState[8][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux13~10\, Mips|BO|reg|Mux13~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][18]\, Mips|BO|reg|CurrentState[11][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux13~11\, Mips|BO|reg|Mux13~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][18]\, Mips|BO|reg|CurrentState[5][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][18]\, Mips|BO|reg|CurrentState[6][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][18]\, Mips|BO|reg|CurrentState[4][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux13~12\, Mips|BO|reg|Mux13~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][18]\, Mips|BO|reg|CurrentState[7][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux13~13\, Mips|BO|reg|Mux13~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][18]\, Mips|BO|reg|CurrentState[1][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][18]\, Mips|BO|reg|CurrentState[0][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux13~14\, Mips|BO|reg|Mux13~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux13~15\, Mips|BO|reg|Mux13~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux13~16\, Mips|BO|reg|Mux13~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][18]\, Mips|BO|reg|CurrentState[14][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][18]\, Mips|BO|reg|CurrentState[12][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux13~17\, Mips|BO|reg|Mux13~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux13~18\, Mips|BO|reg|Mux13~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux13~19\, Mips|BO|reg|Mux13~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux13~20\, Mips|BO|reg|Mux13~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux45~4\, Mips|BO|reg|Mux45~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux45~5\, Mips|BO|reg|Mux45~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux45~10\, Mips|BO|reg|Mux45~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux45~11\, Mips|BO|reg|Mux45~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux45~12\, Mips|BO|reg|Mux45~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux45~13\, Mips|BO|reg|Mux45~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux45~14\, Mips|BO|reg|Mux45~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux45~17\, Mips|BO|reg|Mux45~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][17]\, Mips|BO|reg|CurrentState[21][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][17]\, Mips|BO|reg|CurrentState[17][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux14~2\, Mips|BO|reg|Mux14~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux14~4\, Mips|BO|reg|Mux14~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux14~5\, Mips|BO|reg|Mux14~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux14~7\, Mips|BO|reg|Mux14~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux14~8\, Mips|BO|reg|Mux14~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux14~10\, Mips|BO|reg|Mux14~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][17]\, Mips|BO|reg|CurrentState[13][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux14~17\, Mips|BO|reg|Mux14~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux14~18\, Mips|BO|reg|Mux14~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux46~0\, Mips|BO|reg|Mux46~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux46~1\, Mips|BO|reg|Mux46~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux15~0\, Mips|BO|reg|Mux15~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][16]\, Mips|BO|reg|CurrentState[29][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][16]\, Mips|BO|reg|CurrentState[20][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][16]\, Mips|BO|reg|CurrentState[16][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux15~4\, Mips|BO|reg|Mux15~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux15~5\, Mips|BO|reg|Mux15~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][16]\, Mips|BO|reg|CurrentState[27][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][16]\, Mips|BO|reg|CurrentState[10][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][16]\, Mips|BO|reg|CurrentState[9][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][16]\, Mips|BO|reg|CurrentState[8][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux15~10\, Mips|BO|reg|Mux15~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][16]\, Mips|BO|reg|CurrentState[11][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux15~11\, Mips|BO|reg|Mux15~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][16]\, Mips|BO|reg|CurrentState[6][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][16]\, Mips|BO|reg|CurrentState[4][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux15~12\, Mips|BO|reg|Mux15~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][16]\, Mips|BO|reg|CurrentState[2][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][16]\, Mips|BO|reg|CurrentState[1][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux15~14\, Mips|BO|reg|Mux15~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux15~15\, Mips|BO|reg|Mux15~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux15~17\, Mips|BO|reg|Mux15~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux47~10\, Mips|BO|reg|Mux47~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux47~11\, Mips|BO|reg|Mux47~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux47~12\, Mips|BO|reg|Mux47~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][15]\, Mips|BO|reg|CurrentState[21][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux16~0\, Mips|BO|reg|Mux16~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux16~1\, Mips|BO|reg|Mux16~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][15]\, Mips|BO|reg|CurrentState[22][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux16~2\, Mips|BO|reg|Mux16~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][15]\, Mips|BO|reg|CurrentState[4][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][15]\, Mips|BO|reg|CurrentState[9][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][15]\, Mips|BO|reg|CurrentState[2][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][15]\, Mips|BO|reg|CurrentState[3][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][15]\, Mips|BO|reg|CurrentState[13][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux16~17\, Mips|BO|reg|Mux16~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux16~18\, Mips|BO|reg|Mux16~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux48~7\, Mips|BO|reg|Mux48~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux48~8\, Mips|BO|reg|Mux48~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux48~10\, Mips|BO|reg|Mux48~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux48~12\, Mips|BO|reg|Mux48~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux48~13\, Mips|BO|reg|Mux48~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux48~14\, Mips|BO|reg|Mux48~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux48~15\, Mips|BO|reg|Mux48~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux48~16\, Mips|BO|reg|Mux48~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][14]\, Mips|BO|reg|CurrentState[23][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][14]\, Mips|BO|reg|CurrentState[31][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][14]\, Mips|BO|reg|CurrentState[9][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux17~10\, Mips|BO|reg|Mux17~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][14]\, Mips|BO|reg|CurrentState[11][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux17~11\, Mips|BO|reg|Mux17~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][14]\, Mips|BO|reg|CurrentState[7][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][14]\, Mips|BO|reg|CurrentState[15][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux49~7\, Mips|BO|reg|Mux49~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux49~8\, Mips|BO|reg|Mux49~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux49~14\, Mips|BO|reg|Mux49~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux49~17\, Mips|BO|reg|Mux49~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux49~18\, Mips|BO|reg|Mux49~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][13]\, Mips|BO|reg|CurrentState[16][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][13]\, Mips|BO|reg|CurrentState[23][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][13]\, Mips|BO|reg|CurrentState[27][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][13]\, Mips|BO|reg|CurrentState[19][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux18~7\, Mips|BO|reg|Mux18~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][13]\, Mips|BO|reg|CurrentState[31][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux18~8\, Mips|BO|reg|Mux18~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][13]\, Mips|BO|reg|CurrentState[6][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux18~10\, Mips|BO|reg|Mux18~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux18~11\, Mips|BO|reg|Mux18~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux18~12\, Mips|BO|reg|Mux18~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux18~13\, Mips|BO|reg|Mux18~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][13]\, Mips|BO|reg|CurrentState[1][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][13]\, Mips|BO|reg|CurrentState[13][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][13]\, Mips|BO|reg|CurrentState[12][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux18~17\, Mips|BO|reg|Mux18~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux50~4\, Mips|BO|reg|Mux50~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux50~7\, Mips|BO|reg|Mux50~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux50~8\, Mips|BO|reg|Mux50~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux50~17\, Mips|BO|reg|Mux50~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux50~18\, Mips|BO|reg|Mux50~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][12]\, Mips|BO|reg|CurrentState[22][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][12]\, Mips|BO|reg|CurrentState[26][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][12]\, Mips|BO|reg|CurrentState[18][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux19~0\, Mips|BO|reg|Mux19~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][12]\, Mips|BO|reg|CurrentState[30][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux19~1\, Mips|BO|reg|Mux19~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][12]\, Mips|BO|reg|CurrentState[17][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux19~2\, Mips|BO|reg|Mux19~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux19~3\, Mips|BO|reg|Mux19~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][12]\, Mips|BO|reg|CurrentState[24][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux19~4\, Mips|BO|reg|Mux19~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux19~5\, Mips|BO|reg|Mux19~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux19~6\, Mips|BO|reg|Mux19~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux19~7\, Mips|BO|reg|Mux19~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux19~8\, Mips|BO|reg|Mux19~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux19~9\, Mips|BO|reg|Mux19~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux19~10\, Mips|BO|reg|Mux19~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][12]\, Mips|BO|reg|CurrentState[11][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux19~11\, Mips|BO|reg|Mux19~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][12]\, Mips|BO|reg|CurrentState[5][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][12]\, Mips|BO|reg|CurrentState[6][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux19~12\, Mips|BO|reg|Mux19~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux19~13\, Mips|BO|reg|Mux19~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][12]\, Mips|BO|reg|CurrentState[2][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux19~14\, Mips|BO|reg|Mux19~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux19~15\, Mips|BO|reg|Mux19~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux19~16\, Mips|BO|reg|Mux19~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][12]\, Mips|BO|reg|CurrentState[13][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][12]\, Mips|BO|reg|CurrentState[14][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][12]\, Mips|BO|reg|CurrentState[12][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux19~17\, Mips|BO|reg|Mux19~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][12]\, Mips|BO|reg|CurrentState[15][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux19~18\, Mips|BO|reg|Mux19~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux19~19\, Mips|BO|reg|Mux19~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux19~20\, Mips|BO|reg|Mux19~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux51~0\, Mips|BO|reg|Mux51~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux51~1\, Mips|BO|reg|Mux51~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux51~17\, Mips|BO|reg|Mux51~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux51~18\, Mips|BO|reg|Mux51~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][11]\, Mips|BO|reg|CurrentState[21][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][11]\, Mips|BO|reg|CurrentState[25][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][11]\, Mips|BO|reg|CurrentState[27][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][11]\, Mips|BO|reg|CurrentState[10][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][11]\, Mips|BO|reg|CurrentState[8][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux20~12\, Mips|BO|reg|Mux20~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][11]\, Mips|BO|reg|CurrentState[13][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux20~17\, Mips|BO|reg|Mux20~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][11]\, Mips|BO|reg|CurrentState[15][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux20~18\, Mips|BO|reg|Mux20~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux52~0\, Mips|BO|reg|Mux52~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux52~1\, Mips|BO|reg|Mux52~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux52~12\, Mips|BO|reg|Mux52~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux52~13\, Mips|BO|reg|Mux52~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux52~14\, Mips|BO|reg|Mux52~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux52~15\, Mips|BO|reg|Mux52~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux52~16\, Mips|BO|reg|Mux52~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux21~2\, Mips|BO|reg|Mux21~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux21~3\, Mips|BO|reg|Mux21~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][10]\, Mips|BO|reg|CurrentState[20][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux21~4\, Mips|BO|reg|Mux21~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux21~5\, Mips|BO|reg|Mux21~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux21~6\, Mips|BO|reg|Mux21~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][10]\, Mips|BO|reg|CurrentState[23][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux21~7\, Mips|BO|reg|Mux21~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][10]\, Mips|BO|reg|CurrentState[14][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][10]\, Mips|BO|reg|CurrentState[12][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux21~17\, Mips|BO|reg|Mux21~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux53~0\, Mips|BO|reg|Mux53~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux53~14\, Mips|BO|reg|Mux53~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux53~17\, Mips|BO|reg|Mux53~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux53~18\, Mips|BO|reg|Mux53~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux22~0\, Mips|BO|reg|Mux22~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][9]\, Mips|BO|reg|CurrentState[22][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux22~2\, Mips|BO|reg|Mux22~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux22~4\, Mips|BO|reg|Mux22~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][9]\, Mips|BO|reg|CurrentState[19][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux22~7\, Mips|BO|reg|Mux22~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux22~8\, Mips|BO|reg|Mux22~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][9]\, Mips|BO|reg|CurrentState[7][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][9]\, Mips|BO|reg|CurrentState[11][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][9]\, Mips|BO|reg|CurrentState[3][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][9]\, Mips|BO|reg|CurrentState[13][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][9]\, Mips|BO|reg|CurrentState[12][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux22~17\, Mips|BO|reg|Mux22~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux54~10\, Mips|BO|reg|Mux54~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux54~11\, Mips|BO|reg|Mux54~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux54~12\, Mips|BO|reg|Mux54~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux54~13\, Mips|BO|reg|Mux54~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux54~14\, Mips|BO|reg|Mux54~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux54~15\, Mips|BO|reg|Mux54~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux54~16\, Mips|BO|reg|Mux54~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux54~17\, Mips|BO|reg|Mux54~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux54~18\, Mips|BO|reg|Mux54~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux54~19\, Mips|BO|reg|Mux54~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux23~0\, Mips|BO|reg|Mux23~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][8]\, Mips|BO|reg|CurrentState[30][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux23~1\, Mips|BO|reg|Mux23~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][8]\, Mips|BO|reg|CurrentState[29][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][8]\, Mips|BO|reg|CurrentState[28][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux23~7\, Mips|BO|reg|Mux23~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][8]\, Mips|BO|reg|CurrentState[11][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][8]\, Mips|BO|reg|CurrentState[2][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][8]\, Mips|BO|reg|CurrentState[14][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][8]\, Mips|BO|reg|CurrentState[12][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux23~17\, Mips|BO|reg|Mux23~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux23~18\, Mips|BO|reg|Mux23~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux55~2\, Mips|BO|reg|Mux55~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux55~3\, Mips|BO|reg|Mux55~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux55~4\, Mips|BO|reg|Mux55~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux55~5\, Mips|BO|reg|Mux55~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux55~6\, Mips|BO|reg|Mux55~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux55~10\, Mips|BO|reg|Mux55~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux55~11\, Mips|BO|reg|Mux55~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux55~12\, Mips|BO|reg|Mux55~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux55~14\, Mips|BO|reg|Mux55~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux55~15\, Mips|BO|reg|Mux55~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux55~17\, Mips|BO|reg|Mux55~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][7]\, Mips|BO|reg|CurrentState[24][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][7]\, Mips|BO|reg|CurrentState[27][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux24~7\, Mips|BO|reg|Mux24~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][7]\, Mips|BO|reg|CurrentState[9][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][7]\, Mips|BO|reg|CurrentState[10][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][7]\, Mips|BO|reg|CurrentState[8][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux24~12\, Mips|BO|reg|Mux24~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][7]\, Mips|BO|reg|CurrentState[11][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux24~13\, Mips|BO|reg|Mux24~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][7]\, Mips|BO|reg|CurrentState[1][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][7]\, Mips|BO|reg|CurrentState[2][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][7]\, Mips|BO|reg|CurrentState[0][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux24~14\, Mips|BO|reg|Mux24~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][7]\, Mips|BO|reg|CurrentState[3][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux24~15\, Mips|BO|reg|Mux24~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux24~16\, Mips|BO|reg|Mux24~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][7]\, Mips|BO|reg|CurrentState[14][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux56~4\, Mips|BO|reg|Mux56~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux56~5\, Mips|BO|reg|Mux56~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux56~10\, Mips|BO|reg|Mux56~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux56~11\, Mips|BO|reg|Mux56~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux56~12\, Mips|BO|reg|Mux56~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux56~13\, Mips|BO|reg|Mux56~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux56~14\, Mips|BO|reg|Mux56~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux56~15\, Mips|BO|reg|Mux56~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux56~16\, Mips|BO|reg|Mux56~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux56~17\, Mips|BO|reg|Mux56~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux56~18\, Mips|BO|reg|Mux56~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux56~19\, Mips|BO|reg|Mux56~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][6]\, Mips|BO|reg|CurrentState[26][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][6]\, Mips|BO|reg|CurrentState[18][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux25~0\, Mips|BO|reg|Mux25~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux25~1\, Mips|BO|reg|Mux25~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux25~2\, Mips|BO|reg|Mux25~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux25~3\, Mips|BO|reg|Mux25~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][6]\, Mips|BO|reg|CurrentState[20][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][6]\, Mips|BO|reg|CurrentState[24][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][6]\, Mips|BO|reg|CurrentState[16][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux25~4\, Mips|BO|reg|Mux25~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][6]\, Mips|BO|reg|CurrentState[28][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux25~5\, Mips|BO|reg|Mux25~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux25~6\, Mips|BO|reg|Mux25~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][6]\, Mips|BO|reg|CurrentState[27][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][6]\, Mips|BO|reg|CurrentState[23][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][6]\, Mips|BO|reg|CurrentState[19][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux25~7\, Mips|BO|reg|Mux25~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][6]\, Mips|BO|reg|CurrentState[31][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux25~8\, Mips|BO|reg|Mux25~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux25~9\, Mips|BO|reg|Mux25~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][6]\, Mips|BO|reg|CurrentState[10][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][6]\, Mips|BO|reg|CurrentState[9][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][6]\, Mips|BO|reg|CurrentState[8][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux25~10\, Mips|BO|reg|Mux25~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][6]\, Mips|BO|reg|CurrentState[11][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux25~11\, Mips|BO|reg|Mux25~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][6]\, Mips|BO|reg|CurrentState[5][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux25~12\, Mips|BO|reg|Mux25~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux25~13\, Mips|BO|reg|Mux25~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][6]\, Mips|BO|reg|CurrentState[2][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][6]\, Mips|BO|reg|CurrentState[0][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux25~14\, Mips|BO|reg|Mux25~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux25~15\, Mips|BO|reg|Mux25~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux25~16\, Mips|BO|reg|Mux25~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][6]\, Mips|BO|reg|CurrentState[12][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux25~17\, Mips|BO|reg|Mux25~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux25~18\, Mips|BO|reg|Mux25~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux25~19\, Mips|BO|reg|Mux25~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux25~20\, Mips|BO|reg|Mux25~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux57~0\, Mips|BO|reg|Mux57~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux57~4\, Mips|BO|reg|Mux57~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux57~5\, Mips|BO|reg|Mux57~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux57~7\, Mips|BO|reg|Mux57~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux57~8\, Mips|BO|reg|Mux57~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux57~10\, Mips|BO|reg|Mux57~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux57~11\, Mips|BO|reg|Mux57~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][5]\, Mips|BO|reg|CurrentState[22][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][5]\, Mips|BO|reg|CurrentState[18][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux26~2\, Mips|BO|reg|Mux26~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][5]\, Mips|BO|reg|CurrentState[20][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][5]\, Mips|BO|reg|CurrentState[28][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][5]\, Mips|BO|reg|CurrentState[27][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux26~12\, Mips|BO|reg|Mux26~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][5]\, Mips|BO|reg|CurrentState[2][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux26~14\, Mips|BO|reg|Mux26~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux26~15\, Mips|BO|reg|Mux26~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][5]\, Mips|BO|reg|CurrentState[13][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux26~17\, Mips|BO|reg|Mux26~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux26~18\, Mips|BO|reg|Mux26~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux58~2\, Mips|BO|reg|Mux58~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux58~3\, Mips|BO|reg|Mux58~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux58~4\, Mips|BO|reg|Mux58~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux58~5\, Mips|BO|reg|Mux58~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux58~6\, Mips|BO|reg|Mux58~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux27~2\, Mips|BO|reg|Mux27~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][4]\, Mips|BO|reg|CurrentState[24][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][4]\, Mips|BO|reg|CurrentState[16][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux27~4\, Mips|BO|reg|Mux27~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux27~5\, Mips|BO|reg|Mux27~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][4]\, Mips|BO|reg|CurrentState[27][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][4]\, Mips|BO|reg|CurrentState[23][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][4]\, Mips|BO|reg|CurrentState[19][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux27~7\, Mips|BO|reg|Mux27~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][4]\, Mips|BO|reg|CurrentState[31][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux27~8\, Mips|BO|reg|Mux27~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][4]\, Mips|BO|reg|CurrentState[11][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][4]\, Mips|BO|reg|CurrentState[13][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux59~0\, Mips|BO|reg|Mux59~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux59~4\, Mips|BO|reg|Mux59~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux59~7\, Mips|BO|reg|Mux59~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux59~8\, Mips|BO|reg|Mux59~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux59~14\, Mips|BO|reg|Mux59~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux59~15\, Mips|BO|reg|Mux59~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux59~17\, Mips|BO|reg|Mux59~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux59~18\, Mips|BO|reg|Mux59~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][3]\, Mips|BO|reg|CurrentState[21][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][3]\, Mips|BO|reg|CurrentState[17][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux28~2\, Mips|BO|reg|Mux28~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][3]\, Mips|BO|reg|CurrentState[28][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][3]\, Mips|BO|reg|CurrentState[31][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][3]\, Mips|BO|reg|CurrentState[10][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][3]\, Mips|BO|reg|CurrentState[9][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][3]\, Mips|BO|reg|CurrentState[8][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux28~10\, Mips|BO|reg|Mux28~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][3]\, Mips|BO|reg|CurrentState[11][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux28~11\, Mips|BO|reg|Mux28~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][3]\, Mips|BO|reg|CurrentState[3][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][3]\, Mips|BO|reg|CurrentState[14][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][3]\, Mips|BO|reg|CurrentState[12][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux28~17\, Mips|BO|reg|Mux28~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux60~0\, Mips|BO|reg|Mux60~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux60~1\, Mips|BO|reg|Mux60~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux60~2\, Mips|BO|reg|Mux60~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux60~3\, Mips|BO|reg|Mux60~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux60~4\, Mips|BO|reg|Mux60~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux60~5\, Mips|BO|reg|Mux60~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux60~6\, Mips|BO|reg|Mux60~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux60~7\, Mips|BO|reg|Mux60~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux60~8\, Mips|BO|reg|Mux60~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux60~9\, Mips|BO|reg|Mux60~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux60~10\, Mips|BO|reg|Mux60~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux60~11\, Mips|BO|reg|Mux60~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux60~12\, Mips|BO|reg|Mux60~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux60~14\, Mips|BO|reg|Mux60~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux60~15\, Mips|BO|reg|Mux60~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux60~17\, Mips|BO|reg|Mux60~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][2]\, Mips|BO|reg|CurrentState[25][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][2]\, Mips|BO|reg|CurrentState[17][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux29~0\, Mips|BO|reg|Mux29~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux29~1\, Mips|BO|reg|Mux29~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux29~2\, Mips|BO|reg|Mux29~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux29~3\, Mips|BO|reg|Mux29~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][2]\, Mips|BO|reg|CurrentState[20][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][2]\, Mips|BO|reg|CurrentState[16][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux29~4\, Mips|BO|reg|Mux29~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux29~5\, Mips|BO|reg|Mux29~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux29~6\, Mips|BO|reg|Mux29~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux29~7\, Mips|BO|reg|Mux29~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux29~8\, Mips|BO|reg|Mux29~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux29~9\, Mips|BO|reg|Mux29~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][2]\, Mips|BO|reg|CurrentState[6][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][2]\, Mips|BO|reg|CurrentState[5][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][2]\, Mips|BO|reg|CurrentState[4][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux29~10\, Mips|BO|reg|Mux29~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][2]\, Mips|BO|reg|CurrentState[7][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux29~11\, Mips|BO|reg|Mux29~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][2]\, Mips|BO|reg|CurrentState[9][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][2]\, Mips|BO|reg|CurrentState[10][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][2]\, Mips|BO|reg|CurrentState[8][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux29~12\, Mips|BO|reg|Mux29~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][2]\, Mips|BO|reg|CurrentState[11][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux29~13\, Mips|BO|reg|Mux29~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][2]\, Mips|BO|reg|CurrentState[1][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][2]\, Mips|BO|reg|CurrentState[2][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][2]\, Mips|BO|reg|CurrentState[0][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux29~14\, Mips|BO|reg|Mux29~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][2]\, Mips|BO|reg|CurrentState[3][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux29~15\, Mips|BO|reg|Mux29~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux29~16\, Mips|BO|reg|Mux29~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][2]\, Mips|BO|reg|CurrentState[14][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][2]\, Mips|BO|reg|CurrentState[13][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][2]\, Mips|BO|reg|CurrentState[12][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux29~17\, Mips|BO|reg|Mux29~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][2]\, Mips|BO|reg|CurrentState[15][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux29~18\, Mips|BO|reg|Mux29~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux29~19\, Mips|BO|reg|Mux29~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux29~20\, Mips|BO|reg|Mux29~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux61~0\, Mips|BO|reg|Mux61~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux61~4\, Mips|BO|reg|Mux61~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux61~10\, Mips|BO|reg|Mux61~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux61~11\, Mips|BO|reg|Mux61~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux61~12\, Mips|BO|reg|Mux61~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux61~13\, Mips|BO|reg|Mux61~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux61~14\, Mips|BO|reg|Mux61~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux61~15\, Mips|BO|reg|Mux61~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux61~16\, Mips|BO|reg|Mux61~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux61~17\, Mips|BO|reg|Mux61~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux61~18\, Mips|BO|reg|Mux61~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux61~19\, Mips|BO|reg|Mux61~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux30~0\, Mips|BO|reg|Mux30~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux30~1\, Mips|BO|reg|Mux30~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux30~4\, Mips|BO|reg|Mux30~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][1]\, Mips|BO|reg|CurrentState[28][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux30~5\, Mips|BO|reg|Mux30~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][1]\, Mips|BO|reg|CurrentState[27][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][1]\, Mips|BO|reg|CurrentState[7][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][1]\, Mips|BO|reg|CurrentState[1][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][1]\, Mips|BO|reg|CurrentState[0][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux30~14\, Mips|BO|reg|Mux30~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux30~15\, Mips|BO|reg|Mux30~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux30~17\, Mips|BO|reg|Mux30~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux30~18\, Mips|BO|reg|Mux30~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux62~0\, Mips|BO|reg|Mux62~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux62~7\, Mips|BO|reg|Mux62~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux62~8\, Mips|BO|reg|Mux62~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux62~10\, Mips|BO|reg|Mux62~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux62~11\, Mips|BO|reg|Mux62~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[21]~148\, Mips|BO|ULA1|Output[21]~148, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|EnableRegPC_s~21\, Mips|BO|EnableRegPC_s~21, MipsMulticicloDE2Wrapper, 1
instance = comp, \CLOCK_50~I\, CLOCK_50, MipsMulticicloDE2Wrapper, 1
instance = comp, \CLOCK_50~clkctrl\, CLOCK_50~clkctrl, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[11]~feeder\, Mips|BO|RDM|CurrentState[11]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[12]~feeder\, Mips|BO|RDM|CurrentState[12]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[31]~feeder\, Mips|BO|RI|CurrentState[31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][0]~feeder\, Mips|BO|reg|CurrentState[30][0]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][0]~feeder\, Mips|BO|reg|CurrentState[18][0]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][0]~feeder\, Mips|BO|reg|CurrentState[14][0]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][31]~feeder\, Mips|BO|reg|CurrentState[0][31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][31]~feeder\, Mips|BO|reg|CurrentState[4][31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][31]~feeder\, Mips|BO|reg|CurrentState[11][31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][31]~feeder\, Mips|BO|reg|CurrentState[30][31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][30]~feeder\, Mips|BO|reg|CurrentState[31][30]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][30]~feeder\, Mips|BO|reg|CurrentState[16][30]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][28]~feeder\, Mips|BO|reg|CurrentState[16][28]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][28]~feeder\, Mips|BO|reg|CurrentState[2][28]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][27]~feeder\, Mips|BO|reg|CurrentState[19][27]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][27]~feeder\, Mips|BO|reg|CurrentState[27][27]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][27]~feeder\, Mips|BO|reg|CurrentState[3][27]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][25]~feeder\, Mips|BO|reg|CurrentState[2][25]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][25]~feeder\, Mips|BO|reg|CurrentState[0][25]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][24]~feeder\, Mips|BO|reg|CurrentState[5][24]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][24]~feeder\, Mips|BO|reg|CurrentState[9][24]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][24]~feeder\, Mips|BO|reg|CurrentState[11][24]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][23]~feeder\, Mips|BO|reg|CurrentState[6][23]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][22]~feeder\, Mips|BO|reg|CurrentState[1][22]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][22]~feeder\, Mips|BO|reg|CurrentState[31][22]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][22]~feeder\, Mips|BO|reg|CurrentState[9][22]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][21]~feeder\, Mips|BO|reg|CurrentState[28][21]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][21]~feeder\, Mips|BO|reg|CurrentState[11][21]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][21]~feeder\, Mips|BO|reg|CurrentState[13][21]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][20]~feeder\, Mips|BO|reg|CurrentState[5][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][20]~feeder\, Mips|BO|reg|CurrentState[7][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][20]~feeder\, Mips|BO|reg|CurrentState[23][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][20]~feeder\, Mips|BO|reg|CurrentState[24][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][20]~feeder\, Mips|BO|reg|CurrentState[28][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][20]~feeder\, Mips|BO|reg|CurrentState[22][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][20]~feeder\, Mips|BO|reg|CurrentState[2][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][20]~feeder\, Mips|BO|reg|CurrentState[3][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][20]~feeder\, Mips|BO|reg|CurrentState[21][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][20]~feeder\, Mips|BO|reg|CurrentState[26][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][20]~feeder\, Mips|BO|reg|CurrentState[18][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][20]~feeder\, Mips|BO|reg|CurrentState[17][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][20]~feeder\, Mips|BO|reg|CurrentState[27][20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][19]~feeder\, Mips|BO|reg|CurrentState[1][19]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][18]~feeder\, Mips|BO|reg|CurrentState[11][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][18]~feeder\, Mips|BO|reg|CurrentState[1][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][18]~feeder\, Mips|BO|reg|CurrentState[8][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][18]~feeder\, Mips|BO|reg|CurrentState[9][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][18]~feeder\, Mips|BO|reg|CurrentState[0][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][17]~feeder\, Mips|BO|reg|CurrentState[21][17]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][17]~feeder\, Mips|BO|reg|CurrentState[17][17]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][16]~feeder\, Mips|BO|reg|CurrentState[1][16]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][16]~feeder\, Mips|BO|reg|CurrentState[29][16]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][16]~feeder\, Mips|BO|reg|CurrentState[16][16]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][16]~feeder\, Mips|BO|reg|CurrentState[20][16]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][15]~feeder\, Mips|BO|reg|CurrentState[3][15]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][15]~feeder\, Mips|BO|reg|CurrentState[9][15]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][14]~feeder\, Mips|BO|reg|CurrentState[9][14]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][14]~feeder\, Mips|BO|reg|CurrentState[11][14]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][13]~feeder\, Mips|BO|reg|CurrentState[23][13]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][13]~feeder\, Mips|BO|reg|CurrentState[1][13]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][12]~feeder\, Mips|BO|reg|CurrentState[2][12]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][11]~feeder\, Mips|BO|reg|CurrentState[21][11]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][11]~feeder\, Mips|BO|reg|CurrentState[8][11]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][11]~feeder\, Mips|BO|reg|CurrentState[10][11]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][9]~feeder\, Mips|BO|reg|CurrentState[7][9]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][9]~feeder\, Mips|BO|reg|CurrentState[19][9]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][9]~feeder\, Mips|BO|reg|CurrentState[3][9]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][8]~feeder\, Mips|BO|reg|CurrentState[2][8]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][7]~feeder\, Mips|BO|reg|CurrentState[10][7]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][6]~feeder\, Mips|BO|reg|CurrentState[12][6]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][6]~feeder\, Mips|BO|reg|CurrentState[26][6]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][5]~feeder\, Mips|BO|reg|CurrentState[2][5]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][4]~feeder\, Mips|BO|reg|CurrentState[16][4]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][3]~feeder\, Mips|BO|reg|CurrentState[8][3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][3]~feeder\, Mips|BO|reg|CurrentState[10][3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][3]~feeder\, Mips|BO|reg|CurrentState[11][3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][3]~feeder\, Mips|BO|reg|CurrentState[3][3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][3]~feeder\, Mips|BO|reg|CurrentState[9][3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][3]~feeder\, Mips|BO|reg|CurrentState[28][3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][2]~feeder\, Mips|BO|reg|CurrentState[5][2]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][1]~feeder\, Mips|BO|reg|CurrentState[0][1]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \KEY[0]~I\, KEY[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|OP1~0\, DebClk|OP1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|OP1\, DebClk|OP1, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|OP2~feeder\, DebClk|OP2~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|OP2\, DebClk|OP2, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|OP3\, DebClk|OP3, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|OP4~feeder\, DebClk|OP4~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|OP4\, DebClk|OP4, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|OP5~feeder\, DebClk|OP5~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|OP5\, DebClk|OP5, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|OP6\, DebClk|OP6, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|DebouncedData~0\, DebClk|DebouncedData~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|DebouncedData\, DebClk|DebouncedData, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebClk|DebouncedData~clkctrl\, DebClk|DebouncedData~clkctrl, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|operacaoUla|Operation[2]~4\, Mips|BO|operacaoUla|Operation[2]~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[15]~0\, Mips|BO|mux3|Output[15]~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|Selector0~4\, Mips|BC|Selector0~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \KEY[1]~I\, KEY[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|OP1~0\, DebRst|OP1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|OP1\, DebRst|OP1, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|OP2\, DebRst|OP2, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|OP3\, DebRst|OP3, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|OP4~feeder\, DebRst|OP4~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|OP4\, DebRst|OP4, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|OP5\, DebRst|OP5, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|OP6\, DebRst|OP6, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|DebouncedData~0\, DebRst|DebouncedData~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|DebouncedData\, DebRst|DebouncedData, MipsMulticicloDE2Wrapper, 1
instance = comp, \DebRst|DebouncedData~clkctrl\, DebRst|DebouncedData~clkctrl, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|current_state.S0\, Mips|BC|current_state.S0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|Selector1~0\, Mips|BC|Selector1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|current_state.S1\, Mips|BC|current_state.S1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[18]\, Mips|BO|RDM|CurrentState[18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|next_state.S2~0\, Mips|BC|next_state.S2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|current_state.S2\, Mips|BC|current_state.S2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|WideOr8~0\, Mips|BC|WideOr8~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[17]\, Mips|BO|RI|CurrentState[17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[20]\, Mips|BO|RDM|CurrentState[20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[20]~12\, Mips|BO|mux2|Output[20]~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|current_state.S7~feeder\, Mips|BC|current_state.S7~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|current_state.S7\, Mips|BC|current_state.S7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux1|Output[4]~3\, Mips|BO|mux1|Output[4]~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[19]\, Mips|BO|RI|CurrentState[19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~26\, Mips|BO|reg|Equal0~26, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[3]~feeder\, Mips|BO|RDM|CurrentState[3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[3]\, Mips|BO|RDM|CurrentState[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[3]~29\, Mips|BO|mux2|Output[3]~29, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[5]~feeder\, Mips|BO|RDM|CurrentState[5]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[5]\, Mips|BO|RDM|CurrentState[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Equal2~0\, Mips|BO|muxB|Equal2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[1]~0\, Mips|BO|muxB|Output[1]~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[5]~41\, Mips|BO|muxB|Output[5]~41, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[21]\, Mips|BO|RDM|CurrentState[21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[21]~11\, Mips|BO|mux2|Output[21]~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~4\, Mips|BO|reg|Equal0~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~13\, Mips|BO|reg|Equal0~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][21]\, Mips|BO|reg|CurrentState[29][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[6]~26\, Mips|BO|mux2|Output[6]~26, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~43\, Mips|BO|reg|Equal0~43, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][6]\, Mips|BO|reg|CurrentState[15][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][6]~feeder\, Mips|BO|reg|CurrentState[13][6]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~40\, Mips|BO|reg|Equal0~40, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][6]\, Mips|BO|reg|CurrentState[13][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~0\, Mips|BO|reg|Equal0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~41\, Mips|BO|reg|Equal0~41, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][6]\, Mips|BO|reg|CurrentState[14][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux57~17\, Mips|BO|reg|Mux57~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux57~18\, Mips|BO|reg|Mux57~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~31\, Mips|BO|reg|Equal0~31, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~39\, Mips|BO|reg|Equal0~39, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][6]\, Mips|BO|reg|CurrentState[3][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~37\, Mips|BO|reg|Equal0~37, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][6]\, Mips|BO|reg|CurrentState[1][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux57~14\, Mips|BO|reg|Mux57~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux57~15\, Mips|BO|reg|Mux57~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~14\, Mips|BO|reg|Equal0~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~34\, Mips|BO|reg|Equal0~34, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][6]\, Mips|BO|reg|CurrentState[4][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~33\, Mips|BO|reg|Equal0~33, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][6]\, Mips|BO|reg|CurrentState[6][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux57~12\, Mips|BO|reg|Mux57~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][6]\, Mips|BO|reg|CurrentState[7][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux57~13\, Mips|BO|reg|Mux57~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux57~16\, Mips|BO|reg|Mux57~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux57~19\, Mips|BO|reg|Mux57~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][6]~feeder\, Mips|BO|reg|CurrentState[21][6]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~1\, Mips|BO|reg|Equal0~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~11\, Mips|BO|reg|Equal0~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][6]\, Mips|BO|reg|CurrentState[21][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~12\, Mips|BO|reg|Equal0~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][6]\, Mips|BO|reg|CurrentState[17][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux57~2\, Mips|BO|reg|Mux57~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][6]\, Mips|BO|reg|CurrentState[29][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][6]\, Mips|BO|reg|CurrentState[25][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux57~3\, Mips|BO|reg|Mux57~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux57~6\, Mips|BO|reg|Mux57~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~2\, Mips|BO|reg|Equal0~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][6]\, Mips|BO|reg|CurrentState[22][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~7\, Mips|BO|reg|Equal0~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][6]\, Mips|BO|reg|CurrentState[30][6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux57~1\, Mips|BO|reg|Mux57~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux57~9\, Mips|BO|reg|Mux57~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux57~20\, Mips|BO|reg|Mux57~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[6]\, Mips|BO|RegB|CurrentState[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[7]~25\, Mips|BO|mux2|Output[7]~25, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~24\, Mips|BO|reg|Equal0~24, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][7]\, Mips|BO|reg|CurrentState[19][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux56~7\, Mips|BO|reg|Mux56~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~25\, Mips|BO|reg|Equal0~25, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][7]\, Mips|BO|reg|CurrentState[31][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux56~8\, Mips|BO|reg|Mux56~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~3\, Mips|BO|reg|Equal0~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~6\, Mips|BO|reg|Equal0~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][7]\, Mips|BO|reg|CurrentState[18][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][7]\, Mips|BO|reg|CurrentState[22][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux56~2\, Mips|BO|reg|Mux56~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~5\, Mips|BO|reg|Equal0~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][7]\, Mips|BO|reg|CurrentState[26][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux56~3\, Mips|BO|reg|Mux56~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux56~6\, Mips|BO|reg|Mux56~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][7]\, Mips|BO|reg|CurrentState[25][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][7]~feeder\, Mips|BO|reg|CurrentState[17][7]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][7]\, Mips|BO|reg|CurrentState[17][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux56~0\, Mips|BO|reg|Mux56~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][7]\, Mips|BO|reg|CurrentState[29][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][7]~feeder\, Mips|BO|reg|CurrentState[21][7]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][7]\, Mips|BO|reg|CurrentState[21][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux56~1\, Mips|BO|reg|Mux56~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux56~9\, Mips|BO|reg|Mux56~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux56~20\, Mips|BO|reg|Mux56~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[7]\, Mips|BO|RegB|CurrentState[7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[8]\, Mips|BO|RDM|CurrentState[8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[8]~24\, Mips|BO|mux2|Output[8]~24, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][8]\, Mips|BO|reg|CurrentState[15][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][8]\, Mips|BO|reg|CurrentState[13][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux55~18\, Mips|BO|reg|Mux55~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][8]\, Mips|BO|reg|CurrentState[7][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~10\, Mips|BO|reg|Equal0~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~32\, Mips|BO|reg|Equal0~32, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][8]\, Mips|BO|reg|CurrentState[5][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux55~13\, Mips|BO|reg|Mux55~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux55~16\, Mips|BO|reg|Mux55~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux55~19\, Mips|BO|reg|Mux55~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~23\, Mips|BO|reg|Equal0~23, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][8]\, Mips|BO|reg|CurrentState[23][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][8]\, Mips|BO|reg|CurrentState[19][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux55~7\, Mips|BO|reg|Mux55~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][8]\, Mips|BO|reg|CurrentState[31][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~21\, Mips|BO|reg|Equal0~21, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][8]\, Mips|BO|reg|CurrentState[27][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux55~8\, Mips|BO|reg|Mux55~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][8]\, Mips|BO|reg|CurrentState[22][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][8]~feeder\, Mips|BO|reg|CurrentState[26][8]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][8]\, Mips|BO|reg|CurrentState[26][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][8]~feeder\, Mips|BO|reg|CurrentState[18][8]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][8]\, Mips|BO|reg|CurrentState[18][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux55~0\, Mips|BO|reg|Mux55~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux55~1\, Mips|BO|reg|Mux55~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux55~9\, Mips|BO|reg|Mux55~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux55~20\, Mips|BO|reg|Mux55~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[8]\, Mips|BO|RegB|CurrentState[8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[11]~21\, Mips|BO|mux3|Output[11]~21, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[11]~22\, Mips|BO|mux3|Output[11]~22, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|PCEsc\, Mips|BC|PCEsc, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|EnableRegPC_s~15\, Mips|BO|EnableRegPC_s~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[10]~19\, Mips|BO|mux3|Output[10]~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[10]\, Mips|BO|ULASaida|CurrentState[10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[10]~20\, Mips|BO|mux3|Output[10]~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[10]\, Mips|BO|PC|CurrentState[10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[23]\, Mips|BO|RI|CurrentState[23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][24]\, Mips|BO|reg|CurrentState[3][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~36\, Mips|BO|reg|Equal0~36, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][24]\, Mips|BO|reg|CurrentState[2][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][24]~feeder\, Mips|BO|reg|CurrentState[0][24]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~16\, Mips|BO|reg|Equal0~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~38\, Mips|BO|reg|Equal0~38, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][24]\, Mips|BO|reg|CurrentState[0][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][24]~feeder\, Mips|BO|reg|CurrentState[1][24]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][24]\, Mips|BO|reg|CurrentState[1][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux7~14\, Mips|BO|reg|Mux7~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux7~15\, Mips|BO|reg|Mux7~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][24]~feeder\, Mips|BO|reg|CurrentState[7][24]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][24]\, Mips|BO|reg|CurrentState[7][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][24]\, Mips|BO|reg|CurrentState[4][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux7~12\, Mips|BO|reg|Mux7~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux7~13\, Mips|BO|reg|Mux7~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux7~16\, Mips|BO|reg|Mux7~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][24]\, Mips|BO|reg|CurrentState[14][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~42\, Mips|BO|reg|Equal0~42, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][24]\, Mips|BO|reg|CurrentState[12][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux7~17\, Mips|BO|reg|Mux7~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][24]\, Mips|BO|reg|CurrentState[15][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux7~18\, Mips|BO|reg|Mux7~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[25]\, Mips|BO|RDM|CurrentState[25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Equal2~1\, Mips|BO|muxB|Equal2~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[10]\, Mips|BO|RI|CurrentState[10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[12]~26\, Mips|BO|muxB|Output[12]~26, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[12]~27\, Mips|BO|muxB|Output[12]~27, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[9]\, Mips|BO|RI|CurrentState[9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[11]~28\, Mips|BO|muxB|Output[11]~28, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[11]~29\, Mips|BO|muxB|Output[11]~29, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][7]\, Mips|BO|reg|CurrentState[13][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][7]\, Mips|BO|reg|CurrentState[12][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux24~17\, Mips|BO|reg|Mux24~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][7]\, Mips|BO|reg|CurrentState[15][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[22]\, Mips|BO|RI|CurrentState[22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux24~18\, Mips|BO|reg|Mux24~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][7]\, Mips|BO|reg|CurrentState[5][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][7]\, Mips|BO|reg|CurrentState[4][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux24~10\, Mips|BO|reg|Mux24~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][7]\, Mips|BO|reg|CurrentState[7][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][7]\, Mips|BO|reg|CurrentState[6][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux24~11\, Mips|BO|reg|Mux24~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux24~19\, Mips|BO|reg|Mux24~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~18\, Mips|BO|reg|Equal0~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][7]\, Mips|BO|reg|CurrentState[16][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~15\, Mips|BO|reg|Equal0~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][7]\, Mips|BO|reg|CurrentState[20][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux24~4\, Mips|BO|reg|Mux24~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~19\, Mips|BO|reg|Equal0~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][7]\, Mips|BO|reg|CurrentState[28][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux24~5\, Mips|BO|reg|Mux24~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux24~2\, Mips|BO|reg|Mux24~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][7]\, Mips|BO|reg|CurrentState[30][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux24~3\, Mips|BO|reg|Mux24~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux24~6\, Mips|BO|reg|Mux24~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][7]\, Mips|BO|reg|CurrentState[23][7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux24~8\, Mips|BO|reg|Mux24~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux24~0\, Mips|BO|reg|Mux24~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux24~1\, Mips|BO|reg|Mux24~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux24~9\, Mips|BO|reg|Mux24~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux24~20\, Mips|BO|reg|Mux24~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[7]\, Mips|BO|RegA|CurrentState[7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[7]~13\, Mips|BO|mux3|Output[7]~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[7]~14\, Mips|BO|mux3|Output[7]~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[7]\, Mips|BO|PC|CurrentState[7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[7]~25\, Mips|BO|muxA|Output[7]~25, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[4]\, Mips|BO|RI|CurrentState[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[6]~39\, Mips|BO|muxB|Output[6]~39, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[2]\, Mips|BO|RI|CurrentState[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[4]~42\, Mips|BO|muxB|Output[4]~42, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[4]~43\, Mips|BO|muxB|Output[4]~43, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[13]\, Mips|BO|RDM|CurrentState[13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[13]~24\, Mips|BO|muxB|Output[13]~24, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[13]~25\, Mips|BO|muxB|Output[13]~25, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[12]~23\, Mips|BO|mux3|Output[12]~23, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[12]~24\, Mips|BO|mux3|Output[12]~24, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[12]\, Mips|BO|PC|CurrentState[12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[12]~20\, Mips|BO|muxA|Output[12]~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[14]~27\, Mips|BO|mux3|Output[14]~27, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[14]~28\, Mips|BO|mux3|Output[14]~28, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[14]\, Mips|BO|PC|CurrentState[14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][14]\, Mips|BO|reg|CurrentState[18][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][14]\, Mips|BO|reg|CurrentState[26][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux17~0\, Mips|BO|reg|Mux17~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][14]\, Mips|BO|reg|CurrentState[22][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux17~1\, Mips|BO|reg|Mux17~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][14]\, Mips|BO|reg|CurrentState[27][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][14]\, Mips|BO|reg|CurrentState[19][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux17~7\, Mips|BO|reg|Mux17~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux17~8\, Mips|BO|reg|Mux17~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][14]\, Mips|BO|reg|CurrentState[20][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][14]~feeder\, Mips|BO|reg|CurrentState[24][14]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~17\, Mips|BO|reg|Equal0~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][14]\, Mips|BO|reg|CurrentState[24][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux17~4\, Mips|BO|reg|Mux17~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux17~5\, Mips|BO|reg|Mux17~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][14]\, Mips|BO|reg|CurrentState[17][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][14]\, Mips|BO|reg|CurrentState[21][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux17~2\, Mips|BO|reg|Mux17~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][14]\, Mips|BO|reg|CurrentState[25][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][14]\, Mips|BO|reg|CurrentState[29][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux17~3\, Mips|BO|reg|Mux17~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux17~6\, Mips|BO|reg|Mux17~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux17~9\, Mips|BO|reg|Mux17~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][14]\, Mips|BO|reg|CurrentState[13][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][14]\, Mips|BO|reg|CurrentState[12][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][14]\, Mips|BO|reg|CurrentState[14][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux17~17\, Mips|BO|reg|Mux17~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux17~18\, Mips|BO|reg|Mux17~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][14]\, Mips|BO|reg|CurrentState[3][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][14]\, Mips|BO|reg|CurrentState[1][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][14]\, Mips|BO|reg|CurrentState[0][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux17~14\, Mips|BO|reg|Mux17~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][14]\, Mips|BO|reg|CurrentState[2][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux17~15\, Mips|BO|reg|Mux17~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][14]\, Mips|BO|reg|CurrentState[5][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][14]\, Mips|BO|reg|CurrentState[6][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][14]\, Mips|BO|reg|CurrentState[4][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux17~12\, Mips|BO|reg|Mux17~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux17~13\, Mips|BO|reg|Mux17~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux17~16\, Mips|BO|reg|Mux17~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux17~19\, Mips|BO|reg|Mux17~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux17~20\, Mips|BO|reg|Mux17~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[14]\, Mips|BO|RegA|CurrentState[14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[14]~18\, Mips|BO|muxA|Output[14]~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[14]~62\, Mips|BO|ULA1|Output[14]~62, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[15]\, Mips|BO|RDM|CurrentState[15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[15]~17\, Mips|BO|mux2|Output[15]~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][15]\, Mips|BO|reg|CurrentState[6][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][15]\, Mips|BO|reg|CurrentState[7][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux48~11\, Mips|BO|reg|Mux48~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][15]\, Mips|BO|reg|CurrentState[14][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][15]\, Mips|BO|reg|CurrentState[15][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][15]\, Mips|BO|reg|CurrentState[12][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux48~17\, Mips|BO|reg|Mux48~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux48~18\, Mips|BO|reg|Mux48~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux48~19\, Mips|BO|reg|Mux48~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][15]\, Mips|BO|reg|CurrentState[16][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][15]\, Mips|BO|reg|CurrentState[20][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux48~4\, Mips|BO|reg|Mux48~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][15]\, Mips|BO|reg|CurrentState[28][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][15]\, Mips|BO|reg|CurrentState[24][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux48~5\, Mips|BO|reg|Mux48~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][15]\, Mips|BO|reg|CurrentState[26][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][15]\, Mips|BO|reg|CurrentState[30][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][15]\, Mips|BO|reg|CurrentState[18][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux48~2\, Mips|BO|reg|Mux48~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux48~3\, Mips|BO|reg|Mux48~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux48~6\, Mips|BO|reg|Mux48~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][15]\, Mips|BO|reg|CurrentState[17][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][15]\, Mips|BO|reg|CurrentState[25][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux48~0\, Mips|BO|reg|Mux48~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][15]\, Mips|BO|reg|CurrentState[29][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux48~1\, Mips|BO|reg|Mux48~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux48~9\, Mips|BO|reg|Mux48~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux48~20\, Mips|BO|reg|Mux48~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[15]\, Mips|BO|RegB|CurrentState[15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[30]\, Mips|BO|RDM|CurrentState[30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[30]~149\, Mips|BO|ULA1|Output[30]~149, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[30]\, Mips|BO|ULASaida|CurrentState[30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[30]~2\, Mips|BO|mux2|Output[30]~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][30]\, Mips|BO|reg|CurrentState[13][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][30]\, Mips|BO|reg|CurrentState[12][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][30]\, Mips|BO|reg|CurrentState[14][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux33~17\, Mips|BO|reg|Mux33~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux33~18\, Mips|BO|reg|Mux33~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][30]\, Mips|BO|reg|CurrentState[11][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][30]~feeder\, Mips|BO|reg|CurrentState[9][30]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~28\, Mips|BO|reg|Equal0~28, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][30]\, Mips|BO|reg|CurrentState[9][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux33~10\, Mips|BO|reg|Mux33~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~27\, Mips|BO|reg|Equal0~27, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][30]\, Mips|BO|reg|CurrentState[10][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux33~11\, Mips|BO|reg|Mux33~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux33~19\, Mips|BO|reg|Mux33~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][30]\, Mips|BO|reg|CurrentState[23][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux33~7\, Mips|BO|reg|Mux33~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][30]~feeder\, Mips|BO|reg|CurrentState[27][30]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][30]\, Mips|BO|reg|CurrentState[27][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux33~8\, Mips|BO|reg|Mux33~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][30]\, Mips|BO|reg|CurrentState[28][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][30]\, Mips|BO|reg|CurrentState[20][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][30]\, Mips|BO|reg|CurrentState[24][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux33~4\, Mips|BO|reg|Mux33~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux33~5\, Mips|BO|reg|Mux33~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][30]\, Mips|BO|reg|CurrentState[21][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][30]\, Mips|BO|reg|CurrentState[17][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux33~2\, Mips|BO|reg|Mux33~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][30]\, Mips|BO|reg|CurrentState[29][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][30]\, Mips|BO|reg|CurrentState[25][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux33~3\, Mips|BO|reg|Mux33~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux33~6\, Mips|BO|reg|Mux33~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux33~9\, Mips|BO|reg|Mux33~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux33~20\, Mips|BO|reg|Mux33~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[30]\, Mips|BO|RegB|CurrentState[30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0\, Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[31]~feeder\, Mips|BO|RDM|CurrentState[31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[31]\, Mips|BO|RDM|CurrentState[31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[31]~31\, Mips|BO|mux3|Output[31]~31, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[31]~3\, Mips|BO|PC|CurrentState[31]~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|EnableRegPC_s~20\, Mips|BO|EnableRegPC_s~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[1]~feeder\, Mips|BO|RDM|CurrentState[1]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[1]\, Mips|BO|RDM|CurrentState[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[1]~31\, Mips|BO|mux2|Output[1]~31, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][1]\, Mips|BO|reg|CurrentState[23][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][1]\, Mips|BO|reg|CurrentState[19][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux30~7\, Mips|BO|reg|Mux30~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][1]\, Mips|BO|reg|CurrentState[31][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux30~8\, Mips|BO|reg|Mux30~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][1]\, Mips|BO|reg|CurrentState[29][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][1]\, Mips|BO|reg|CurrentState[25][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][1]\, Mips|BO|reg|CurrentState[17][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][1]\, Mips|BO|reg|CurrentState[21][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux30~2\, Mips|BO|reg|Mux30~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux30~3\, Mips|BO|reg|Mux30~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux30~6\, Mips|BO|reg|Mux30~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux30~9\, Mips|BO|reg|Mux30~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][1]~feeder\, Mips|BO|reg|CurrentState[10][1]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][1]\, Mips|BO|reg|CurrentState[10][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][1]\, Mips|BO|reg|CurrentState[11][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][1]~feeder\, Mips|BO|reg|CurrentState[8][1]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~29\, Mips|BO|reg|Equal0~29, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][1]\, Mips|BO|reg|CurrentState[8][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][1]\, Mips|BO|reg|CurrentState[9][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux30~10\, Mips|BO|reg|Mux30~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux30~11\, Mips|BO|reg|Mux30~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][1]\, Mips|BO|reg|CurrentState[5][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][1]\, Mips|BO|reg|CurrentState[6][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][1]\, Mips|BO|reg|CurrentState[4][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux30~12\, Mips|BO|reg|Mux30~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux30~13\, Mips|BO|reg|Mux30~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux30~16\, Mips|BO|reg|Mux30~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux30~19\, Mips|BO|reg|Mux30~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux30~20\, Mips|BO|reg|Mux30~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[1]\, Mips|BO|RegA|CurrentState[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[1]~140\, Mips|BO|ULA1|Output[1]~140, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[1]\, Mips|BO|ULASaida|CurrentState[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[1]~2\, Mips|BO|mux3|Output[1]~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[1]\, Mips|BO|PC|CurrentState[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[1]~31\, Mips|BO|muxA|Output[1]~31, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~2\, Mips|BO|ULA1|AddSub|Add0~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[1]~1\, Mips|BO|muxB|Output[1]~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[1]~48\, Mips|BO|muxB|Output[1]~48, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[1]~101\, Mips|BO|ULA1|Output[1]~101, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[1]~102\, Mips|BO|ULA1|Output[1]~102, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[30]~4\, Mips|BO|muxB|Output[30]~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[30]~99\, Mips|BO|ULA1|Output[30]~99, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux1~11\, Mips|BO|reg|Mux1~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][30]\, Mips|BO|reg|CurrentState[3][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][30]\, Mips|BO|reg|CurrentState[2][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][30]\, Mips|BO|reg|CurrentState[0][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][30]~feeder\, Mips|BO|reg|CurrentState[1][30]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][30]\, Mips|BO|reg|CurrentState[1][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux1~14\, Mips|BO|reg|Mux1~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux1~15\, Mips|BO|reg|Mux1~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][30]\, Mips|BO|reg|CurrentState[7][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][30]\, Mips|BO|reg|CurrentState[5][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux1~13\, Mips|BO|reg|Mux1~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux1~16\, Mips|BO|reg|Mux1~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux1~19\, Mips|BO|reg|Mux1~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux1~2\, Mips|BO|reg|Mux1~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux1~3\, Mips|BO|reg|Mux1~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux1~6\, Mips|BO|reg|Mux1~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][30]\, Mips|BO|reg|CurrentState[19][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux1~7\, Mips|BO|reg|Mux1~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux1~8\, Mips|BO|reg|Mux1~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][30]\, Mips|BO|reg|CurrentState[18][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][30]\, Mips|BO|reg|CurrentState[26][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux1~0\, Mips|BO|reg|Mux1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][30]\, Mips|BO|reg|CurrentState[22][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][30]\, Mips|BO|reg|CurrentState[30][30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux1~1\, Mips|BO|reg|Mux1~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux1~9\, Mips|BO|reg|Mux1~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux1~20\, Mips|BO|reg|Mux1~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[30]\, Mips|BO|RegA|CurrentState[30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[30]~32\, Mips|BO|mux3|Output[30]~32, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[30]~33\, Mips|BO|mux3|Output[30]~33, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[30]\, Mips|BO|PC|CurrentState[30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[30]~2\, Mips|BO|muxA|Output[30]~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[29]~91\, Mips|BO|ULA1|Output[29]~91, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[29]\, Mips|BO|ULASaida|CurrentState[29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[29]\, Mips|BO|RDM|CurrentState[29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[29]~3\, Mips|BO|mux2|Output[29]~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][29]\, Mips|BO|reg|CurrentState[24][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][29]\, Mips|BO|reg|CurrentState[28][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux34~5\, Mips|BO|reg|Mux34~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][29]~feeder\, Mips|BO|reg|CurrentState[30][29]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][29]\, Mips|BO|reg|CurrentState[30][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][29]\, Mips|BO|reg|CurrentState[26][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux34~3\, Mips|BO|reg|Mux34~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux34~6\, Mips|BO|reg|Mux34~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][29]~feeder\, Mips|BO|reg|CurrentState[21][29]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][29]\, Mips|BO|reg|CurrentState[21][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][29]\, Mips|BO|reg|CurrentState[17][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][29]\, Mips|BO|reg|CurrentState[25][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux34~0\, Mips|BO|reg|Mux34~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux34~1\, Mips|BO|reg|Mux34~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][29]\, Mips|BO|reg|CurrentState[31][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][29]\, Mips|BO|reg|CurrentState[23][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux34~8\, Mips|BO|reg|Mux34~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux34~9\, Mips|BO|reg|Mux34~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][29]~feeder\, Mips|BO|reg|CurrentState[15][29]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][29]\, Mips|BO|reg|CurrentState[15][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][29]\, Mips|BO|reg|CurrentState[14][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][29]\, Mips|BO|reg|CurrentState[13][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux34~17\, Mips|BO|reg|Mux34~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux34~18\, Mips|BO|reg|Mux34~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][29]\, Mips|BO|reg|CurrentState[11][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][29]\, Mips|BO|reg|CurrentState[9][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][29]\, Mips|BO|reg|CurrentState[10][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][29]\, Mips|BO|reg|CurrentState[8][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux34~12\, Mips|BO|reg|Mux34~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux34~13\, Mips|BO|reg|Mux34~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][29]~feeder\, Mips|BO|reg|CurrentState[3][29]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][29]\, Mips|BO|reg|CurrentState[3][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][29]~feeder\, Mips|BO|reg|CurrentState[1][29]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][29]\, Mips|BO|reg|CurrentState[1][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux34~15\, Mips|BO|reg|Mux34~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux34~16\, Mips|BO|reg|Mux34~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][29]\, Mips|BO|reg|CurrentState[6][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][29]\, Mips|BO|reg|CurrentState[5][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][29]\, Mips|BO|reg|CurrentState[4][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux34~10\, Mips|BO|reg|Mux34~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux34~11\, Mips|BO|reg|Mux34~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux34~19\, Mips|BO|reg|Mux34~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux34~20\, Mips|BO|reg|Mux34~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[29]\, Mips|BO|RegB|CurrentState[29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[29]~5\, Mips|BO|muxB|Output[29]~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[28]\, Mips|BO|RDM|CurrentState[28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][28]\, Mips|BO|reg|CurrentState[10][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][28]\, Mips|BO|reg|CurrentState[9][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux35~10\, Mips|BO|reg|Mux35~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][28]\, Mips|BO|reg|CurrentState[11][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux35~11\, Mips|BO|reg|Mux35~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][28]\, Mips|BO|reg|CurrentState[13][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][28]\, Mips|BO|reg|CurrentState[14][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][28]\, Mips|BO|reg|CurrentState[12][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux35~17\, Mips|BO|reg|Mux35~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux35~18\, Mips|BO|reg|Mux35~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux35~19\, Mips|BO|reg|Mux35~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][28]\, Mips|BO|reg|CurrentState[31][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][28]~feeder\, Mips|BO|reg|CurrentState[27][28]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][28]\, Mips|BO|reg|CurrentState[27][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][28]\, Mips|BO|reg|CurrentState[23][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux35~7\, Mips|BO|reg|Mux35~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux35~8\, Mips|BO|reg|Mux35~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][28]\, Mips|BO|reg|CurrentState[18][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux35~0\, Mips|BO|reg|Mux35~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][28]~feeder\, Mips|BO|reg|CurrentState[30][28]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][28]\, Mips|BO|reg|CurrentState[30][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux35~1\, Mips|BO|reg|Mux35~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][28]\, Mips|BO|reg|CurrentState[21][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux35~2\, Mips|BO|reg|Mux35~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][28]\, Mips|BO|reg|CurrentState[29][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][28]\, Mips|BO|reg|CurrentState[25][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux35~3\, Mips|BO|reg|Mux35~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux35~6\, Mips|BO|reg|Mux35~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux35~9\, Mips|BO|reg|Mux35~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux35~20\, Mips|BO|reg|Mux35~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[28]\, Mips|BO|RegB|CurrentState[28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[28]~6\, Mips|BO|muxB|Output[28]~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[28]~87\, Mips|BO|ULA1|Output[28]~87, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[27]\, Mips|BO|RDM|CurrentState[27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[26]\, Mips|BO|RDM|CurrentState[26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[26]~89\, Mips|BO|ULA1|Output[26]~89, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[23]~11\, Mips|BO|muxB|Output[23]~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][22]\, Mips|BO|reg|CurrentState[10][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][22]\, Mips|BO|reg|CurrentState[11][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux9~11\, Mips|BO|reg|Mux9~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][22]\, Mips|BO|reg|CurrentState[5][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux9~13\, Mips|BO|reg|Mux9~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux9~16\, Mips|BO|reg|Mux9~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][22]\, Mips|BO|reg|CurrentState[15][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][22]\, Mips|BO|reg|CurrentState[13][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux9~18\, Mips|BO|reg|Mux9~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux9~19\, Mips|BO|reg|Mux9~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][22]\, Mips|BO|reg|CurrentState[17][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux9~2\, Mips|BO|reg|Mux9~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][22]\, Mips|BO|reg|CurrentState[29][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][22]~feeder\, Mips|BO|reg|CurrentState[25][22]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][22]\, Mips|BO|reg|CurrentState[25][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux9~3\, Mips|BO|reg|Mux9~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][22]~feeder\, Mips|BO|reg|CurrentState[16][22]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][22]\, Mips|BO|reg|CurrentState[16][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][22]\, Mips|BO|reg|CurrentState[24][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux9~4\, Mips|BO|reg|Mux9~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][22]~feeder\, Mips|BO|reg|CurrentState[28][22]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][22]\, Mips|BO|reg|CurrentState[28][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux9~5\, Mips|BO|reg|Mux9~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux9~6\, Mips|BO|reg|Mux9~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][22]\, Mips|BO|reg|CurrentState[30][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][22]\, Mips|BO|reg|CurrentState[22][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][22]\, Mips|BO|reg|CurrentState[26][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][22]\, Mips|BO|reg|CurrentState[18][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux9~0\, Mips|BO|reg|Mux9~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux9~1\, Mips|BO|reg|Mux9~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux9~9\, Mips|BO|reg|Mux9~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux9~20\, Mips|BO|reg|Mux9~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[22]\, Mips|BO|RegA|CurrentState[22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[21]~13\, Mips|BO|muxB|Output[21]~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[19]~15\, Mips|BO|muxB|Output[19]~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[18]~16\, Mips|BO|muxB|Output[18]~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][17]~feeder\, Mips|BO|reg|CurrentState[6][17]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][17]\, Mips|BO|reg|CurrentState[6][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][17]\, Mips|BO|reg|CurrentState[7][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux14~11\, Mips|BO|reg|Mux14~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][17]\, Mips|BO|reg|CurrentState[9][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][17]\, Mips|BO|reg|CurrentState[11][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][17]\, Mips|BO|reg|CurrentState[8][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][17]\, Mips|BO|reg|CurrentState[10][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux14~12\, Mips|BO|reg|Mux14~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux14~13\, Mips|BO|reg|Mux14~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][17]\, Mips|BO|reg|CurrentState[1][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][17]\, Mips|BO|reg|CurrentState[0][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][17]\, Mips|BO|reg|CurrentState[2][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux14~14\, Mips|BO|reg|Mux14~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux14~15\, Mips|BO|reg|Mux14~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux14~16\, Mips|BO|reg|Mux14~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux14~19\, Mips|BO|reg|Mux14~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][17]~feeder\, Mips|BO|reg|CurrentState[29][17]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][17]\, Mips|BO|reg|CurrentState[29][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][17]~feeder\, Mips|BO|reg|CurrentState[25][17]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][17]\, Mips|BO|reg|CurrentState[25][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux14~0\, Mips|BO|reg|Mux14~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux14~1\, Mips|BO|reg|Mux14~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][17]\, Mips|BO|reg|CurrentState[26][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][17]\, Mips|BO|reg|CurrentState[30][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux14~3\, Mips|BO|reg|Mux14~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux14~6\, Mips|BO|reg|Mux14~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux14~9\, Mips|BO|reg|Mux14~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux14~20\, Mips|BO|reg|Mux14~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[17]\, Mips|BO|RegA|CurrentState[17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[16]~18\, Mips|BO|muxB|Output[16]~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[16]~19\, Mips|BO|muxB|Output[16]~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[15]~20\, Mips|BO|muxB|Output[15]~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[15]~21\, Mips|BO|muxB|Output[15]~21, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~26\, Mips|BO|ULA1|AddSub|Add1~26, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~28\, Mips|BO|ULA1|AddSub|Add1~28, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~30\, Mips|BO|ULA1|AddSub|Add1~30, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~32\, Mips|BO|ULA1|AddSub|Add1~32, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~34\, Mips|BO|ULA1|AddSub|Add1~34, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[16]\, Mips|BO|RDM|CurrentState[16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[16]~16\, Mips|BO|mux2|Output[16]~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][16]\, Mips|BO|reg|CurrentState[7][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][16]\, Mips|BO|reg|CurrentState[5][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux15~13\, Mips|BO|reg|Mux15~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux15~16\, Mips|BO|reg|Mux15~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][16]\, Mips|BO|reg|CurrentState[13][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][16]\, Mips|BO|reg|CurrentState[15][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux15~18\, Mips|BO|reg|Mux15~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux15~19\, Mips|BO|reg|Mux15~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][16]~feeder\, Mips|BO|reg|CurrentState[31][16]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][16]\, Mips|BO|reg|CurrentState[31][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][16]\, Mips|BO|reg|CurrentState[23][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][16]\, Mips|BO|reg|CurrentState[19][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux15~7\, Mips|BO|reg|Mux15~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux15~8\, Mips|BO|reg|Mux15~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][16]\, Mips|BO|reg|CurrentState[22][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][16]~feeder\, Mips|BO|reg|CurrentState[30][16]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][16]\, Mips|BO|reg|CurrentState[30][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux15~1\, Mips|BO|reg|Mux15~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][16]\, Mips|BO|reg|CurrentState[17][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux15~2\, Mips|BO|reg|Mux15~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][16]~feeder\, Mips|BO|reg|CurrentState[25][16]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][16]\, Mips|BO|reg|CurrentState[25][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux15~3\, Mips|BO|reg|Mux15~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux15~6\, Mips|BO|reg|Mux15~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux15~9\, Mips|BO|reg|Mux15~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux15~20\, Mips|BO|reg|Mux15~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[16]\, Mips|BO|RegA|CurrentState[16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~24\, Mips|BO|ULA1|AddSub|Add0~24, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~26\, Mips|BO|ULA1|AddSub|Add0~26, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~28\, Mips|BO|ULA1|AddSub|Add0~28, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~30\, Mips|BO|ULA1|AddSub|Add0~30, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~32\, Mips|BO|ULA1|AddSub|Add0~32, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[16]~68\, Mips|BO|ULA1|Output[16]~68, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[16]~128\, Mips|BO|ULA1|Output[16]~128, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[16]\, Mips|BO|ULASaida|CurrentState[16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[16]~59\, Mips|BO|mux3|Output[16]~59, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[16]~60\, Mips|BO|mux3|Output[16]~60, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[16]\, Mips|BO|PC|CurrentState[16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[16]~16\, Mips|BO|muxA|Output[16]~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~34\, Mips|BO|ULA1|AddSub|Add0~34, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[17]~70\, Mips|BO|ULA1|Output[17]~70, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[17]~129\, Mips|BO|ULA1|Output[17]~129, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[17]\, Mips|BO|ULASaida|CurrentState[17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[17]~57\, Mips|BO|mux3|Output[17]~57, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[17]~58\, Mips|BO|mux3|Output[17]~58, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[17]\, Mips|BO|PC|CurrentState[17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[17]~15\, Mips|BO|muxA|Output[17]~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~36\, Mips|BO|ULA1|AddSub|Add1~36, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~38\, Mips|BO|ULA1|AddSub|Add1~38, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~40\, Mips|BO|ULA1|AddSub|Add1~40, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[20]~14\, Mips|BO|muxB|Output[20]~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][19]\, Mips|BO|reg|CurrentState[11][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][19]\, Mips|BO|reg|CurrentState[8][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux12~12\, Mips|BO|reg|Mux12~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux12~13\, Mips|BO|reg|Mux12~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][19]~feeder\, Mips|BO|reg|CurrentState[3][19]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][19]\, Mips|BO|reg|CurrentState[3][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][19]\, Mips|BO|reg|CurrentState[0][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][19]\, Mips|BO|reg|CurrentState[2][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux12~14\, Mips|BO|reg|Mux12~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux12~15\, Mips|BO|reg|Mux12~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux12~16\, Mips|BO|reg|Mux12~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][19]\, Mips|BO|reg|CurrentState[7][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][19]\, Mips|BO|reg|CurrentState[4][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux12~10\, Mips|BO|reg|Mux12~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux12~11\, Mips|BO|reg|Mux12~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux12~19\, Mips|BO|reg|Mux12~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][19]\, Mips|BO|reg|CurrentState[23][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][19]~feeder\, Mips|BO|reg|CurrentState[27][19]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][19]\, Mips|BO|reg|CurrentState[27][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux12~7\, Mips|BO|reg|Mux12~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux12~8\, Mips|BO|reg|Mux12~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][19]\, Mips|BO|reg|CurrentState[16][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][19]~feeder\, Mips|BO|reg|CurrentState[20][19]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][19]\, Mips|BO|reg|CurrentState[20][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux12~4\, Mips|BO|reg|Mux12~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][19]\, Mips|BO|reg|CurrentState[28][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux12~5\, Mips|BO|reg|Mux12~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][19]~feeder\, Mips|BO|reg|CurrentState[22][19]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][19]\, Mips|BO|reg|CurrentState[22][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][19]~feeder\, Mips|BO|reg|CurrentState[18][19]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][19]\, Mips|BO|reg|CurrentState[18][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux12~2\, Mips|BO|reg|Mux12~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][19]\, Mips|BO|reg|CurrentState[30][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][19]\, Mips|BO|reg|CurrentState[26][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux12~3\, Mips|BO|reg|Mux12~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux12~6\, Mips|BO|reg|Mux12~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][19]\, Mips|BO|reg|CurrentState[29][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][19]\, Mips|BO|reg|CurrentState[25][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux12~0\, Mips|BO|reg|Mux12~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][19]~feeder\, Mips|BO|reg|CurrentState[21][19]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][19]\, Mips|BO|reg|CurrentState[21][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux12~1\, Mips|BO|reg|Mux12~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux12~9\, Mips|BO|reg|Mux12~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux12~20\, Mips|BO|reg|Mux12~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[19]\, Mips|BO|RegA|CurrentState[19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[19]~77\, Mips|BO|ULA1|Output[19]~77, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[19]~78\, Mips|BO|ULA1|Output[19]~78, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[19]~131\, Mips|BO|ULA1|Output[19]~131, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[19]\, Mips|BO|ULASaida|CurrentState[19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[19]~53\, Mips|BO|mux3|Output[19]~53, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[19]~54\, Mips|BO|mux3|Output[19]~54, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[19]\, Mips|BO|PC|CurrentState[19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[19]~13\, Mips|BO|muxA|Output[19]~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~40\, Mips|BO|ULA1|AddSub|Add0~40, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[20]~72\, Mips|BO|ULA1|Output[20]~72, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[20]~154\, Mips|BO|ULA1|Output[20]~154, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[20]\, Mips|BO|ULASaida|CurrentState[20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[20]~51\, Mips|BO|mux3|Output[20]~51, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[20]~52\, Mips|BO|mux3|Output[20]~52, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[20]\, Mips|BO|PC|CurrentState[20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[20]~12\, Mips|BO|muxA|Output[20]~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~42\, Mips|BO|ULA1|AddSub|Add1~42, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~44\, Mips|BO|ULA1|AddSub|Add1~44, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[22]~12\, Mips|BO|muxB|Output[22]~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][21]\, Mips|BO|reg|CurrentState[24][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][21]\, Mips|BO|reg|CurrentState[16][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][21]\, Mips|BO|reg|CurrentState[20][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux10~4\, Mips|BO|reg|Mux10~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux10~5\, Mips|BO|reg|Mux10~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux10~6\, Mips|BO|reg|Mux10~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][21]\, Mips|BO|reg|CurrentState[23][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][21]\, Mips|BO|reg|CurrentState[19][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][21]~feeder\, Mips|BO|reg|CurrentState[27][21]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][21]\, Mips|BO|reg|CurrentState[27][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux10~7\, Mips|BO|reg|Mux10~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux10~8\, Mips|BO|reg|Mux10~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux10~9\, Mips|BO|reg|Mux10~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][21]\, Mips|BO|reg|CurrentState[12][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux10~17\, Mips|BO|reg|Mux10~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][21]\, Mips|BO|reg|CurrentState[15][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux10~18\, Mips|BO|reg|Mux10~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][21]~feeder\, Mips|BO|reg|CurrentState[1][21]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][21]\, Mips|BO|reg|CurrentState[1][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][21]~feeder\, Mips|BO|reg|CurrentState[3][21]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][21]\, Mips|BO|reg|CurrentState[3][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux10~15\, Mips|BO|reg|Mux10~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux10~16\, Mips|BO|reg|Mux10~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][21]\, Mips|BO|reg|CurrentState[7][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][21]~feeder\, Mips|BO|reg|CurrentState[4][21]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][21]\, Mips|BO|reg|CurrentState[4][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux10~10\, Mips|BO|reg|Mux10~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux10~11\, Mips|BO|reg|Mux10~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux10~19\, Mips|BO|reg|Mux10~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux10~20\, Mips|BO|reg|Mux10~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[21]\, Mips|BO|RegA|CurrentState[21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[21]~11\, Mips|BO|muxA|Output[21]~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~42\, Mips|BO|ULA1|AddSub|Add0~42, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~44\, Mips|BO|ULA1|AddSub|Add0~44, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[22]~80\, Mips|BO|ULA1|Output[22]~80, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[22]~132\, Mips|BO|ULA1|Output[22]~132, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[22]\, Mips|BO|ULASaida|CurrentState[22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[22]~47\, Mips|BO|mux3|Output[22]~47, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[22]~48\, Mips|BO|mux3|Output[22]~48, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[22]\, Mips|BO|PC|CurrentState[22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[22]~10\, Mips|BO|muxA|Output[22]~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~46\, Mips|BO|ULA1|AddSub|Add1~46, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~46\, Mips|BO|ULA1|AddSub|Add0~46, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[23]~82\, Mips|BO|ULA1|Output[23]~82, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[23]~45\, Mips|BO|mux3|Output[23]~45, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[23]~46\, Mips|BO|mux3|Output[23]~46, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[23]\, Mips|BO|PC|CurrentState[23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][23]\, Mips|BO|reg|CurrentState[7][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][23]\, Mips|BO|reg|CurrentState[5][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][23]\, Mips|BO|reg|CurrentState[4][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux8~10\, Mips|BO|reg|Mux8~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux8~11\, Mips|BO|reg|Mux8~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][23]\, Mips|BO|reg|CurrentState[9][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][23]\, Mips|BO|reg|CurrentState[11][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux8~13\, Mips|BO|reg|Mux8~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][23]\, Mips|BO|reg|CurrentState[1][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][23]\, Mips|BO|reg|CurrentState[3][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux8~15\, Mips|BO|reg|Mux8~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux8~16\, Mips|BO|reg|Mux8~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux8~19\, Mips|BO|reg|Mux8~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][23]\, Mips|BO|reg|CurrentState[31][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][23]\, Mips|BO|reg|CurrentState[23][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux8~8\, Mips|BO|reg|Mux8~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][23]\, Mips|BO|reg|CurrentState[26][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][23]\, Mips|BO|reg|CurrentState[30][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux8~3\, Mips|BO|reg|Mux8~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux8~6\, Mips|BO|reg|Mux8~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux8~9\, Mips|BO|reg|Mux8~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux8~20\, Mips|BO|reg|Mux8~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[23]\, Mips|BO|RegA|CurrentState[23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[23]~9\, Mips|BO|muxA|Output[23]~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~48\, Mips|BO|ULA1|AddSub|Add0~48, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~50\, Mips|BO|ULA1|AddSub|Add0~50, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~52\, Mips|BO|ULA1|AddSub|Add0~52, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~48\, Mips|BO|ULA1|AddSub|Add1~48, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~50\, Mips|BO|ULA1|AddSub|Add1~50, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~52\, Mips|BO|ULA1|AddSub|Add1~52, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[26]~90\, Mips|BO|ULA1|Output[26]~90, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[26]~152\, Mips|BO|ULA1|Output[26]~152, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[26]\, Mips|BO|ULASaida|CurrentState[26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[26]~6\, Mips|BO|mux2|Output[26]~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][26]\, Mips|BO|reg|CurrentState[7][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][26]\, Mips|BO|reg|CurrentState[5][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux5~13\, Mips|BO|reg|Mux5~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux5~16\, Mips|BO|reg|Mux5~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][26]~feeder\, Mips|BO|reg|CurrentState[11][26]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][26]\, Mips|BO|reg|CurrentState[11][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][26]\, Mips|BO|reg|CurrentState[8][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][26]~feeder\, Mips|BO|reg|CurrentState[9][26]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][26]\, Mips|BO|reg|CurrentState[9][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux5~10\, Mips|BO|reg|Mux5~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux5~11\, Mips|BO|reg|Mux5~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux5~19\, Mips|BO|reg|Mux5~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][26]\, Mips|BO|reg|CurrentState[31][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][26]\, Mips|BO|reg|CurrentState[23][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][26]\, Mips|BO|reg|CurrentState[19][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux5~7\, Mips|BO|reg|Mux5~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux5~8\, Mips|BO|reg|Mux5~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][26]~feeder\, Mips|BO|reg|CurrentState[22][26]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][26]\, Mips|BO|reg|CurrentState[22][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][26]~feeder\, Mips|BO|reg|CurrentState[18][26]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][26]\, Mips|BO|reg|CurrentState[18][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux5~0\, Mips|BO|reg|Mux5~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux5~1\, Mips|BO|reg|Mux5~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux5~9\, Mips|BO|reg|Mux5~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux5~20\, Mips|BO|reg|Mux5~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[26]\, Mips|BO|RegA|CurrentState[26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[26]~39\, Mips|BO|mux3|Output[26]~39, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[26]~40\, Mips|BO|mux3|Output[26]~40, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[26]\, Mips|BO|PC|CurrentState[26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[26]~6\, Mips|BO|muxA|Output[26]~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~54\, Mips|BO|ULA1|AddSub|Add1~54, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][27]\, Mips|BO|reg|CurrentState[20][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux4~4\, Mips|BO|reg|Mux4~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][27]\, Mips|BO|reg|CurrentState[24][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][27]\, Mips|BO|reg|CurrentState[28][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux4~5\, Mips|BO|reg|Mux4~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][27]~feeder\, Mips|BO|reg|CurrentState[18][27]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][27]\, Mips|BO|reg|CurrentState[18][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][27]~feeder\, Mips|BO|reg|CurrentState[22][27]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][27]\, Mips|BO|reg|CurrentState[22][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux4~2\, Mips|BO|reg|Mux4~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][27]\, Mips|BO|reg|CurrentState[30][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux4~3\, Mips|BO|reg|Mux4~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux4~6\, Mips|BO|reg|Mux4~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][27]\, Mips|BO|reg|CurrentState[29][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][27]\, Mips|BO|reg|CurrentState[25][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][27]\, Mips|BO|reg|CurrentState[17][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux4~0\, Mips|BO|reg|Mux4~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][27]\, Mips|BO|reg|CurrentState[21][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux4~1\, Mips|BO|reg|Mux4~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][27]~feeder\, Mips|BO|reg|CurrentState[31][27]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][27]\, Mips|BO|reg|CurrentState[31][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][27]~feeder\, Mips|BO|reg|CurrentState[23][27]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][27]\, Mips|BO|reg|CurrentState[23][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux4~8\, Mips|BO|reg|Mux4~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux4~9\, Mips|BO|reg|Mux4~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux4~20\, Mips|BO|reg|Mux4~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[27]\, Mips|BO|RegA|CurrentState[27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[27]~5\, Mips|BO|muxA|Output[27]~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~54\, Mips|BO|ULA1|AddSub|Add0~54, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[27]~94\, Mips|BO|ULA1|Output[27]~94, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[27]~151\, Mips|BO|ULA1|Output[27]~151, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[27]\, Mips|BO|ULASaida|CurrentState[27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[27]~5\, Mips|BO|mux2|Output[27]~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][27]\, Mips|BO|reg|CurrentState[16][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux36~4\, Mips|BO|reg|Mux36~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux36~5\, Mips|BO|reg|Mux36~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux36~2\, Mips|BO|reg|Mux36~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux36~3\, Mips|BO|reg|Mux36~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux36~6\, Mips|BO|reg|Mux36~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux36~1\, Mips|BO|reg|Mux36~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux36~9\, Mips|BO|reg|Mux36~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][27]\, Mips|BO|reg|CurrentState[15][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][27]\, Mips|BO|reg|CurrentState[13][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux36~17\, Mips|BO|reg|Mux36~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux36~18\, Mips|BO|reg|Mux36~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][27]\, Mips|BO|reg|CurrentState[0][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][27]~feeder\, Mips|BO|reg|CurrentState[2][27]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][27]\, Mips|BO|reg|CurrentState[2][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux36~14\, Mips|BO|reg|Mux36~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][27]\, Mips|BO|reg|CurrentState[1][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux36~15\, Mips|BO|reg|Mux36~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][27]\, Mips|BO|reg|CurrentState[9][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][27]\, Mips|BO|reg|CurrentState[11][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][27]\, Mips|BO|reg|CurrentState[8][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][27]\, Mips|BO|reg|CurrentState[10][27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux36~12\, Mips|BO|reg|Mux36~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux36~13\, Mips|BO|reg|Mux36~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux36~16\, Mips|BO|reg|Mux36~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux36~19\, Mips|BO|reg|Mux36~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux36~20\, Mips|BO|reg|Mux36~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[27]\, Mips|BO|RegB|CurrentState[27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[27]~7\, Mips|BO|muxB|Output[27]~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~56\, Mips|BO|ULA1|AddSub|Add1~56, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~56\, Mips|BO|ULA1|AddSub|Add0~56, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[28]~88\, Mips|BO|ULA1|Output[28]~88, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[28]~150\, Mips|BO|ULA1|Output[28]~150, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[28]\, Mips|BO|ULASaida|CurrentState[28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[28]~4\, Mips|BO|mux2|Output[28]~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][28]\, Mips|BO|reg|CurrentState[0][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][28]\, Mips|BO|reg|CurrentState[1][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux3~14\, Mips|BO|reg|Mux3~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][28]~feeder\, Mips|BO|reg|CurrentState[3][28]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][28]\, Mips|BO|reg|CurrentState[3][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux3~15\, Mips|BO|reg|Mux3~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][28]\, Mips|BO|reg|CurrentState[7][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][28]\, Mips|BO|reg|CurrentState[5][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][28]\, Mips|BO|reg|CurrentState[6][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][28]\, Mips|BO|reg|CurrentState[4][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux3~12\, Mips|BO|reg|Mux3~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux3~13\, Mips|BO|reg|Mux3~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux3~16\, Mips|BO|reg|Mux3~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux3~17\, Mips|BO|reg|Mux3~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux3~18\, Mips|BO|reg|Mux3~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux3~19\, Mips|BO|reg|Mux3~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][28]\, Mips|BO|reg|CurrentState[17][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux3~2\, Mips|BO|reg|Mux3~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux3~3\, Mips|BO|reg|Mux3~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux3~6\, Mips|BO|reg|Mux3~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][28]\, Mips|BO|reg|CurrentState[19][28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux3~7\, Mips|BO|reg|Mux3~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux3~8\, Mips|BO|reg|Mux3~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux3~9\, Mips|BO|reg|Mux3~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux3~20\, Mips|BO|reg|Mux3~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[28]\, Mips|BO|RegA|CurrentState[28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[28]~36\, Mips|BO|mux3|Output[28]~36, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[28]\, Mips|BO|PC|CurrentState[28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[28]~4\, Mips|BO|muxA|Output[28]~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~58\, Mips|BO|ULA1|AddSub|Add1~58, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~58\, Mips|BO|ULA1|AddSub|Add0~58, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[29]~92\, Mips|BO|ULA1|Output[29]~92, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[29]~147\, Mips|BO|ULA1|Output[29]~147, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[29]~34\, Mips|BO|mux3|Output[29]~34, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[29]\, Mips|BO|PC|CurrentState[29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][29]\, Mips|BO|reg|CurrentState[27][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][29]\, Mips|BO|reg|CurrentState[19][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux2~7\, Mips|BO|reg|Mux2~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux2~8\, Mips|BO|reg|Mux2~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][29]\, Mips|BO|reg|CurrentState[22][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][29]\, Mips|BO|reg|CurrentState[18][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux2~2\, Mips|BO|reg|Mux2~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux2~3\, Mips|BO|reg|Mux2~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux2~6\, Mips|BO|reg|Mux2~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][29]\, Mips|BO|reg|CurrentState[29][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux2~0\, Mips|BO|reg|Mux2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux2~1\, Mips|BO|reg|Mux2~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux2~9\, Mips|BO|reg|Mux2~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][29]\, Mips|BO|reg|CurrentState[12][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux2~17\, Mips|BO|reg|Mux2~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux2~18\, Mips|BO|reg|Mux2~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][29]\, Mips|BO|reg|CurrentState[2][29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux2~14\, Mips|BO|reg|Mux2~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux2~15\, Mips|BO|reg|Mux2~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux2~13\, Mips|BO|reg|Mux2~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux2~16\, Mips|BO|reg|Mux2~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux2~19\, Mips|BO|reg|Mux2~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux2~20\, Mips|BO|reg|Mux2~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[29]\, Mips|BO|RegA|CurrentState[29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[29]~3\, Mips|BO|muxA|Output[29]~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~60\, Mips|BO|ULA1|AddSub|Add0~60, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~60\, Mips|BO|ULA1|AddSub|Add1~60, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[30]~100\, Mips|BO|ULA1|Output[30]~100, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|EnableRegPC_s~14\, Mips|BO|EnableRegPC_s~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|EnableRegPC_s~11\, Mips|BO|EnableRegPC_s~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|EnableRegPC_s~12\, Mips|BO|EnableRegPC_s~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[31]~2\, Mips|BO|PC|CurrentState[31]~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[23]~133\, Mips|BO|ULA1|Output[23]~133, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|EnableRegPC_s~10\, Mips|BO|EnableRegPC_s~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[31]~4\, Mips|BO|PC|CurrentState[31]~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[31]~5\, Mips|BO|PC|CurrentState[31]~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[31]\, Mips|BO|PC|CurrentState[31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][31]\, Mips|BO|reg|CurrentState[9][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][31]\, Mips|BO|reg|CurrentState[8][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][31]\, Mips|BO|reg|CurrentState[10][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux0~12\, Mips|BO|reg|Mux0~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux0~13\, Mips|BO|reg|Mux0~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux0~16\, Mips|BO|reg|Mux0~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][31]~feeder\, Mips|BO|reg|CurrentState[6][31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][31]\, Mips|BO|reg|CurrentState[6][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][31]\, Mips|BO|reg|CurrentState[7][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux0~11\, Mips|BO|reg|Mux0~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux0~19\, Mips|BO|reg|Mux0~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][31]\, Mips|BO|reg|CurrentState[23][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][31]\, Mips|BO|reg|CurrentState[31][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][31]~feeder\, Mips|BO|reg|CurrentState[19][31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][31]\, Mips|BO|reg|CurrentState[19][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][31]\, Mips|BO|reg|CurrentState[27][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux0~7\, Mips|BO|reg|Mux0~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux0~8\, Mips|BO|reg|Mux0~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][31]\, Mips|BO|reg|CurrentState[29][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][31]\, Mips|BO|reg|CurrentState[25][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux0~0\, Mips|BO|reg|Mux0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux0~1\, Mips|BO|reg|Mux0~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux0~9\, Mips|BO|reg|Mux0~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux0~20\, Mips|BO|reg|Mux0~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[31]\, Mips|BO|RegA|CurrentState[31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[31]~1\, Mips|BO|muxA|Output[31]~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~62\, Mips|BO|ULA1|AddSub|Add1~62, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[31]~3\, Mips|BO|muxB|Output[31]~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~62\, Mips|BO|ULA1|AddSub|Add0~62, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[31]~126\, Mips|BO|ULA1|Output[31]~126, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[31]~146\, Mips|BO|ULA1|Output[31]~146, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[31]\, Mips|BO|ULASaida|CurrentState[31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[31]~1\, Mips|BO|mux2|Output[31]~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][31]\, Mips|BO|reg|CurrentState[17][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux32~0\, Mips|BO|reg|Mux32~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][31]\, Mips|BO|reg|CurrentState[21][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux32~1\, Mips|BO|reg|Mux32~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux32~7\, Mips|BO|reg|Mux32~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux32~8\, Mips|BO|reg|Mux32~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][31]\, Mips|BO|reg|CurrentState[24][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][31]~feeder\, Mips|BO|reg|CurrentState[28][31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][31]\, Mips|BO|reg|CurrentState[28][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux32~5\, Mips|BO|reg|Mux32~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][31]\, Mips|BO|reg|CurrentState[26][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][31]\, Mips|BO|reg|CurrentState[22][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][31]\, Mips|BO|reg|CurrentState[18][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux32~2\, Mips|BO|reg|Mux32~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux32~3\, Mips|BO|reg|Mux32~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux32~6\, Mips|BO|reg|Mux32~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux32~9\, Mips|BO|reg|Mux32~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][31]~feeder\, Mips|BO|reg|CurrentState[13][31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][31]\, Mips|BO|reg|CurrentState[13][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][31]\, Mips|BO|reg|CurrentState[12][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux32~17\, Mips|BO|reg|Mux32~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][31]\, Mips|BO|reg|CurrentState[14][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][31]~feeder\, Mips|BO|reg|CurrentState[15][31]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][31]\, Mips|BO|reg|CurrentState[15][31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux32~18\, Mips|BO|reg|Mux32~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux32~12\, Mips|BO|reg|Mux32~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux32~13\, Mips|BO|reg|Mux32~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux32~16\, Mips|BO|reg|Mux32~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux32~19\, Mips|BO|reg|Mux32~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux32~20\, Mips|BO|reg|Mux32~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[31]\, Mips|BO|RegB|CurrentState[31], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[14]~feeder\, Mips|BO|RI|CurrentState[14]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[14]\, Mips|BO|RI|CurrentState[14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[14]~22\, Mips|BO|muxB|Output[14]~22, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[14]~23\, Mips|BO|muxB|Output[14]~23, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[14]~63\, Mips|BO|ULA1|Output[14]~63, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[14]~64\, Mips|BO|ULA1|Output[14]~64, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[14]\, Mips|BO|ULASaida|CurrentState[14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[14]\, Mips|BO|RDM|CurrentState[14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[14]~18\, Mips|BO|mux2|Output[14]~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][14]\, Mips|BO|reg|CurrentState[10][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][14]\, Mips|BO|reg|CurrentState[8][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux49~10\, Mips|BO|reg|Mux49~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux49~11\, Mips|BO|reg|Mux49~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux49~12\, Mips|BO|reg|Mux49~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux49~13\, Mips|BO|reg|Mux49~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux49~15\, Mips|BO|reg|Mux49~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux49~16\, Mips|BO|reg|Mux49~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux49~19\, Mips|BO|reg|Mux49~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][14]\, Mips|BO|reg|CurrentState[28][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][14]\, Mips|BO|reg|CurrentState[16][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux49~4\, Mips|BO|reg|Mux49~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux49~5\, Mips|BO|reg|Mux49~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux49~2\, Mips|BO|reg|Mux49~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux49~3\, Mips|BO|reg|Mux49~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux49~6\, Mips|BO|reg|Mux49~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux49~0\, Mips|BO|reg|Mux49~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][14]\, Mips|BO|reg|CurrentState[30][14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux49~1\, Mips|BO|reg|Mux49~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux49~9\, Mips|BO|reg|Mux49~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux49~20\, Mips|BO|reg|Mux49~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[14]\, Mips|BO|RegB|CurrentState[14], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[6]\, Mips|BO|RI|CurrentState[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[8]~15\, Mips|BO|mux3|Output[8]~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[8]~16\, Mips|BO|mux3|Output[8]~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[8]\, Mips|BO|PC|CurrentState[8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux23~8\, Mips|BO|reg|Mux23~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][8]\, Mips|BO|reg|CurrentState[25][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][8]\, Mips|BO|reg|CurrentState[21][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][8]\, Mips|BO|reg|CurrentState[17][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux23~2\, Mips|BO|reg|Mux23~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux23~3\, Mips|BO|reg|Mux23~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][8]\, Mips|BO|reg|CurrentState[24][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][8]~feeder\, Mips|BO|reg|CurrentState[16][8]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][8]\, Mips|BO|reg|CurrentState[16][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux23~4\, Mips|BO|reg|Mux23~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][8]\, Mips|BO|reg|CurrentState[20][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux23~5\, Mips|BO|reg|Mux23~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux23~6\, Mips|BO|reg|Mux23~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux23~9\, Mips|BO|reg|Mux23~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][8]\, Mips|BO|reg|CurrentState[10][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][8]\, Mips|BO|reg|CurrentState[9][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][8]\, Mips|BO|reg|CurrentState[8][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux23~10\, Mips|BO|reg|Mux23~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux23~11\, Mips|BO|reg|Mux23~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][8]\, Mips|BO|reg|CurrentState[6][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][8]\, Mips|BO|reg|CurrentState[4][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux23~12\, Mips|BO|reg|Mux23~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux23~13\, Mips|BO|reg|Mux23~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][8]~feeder\, Mips|BO|reg|CurrentState[3][8]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][8]\, Mips|BO|reg|CurrentState[3][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][8]~feeder\, Mips|BO|reg|CurrentState[1][8]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][8]\, Mips|BO|reg|CurrentState[1][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][8]~feeder\, Mips|BO|reg|CurrentState[0][8]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][8]\, Mips|BO|reg|CurrentState[0][8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux23~14\, Mips|BO|reg|Mux23~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux23~15\, Mips|BO|reg|Mux23~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux23~16\, Mips|BO|reg|Mux23~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux23~19\, Mips|BO|reg|Mux23~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux23~20\, Mips|BO|reg|Mux23~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[8]\, Mips|BO|RegA|CurrentState[8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[8]~24\, Mips|BO|muxA|Output[8]~24, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[0]\, Mips|BO|RI|CurrentState[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[2]~47\, Mips|BO|muxB|Output[2]~47, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][0]\, Mips|BO|reg|CurrentState[19][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux31~7\, Mips|BO|reg|Mux31~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][0]\, Mips|BO|reg|CurrentState[23][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][0]\, Mips|BO|reg|CurrentState[31][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux31~8\, Mips|BO|reg|Mux31~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][0]\, Mips|BO|reg|CurrentState[29][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][0]\, Mips|BO|reg|CurrentState[17][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][0]\, Mips|BO|reg|CurrentState[25][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux31~0\, Mips|BO|reg|Mux31~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux31~1\, Mips|BO|reg|Mux31~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][0]\, Mips|BO|reg|CurrentState[20][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][0]\, Mips|BO|reg|CurrentState[16][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux31~4\, Mips|BO|reg|Mux31~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][0]~feeder\, Mips|BO|reg|CurrentState[28][0]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][0]\, Mips|BO|reg|CurrentState[28][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux31~5\, Mips|BO|reg|Mux31~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux31~6\, Mips|BO|reg|Mux31~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux31~9\, Mips|BO|reg|Mux31~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][0]\, Mips|BO|reg|CurrentState[8][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux31~12\, Mips|BO|reg|Mux31~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][0]\, Mips|BO|reg|CurrentState[11][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux31~13\, Mips|BO|reg|Mux31~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][0]\, Mips|BO|reg|CurrentState[1][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][0]\, Mips|BO|reg|CurrentState[3][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux31~15\, Mips|BO|reg|Mux31~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux31~16\, Mips|BO|reg|Mux31~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][0]\, Mips|BO|reg|CurrentState[7][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][0]~feeder\, Mips|BO|reg|CurrentState[6][0]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][0]\, Mips|BO|reg|CurrentState[6][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux31~11\, Mips|BO|reg|Mux31~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux31~19\, Mips|BO|reg|Mux31~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux31~20\, Mips|BO|reg|Mux31~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[0]\, Mips|BO|RegA|CurrentState[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[0]~0\, Mips|BO|muxA|Output[0]~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~4\, Mips|BO|ULA1|AddSub|Add1~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~6\, Mips|BO|ULA1|AddSub|Add1~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~8\, Mips|BO|ULA1|AddSub|Add1~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~10\, Mips|BO|ULA1|AddSub|Add1~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~12\, Mips|BO|ULA1|AddSub|Add1~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~14\, Mips|BO|ULA1|AddSub|Add1~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~16\, Mips|BO|ULA1|AddSub|Add1~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~18\, Mips|BO|ULA1|AddSub|Add1~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~20\, Mips|BO|ULA1|AddSub|Add1~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~22\, Mips|BO|ULA1|AddSub|Add1~22, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add1~24\, Mips|BO|ULA1|AddSub|Add1~24, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[13]~122\, Mips|BO|ULA1|Output[13]~122, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[13]~145\, Mips|BO|ULA1|Output[13]~145, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[13]\, Mips|BO|ULASaida|CurrentState[13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[13]~19\, Mips|BO|mux2|Output[13]~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][13]\, Mips|BO|reg|CurrentState[29][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][13]\, Mips|BO|reg|CurrentState[25][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][13]\, Mips|BO|reg|CurrentState[17][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux50~0\, Mips|BO|reg|Mux50~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux50~1\, Mips|BO|reg|Mux50~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][13]\, Mips|BO|reg|CurrentState[28][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][13]\, Mips|BO|reg|CurrentState[24][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux50~5\, Mips|BO|reg|Mux50~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][13]\, Mips|BO|reg|CurrentState[30][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][13]~feeder\, Mips|BO|reg|CurrentState[18][13]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][13]\, Mips|BO|reg|CurrentState[18][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][13]~feeder\, Mips|BO|reg|CurrentState[22][13]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][13]\, Mips|BO|reg|CurrentState[22][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux50~2\, Mips|BO|reg|Mux50~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux50~3\, Mips|BO|reg|Mux50~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux50~6\, Mips|BO|reg|Mux50~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux50~9\, Mips|BO|reg|Mux50~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][13]\, Mips|BO|reg|CurrentState[7][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][13]\, Mips|BO|reg|CurrentState[4][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][13]\, Mips|BO|reg|CurrentState[5][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux50~10\, Mips|BO|reg|Mux50~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux50~11\, Mips|BO|reg|Mux50~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][13]\, Mips|BO|reg|CurrentState[9][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][13]\, Mips|BO|reg|CurrentState[11][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][13]\, Mips|BO|reg|CurrentState[8][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][13]\, Mips|BO|reg|CurrentState[10][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux50~12\, Mips|BO|reg|Mux50~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux50~13\, Mips|BO|reg|Mux50~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][13]\, Mips|BO|reg|CurrentState[0][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][13]\, Mips|BO|reg|CurrentState[2][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux50~14\, Mips|BO|reg|Mux50~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][13]~feeder\, Mips|BO|reg|CurrentState[3][13]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][13]\, Mips|BO|reg|CurrentState[3][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux50~15\, Mips|BO|reg|Mux50~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux50~16\, Mips|BO|reg|Mux50~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux50~19\, Mips|BO|reg|Mux50~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux50~20\, Mips|BO|reg|Mux50~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[13]\, Mips|BO|RegB|CurrentState[13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[1]\, Mips|BO|RI|CurrentState[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[3]~5\, Mips|BO|mux3|Output[3]~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[3]~6\, Mips|BO|mux3|Output[3]~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[3]\, Mips|BO|PC|CurrentState[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][3]~feeder\, Mips|BO|reg|CurrentState[27][3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][3]\, Mips|BO|reg|CurrentState[27][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][3]\, Mips|BO|reg|CurrentState[19][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][3]\, Mips|BO|reg|CurrentState[23][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux28~7\, Mips|BO|reg|Mux28~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux28~8\, Mips|BO|reg|Mux28~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][3]\, Mips|BO|reg|CurrentState[25][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][3]\, Mips|BO|reg|CurrentState[29][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux28~3\, Mips|BO|reg|Mux28~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][3]~feeder\, Mips|BO|reg|CurrentState[16][3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][3]\, Mips|BO|reg|CurrentState[16][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][3]\, Mips|BO|reg|CurrentState[24][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux28~4\, Mips|BO|reg|Mux28~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][3]\, Mips|BO|reg|CurrentState[20][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux28~5\, Mips|BO|reg|Mux28~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux28~6\, Mips|BO|reg|Mux28~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][3]\, Mips|BO|reg|CurrentState[18][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][3]\, Mips|BO|reg|CurrentState[26][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux28~0\, Mips|BO|reg|Mux28~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][3]\, Mips|BO|reg|CurrentState[22][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][3]~feeder\, Mips|BO|reg|CurrentState[30][3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][3]\, Mips|BO|reg|CurrentState[30][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux28~1\, Mips|BO|reg|Mux28~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux28~9\, Mips|BO|reg|Mux28~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][3]\, Mips|BO|reg|CurrentState[4][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][3]\, Mips|BO|reg|CurrentState[6][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux28~12\, Mips|BO|reg|Mux28~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][3]\, Mips|BO|reg|CurrentState[5][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux28~13\, Mips|BO|reg|Mux28~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][3]~feeder\, Mips|BO|reg|CurrentState[2][3]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][3]\, Mips|BO|reg|CurrentState[2][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][3]\, Mips|BO|reg|CurrentState[0][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][3]\, Mips|BO|reg|CurrentState[1][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux28~14\, Mips|BO|reg|Mux28~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux28~15\, Mips|BO|reg|Mux28~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux28~16\, Mips|BO|reg|Mux28~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][3]\, Mips|BO|reg|CurrentState[15][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][3]\, Mips|BO|reg|CurrentState[13][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux28~18\, Mips|BO|reg|Mux28~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux28~19\, Mips|BO|reg|Mux28~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux28~20\, Mips|BO|reg|Mux28~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[3]\, Mips|BO|RegA|CurrentState[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[3]~29\, Mips|BO|muxA|Output[3]~29, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~8\, Mips|BO|ULA1|AddSub|Add0~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~12\, Mips|BO|ULA1|AddSub|Add0~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~14\, Mips|BO|ULA1|AddSub|Add0~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~16\, Mips|BO|ULA1|AddSub|Add0~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~18\, Mips|BO|ULA1|AddSub|Add0~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~20\, Mips|BO|ULA1|AddSub|Add0~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AddSub|Add0~22\, Mips|BO|ULA1|AddSub|Add0~22, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[12]~119\, Mips|BO|ULA1|Output[12]~119, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[12]~120\, Mips|BO|ULA1|Output[12]~120, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[12]~144\, Mips|BO|ULA1|Output[12]~144, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[12]\, Mips|BO|ULASaida|CurrentState[12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[12]~20\, Mips|BO|mux2|Output[12]~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][12]\, Mips|BO|reg|CurrentState[10][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][12]\, Mips|BO|reg|CurrentState[8][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][12]\, Mips|BO|reg|CurrentState[9][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux51~10\, Mips|BO|reg|Mux51~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux51~11\, Mips|BO|reg|Mux51~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][12]\, Mips|BO|reg|CurrentState[4][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux51~12\, Mips|BO|reg|Mux51~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][12]\, Mips|BO|reg|CurrentState[7][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux51~13\, Mips|BO|reg|Mux51~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][12]\, Mips|BO|reg|CurrentState[1][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][12]\, Mips|BO|reg|CurrentState[0][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux51~14\, Mips|BO|reg|Mux51~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][12]~feeder\, Mips|BO|reg|CurrentState[3][12]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][12]\, Mips|BO|reg|CurrentState[3][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux51~15\, Mips|BO|reg|Mux51~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux51~16\, Mips|BO|reg|Mux51~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux51~19\, Mips|BO|reg|Mux51~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][12]\, Mips|BO|reg|CurrentState[27][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][12]\, Mips|BO|reg|CurrentState[31][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][12]~feeder\, Mips|BO|reg|CurrentState[19][12]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][12]\, Mips|BO|reg|CurrentState[19][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][12]\, Mips|BO|reg|CurrentState[23][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux51~7\, Mips|BO|reg|Mux51~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux51~8\, Mips|BO|reg|Mux51~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][12]\, Mips|BO|reg|CurrentState[25][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][12]\, Mips|BO|reg|CurrentState[29][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][12]~feeder\, Mips|BO|reg|CurrentState[21][12]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][12]\, Mips|BO|reg|CurrentState[21][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux51~2\, Mips|BO|reg|Mux51~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux51~3\, Mips|BO|reg|Mux51~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][12]~feeder\, Mips|BO|reg|CurrentState[28][12]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][12]\, Mips|BO|reg|CurrentState[28][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][12]\, Mips|BO|reg|CurrentState[20][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][12]\, Mips|BO|reg|CurrentState[16][12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux51~4\, Mips|BO|reg|Mux51~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux51~5\, Mips|BO|reg|Mux51~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux51~6\, Mips|BO|reg|Mux51~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux51~9\, Mips|BO|reg|Mux51~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux51~20\, Mips|BO|reg|Mux51~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[12]\, Mips|BO|RegB|CurrentState[12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[15]\, Mips|BO|RI|CurrentState[15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[25]~9\, Mips|BO|muxB|Output[25]~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[25]~116\, Mips|BO|ULA1|Output[25]~116, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[25]~153\, Mips|BO|ULA1|Output[25]~153, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[25]\, Mips|BO|ULASaida|CurrentState[25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[25]~7\, Mips|BO|mux2|Output[25]~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][25]~feeder\, Mips|BO|reg|CurrentState[3][25]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][25]\, Mips|BO|reg|CurrentState[3][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][25]~feeder\, Mips|BO|reg|CurrentState[1][25]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][25]\, Mips|BO|reg|CurrentState[1][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux38~15\, Mips|BO|reg|Mux38~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][25]\, Mips|BO|reg|CurrentState[9][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][25]\, Mips|BO|reg|CurrentState[11][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][25]\, Mips|BO|reg|CurrentState[8][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux38~12\, Mips|BO|reg|Mux38~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux38~13\, Mips|BO|reg|Mux38~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux38~16\, Mips|BO|reg|Mux38~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][25]\, Mips|BO|reg|CurrentState[15][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][25]\, Mips|BO|reg|CurrentState[12][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][25]\, Mips|BO|reg|CurrentState[13][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux38~17\, Mips|BO|reg|Mux38~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux38~18\, Mips|BO|reg|Mux38~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][25]\, Mips|BO|reg|CurrentState[6][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][25]\, Mips|BO|reg|CurrentState[7][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][25]\, Mips|BO|reg|CurrentState[5][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][25]\, Mips|BO|reg|CurrentState[4][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux38~10\, Mips|BO|reg|Mux38~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux38~11\, Mips|BO|reg|Mux38~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux38~19\, Mips|BO|reg|Mux38~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][25]\, Mips|BO|reg|CurrentState[28][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][25]\, Mips|BO|reg|CurrentState[24][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux38~5\, Mips|BO|reg|Mux38~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux38~6\, Mips|BO|reg|Mux38~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][25]\, Mips|BO|reg|CurrentState[23][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][25]\, Mips|BO|reg|CurrentState[19][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux38~7\, Mips|BO|reg|Mux38~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][25]\, Mips|BO|reg|CurrentState[31][25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux38~8\, Mips|BO|reg|Mux38~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux38~9\, Mips|BO|reg|Mux38~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux38~20\, Mips|BO|reg|Mux38~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[25]\, Mips|BO|RegB|CurrentState[25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][26]~feeder\, Mips|BO|reg|CurrentState[15][26]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][26]\, Mips|BO|reg|CurrentState[15][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][26]\, Mips|BO|reg|CurrentState[12][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][26]\, Mips|BO|reg|CurrentState[14][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux37~17\, Mips|BO|reg|Mux37~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux37~18\, Mips|BO|reg|Mux37~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][26]\, Mips|BO|reg|CurrentState[10][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux37~10\, Mips|BO|reg|Mux37~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux37~11\, Mips|BO|reg|Mux37~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux37~19\, Mips|BO|reg|Mux37~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][26]\, Mips|BO|reg|CurrentState[20][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][26]\, Mips|BO|reg|CurrentState[28][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][26]~feeder\, Mips|BO|reg|CurrentState[16][26]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][26]\, Mips|BO|reg|CurrentState[16][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux37~4\, Mips|BO|reg|Mux37~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux37~5\, Mips|BO|reg|Mux37~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][26]\, Mips|BO|reg|CurrentState[21][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][26]\, Mips|BO|reg|CurrentState[17][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux37~2\, Mips|BO|reg|Mux37~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][26]\, Mips|BO|reg|CurrentState[29][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux37~3\, Mips|BO|reg|Mux37~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux37~6\, Mips|BO|reg|Mux37~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux37~7\, Mips|BO|reg|Mux37~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][26]\, Mips|BO|reg|CurrentState[27][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux37~8\, Mips|BO|reg|Mux37~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][26]\, Mips|BO|reg|CurrentState[30][26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux37~0\, Mips|BO|reg|Mux37~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux37~1\, Mips|BO|reg|Mux37~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux37~9\, Mips|BO|reg|Mux37~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux37~20\, Mips|BO|reg|Mux37~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[26]\, Mips|BO|RegB|CurrentState[26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16\, Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[24]\, Mips|BO|RI|CurrentState[24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux7~19\, Mips|BO|reg|Mux7~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][24]~feeder\, Mips|BO|reg|CurrentState[18][24]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][24]\, Mips|BO|reg|CurrentState[18][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][24]\, Mips|BO|reg|CurrentState[26][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux7~0\, Mips|BO|reg|Mux7~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][24]\, Mips|BO|reg|CurrentState[22][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux7~1\, Mips|BO|reg|Mux7~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][24]\, Mips|BO|reg|CurrentState[20][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][24]\, Mips|BO|reg|CurrentState[28][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][24]~feeder\, Mips|BO|reg|CurrentState[16][24]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][24]\, Mips|BO|reg|CurrentState[16][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][24]\, Mips|BO|reg|CurrentState[24][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux7~4\, Mips|BO|reg|Mux7~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux7~5\, Mips|BO|reg|Mux7~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][24]\, Mips|BO|reg|CurrentState[25][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][24]\, Mips|BO|reg|CurrentState[17][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][24]\, Mips|BO|reg|CurrentState[21][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux7~2\, Mips|BO|reg|Mux7~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux7~3\, Mips|BO|reg|Mux7~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux7~6\, Mips|BO|reg|Mux7~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux7~9\, Mips|BO|reg|Mux7~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux7~20\, Mips|BO|reg|Mux7~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[24]\, Mips|BO|RegA|CurrentState[24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[24]~43\, Mips|BO|mux3|Output[24]~43, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[24]~44\, Mips|BO|mux3|Output[24]~44, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[24]\, Mips|BO|PC|CurrentState[24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[24]~8\, Mips|BO|muxA|Output[24]~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[24]~83\, Mips|BO|ULA1|Output[24]~83, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[24]~84\, Mips|BO|ULA1|Output[24]~84, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[24]~134\, Mips|BO|ULA1|Output[24]~134, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[24]\, Mips|BO|ULASaida|CurrentState[24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[24]\, Mips|BO|RDM|CurrentState[24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[24]~8\, Mips|BO|mux2|Output[24]~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][24]\, Mips|BO|reg|CurrentState[6][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux39~12\, Mips|BO|reg|Mux39~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux39~13\, Mips|BO|reg|Mux39~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux39~14\, Mips|BO|reg|Mux39~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux39~15\, Mips|BO|reg|Mux39~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux39~16\, Mips|BO|reg|Mux39~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux39~17\, Mips|BO|reg|Mux39~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux39~18\, Mips|BO|reg|Mux39~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux39~19\, Mips|BO|reg|Mux39~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][24]\, Mips|BO|reg|CurrentState[31][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][24]\, Mips|BO|reg|CurrentState[23][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux39~7\, Mips|BO|reg|Mux39~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][24]\, Mips|BO|reg|CurrentState[27][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux39~8\, Mips|BO|reg|Mux39~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux39~0\, Mips|BO|reg|Mux39~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][24]\, Mips|BO|reg|CurrentState[30][24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux39~1\, Mips|BO|reg|Mux39~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux39~9\, Mips|BO|reg|Mux39~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux39~20\, Mips|BO|reg|Mux39~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[24]\, Mips|BO|RegB|CurrentState[24], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[23]\, Mips|BO|RDM|CurrentState[23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[23]\, Mips|BO|ULASaida|CurrentState[23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[23]~9\, Mips|BO|mux2|Output[23]~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][23]\, Mips|BO|reg|CurrentState[28][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][23]\, Mips|BO|reg|CurrentState[16][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux40~4\, Mips|BO|reg|Mux40~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux40~5\, Mips|BO|reg|Mux40~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux40~6\, Mips|BO|reg|Mux40~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][23]\, Mips|BO|reg|CurrentState[29][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][23]\, Mips|BO|reg|CurrentState[17][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][23]\, Mips|BO|reg|CurrentState[25][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux40~0\, Mips|BO|reg|Mux40~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux40~1\, Mips|BO|reg|Mux40~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux40~9\, Mips|BO|reg|Mux40~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][23]\, Mips|BO|reg|CurrentState[10][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux40~12\, Mips|BO|reg|Mux40~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux40~13\, Mips|BO|reg|Mux40~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux40~16\, Mips|BO|reg|Mux40~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][23]~feeder\, Mips|BO|reg|CurrentState[15][23]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][23]\, Mips|BO|reg|CurrentState[15][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][23]~feeder\, Mips|BO|reg|CurrentState[14][23]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][23]\, Mips|BO|reg|CurrentState[14][23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux40~18\, Mips|BO|reg|Mux40~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux40~19\, Mips|BO|reg|Mux40~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux40~20\, Mips|BO|reg|Mux40~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[23]\, Mips|BO|RegB|CurrentState[23], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[22]\, Mips|BO|RDM|CurrentState[22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[22]~10\, Mips|BO|mux2|Output[22]~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][22]\, Mips|BO|reg|CurrentState[7][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][22]\, Mips|BO|reg|CurrentState[6][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][22]\, Mips|BO|reg|CurrentState[4][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux41~12\, Mips|BO|reg|Mux41~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux41~13\, Mips|BO|reg|Mux41~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux41~16\, Mips|BO|reg|Mux41~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux41~11\, Mips|BO|reg|Mux41~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux41~19\, Mips|BO|reg|Mux41~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux41~0\, Mips|BO|reg|Mux41~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux41~1\, Mips|BO|reg|Mux41~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][22]~feeder\, Mips|BO|reg|CurrentState[27][22]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][22]\, Mips|BO|reg|CurrentState[27][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][22]~feeder\, Mips|BO|reg|CurrentState[23][22]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][22]\, Mips|BO|reg|CurrentState[23][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][22]~feeder\, Mips|BO|reg|CurrentState[19][22]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][22]\, Mips|BO|reg|CurrentState[19][22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux41~7\, Mips|BO|reg|Mux41~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux41~8\, Mips|BO|reg|Mux41~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux41~9\, Mips|BO|reg|Mux41~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux41~20\, Mips|BO|reg|Mux41~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[22]\, Mips|BO|RegB|CurrentState[22], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[25]\, Mips|BO|RI|CurrentState[25], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][10]\, Mips|BO|reg|CurrentState[27][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][10]\, Mips|BO|reg|CurrentState[31][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux21~8\, Mips|BO|reg|Mux21~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][10]\, Mips|BO|reg|CurrentState[26][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][10]~feeder\, Mips|BO|reg|CurrentState[18][10]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][10]\, Mips|BO|reg|CurrentState[18][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux21~0\, Mips|BO|reg|Mux21~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][10]\, Mips|BO|reg|CurrentState[22][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux21~1\, Mips|BO|reg|Mux21~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux21~9\, Mips|BO|reg|Mux21~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][10]\, Mips|BO|reg|CurrentState[9][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux21~10\, Mips|BO|reg|Mux21~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][10]\, Mips|BO|reg|CurrentState[11][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux21~11\, Mips|BO|reg|Mux21~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][10]\, Mips|BO|reg|CurrentState[1][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][10]\, Mips|BO|reg|CurrentState[0][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux21~14\, Mips|BO|reg|Mux21~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][10]\, Mips|BO|reg|CurrentState[2][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][10]\, Mips|BO|reg|CurrentState[3][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux21~15\, Mips|BO|reg|Mux21~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][10]\, Mips|BO|reg|CurrentState[6][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][10]\, Mips|BO|reg|CurrentState[4][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux21~12\, Mips|BO|reg|Mux21~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][10]\, Mips|BO|reg|CurrentState[7][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][10]\, Mips|BO|reg|CurrentState[5][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux21~13\, Mips|BO|reg|Mux21~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux21~16\, Mips|BO|reg|Mux21~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][10]\, Mips|BO|reg|CurrentState[13][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][10]\, Mips|BO|reg|CurrentState[15][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux21~18\, Mips|BO|reg|Mux21~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux21~19\, Mips|BO|reg|Mux21~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux21~20\, Mips|BO|reg|Mux21~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[10]\, Mips|BO|RegA|CurrentState[10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[10]~22\, Mips|BO|muxA|Output[10]~22, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[10]~112\, Mips|BO|ULA1|Output[10]~112, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[10]~113\, Mips|BO|ULA1|Output[10]~113, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[10]~114\, Mips|BO|ULA1|Output[10]~114, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|EnableRegPC_s~16\, Mips|BO|EnableRegPC_s~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|EnableRegPC_s~18\, Mips|BO|EnableRegPC_s~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[21]~74\, Mips|BO|ULA1|Output[21]~74, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|EnableRegPC_s~19\, Mips|BO|EnableRegPC_s~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[15]~66\, Mips|BO|ULA1|Output[15]~66, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[15]~127\, Mips|BO|ULA1|Output[15]~127, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|EnableRegPC_s~8\, Mips|BO|EnableRegPC_s~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|EnableRegPC_s~9\, Mips|BO|EnableRegPC_s~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|EnableRegPC_s~13\, Mips|BO|EnableRegPC_s~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|EnableRegPC_s\, Mips|BO|EnableRegPC_s, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[11]\, Mips|BO|PC|CurrentState[11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][11]\, Mips|BO|reg|CurrentState[7][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][11]~feeder\, Mips|BO|reg|CurrentState[6][11]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][11]\, Mips|BO|reg|CurrentState[6][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][11]\, Mips|BO|reg|CurrentState[5][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][11]~feeder\, Mips|BO|reg|CurrentState[4][11]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][11]\, Mips|BO|reg|CurrentState[4][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux20~10\, Mips|BO|reg|Mux20~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux20~11\, Mips|BO|reg|Mux20~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][11]\, Mips|BO|reg|CurrentState[9][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][11]\, Mips|BO|reg|CurrentState[11][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux20~13\, Mips|BO|reg|Mux20~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][11]\, Mips|BO|reg|CurrentState[1][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][11]~feeder\, Mips|BO|reg|CurrentState[3][11]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][11]\, Mips|BO|reg|CurrentState[3][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][11]\, Mips|BO|reg|CurrentState[2][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][11]\, Mips|BO|reg|CurrentState[0][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux20~14\, Mips|BO|reg|Mux20~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux20~15\, Mips|BO|reg|Mux20~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux20~16\, Mips|BO|reg|Mux20~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux20~19\, Mips|BO|reg|Mux20~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][11]\, Mips|BO|reg|CurrentState[17][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux20~0\, Mips|BO|reg|Mux20~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][11]\, Mips|BO|reg|CurrentState[29][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux20~1\, Mips|BO|reg|Mux20~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][11]\, Mips|BO|reg|CurrentState[18][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux20~2\, Mips|BO|reg|Mux20~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][11]\, Mips|BO|reg|CurrentState[26][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux20~3\, Mips|BO|reg|Mux20~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][11]~feeder\, Mips|BO|reg|CurrentState[28][11]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][11]\, Mips|BO|reg|CurrentState[28][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][11]\, Mips|BO|reg|CurrentState[24][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][11]\, Mips|BO|reg|CurrentState[16][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][11]\, Mips|BO|reg|CurrentState[20][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux20~4\, Mips|BO|reg|Mux20~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux20~5\, Mips|BO|reg|Mux20~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux20~6\, Mips|BO|reg|Mux20~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][11]\, Mips|BO|reg|CurrentState[31][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][11]\, Mips|BO|reg|CurrentState[19][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux20~7\, Mips|BO|reg|Mux20~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][11]\, Mips|BO|reg|CurrentState[23][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux20~8\, Mips|BO|reg|Mux20~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux20~9\, Mips|BO|reg|Mux20~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux20~20\, Mips|BO|reg|Mux20~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[11]\, Mips|BO|RegA|CurrentState[11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[11]~21\, Mips|BO|muxA|Output[11]~21, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[11]~117\, Mips|BO|ULA1|Output[11]~117, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[11]~118\, Mips|BO|ULA1|Output[11]~118, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[11]~139\, Mips|BO|ULA1|Output[11]~139, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[11]\, Mips|BO|ULASaida|CurrentState[11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[11]~21\, Mips|BO|mux2|Output[11]~21, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][11]~feeder\, Mips|BO|reg|CurrentState[14][11]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][11]\, Mips|BO|reg|CurrentState[14][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][11]\, Mips|BO|reg|CurrentState[12][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux52~17\, Mips|BO|reg|Mux52~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux52~18\, Mips|BO|reg|Mux52~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux52~10\, Mips|BO|reg|Mux52~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux52~11\, Mips|BO|reg|Mux52~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux52~19\, Mips|BO|reg|Mux52~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux52~7\, Mips|BO|reg|Mux52~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux52~8\, Mips|BO|reg|Mux52~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][11]\, Mips|BO|reg|CurrentState[30][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][11]\, Mips|BO|reg|CurrentState[22][11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux52~2\, Mips|BO|reg|Mux52~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux52~3\, Mips|BO|reg|Mux52~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux52~4\, Mips|BO|reg|Mux52~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux52~5\, Mips|BO|reg|Mux52~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux52~6\, Mips|BO|reg|Mux52~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux52~9\, Mips|BO|reg|Mux52~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux52~20\, Mips|BO|reg|Mux52~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[11]\, Mips|BO|RegB|CurrentState[11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[10]\, Mips|BO|RDM|CurrentState[10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[10]~22\, Mips|BO|mux2|Output[10]~22, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][10]\, Mips|BO|reg|CurrentState[19][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux53~7\, Mips|BO|reg|Mux53~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux53~8\, Mips|BO|reg|Mux53~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][10]\, Mips|BO|reg|CurrentState[30][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux53~1\, Mips|BO|reg|Mux53~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][10]\, Mips|BO|reg|CurrentState[24][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][10]\, Mips|BO|reg|CurrentState[16][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux53~4\, Mips|BO|reg|Mux53~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][10]~feeder\, Mips|BO|reg|CurrentState[28][10]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][10]\, Mips|BO|reg|CurrentState[28][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux53~5\, Mips|BO|reg|Mux53~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][10]\, Mips|BO|reg|CurrentState[17][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][10]\, Mips|BO|reg|CurrentState[21][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux53~2\, Mips|BO|reg|Mux53~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][10]\, Mips|BO|reg|CurrentState[25][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][10]~feeder\, Mips|BO|reg|CurrentState[29][10]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][10]\, Mips|BO|reg|CurrentState[29][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux53~3\, Mips|BO|reg|Mux53~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux53~6\, Mips|BO|reg|Mux53~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux53~9\, Mips|BO|reg|Mux53~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux53~15\, Mips|BO|reg|Mux53~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux53~12\, Mips|BO|reg|Mux53~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux53~13\, Mips|BO|reg|Mux53~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux53~16\, Mips|BO|reg|Mux53~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][10]\, Mips|BO|reg|CurrentState[8][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux53~10\, Mips|BO|reg|Mux53~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][10]\, Mips|BO|reg|CurrentState[10][10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux53~11\, Mips|BO|reg|Mux53~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux53~19\, Mips|BO|reg|Mux53~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux53~20\, Mips|BO|reg|Mux53~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[10]\, Mips|BO|RegB|CurrentState[10], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[9]\, Mips|BO|RDM|CurrentState[9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[9]~23\, Mips|BO|mux2|Output[9]~23, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][9]\, Mips|BO|reg|CurrentState[23][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][9]\, Mips|BO|reg|CurrentState[31][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][9]\, Mips|BO|reg|CurrentState[27][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux54~7\, Mips|BO|reg|Mux54~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux54~8\, Mips|BO|reg|Mux54~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][9]\, Mips|BO|reg|CurrentState[17][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][9]~feeder\, Mips|BO|reg|CurrentState[25][9]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][9]\, Mips|BO|reg|CurrentState[25][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux54~0\, Mips|BO|reg|Mux54~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][9]~feeder\, Mips|BO|reg|CurrentState[29][9]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][9]\, Mips|BO|reg|CurrentState[29][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux54~1\, Mips|BO|reg|Mux54~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][9]\, Mips|BO|reg|CurrentState[28][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][9]\, Mips|BO|reg|CurrentState[16][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][9]\, Mips|BO|reg|CurrentState[20][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux54~4\, Mips|BO|reg|Mux54~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][9]\, Mips|BO|reg|CurrentState[24][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux54~5\, Mips|BO|reg|Mux54~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][9]\, Mips|BO|reg|CurrentState[26][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][9]\, Mips|BO|reg|CurrentState[30][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][9]\, Mips|BO|reg|CurrentState[18][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux54~2\, Mips|BO|reg|Mux54~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux54~3\, Mips|BO|reg|Mux54~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux54~6\, Mips|BO|reg|Mux54~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux54~9\, Mips|BO|reg|Mux54~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux54~20\, Mips|BO|reg|Mux54~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[9]\, Mips|BO|RegB|CurrentState[9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[11]\, Mips|BO|RI|CurrentState[11], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux1|Output[0]~0\, Mips|BO|mux1|Output[0]~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~8\, Mips|BO|reg|Equal0~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~9\, Mips|BO|reg|Equal0~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][21]\, Mips|BO|reg|CurrentState[25][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][21]\, Mips|BO|reg|CurrentState[17][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux42~0\, Mips|BO|reg|Mux42~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux42~1\, Mips|BO|reg|Mux42~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][21]\, Mips|BO|reg|CurrentState[26][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][21]~feeder\, Mips|BO|reg|CurrentState[30][21]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][21]\, Mips|BO|reg|CurrentState[30][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux42~3\, Mips|BO|reg|Mux42~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux42~4\, Mips|BO|reg|Mux42~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux42~5\, Mips|BO|reg|Mux42~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux42~6\, Mips|BO|reg|Mux42~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux42~9\, Mips|BO|reg|Mux42~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux42~17\, Mips|BO|reg|Mux42~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux42~18\, Mips|BO|reg|Mux42~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][21]\, Mips|BO|reg|CurrentState[5][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux42~10\, Mips|BO|reg|Mux42~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][21]~feeder\, Mips|BO|reg|CurrentState[6][21]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][21]\, Mips|BO|reg|CurrentState[6][21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux42~11\, Mips|BO|reg|Mux42~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux42~19\, Mips|BO|reg|Mux42~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux42~20\, Mips|BO|reg|Mux42~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[21]\, Mips|BO|RegB|CurrentState[21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[21]\, Mips|BO|RI|CurrentState[21], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][5]\, Mips|BO|reg|CurrentState[5][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][5]\, Mips|BO|reg|CurrentState[4][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux26~10\, Mips|BO|reg|Mux26~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][5]\, Mips|BO|reg|CurrentState[7][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][5]\, Mips|BO|reg|CurrentState[6][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux26~11\, Mips|BO|reg|Mux26~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][5]\, Mips|BO|reg|CurrentState[9][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][5]\, Mips|BO|reg|CurrentState[11][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux26~13\, Mips|BO|reg|Mux26~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux26~16\, Mips|BO|reg|Mux26~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux26~19\, Mips|BO|reg|Mux26~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][5]\, Mips|BO|reg|CurrentState[17][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux26~0\, Mips|BO|reg|Mux26~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][5]\, Mips|BO|reg|CurrentState[21][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux26~1\, Mips|BO|reg|Mux26~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][5]\, Mips|BO|reg|CurrentState[23][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux26~7\, Mips|BO|reg|Mux26~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux26~8\, Mips|BO|reg|Mux26~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][5]\, Mips|BO|reg|CurrentState[16][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux26~4\, Mips|BO|reg|Mux26~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][5]~feeder\, Mips|BO|reg|CurrentState[24][5]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][5]\, Mips|BO|reg|CurrentState[24][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux26~5\, Mips|BO|reg|Mux26~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][5]~feeder\, Mips|BO|reg|CurrentState[26][5]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][5]\, Mips|BO|reg|CurrentState[26][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][5]\, Mips|BO|reg|CurrentState[30][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux26~3\, Mips|BO|reg|Mux26~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux26~6\, Mips|BO|reg|Mux26~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux26~9\, Mips|BO|reg|Mux26~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux26~20\, Mips|BO|reg|Mux26~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[5]\, Mips|BO|RegA|CurrentState[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[5]~27\, Mips|BO|muxA|Output[5]~27, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[5]~85\, Mips|BO|ULA1|Output[5]~85, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[5]~86\, Mips|BO|ULA1|Output[5]~86, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[5]~135\, Mips|BO|ULA1|Output[5]~135, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[5]\, Mips|BO|ULASaida|CurrentState[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[5]~27\, Mips|BO|mux2|Output[5]~27, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][5]\, Mips|BO|reg|CurrentState[19][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux58~7\, Mips|BO|reg|Mux58~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][5]\, Mips|BO|reg|CurrentState[31][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux58~8\, Mips|BO|reg|Mux58~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][5]~feeder\, Mips|BO|reg|CurrentState[29][5]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][5]\, Mips|BO|reg|CurrentState[29][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][5]\, Mips|BO|reg|CurrentState[25][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux58~0\, Mips|BO|reg|Mux58~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux58~1\, Mips|BO|reg|Mux58~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux58~9\, Mips|BO|reg|Mux58~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][5]\, Mips|BO|reg|CurrentState[14][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][5]\, Mips|BO|reg|CurrentState[15][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][5]\, Mips|BO|reg|CurrentState[12][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux58~17\, Mips|BO|reg|Mux58~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux58~18\, Mips|BO|reg|Mux58~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][5]\, Mips|BO|reg|CurrentState[0][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux58~14\, Mips|BO|reg|Mux58~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][5]\, Mips|BO|reg|CurrentState[3][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][5]\, Mips|BO|reg|CurrentState[1][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux58~15\, Mips|BO|reg|Mux58~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][5]\, Mips|BO|reg|CurrentState[10][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][5]\, Mips|BO|reg|CurrentState[8][5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux58~12\, Mips|BO|reg|Mux58~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux58~13\, Mips|BO|reg|Mux58~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux58~16\, Mips|BO|reg|Mux58~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux58~10\, Mips|BO|reg|Mux58~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux58~11\, Mips|BO|reg|Mux58~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux58~19\, Mips|BO|reg|Mux58~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux58~20\, Mips|BO|reg|Mux58~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[5]\, Mips|BO|RegB|CurrentState[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[4]\, Mips|BO|RDM|CurrentState[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][4]\, Mips|BO|reg|CurrentState[30][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][4]\, Mips|BO|reg|CurrentState[22][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][4]\, Mips|BO|reg|CurrentState[18][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][4]~feeder\, Mips|BO|reg|CurrentState[26][4]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][4]\, Mips|BO|reg|CurrentState[26][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux27~0\, Mips|BO|reg|Mux27~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux27~1\, Mips|BO|reg|Mux27~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][4]\, Mips|BO|reg|CurrentState[29][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][4]\, Mips|BO|reg|CurrentState[25][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux27~3\, Mips|BO|reg|Mux27~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux27~6\, Mips|BO|reg|Mux27~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux27~9\, Mips|BO|reg|Mux27~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][4]\, Mips|BO|reg|CurrentState[10][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][4]\, Mips|BO|reg|CurrentState[9][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][4]\, Mips|BO|reg|CurrentState[8][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux27~10\, Mips|BO|reg|Mux27~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux27~11\, Mips|BO|reg|Mux27~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][4]\, Mips|BO|reg|CurrentState[15][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][4]~feeder\, Mips|BO|reg|CurrentState[12][4]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][4]\, Mips|BO|reg|CurrentState[12][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][4]\, Mips|BO|reg|CurrentState[14][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux27~17\, Mips|BO|reg|Mux27~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux27~18\, Mips|BO|reg|Mux27~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][4]\, Mips|BO|reg|CurrentState[1][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][4]\, Mips|BO|reg|CurrentState[0][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux27~14\, Mips|BO|reg|Mux27~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][4]\, Mips|BO|reg|CurrentState[3][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][4]\, Mips|BO|reg|CurrentState[2][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux27~15\, Mips|BO|reg|Mux27~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][4]\, Mips|BO|reg|CurrentState[5][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][4]\, Mips|BO|reg|CurrentState[4][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][4]\, Mips|BO|reg|CurrentState[6][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux27~12\, Mips|BO|reg|Mux27~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux27~13\, Mips|BO|reg|Mux27~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux27~16\, Mips|BO|reg|Mux27~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux27~19\, Mips|BO|reg|Mux27~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux27~20\, Mips|BO|reg|Mux27~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[4]\, Mips|BO|RegA|CurrentState[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[4]~28\, Mips|BO|muxA|Output[4]~28, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[4]~97\, Mips|BO|ULA1|Output[4]~97, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[4]~98\, Mips|BO|ULA1|Output[4]~98, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[4]~143\, Mips|BO|ULA1|Output[4]~143, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[4]\, Mips|BO|ULASaida|CurrentState[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[4]~28\, Mips|BO|mux2|Output[4]~28, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][4]\, Mips|BO|reg|CurrentState[20][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][4]\, Mips|BO|reg|CurrentState[28][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux59~5\, Mips|BO|reg|Mux59~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][4]~feeder\, Mips|BO|reg|CurrentState[21][4]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][4]\, Mips|BO|reg|CurrentState[21][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][4]\, Mips|BO|reg|CurrentState[17][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux59~2\, Mips|BO|reg|Mux59~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux59~3\, Mips|BO|reg|Mux59~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux59~6\, Mips|BO|reg|Mux59~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux59~1\, Mips|BO|reg|Mux59~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux59~9\, Mips|BO|reg|Mux59~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux59~10\, Mips|BO|reg|Mux59~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux59~11\, Mips|BO|reg|Mux59~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux59~12\, Mips|BO|reg|Mux59~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][4]\, Mips|BO|reg|CurrentState[7][4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux59~13\, Mips|BO|reg|Mux59~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux59~16\, Mips|BO|reg|Mux59~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux59~19\, Mips|BO|reg|Mux59~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux59~20\, Mips|BO|reg|Mux59~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[4]\, Mips|BO|RegB|CurrentState[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[12]\, Mips|BO|RI|CurrentState[12], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux1|Output[1]~1\, Mips|BO|mux1|Output[1]~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~22\, Mips|BO|reg|Equal0~22, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~35\, Mips|BO|reg|Equal0~35, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[7][3]\, Mips|BO|reg|CurrentState[7][3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux60~13\, Mips|BO|reg|Mux60~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux60~16\, Mips|BO|reg|Mux60~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux60~18\, Mips|BO|reg|Mux60~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux60~19\, Mips|BO|reg|Mux60~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux60~20\, Mips|BO|reg|Mux60~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[3]\, Mips|BO|RegB|CurrentState[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[2]\, Mips|BO|RDM|CurrentState[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[2]~30\, Mips|BO|mux2|Output[2]~30, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][2]~feeder\, Mips|BO|reg|CurrentState[26][2]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][2]\, Mips|BO|reg|CurrentState[26][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][2]\, Mips|BO|reg|CurrentState[30][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][2]\, Mips|BO|reg|CurrentState[22][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][2]\, Mips|BO|reg|CurrentState[18][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux61~2\, Mips|BO|reg|Mux61~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux61~3\, Mips|BO|reg|Mux61~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][2]\, Mips|BO|reg|CurrentState[24][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][2]\, Mips|BO|reg|CurrentState[28][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux61~5\, Mips|BO|reg|Mux61~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux61~6\, Mips|BO|reg|Mux61~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][2]\, Mips|BO|reg|CurrentState[23][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][2]\, Mips|BO|reg|CurrentState[31][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][2]\, Mips|BO|reg|CurrentState[27][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][2]\, Mips|BO|reg|CurrentState[19][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux61~7\, Mips|BO|reg|Mux61~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux61~8\, Mips|BO|reg|Mux61~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][2]~feeder\, Mips|BO|reg|CurrentState[21][2]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][2]\, Mips|BO|reg|CurrentState[21][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][2]\, Mips|BO|reg|CurrentState[29][2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux61~1\, Mips|BO|reg|Mux61~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux61~9\, Mips|BO|reg|Mux61~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux61~20\, Mips|BO|reg|Mux61~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[2]\, Mips|BO|RegB|CurrentState[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[13]\, Mips|BO|RI|CurrentState[13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux1|Output[2]~2\, Mips|BO|mux1|Output[2]~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|EscReg~0\, Mips|BC|EscReg~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~20\, Mips|BO|reg|Equal0~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Equal0~30\, Mips|BO|reg|Equal0~30, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][20]\, Mips|BO|reg|CurrentState[11][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][20]\, Mips|BO|reg|CurrentState[10][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux43~11\, Mips|BO|reg|Mux43~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][20]\, Mips|BO|reg|CurrentState[13][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][20]\, Mips|BO|reg|CurrentState[15][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][20]\, Mips|BO|reg|CurrentState[12][20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux43~17\, Mips|BO|reg|Mux43~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux43~18\, Mips|BO|reg|Mux43~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux43~19\, Mips|BO|reg|Mux43~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux43~20\, Mips|BO|reg|Mux43~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[20]\, Mips|BO|RegB|CurrentState[20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[19]\, Mips|BO|RDM|CurrentState[19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[19]~13\, Mips|BO|mux2|Output[19]~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][19]\, Mips|BO|reg|CurrentState[24][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux44~5\, Mips|BO|reg|Mux44~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux44~2\, Mips|BO|reg|Mux44~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux44~3\, Mips|BO|reg|Mux44~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux44~6\, Mips|BO|reg|Mux44~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][19]\, Mips|BO|reg|CurrentState[19][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux44~7\, Mips|BO|reg|Mux44~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][19]\, Mips|BO|reg|CurrentState[31][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux44~8\, Mips|BO|reg|Mux44~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][19]~feeder\, Mips|BO|reg|CurrentState[17][19]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][19]\, Mips|BO|reg|CurrentState[17][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux44~0\, Mips|BO|reg|Mux44~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux44~1\, Mips|BO|reg|Mux44~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux44~9\, Mips|BO|reg|Mux44~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][19]~feeder\, Mips|BO|reg|CurrentState[6][19]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][19]\, Mips|BO|reg|CurrentState[6][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][19]\, Mips|BO|reg|CurrentState[5][19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux44~10\, Mips|BO|reg|Mux44~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux44~11\, Mips|BO|reg|Mux44~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux44~14\, Mips|BO|reg|Mux44~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux44~15\, Mips|BO|reg|Mux44~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux44~16\, Mips|BO|reg|Mux44~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux44~19\, Mips|BO|reg|Mux44~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux44~20\, Mips|BO|reg|Mux44~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[19]\, Mips|BO|RegB|CurrentState[19], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[16]\, Mips|BO|RI|CurrentState[16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[18]~55\, Mips|BO|mux3|Output[18]~55, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[18]~56\, Mips|BO|mux3|Output[18]~56, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[18]\, Mips|BO|PC|CurrentState[18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[18]~14\, Mips|BO|muxA|Output[18]~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[18]~75\, Mips|BO|ULA1|Output[18]~75, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[18]~76\, Mips|BO|ULA1|Output[18]~76, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[18]~130\, Mips|BO|ULA1|Output[18]~130, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[18]\, Mips|BO|ULASaida|CurrentState[18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[18]~14\, Mips|BO|mux2|Output[18]~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][18]\, Mips|BO|reg|CurrentState[30][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][18]~feeder\, Mips|BO|reg|CurrentState[18][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][18]\, Mips|BO|reg|CurrentState[18][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][18]\, Mips|BO|reg|CurrentState[26][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux45~0\, Mips|BO|reg|Mux45~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][18]\, Mips|BO|reg|CurrentState[22][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux45~1\, Mips|BO|reg|Mux45~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][18]~feeder\, Mips|BO|reg|CurrentState[27][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][18]\, Mips|BO|reg|CurrentState[27][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][18]~feeder\, Mips|BO|reg|CurrentState[31][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][18]\, Mips|BO|reg|CurrentState[31][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][18]~feeder\, Mips|BO|reg|CurrentState[19][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][18]\, Mips|BO|reg|CurrentState[19][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][18]~feeder\, Mips|BO|reg|CurrentState[23][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][18]\, Mips|BO|reg|CurrentState[23][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux45~7\, Mips|BO|reg|Mux45~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux45~8\, Mips|BO|reg|Mux45~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[29][18]\, Mips|BO|reg|CurrentState[29][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[17][18]\, Mips|BO|reg|CurrentState[17][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][18]\, Mips|BO|reg|CurrentState[21][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux45~2\, Mips|BO|reg|Mux45~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[25][18]\, Mips|BO|reg|CurrentState[25][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux45~3\, Mips|BO|reg|Mux45~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux45~6\, Mips|BO|reg|Mux45~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux45~9\, Mips|BO|reg|Mux45~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][18]~feeder\, Mips|BO|reg|CurrentState[3][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][18]\, Mips|BO|reg|CurrentState[3][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][18]~feeder\, Mips|BO|reg|CurrentState[2][18]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][18]\, Mips|BO|reg|CurrentState[2][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux45~15\, Mips|BO|reg|Mux45~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux45~16\, Mips|BO|reg|Mux45~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][18]\, Mips|BO|reg|CurrentState[15][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][18]\, Mips|BO|reg|CurrentState[13][18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux45~18\, Mips|BO|reg|Mux45~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux45~19\, Mips|BO|reg|Mux45~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux45~20\, Mips|BO|reg|Mux45~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[18]\, Mips|BO|RegB|CurrentState[18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[17]\, Mips|BO|RDM|CurrentState[17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[17]~15\, Mips|BO|mux2|Output[17]~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][17]~feeder\, Mips|BO|reg|CurrentState[27][17]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][17]\, Mips|BO|reg|CurrentState[27][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][17]\, Mips|BO|reg|CurrentState[19][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux46~7\, Mips|BO|reg|Mux46~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][17]\, Mips|BO|reg|CurrentState[31][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][17]\, Mips|BO|reg|CurrentState[23][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux46~8\, Mips|BO|reg|Mux46~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][17]\, Mips|BO|reg|CurrentState[22][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][17]\, Mips|BO|reg|CurrentState[18][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux46~2\, Mips|BO|reg|Mux46~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux46~3\, Mips|BO|reg|Mux46~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][17]\, Mips|BO|reg|CurrentState[28][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][17]\, Mips|BO|reg|CurrentState[24][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][17]\, Mips|BO|reg|CurrentState[20][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][17]\, Mips|BO|reg|CurrentState[16][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux46~4\, Mips|BO|reg|Mux46~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux46~5\, Mips|BO|reg|Mux46~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux46~6\, Mips|BO|reg|Mux46~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux46~9\, Mips|BO|reg|Mux46~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][17]\, Mips|BO|reg|CurrentState[4][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][17]\, Mips|BO|reg|CurrentState[5][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux46~10\, Mips|BO|reg|Mux46~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux46~11\, Mips|BO|reg|Mux46~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][17]~feeder\, Mips|BO|reg|CurrentState[14][17]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][17]\, Mips|BO|reg|CurrentState[14][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][17]~feeder\, Mips|BO|reg|CurrentState[15][17]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][17]\, Mips|BO|reg|CurrentState[15][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][17]\, Mips|BO|reg|CurrentState[12][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux46~17\, Mips|BO|reg|Mux46~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux46~18\, Mips|BO|reg|Mux46~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux46~12\, Mips|BO|reg|Mux46~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux46~13\, Mips|BO|reg|Mux46~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][17]\, Mips|BO|reg|CurrentState[3][17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux46~14\, Mips|BO|reg|Mux46~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux46~15\, Mips|BO|reg|Mux46~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux46~16\, Mips|BO|reg|Mux46~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux46~19\, Mips|BO|reg|Mux46~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux46~20\, Mips|BO|reg|Mux46~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[17]\, Mips|BO|RegB|CurrentState[17], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[18]\, Mips|BO|RI|CurrentState[18], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][1]~feeder\, Mips|BO|reg|CurrentState[3][1]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][1]\, Mips|BO|reg|CurrentState[3][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][1]~feeder\, Mips|BO|reg|CurrentState[2][1]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][1]\, Mips|BO|reg|CurrentState[2][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux62~14\, Mips|BO|reg|Mux62~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux62~15\, Mips|BO|reg|Mux62~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux62~12\, Mips|BO|reg|Mux62~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux62~13\, Mips|BO|reg|Mux62~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux62~16\, Mips|BO|reg|Mux62~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][1]\, Mips|BO|reg|CurrentState[13][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][1]\, Mips|BO|reg|CurrentState[12][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux62~17\, Mips|BO|reg|Mux62~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][1]\, Mips|BO|reg|CurrentState[14][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][1]\, Mips|BO|reg|CurrentState[15][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux62~18\, Mips|BO|reg|Mux62~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux62~19\, Mips|BO|reg|Mux62~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[16][1]\, Mips|BO|reg|CurrentState[16][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][1]\, Mips|BO|reg|CurrentState[20][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux62~4\, Mips|BO|reg|Mux62~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][1]\, Mips|BO|reg|CurrentState[24][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux62~5\, Mips|BO|reg|Mux62~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[30][1]\, Mips|BO|reg|CurrentState[30][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][1]\, Mips|BO|reg|CurrentState[26][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][1]~feeder\, Mips|BO|reg|CurrentState[22][1]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[22][1]\, Mips|BO|reg|CurrentState[22][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][1]\, Mips|BO|reg|CurrentState[18][1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux62~2\, Mips|BO|reg|Mux62~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux62~3\, Mips|BO|reg|Mux62~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux62~6\, Mips|BO|reg|Mux62~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux62~1\, Mips|BO|reg|Mux62~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux62~9\, Mips|BO|reg|Mux62~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux62~20\, Mips|BO|reg|Mux62~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[1]\, Mips|BO|RegB|CurrentState[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[7]\, Mips|BO|RI|CurrentState[7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[9]~33\, Mips|BO|muxB|Output[9]~33, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][9]~feeder\, Mips|BO|reg|CurrentState[5][9]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][9]\, Mips|BO|reg|CurrentState[5][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][9]\, Mips|BO|reg|CurrentState[4][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux22~10\, Mips|BO|reg|Mux22~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[6][9]\, Mips|BO|reg|CurrentState[6][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux22~11\, Mips|BO|reg|Mux22~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][9]\, Mips|BO|reg|CurrentState[14][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][9]\, Mips|BO|reg|CurrentState[15][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux22~18\, Mips|BO|reg|Mux22~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][9]~feeder\, Mips|BO|reg|CurrentState[1][9]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][9]\, Mips|BO|reg|CurrentState[1][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][9]\, Mips|BO|reg|CurrentState[0][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][9]\, Mips|BO|reg|CurrentState[2][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux22~14\, Mips|BO|reg|Mux22~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux22~15\, Mips|BO|reg|Mux22~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][9]\, Mips|BO|reg|CurrentState[9][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][9]\, Mips|BO|reg|CurrentState[10][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][9]\, Mips|BO|reg|CurrentState[8][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux22~12\, Mips|BO|reg|Mux22~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux22~13\, Mips|BO|reg|Mux22~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux22~16\, Mips|BO|reg|Mux22~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux22~19\, Mips|BO|reg|Mux22~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][9]\, Mips|BO|reg|CurrentState[21][9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux22~1\, Mips|BO|reg|Mux22~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux22~5\, Mips|BO|reg|Mux22~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux22~3\, Mips|BO|reg|Mux22~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux22~6\, Mips|BO|reg|Mux22~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux22~9\, Mips|BO|reg|Mux22~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux22~20\, Mips|BO|reg|Mux22~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[9]\, Mips|BO|RegA|CurrentState[9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[9]~23\, Mips|BO|muxA|Output[9]~23, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[9]~110\, Mips|BO|ULA1|Output[9]~110, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[9]~111\, Mips|BO|ULA1|Output[9]~111, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[9]~138\, Mips|BO|ULA1|Output[9]~138, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[9]\, Mips|BO|ULASaida|CurrentState[9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[9]~17\, Mips|BO|mux3|Output[9]~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[9]~18\, Mips|BO|mux3|Output[9]~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[9]\, Mips|BO|PC|CurrentState[9], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxPC|Output[9]~7\, Mips|BO|muxPC|Output[9]~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[8]\, Mips|BO|RI|CurrentState[8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[8]~34\, Mips|BO|muxB|Output[8]~34, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[8]~35\, Mips|BO|muxB|Output[8]~35, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[8]~108\, Mips|BO|ULA1|Output[8]~108, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[8]~109\, Mips|BO|ULA1|Output[8]~109, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[8]~137\, Mips|BO|ULA1|Output[8]~137, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[8]\, Mips|BO|ULASaida|CurrentState[8], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxPC|Output[8]~6\, Mips|BO|muxPC|Output[8]~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[5]\, Mips|BO|RI|CurrentState[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[7]~37\, Mips|BO|muxB|Output[7]~37, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[7]~107\, Mips|BO|ULA1|Output[7]~107, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[7]~136\, Mips|BO|ULA1|Output[7]~136, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[7]\, Mips|BO|ULASaida|CurrentState[7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxPC|Output[7]~5\, Mips|BO|muxPC|Output[7]~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[28]~feeder\, Mips|BO|RI|CurrentState[28]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[28]\, Mips|BO|RI|CurrentState[28], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|next_state.S8~0\, Mips|BC|next_state.S8~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|current_state.S8\, Mips|BC|current_state.S8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[13]~60\, Mips|BO|ULA1|Output[13]~60, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|operacaoUla|Operation[2]~2\, Mips|BO|operacaoUla|Operation[2]~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|operacaoUla|Operation[0]~0\, Mips|BO|operacaoUla|Operation[0]~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[13]~61\, Mips|BO|ULA1|Output[13]~61, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[6]~103\, Mips|BO|ULA1|Output[6]~103, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[6]~104\, Mips|BO|ULA1|Output[6]~104, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[6]~105\, Mips|BO|ULA1|Output[6]~105, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[6]\, Mips|BO|ULASaida|CurrentState[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[6]~11\, Mips|BO|mux3|Output[6]~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[6]~12\, Mips|BO|mux3|Output[6]~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[6]\, Mips|BO|PC|CurrentState[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxPC|Output[6]~4\, Mips|BO|muxPC|Output[6]~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[26]\, Mips|BO|RI|CurrentState[26], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|Equal1~0\, Mips|BC|Equal1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|Selector4~0\, Mips|BC|Selector4~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|current_state.S5\, Mips|BC|current_state.S5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[5]~9\, Mips|BO|mux3|Output[5]~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[5]~10\, Mips|BO|mux3|Output[5]~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[5]\, Mips|BO|PC|CurrentState[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxPC|Output[5]~3\, Mips|BO|muxPC|Output[5]~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[27]\, Mips|BO|RI|CurrentState[27], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|next_state.S9~3\, Mips|BC|next_state.S9~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|Equal1~1\, Mips|BC|Equal1~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|next_state~10\, Mips|BC|next_state~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|next_state.S9~2\, Mips|BC|next_state.S9~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|current_state.S9\, Mips|BC|current_state.S9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[4]~7\, Mips|BO|mux3|Output[4]~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[4]~8\, Mips|BO|mux3|Output[4]~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[4]\, Mips|BO|PC|CurrentState[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxPC|Output[4]~2\, Mips|BO|muxPC|Output[4]~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[30]\, Mips|BO|RI|CurrentState[30], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|Equal0~0\, Mips|BC|Equal0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|next_state.S6~0\, Mips|BC|next_state.S6~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|current_state.S6\, Mips|BC|current_state.S6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[3]~44\, Mips|BO|muxB|Output[3]~44, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[3]~45\, Mips|BO|muxB|Output[3]~45, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[3]~123\, Mips|BO|ULA1|Output[3]~123, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[3]~124\, Mips|BO|ULA1|Output[3]~124, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[3]~142\, Mips|BO|ULA1|Output[3]~142, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[3]\, Mips|BO|ULASaida|CurrentState[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxPC|Output[3]~1\, Mips|BO|muxPC|Output[3]~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[3]\, Mips|BO|RI|CurrentState[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|operacaoUla|Operation[1]~1\, Mips|BO|operacaoUla|Operation[1]~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[2]~4\, Mips|BO|mux3|Output[2]~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[2]\, Mips|BO|PC|CurrentState[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[2]~30\, Mips|BO|muxA|Output[2]~30, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[2]~95\, Mips|BO|ULA1|Output[2]~95, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[2]~96\, Mips|BO|ULA1|Output[2]~96, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[2]~141\, Mips|BO|ULA1|Output[2]~141, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[2]\, Mips|BO|ULASaida|CurrentState[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxPC|Output[2]~0\, Mips|BO|muxPC|Output[2]~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[20]~feeder\, Mips|BO|RI|CurrentState[20]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[20]\, Mips|BO|RI|CurrentState[20], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][16]\, Mips|BO|reg|CurrentState[21][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux47~2\, Mips|BO|reg|Mux47~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux47~3\, Mips|BO|reg|Mux47~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[24][16]\, Mips|BO|reg|CurrentState[24][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux47~4\, Mips|BO|reg|Mux47~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[28][16]\, Mips|BO|reg|CurrentState[28][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux47~5\, Mips|BO|reg|Mux47~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux47~6\, Mips|BO|reg|Mux47~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][16]~feeder\, Mips|BO|reg|CurrentState[18][16]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[18][16]\, Mips|BO|reg|CurrentState[18][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][16]\, Mips|BO|reg|CurrentState[26][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux47~0\, Mips|BO|reg|Mux47~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux47~1\, Mips|BO|reg|Mux47~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux47~7\, Mips|BO|reg|Mux47~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux47~8\, Mips|BO|reg|Mux47~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux47~9\, Mips|BO|reg|Mux47~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux47~13\, Mips|BO|reg|Mux47~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[3][16]\, Mips|BO|reg|CurrentState[3][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][16]~feeder\, Mips|BO|reg|CurrentState[0][16]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][16]\, Mips|BO|reg|CurrentState[0][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux47~14\, Mips|BO|reg|Mux47~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux47~15\, Mips|BO|reg|Mux47~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux47~16\, Mips|BO|reg|Mux47~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][16]\, Mips|BO|reg|CurrentState[12][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][16]\, Mips|BO|reg|CurrentState[14][16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux47~17\, Mips|BO|reg|Mux47~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux47~18\, Mips|BO|reg|Mux47~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux47~19\, Mips|BO|reg|Mux47~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux47~20\, Mips|BO|reg|Mux47~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[16]\, Mips|BO|RegB|CurrentState[16], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RI|CurrentState[29]\, Mips|BO|RI|CurrentState[29], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|Selector2~0\, Mips|BC|Selector2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|current_state.S3\, Mips|BC|current_state.S3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|current_state.S4\, Mips|BC|current_state.S4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[0]\, Mips|BO|RDM|CurrentState[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux2|Output[0]~0\, Mips|BO|mux2|Output[0]~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][0]~feeder\, Mips|BO|reg|CurrentState[27][0]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][0]\, Mips|BO|reg|CurrentState[27][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux63~7\, Mips|BO|reg|Mux63~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux63~8\, Mips|BO|reg|Mux63~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][0]\, Mips|BO|reg|CurrentState[21][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux63~2\, Mips|BO|reg|Mux63~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux63~3\, Mips|BO|reg|Mux63~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux63~5\, Mips|BO|reg|Mux63~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux63~6\, Mips|BO|reg|Mux63~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux63~9\, Mips|BO|reg|Mux63~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[13][0]\, Mips|BO|reg|CurrentState[13][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][0]\, Mips|BO|reg|CurrentState[15][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[12][0]\, Mips|BO|reg|CurrentState[12][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux63~17\, Mips|BO|reg|Mux63~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux63~18\, Mips|BO|reg|Mux63~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][0]\, Mips|BO|reg|CurrentState[0][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux63~14\, Mips|BO|reg|Mux63~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[2][0]\, Mips|BO|reg|CurrentState[2][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux63~15\, Mips|BO|reg|Mux63~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][0]~feeder\, Mips|BO|reg|CurrentState[4][0]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[4][0]\, Mips|BO|reg|CurrentState[4][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux63~12\, Mips|BO|reg|Mux63~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][0]\, Mips|BO|reg|CurrentState[5][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux63~13\, Mips|BO|reg|Mux63~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux63~16\, Mips|BO|reg|Mux63~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[9][0]\, Mips|BO|reg|CurrentState[9][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux63~10\, Mips|BO|reg|Mux63~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][0]\, Mips|BO|reg|CurrentState[10][0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux63~11\, Mips|BO|reg|Mux63~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux63~19\, Mips|BO|reg|Mux63~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux63~20\, Mips|BO|reg|Mux63~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegB|CurrentState[0]\, Mips|BO|RegB|CurrentState[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[0]~2\, Mips|BO|muxB|Output[0]~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[0]~56\, Mips|BO|ULA1|Output[0]~56, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[26]~8\, Mips|BO|muxB|Output[26]~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[24]~10\, Mips|BO|muxB|Output[24]~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[17]~17\, Mips|BO|muxB|Output[17]~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[15]\, Mips|BO|ULASaida|CurrentState[15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[15]~29\, Mips|BO|mux3|Output[15]~29, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[15]~30\, Mips|BO|mux3|Output[15]~30, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[15]\, Mips|BO|PC|CurrentState[15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux16~4\, Mips|BO|reg|Mux16~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux16~5\, Mips|BO|reg|Mux16~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux16~3\, Mips|BO|reg|Mux16~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux16~6\, Mips|BO|reg|Mux16~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][15]~feeder\, Mips|BO|reg|CurrentState[23][15]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[23][15]\, Mips|BO|reg|CurrentState[23][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[31][15]\, Mips|BO|reg|CurrentState[31][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[19][15]\, Mips|BO|reg|CurrentState[19][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[27][15]\, Mips|BO|reg|CurrentState[27][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux16~7\, Mips|BO|reg|Mux16~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux16~8\, Mips|BO|reg|Mux16~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux16~9\, Mips|BO|reg|Mux16~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][15]~feeder\, Mips|BO|reg|CurrentState[5][15]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[5][15]\, Mips|BO|reg|CurrentState[5][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux16~10\, Mips|BO|reg|Mux16~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux16~11\, Mips|BO|reg|Mux16~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][15]~feeder\, Mips|BO|reg|CurrentState[11][15]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[11][15]\, Mips|BO|reg|CurrentState[11][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[10][15]\, Mips|BO|reg|CurrentState[10][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[8][15]\, Mips|BO|reg|CurrentState[8][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux16~12\, Mips|BO|reg|Mux16~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux16~13\, Mips|BO|reg|Mux16~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[0][15]\, Mips|BO|reg|CurrentState[0][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux16~14\, Mips|BO|reg|Mux16~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][15]~feeder\, Mips|BO|reg|CurrentState[1][15]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[1][15]\, Mips|BO|reg|CurrentState[1][15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux16~15\, Mips|BO|reg|Mux16~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux16~16\, Mips|BO|reg|Mux16~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux16~19\, Mips|BO|reg|Mux16~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux16~20\, Mips|BO|reg|Mux16~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[15]\, Mips|BO|RegA|CurrentState[15], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[15]~17\, Mips|BO|muxA|Output[15]~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[13]~25\, Mips|BO|mux3|Output[13]~25, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[13]~26\, Mips|BO|mux3|Output[13]~26, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[13]\, Mips|BO|PC|CurrentState[13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[21][13]\, Mips|BO|reg|CurrentState[21][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux18~0\, Mips|BO|reg|Mux18~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux18~1\, Mips|BO|reg|Mux18~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[26][13]\, Mips|BO|reg|CurrentState[26][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux18~2\, Mips|BO|reg|Mux18~2, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux18~3\, Mips|BO|reg|Mux18~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][13]~feeder\, Mips|BO|reg|CurrentState[20][13]~feeder, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[20][13]\, Mips|BO|reg|CurrentState[20][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux18~4\, Mips|BO|reg|Mux18~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux18~5\, Mips|BO|reg|Mux18~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux18~6\, Mips|BO|reg|Mux18~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux18~9\, Mips|BO|reg|Mux18~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux18~14\, Mips|BO|reg|Mux18~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux18~15\, Mips|BO|reg|Mux18~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux18~16\, Mips|BO|reg|Mux18~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[14][13]\, Mips|BO|reg|CurrentState[14][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|CurrentState[15][13]\, Mips|BO|reg|CurrentState[15][13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux18~18\, Mips|BO|reg|Mux18~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux18~19\, Mips|BO|reg|Mux18~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|reg|Mux18~20\, Mips|BO|reg|Mux18~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RegA|CurrentState[13]\, Mips|BO|RegA|CurrentState[13], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxA|Output[13]~19\, Mips|BO|muxA|Output[13]~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|muxB|Output[10]~31\, Mips|BO|muxB|Output[10]~31, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~1\, Mips|BO|ULA1|AndOrSlt|LessThan0~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~3\, Mips|BO|ULA1|AndOrSlt|LessThan0~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~5\, Mips|BO|ULA1|AndOrSlt|LessThan0~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~7\, Mips|BO|ULA1|AndOrSlt|LessThan0~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~9\, Mips|BO|ULA1|AndOrSlt|LessThan0~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~11\, Mips|BO|ULA1|AndOrSlt|LessThan0~11, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~13\, Mips|BO|ULA1|AndOrSlt|LessThan0~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~15\, Mips|BO|ULA1|AndOrSlt|LessThan0~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~17\, Mips|BO|ULA1|AndOrSlt|LessThan0~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~19\, Mips|BO|ULA1|AndOrSlt|LessThan0~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~21\, Mips|BO|ULA1|AndOrSlt|LessThan0~21, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~23\, Mips|BO|ULA1|AndOrSlt|LessThan0~23, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~25\, Mips|BO|ULA1|AndOrSlt|LessThan0~25, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~27\, Mips|BO|ULA1|AndOrSlt|LessThan0~27, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~29\, Mips|BO|ULA1|AndOrSlt|LessThan0~29, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~31\, Mips|BO|ULA1|AndOrSlt|LessThan0~31, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~33\, Mips|BO|ULA1|AndOrSlt|LessThan0~33, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~35\, Mips|BO|ULA1|AndOrSlt|LessThan0~35, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~37\, Mips|BO|ULA1|AndOrSlt|LessThan0~37, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~39\, Mips|BO|ULA1|AndOrSlt|LessThan0~39, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~41\, Mips|BO|ULA1|AndOrSlt|LessThan0~41, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~43\, Mips|BO|ULA1|AndOrSlt|LessThan0~43, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~45\, Mips|BO|ULA1|AndOrSlt|LessThan0~45, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~47\, Mips|BO|ULA1|AndOrSlt|LessThan0~47, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~49\, Mips|BO|ULA1|AndOrSlt|LessThan0~49, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~51\, Mips|BO|ULA1|AndOrSlt|LessThan0~51, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~53\, Mips|BO|ULA1|AndOrSlt|LessThan0~53, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~55\, Mips|BO|ULA1|AndOrSlt|LessThan0~55, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~57\, Mips|BO|ULA1|AndOrSlt|LessThan0~57, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~59\, Mips|BO|ULA1|AndOrSlt|LessThan0~59, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~61\, Mips|BO|ULA1|AndOrSlt|LessThan0~61, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|AndOrSlt|LessThan0~62\, Mips|BO|ULA1|AndOrSlt|LessThan0~62, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULA1|Output[0]~59\, Mips|BO|ULA1|Output[0]~59, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|ULASaida|CurrentState[0]\, Mips|BO|ULASaida|CurrentState[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|mux3|Output[0]~1\, Mips|BO|mux3|Output[0]~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|PC|CurrentState[0]\, Mips|BO|PC|CurrentState[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \H0|Mux6~0\, H0|Mux6~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H0|Mux5~0\, H0|Mux5~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H0|Mux4~0\, H0|Mux4~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H0|Mux3~0\, H0|Mux3~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H0|Mux2~0\, H0|Mux2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H0|Mux1~0\, H0|Mux1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H0|Mux0~0\, H0|Mux0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H1|Mux6~0\, H1|Mux6~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H1|Mux5~0\, H1|Mux5~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H1|Mux4~0\, H1|Mux4~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H1|Mux3~0\, H1|Mux3~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H1|Mux2~0\, H1|Mux2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H1|Mux1~0\, H1|Mux1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H1|Mux0~0\, H1|Mux0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H2|Mux6~0\, H2|Mux6~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H2|Mux5~0\, H2|Mux5~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H2|Mux4~0\, H2|Mux4~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H2|Mux3~0\, H2|Mux3~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H2|Mux2~0\, H2|Mux2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H2|Mux1~0\, H2|Mux1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H2|Mux0~0\, H2|Mux0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H3|Mux6~0\, H3|Mux6~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H3|Mux5~0\, H3|Mux5~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H3|Mux4~0\, H3|Mux4~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H3|Mux3~0\, H3|Mux3~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H3|Mux2~0\, H3|Mux2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H3|Mux1~0\, H3|Mux1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H3|Mux0~0\, H3|Mux0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H4|Mux6~0\, H4|Mux6~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H4|Mux5~0\, H4|Mux5~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H4|Mux4~0\, H4|Mux4~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H4|Mux3~0\, H4|Mux3~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H4|Mux2~0\, H4|Mux2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H4|Mux1~0\, H4|Mux1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H4|Mux0~0\, H4|Mux0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[7]\, Mips|BO|RDM|CurrentState[7], MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BO|RDM|CurrentState[6]\, Mips|BO|RDM|CurrentState[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \H5|Mux6~0\, H5|Mux6~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H5|Mux5~0\, H5|Mux5~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H5|Mux4~0\, H5|Mux4~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H5|Mux3~0\, H5|Mux3~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H5|Mux2~0\, H5|Mux2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H5|Mux1~0\, H5|Mux1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H5|Mux0~0\, H5|Mux0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|WideOr8\, Mips|BC|WideOr8, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|WideOr7~0\, Mips|BC|WideOr7~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|WideOr6\, Mips|BC|WideOr6, MipsMulticicloDE2Wrapper, 1
instance = comp, \H6|Mux6~0\, H6|Mux6~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H6|Mux5~0\, H6|Mux5~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H6|Mux4~0\, H6|Mux4~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H6|Mux3~0\, H6|Mux3~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H6|Mux2~0\, H6|Mux2~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H6|Mux1~0\, H6|Mux1~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \H6|Mux0~0\, H6|Mux0~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \SW[1]~I\, SW[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \SW[4]~I\, SW[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \SW[2]~I\, SW[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~4\, LEDR~4, MipsMulticicloDE2Wrapper, 1
instance = comp, \SW[0]~I\, SW[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \SW[3]~I\, SW[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \SW[5]~I\, SW[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~0\, LEDR~0, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~3\, LEDR~3, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~5\, LEDR~5, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~6\, LEDR~6, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~1\, LEDR~1, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~7\, LEDR~7, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~8\, LEDR~8, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~9\, LEDR~9, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~10\, LEDR~10, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~12\, LEDR~12, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~13\, LEDR~13, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~14\, LEDR~14, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~16\, LEDR~16, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~17\, LEDR~17, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~18\, LEDR~18, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~19\, LEDR~19, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~20\, LEDR~20, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~21\, LEDR~21, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~23\, LEDR~23, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~24\, LEDR~24, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~15\, LEDR~15, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~25\, LEDR~25, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~26\, LEDR~26, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~27\, LEDR~27, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~28\, LEDR~28, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~29\, LEDR~29, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~30\, LEDR~30, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~31\, LEDR~31, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~32\, LEDR~32, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~33\, LEDR~33, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~34\, LEDR~34, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~35\, LEDR~35, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~36\, LEDR~36, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~37\, LEDR~37, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~38\, LEDR~38, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~39\, LEDR~39, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~40\, LEDR~40, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~41\, LEDR~41, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~42\, LEDR~42, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~43\, LEDR~43, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~44\, LEDR~44, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~45\, LEDR~45, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~46\, LEDR~46, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~47\, LEDR~47, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|LerMem\, Mips|BC|LerMem, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~48\, LEDR~48, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~49\, LEDR~49, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~50\, LEDR~50, MipsMulticicloDE2Wrapper, 1
instance = comp, \Mips|BC|IouD\, Mips|BC|IouD, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~51\, LEDR~51, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~52\, LEDR~52, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~54\, LEDR~54, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~55\, LEDR~55, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~56\, LEDR~56, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~57\, LEDR~57, MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR~58\, LEDR~58, MipsMulticicloDE2Wrapper, 1
instance = comp, \KEY[2]~I\, KEY[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \KEY[3]~I\, KEY[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \SW[6]~I\, SW[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \SW[7]~I\, SW[7], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX0[0]~I\, HEX0[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX0[1]~I\, HEX0[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX0[2]~I\, HEX0[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX0[3]~I\, HEX0[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX0[4]~I\, HEX0[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX0[5]~I\, HEX0[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX0[6]~I\, HEX0[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX1[0]~I\, HEX1[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX1[1]~I\, HEX1[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX1[2]~I\, HEX1[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX1[3]~I\, HEX1[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX1[4]~I\, HEX1[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX1[5]~I\, HEX1[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX1[6]~I\, HEX1[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX2[0]~I\, HEX2[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX2[1]~I\, HEX2[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX2[2]~I\, HEX2[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX2[3]~I\, HEX2[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX2[4]~I\, HEX2[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX2[5]~I\, HEX2[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX2[6]~I\, HEX2[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX3[0]~I\, HEX3[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX3[1]~I\, HEX3[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX3[2]~I\, HEX3[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX3[3]~I\, HEX3[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX3[4]~I\, HEX3[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX3[5]~I\, HEX3[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX3[6]~I\, HEX3[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX4[0]~I\, HEX4[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX4[1]~I\, HEX4[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX4[2]~I\, HEX4[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX4[3]~I\, HEX4[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX4[4]~I\, HEX4[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX4[5]~I\, HEX4[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX4[6]~I\, HEX4[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX5[0]~I\, HEX5[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX5[1]~I\, HEX5[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX5[2]~I\, HEX5[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX5[3]~I\, HEX5[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX5[4]~I\, HEX5[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX5[5]~I\, HEX5[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX5[6]~I\, HEX5[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX6[0]~I\, HEX6[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX6[1]~I\, HEX6[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX6[2]~I\, HEX6[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX6[3]~I\, HEX6[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX6[4]~I\, HEX6[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX6[5]~I\, HEX6[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX6[6]~I\, HEX6[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX7[0]~I\, HEX7[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX7[1]~I\, HEX7[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX7[2]~I\, HEX7[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX7[3]~I\, HEX7[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX7[4]~I\, HEX7[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX7[5]~I\, HEX7[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \HEX7[6]~I\, HEX7[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[0]~I\, LEDR[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[1]~I\, LEDR[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[2]~I\, LEDR[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[3]~I\, LEDR[3], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[4]~I\, LEDR[4], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[5]~I\, LEDR[5], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[6]~I\, LEDR[6], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[7]~I\, LEDR[7], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[8]~I\, LEDR[8], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[9]~I\, LEDR[9], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[10]~I\, LEDR[10], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[11]~I\, LEDR[11], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[12]~I\, LEDR[12], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[13]~I\, LEDR[13], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[14]~I\, LEDR[14], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDR[15]~I\, LEDR[15], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDG[0]~I\, LEDG[0], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDG[1]~I\, LEDG[1], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDG[2]~I\, LEDG[2], MipsMulticicloDE2Wrapper, 1
instance = comp, \LEDG[3]~I\, LEDG[3], MipsMulticicloDE2Wrapper, 1
