Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Aug 21 17:32:36 2025
| Host         : DESKTOP-QLADQ4S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              20 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              24 |           10 |
| Yes          | No                    | Yes                    |             208 |           59 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |            Enable Signal            |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  clk_wiz_inst/inst/clk_out1 | fsm_inst/convst1_i_1_n_0            | fsm_inst/FSM_onehot_current_state[7]_i_1_n_0 |                1 |              2 |         2.00 |
|  clk_wiz_inst/inst/clk_out1 | fsm_inst/max_adc1                   | fsm_inst/FSM_onehot_current_state[7]_i_1_n_0 |                4 |             12 |         3.00 |
|  clk_wiz_inst/inst/clk_out1 | fsm_inst/max_adc2                   | fsm_inst/FSM_onehot_current_state[7]_i_1_n_0 |                4 |             12 |         3.00 |
|  clk_wiz_inst/inst/clk_out1 | fsm_inst/min_adc1                   | fsm_inst/FSM_onehot_current_state[7]_i_1_n_0 |                4 |             12 |         3.00 |
|  clk_wiz_inst/inst/clk_out1 | fsm_inst/min_adc2                   | fsm_inst/FSM_onehot_current_state[7]_i_1_n_0 |                2 |             12 |         6.00 |
|  clk_wiz_inst/inst/clk_out1 |                                     | fsm_inst/FSM_onehot_current_state[7]_i_1_n_0 |                8 |             20 |         2.50 |
|  clk_wiz_inst/inst/clk_out1 | fsm_inst/key[23]_i_1_n_0            | fsm_inst/FSM_onehot_current_state[7]_i_1_n_0 |                7 |             24 |         3.43 |
|  clk_wiz_inst/inst/clk_out1 | fsm_inst/mask1                      | fsm_inst/FSM_onehot_current_state[7]_i_1_n_0 |                4 |             24 |         6.00 |
|  clk_wiz_inst/inst/clk_out1 | fsm_inst/final_adc1[11]_i_1_n_0     |                                              |               10 |             24 |         2.40 |
|  clk_wiz_inst/inst/clk_out1 | fsm_inst/wait_counter[24]_i_1_n_0   | fsm_inst/FSM_onehot_current_state[7]_i_1_n_0 |                7 |             25 |         3.57 |
|  clk_wiz_inst/inst/clk_out1 | fsm_inst/adc_shift_reg1[11]_i_1_n_0 | fsm_inst/FSM_onehot_current_state[7]_i_1_n_0 |                6 |             29 |         4.83 |
|  clk_wiz_inst/inst/clk_out1 | fsm_inst/calibration_value1_0       | fsm_inst/FSM_onehot_current_state[7]_i_1_n_0 |               20 |             56 |         2.80 |
+-----------------------------+-------------------------------------+----------------------------------------------+------------------+----------------+--------------+


