-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Sun Jul 16 15:18:31 2023
-- Host        : invz-994-lap running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/red_pitaya_2/redpitaya_guide/tmp/proj_wavelets/proj_wavelets.gen/sources_1/bd/system/ip/system_tresholding_0_0/system_tresholding_0_0_sim_netlist.vhdl
-- Design      : system_tresholding_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_tresholding_0_0_apply_thresholding is
  port (
    threshold_detail_level : out STD_LOGIC_VECTOR ( 13 downto 0 );
    detail_level : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \soft_threshold_detail_level_reg_reg[13]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    gpio_cfg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_tresholding_0_0_apply_thresholding : entity is "apply_thresholding";
end system_tresholding_0_0_apply_thresholding;

architecture STRUCTURE of system_tresholding_0_0_apply_thresholding is
  signal \_inferred__4/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__4/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__4/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__4/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__4/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__4/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__4/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__4/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__4/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__4/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__4/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__4/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__4/i__carry_n_3\ : STD_LOGIC;
  signal hard_threshold_detail_level_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal soft_threshold_detail_level_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal soft_threshold_detail_level_reg1 : STD_LOGIC;
  signal \soft_threshold_detail_level_reg1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg1_carry__0_n_1\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg1_carry__0_n_2\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg1_carry__0_n_3\ : STD_LOGIC;
  signal soft_threshold_detail_level_reg1_carry_i_1_n_0 : STD_LOGIC;
  signal soft_threshold_detail_level_reg1_carry_i_2_n_0 : STD_LOGIC;
  signal soft_threshold_detail_level_reg1_carry_i_3_n_0 : STD_LOGIC;
  signal soft_threshold_detail_level_reg1_carry_i_4_n_0 : STD_LOGIC;
  signal soft_threshold_detail_level_reg1_carry_i_5_n_0 : STD_LOGIC;
  signal soft_threshold_detail_level_reg1_carry_i_6_n_0 : STD_LOGIC;
  signal soft_threshold_detail_level_reg1_carry_i_7_n_0 : STD_LOGIC;
  signal soft_threshold_detail_level_reg1_carry_i_8_n_0 : STD_LOGIC;
  signal soft_threshold_detail_level_reg1_carry_n_0 : STD_LOGIC;
  signal soft_threshold_detail_level_reg1_carry_n_1 : STD_LOGIC;
  signal soft_threshold_detail_level_reg1_carry_n_2 : STD_LOGIC;
  signal soft_threshold_detail_level_reg1_carry_n_3 : STD_LOGIC;
  signal \soft_threshold_detail_level_reg1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \soft_threshold_detail_level_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \threshold_detail_level[0]_i_1_n_0\ : STD_LOGIC;
  signal \threshold_detail_level[10]_i_1_n_0\ : STD_LOGIC;
  signal \threshold_detail_level[11]_i_1_n_0\ : STD_LOGIC;
  signal \threshold_detail_level[12]_i_1_n_0\ : STD_LOGIC;
  signal \threshold_detail_level[13]_i_1_n_0\ : STD_LOGIC;
  signal \threshold_detail_level[1]_i_1_n_0\ : STD_LOGIC;
  signal \threshold_detail_level[2]_i_1_n_0\ : STD_LOGIC;
  signal \threshold_detail_level[3]_i_1_n_0\ : STD_LOGIC;
  signal \threshold_detail_level[4]_i_1_n_0\ : STD_LOGIC;
  signal \threshold_detail_level[5]_i_1_n_0\ : STD_LOGIC;
  signal \threshold_detail_level[6]_i_1_n_0\ : STD_LOGIC;
  signal \threshold_detail_level[7]_i_1_n_0\ : STD_LOGIC;
  signal \threshold_detail_level[8]_i_1_n_0\ : STD_LOGIC;
  signal \threshold_detail_level[9]_i_1_n_0\ : STD_LOGIC;
  signal \NLW__inferred__4/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__inferred__4/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_soft_threshold_detail_level_reg1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_soft_threshold_detail_level_reg1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_soft_threshold_detail_level_reg1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_soft_threshold_detail_level_reg1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_soft_threshold_detail_level_reg1_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_soft_threshold_detail_level_reg1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \_inferred__4/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__4/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__4/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__4/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__4/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__4/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__4/i__carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__4/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hard_threshold_detail_level_reg[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \hard_threshold_detail_level_reg[10]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \hard_threshold_detail_level_reg[11]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \hard_threshold_detail_level_reg[12]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \hard_threshold_detail_level_reg[13]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \hard_threshold_detail_level_reg[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \hard_threshold_detail_level_reg[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \hard_threshold_detail_level_reg[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \hard_threshold_detail_level_reg[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \hard_threshold_detail_level_reg[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \hard_threshold_detail_level_reg[6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \hard_threshold_detail_level_reg[7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \hard_threshold_detail_level_reg[8]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \hard_threshold_detail_level_reg[9]_i_1\ : label is "soft_lutpair4";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of soft_threshold_detail_level_reg1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \soft_threshold_detail_level_reg1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \soft_threshold_detail_level_reg1_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \soft_threshold_detail_level_reg1_inferred__0/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \threshold_detail_level[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \threshold_detail_level[10]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \threshold_detail_level[11]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \threshold_detail_level[12]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \threshold_detail_level[13]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \threshold_detail_level[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \threshold_detail_level[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \threshold_detail_level[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \threshold_detail_level[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \threshold_detail_level[5]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \threshold_detail_level[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \threshold_detail_level[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \threshold_detail_level[8]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \threshold_detail_level[9]_i_1\ : label is "soft_lutpair11";
begin
\_inferred__4/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__4/i__carry_n_0\,
      CO(2) => \_inferred__4/i__carry_n_1\,
      CO(1) => \_inferred__4/i__carry_n_2\,
      CO(0) => \_inferred__4/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => detail_level(3 downto 0),
      O(3 downto 0) => soft_threshold_detail_level_reg(3 downto 0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\_inferred__4/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__4/i__carry_n_0\,
      CO(3) => \_inferred__4/i__carry__0_n_0\,
      CO(2) => \_inferred__4/i__carry__0_n_1\,
      CO(1) => \_inferred__4/i__carry__0_n_2\,
      CO(0) => \_inferred__4/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => detail_level(7 downto 4),
      O(3 downto 0) => soft_threshold_detail_level_reg(7 downto 4),
      S(3) => \i__carry__0_i_1_n_0\,
      S(2) => \i__carry__0_i_2_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\_inferred__4/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__4/i__carry__0_n_0\,
      CO(3) => \_inferred__4/i__carry__1_n_0\,
      CO(2) => \_inferred__4/i__carry__1_n_1\,
      CO(1) => \_inferred__4/i__carry__1_n_2\,
      CO(0) => \_inferred__4/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => detail_level(11 downto 8),
      O(3 downto 0) => soft_threshold_detail_level_reg(11 downto 8),
      S(3) => \i__carry__1_i_1_n_0\,
      S(2) => \i__carry__1_i_2_n_0\,
      S(1) => \i__carry__1_i_3_n_0\,
      S(0) => \i__carry__1_i_4_n_0\
    );
\_inferred__4/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__4/i__carry__1_n_0\,
      CO(3 downto 1) => \NLW__inferred__4/i__carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_inferred__4/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => detail_level(12),
      O(3 downto 2) => \NLW__inferred__4/i__carry__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => soft_threshold_detail_level_reg(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__2_i_1_n_0\,
      S(0) => \i__carry__2_i_2_n_0\
    );
\hard_threshold_detail_level_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg1_carry__0_n_1\,
      I1 => detail_level(13),
      I2 => soft_threshold_detail_level_reg1,
      I3 => detail_level(0),
      O => p_0_in(0)
    );
\hard_threshold_detail_level_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg1_carry__0_n_1\,
      I1 => detail_level(13),
      I2 => soft_threshold_detail_level_reg1,
      I3 => detail_level(10),
      O => p_0_in(10)
    );
\hard_threshold_detail_level_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg1_carry__0_n_1\,
      I1 => detail_level(13),
      I2 => soft_threshold_detail_level_reg1,
      I3 => detail_level(11),
      O => p_0_in(11)
    );
\hard_threshold_detail_level_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg1_carry__0_n_1\,
      I1 => detail_level(13),
      I2 => soft_threshold_detail_level_reg1,
      I3 => detail_level(12),
      O => p_0_in(12)
    );
\hard_threshold_detail_level_reg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg1_carry__0_n_1\,
      I1 => detail_level(13),
      O => p_0_in(13)
    );
\hard_threshold_detail_level_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg1_carry__0_n_1\,
      I1 => detail_level(13),
      I2 => soft_threshold_detail_level_reg1,
      I3 => detail_level(1),
      O => p_0_in(1)
    );
\hard_threshold_detail_level_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg1_carry__0_n_1\,
      I1 => detail_level(13),
      I2 => soft_threshold_detail_level_reg1,
      I3 => detail_level(2),
      O => p_0_in(2)
    );
\hard_threshold_detail_level_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg1_carry__0_n_1\,
      I1 => detail_level(13),
      I2 => soft_threshold_detail_level_reg1,
      I3 => detail_level(3),
      O => p_0_in(3)
    );
\hard_threshold_detail_level_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg1_carry__0_n_1\,
      I1 => detail_level(13),
      I2 => soft_threshold_detail_level_reg1,
      I3 => detail_level(4),
      O => p_0_in(4)
    );
\hard_threshold_detail_level_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg1_carry__0_n_1\,
      I1 => detail_level(13),
      I2 => soft_threshold_detail_level_reg1,
      I3 => detail_level(5),
      O => p_0_in(5)
    );
\hard_threshold_detail_level_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg1_carry__0_n_1\,
      I1 => detail_level(13),
      I2 => soft_threshold_detail_level_reg1,
      I3 => detail_level(6),
      O => p_0_in(6)
    );
\hard_threshold_detail_level_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg1_carry__0_n_1\,
      I1 => detail_level(13),
      I2 => soft_threshold_detail_level_reg1,
      I3 => detail_level(7),
      O => p_0_in(7)
    );
\hard_threshold_detail_level_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg1_carry__0_n_1\,
      I1 => detail_level(13),
      I2 => soft_threshold_detail_level_reg1,
      I3 => detail_level(8),
      O => p_0_in(8)
    );
\hard_threshold_detail_level_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg1_carry__0_n_1\,
      I1 => detail_level(13),
      I2 => soft_threshold_detail_level_reg1,
      I3 => detail_level(9),
      O => p_0_in(9)
    );
\hard_threshold_detail_level_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => hard_threshold_detail_level_reg(0),
      R => '0'
    );
\hard_threshold_detail_level_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(10),
      Q => hard_threshold_detail_level_reg(10),
      R => '0'
    );
\hard_threshold_detail_level_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(11),
      Q => hard_threshold_detail_level_reg(11),
      R => '0'
    );
\hard_threshold_detail_level_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(12),
      Q => hard_threshold_detail_level_reg(12),
      R => '0'
    );
\hard_threshold_detail_level_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(13),
      Q => hard_threshold_detail_level_reg(13),
      R => '0'
    );
\hard_threshold_detail_level_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => hard_threshold_detail_level_reg(1),
      R => '0'
    );
\hard_threshold_detail_level_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => hard_threshold_detail_level_reg(2),
      R => '0'
    );
\hard_threshold_detail_level_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => hard_threshold_detail_level_reg(3),
      R => '0'
    );
\hard_threshold_detail_level_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => hard_threshold_detail_level_reg(4),
      R => '0'
    );
\hard_threshold_detail_level_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => hard_threshold_detail_level_reg(5),
      R => '0'
    );
\hard_threshold_detail_level_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => hard_threshold_detail_level_reg(6),
      R => '0'
    );
\hard_threshold_detail_level_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(7),
      Q => hard_threshold_detail_level_reg(7),
      R => '0'
    );
\hard_threshold_detail_level_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(8),
      Q => hard_threshold_detail_level_reg(8),
      R => '0'
    );
\hard_threshold_detail_level_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(9),
      Q => hard_threshold_detail_level_reg(9),
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => detail_level(13),
      I1 => Q(7),
      I2 => \soft_threshold_detail_level_reg_reg[13]_0\(7),
      I3 => detail_level(7),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => detail_level(12),
      I1 => Q(12),
      I2 => detail_level(13),
      I3 => Q(13),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => detail_level(13),
      I1 => Q(6),
      I2 => \soft_threshold_detail_level_reg_reg[13]_0\(6),
      I3 => detail_level(6),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => detail_level(10),
      I1 => Q(10),
      I2 => Q(11),
      I3 => detail_level(11),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => detail_level(13),
      I1 => Q(5),
      I2 => \soft_threshold_detail_level_reg_reg[13]_0\(5),
      I3 => detail_level(5),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => detail_level(8),
      I1 => Q(8),
      I2 => Q(9),
      I3 => detail_level(9),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => detail_level(13),
      I1 => Q(4),
      I2 => \soft_threshold_detail_level_reg_reg[13]_0\(4),
      I3 => detail_level(4),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => detail_level(12),
      I1 => Q(12),
      I2 => Q(13),
      I3 => detail_level(13),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => detail_level(10),
      I1 => Q(10),
      I2 => detail_level(11),
      I3 => Q(11),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => detail_level(8),
      I1 => Q(8),
      I2 => detail_level(9),
      I3 => Q(9),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => detail_level(13),
      I1 => Q(11),
      I2 => \soft_threshold_detail_level_reg_reg[13]_0\(11),
      I3 => detail_level(11),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => detail_level(13),
      I1 => Q(10),
      I2 => \soft_threshold_detail_level_reg_reg[13]_0\(10),
      I3 => detail_level(10),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => detail_level(13),
      I1 => Q(9),
      I2 => \soft_threshold_detail_level_reg_reg[13]_0\(9),
      I3 => detail_level(9),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => detail_level(13),
      I1 => Q(8),
      I2 => \soft_threshold_detail_level_reg_reg[13]_0\(8),
      I3 => detail_level(8),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => Q(13),
      I1 => \soft_threshold_detail_level_reg_reg[13]_0\(13),
      I2 => detail_level(13),
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => detail_level(13),
      I1 => Q(12),
      I2 => \soft_threshold_detail_level_reg_reg[13]_0\(12),
      I3 => detail_level(12),
      O => \i__carry__2_i_2_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => detail_level(13),
      I1 => Q(3),
      I2 => \soft_threshold_detail_level_reg_reg[13]_0\(3),
      I3 => detail_level(3),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => detail_level(6),
      I1 => Q(6),
      I2 => Q(7),
      I3 => detail_level(7),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => detail_level(13),
      I1 => Q(2),
      I2 => \soft_threshold_detail_level_reg_reg[13]_0\(2),
      I3 => detail_level(2),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => detail_level(4),
      I1 => Q(4),
      I2 => Q(5),
      I3 => detail_level(5),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => detail_level(13),
      I1 => Q(1),
      I2 => \soft_threshold_detail_level_reg_reg[13]_0\(1),
      I3 => detail_level(1),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => detail_level(2),
      I1 => Q(2),
      I2 => Q(3),
      I3 => detail_level(3),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => detail_level(13),
      I1 => Q(0),
      I2 => \soft_threshold_detail_level_reg_reg[13]_0\(0),
      I3 => detail_level(0),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => detail_level(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => detail_level(1),
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => detail_level(6),
      I1 => Q(6),
      I2 => detail_level(7),
      I3 => Q(7),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => detail_level(4),
      I1 => Q(4),
      I2 => detail_level(5),
      I3 => Q(5),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => detail_level(2),
      I1 => Q(2),
      I2 => detail_level(3),
      I3 => Q(3),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => detail_level(0),
      I1 => Q(0),
      I2 => detail_level(1),
      I3 => Q(1),
      O => \i__carry_i_8_n_0\
    );
soft_threshold_detail_level_reg1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => soft_threshold_detail_level_reg1_carry_n_0,
      CO(2) => soft_threshold_detail_level_reg1_carry_n_1,
      CO(1) => soft_threshold_detail_level_reg1_carry_n_2,
      CO(0) => soft_threshold_detail_level_reg1_carry_n_3,
      CYINIT => '1',
      DI(3) => soft_threshold_detail_level_reg1_carry_i_1_n_0,
      DI(2) => soft_threshold_detail_level_reg1_carry_i_2_n_0,
      DI(1) => soft_threshold_detail_level_reg1_carry_i_3_n_0,
      DI(0) => soft_threshold_detail_level_reg1_carry_i_4_n_0,
      O(3 downto 0) => NLW_soft_threshold_detail_level_reg1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => soft_threshold_detail_level_reg1_carry_i_5_n_0,
      S(2) => soft_threshold_detail_level_reg1_carry_i_6_n_0,
      S(1) => soft_threshold_detail_level_reg1_carry_i_7_n_0,
      S(0) => soft_threshold_detail_level_reg1_carry_i_8_n_0
    );
\soft_threshold_detail_level_reg1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => soft_threshold_detail_level_reg1_carry_n_0,
      CO(3) => \NLW_soft_threshold_detail_level_reg1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \soft_threshold_detail_level_reg1_carry__0_n_1\,
      CO(1) => \soft_threshold_detail_level_reg1_carry__0_n_2\,
      CO(0) => \soft_threshold_detail_level_reg1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \soft_threshold_detail_level_reg1_carry__0_i_1_n_0\,
      DI(1) => \soft_threshold_detail_level_reg1_carry__0_i_2_n_0\,
      DI(0) => \soft_threshold_detail_level_reg1_carry__0_i_3_n_0\,
      O(3 downto 0) => \NLW_soft_threshold_detail_level_reg1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \soft_threshold_detail_level_reg1_carry__0_i_4_n_0\,
      S(1) => \soft_threshold_detail_level_reg1_carry__0_i_5_n_0\,
      S(0) => \soft_threshold_detail_level_reg1_carry__0_i_6_n_0\
    );
\soft_threshold_detail_level_reg1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg[13]_0\(12),
      I1 => detail_level(12),
      I2 => \soft_threshold_detail_level_reg_reg[13]_0\(13),
      I3 => detail_level(13),
      O => \soft_threshold_detail_level_reg1_carry__0_i_1_n_0\
    );
\soft_threshold_detail_level_reg1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg[13]_0\(10),
      I1 => detail_level(10),
      I2 => detail_level(11),
      I3 => \soft_threshold_detail_level_reg_reg[13]_0\(11),
      O => \soft_threshold_detail_level_reg1_carry__0_i_2_n_0\
    );
\soft_threshold_detail_level_reg1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg[13]_0\(8),
      I1 => detail_level(8),
      I2 => detail_level(9),
      I3 => \soft_threshold_detail_level_reg_reg[13]_0\(9),
      O => \soft_threshold_detail_level_reg1_carry__0_i_3_n_0\
    );
\soft_threshold_detail_level_reg1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg[13]_0\(12),
      I1 => detail_level(12),
      I2 => detail_level(13),
      I3 => \soft_threshold_detail_level_reg_reg[13]_0\(13),
      O => \soft_threshold_detail_level_reg1_carry__0_i_4_n_0\
    );
\soft_threshold_detail_level_reg1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg[13]_0\(10),
      I1 => detail_level(10),
      I2 => \soft_threshold_detail_level_reg_reg[13]_0\(11),
      I3 => detail_level(11),
      O => \soft_threshold_detail_level_reg1_carry__0_i_5_n_0\
    );
\soft_threshold_detail_level_reg1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg[13]_0\(8),
      I1 => detail_level(8),
      I2 => \soft_threshold_detail_level_reg_reg[13]_0\(9),
      I3 => detail_level(9),
      O => \soft_threshold_detail_level_reg1_carry__0_i_6_n_0\
    );
soft_threshold_detail_level_reg1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg[13]_0\(6),
      I1 => detail_level(6),
      I2 => detail_level(7),
      I3 => \soft_threshold_detail_level_reg_reg[13]_0\(7),
      O => soft_threshold_detail_level_reg1_carry_i_1_n_0
    );
soft_threshold_detail_level_reg1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg[13]_0\(4),
      I1 => detail_level(4),
      I2 => detail_level(5),
      I3 => \soft_threshold_detail_level_reg_reg[13]_0\(5),
      O => soft_threshold_detail_level_reg1_carry_i_2_n_0
    );
soft_threshold_detail_level_reg1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg[13]_0\(2),
      I1 => detail_level(2),
      I2 => detail_level(3),
      I3 => \soft_threshold_detail_level_reg_reg[13]_0\(3),
      O => soft_threshold_detail_level_reg1_carry_i_3_n_0
    );
soft_threshold_detail_level_reg1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg[13]_0\(0),
      I1 => detail_level(0),
      I2 => detail_level(1),
      I3 => \soft_threshold_detail_level_reg_reg[13]_0\(1),
      O => soft_threshold_detail_level_reg1_carry_i_4_n_0
    );
soft_threshold_detail_level_reg1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg[13]_0\(6),
      I1 => detail_level(6),
      I2 => \soft_threshold_detail_level_reg_reg[13]_0\(7),
      I3 => detail_level(7),
      O => soft_threshold_detail_level_reg1_carry_i_5_n_0
    );
soft_threshold_detail_level_reg1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg[13]_0\(4),
      I1 => detail_level(4),
      I2 => \soft_threshold_detail_level_reg_reg[13]_0\(5),
      I3 => detail_level(5),
      O => soft_threshold_detail_level_reg1_carry_i_6_n_0
    );
soft_threshold_detail_level_reg1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg[13]_0\(2),
      I1 => detail_level(2),
      I2 => \soft_threshold_detail_level_reg_reg[13]_0\(3),
      I3 => detail_level(3),
      O => soft_threshold_detail_level_reg1_carry_i_7_n_0
    );
soft_threshold_detail_level_reg1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg[13]_0\(0),
      I1 => detail_level(0),
      I2 => \soft_threshold_detail_level_reg_reg[13]_0\(1),
      I3 => detail_level(1),
      O => soft_threshold_detail_level_reg1_carry_i_8_n_0
    );
\soft_threshold_detail_level_reg1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \soft_threshold_detail_level_reg1_inferred__0/i__carry_n_0\,
      CO(2) => \soft_threshold_detail_level_reg1_inferred__0/i__carry_n_1\,
      CO(1) => \soft_threshold_detail_level_reg1_inferred__0/i__carry_n_2\,
      CO(0) => \soft_threshold_detail_level_reg1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__0_n_0\,
      DI(2) => \i__carry_i_2__0_n_0\,
      DI(1) => \i__carry_i_3__0_n_0\,
      DI(0) => \i__carry_i_4__0_n_0\,
      O(3 downto 0) => \NLW_soft_threshold_detail_level_reg1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5_n_0\,
      S(2) => \i__carry_i_6_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8_n_0\
    );
\soft_threshold_detail_level_reg1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \soft_threshold_detail_level_reg1_inferred__0/i__carry_n_0\,
      CO(3) => \NLW_soft_threshold_detail_level_reg1_inferred__0/i__carry__0_CO_UNCONNECTED\(3),
      CO(2) => soft_threshold_detail_level_reg1,
      CO(1) => \soft_threshold_detail_level_reg1_inferred__0/i__carry__0_n_2\,
      CO(0) => \soft_threshold_detail_level_reg1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i__carry__0_i_1__0_n_0\,
      DI(1) => \i__carry__0_i_2__0_n_0\,
      DI(0) => \i__carry__0_i_3__0_n_0\,
      O(3 downto 0) => \NLW_soft_threshold_detail_level_reg1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__0_i_4__0_n_0\,
      S(1) => \i__carry__0_i_5_n_0\,
      S(0) => \i__carry__0_i_6_n_0\
    );
\soft_threshold_detail_level_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg1_carry__0_n_1\,
      I1 => soft_threshold_detail_level_reg1,
      I2 => detail_level(13),
      O => \soft_threshold_detail_level_reg[13]_i_1_n_0\
    );
\soft_threshold_detail_level_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => soft_threshold_detail_level_reg(0),
      Q => \soft_threshold_detail_level_reg_reg_n_0_[0]\,
      R => \soft_threshold_detail_level_reg[13]_i_1_n_0\
    );
\soft_threshold_detail_level_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => soft_threshold_detail_level_reg(10),
      Q => \soft_threshold_detail_level_reg_reg_n_0_[10]\,
      R => \soft_threshold_detail_level_reg[13]_i_1_n_0\
    );
\soft_threshold_detail_level_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => soft_threshold_detail_level_reg(11),
      Q => \soft_threshold_detail_level_reg_reg_n_0_[11]\,
      R => \soft_threshold_detail_level_reg[13]_i_1_n_0\
    );
\soft_threshold_detail_level_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => soft_threshold_detail_level_reg(12),
      Q => \soft_threshold_detail_level_reg_reg_n_0_[12]\,
      R => \soft_threshold_detail_level_reg[13]_i_1_n_0\
    );
\soft_threshold_detail_level_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => soft_threshold_detail_level_reg(13),
      Q => \soft_threshold_detail_level_reg_reg_n_0_[13]\,
      R => \soft_threshold_detail_level_reg[13]_i_1_n_0\
    );
\soft_threshold_detail_level_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => soft_threshold_detail_level_reg(1),
      Q => \soft_threshold_detail_level_reg_reg_n_0_[1]\,
      R => \soft_threshold_detail_level_reg[13]_i_1_n_0\
    );
\soft_threshold_detail_level_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => soft_threshold_detail_level_reg(2),
      Q => \soft_threshold_detail_level_reg_reg_n_0_[2]\,
      R => \soft_threshold_detail_level_reg[13]_i_1_n_0\
    );
\soft_threshold_detail_level_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => soft_threshold_detail_level_reg(3),
      Q => \soft_threshold_detail_level_reg_reg_n_0_[3]\,
      R => \soft_threshold_detail_level_reg[13]_i_1_n_0\
    );
\soft_threshold_detail_level_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => soft_threshold_detail_level_reg(4),
      Q => \soft_threshold_detail_level_reg_reg_n_0_[4]\,
      R => \soft_threshold_detail_level_reg[13]_i_1_n_0\
    );
\soft_threshold_detail_level_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => soft_threshold_detail_level_reg(5),
      Q => \soft_threshold_detail_level_reg_reg_n_0_[5]\,
      R => \soft_threshold_detail_level_reg[13]_i_1_n_0\
    );
\soft_threshold_detail_level_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => soft_threshold_detail_level_reg(6),
      Q => \soft_threshold_detail_level_reg_reg_n_0_[6]\,
      R => \soft_threshold_detail_level_reg[13]_i_1_n_0\
    );
\soft_threshold_detail_level_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => soft_threshold_detail_level_reg(7),
      Q => \soft_threshold_detail_level_reg_reg_n_0_[7]\,
      R => \soft_threshold_detail_level_reg[13]_i_1_n_0\
    );
\soft_threshold_detail_level_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => soft_threshold_detail_level_reg(8),
      Q => \soft_threshold_detail_level_reg_reg_n_0_[8]\,
      R => \soft_threshold_detail_level_reg[13]_i_1_n_0\
    );
\soft_threshold_detail_level_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => soft_threshold_detail_level_reg(9),
      Q => \soft_threshold_detail_level_reg_reg_n_0_[9]\,
      R => \soft_threshold_detail_level_reg[13]_i_1_n_0\
    );
\threshold_detail_level[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg_n_0_[0]\,
      I1 => gpio_cfg(0),
      I2 => hard_threshold_detail_level_reg(0),
      O => \threshold_detail_level[0]_i_1_n_0\
    );
\threshold_detail_level[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg_n_0_[10]\,
      I1 => gpio_cfg(0),
      I2 => hard_threshold_detail_level_reg(10),
      O => \threshold_detail_level[10]_i_1_n_0\
    );
\threshold_detail_level[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg_n_0_[11]\,
      I1 => gpio_cfg(0),
      I2 => hard_threshold_detail_level_reg(11),
      O => \threshold_detail_level[11]_i_1_n_0\
    );
\threshold_detail_level[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg_n_0_[12]\,
      I1 => gpio_cfg(0),
      I2 => hard_threshold_detail_level_reg(12),
      O => \threshold_detail_level[12]_i_1_n_0\
    );
\threshold_detail_level[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg_n_0_[13]\,
      I1 => gpio_cfg(0),
      I2 => hard_threshold_detail_level_reg(13),
      O => \threshold_detail_level[13]_i_1_n_0\
    );
\threshold_detail_level[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg_n_0_[1]\,
      I1 => gpio_cfg(0),
      I2 => hard_threshold_detail_level_reg(1),
      O => \threshold_detail_level[1]_i_1_n_0\
    );
\threshold_detail_level[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg_n_0_[2]\,
      I1 => gpio_cfg(0),
      I2 => hard_threshold_detail_level_reg(2),
      O => \threshold_detail_level[2]_i_1_n_0\
    );
\threshold_detail_level[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg_n_0_[3]\,
      I1 => gpio_cfg(0),
      I2 => hard_threshold_detail_level_reg(3),
      O => \threshold_detail_level[3]_i_1_n_0\
    );
\threshold_detail_level[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg_n_0_[4]\,
      I1 => gpio_cfg(0),
      I2 => hard_threshold_detail_level_reg(4),
      O => \threshold_detail_level[4]_i_1_n_0\
    );
\threshold_detail_level[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg_n_0_[5]\,
      I1 => gpio_cfg(0),
      I2 => hard_threshold_detail_level_reg(5),
      O => \threshold_detail_level[5]_i_1_n_0\
    );
\threshold_detail_level[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg_n_0_[6]\,
      I1 => gpio_cfg(0),
      I2 => hard_threshold_detail_level_reg(6),
      O => \threshold_detail_level[6]_i_1_n_0\
    );
\threshold_detail_level[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg_n_0_[7]\,
      I1 => gpio_cfg(0),
      I2 => hard_threshold_detail_level_reg(7),
      O => \threshold_detail_level[7]_i_1_n_0\
    );
\threshold_detail_level[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg_n_0_[8]\,
      I1 => gpio_cfg(0),
      I2 => hard_threshold_detail_level_reg(8),
      O => \threshold_detail_level[8]_i_1_n_0\
    );
\threshold_detail_level[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \soft_threshold_detail_level_reg_reg_n_0_[9]\,
      I1 => gpio_cfg(0),
      I2 => hard_threshold_detail_level_reg(9),
      O => \threshold_detail_level[9]_i_1_n_0\
    );
\threshold_detail_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \threshold_detail_level[0]_i_1_n_0\,
      Q => threshold_detail_level(0),
      R => '0'
    );
\threshold_detail_level_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \threshold_detail_level[10]_i_1_n_0\,
      Q => threshold_detail_level(10),
      R => '0'
    );
\threshold_detail_level_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \threshold_detail_level[11]_i_1_n_0\,
      Q => threshold_detail_level(11),
      R => '0'
    );
\threshold_detail_level_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \threshold_detail_level[12]_i_1_n_0\,
      Q => threshold_detail_level(12),
      R => '0'
    );
\threshold_detail_level_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \threshold_detail_level[13]_i_1_n_0\,
      Q => threshold_detail_level(13),
      R => '0'
    );
\threshold_detail_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \threshold_detail_level[1]_i_1_n_0\,
      Q => threshold_detail_level(1),
      R => '0'
    );
\threshold_detail_level_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \threshold_detail_level[2]_i_1_n_0\,
      Q => threshold_detail_level(2),
      R => '0'
    );
\threshold_detail_level_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \threshold_detail_level[3]_i_1_n_0\,
      Q => threshold_detail_level(3),
      R => '0'
    );
\threshold_detail_level_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \threshold_detail_level[4]_i_1_n_0\,
      Q => threshold_detail_level(4),
      R => '0'
    );
\threshold_detail_level_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \threshold_detail_level[5]_i_1_n_0\,
      Q => threshold_detail_level(5),
      R => '0'
    );
\threshold_detail_level_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \threshold_detail_level[6]_i_1_n_0\,
      Q => threshold_detail_level(6),
      R => '0'
    );
\threshold_detail_level_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \threshold_detail_level[7]_i_1_n_0\,
      Q => threshold_detail_level(7),
      R => '0'
    );
\threshold_detail_level_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \threshold_detail_level[8]_i_1_n_0\,
      Q => threshold_detail_level(8),
      R => '0'
    );
\threshold_detail_level_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \threshold_detail_level[9]_i_1_n_0\,
      Q => threshold_detail_level(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_tresholding_0_0_find_min is
  port (
    min_median_valid_out : out STD_LOGIC;
    \i_stage_3_reg[2]_0\ : out STD_LOGIC;
    min_index : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_stage_3_reg[2]_1\ : out STD_LOGIC;
    \i_stage_3_reg[2]_2\ : out STD_LOGIC;
    \i_stage_3_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_stage_3_reg[2]_3\ : out STD_LOGIC;
    \i_stage_3_reg[2]_4\ : out STD_LOGIC;
    \i_stage_3_reg[2]_5\ : out STD_LOGIC;
    \i_stage_3_reg[2]_6\ : out STD_LOGIC;
    \i_stage_3_reg[2]_7\ : out STD_LOGIC;
    sampled_median_i_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    min_median_out : out STD_LOGIC_VECTOR ( 12 downto 0 );
    reset : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset_median_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    median_i : in STD_LOGIC_VECTOR ( 263 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_tresholding_0_0_find_min : entity is "find_min";
end system_tresholding_0_0_find_min;

architecture STRUCTURE of system_tresholding_0_0_find_min is
  signal \i_stage_3[0]_i_1_n_0\ : STD_LOGIC;
  signal \i_stage_3[1]_i_1_n_0\ : STD_LOGIC;
  signal \i_stage_3[2]_i_1_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[10]_i_1_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[11]_i_1_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[12]_i_1_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_10_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_11_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_12_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_13_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_14_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_16_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_17_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_18_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_19_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_1_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_20_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_21_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_22_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_23_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_25_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_26_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_27_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_28_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_29_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_30_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_31_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_32_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_33_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_34_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_35_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_36_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_37_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_38_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_39_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_40_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_4_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_5_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_7_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_8_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[13]_i_9_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[1]_i_1_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[2]_i_1_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[3]_i_1_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[4]_i_1_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[5]_i_1_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[6]_i_1_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[7]_i_1_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[8]_i_1_n_0\ : STD_LOGIC;
  signal \median_i_stage_3[9]_i_1_n_0\ : STD_LOGIC;
  signal \median_i_stage_3_reg[13]_i_15_n_0\ : STD_LOGIC;
  signal \median_i_stage_3_reg[13]_i_15_n_1\ : STD_LOGIC;
  signal \median_i_stage_3_reg[13]_i_15_n_2\ : STD_LOGIC;
  signal \median_i_stage_3_reg[13]_i_15_n_3\ : STD_LOGIC;
  signal \median_i_stage_3_reg[13]_i_24_n_0\ : STD_LOGIC;
  signal \median_i_stage_3_reg[13]_i_24_n_1\ : STD_LOGIC;
  signal \median_i_stage_3_reg[13]_i_24_n_2\ : STD_LOGIC;
  signal \median_i_stage_3_reg[13]_i_24_n_3\ : STD_LOGIC;
  signal \median_i_stage_3_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \median_i_stage_3_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \median_i_stage_3_reg[13]_i_3_n_1\ : STD_LOGIC;
  signal \median_i_stage_3_reg[13]_i_3_n_2\ : STD_LOGIC;
  signal \median_i_stage_3_reg[13]_i_3_n_3\ : STD_LOGIC;
  signal \median_i_stage_3_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \median_i_stage_3_reg[13]_i_6_n_1\ : STD_LOGIC;
  signal \median_i_stage_3_reg[13]_i_6_n_2\ : STD_LOGIC;
  signal \median_i_stage_3_reg[13]_i_6_n_3\ : STD_LOGIC;
  signal \^min_index\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal sampled_3_median_i_valid_reg_srl4_n_0 : STD_LOGIC;
  signal \sampled_median_i_reg[0]_10\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \sampled_median_i_reg[1]_9\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \sampled_median_i_reg[2]_7\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \sampled_median_i_reg[3]_6\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \sampled_median_i_reg[4]_4\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \sampled_median_i_reg[5]_3\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \sampled_median_i_reg[6]_1\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \sampled_median_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \stage1[0].i_stage_1[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].i_stage_1_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][16]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][17]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][18]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][19]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][20]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][21]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][22]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][23]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][24]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][25]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][26]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][27]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][28]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][29]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][30]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][31]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_10_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_11_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_12_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_13_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_14_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_16_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_17_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_18_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_19_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_20_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_21_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_22_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_23_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_25_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_26_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_27_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_28_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_29_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_30_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_31_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_32_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_33_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_34_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_35_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_36_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_37_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_38_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_39_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_40_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_4_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_5_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_7_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_8_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][32]_i_9_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1_reg[0][32]_i_15_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1_reg[0][32]_i_15_n_1\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1_reg[0][32]_i_15_n_2\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1_reg[0][32]_i_15_n_3\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1_reg[0][32]_i_24_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1_reg[0][32]_i_24_n_1\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1_reg[0][32]_i_24_n_2\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1_reg[0][32]_i_24_n_3\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1_reg[0][32]_i_3_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1_reg[0][32]_i_3_n_1\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1_reg[0][32]_i_3_n_2\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1_reg[0][32]_i_3_n_3\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1_reg[0][32]_i_6_n_0\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1_reg[0][32]_i_6_n_1\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1_reg[0][32]_i_6_n_2\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1_reg[0][32]_i_6_n_3\ : STD_LOGIC;
  signal \stage1[0].median_i_stage_1_reg[0]_11\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \stage1[1].i_stage_1[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].i_stage_1_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][10]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][12]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][13]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][14]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][16]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][17]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][18]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][19]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][20]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][21]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][22]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][23]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][24]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][25]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][26]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][27]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][28]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][29]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][30]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_10_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_11_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_12_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_13_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_14_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_16_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_17_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_18_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_19_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_20_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_21_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_22_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_23_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_25_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_26_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_27_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_28_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_29_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_30_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_31_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_32_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_33_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_34_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_35_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_36_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_37_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_38_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_39_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_40_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_4_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_5_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_7_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_8_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][32]_i_9_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1_reg[1][32]_i_15_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1_reg[1][32]_i_15_n_1\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1_reg[1][32]_i_15_n_2\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1_reg[1][32]_i_15_n_3\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1_reg[1][32]_i_24_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1_reg[1][32]_i_24_n_1\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1_reg[1][32]_i_24_n_2\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1_reg[1][32]_i_24_n_3\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1_reg[1][32]_i_3_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1_reg[1][32]_i_3_n_1\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1_reg[1][32]_i_3_n_2\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1_reg[1][32]_i_3_n_3\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1_reg[1][32]_i_6_n_0\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1_reg[1][32]_i_6_n_1\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1_reg[1][32]_i_6_n_2\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1_reg[1][32]_i_6_n_3\ : STD_LOGIC;
  signal \stage1[1].median_i_stage_1_reg[1]_8\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \stage1[2].i_stage_1[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].i_stage_1_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][10]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][11]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][12]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][13]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][14]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][16]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][17]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][18]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][19]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][20]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][21]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][22]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][23]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][24]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][25]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][26]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][27]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][28]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][29]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][30]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][31]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_10_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_11_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_12_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_13_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_14_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_16_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_17_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_18_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_19_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_20_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_21_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_22_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_23_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_25_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_26_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_27_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_28_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_29_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_30_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_31_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_32_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_33_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_34_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_35_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_36_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_37_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_38_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_39_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_40_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_4_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_5_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_7_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_8_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][32]_i_9_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1[2][9]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1_reg[2][32]_i_15_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1_reg[2][32]_i_15_n_1\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1_reg[2][32]_i_15_n_2\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1_reg[2][32]_i_15_n_3\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1_reg[2][32]_i_24_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1_reg[2][32]_i_24_n_1\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1_reg[2][32]_i_24_n_2\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1_reg[2][32]_i_24_n_3\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1_reg[2][32]_i_3_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1_reg[2][32]_i_3_n_1\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1_reg[2][32]_i_3_n_2\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1_reg[2][32]_i_3_n_3\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1_reg[2][32]_i_6_n_0\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1_reg[2][32]_i_6_n_1\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1_reg[2][32]_i_6_n_2\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1_reg[2][32]_i_6_n_3\ : STD_LOGIC;
  signal \stage1[2].median_i_stage_1_reg[2]_5\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \stage1[3].i_stage_1[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage1[3].i_stage_1_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_10_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_11_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_12_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_13_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_14_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_16_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_17_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_18_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_19_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_20_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_21_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_22_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_23_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_25_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_26_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_27_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_28_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_29_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_30_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_31_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_32_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_33_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_34_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_35_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_36_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_37_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_38_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_39_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_40_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_4_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_5_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_7_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_8_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1[3][32]_i_9_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1_reg[3][32]_i_15_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1_reg[3][32]_i_15_n_1\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1_reg[3][32]_i_15_n_2\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1_reg[3][32]_i_15_n_3\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1_reg[3][32]_i_24_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1_reg[3][32]_i_24_n_1\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1_reg[3][32]_i_24_n_2\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1_reg[3][32]_i_24_n_3\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1_reg[3][32]_i_3_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1_reg[3][32]_i_3_n_1\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1_reg[3][32]_i_3_n_2\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1_reg[3][32]_i_3_n_3\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1_reg[3][32]_i_6_n_0\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1_reg[3][32]_i_6_n_1\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1_reg[3][32]_i_6_n_2\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1_reg[3][32]_i_6_n_3\ : STD_LOGIC;
  signal \stage1[3].median_i_stage_1_reg[3]_2\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \stage2[0].i_stage_2[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].i_stage_2[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].i_stage_2_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \stage2[0].i_stage_2_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][16]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][17]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][18]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][19]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][20]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][21]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][22]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][23]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][24]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][25]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][26]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][27]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][28]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][29]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][30]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][31]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_10_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_11_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_12_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_13_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_14_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_16_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_17_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_18_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_19_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_20_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_21_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_22_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_23_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_25_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_26_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_27_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_28_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_29_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_30_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_31_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_32_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_33_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_34_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_35_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_36_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_37_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_38_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_39_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_40_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_4_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_5_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_7_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_8_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][32]_i_9_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2_reg[0][32]_i_15_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2_reg[0][32]_i_15_n_1\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2_reg[0][32]_i_15_n_2\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2_reg[0][32]_i_15_n_3\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2_reg[0][32]_i_24_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2_reg[0][32]_i_24_n_1\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2_reg[0][32]_i_24_n_2\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2_reg[0][32]_i_24_n_3\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2_reg[0][32]_i_3_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2_reg[0][32]_i_3_n_1\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2_reg[0][32]_i_3_n_2\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2_reg[0][32]_i_3_n_3\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2_reg[0][32]_i_6_n_0\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2_reg[0][32]_i_6_n_1\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2_reg[0][32]_i_6_n_2\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2_reg[0][32]_i_6_n_3\ : STD_LOGIC;
  signal \stage2[0].median_i_stage_2_reg[0]_13\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \stage2[1].i_stage_2[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].i_stage_2[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].i_stage_2_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \stage2[1].i_stage_2_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][10]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][12]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][13]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][14]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][16]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][17]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][18]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][19]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][20]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][21]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][22]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][23]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][24]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][25]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][26]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][27]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][28]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][29]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][30]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_10_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_11_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_12_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_13_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_14_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_16_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_17_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_18_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_19_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_20_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_21_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_22_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_23_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_25_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_26_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_27_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_28_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_29_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_30_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_31_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_32_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_33_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_34_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_35_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_36_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_37_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_38_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_39_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_40_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_4_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_5_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_7_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_8_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][32]_i_9_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2_reg[1][32]_i_15_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2_reg[1][32]_i_15_n_1\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2_reg[1][32]_i_15_n_2\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2_reg[1][32]_i_15_n_3\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2_reg[1][32]_i_24_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2_reg[1][32]_i_24_n_1\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2_reg[1][32]_i_24_n_2\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2_reg[1][32]_i_24_n_3\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2_reg[1][32]_i_3_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2_reg[1][32]_i_3_n_1\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2_reg[1][32]_i_3_n_2\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2_reg[1][32]_i_3_n_3\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2_reg[1][32]_i_6_n_0\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2_reg[1][32]_i_6_n_1\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2_reg[1][32]_i_6_n_2\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2_reg[1][32]_i_6_n_3\ : STD_LOGIC;
  signal \stage2[1].median_i_stage_2_reg[1]_12\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \NLW_median_i_stage_3_reg[13]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_median_i_stage_3_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_median_i_stage_3_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_median_i_stage_3_reg[13]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_median_i_stage_3_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_median_i_stage_3_reg[13]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage1[0].median_i_stage_1_reg[0][32]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage1[0].median_i_stage_1_reg[0][32]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_stage1[0].median_i_stage_1_reg[0][32]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage1[0].median_i_stage_1_reg[0][32]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage1[0].median_i_stage_1_reg[0][32]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage1[0].median_i_stage_1_reg[0][32]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage1[1].median_i_stage_1_reg[1][32]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage1[1].median_i_stage_1_reg[1][32]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_stage1[1].median_i_stage_1_reg[1][32]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage1[1].median_i_stage_1_reg[1][32]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage1[1].median_i_stage_1_reg[1][32]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage1[1].median_i_stage_1_reg[1][32]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage1[2].median_i_stage_1_reg[2][32]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage1[2].median_i_stage_1_reg[2][32]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_stage1[2].median_i_stage_1_reg[2][32]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage1[2].median_i_stage_1_reg[2][32]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage1[2].median_i_stage_1_reg[2][32]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage1[2].median_i_stage_1_reg[2][32]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage1[3].median_i_stage_1_reg[3][32]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage1[3].median_i_stage_1_reg[3][32]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_stage1[3].median_i_stage_1_reg[3][32]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage1[3].median_i_stage_1_reg[3][32]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage1[3].median_i_stage_1_reg[3][32]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage1[3].median_i_stage_1_reg[3][32]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage2[0].median_i_stage_2_reg[0][32]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage2[0].median_i_stage_2_reg[0][32]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_stage2[0].median_i_stage_2_reg[0][32]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage2[0].median_i_stage_2_reg[0][32]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage2[0].median_i_stage_2_reg[0][32]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage2[0].median_i_stage_2_reg[0][32]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage2[1].median_i_stage_2_reg[1][32]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage2[1].median_i_stage_2_reg[1][32]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_stage2[1].median_i_stage_2_reg[1][32]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage2[1].median_i_stage_2_reg[1][32]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage2[1].median_i_stage_2_reg[1][32]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage2[1].median_i_stage_2_reg[1][32]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_stage_3[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \i_stage_3[1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \i_stage_3[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \median_i_stage_3[10]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \median_i_stage_3[11]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \median_i_stage_3[12]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \median_i_stage_3[13]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \median_i_stage_3[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \median_i_stage_3[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \median_i_stage_3[3]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \median_i_stage_3[4]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \median_i_stage_3[5]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \median_i_stage_3[6]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \median_i_stage_3[7]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \median_i_stage_3[8]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \median_i_stage_3[9]_i_1\ : label is "soft_lutpair71";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \median_i_stage_3_reg[13]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \median_i_stage_3_reg[13]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \median_i_stage_3_reg[13]_i_24\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \median_i_stage_3_reg[13]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \median_i_stage_3_reg[13]_i_6\ : label is 11;
  attribute srl_name : string;
  attribute srl_name of sampled_3_median_i_valid_reg_srl4 : label is "\inst/median_inst/inst_find_min/sampled_3_median_i_valid_reg_srl4 ";
  attribute SOFT_HLUTNM of \sampled_median_i_array[10]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sampled_median_i_array[3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sampled_median_i_array[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sampled_median_i_array[5]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \sampled_median_i_array[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \sampled_median_i_array[7]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sampled_median_i_array[8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sampled_median_i_array[9]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sampled_median_log_i[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sampled_median_log_i[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sampled_median_log_i[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sampled_median_log_i[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \stage1[0].i_stage_1[0][0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][10]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][11]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][12]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][13]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][14]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][15]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][16]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][17]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][18]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][19]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][20]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][21]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][22]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][23]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][24]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][25]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][26]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][27]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][28]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][29]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][30]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][31]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][32]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][3]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][5]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][7]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][8]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \stage1[0].median_i_stage_1[0][9]_i_1\ : label is "soft_lutpair129";
  attribute COMPARATOR_THRESHOLD of \stage1[0].median_i_stage_1_reg[0][32]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage1[0].median_i_stage_1_reg[0][32]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage1[0].median_i_stage_1_reg[0][32]_i_24\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage1[0].median_i_stage_1_reg[0][32]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage1[0].median_i_stage_1_reg[0][32]_i_6\ : label is 11;
  attribute SOFT_HLUTNM of \stage1[1].i_stage_1[1][0]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][10]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][11]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][12]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][13]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][14]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][15]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][16]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][17]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][18]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][19]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][20]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][21]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][22]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][23]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][24]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][25]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][26]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][27]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][28]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][29]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][30]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][31]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][32]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][5]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][8]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \stage1[1].median_i_stage_1[1][9]_i_1\ : label is "soft_lutpair112";
  attribute COMPARATOR_THRESHOLD of \stage1[1].median_i_stage_1_reg[1][32]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage1[1].median_i_stage_1_reg[1][32]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage1[1].median_i_stage_1_reg[1][32]_i_24\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage1[1].median_i_stage_1_reg[1][32]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage1[1].median_i_stage_1_reg[1][32]_i_6\ : label is 11;
  attribute SOFT_HLUTNM of \stage1[2].i_stage_1[2][0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][10]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][11]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][12]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][13]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][14]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][15]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][16]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][17]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][18]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][19]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][20]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][21]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][22]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][23]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][24]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][25]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][26]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][27]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][28]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][29]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][30]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][31]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][32]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][6]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][7]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][8]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \stage1[2].median_i_stage_1[2][9]_i_1\ : label is "soft_lutpair95";
  attribute COMPARATOR_THRESHOLD of \stage1[2].median_i_stage_1_reg[2][32]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage1[2].median_i_stage_1_reg[2][32]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage1[2].median_i_stage_1_reg[2][32]_i_24\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage1[2].median_i_stage_1_reg[2][32]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage1[2].median_i_stage_1_reg[2][32]_i_6\ : label is 11;
  attribute SOFT_HLUTNM of \stage1[3].i_stage_1[3][0]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][10]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][11]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][12]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][13]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][14]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][15]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][16]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][17]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][18]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][19]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][20]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][21]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][22]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][23]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][24]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][25]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][26]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][27]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][28]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][29]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][2]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][30]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][31]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][32]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][3]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][4]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][5]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][6]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][7]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][8]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \stage1[3].median_i_stage_1[3][9]_i_1\ : label is "soft_lutpair78";
  attribute COMPARATOR_THRESHOLD of \stage1[3].median_i_stage_1_reg[3][32]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage1[3].median_i_stage_1_reg[3][32]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage1[3].median_i_stage_1_reg[3][32]_i_24\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage1[3].median_i_stage_1_reg[3][32]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage1[3].median_i_stage_1_reg[3][32]_i_6\ : label is 11;
  attribute SOFT_HLUTNM of \stage2[0].i_stage_2[0][0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \stage2[0].i_stage_2[0][1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][10]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][11]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][12]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][13]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][14]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][15]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][16]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][17]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][18]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][19]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][20]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][21]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][22]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][23]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][24]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][25]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][26]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][27]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][28]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][29]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][30]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][31]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][5]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][6]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][7]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \stage2[0].median_i_stage_2[0][9]_i_1\ : label is "soft_lutpair54";
  attribute COMPARATOR_THRESHOLD of \stage2[0].median_i_stage_2_reg[0][32]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage2[0].median_i_stage_2_reg[0][32]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage2[0].median_i_stage_2_reg[0][32]_i_24\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage2[0].median_i_stage_2_reg[0][32]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage2[0].median_i_stage_2_reg[0][32]_i_6\ : label is 11;
  attribute SOFT_HLUTNM of \stage2[1].i_stage_2[1][0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \stage2[1].i_stage_2[1][1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][10]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][11]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][12]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][13]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][14]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][15]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][16]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][17]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][18]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][19]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][20]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][21]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][22]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][23]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][24]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][25]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][26]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][27]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][28]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][29]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][30]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][31]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][5]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][6]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][7]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][8]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \stage2[1].median_i_stage_2[1][9]_i_1\ : label is "soft_lutpair37";
  attribute COMPARATOR_THRESHOLD of \stage2[1].median_i_stage_2_reg[1][32]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage2[1].median_i_stage_2_reg[1][32]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage2[1].median_i_stage_2_reg[1][32]_i_24\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage2[1].median_i_stage_2_reg[1][32]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \stage2[1].median_i_stage_2_reg[1][32]_i_6\ : label is 11;
begin
  min_index(2 downto 0) <= \^min_index\(2 downto 0);
\i_stage_3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \stage2[0].i_stage_2_reg_n_0_[0][0]\,
      I1 => \median_i_stage_3_reg[13]_i_2_n_3\,
      I2 => \stage2[1].i_stage_2_reg_n_0_[1][0]\,
      O => \i_stage_3[0]_i_1_n_0\
    );
\i_stage_3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \stage2[0].i_stage_2_reg_n_0_[0][1]\,
      I1 => \median_i_stage_3_reg[13]_i_2_n_3\,
      I2 => \stage2[1].i_stage_2_reg_n_0_[1][1]\,
      O => \i_stage_3[1]_i_1_n_0\
    );
\i_stage_3[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \median_i_stage_3_reg[13]_i_2_n_3\,
      O => \i_stage_3[2]_i_1_n_0\
    );
\i_stage_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \i_stage_3[0]_i_1_n_0\,
      Q => \^min_index\(0),
      R => '0'
    );
\i_stage_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \i_stage_3[1]_i_1_n_0\,
      Q => \^min_index\(1),
      R => '0'
    );
\i_stage_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \i_stage_3[2]_i_1_n_0\,
      Q => \^min_index\(2),
      R => '0'
    );
\median_i_stage_3[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2[0].median_i_stage_2_reg[0]_13\(10),
      I1 => \stage2[1].median_i_stage_2_reg[1]_12\(10),
      I2 => \median_i_stage_3_reg[13]_i_2_n_3\,
      O => \median_i_stage_3[10]_i_1_n_0\
    );
\median_i_stage_3[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2[0].median_i_stage_2_reg[0]_13\(11),
      I1 => \stage2[1].median_i_stage_2_reg[1]_12\(11),
      I2 => \median_i_stage_3_reg[13]_i_2_n_3\,
      O => \median_i_stage_3[11]_i_1_n_0\
    );
\median_i_stage_3[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2[0].median_i_stage_2_reg[0]_13\(12),
      I1 => \stage2[1].median_i_stage_2_reg[1]_12\(12),
      I2 => \median_i_stage_3_reg[13]_i_2_n_3\,
      O => \median_i_stage_3[12]_i_1_n_0\
    );
\median_i_stage_3[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2[0].median_i_stage_2_reg[0]_13\(13),
      I1 => \stage2[1].median_i_stage_2_reg[1]_12\(13),
      I2 => \median_i_stage_3_reg[13]_i_2_n_3\,
      O => \median_i_stage_3[13]_i_1_n_0\
    );
\median_i_stage_3[13]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(24),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(24),
      I2 => \stage2[0].median_i_stage_2_reg[0]_13\(25),
      I3 => \stage2[1].median_i_stage_2_reg[1]_12\(25),
      O => \median_i_stage_3[13]_i_10_n_0\
    );
\median_i_stage_3[13]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(30),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(30),
      I2 => \stage2[1].median_i_stage_2_reg[1]_12\(31),
      I3 => \stage2[0].median_i_stage_2_reg[0]_13\(31),
      O => \median_i_stage_3[13]_i_11_n_0\
    );
\median_i_stage_3[13]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(28),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(28),
      I2 => \stage2[1].median_i_stage_2_reg[1]_12\(29),
      I3 => \stage2[0].median_i_stage_2_reg[0]_13\(29),
      O => \median_i_stage_3[13]_i_12_n_0\
    );
\median_i_stage_3[13]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(26),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(26),
      I2 => \stage2[1].median_i_stage_2_reg[1]_12\(27),
      I3 => \stage2[0].median_i_stage_2_reg[0]_13\(27),
      O => \median_i_stage_3[13]_i_13_n_0\
    );
\median_i_stage_3[13]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(24),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(24),
      I2 => \stage2[1].median_i_stage_2_reg[1]_12\(25),
      I3 => \stage2[0].median_i_stage_2_reg[0]_13\(25),
      O => \median_i_stage_3[13]_i_14_n_0\
    );
\median_i_stage_3[13]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(22),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(22),
      I2 => \stage2[0].median_i_stage_2_reg[0]_13\(23),
      I3 => \stage2[1].median_i_stage_2_reg[1]_12\(23),
      O => \median_i_stage_3[13]_i_16_n_0\
    );
\median_i_stage_3[13]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(20),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(20),
      I2 => \stage2[0].median_i_stage_2_reg[0]_13\(21),
      I3 => \stage2[1].median_i_stage_2_reg[1]_12\(21),
      O => \median_i_stage_3[13]_i_17_n_0\
    );
\median_i_stage_3[13]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(18),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(18),
      I2 => \stage2[0].median_i_stage_2_reg[0]_13\(19),
      I3 => \stage2[1].median_i_stage_2_reg[1]_12\(19),
      O => \median_i_stage_3[13]_i_18_n_0\
    );
\median_i_stage_3[13]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(16),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(16),
      I2 => \stage2[0].median_i_stage_2_reg[0]_13\(17),
      I3 => \stage2[1].median_i_stage_2_reg[1]_12\(17),
      O => \median_i_stage_3[13]_i_19_n_0\
    );
\median_i_stage_3[13]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(22),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(22),
      I2 => \stage2[1].median_i_stage_2_reg[1]_12\(23),
      I3 => \stage2[0].median_i_stage_2_reg[0]_13\(23),
      O => \median_i_stage_3[13]_i_20_n_0\
    );
\median_i_stage_3[13]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(20),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(20),
      I2 => \stage2[1].median_i_stage_2_reg[1]_12\(21),
      I3 => \stage2[0].median_i_stage_2_reg[0]_13\(21),
      O => \median_i_stage_3[13]_i_21_n_0\
    );
\median_i_stage_3[13]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(18),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(18),
      I2 => \stage2[1].median_i_stage_2_reg[1]_12\(19),
      I3 => \stage2[0].median_i_stage_2_reg[0]_13\(19),
      O => \median_i_stage_3[13]_i_22_n_0\
    );
\median_i_stage_3[13]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(16),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(16),
      I2 => \stage2[1].median_i_stage_2_reg[1]_12\(17),
      I3 => \stage2[0].median_i_stage_2_reg[0]_13\(17),
      O => \median_i_stage_3[13]_i_23_n_0\
    );
\median_i_stage_3[13]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(14),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(14),
      I2 => \stage2[0].median_i_stage_2_reg[0]_13\(15),
      I3 => \stage2[1].median_i_stage_2_reg[1]_12\(15),
      O => \median_i_stage_3[13]_i_25_n_0\
    );
\median_i_stage_3[13]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(12),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(12),
      I2 => \stage2[0].median_i_stage_2_reg[0]_13\(13),
      I3 => \stage2[1].median_i_stage_2_reg[1]_12\(13),
      O => \median_i_stage_3[13]_i_26_n_0\
    );
\median_i_stage_3[13]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(10),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(10),
      I2 => \stage2[0].median_i_stage_2_reg[0]_13\(11),
      I3 => \stage2[1].median_i_stage_2_reg[1]_12\(11),
      O => \median_i_stage_3[13]_i_27_n_0\
    );
\median_i_stage_3[13]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(8),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(8),
      I2 => \stage2[0].median_i_stage_2_reg[0]_13\(9),
      I3 => \stage2[1].median_i_stage_2_reg[1]_12\(9),
      O => \median_i_stage_3[13]_i_28_n_0\
    );
\median_i_stage_3[13]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(14),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(14),
      I2 => \stage2[1].median_i_stage_2_reg[1]_12\(15),
      I3 => \stage2[0].median_i_stage_2_reg[0]_13\(15),
      O => \median_i_stage_3[13]_i_29_n_0\
    );
\median_i_stage_3[13]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(12),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(12),
      I2 => \stage2[1].median_i_stage_2_reg[1]_12\(13),
      I3 => \stage2[0].median_i_stage_2_reg[0]_13\(13),
      O => \median_i_stage_3[13]_i_30_n_0\
    );
\median_i_stage_3[13]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(10),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(10),
      I2 => \stage2[1].median_i_stage_2_reg[1]_12\(11),
      I3 => \stage2[0].median_i_stage_2_reg[0]_13\(11),
      O => \median_i_stage_3[13]_i_31_n_0\
    );
\median_i_stage_3[13]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(8),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(8),
      I2 => \stage2[1].median_i_stage_2_reg[1]_12\(9),
      I3 => \stage2[0].median_i_stage_2_reg[0]_13\(9),
      O => \median_i_stage_3[13]_i_32_n_0\
    );
\median_i_stage_3[13]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(6),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(6),
      I2 => \stage2[0].median_i_stage_2_reg[0]_13\(7),
      I3 => \stage2[1].median_i_stage_2_reg[1]_12\(7),
      O => \median_i_stage_3[13]_i_33_n_0\
    );
\median_i_stage_3[13]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(4),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(4),
      I2 => \stage2[0].median_i_stage_2_reg[0]_13\(5),
      I3 => \stage2[1].median_i_stage_2_reg[1]_12\(5),
      O => \median_i_stage_3[13]_i_34_n_0\
    );
\median_i_stage_3[13]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(2),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(2),
      I2 => \stage2[0].median_i_stage_2_reg[0]_13\(3),
      I3 => \stage2[1].median_i_stage_2_reg[1]_12\(3),
      O => \median_i_stage_3[13]_i_35_n_0\
    );
\median_i_stage_3[13]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(0),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(0),
      I2 => \stage2[0].median_i_stage_2_reg[0]_13\(1),
      I3 => \stage2[1].median_i_stage_2_reg[1]_12\(1),
      O => \median_i_stage_3[13]_i_36_n_0\
    );
\median_i_stage_3[13]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(6),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(6),
      I2 => \stage2[1].median_i_stage_2_reg[1]_12\(7),
      I3 => \stage2[0].median_i_stage_2_reg[0]_13\(7),
      O => \median_i_stage_3[13]_i_37_n_0\
    );
\median_i_stage_3[13]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(4),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(4),
      I2 => \stage2[1].median_i_stage_2_reg[1]_12\(5),
      I3 => \stage2[0].median_i_stage_2_reg[0]_13\(5),
      O => \median_i_stage_3[13]_i_38_n_0\
    );
\median_i_stage_3[13]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(2),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(2),
      I2 => \stage2[1].median_i_stage_2_reg[1]_12\(3),
      I3 => \stage2[0].median_i_stage_2_reg[0]_13\(3),
      O => \median_i_stage_3[13]_i_39_n_0\
    );
\median_i_stage_3[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(32),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(32),
      O => \median_i_stage_3[13]_i_4_n_0\
    );
\median_i_stage_3[13]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(0),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(0),
      I2 => \stage2[1].median_i_stage_2_reg[1]_12\(1),
      I3 => \stage2[0].median_i_stage_2_reg[0]_13\(1),
      O => \median_i_stage_3[13]_i_40_n_0\
    );
\median_i_stage_3[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \stage2[0].median_i_stage_2_reg[0]_13\(32),
      I1 => \stage2[1].median_i_stage_2_reg[1]_12\(32),
      O => \median_i_stage_3[13]_i_5_n_0\
    );
\median_i_stage_3[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(30),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(30),
      I2 => \stage2[0].median_i_stage_2_reg[0]_13\(31),
      I3 => \stage2[1].median_i_stage_2_reg[1]_12\(31),
      O => \median_i_stage_3[13]_i_7_n_0\
    );
\median_i_stage_3[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(28),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(28),
      I2 => \stage2[0].median_i_stage_2_reg[0]_13\(29),
      I3 => \stage2[1].median_i_stage_2_reg[1]_12\(29),
      O => \median_i_stage_3[13]_i_8_n_0\
    );
\median_i_stage_3[13]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1]_12\(26),
      I1 => \stage2[0].median_i_stage_2_reg[0]_13\(26),
      I2 => \stage2[0].median_i_stage_2_reg[0]_13\(27),
      I3 => \stage2[1].median_i_stage_2_reg[1]_12\(27),
      O => \median_i_stage_3[13]_i_9_n_0\
    );
\median_i_stage_3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2[0].median_i_stage_2_reg[0]_13\(1),
      I1 => \stage2[1].median_i_stage_2_reg[1]_12\(1),
      I2 => \median_i_stage_3_reg[13]_i_2_n_3\,
      O => \median_i_stage_3[1]_i_1_n_0\
    );
\median_i_stage_3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2[0].median_i_stage_2_reg[0]_13\(2),
      I1 => \stage2[1].median_i_stage_2_reg[1]_12\(2),
      I2 => \median_i_stage_3_reg[13]_i_2_n_3\,
      O => \median_i_stage_3[2]_i_1_n_0\
    );
\median_i_stage_3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2[0].median_i_stage_2_reg[0]_13\(3),
      I1 => \stage2[1].median_i_stage_2_reg[1]_12\(3),
      I2 => \median_i_stage_3_reg[13]_i_2_n_3\,
      O => \median_i_stage_3[3]_i_1_n_0\
    );
\median_i_stage_3[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2[0].median_i_stage_2_reg[0]_13\(4),
      I1 => \stage2[1].median_i_stage_2_reg[1]_12\(4),
      I2 => \median_i_stage_3_reg[13]_i_2_n_3\,
      O => \median_i_stage_3[4]_i_1_n_0\
    );
\median_i_stage_3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2[0].median_i_stage_2_reg[0]_13\(5),
      I1 => \stage2[1].median_i_stage_2_reg[1]_12\(5),
      I2 => \median_i_stage_3_reg[13]_i_2_n_3\,
      O => \median_i_stage_3[5]_i_1_n_0\
    );
\median_i_stage_3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2[0].median_i_stage_2_reg[0]_13\(6),
      I1 => \stage2[1].median_i_stage_2_reg[1]_12\(6),
      I2 => \median_i_stage_3_reg[13]_i_2_n_3\,
      O => \median_i_stage_3[6]_i_1_n_0\
    );
\median_i_stage_3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2[0].median_i_stage_2_reg[0]_13\(7),
      I1 => \stage2[1].median_i_stage_2_reg[1]_12\(7),
      I2 => \median_i_stage_3_reg[13]_i_2_n_3\,
      O => \median_i_stage_3[7]_i_1_n_0\
    );
\median_i_stage_3[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2[0].median_i_stage_2_reg[0]_13\(8),
      I1 => \stage2[1].median_i_stage_2_reg[1]_12\(8),
      I2 => \median_i_stage_3_reg[13]_i_2_n_3\,
      O => \median_i_stage_3[8]_i_1_n_0\
    );
\median_i_stage_3[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage2[0].median_i_stage_2_reg[0]_13\(9),
      I1 => \stage2[1].median_i_stage_2_reg[1]_12\(9),
      I2 => \median_i_stage_3_reg[13]_i_2_n_3\,
      O => \median_i_stage_3[9]_i_1_n_0\
    );
\median_i_stage_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \median_i_stage_3[10]_i_1_n_0\,
      Q => min_median_out(9),
      R => '0'
    );
\median_i_stage_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \median_i_stage_3[11]_i_1_n_0\,
      Q => min_median_out(10),
      R => '0'
    );
\median_i_stage_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \median_i_stage_3[12]_i_1_n_0\,
      Q => min_median_out(11),
      R => '0'
    );
\median_i_stage_3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \median_i_stage_3[13]_i_1_n_0\,
      Q => min_median_out(12),
      R => '0'
    );
\median_i_stage_3_reg[13]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \median_i_stage_3_reg[13]_i_24_n_0\,
      CO(3) => \median_i_stage_3_reg[13]_i_15_n_0\,
      CO(2) => \median_i_stage_3_reg[13]_i_15_n_1\,
      CO(1) => \median_i_stage_3_reg[13]_i_15_n_2\,
      CO(0) => \median_i_stage_3_reg[13]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \median_i_stage_3[13]_i_25_n_0\,
      DI(2) => \median_i_stage_3[13]_i_26_n_0\,
      DI(1) => \median_i_stage_3[13]_i_27_n_0\,
      DI(0) => \median_i_stage_3[13]_i_28_n_0\,
      O(3 downto 0) => \NLW_median_i_stage_3_reg[13]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \median_i_stage_3[13]_i_29_n_0\,
      S(2) => \median_i_stage_3[13]_i_30_n_0\,
      S(1) => \median_i_stage_3[13]_i_31_n_0\,
      S(0) => \median_i_stage_3[13]_i_32_n_0\
    );
\median_i_stage_3_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \median_i_stage_3_reg[13]_i_3_n_0\,
      CO(3 downto 1) => \NLW_median_i_stage_3_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \median_i_stage_3_reg[13]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \median_i_stage_3[13]_i_4_n_0\,
      O(3 downto 0) => \NLW_median_i_stage_3_reg[13]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \median_i_stage_3[13]_i_5_n_0\
    );
\median_i_stage_3_reg[13]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \median_i_stage_3_reg[13]_i_24_n_0\,
      CO(2) => \median_i_stage_3_reg[13]_i_24_n_1\,
      CO(1) => \median_i_stage_3_reg[13]_i_24_n_2\,
      CO(0) => \median_i_stage_3_reg[13]_i_24_n_3\,
      CYINIT => '1',
      DI(3) => \median_i_stage_3[13]_i_33_n_0\,
      DI(2) => \median_i_stage_3[13]_i_34_n_0\,
      DI(1) => \median_i_stage_3[13]_i_35_n_0\,
      DI(0) => \median_i_stage_3[13]_i_36_n_0\,
      O(3 downto 0) => \NLW_median_i_stage_3_reg[13]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \median_i_stage_3[13]_i_37_n_0\,
      S(2) => \median_i_stage_3[13]_i_38_n_0\,
      S(1) => \median_i_stage_3[13]_i_39_n_0\,
      S(0) => \median_i_stage_3[13]_i_40_n_0\
    );
\median_i_stage_3_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \median_i_stage_3_reg[13]_i_6_n_0\,
      CO(3) => \median_i_stage_3_reg[13]_i_3_n_0\,
      CO(2) => \median_i_stage_3_reg[13]_i_3_n_1\,
      CO(1) => \median_i_stage_3_reg[13]_i_3_n_2\,
      CO(0) => \median_i_stage_3_reg[13]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \median_i_stage_3[13]_i_7_n_0\,
      DI(2) => \median_i_stage_3[13]_i_8_n_0\,
      DI(1) => \median_i_stage_3[13]_i_9_n_0\,
      DI(0) => \median_i_stage_3[13]_i_10_n_0\,
      O(3 downto 0) => \NLW_median_i_stage_3_reg[13]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \median_i_stage_3[13]_i_11_n_0\,
      S(2) => \median_i_stage_3[13]_i_12_n_0\,
      S(1) => \median_i_stage_3[13]_i_13_n_0\,
      S(0) => \median_i_stage_3[13]_i_14_n_0\
    );
\median_i_stage_3_reg[13]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \median_i_stage_3_reg[13]_i_15_n_0\,
      CO(3) => \median_i_stage_3_reg[13]_i_6_n_0\,
      CO(2) => \median_i_stage_3_reg[13]_i_6_n_1\,
      CO(1) => \median_i_stage_3_reg[13]_i_6_n_2\,
      CO(0) => \median_i_stage_3_reg[13]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \median_i_stage_3[13]_i_16_n_0\,
      DI(2) => \median_i_stage_3[13]_i_17_n_0\,
      DI(1) => \median_i_stage_3[13]_i_18_n_0\,
      DI(0) => \median_i_stage_3[13]_i_19_n_0\,
      O(3 downto 0) => \NLW_median_i_stage_3_reg[13]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \median_i_stage_3[13]_i_20_n_0\,
      S(2) => \median_i_stage_3[13]_i_21_n_0\,
      S(1) => \median_i_stage_3[13]_i_22_n_0\,
      S(0) => \median_i_stage_3[13]_i_23_n_0\
    );
\median_i_stage_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \median_i_stage_3[1]_i_1_n_0\,
      Q => min_median_out(0),
      R => '0'
    );
\median_i_stage_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \median_i_stage_3[2]_i_1_n_0\,
      Q => min_median_out(1),
      R => '0'
    );
\median_i_stage_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \median_i_stage_3[3]_i_1_n_0\,
      Q => min_median_out(2),
      R => '0'
    );
\median_i_stage_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \median_i_stage_3[4]_i_1_n_0\,
      Q => min_median_out(3),
      R => '0'
    );
\median_i_stage_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \median_i_stage_3[5]_i_1_n_0\,
      Q => min_median_out(4),
      R => '0'
    );
\median_i_stage_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \median_i_stage_3[6]_i_1_n_0\,
      Q => min_median_out(5),
      R => '0'
    );
\median_i_stage_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \median_i_stage_3[7]_i_1_n_0\,
      Q => min_median_out(6),
      R => '0'
    );
\median_i_stage_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \median_i_stage_3[8]_i_1_n_0\,
      Q => min_median_out(7),
      R => '0'
    );
\median_i_stage_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \median_i_stage_3[9]_i_1_n_0\,
      Q => min_median_out(8),
      R => '0'
    );
min_median_valid_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sampled_3_median_i_valid_reg_srl4_n_0,
      Q => min_median_valid_out,
      R => '0'
    );
reset_median_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^min_index\(2),
      I1 => reset_median_reg(2),
      I2 => \^min_index\(0),
      I3 => reset_median_reg(0),
      I4 => reset_median_reg(1),
      I5 => \^min_index\(1),
      O => \i_stage_3_reg[2]_7\
    );
sampled_3_median_i_valid_reg_srl4: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => reset,
      Q => sampled_3_median_i_valid_reg_srl4_n_0
    );
\sampled_median_i_array[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^min_index\(2),
      I1 => \^min_index\(1),
      I2 => \^min_index\(0),
      O => \i_stage_3_reg[2]_6\
    );
\sampled_median_i_array[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^min_index\(1),
      I1 => \^min_index\(0),
      I2 => \^min_index\(2),
      O => sampled_median_i_array(0)
    );
\sampled_median_i_array[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^min_index\(2),
      I1 => \^min_index\(0),
      I2 => \^min_index\(1),
      O => \i_stage_3_reg[2]_2\
    );
\sampled_median_i_array[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^min_index\(2),
      I1 => \^min_index\(1),
      I2 => \^min_index\(0),
      O => \i_stage_3_reg[2]_1\
    );
\sampled_median_i_array[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^min_index\(2),
      I1 => \^min_index\(1),
      I2 => \^min_index\(0),
      O => \i_stage_3_reg[2]_0\
    );
\sampled_median_i_array[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^min_index\(1),
      I1 => \^min_index\(0),
      I2 => \^min_index\(2),
      O => \i_stage_3_reg[1]_0\
    );
\sampled_median_i_array[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^min_index\(2),
      I1 => \^min_index\(0),
      I2 => \^min_index\(1),
      O => \i_stage_3_reg[2]_4\
    );
\sampled_median_i_array[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^min_index\(2),
      I1 => \^min_index\(1),
      I2 => \^min_index\(0),
      O => \i_stage_3_reg[2]_5\
    );
\sampled_median_i_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(0),
      Q => \sampled_median_i_reg[0]_10\(0),
      R => '0'
    );
\sampled_median_i_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(10),
      Q => \sampled_median_i_reg[0]_10\(10),
      R => '0'
    );
\sampled_median_i_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(11),
      Q => \sampled_median_i_reg[0]_10\(11),
      R => '0'
    );
\sampled_median_i_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(12),
      Q => \sampled_median_i_reg[0]_10\(12),
      R => '0'
    );
\sampled_median_i_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(13),
      Q => \sampled_median_i_reg[0]_10\(13),
      R => '0'
    );
\sampled_median_i_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(14),
      Q => \sampled_median_i_reg[0]_10\(14),
      R => '0'
    );
\sampled_median_i_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(15),
      Q => \sampled_median_i_reg[0]_10\(15),
      R => '0'
    );
\sampled_median_i_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(16),
      Q => \sampled_median_i_reg[0]_10\(16),
      R => '0'
    );
\sampled_median_i_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(17),
      Q => \sampled_median_i_reg[0]_10\(17),
      R => '0'
    );
\sampled_median_i_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(18),
      Q => \sampled_median_i_reg[0]_10\(18),
      R => '0'
    );
\sampled_median_i_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(19),
      Q => \sampled_median_i_reg[0]_10\(19),
      R => '0'
    );
\sampled_median_i_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(1),
      Q => \sampled_median_i_reg[0]_10\(1),
      R => '0'
    );
\sampled_median_i_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(20),
      Q => \sampled_median_i_reg[0]_10\(20),
      R => '0'
    );
\sampled_median_i_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(21),
      Q => \sampled_median_i_reg[0]_10\(21),
      R => '0'
    );
\sampled_median_i_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(22),
      Q => \sampled_median_i_reg[0]_10\(22),
      R => '0'
    );
\sampled_median_i_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(23),
      Q => \sampled_median_i_reg[0]_10\(23),
      R => '0'
    );
\sampled_median_i_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(24),
      Q => \sampled_median_i_reg[0]_10\(24),
      R => '0'
    );
\sampled_median_i_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(25),
      Q => \sampled_median_i_reg[0]_10\(25),
      R => '0'
    );
\sampled_median_i_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(26),
      Q => \sampled_median_i_reg[0]_10\(26),
      R => '0'
    );
\sampled_median_i_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(27),
      Q => \sampled_median_i_reg[0]_10\(27),
      R => '0'
    );
\sampled_median_i_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(28),
      Q => \sampled_median_i_reg[0]_10\(28),
      R => '0'
    );
\sampled_median_i_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(29),
      Q => \sampled_median_i_reg[0]_10\(29),
      R => '0'
    );
\sampled_median_i_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(2),
      Q => \sampled_median_i_reg[0]_10\(2),
      R => '0'
    );
\sampled_median_i_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(30),
      Q => \sampled_median_i_reg[0]_10\(30),
      R => '0'
    );
\sampled_median_i_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(31),
      Q => \sampled_median_i_reg[0]_10\(31),
      R => '0'
    );
\sampled_median_i_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(32),
      Q => \sampled_median_i_reg[0]_10\(32),
      R => '0'
    );
\sampled_median_i_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(3),
      Q => \sampled_median_i_reg[0]_10\(3),
      R => '0'
    );
\sampled_median_i_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(4),
      Q => \sampled_median_i_reg[0]_10\(4),
      R => '0'
    );
\sampled_median_i_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(5),
      Q => \sampled_median_i_reg[0]_10\(5),
      R => '0'
    );
\sampled_median_i_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(6),
      Q => \sampled_median_i_reg[0]_10\(6),
      R => '0'
    );
\sampled_median_i_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(7),
      Q => \sampled_median_i_reg[0]_10\(7),
      R => '0'
    );
\sampled_median_i_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(8),
      Q => \sampled_median_i_reg[0]_10\(8),
      R => '0'
    );
\sampled_median_i_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(9),
      Q => \sampled_median_i_reg[0]_10\(9),
      R => '0'
    );
\sampled_median_i_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(33),
      Q => \sampled_median_i_reg[1]_9\(0),
      R => '0'
    );
\sampled_median_i_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(43),
      Q => \sampled_median_i_reg[1]_9\(10),
      R => '0'
    );
\sampled_median_i_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(44),
      Q => \sampled_median_i_reg[1]_9\(11),
      R => '0'
    );
\sampled_median_i_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(45),
      Q => \sampled_median_i_reg[1]_9\(12),
      R => '0'
    );
\sampled_median_i_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(46),
      Q => \sampled_median_i_reg[1]_9\(13),
      R => '0'
    );
\sampled_median_i_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(47),
      Q => \sampled_median_i_reg[1]_9\(14),
      R => '0'
    );
\sampled_median_i_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(48),
      Q => \sampled_median_i_reg[1]_9\(15),
      R => '0'
    );
\sampled_median_i_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(49),
      Q => \sampled_median_i_reg[1]_9\(16),
      R => '0'
    );
\sampled_median_i_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(50),
      Q => \sampled_median_i_reg[1]_9\(17),
      R => '0'
    );
\sampled_median_i_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(51),
      Q => \sampled_median_i_reg[1]_9\(18),
      R => '0'
    );
\sampled_median_i_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(52),
      Q => \sampled_median_i_reg[1]_9\(19),
      R => '0'
    );
\sampled_median_i_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(34),
      Q => \sampled_median_i_reg[1]_9\(1),
      R => '0'
    );
\sampled_median_i_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(53),
      Q => \sampled_median_i_reg[1]_9\(20),
      R => '0'
    );
\sampled_median_i_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(54),
      Q => \sampled_median_i_reg[1]_9\(21),
      R => '0'
    );
\sampled_median_i_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(55),
      Q => \sampled_median_i_reg[1]_9\(22),
      R => '0'
    );
\sampled_median_i_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(56),
      Q => \sampled_median_i_reg[1]_9\(23),
      R => '0'
    );
\sampled_median_i_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(57),
      Q => \sampled_median_i_reg[1]_9\(24),
      R => '0'
    );
\sampled_median_i_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(58),
      Q => \sampled_median_i_reg[1]_9\(25),
      R => '0'
    );
\sampled_median_i_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(59),
      Q => \sampled_median_i_reg[1]_9\(26),
      R => '0'
    );
\sampled_median_i_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(60),
      Q => \sampled_median_i_reg[1]_9\(27),
      R => '0'
    );
\sampled_median_i_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(61),
      Q => \sampled_median_i_reg[1]_9\(28),
      R => '0'
    );
\sampled_median_i_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(62),
      Q => \sampled_median_i_reg[1]_9\(29),
      R => '0'
    );
\sampled_median_i_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(35),
      Q => \sampled_median_i_reg[1]_9\(2),
      R => '0'
    );
\sampled_median_i_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(63),
      Q => \sampled_median_i_reg[1]_9\(30),
      R => '0'
    );
\sampled_median_i_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(64),
      Q => \sampled_median_i_reg[1]_9\(31),
      R => '0'
    );
\sampled_median_i_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(65),
      Q => \sampled_median_i_reg[1]_9\(32),
      R => '0'
    );
\sampled_median_i_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(36),
      Q => \sampled_median_i_reg[1]_9\(3),
      R => '0'
    );
\sampled_median_i_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(37),
      Q => \sampled_median_i_reg[1]_9\(4),
      R => '0'
    );
\sampled_median_i_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(38),
      Q => \sampled_median_i_reg[1]_9\(5),
      R => '0'
    );
\sampled_median_i_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(39),
      Q => \sampled_median_i_reg[1]_9\(6),
      R => '0'
    );
\sampled_median_i_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(40),
      Q => \sampled_median_i_reg[1]_9\(7),
      R => '0'
    );
\sampled_median_i_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(41),
      Q => \sampled_median_i_reg[1]_9\(8),
      R => '0'
    );
\sampled_median_i_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(42),
      Q => \sampled_median_i_reg[1]_9\(9),
      R => '0'
    );
\sampled_median_i_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(66),
      Q => \sampled_median_i_reg[2]_7\(0),
      R => '0'
    );
\sampled_median_i_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(76),
      Q => \sampled_median_i_reg[2]_7\(10),
      R => '0'
    );
\sampled_median_i_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(77),
      Q => \sampled_median_i_reg[2]_7\(11),
      R => '0'
    );
\sampled_median_i_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(78),
      Q => \sampled_median_i_reg[2]_7\(12),
      R => '0'
    );
\sampled_median_i_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(79),
      Q => \sampled_median_i_reg[2]_7\(13),
      R => '0'
    );
\sampled_median_i_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(80),
      Q => \sampled_median_i_reg[2]_7\(14),
      R => '0'
    );
\sampled_median_i_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(81),
      Q => \sampled_median_i_reg[2]_7\(15),
      R => '0'
    );
\sampled_median_i_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(82),
      Q => \sampled_median_i_reg[2]_7\(16),
      R => '0'
    );
\sampled_median_i_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(83),
      Q => \sampled_median_i_reg[2]_7\(17),
      R => '0'
    );
\sampled_median_i_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(84),
      Q => \sampled_median_i_reg[2]_7\(18),
      R => '0'
    );
\sampled_median_i_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(85),
      Q => \sampled_median_i_reg[2]_7\(19),
      R => '0'
    );
\sampled_median_i_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(67),
      Q => \sampled_median_i_reg[2]_7\(1),
      R => '0'
    );
\sampled_median_i_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(86),
      Q => \sampled_median_i_reg[2]_7\(20),
      R => '0'
    );
\sampled_median_i_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(87),
      Q => \sampled_median_i_reg[2]_7\(21),
      R => '0'
    );
\sampled_median_i_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(88),
      Q => \sampled_median_i_reg[2]_7\(22),
      R => '0'
    );
\sampled_median_i_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(89),
      Q => \sampled_median_i_reg[2]_7\(23),
      R => '0'
    );
\sampled_median_i_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(90),
      Q => \sampled_median_i_reg[2]_7\(24),
      R => '0'
    );
\sampled_median_i_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(91),
      Q => \sampled_median_i_reg[2]_7\(25),
      R => '0'
    );
\sampled_median_i_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(92),
      Q => \sampled_median_i_reg[2]_7\(26),
      R => '0'
    );
\sampled_median_i_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(93),
      Q => \sampled_median_i_reg[2]_7\(27),
      R => '0'
    );
\sampled_median_i_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(94),
      Q => \sampled_median_i_reg[2]_7\(28),
      R => '0'
    );
\sampled_median_i_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(95),
      Q => \sampled_median_i_reg[2]_7\(29),
      R => '0'
    );
\sampled_median_i_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(68),
      Q => \sampled_median_i_reg[2]_7\(2),
      R => '0'
    );
\sampled_median_i_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(96),
      Q => \sampled_median_i_reg[2]_7\(30),
      R => '0'
    );
\sampled_median_i_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(97),
      Q => \sampled_median_i_reg[2]_7\(31),
      R => '0'
    );
\sampled_median_i_reg[2][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(98),
      Q => \sampled_median_i_reg[2]_7\(32),
      R => '0'
    );
\sampled_median_i_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(69),
      Q => \sampled_median_i_reg[2]_7\(3),
      R => '0'
    );
\sampled_median_i_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(70),
      Q => \sampled_median_i_reg[2]_7\(4),
      R => '0'
    );
\sampled_median_i_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(71),
      Q => \sampled_median_i_reg[2]_7\(5),
      R => '0'
    );
\sampled_median_i_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(72),
      Q => \sampled_median_i_reg[2]_7\(6),
      R => '0'
    );
\sampled_median_i_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(73),
      Q => \sampled_median_i_reg[2]_7\(7),
      R => '0'
    );
\sampled_median_i_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(74),
      Q => \sampled_median_i_reg[2]_7\(8),
      R => '0'
    );
\sampled_median_i_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(75),
      Q => \sampled_median_i_reg[2]_7\(9),
      R => '0'
    );
\sampled_median_i_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(99),
      Q => \sampled_median_i_reg[3]_6\(0),
      R => '0'
    );
\sampled_median_i_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(109),
      Q => \sampled_median_i_reg[3]_6\(10),
      R => '0'
    );
\sampled_median_i_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(110),
      Q => \sampled_median_i_reg[3]_6\(11),
      R => '0'
    );
\sampled_median_i_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(111),
      Q => \sampled_median_i_reg[3]_6\(12),
      R => '0'
    );
\sampled_median_i_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(112),
      Q => \sampled_median_i_reg[3]_6\(13),
      R => '0'
    );
\sampled_median_i_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(113),
      Q => \sampled_median_i_reg[3]_6\(14),
      R => '0'
    );
\sampled_median_i_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(114),
      Q => \sampled_median_i_reg[3]_6\(15),
      R => '0'
    );
\sampled_median_i_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(115),
      Q => \sampled_median_i_reg[3]_6\(16),
      R => '0'
    );
\sampled_median_i_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(116),
      Q => \sampled_median_i_reg[3]_6\(17),
      R => '0'
    );
\sampled_median_i_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(117),
      Q => \sampled_median_i_reg[3]_6\(18),
      R => '0'
    );
\sampled_median_i_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(118),
      Q => \sampled_median_i_reg[3]_6\(19),
      R => '0'
    );
\sampled_median_i_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(100),
      Q => \sampled_median_i_reg[3]_6\(1),
      R => '0'
    );
\sampled_median_i_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(119),
      Q => \sampled_median_i_reg[3]_6\(20),
      R => '0'
    );
\sampled_median_i_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(120),
      Q => \sampled_median_i_reg[3]_6\(21),
      R => '0'
    );
\sampled_median_i_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(121),
      Q => \sampled_median_i_reg[3]_6\(22),
      R => '0'
    );
\sampled_median_i_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(122),
      Q => \sampled_median_i_reg[3]_6\(23),
      R => '0'
    );
\sampled_median_i_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(123),
      Q => \sampled_median_i_reg[3]_6\(24),
      R => '0'
    );
\sampled_median_i_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(124),
      Q => \sampled_median_i_reg[3]_6\(25),
      R => '0'
    );
\sampled_median_i_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(125),
      Q => \sampled_median_i_reg[3]_6\(26),
      R => '0'
    );
\sampled_median_i_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(126),
      Q => \sampled_median_i_reg[3]_6\(27),
      R => '0'
    );
\sampled_median_i_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(127),
      Q => \sampled_median_i_reg[3]_6\(28),
      R => '0'
    );
\sampled_median_i_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(128),
      Q => \sampled_median_i_reg[3]_6\(29),
      R => '0'
    );
\sampled_median_i_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(101),
      Q => \sampled_median_i_reg[3]_6\(2),
      R => '0'
    );
\sampled_median_i_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(129),
      Q => \sampled_median_i_reg[3]_6\(30),
      R => '0'
    );
\sampled_median_i_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(130),
      Q => \sampled_median_i_reg[3]_6\(31),
      R => '0'
    );
\sampled_median_i_reg[3][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(131),
      Q => \sampled_median_i_reg[3]_6\(32),
      R => '0'
    );
\sampled_median_i_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(102),
      Q => \sampled_median_i_reg[3]_6\(3),
      R => '0'
    );
\sampled_median_i_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(103),
      Q => \sampled_median_i_reg[3]_6\(4),
      R => '0'
    );
\sampled_median_i_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(104),
      Q => \sampled_median_i_reg[3]_6\(5),
      R => '0'
    );
\sampled_median_i_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(105),
      Q => \sampled_median_i_reg[3]_6\(6),
      R => '0'
    );
\sampled_median_i_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(106),
      Q => \sampled_median_i_reg[3]_6\(7),
      R => '0'
    );
\sampled_median_i_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(107),
      Q => \sampled_median_i_reg[3]_6\(8),
      R => '0'
    );
\sampled_median_i_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(108),
      Q => \sampled_median_i_reg[3]_6\(9),
      R => '0'
    );
\sampled_median_i_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(132),
      Q => \sampled_median_i_reg[4]_4\(0),
      R => '0'
    );
\sampled_median_i_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(142),
      Q => \sampled_median_i_reg[4]_4\(10),
      R => '0'
    );
\sampled_median_i_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(143),
      Q => \sampled_median_i_reg[4]_4\(11),
      R => '0'
    );
\sampled_median_i_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(144),
      Q => \sampled_median_i_reg[4]_4\(12),
      R => '0'
    );
\sampled_median_i_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(145),
      Q => \sampled_median_i_reg[4]_4\(13),
      R => '0'
    );
\sampled_median_i_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(146),
      Q => \sampled_median_i_reg[4]_4\(14),
      R => '0'
    );
\sampled_median_i_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(147),
      Q => \sampled_median_i_reg[4]_4\(15),
      R => '0'
    );
\sampled_median_i_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(148),
      Q => \sampled_median_i_reg[4]_4\(16),
      R => '0'
    );
\sampled_median_i_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(149),
      Q => \sampled_median_i_reg[4]_4\(17),
      R => '0'
    );
\sampled_median_i_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(150),
      Q => \sampled_median_i_reg[4]_4\(18),
      R => '0'
    );
\sampled_median_i_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(151),
      Q => \sampled_median_i_reg[4]_4\(19),
      R => '0'
    );
\sampled_median_i_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(133),
      Q => \sampled_median_i_reg[4]_4\(1),
      R => '0'
    );
\sampled_median_i_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(152),
      Q => \sampled_median_i_reg[4]_4\(20),
      R => '0'
    );
\sampled_median_i_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(153),
      Q => \sampled_median_i_reg[4]_4\(21),
      R => '0'
    );
\sampled_median_i_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(154),
      Q => \sampled_median_i_reg[4]_4\(22),
      R => '0'
    );
\sampled_median_i_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(155),
      Q => \sampled_median_i_reg[4]_4\(23),
      R => '0'
    );
\sampled_median_i_reg[4][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(156),
      Q => \sampled_median_i_reg[4]_4\(24),
      R => '0'
    );
\sampled_median_i_reg[4][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(157),
      Q => \sampled_median_i_reg[4]_4\(25),
      R => '0'
    );
\sampled_median_i_reg[4][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(158),
      Q => \sampled_median_i_reg[4]_4\(26),
      R => '0'
    );
\sampled_median_i_reg[4][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(159),
      Q => \sampled_median_i_reg[4]_4\(27),
      R => '0'
    );
\sampled_median_i_reg[4][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(160),
      Q => \sampled_median_i_reg[4]_4\(28),
      R => '0'
    );
\sampled_median_i_reg[4][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(161),
      Q => \sampled_median_i_reg[4]_4\(29),
      R => '0'
    );
\sampled_median_i_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(134),
      Q => \sampled_median_i_reg[4]_4\(2),
      R => '0'
    );
\sampled_median_i_reg[4][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(162),
      Q => \sampled_median_i_reg[4]_4\(30),
      R => '0'
    );
\sampled_median_i_reg[4][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(163),
      Q => \sampled_median_i_reg[4]_4\(31),
      R => '0'
    );
\sampled_median_i_reg[4][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(164),
      Q => \sampled_median_i_reg[4]_4\(32),
      R => '0'
    );
\sampled_median_i_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(135),
      Q => \sampled_median_i_reg[4]_4\(3),
      R => '0'
    );
\sampled_median_i_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(136),
      Q => \sampled_median_i_reg[4]_4\(4),
      R => '0'
    );
\sampled_median_i_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(137),
      Q => \sampled_median_i_reg[4]_4\(5),
      R => '0'
    );
\sampled_median_i_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(138),
      Q => \sampled_median_i_reg[4]_4\(6),
      R => '0'
    );
\sampled_median_i_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(139),
      Q => \sampled_median_i_reg[4]_4\(7),
      R => '0'
    );
\sampled_median_i_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(140),
      Q => \sampled_median_i_reg[4]_4\(8),
      R => '0'
    );
\sampled_median_i_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(141),
      Q => \sampled_median_i_reg[4]_4\(9),
      R => '0'
    );
\sampled_median_i_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(165),
      Q => \sampled_median_i_reg[5]_3\(0),
      R => '0'
    );
\sampled_median_i_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(175),
      Q => \sampled_median_i_reg[5]_3\(10),
      R => '0'
    );
\sampled_median_i_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(176),
      Q => \sampled_median_i_reg[5]_3\(11),
      R => '0'
    );
\sampled_median_i_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(177),
      Q => \sampled_median_i_reg[5]_3\(12),
      R => '0'
    );
\sampled_median_i_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(178),
      Q => \sampled_median_i_reg[5]_3\(13),
      R => '0'
    );
\sampled_median_i_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(179),
      Q => \sampled_median_i_reg[5]_3\(14),
      R => '0'
    );
\sampled_median_i_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(180),
      Q => \sampled_median_i_reg[5]_3\(15),
      R => '0'
    );
\sampled_median_i_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(181),
      Q => \sampled_median_i_reg[5]_3\(16),
      R => '0'
    );
\sampled_median_i_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(182),
      Q => \sampled_median_i_reg[5]_3\(17),
      R => '0'
    );
\sampled_median_i_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(183),
      Q => \sampled_median_i_reg[5]_3\(18),
      R => '0'
    );
\sampled_median_i_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(184),
      Q => \sampled_median_i_reg[5]_3\(19),
      R => '0'
    );
\sampled_median_i_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(166),
      Q => \sampled_median_i_reg[5]_3\(1),
      R => '0'
    );
\sampled_median_i_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(185),
      Q => \sampled_median_i_reg[5]_3\(20),
      R => '0'
    );
\sampled_median_i_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(186),
      Q => \sampled_median_i_reg[5]_3\(21),
      R => '0'
    );
\sampled_median_i_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(187),
      Q => \sampled_median_i_reg[5]_3\(22),
      R => '0'
    );
\sampled_median_i_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(188),
      Q => \sampled_median_i_reg[5]_3\(23),
      R => '0'
    );
\sampled_median_i_reg[5][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(189),
      Q => \sampled_median_i_reg[5]_3\(24),
      R => '0'
    );
\sampled_median_i_reg[5][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(190),
      Q => \sampled_median_i_reg[5]_3\(25),
      R => '0'
    );
\sampled_median_i_reg[5][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(191),
      Q => \sampled_median_i_reg[5]_3\(26),
      R => '0'
    );
\sampled_median_i_reg[5][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(192),
      Q => \sampled_median_i_reg[5]_3\(27),
      R => '0'
    );
\sampled_median_i_reg[5][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(193),
      Q => \sampled_median_i_reg[5]_3\(28),
      R => '0'
    );
\sampled_median_i_reg[5][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(194),
      Q => \sampled_median_i_reg[5]_3\(29),
      R => '0'
    );
\sampled_median_i_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(167),
      Q => \sampled_median_i_reg[5]_3\(2),
      R => '0'
    );
\sampled_median_i_reg[5][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(195),
      Q => \sampled_median_i_reg[5]_3\(30),
      R => '0'
    );
\sampled_median_i_reg[5][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(196),
      Q => \sampled_median_i_reg[5]_3\(31),
      R => '0'
    );
\sampled_median_i_reg[5][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(197),
      Q => \sampled_median_i_reg[5]_3\(32),
      R => '0'
    );
\sampled_median_i_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(168),
      Q => \sampled_median_i_reg[5]_3\(3),
      R => '0'
    );
\sampled_median_i_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(169),
      Q => \sampled_median_i_reg[5]_3\(4),
      R => '0'
    );
\sampled_median_i_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(170),
      Q => \sampled_median_i_reg[5]_3\(5),
      R => '0'
    );
\sampled_median_i_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(171),
      Q => \sampled_median_i_reg[5]_3\(6),
      R => '0'
    );
\sampled_median_i_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(172),
      Q => \sampled_median_i_reg[5]_3\(7),
      R => '0'
    );
\sampled_median_i_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(173),
      Q => \sampled_median_i_reg[5]_3\(8),
      R => '0'
    );
\sampled_median_i_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(174),
      Q => \sampled_median_i_reg[5]_3\(9),
      R => '0'
    );
\sampled_median_i_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(198),
      Q => \sampled_median_i_reg[6]_1\(0),
      R => '0'
    );
\sampled_median_i_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(208),
      Q => \sampled_median_i_reg[6]_1\(10),
      R => '0'
    );
\sampled_median_i_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(209),
      Q => \sampled_median_i_reg[6]_1\(11),
      R => '0'
    );
\sampled_median_i_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(210),
      Q => \sampled_median_i_reg[6]_1\(12),
      R => '0'
    );
\sampled_median_i_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(211),
      Q => \sampled_median_i_reg[6]_1\(13),
      R => '0'
    );
\sampled_median_i_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(212),
      Q => \sampled_median_i_reg[6]_1\(14),
      R => '0'
    );
\sampled_median_i_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(213),
      Q => \sampled_median_i_reg[6]_1\(15),
      R => '0'
    );
\sampled_median_i_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(214),
      Q => \sampled_median_i_reg[6]_1\(16),
      R => '0'
    );
\sampled_median_i_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(215),
      Q => \sampled_median_i_reg[6]_1\(17),
      R => '0'
    );
\sampled_median_i_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(216),
      Q => \sampled_median_i_reg[6]_1\(18),
      R => '0'
    );
\sampled_median_i_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(217),
      Q => \sampled_median_i_reg[6]_1\(19),
      R => '0'
    );
\sampled_median_i_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(199),
      Q => \sampled_median_i_reg[6]_1\(1),
      R => '0'
    );
\sampled_median_i_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(218),
      Q => \sampled_median_i_reg[6]_1\(20),
      R => '0'
    );
\sampled_median_i_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(219),
      Q => \sampled_median_i_reg[6]_1\(21),
      R => '0'
    );
\sampled_median_i_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(220),
      Q => \sampled_median_i_reg[6]_1\(22),
      R => '0'
    );
\sampled_median_i_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(221),
      Q => \sampled_median_i_reg[6]_1\(23),
      R => '0'
    );
\sampled_median_i_reg[6][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(222),
      Q => \sampled_median_i_reg[6]_1\(24),
      R => '0'
    );
\sampled_median_i_reg[6][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(223),
      Q => \sampled_median_i_reg[6]_1\(25),
      R => '0'
    );
\sampled_median_i_reg[6][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(224),
      Q => \sampled_median_i_reg[6]_1\(26),
      R => '0'
    );
\sampled_median_i_reg[6][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(225),
      Q => \sampled_median_i_reg[6]_1\(27),
      R => '0'
    );
\sampled_median_i_reg[6][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(226),
      Q => \sampled_median_i_reg[6]_1\(28),
      R => '0'
    );
\sampled_median_i_reg[6][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(227),
      Q => \sampled_median_i_reg[6]_1\(29),
      R => '0'
    );
\sampled_median_i_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(200),
      Q => \sampled_median_i_reg[6]_1\(2),
      R => '0'
    );
\sampled_median_i_reg[6][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(228),
      Q => \sampled_median_i_reg[6]_1\(30),
      R => '0'
    );
\sampled_median_i_reg[6][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(229),
      Q => \sampled_median_i_reg[6]_1\(31),
      R => '0'
    );
\sampled_median_i_reg[6][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(230),
      Q => \sampled_median_i_reg[6]_1\(32),
      R => '0'
    );
\sampled_median_i_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(201),
      Q => \sampled_median_i_reg[6]_1\(3),
      R => '0'
    );
\sampled_median_i_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(202),
      Q => \sampled_median_i_reg[6]_1\(4),
      R => '0'
    );
\sampled_median_i_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(203),
      Q => \sampled_median_i_reg[6]_1\(5),
      R => '0'
    );
\sampled_median_i_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(204),
      Q => \sampled_median_i_reg[6]_1\(6),
      R => '0'
    );
\sampled_median_i_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(205),
      Q => \sampled_median_i_reg[6]_1\(7),
      R => '0'
    );
\sampled_median_i_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(206),
      Q => \sampled_median_i_reg[6]_1\(8),
      R => '0'
    );
\sampled_median_i_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(207),
      Q => \sampled_median_i_reg[6]_1\(9),
      R => '0'
    );
\sampled_median_i_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(231),
      Q => \sampled_median_i_reg[7]_0\(0),
      R => '0'
    );
\sampled_median_i_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(241),
      Q => \sampled_median_i_reg[7]_0\(10),
      R => '0'
    );
\sampled_median_i_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(242),
      Q => \sampled_median_i_reg[7]_0\(11),
      R => '0'
    );
\sampled_median_i_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(243),
      Q => \sampled_median_i_reg[7]_0\(12),
      R => '0'
    );
\sampled_median_i_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(244),
      Q => \sampled_median_i_reg[7]_0\(13),
      R => '0'
    );
\sampled_median_i_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(245),
      Q => \sampled_median_i_reg[7]_0\(14),
      R => '0'
    );
\sampled_median_i_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(246),
      Q => \sampled_median_i_reg[7]_0\(15),
      R => '0'
    );
\sampled_median_i_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(247),
      Q => \sampled_median_i_reg[7]_0\(16),
      R => '0'
    );
\sampled_median_i_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(248),
      Q => \sampled_median_i_reg[7]_0\(17),
      R => '0'
    );
\sampled_median_i_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(249),
      Q => \sampled_median_i_reg[7]_0\(18),
      R => '0'
    );
\sampled_median_i_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(250),
      Q => \sampled_median_i_reg[7]_0\(19),
      R => '0'
    );
\sampled_median_i_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(232),
      Q => \sampled_median_i_reg[7]_0\(1),
      R => '0'
    );
\sampled_median_i_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(251),
      Q => \sampled_median_i_reg[7]_0\(20),
      R => '0'
    );
\sampled_median_i_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(252),
      Q => \sampled_median_i_reg[7]_0\(21),
      R => '0'
    );
\sampled_median_i_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(253),
      Q => \sampled_median_i_reg[7]_0\(22),
      R => '0'
    );
\sampled_median_i_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(254),
      Q => \sampled_median_i_reg[7]_0\(23),
      R => '0'
    );
\sampled_median_i_reg[7][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(255),
      Q => \sampled_median_i_reg[7]_0\(24),
      R => '0'
    );
\sampled_median_i_reg[7][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(256),
      Q => \sampled_median_i_reg[7]_0\(25),
      R => '0'
    );
\sampled_median_i_reg[7][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(257),
      Q => \sampled_median_i_reg[7]_0\(26),
      R => '0'
    );
\sampled_median_i_reg[7][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(258),
      Q => \sampled_median_i_reg[7]_0\(27),
      R => '0'
    );
\sampled_median_i_reg[7][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(259),
      Q => \sampled_median_i_reg[7]_0\(28),
      R => '0'
    );
\sampled_median_i_reg[7][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(260),
      Q => \sampled_median_i_reg[7]_0\(29),
      R => '0'
    );
\sampled_median_i_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(233),
      Q => \sampled_median_i_reg[7]_0\(2),
      R => '0'
    );
\sampled_median_i_reg[7][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(261),
      Q => \sampled_median_i_reg[7]_0\(30),
      R => '0'
    );
\sampled_median_i_reg[7][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(262),
      Q => \sampled_median_i_reg[7]_0\(31),
      R => '0'
    );
\sampled_median_i_reg[7][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(263),
      Q => \sampled_median_i_reg[7]_0\(32),
      R => '0'
    );
\sampled_median_i_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(234),
      Q => \sampled_median_i_reg[7]_0\(3),
      R => '0'
    );
\sampled_median_i_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(235),
      Q => \sampled_median_i_reg[7]_0\(4),
      R => '0'
    );
\sampled_median_i_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(236),
      Q => \sampled_median_i_reg[7]_0\(5),
      R => '0'
    );
\sampled_median_i_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(237),
      Q => \sampled_median_i_reg[7]_0\(6),
      R => '0'
    );
\sampled_median_i_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(238),
      Q => \sampled_median_i_reg[7]_0\(7),
      R => '0'
    );
\sampled_median_i_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(239),
      Q => \sampled_median_i_reg[7]_0\(8),
      R => '0'
    );
\sampled_median_i_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => median_i(240),
      Q => \sampled_median_i_reg[7]_0\(9),
      R => '0'
    );
\sampled_median_log_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^min_index\(0),
      O => D(0)
    );
\sampled_median_log_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^min_index\(0),
      I1 => \^min_index\(1),
      O => D(1)
    );
\sampled_median_log_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \^min_index\(2),
      I1 => \^min_index\(1),
      I2 => \^min_index\(0),
      O => D(2)
    );
\sampled_median_log_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^min_index\(2),
      I1 => \^min_index\(1),
      I2 => \^min_index\(0),
      O => \i_stage_3_reg[2]_3\
    );
\stage1[0].i_stage_1[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].i_stage_1[0][0]_i_1_n_0\
    );
\stage1[0].i_stage_1_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].i_stage_1[0][0]_i_1_n_0\,
      Q => \stage1[0].i_stage_1_reg_n_0_[0][0]\,
      R => '0'
    );
\stage1[0].median_i_stage_1[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(0),
      I1 => \sampled_median_i_reg[1]_9\(0),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][0]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(10),
      I1 => \sampled_median_i_reg[1]_9\(10),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][10]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(11),
      I1 => \sampled_median_i_reg[1]_9\(11),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][11]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(12),
      I1 => \sampled_median_i_reg[1]_9\(12),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][12]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(13),
      I1 => \sampled_median_i_reg[1]_9\(13),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][13]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(14),
      I1 => \sampled_median_i_reg[1]_9\(14),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][14]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(15),
      I1 => \sampled_median_i_reg[1]_9\(15),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][15]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(16),
      I1 => \sampled_median_i_reg[1]_9\(16),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][16]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(17),
      I1 => \sampled_median_i_reg[1]_9\(17),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][17]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(18),
      I1 => \sampled_median_i_reg[1]_9\(18),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][18]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(19),
      I1 => \sampled_median_i_reg[1]_9\(19),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][19]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(1),
      I1 => \sampled_median_i_reg[1]_9\(1),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][1]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(20),
      I1 => \sampled_median_i_reg[1]_9\(20),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][20]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(21),
      I1 => \sampled_median_i_reg[1]_9\(21),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][21]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(22),
      I1 => \sampled_median_i_reg[1]_9\(22),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][22]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(23),
      I1 => \sampled_median_i_reg[1]_9\(23),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][23]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(24),
      I1 => \sampled_median_i_reg[1]_9\(24),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][24]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(25),
      I1 => \sampled_median_i_reg[1]_9\(25),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][25]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(26),
      I1 => \sampled_median_i_reg[1]_9\(26),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][26]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(27),
      I1 => \sampled_median_i_reg[1]_9\(27),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][27]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(28),
      I1 => \sampled_median_i_reg[1]_9\(28),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][28]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(29),
      I1 => \sampled_median_i_reg[1]_9\(29),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][29]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(2),
      I1 => \sampled_median_i_reg[1]_9\(2),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][2]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(30),
      I1 => \sampled_median_i_reg[1]_9\(30),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][30]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(31),
      I1 => \sampled_median_i_reg[1]_9\(31),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][31]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(32),
      I1 => \sampled_median_i_reg[1]_9\(32),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][32]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(24),
      I1 => \sampled_median_i_reg[0]_10\(24),
      I2 => \sampled_median_i_reg[0]_10\(25),
      I3 => \sampled_median_i_reg[1]_9\(25),
      O => \stage1[0].median_i_stage_1[0][32]_i_10_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(30),
      I1 => \sampled_median_i_reg[0]_10\(30),
      I2 => \sampled_median_i_reg[1]_9\(31),
      I3 => \sampled_median_i_reg[0]_10\(31),
      O => \stage1[0].median_i_stage_1[0][32]_i_11_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(28),
      I1 => \sampled_median_i_reg[0]_10\(28),
      I2 => \sampled_median_i_reg[1]_9\(29),
      I3 => \sampled_median_i_reg[0]_10\(29),
      O => \stage1[0].median_i_stage_1[0][32]_i_12_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(26),
      I1 => \sampled_median_i_reg[0]_10\(26),
      I2 => \sampled_median_i_reg[1]_9\(27),
      I3 => \sampled_median_i_reg[0]_10\(27),
      O => \stage1[0].median_i_stage_1[0][32]_i_13_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(24),
      I1 => \sampled_median_i_reg[0]_10\(24),
      I2 => \sampled_median_i_reg[1]_9\(25),
      I3 => \sampled_median_i_reg[0]_10\(25),
      O => \stage1[0].median_i_stage_1[0][32]_i_14_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(22),
      I1 => \sampled_median_i_reg[0]_10\(22),
      I2 => \sampled_median_i_reg[0]_10\(23),
      I3 => \sampled_median_i_reg[1]_9\(23),
      O => \stage1[0].median_i_stage_1[0][32]_i_16_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(20),
      I1 => \sampled_median_i_reg[0]_10\(20),
      I2 => \sampled_median_i_reg[0]_10\(21),
      I3 => \sampled_median_i_reg[1]_9\(21),
      O => \stage1[0].median_i_stage_1[0][32]_i_17_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(18),
      I1 => \sampled_median_i_reg[0]_10\(18),
      I2 => \sampled_median_i_reg[0]_10\(19),
      I3 => \sampled_median_i_reg[1]_9\(19),
      O => \stage1[0].median_i_stage_1[0][32]_i_18_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(16),
      I1 => \sampled_median_i_reg[0]_10\(16),
      I2 => \sampled_median_i_reg[0]_10\(17),
      I3 => \sampled_median_i_reg[1]_9\(17),
      O => \stage1[0].median_i_stage_1[0][32]_i_19_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(22),
      I1 => \sampled_median_i_reg[0]_10\(22),
      I2 => \sampled_median_i_reg[1]_9\(23),
      I3 => \sampled_median_i_reg[0]_10\(23),
      O => \stage1[0].median_i_stage_1[0][32]_i_20_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(20),
      I1 => \sampled_median_i_reg[0]_10\(20),
      I2 => \sampled_median_i_reg[1]_9\(21),
      I3 => \sampled_median_i_reg[0]_10\(21),
      O => \stage1[0].median_i_stage_1[0][32]_i_21_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(18),
      I1 => \sampled_median_i_reg[0]_10\(18),
      I2 => \sampled_median_i_reg[1]_9\(19),
      I3 => \sampled_median_i_reg[0]_10\(19),
      O => \stage1[0].median_i_stage_1[0][32]_i_22_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(16),
      I1 => \sampled_median_i_reg[0]_10\(16),
      I2 => \sampled_median_i_reg[1]_9\(17),
      I3 => \sampled_median_i_reg[0]_10\(17),
      O => \stage1[0].median_i_stage_1[0][32]_i_23_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(14),
      I1 => \sampled_median_i_reg[0]_10\(14),
      I2 => \sampled_median_i_reg[0]_10\(15),
      I3 => \sampled_median_i_reg[1]_9\(15),
      O => \stage1[0].median_i_stage_1[0][32]_i_25_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(12),
      I1 => \sampled_median_i_reg[0]_10\(12),
      I2 => \sampled_median_i_reg[0]_10\(13),
      I3 => \sampled_median_i_reg[1]_9\(13),
      O => \stage1[0].median_i_stage_1[0][32]_i_26_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(10),
      I1 => \sampled_median_i_reg[0]_10\(10),
      I2 => \sampled_median_i_reg[0]_10\(11),
      I3 => \sampled_median_i_reg[1]_9\(11),
      O => \stage1[0].median_i_stage_1[0][32]_i_27_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(8),
      I1 => \sampled_median_i_reg[0]_10\(8),
      I2 => \sampled_median_i_reg[0]_10\(9),
      I3 => \sampled_median_i_reg[1]_9\(9),
      O => \stage1[0].median_i_stage_1[0][32]_i_28_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(14),
      I1 => \sampled_median_i_reg[0]_10\(14),
      I2 => \sampled_median_i_reg[1]_9\(15),
      I3 => \sampled_median_i_reg[0]_10\(15),
      O => \stage1[0].median_i_stage_1[0][32]_i_29_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(12),
      I1 => \sampled_median_i_reg[0]_10\(12),
      I2 => \sampled_median_i_reg[1]_9\(13),
      I3 => \sampled_median_i_reg[0]_10\(13),
      O => \stage1[0].median_i_stage_1[0][32]_i_30_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(10),
      I1 => \sampled_median_i_reg[0]_10\(10),
      I2 => \sampled_median_i_reg[1]_9\(11),
      I3 => \sampled_median_i_reg[0]_10\(11),
      O => \stage1[0].median_i_stage_1[0][32]_i_31_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(8),
      I1 => \sampled_median_i_reg[0]_10\(8),
      I2 => \sampled_median_i_reg[1]_9\(9),
      I3 => \sampled_median_i_reg[0]_10\(9),
      O => \stage1[0].median_i_stage_1[0][32]_i_32_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(6),
      I1 => \sampled_median_i_reg[0]_10\(6),
      I2 => \sampled_median_i_reg[0]_10\(7),
      I3 => \sampled_median_i_reg[1]_9\(7),
      O => \stage1[0].median_i_stage_1[0][32]_i_33_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(4),
      I1 => \sampled_median_i_reg[0]_10\(4),
      I2 => \sampled_median_i_reg[0]_10\(5),
      I3 => \sampled_median_i_reg[1]_9\(5),
      O => \stage1[0].median_i_stage_1[0][32]_i_34_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(2),
      I1 => \sampled_median_i_reg[0]_10\(2),
      I2 => \sampled_median_i_reg[0]_10\(3),
      I3 => \sampled_median_i_reg[1]_9\(3),
      O => \stage1[0].median_i_stage_1[0][32]_i_35_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(0),
      I1 => \sampled_median_i_reg[0]_10\(0),
      I2 => \sampled_median_i_reg[0]_10\(1),
      I3 => \sampled_median_i_reg[1]_9\(1),
      O => \stage1[0].median_i_stage_1[0][32]_i_36_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(6),
      I1 => \sampled_median_i_reg[0]_10\(6),
      I2 => \sampled_median_i_reg[1]_9\(7),
      I3 => \sampled_median_i_reg[0]_10\(7),
      O => \stage1[0].median_i_stage_1[0][32]_i_37_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(4),
      I1 => \sampled_median_i_reg[0]_10\(4),
      I2 => \sampled_median_i_reg[1]_9\(5),
      I3 => \sampled_median_i_reg[0]_10\(5),
      O => \stage1[0].median_i_stage_1[0][32]_i_38_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(2),
      I1 => \sampled_median_i_reg[0]_10\(2),
      I2 => \sampled_median_i_reg[1]_9\(3),
      I3 => \sampled_median_i_reg[0]_10\(3),
      O => \stage1[0].median_i_stage_1[0][32]_i_39_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(32),
      I1 => \sampled_median_i_reg[0]_10\(32),
      O => \stage1[0].median_i_stage_1[0][32]_i_4_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(0),
      I1 => \sampled_median_i_reg[0]_10\(0),
      I2 => \sampled_median_i_reg[1]_9\(1),
      I3 => \sampled_median_i_reg[0]_10\(1),
      O => \stage1[0].median_i_stage_1[0][32]_i_40_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(32),
      I1 => \sampled_median_i_reg[1]_9\(32),
      O => \stage1[0].median_i_stage_1[0][32]_i_5_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(30),
      I1 => \sampled_median_i_reg[0]_10\(30),
      I2 => \sampled_median_i_reg[0]_10\(31),
      I3 => \sampled_median_i_reg[1]_9\(31),
      O => \stage1[0].median_i_stage_1[0][32]_i_7_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(28),
      I1 => \sampled_median_i_reg[0]_10\(28),
      I2 => \sampled_median_i_reg[0]_10\(29),
      I3 => \sampled_median_i_reg[1]_9\(29),
      O => \stage1[0].median_i_stage_1[0][32]_i_8_n_0\
    );
\stage1[0].median_i_stage_1[0][32]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[1]_9\(26),
      I1 => \sampled_median_i_reg[0]_10\(26),
      I2 => \sampled_median_i_reg[0]_10\(27),
      I3 => \sampled_median_i_reg[1]_9\(27),
      O => \stage1[0].median_i_stage_1[0][32]_i_9_n_0\
    );
\stage1[0].median_i_stage_1[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(3),
      I1 => \sampled_median_i_reg[1]_9\(3),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][3]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(4),
      I1 => \sampled_median_i_reg[1]_9\(4),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][4]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(5),
      I1 => \sampled_median_i_reg[1]_9\(5),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][5]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(6),
      I1 => \sampled_median_i_reg[1]_9\(6),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][6]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(7),
      I1 => \sampled_median_i_reg[1]_9\(7),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][7]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(8),
      I1 => \sampled_median_i_reg[1]_9\(8),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][8]_i_1_n_0\
    );
\stage1[0].median_i_stage_1[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[0]_10\(9),
      I1 => \sampled_median_i_reg[1]_9\(9),
      I2 => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      O => \stage1[0].median_i_stage_1[0][9]_i_1_n_0\
    );
\stage1[0].median_i_stage_1_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][0]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(0),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][10]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(10),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][11]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(11),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][12]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(12),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][13]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(13),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][14]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(14),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][15]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(15),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][16]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(16),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][17]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(17),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][18]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(18),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][19]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(19),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][1]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(1),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][20]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(20),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][21]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(21),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][22]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(22),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][23]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(23),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][24]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(24),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][25]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(25),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][26]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(26),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][27]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(27),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][28]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(28),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][29]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(29),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][2]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(2),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][30]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(30),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][31]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(31),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][32]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(32),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][32]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage1[0].median_i_stage_1_reg[0][32]_i_24_n_0\,
      CO(3) => \stage1[0].median_i_stage_1_reg[0][32]_i_15_n_0\,
      CO(2) => \stage1[0].median_i_stage_1_reg[0][32]_i_15_n_1\,
      CO(1) => \stage1[0].median_i_stage_1_reg[0][32]_i_15_n_2\,
      CO(0) => \stage1[0].median_i_stage_1_reg[0][32]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \stage1[0].median_i_stage_1[0][32]_i_25_n_0\,
      DI(2) => \stage1[0].median_i_stage_1[0][32]_i_26_n_0\,
      DI(1) => \stage1[0].median_i_stage_1[0][32]_i_27_n_0\,
      DI(0) => \stage1[0].median_i_stage_1[0][32]_i_28_n_0\,
      O(3 downto 0) => \NLW_stage1[0].median_i_stage_1_reg[0][32]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage1[0].median_i_stage_1[0][32]_i_29_n_0\,
      S(2) => \stage1[0].median_i_stage_1[0][32]_i_30_n_0\,
      S(1) => \stage1[0].median_i_stage_1[0][32]_i_31_n_0\,
      S(0) => \stage1[0].median_i_stage_1[0][32]_i_32_n_0\
    );
\stage1[0].median_i_stage_1_reg[0][32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage1[0].median_i_stage_1_reg[0][32]_i_3_n_0\,
      CO(3 downto 1) => \NLW_stage1[0].median_i_stage_1_reg[0][32]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \stage1[0].median_i_stage_1_reg[0][32]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \stage1[0].median_i_stage_1[0][32]_i_4_n_0\,
      O(3 downto 0) => \NLW_stage1[0].median_i_stage_1_reg[0][32]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \stage1[0].median_i_stage_1[0][32]_i_5_n_0\
    );
\stage1[0].median_i_stage_1_reg[0][32]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stage1[0].median_i_stage_1_reg[0][32]_i_24_n_0\,
      CO(2) => \stage1[0].median_i_stage_1_reg[0][32]_i_24_n_1\,
      CO(1) => \stage1[0].median_i_stage_1_reg[0][32]_i_24_n_2\,
      CO(0) => \stage1[0].median_i_stage_1_reg[0][32]_i_24_n_3\,
      CYINIT => '1',
      DI(3) => \stage1[0].median_i_stage_1[0][32]_i_33_n_0\,
      DI(2) => \stage1[0].median_i_stage_1[0][32]_i_34_n_0\,
      DI(1) => \stage1[0].median_i_stage_1[0][32]_i_35_n_0\,
      DI(0) => \stage1[0].median_i_stage_1[0][32]_i_36_n_0\,
      O(3 downto 0) => \NLW_stage1[0].median_i_stage_1_reg[0][32]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage1[0].median_i_stage_1[0][32]_i_37_n_0\,
      S(2) => \stage1[0].median_i_stage_1[0][32]_i_38_n_0\,
      S(1) => \stage1[0].median_i_stage_1[0][32]_i_39_n_0\,
      S(0) => \stage1[0].median_i_stage_1[0][32]_i_40_n_0\
    );
\stage1[0].median_i_stage_1_reg[0][32]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage1[0].median_i_stage_1_reg[0][32]_i_6_n_0\,
      CO(3) => \stage1[0].median_i_stage_1_reg[0][32]_i_3_n_0\,
      CO(2) => \stage1[0].median_i_stage_1_reg[0][32]_i_3_n_1\,
      CO(1) => \stage1[0].median_i_stage_1_reg[0][32]_i_3_n_2\,
      CO(0) => \stage1[0].median_i_stage_1_reg[0][32]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \stage1[0].median_i_stage_1[0][32]_i_7_n_0\,
      DI(2) => \stage1[0].median_i_stage_1[0][32]_i_8_n_0\,
      DI(1) => \stage1[0].median_i_stage_1[0][32]_i_9_n_0\,
      DI(0) => \stage1[0].median_i_stage_1[0][32]_i_10_n_0\,
      O(3 downto 0) => \NLW_stage1[0].median_i_stage_1_reg[0][32]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage1[0].median_i_stage_1[0][32]_i_11_n_0\,
      S(2) => \stage1[0].median_i_stage_1[0][32]_i_12_n_0\,
      S(1) => \stage1[0].median_i_stage_1[0][32]_i_13_n_0\,
      S(0) => \stage1[0].median_i_stage_1[0][32]_i_14_n_0\
    );
\stage1[0].median_i_stage_1_reg[0][32]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage1[0].median_i_stage_1_reg[0][32]_i_15_n_0\,
      CO(3) => \stage1[0].median_i_stage_1_reg[0][32]_i_6_n_0\,
      CO(2) => \stage1[0].median_i_stage_1_reg[0][32]_i_6_n_1\,
      CO(1) => \stage1[0].median_i_stage_1_reg[0][32]_i_6_n_2\,
      CO(0) => \stage1[0].median_i_stage_1_reg[0][32]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \stage1[0].median_i_stage_1[0][32]_i_16_n_0\,
      DI(2) => \stage1[0].median_i_stage_1[0][32]_i_17_n_0\,
      DI(1) => \stage1[0].median_i_stage_1[0][32]_i_18_n_0\,
      DI(0) => \stage1[0].median_i_stage_1[0][32]_i_19_n_0\,
      O(3 downto 0) => \NLW_stage1[0].median_i_stage_1_reg[0][32]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage1[0].median_i_stage_1[0][32]_i_20_n_0\,
      S(2) => \stage1[0].median_i_stage_1[0][32]_i_21_n_0\,
      S(1) => \stage1[0].median_i_stage_1[0][32]_i_22_n_0\,
      S(0) => \stage1[0].median_i_stage_1[0][32]_i_23_n_0\
    );
\stage1[0].median_i_stage_1_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][3]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(3),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][4]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(4),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][5]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(5),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][6]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(6),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][7]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(7),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][8]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(8),
      R => '0'
    );
\stage1[0].median_i_stage_1_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[0].median_i_stage_1[0][9]_i_1_n_0\,
      Q => \stage1[0].median_i_stage_1_reg[0]_11\(9),
      R => '0'
    );
\stage1[1].i_stage_1[1][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].i_stage_1[1][0]_i_1_n_0\
    );
\stage1[1].i_stage_1_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].i_stage_1[1][0]_i_1_n_0\,
      Q => \stage1[1].i_stage_1_reg_n_0_[1][0]\,
      R => '0'
    );
\stage1[1].median_i_stage_1[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(0),
      I1 => \sampled_median_i_reg[3]_6\(0),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][0]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(10),
      I1 => \sampled_median_i_reg[3]_6\(10),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][10]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(11),
      I1 => \sampled_median_i_reg[3]_6\(11),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][11]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(12),
      I1 => \sampled_median_i_reg[3]_6\(12),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][12]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(13),
      I1 => \sampled_median_i_reg[3]_6\(13),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][13]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(14),
      I1 => \sampled_median_i_reg[3]_6\(14),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][14]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(15),
      I1 => \sampled_median_i_reg[3]_6\(15),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][15]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(16),
      I1 => \sampled_median_i_reg[3]_6\(16),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][16]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(17),
      I1 => \sampled_median_i_reg[3]_6\(17),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][17]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(18),
      I1 => \sampled_median_i_reg[3]_6\(18),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][18]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(19),
      I1 => \sampled_median_i_reg[3]_6\(19),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][19]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(1),
      I1 => \sampled_median_i_reg[3]_6\(1),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][1]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(20),
      I1 => \sampled_median_i_reg[3]_6\(20),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][20]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(21),
      I1 => \sampled_median_i_reg[3]_6\(21),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][21]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(22),
      I1 => \sampled_median_i_reg[3]_6\(22),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][22]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(23),
      I1 => \sampled_median_i_reg[3]_6\(23),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][23]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(24),
      I1 => \sampled_median_i_reg[3]_6\(24),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][24]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(25),
      I1 => \sampled_median_i_reg[3]_6\(25),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][25]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(26),
      I1 => \sampled_median_i_reg[3]_6\(26),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][26]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(27),
      I1 => \sampled_median_i_reg[3]_6\(27),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][27]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(28),
      I1 => \sampled_median_i_reg[3]_6\(28),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][28]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(29),
      I1 => \sampled_median_i_reg[3]_6\(29),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][29]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(2),
      I1 => \sampled_median_i_reg[3]_6\(2),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][2]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(30),
      I1 => \sampled_median_i_reg[3]_6\(30),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][30]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(31),
      I1 => \sampled_median_i_reg[3]_6\(31),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][31]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(32),
      I1 => \sampled_median_i_reg[3]_6\(32),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][32]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(24),
      I1 => \sampled_median_i_reg[2]_7\(24),
      I2 => \sampled_median_i_reg[2]_7\(25),
      I3 => \sampled_median_i_reg[3]_6\(25),
      O => \stage1[1].median_i_stage_1[1][32]_i_10_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(30),
      I1 => \sampled_median_i_reg[2]_7\(30),
      I2 => \sampled_median_i_reg[3]_6\(31),
      I3 => \sampled_median_i_reg[2]_7\(31),
      O => \stage1[1].median_i_stage_1[1][32]_i_11_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(28),
      I1 => \sampled_median_i_reg[2]_7\(28),
      I2 => \sampled_median_i_reg[3]_6\(29),
      I3 => \sampled_median_i_reg[2]_7\(29),
      O => \stage1[1].median_i_stage_1[1][32]_i_12_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(26),
      I1 => \sampled_median_i_reg[2]_7\(26),
      I2 => \sampled_median_i_reg[3]_6\(27),
      I3 => \sampled_median_i_reg[2]_7\(27),
      O => \stage1[1].median_i_stage_1[1][32]_i_13_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(24),
      I1 => \sampled_median_i_reg[2]_7\(24),
      I2 => \sampled_median_i_reg[3]_6\(25),
      I3 => \sampled_median_i_reg[2]_7\(25),
      O => \stage1[1].median_i_stage_1[1][32]_i_14_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(22),
      I1 => \sampled_median_i_reg[2]_7\(22),
      I2 => \sampled_median_i_reg[2]_7\(23),
      I3 => \sampled_median_i_reg[3]_6\(23),
      O => \stage1[1].median_i_stage_1[1][32]_i_16_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(20),
      I1 => \sampled_median_i_reg[2]_7\(20),
      I2 => \sampled_median_i_reg[2]_7\(21),
      I3 => \sampled_median_i_reg[3]_6\(21),
      O => \stage1[1].median_i_stage_1[1][32]_i_17_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(18),
      I1 => \sampled_median_i_reg[2]_7\(18),
      I2 => \sampled_median_i_reg[2]_7\(19),
      I3 => \sampled_median_i_reg[3]_6\(19),
      O => \stage1[1].median_i_stage_1[1][32]_i_18_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(16),
      I1 => \sampled_median_i_reg[2]_7\(16),
      I2 => \sampled_median_i_reg[2]_7\(17),
      I3 => \sampled_median_i_reg[3]_6\(17),
      O => \stage1[1].median_i_stage_1[1][32]_i_19_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(22),
      I1 => \sampled_median_i_reg[2]_7\(22),
      I2 => \sampled_median_i_reg[3]_6\(23),
      I3 => \sampled_median_i_reg[2]_7\(23),
      O => \stage1[1].median_i_stage_1[1][32]_i_20_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(20),
      I1 => \sampled_median_i_reg[2]_7\(20),
      I2 => \sampled_median_i_reg[3]_6\(21),
      I3 => \sampled_median_i_reg[2]_7\(21),
      O => \stage1[1].median_i_stage_1[1][32]_i_21_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(18),
      I1 => \sampled_median_i_reg[2]_7\(18),
      I2 => \sampled_median_i_reg[3]_6\(19),
      I3 => \sampled_median_i_reg[2]_7\(19),
      O => \stage1[1].median_i_stage_1[1][32]_i_22_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(16),
      I1 => \sampled_median_i_reg[2]_7\(16),
      I2 => \sampled_median_i_reg[3]_6\(17),
      I3 => \sampled_median_i_reg[2]_7\(17),
      O => \stage1[1].median_i_stage_1[1][32]_i_23_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(14),
      I1 => \sampled_median_i_reg[2]_7\(14),
      I2 => \sampled_median_i_reg[2]_7\(15),
      I3 => \sampled_median_i_reg[3]_6\(15),
      O => \stage1[1].median_i_stage_1[1][32]_i_25_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(12),
      I1 => \sampled_median_i_reg[2]_7\(12),
      I2 => \sampled_median_i_reg[2]_7\(13),
      I3 => \sampled_median_i_reg[3]_6\(13),
      O => \stage1[1].median_i_stage_1[1][32]_i_26_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(10),
      I1 => \sampled_median_i_reg[2]_7\(10),
      I2 => \sampled_median_i_reg[2]_7\(11),
      I3 => \sampled_median_i_reg[3]_6\(11),
      O => \stage1[1].median_i_stage_1[1][32]_i_27_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(8),
      I1 => \sampled_median_i_reg[2]_7\(8),
      I2 => \sampled_median_i_reg[2]_7\(9),
      I3 => \sampled_median_i_reg[3]_6\(9),
      O => \stage1[1].median_i_stage_1[1][32]_i_28_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(14),
      I1 => \sampled_median_i_reg[2]_7\(14),
      I2 => \sampled_median_i_reg[3]_6\(15),
      I3 => \sampled_median_i_reg[2]_7\(15),
      O => \stage1[1].median_i_stage_1[1][32]_i_29_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(12),
      I1 => \sampled_median_i_reg[2]_7\(12),
      I2 => \sampled_median_i_reg[3]_6\(13),
      I3 => \sampled_median_i_reg[2]_7\(13),
      O => \stage1[1].median_i_stage_1[1][32]_i_30_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(10),
      I1 => \sampled_median_i_reg[2]_7\(10),
      I2 => \sampled_median_i_reg[3]_6\(11),
      I3 => \sampled_median_i_reg[2]_7\(11),
      O => \stage1[1].median_i_stage_1[1][32]_i_31_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(8),
      I1 => \sampled_median_i_reg[2]_7\(8),
      I2 => \sampled_median_i_reg[3]_6\(9),
      I3 => \sampled_median_i_reg[2]_7\(9),
      O => \stage1[1].median_i_stage_1[1][32]_i_32_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(6),
      I1 => \sampled_median_i_reg[2]_7\(6),
      I2 => \sampled_median_i_reg[2]_7\(7),
      I3 => \sampled_median_i_reg[3]_6\(7),
      O => \stage1[1].median_i_stage_1[1][32]_i_33_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(4),
      I1 => \sampled_median_i_reg[2]_7\(4),
      I2 => \sampled_median_i_reg[2]_7\(5),
      I3 => \sampled_median_i_reg[3]_6\(5),
      O => \stage1[1].median_i_stage_1[1][32]_i_34_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(2),
      I1 => \sampled_median_i_reg[2]_7\(2),
      I2 => \sampled_median_i_reg[2]_7\(3),
      I3 => \sampled_median_i_reg[3]_6\(3),
      O => \stage1[1].median_i_stage_1[1][32]_i_35_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(0),
      I1 => \sampled_median_i_reg[2]_7\(0),
      I2 => \sampled_median_i_reg[2]_7\(1),
      I3 => \sampled_median_i_reg[3]_6\(1),
      O => \stage1[1].median_i_stage_1[1][32]_i_36_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(6),
      I1 => \sampled_median_i_reg[2]_7\(6),
      I2 => \sampled_median_i_reg[3]_6\(7),
      I3 => \sampled_median_i_reg[2]_7\(7),
      O => \stage1[1].median_i_stage_1[1][32]_i_37_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(4),
      I1 => \sampled_median_i_reg[2]_7\(4),
      I2 => \sampled_median_i_reg[3]_6\(5),
      I3 => \sampled_median_i_reg[2]_7\(5),
      O => \stage1[1].median_i_stage_1[1][32]_i_38_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(2),
      I1 => \sampled_median_i_reg[2]_7\(2),
      I2 => \sampled_median_i_reg[3]_6\(3),
      I3 => \sampled_median_i_reg[2]_7\(3),
      O => \stage1[1].median_i_stage_1[1][32]_i_39_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(32),
      I1 => \sampled_median_i_reg[2]_7\(32),
      O => \stage1[1].median_i_stage_1[1][32]_i_4_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(0),
      I1 => \sampled_median_i_reg[2]_7\(0),
      I2 => \sampled_median_i_reg[3]_6\(1),
      I3 => \sampled_median_i_reg[2]_7\(1),
      O => \stage1[1].median_i_stage_1[1][32]_i_40_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(32),
      I1 => \sampled_median_i_reg[3]_6\(32),
      O => \stage1[1].median_i_stage_1[1][32]_i_5_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(30),
      I1 => \sampled_median_i_reg[2]_7\(30),
      I2 => \sampled_median_i_reg[2]_7\(31),
      I3 => \sampled_median_i_reg[3]_6\(31),
      O => \stage1[1].median_i_stage_1[1][32]_i_7_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(28),
      I1 => \sampled_median_i_reg[2]_7\(28),
      I2 => \sampled_median_i_reg[2]_7\(29),
      I3 => \sampled_median_i_reg[3]_6\(29),
      O => \stage1[1].median_i_stage_1[1][32]_i_8_n_0\
    );
\stage1[1].median_i_stage_1[1][32]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[3]_6\(26),
      I1 => \sampled_median_i_reg[2]_7\(26),
      I2 => \sampled_median_i_reg[2]_7\(27),
      I3 => \sampled_median_i_reg[3]_6\(27),
      O => \stage1[1].median_i_stage_1[1][32]_i_9_n_0\
    );
\stage1[1].median_i_stage_1[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(3),
      I1 => \sampled_median_i_reg[3]_6\(3),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][3]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(4),
      I1 => \sampled_median_i_reg[3]_6\(4),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][4]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(5),
      I1 => \sampled_median_i_reg[3]_6\(5),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][5]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(6),
      I1 => \sampled_median_i_reg[3]_6\(6),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][6]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(7),
      I1 => \sampled_median_i_reg[3]_6\(7),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][7]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(8),
      I1 => \sampled_median_i_reg[3]_6\(8),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][8]_i_1_n_0\
    );
\stage1[1].median_i_stage_1[1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[2]_7\(9),
      I1 => \sampled_median_i_reg[3]_6\(9),
      I2 => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      O => \stage1[1].median_i_stage_1[1][9]_i_1_n_0\
    );
\stage1[1].median_i_stage_1_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][0]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(0),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][10]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(10),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][11]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(11),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][12]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(12),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][13]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(13),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][14]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(14),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][15]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(15),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][16]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(16),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][17]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(17),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][18]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(18),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][19]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(19),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][1]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(1),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][20]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(20),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][21]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(21),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][22]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(22),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][23]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(23),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][24]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(24),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][25]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(25),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][26]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(26),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][27]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(27),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][28]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(28),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][29]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(29),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][2]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(2),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][30]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(30),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][31]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(31),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][32]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(32),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][32]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage1[1].median_i_stage_1_reg[1][32]_i_24_n_0\,
      CO(3) => \stage1[1].median_i_stage_1_reg[1][32]_i_15_n_0\,
      CO(2) => \stage1[1].median_i_stage_1_reg[1][32]_i_15_n_1\,
      CO(1) => \stage1[1].median_i_stage_1_reg[1][32]_i_15_n_2\,
      CO(0) => \stage1[1].median_i_stage_1_reg[1][32]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \stage1[1].median_i_stage_1[1][32]_i_25_n_0\,
      DI(2) => \stage1[1].median_i_stage_1[1][32]_i_26_n_0\,
      DI(1) => \stage1[1].median_i_stage_1[1][32]_i_27_n_0\,
      DI(0) => \stage1[1].median_i_stage_1[1][32]_i_28_n_0\,
      O(3 downto 0) => \NLW_stage1[1].median_i_stage_1_reg[1][32]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage1[1].median_i_stage_1[1][32]_i_29_n_0\,
      S(2) => \stage1[1].median_i_stage_1[1][32]_i_30_n_0\,
      S(1) => \stage1[1].median_i_stage_1[1][32]_i_31_n_0\,
      S(0) => \stage1[1].median_i_stage_1[1][32]_i_32_n_0\
    );
\stage1[1].median_i_stage_1_reg[1][32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage1[1].median_i_stage_1_reg[1][32]_i_3_n_0\,
      CO(3 downto 1) => \NLW_stage1[1].median_i_stage_1_reg[1][32]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \stage1[1].median_i_stage_1_reg[1][32]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \stage1[1].median_i_stage_1[1][32]_i_4_n_0\,
      O(3 downto 0) => \NLW_stage1[1].median_i_stage_1_reg[1][32]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \stage1[1].median_i_stage_1[1][32]_i_5_n_0\
    );
\stage1[1].median_i_stage_1_reg[1][32]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stage1[1].median_i_stage_1_reg[1][32]_i_24_n_0\,
      CO(2) => \stage1[1].median_i_stage_1_reg[1][32]_i_24_n_1\,
      CO(1) => \stage1[1].median_i_stage_1_reg[1][32]_i_24_n_2\,
      CO(0) => \stage1[1].median_i_stage_1_reg[1][32]_i_24_n_3\,
      CYINIT => '1',
      DI(3) => \stage1[1].median_i_stage_1[1][32]_i_33_n_0\,
      DI(2) => \stage1[1].median_i_stage_1[1][32]_i_34_n_0\,
      DI(1) => \stage1[1].median_i_stage_1[1][32]_i_35_n_0\,
      DI(0) => \stage1[1].median_i_stage_1[1][32]_i_36_n_0\,
      O(3 downto 0) => \NLW_stage1[1].median_i_stage_1_reg[1][32]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage1[1].median_i_stage_1[1][32]_i_37_n_0\,
      S(2) => \stage1[1].median_i_stage_1[1][32]_i_38_n_0\,
      S(1) => \stage1[1].median_i_stage_1[1][32]_i_39_n_0\,
      S(0) => \stage1[1].median_i_stage_1[1][32]_i_40_n_0\
    );
\stage1[1].median_i_stage_1_reg[1][32]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage1[1].median_i_stage_1_reg[1][32]_i_6_n_0\,
      CO(3) => \stage1[1].median_i_stage_1_reg[1][32]_i_3_n_0\,
      CO(2) => \stage1[1].median_i_stage_1_reg[1][32]_i_3_n_1\,
      CO(1) => \stage1[1].median_i_stage_1_reg[1][32]_i_3_n_2\,
      CO(0) => \stage1[1].median_i_stage_1_reg[1][32]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \stage1[1].median_i_stage_1[1][32]_i_7_n_0\,
      DI(2) => \stage1[1].median_i_stage_1[1][32]_i_8_n_0\,
      DI(1) => \stage1[1].median_i_stage_1[1][32]_i_9_n_0\,
      DI(0) => \stage1[1].median_i_stage_1[1][32]_i_10_n_0\,
      O(3 downto 0) => \NLW_stage1[1].median_i_stage_1_reg[1][32]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage1[1].median_i_stage_1[1][32]_i_11_n_0\,
      S(2) => \stage1[1].median_i_stage_1[1][32]_i_12_n_0\,
      S(1) => \stage1[1].median_i_stage_1[1][32]_i_13_n_0\,
      S(0) => \stage1[1].median_i_stage_1[1][32]_i_14_n_0\
    );
\stage1[1].median_i_stage_1_reg[1][32]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage1[1].median_i_stage_1_reg[1][32]_i_15_n_0\,
      CO(3) => \stage1[1].median_i_stage_1_reg[1][32]_i_6_n_0\,
      CO(2) => \stage1[1].median_i_stage_1_reg[1][32]_i_6_n_1\,
      CO(1) => \stage1[1].median_i_stage_1_reg[1][32]_i_6_n_2\,
      CO(0) => \stage1[1].median_i_stage_1_reg[1][32]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \stage1[1].median_i_stage_1[1][32]_i_16_n_0\,
      DI(2) => \stage1[1].median_i_stage_1[1][32]_i_17_n_0\,
      DI(1) => \stage1[1].median_i_stage_1[1][32]_i_18_n_0\,
      DI(0) => \stage1[1].median_i_stage_1[1][32]_i_19_n_0\,
      O(3 downto 0) => \NLW_stage1[1].median_i_stage_1_reg[1][32]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage1[1].median_i_stage_1[1][32]_i_20_n_0\,
      S(2) => \stage1[1].median_i_stage_1[1][32]_i_21_n_0\,
      S(1) => \stage1[1].median_i_stage_1[1][32]_i_22_n_0\,
      S(0) => \stage1[1].median_i_stage_1[1][32]_i_23_n_0\
    );
\stage1[1].median_i_stage_1_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][3]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(3),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][4]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(4),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][5]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(5),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][6]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(6),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][7]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(7),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][8]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(8),
      R => '0'
    );
\stage1[1].median_i_stage_1_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[1].median_i_stage_1[1][9]_i_1_n_0\,
      Q => \stage1[1].median_i_stage_1_reg[1]_8\(9),
      R => '0'
    );
\stage1[2].i_stage_1[2][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].i_stage_1[2][0]_i_1_n_0\
    );
\stage1[2].i_stage_1_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].i_stage_1[2][0]_i_1_n_0\,
      Q => \stage1[2].i_stage_1_reg_n_0_[2][0]\,
      R => '0'
    );
\stage1[2].median_i_stage_1[2][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(0),
      I1 => \sampled_median_i_reg[5]_3\(0),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][0]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(10),
      I1 => \sampled_median_i_reg[5]_3\(10),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][10]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(11),
      I1 => \sampled_median_i_reg[5]_3\(11),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][11]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(12),
      I1 => \sampled_median_i_reg[5]_3\(12),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][12]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(13),
      I1 => \sampled_median_i_reg[5]_3\(13),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][13]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(14),
      I1 => \sampled_median_i_reg[5]_3\(14),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][14]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(15),
      I1 => \sampled_median_i_reg[5]_3\(15),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][15]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(16),
      I1 => \sampled_median_i_reg[5]_3\(16),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][16]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(17),
      I1 => \sampled_median_i_reg[5]_3\(17),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][17]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(18),
      I1 => \sampled_median_i_reg[5]_3\(18),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][18]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(19),
      I1 => \sampled_median_i_reg[5]_3\(19),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][19]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(1),
      I1 => \sampled_median_i_reg[5]_3\(1),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][1]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(20),
      I1 => \sampled_median_i_reg[5]_3\(20),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][20]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(21),
      I1 => \sampled_median_i_reg[5]_3\(21),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][21]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(22),
      I1 => \sampled_median_i_reg[5]_3\(22),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][22]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(23),
      I1 => \sampled_median_i_reg[5]_3\(23),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][23]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(24),
      I1 => \sampled_median_i_reg[5]_3\(24),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][24]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(25),
      I1 => \sampled_median_i_reg[5]_3\(25),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][25]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(26),
      I1 => \sampled_median_i_reg[5]_3\(26),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][26]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(27),
      I1 => \sampled_median_i_reg[5]_3\(27),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][27]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(28),
      I1 => \sampled_median_i_reg[5]_3\(28),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][28]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(29),
      I1 => \sampled_median_i_reg[5]_3\(29),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][29]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(2),
      I1 => \sampled_median_i_reg[5]_3\(2),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][2]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(30),
      I1 => \sampled_median_i_reg[5]_3\(30),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][30]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(31),
      I1 => \sampled_median_i_reg[5]_3\(31),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][31]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(32),
      I1 => \sampled_median_i_reg[5]_3\(32),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][32]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(24),
      I1 => \sampled_median_i_reg[4]_4\(24),
      I2 => \sampled_median_i_reg[4]_4\(25),
      I3 => \sampled_median_i_reg[5]_3\(25),
      O => \stage1[2].median_i_stage_1[2][32]_i_10_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(30),
      I1 => \sampled_median_i_reg[4]_4\(30),
      I2 => \sampled_median_i_reg[5]_3\(31),
      I3 => \sampled_median_i_reg[4]_4\(31),
      O => \stage1[2].median_i_stage_1[2][32]_i_11_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(28),
      I1 => \sampled_median_i_reg[4]_4\(28),
      I2 => \sampled_median_i_reg[5]_3\(29),
      I3 => \sampled_median_i_reg[4]_4\(29),
      O => \stage1[2].median_i_stage_1[2][32]_i_12_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(26),
      I1 => \sampled_median_i_reg[4]_4\(26),
      I2 => \sampled_median_i_reg[5]_3\(27),
      I3 => \sampled_median_i_reg[4]_4\(27),
      O => \stage1[2].median_i_stage_1[2][32]_i_13_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(24),
      I1 => \sampled_median_i_reg[4]_4\(24),
      I2 => \sampled_median_i_reg[5]_3\(25),
      I3 => \sampled_median_i_reg[4]_4\(25),
      O => \stage1[2].median_i_stage_1[2][32]_i_14_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(22),
      I1 => \sampled_median_i_reg[4]_4\(22),
      I2 => \sampled_median_i_reg[4]_4\(23),
      I3 => \sampled_median_i_reg[5]_3\(23),
      O => \stage1[2].median_i_stage_1[2][32]_i_16_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(20),
      I1 => \sampled_median_i_reg[4]_4\(20),
      I2 => \sampled_median_i_reg[4]_4\(21),
      I3 => \sampled_median_i_reg[5]_3\(21),
      O => \stage1[2].median_i_stage_1[2][32]_i_17_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(18),
      I1 => \sampled_median_i_reg[4]_4\(18),
      I2 => \sampled_median_i_reg[4]_4\(19),
      I3 => \sampled_median_i_reg[5]_3\(19),
      O => \stage1[2].median_i_stage_1[2][32]_i_18_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(16),
      I1 => \sampled_median_i_reg[4]_4\(16),
      I2 => \sampled_median_i_reg[4]_4\(17),
      I3 => \sampled_median_i_reg[5]_3\(17),
      O => \stage1[2].median_i_stage_1[2][32]_i_19_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(22),
      I1 => \sampled_median_i_reg[4]_4\(22),
      I2 => \sampled_median_i_reg[5]_3\(23),
      I3 => \sampled_median_i_reg[4]_4\(23),
      O => \stage1[2].median_i_stage_1[2][32]_i_20_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(20),
      I1 => \sampled_median_i_reg[4]_4\(20),
      I2 => \sampled_median_i_reg[5]_3\(21),
      I3 => \sampled_median_i_reg[4]_4\(21),
      O => \stage1[2].median_i_stage_1[2][32]_i_21_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(18),
      I1 => \sampled_median_i_reg[4]_4\(18),
      I2 => \sampled_median_i_reg[5]_3\(19),
      I3 => \sampled_median_i_reg[4]_4\(19),
      O => \stage1[2].median_i_stage_1[2][32]_i_22_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(16),
      I1 => \sampled_median_i_reg[4]_4\(16),
      I2 => \sampled_median_i_reg[5]_3\(17),
      I3 => \sampled_median_i_reg[4]_4\(17),
      O => \stage1[2].median_i_stage_1[2][32]_i_23_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(14),
      I1 => \sampled_median_i_reg[4]_4\(14),
      I2 => \sampled_median_i_reg[4]_4\(15),
      I3 => \sampled_median_i_reg[5]_3\(15),
      O => \stage1[2].median_i_stage_1[2][32]_i_25_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(12),
      I1 => \sampled_median_i_reg[4]_4\(12),
      I2 => \sampled_median_i_reg[4]_4\(13),
      I3 => \sampled_median_i_reg[5]_3\(13),
      O => \stage1[2].median_i_stage_1[2][32]_i_26_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(10),
      I1 => \sampled_median_i_reg[4]_4\(10),
      I2 => \sampled_median_i_reg[4]_4\(11),
      I3 => \sampled_median_i_reg[5]_3\(11),
      O => \stage1[2].median_i_stage_1[2][32]_i_27_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(8),
      I1 => \sampled_median_i_reg[4]_4\(8),
      I2 => \sampled_median_i_reg[4]_4\(9),
      I3 => \sampled_median_i_reg[5]_3\(9),
      O => \stage1[2].median_i_stage_1[2][32]_i_28_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(14),
      I1 => \sampled_median_i_reg[4]_4\(14),
      I2 => \sampled_median_i_reg[5]_3\(15),
      I3 => \sampled_median_i_reg[4]_4\(15),
      O => \stage1[2].median_i_stage_1[2][32]_i_29_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(12),
      I1 => \sampled_median_i_reg[4]_4\(12),
      I2 => \sampled_median_i_reg[5]_3\(13),
      I3 => \sampled_median_i_reg[4]_4\(13),
      O => \stage1[2].median_i_stage_1[2][32]_i_30_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(10),
      I1 => \sampled_median_i_reg[4]_4\(10),
      I2 => \sampled_median_i_reg[5]_3\(11),
      I3 => \sampled_median_i_reg[4]_4\(11),
      O => \stage1[2].median_i_stage_1[2][32]_i_31_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(8),
      I1 => \sampled_median_i_reg[4]_4\(8),
      I2 => \sampled_median_i_reg[5]_3\(9),
      I3 => \sampled_median_i_reg[4]_4\(9),
      O => \stage1[2].median_i_stage_1[2][32]_i_32_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(6),
      I1 => \sampled_median_i_reg[4]_4\(6),
      I2 => \sampled_median_i_reg[4]_4\(7),
      I3 => \sampled_median_i_reg[5]_3\(7),
      O => \stage1[2].median_i_stage_1[2][32]_i_33_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(4),
      I1 => \sampled_median_i_reg[4]_4\(4),
      I2 => \sampled_median_i_reg[4]_4\(5),
      I3 => \sampled_median_i_reg[5]_3\(5),
      O => \stage1[2].median_i_stage_1[2][32]_i_34_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(2),
      I1 => \sampled_median_i_reg[4]_4\(2),
      I2 => \sampled_median_i_reg[4]_4\(3),
      I3 => \sampled_median_i_reg[5]_3\(3),
      O => \stage1[2].median_i_stage_1[2][32]_i_35_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(0),
      I1 => \sampled_median_i_reg[4]_4\(0),
      I2 => \sampled_median_i_reg[4]_4\(1),
      I3 => \sampled_median_i_reg[5]_3\(1),
      O => \stage1[2].median_i_stage_1[2][32]_i_36_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(6),
      I1 => \sampled_median_i_reg[4]_4\(6),
      I2 => \sampled_median_i_reg[5]_3\(7),
      I3 => \sampled_median_i_reg[4]_4\(7),
      O => \stage1[2].median_i_stage_1[2][32]_i_37_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(4),
      I1 => \sampled_median_i_reg[4]_4\(4),
      I2 => \sampled_median_i_reg[5]_3\(5),
      I3 => \sampled_median_i_reg[4]_4\(5),
      O => \stage1[2].median_i_stage_1[2][32]_i_38_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(2),
      I1 => \sampled_median_i_reg[4]_4\(2),
      I2 => \sampled_median_i_reg[5]_3\(3),
      I3 => \sampled_median_i_reg[4]_4\(3),
      O => \stage1[2].median_i_stage_1[2][32]_i_39_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(32),
      I1 => \sampled_median_i_reg[4]_4\(32),
      O => \stage1[2].median_i_stage_1[2][32]_i_4_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(0),
      I1 => \sampled_median_i_reg[4]_4\(0),
      I2 => \sampled_median_i_reg[5]_3\(1),
      I3 => \sampled_median_i_reg[4]_4\(1),
      O => \stage1[2].median_i_stage_1[2][32]_i_40_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(32),
      I1 => \sampled_median_i_reg[5]_3\(32),
      O => \stage1[2].median_i_stage_1[2][32]_i_5_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(30),
      I1 => \sampled_median_i_reg[4]_4\(30),
      I2 => \sampled_median_i_reg[4]_4\(31),
      I3 => \sampled_median_i_reg[5]_3\(31),
      O => \stage1[2].median_i_stage_1[2][32]_i_7_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(28),
      I1 => \sampled_median_i_reg[4]_4\(28),
      I2 => \sampled_median_i_reg[4]_4\(29),
      I3 => \sampled_median_i_reg[5]_3\(29),
      O => \stage1[2].median_i_stage_1[2][32]_i_8_n_0\
    );
\stage1[2].median_i_stage_1[2][32]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[5]_3\(26),
      I1 => \sampled_median_i_reg[4]_4\(26),
      I2 => \sampled_median_i_reg[4]_4\(27),
      I3 => \sampled_median_i_reg[5]_3\(27),
      O => \stage1[2].median_i_stage_1[2][32]_i_9_n_0\
    );
\stage1[2].median_i_stage_1[2][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(3),
      I1 => \sampled_median_i_reg[5]_3\(3),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][3]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(4),
      I1 => \sampled_median_i_reg[5]_3\(4),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][4]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(5),
      I1 => \sampled_median_i_reg[5]_3\(5),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][5]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(6),
      I1 => \sampled_median_i_reg[5]_3\(6),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][6]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(7),
      I1 => \sampled_median_i_reg[5]_3\(7),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][7]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(8),
      I1 => \sampled_median_i_reg[5]_3\(8),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][8]_i_1_n_0\
    );
\stage1[2].median_i_stage_1[2][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[4]_4\(9),
      I1 => \sampled_median_i_reg[5]_3\(9),
      I2 => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      O => \stage1[2].median_i_stage_1[2][9]_i_1_n_0\
    );
\stage1[2].median_i_stage_1_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][0]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(0),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][10]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(10),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][11]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(11),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][12]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(12),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][13]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(13),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][14]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(14),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][15]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(15),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][16]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(16),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][17]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(17),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][18]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(18),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][19]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(19),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][1]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(1),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][20]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(20),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][21]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(21),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][22]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(22),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][23]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(23),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][24]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(24),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][25]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(25),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][26]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(26),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][27]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(27),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][28]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(28),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][29]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(29),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][2]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(2),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][30]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(30),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][31]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(31),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][32]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(32),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][32]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage1[2].median_i_stage_1_reg[2][32]_i_24_n_0\,
      CO(3) => \stage1[2].median_i_stage_1_reg[2][32]_i_15_n_0\,
      CO(2) => \stage1[2].median_i_stage_1_reg[2][32]_i_15_n_1\,
      CO(1) => \stage1[2].median_i_stage_1_reg[2][32]_i_15_n_2\,
      CO(0) => \stage1[2].median_i_stage_1_reg[2][32]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \stage1[2].median_i_stage_1[2][32]_i_25_n_0\,
      DI(2) => \stage1[2].median_i_stage_1[2][32]_i_26_n_0\,
      DI(1) => \stage1[2].median_i_stage_1[2][32]_i_27_n_0\,
      DI(0) => \stage1[2].median_i_stage_1[2][32]_i_28_n_0\,
      O(3 downto 0) => \NLW_stage1[2].median_i_stage_1_reg[2][32]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage1[2].median_i_stage_1[2][32]_i_29_n_0\,
      S(2) => \stage1[2].median_i_stage_1[2][32]_i_30_n_0\,
      S(1) => \stage1[2].median_i_stage_1[2][32]_i_31_n_0\,
      S(0) => \stage1[2].median_i_stage_1[2][32]_i_32_n_0\
    );
\stage1[2].median_i_stage_1_reg[2][32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage1[2].median_i_stage_1_reg[2][32]_i_3_n_0\,
      CO(3 downto 1) => \NLW_stage1[2].median_i_stage_1_reg[2][32]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \stage1[2].median_i_stage_1_reg[2][32]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \stage1[2].median_i_stage_1[2][32]_i_4_n_0\,
      O(3 downto 0) => \NLW_stage1[2].median_i_stage_1_reg[2][32]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \stage1[2].median_i_stage_1[2][32]_i_5_n_0\
    );
\stage1[2].median_i_stage_1_reg[2][32]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stage1[2].median_i_stage_1_reg[2][32]_i_24_n_0\,
      CO(2) => \stage1[2].median_i_stage_1_reg[2][32]_i_24_n_1\,
      CO(1) => \stage1[2].median_i_stage_1_reg[2][32]_i_24_n_2\,
      CO(0) => \stage1[2].median_i_stage_1_reg[2][32]_i_24_n_3\,
      CYINIT => '1',
      DI(3) => \stage1[2].median_i_stage_1[2][32]_i_33_n_0\,
      DI(2) => \stage1[2].median_i_stage_1[2][32]_i_34_n_0\,
      DI(1) => \stage1[2].median_i_stage_1[2][32]_i_35_n_0\,
      DI(0) => \stage1[2].median_i_stage_1[2][32]_i_36_n_0\,
      O(3 downto 0) => \NLW_stage1[2].median_i_stage_1_reg[2][32]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage1[2].median_i_stage_1[2][32]_i_37_n_0\,
      S(2) => \stage1[2].median_i_stage_1[2][32]_i_38_n_0\,
      S(1) => \stage1[2].median_i_stage_1[2][32]_i_39_n_0\,
      S(0) => \stage1[2].median_i_stage_1[2][32]_i_40_n_0\
    );
\stage1[2].median_i_stage_1_reg[2][32]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage1[2].median_i_stage_1_reg[2][32]_i_6_n_0\,
      CO(3) => \stage1[2].median_i_stage_1_reg[2][32]_i_3_n_0\,
      CO(2) => \stage1[2].median_i_stage_1_reg[2][32]_i_3_n_1\,
      CO(1) => \stage1[2].median_i_stage_1_reg[2][32]_i_3_n_2\,
      CO(0) => \stage1[2].median_i_stage_1_reg[2][32]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \stage1[2].median_i_stage_1[2][32]_i_7_n_0\,
      DI(2) => \stage1[2].median_i_stage_1[2][32]_i_8_n_0\,
      DI(1) => \stage1[2].median_i_stage_1[2][32]_i_9_n_0\,
      DI(0) => \stage1[2].median_i_stage_1[2][32]_i_10_n_0\,
      O(3 downto 0) => \NLW_stage1[2].median_i_stage_1_reg[2][32]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage1[2].median_i_stage_1[2][32]_i_11_n_0\,
      S(2) => \stage1[2].median_i_stage_1[2][32]_i_12_n_0\,
      S(1) => \stage1[2].median_i_stage_1[2][32]_i_13_n_0\,
      S(0) => \stage1[2].median_i_stage_1[2][32]_i_14_n_0\
    );
\stage1[2].median_i_stage_1_reg[2][32]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage1[2].median_i_stage_1_reg[2][32]_i_15_n_0\,
      CO(3) => \stage1[2].median_i_stage_1_reg[2][32]_i_6_n_0\,
      CO(2) => \stage1[2].median_i_stage_1_reg[2][32]_i_6_n_1\,
      CO(1) => \stage1[2].median_i_stage_1_reg[2][32]_i_6_n_2\,
      CO(0) => \stage1[2].median_i_stage_1_reg[2][32]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \stage1[2].median_i_stage_1[2][32]_i_16_n_0\,
      DI(2) => \stage1[2].median_i_stage_1[2][32]_i_17_n_0\,
      DI(1) => \stage1[2].median_i_stage_1[2][32]_i_18_n_0\,
      DI(0) => \stage1[2].median_i_stage_1[2][32]_i_19_n_0\,
      O(3 downto 0) => \NLW_stage1[2].median_i_stage_1_reg[2][32]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage1[2].median_i_stage_1[2][32]_i_20_n_0\,
      S(2) => \stage1[2].median_i_stage_1[2][32]_i_21_n_0\,
      S(1) => \stage1[2].median_i_stage_1[2][32]_i_22_n_0\,
      S(0) => \stage1[2].median_i_stage_1[2][32]_i_23_n_0\
    );
\stage1[2].median_i_stage_1_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][3]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(3),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][4]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(4),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][5]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(5),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][6]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(6),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][7]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(7),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][8]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(8),
      R => '0'
    );
\stage1[2].median_i_stage_1_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[2].median_i_stage_1[2][9]_i_1_n_0\,
      Q => \stage1[2].median_i_stage_1_reg[2]_5\(9),
      R => '0'
    );
\stage1[3].i_stage_1[3][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => \stage1[3].i_stage_1[3][0]_i_1_n_0\
    );
\stage1[3].i_stage_1_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage1[3].i_stage_1[3][0]_i_1_n_0\,
      Q => \stage1[3].i_stage_1_reg_n_0_[3][0]\,
      R => '0'
    );
\stage1[3].median_i_stage_1[3][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(0),
      I1 => \sampled_median_i_reg[7]_0\(0),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(0)
    );
\stage1[3].median_i_stage_1[3][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(10),
      I1 => \sampled_median_i_reg[7]_0\(10),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(10)
    );
\stage1[3].median_i_stage_1[3][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(11),
      I1 => \sampled_median_i_reg[7]_0\(11),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(11)
    );
\stage1[3].median_i_stage_1[3][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(12),
      I1 => \sampled_median_i_reg[7]_0\(12),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(12)
    );
\stage1[3].median_i_stage_1[3][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(13),
      I1 => \sampled_median_i_reg[7]_0\(13),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(13)
    );
\stage1[3].median_i_stage_1[3][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(14),
      I1 => \sampled_median_i_reg[7]_0\(14),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(14)
    );
\stage1[3].median_i_stage_1[3][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(15),
      I1 => \sampled_median_i_reg[7]_0\(15),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(15)
    );
\stage1[3].median_i_stage_1[3][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(16),
      I1 => \sampled_median_i_reg[7]_0\(16),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(16)
    );
\stage1[3].median_i_stage_1[3][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(17),
      I1 => \sampled_median_i_reg[7]_0\(17),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(17)
    );
\stage1[3].median_i_stage_1[3][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(18),
      I1 => \sampled_median_i_reg[7]_0\(18),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(18)
    );
\stage1[3].median_i_stage_1[3][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(19),
      I1 => \sampled_median_i_reg[7]_0\(19),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(19)
    );
\stage1[3].median_i_stage_1[3][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(1),
      I1 => \sampled_median_i_reg[7]_0\(1),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(1)
    );
\stage1[3].median_i_stage_1[3][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(20),
      I1 => \sampled_median_i_reg[7]_0\(20),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(20)
    );
\stage1[3].median_i_stage_1[3][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(21),
      I1 => \sampled_median_i_reg[7]_0\(21),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(21)
    );
\stage1[3].median_i_stage_1[3][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(22),
      I1 => \sampled_median_i_reg[7]_0\(22),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(22)
    );
\stage1[3].median_i_stage_1[3][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(23),
      I1 => \sampled_median_i_reg[7]_0\(23),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(23)
    );
\stage1[3].median_i_stage_1[3][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(24),
      I1 => \sampled_median_i_reg[7]_0\(24),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(24)
    );
\stage1[3].median_i_stage_1[3][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(25),
      I1 => \sampled_median_i_reg[7]_0\(25),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(25)
    );
\stage1[3].median_i_stage_1[3][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(26),
      I1 => \sampled_median_i_reg[7]_0\(26),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(26)
    );
\stage1[3].median_i_stage_1[3][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(27),
      I1 => \sampled_median_i_reg[7]_0\(27),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(27)
    );
\stage1[3].median_i_stage_1[3][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(28),
      I1 => \sampled_median_i_reg[7]_0\(28),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(28)
    );
\stage1[3].median_i_stage_1[3][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(29),
      I1 => \sampled_median_i_reg[7]_0\(29),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(29)
    );
\stage1[3].median_i_stage_1[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(2),
      I1 => \sampled_median_i_reg[7]_0\(2),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(2)
    );
\stage1[3].median_i_stage_1[3][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(30),
      I1 => \sampled_median_i_reg[7]_0\(30),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(30)
    );
\stage1[3].median_i_stage_1[3][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(31),
      I1 => \sampled_median_i_reg[7]_0\(31),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(31)
    );
\stage1[3].median_i_stage_1[3][32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(32),
      I1 => \sampled_median_i_reg[7]_0\(32),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(32)
    );
\stage1[3].median_i_stage_1[3][32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(24),
      I1 => \sampled_median_i_reg[6]_1\(24),
      I2 => \sampled_median_i_reg[6]_1\(25),
      I3 => \sampled_median_i_reg[7]_0\(25),
      O => \stage1[3].median_i_stage_1[3][32]_i_10_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(30),
      I1 => \sampled_median_i_reg[6]_1\(30),
      I2 => \sampled_median_i_reg[7]_0\(31),
      I3 => \sampled_median_i_reg[6]_1\(31),
      O => \stage1[3].median_i_stage_1[3][32]_i_11_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(28),
      I1 => \sampled_median_i_reg[6]_1\(28),
      I2 => \sampled_median_i_reg[7]_0\(29),
      I3 => \sampled_median_i_reg[6]_1\(29),
      O => \stage1[3].median_i_stage_1[3][32]_i_12_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(26),
      I1 => \sampled_median_i_reg[6]_1\(26),
      I2 => \sampled_median_i_reg[7]_0\(27),
      I3 => \sampled_median_i_reg[6]_1\(27),
      O => \stage1[3].median_i_stage_1[3][32]_i_13_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(24),
      I1 => \sampled_median_i_reg[6]_1\(24),
      I2 => \sampled_median_i_reg[7]_0\(25),
      I3 => \sampled_median_i_reg[6]_1\(25),
      O => \stage1[3].median_i_stage_1[3][32]_i_14_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(22),
      I1 => \sampled_median_i_reg[6]_1\(22),
      I2 => \sampled_median_i_reg[6]_1\(23),
      I3 => \sampled_median_i_reg[7]_0\(23),
      O => \stage1[3].median_i_stage_1[3][32]_i_16_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(20),
      I1 => \sampled_median_i_reg[6]_1\(20),
      I2 => \sampled_median_i_reg[6]_1\(21),
      I3 => \sampled_median_i_reg[7]_0\(21),
      O => \stage1[3].median_i_stage_1[3][32]_i_17_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(18),
      I1 => \sampled_median_i_reg[6]_1\(18),
      I2 => \sampled_median_i_reg[6]_1\(19),
      I3 => \sampled_median_i_reg[7]_0\(19),
      O => \stage1[3].median_i_stage_1[3][32]_i_18_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(16),
      I1 => \sampled_median_i_reg[6]_1\(16),
      I2 => \sampled_median_i_reg[6]_1\(17),
      I3 => \sampled_median_i_reg[7]_0\(17),
      O => \stage1[3].median_i_stage_1[3][32]_i_19_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(22),
      I1 => \sampled_median_i_reg[6]_1\(22),
      I2 => \sampled_median_i_reg[7]_0\(23),
      I3 => \sampled_median_i_reg[6]_1\(23),
      O => \stage1[3].median_i_stage_1[3][32]_i_20_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(20),
      I1 => \sampled_median_i_reg[6]_1\(20),
      I2 => \sampled_median_i_reg[7]_0\(21),
      I3 => \sampled_median_i_reg[6]_1\(21),
      O => \stage1[3].median_i_stage_1[3][32]_i_21_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(18),
      I1 => \sampled_median_i_reg[6]_1\(18),
      I2 => \sampled_median_i_reg[7]_0\(19),
      I3 => \sampled_median_i_reg[6]_1\(19),
      O => \stage1[3].median_i_stage_1[3][32]_i_22_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(16),
      I1 => \sampled_median_i_reg[6]_1\(16),
      I2 => \sampled_median_i_reg[7]_0\(17),
      I3 => \sampled_median_i_reg[6]_1\(17),
      O => \stage1[3].median_i_stage_1[3][32]_i_23_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(14),
      I1 => \sampled_median_i_reg[6]_1\(14),
      I2 => \sampled_median_i_reg[6]_1\(15),
      I3 => \sampled_median_i_reg[7]_0\(15),
      O => \stage1[3].median_i_stage_1[3][32]_i_25_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(12),
      I1 => \sampled_median_i_reg[6]_1\(12),
      I2 => \sampled_median_i_reg[6]_1\(13),
      I3 => \sampled_median_i_reg[7]_0\(13),
      O => \stage1[3].median_i_stage_1[3][32]_i_26_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(10),
      I1 => \sampled_median_i_reg[6]_1\(10),
      I2 => \sampled_median_i_reg[6]_1\(11),
      I3 => \sampled_median_i_reg[7]_0\(11),
      O => \stage1[3].median_i_stage_1[3][32]_i_27_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(8),
      I1 => \sampled_median_i_reg[6]_1\(8),
      I2 => \sampled_median_i_reg[6]_1\(9),
      I3 => \sampled_median_i_reg[7]_0\(9),
      O => \stage1[3].median_i_stage_1[3][32]_i_28_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(14),
      I1 => \sampled_median_i_reg[6]_1\(14),
      I2 => \sampled_median_i_reg[7]_0\(15),
      I3 => \sampled_median_i_reg[6]_1\(15),
      O => \stage1[3].median_i_stage_1[3][32]_i_29_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(12),
      I1 => \sampled_median_i_reg[6]_1\(12),
      I2 => \sampled_median_i_reg[7]_0\(13),
      I3 => \sampled_median_i_reg[6]_1\(13),
      O => \stage1[3].median_i_stage_1[3][32]_i_30_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(10),
      I1 => \sampled_median_i_reg[6]_1\(10),
      I2 => \sampled_median_i_reg[7]_0\(11),
      I3 => \sampled_median_i_reg[6]_1\(11),
      O => \stage1[3].median_i_stage_1[3][32]_i_31_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(8),
      I1 => \sampled_median_i_reg[6]_1\(8),
      I2 => \sampled_median_i_reg[7]_0\(9),
      I3 => \sampled_median_i_reg[6]_1\(9),
      O => \stage1[3].median_i_stage_1[3][32]_i_32_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(6),
      I1 => \sampled_median_i_reg[6]_1\(6),
      I2 => \sampled_median_i_reg[6]_1\(7),
      I3 => \sampled_median_i_reg[7]_0\(7),
      O => \stage1[3].median_i_stage_1[3][32]_i_33_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(4),
      I1 => \sampled_median_i_reg[6]_1\(4),
      I2 => \sampled_median_i_reg[6]_1\(5),
      I3 => \sampled_median_i_reg[7]_0\(5),
      O => \stage1[3].median_i_stage_1[3][32]_i_34_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(2),
      I1 => \sampled_median_i_reg[6]_1\(2),
      I2 => \sampled_median_i_reg[6]_1\(3),
      I3 => \sampled_median_i_reg[7]_0\(3),
      O => \stage1[3].median_i_stage_1[3][32]_i_35_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(0),
      I1 => \sampled_median_i_reg[6]_1\(0),
      I2 => \sampled_median_i_reg[6]_1\(1),
      I3 => \sampled_median_i_reg[7]_0\(1),
      O => \stage1[3].median_i_stage_1[3][32]_i_36_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(6),
      I1 => \sampled_median_i_reg[6]_1\(6),
      I2 => \sampled_median_i_reg[7]_0\(7),
      I3 => \sampled_median_i_reg[6]_1\(7),
      O => \stage1[3].median_i_stage_1[3][32]_i_37_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(4),
      I1 => \sampled_median_i_reg[6]_1\(4),
      I2 => \sampled_median_i_reg[7]_0\(5),
      I3 => \sampled_median_i_reg[6]_1\(5),
      O => \stage1[3].median_i_stage_1[3][32]_i_38_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(2),
      I1 => \sampled_median_i_reg[6]_1\(2),
      I2 => \sampled_median_i_reg[7]_0\(3),
      I3 => \sampled_median_i_reg[6]_1\(3),
      O => \stage1[3].median_i_stage_1[3][32]_i_39_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(32),
      I1 => \sampled_median_i_reg[6]_1\(32),
      O => \stage1[3].median_i_stage_1[3][32]_i_4_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(0),
      I1 => \sampled_median_i_reg[6]_1\(0),
      I2 => \sampled_median_i_reg[7]_0\(1),
      I3 => \sampled_median_i_reg[6]_1\(1),
      O => \stage1[3].median_i_stage_1[3][32]_i_40_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(32),
      I1 => \sampled_median_i_reg[7]_0\(32),
      O => \stage1[3].median_i_stage_1[3][32]_i_5_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(30),
      I1 => \sampled_median_i_reg[6]_1\(30),
      I2 => \sampled_median_i_reg[6]_1\(31),
      I3 => \sampled_median_i_reg[7]_0\(31),
      O => \stage1[3].median_i_stage_1[3][32]_i_7_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(28),
      I1 => \sampled_median_i_reg[6]_1\(28),
      I2 => \sampled_median_i_reg[6]_1\(29),
      I3 => \sampled_median_i_reg[7]_0\(29),
      O => \stage1[3].median_i_stage_1[3][32]_i_8_n_0\
    );
\stage1[3].median_i_stage_1[3][32]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sampled_median_i_reg[7]_0\(26),
      I1 => \sampled_median_i_reg[6]_1\(26),
      I2 => \sampled_median_i_reg[6]_1\(27),
      I3 => \sampled_median_i_reg[7]_0\(27),
      O => \stage1[3].median_i_stage_1[3][32]_i_9_n_0\
    );
\stage1[3].median_i_stage_1[3][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(3),
      I1 => \sampled_median_i_reg[7]_0\(3),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(3)
    );
\stage1[3].median_i_stage_1[3][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(4),
      I1 => \sampled_median_i_reg[7]_0\(4),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(4)
    );
\stage1[3].median_i_stage_1[3][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(5),
      I1 => \sampled_median_i_reg[7]_0\(5),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(5)
    );
\stage1[3].median_i_stage_1[3][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(6),
      I1 => \sampled_median_i_reg[7]_0\(6),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(6)
    );
\stage1[3].median_i_stage_1[3][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(7),
      I1 => \sampled_median_i_reg[7]_0\(7),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(7)
    );
\stage1[3].median_i_stage_1[3][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(8),
      I1 => \sampled_median_i_reg[7]_0\(8),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(8)
    );
\stage1[3].median_i_stage_1[3][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sampled_median_i_reg[6]_1\(9),
      I1 => \sampled_median_i_reg[7]_0\(9),
      I2 => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      O => p_0_in(9)
    );
\stage1[3].median_i_stage_1_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(0),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(10),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(10),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(11),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(11),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(12),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(12),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(13),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(13),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(14),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(14),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(15),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(15),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(16),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(16),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(17),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(17),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(18),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(18),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(19),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(19),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(1),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(20),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(20),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(21),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(21),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(22),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(22),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(23),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(23),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(24),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(24),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(25),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(25),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(26),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(26),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(27),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(27),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(28),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(28),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(29),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(29),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(2),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(30),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(30),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(31),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(31),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(32),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(32),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][32]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage1[3].median_i_stage_1_reg[3][32]_i_24_n_0\,
      CO(3) => \stage1[3].median_i_stage_1_reg[3][32]_i_15_n_0\,
      CO(2) => \stage1[3].median_i_stage_1_reg[3][32]_i_15_n_1\,
      CO(1) => \stage1[3].median_i_stage_1_reg[3][32]_i_15_n_2\,
      CO(0) => \stage1[3].median_i_stage_1_reg[3][32]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \stage1[3].median_i_stage_1[3][32]_i_25_n_0\,
      DI(2) => \stage1[3].median_i_stage_1[3][32]_i_26_n_0\,
      DI(1) => \stage1[3].median_i_stage_1[3][32]_i_27_n_0\,
      DI(0) => \stage1[3].median_i_stage_1[3][32]_i_28_n_0\,
      O(3 downto 0) => \NLW_stage1[3].median_i_stage_1_reg[3][32]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage1[3].median_i_stage_1[3][32]_i_29_n_0\,
      S(2) => \stage1[3].median_i_stage_1[3][32]_i_30_n_0\,
      S(1) => \stage1[3].median_i_stage_1[3][32]_i_31_n_0\,
      S(0) => \stage1[3].median_i_stage_1[3][32]_i_32_n_0\
    );
\stage1[3].median_i_stage_1_reg[3][32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage1[3].median_i_stage_1_reg[3][32]_i_3_n_0\,
      CO(3 downto 1) => \NLW_stage1[3].median_i_stage_1_reg[3][32]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \stage1[3].median_i_stage_1_reg[3][32]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \stage1[3].median_i_stage_1[3][32]_i_4_n_0\,
      O(3 downto 0) => \NLW_stage1[3].median_i_stage_1_reg[3][32]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \stage1[3].median_i_stage_1[3][32]_i_5_n_0\
    );
\stage1[3].median_i_stage_1_reg[3][32]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stage1[3].median_i_stage_1_reg[3][32]_i_24_n_0\,
      CO(2) => \stage1[3].median_i_stage_1_reg[3][32]_i_24_n_1\,
      CO(1) => \stage1[3].median_i_stage_1_reg[3][32]_i_24_n_2\,
      CO(0) => \stage1[3].median_i_stage_1_reg[3][32]_i_24_n_3\,
      CYINIT => '1',
      DI(3) => \stage1[3].median_i_stage_1[3][32]_i_33_n_0\,
      DI(2) => \stage1[3].median_i_stage_1[3][32]_i_34_n_0\,
      DI(1) => \stage1[3].median_i_stage_1[3][32]_i_35_n_0\,
      DI(0) => \stage1[3].median_i_stage_1[3][32]_i_36_n_0\,
      O(3 downto 0) => \NLW_stage1[3].median_i_stage_1_reg[3][32]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage1[3].median_i_stage_1[3][32]_i_37_n_0\,
      S(2) => \stage1[3].median_i_stage_1[3][32]_i_38_n_0\,
      S(1) => \stage1[3].median_i_stage_1[3][32]_i_39_n_0\,
      S(0) => \stage1[3].median_i_stage_1[3][32]_i_40_n_0\
    );
\stage1[3].median_i_stage_1_reg[3][32]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage1[3].median_i_stage_1_reg[3][32]_i_6_n_0\,
      CO(3) => \stage1[3].median_i_stage_1_reg[3][32]_i_3_n_0\,
      CO(2) => \stage1[3].median_i_stage_1_reg[3][32]_i_3_n_1\,
      CO(1) => \stage1[3].median_i_stage_1_reg[3][32]_i_3_n_2\,
      CO(0) => \stage1[3].median_i_stage_1_reg[3][32]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \stage1[3].median_i_stage_1[3][32]_i_7_n_0\,
      DI(2) => \stage1[3].median_i_stage_1[3][32]_i_8_n_0\,
      DI(1) => \stage1[3].median_i_stage_1[3][32]_i_9_n_0\,
      DI(0) => \stage1[3].median_i_stage_1[3][32]_i_10_n_0\,
      O(3 downto 0) => \NLW_stage1[3].median_i_stage_1_reg[3][32]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage1[3].median_i_stage_1[3][32]_i_11_n_0\,
      S(2) => \stage1[3].median_i_stage_1[3][32]_i_12_n_0\,
      S(1) => \stage1[3].median_i_stage_1[3][32]_i_13_n_0\,
      S(0) => \stage1[3].median_i_stage_1[3][32]_i_14_n_0\
    );
\stage1[3].median_i_stage_1_reg[3][32]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage1[3].median_i_stage_1_reg[3][32]_i_15_n_0\,
      CO(3) => \stage1[3].median_i_stage_1_reg[3][32]_i_6_n_0\,
      CO(2) => \stage1[3].median_i_stage_1_reg[3][32]_i_6_n_1\,
      CO(1) => \stage1[3].median_i_stage_1_reg[3][32]_i_6_n_2\,
      CO(0) => \stage1[3].median_i_stage_1_reg[3][32]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \stage1[3].median_i_stage_1[3][32]_i_16_n_0\,
      DI(2) => \stage1[3].median_i_stage_1[3][32]_i_17_n_0\,
      DI(1) => \stage1[3].median_i_stage_1[3][32]_i_18_n_0\,
      DI(0) => \stage1[3].median_i_stage_1[3][32]_i_19_n_0\,
      O(3 downto 0) => \NLW_stage1[3].median_i_stage_1_reg[3][32]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage1[3].median_i_stage_1[3][32]_i_20_n_0\,
      S(2) => \stage1[3].median_i_stage_1[3][32]_i_21_n_0\,
      S(1) => \stage1[3].median_i_stage_1[3][32]_i_22_n_0\,
      S(0) => \stage1[3].median_i_stage_1[3][32]_i_23_n_0\
    );
\stage1[3].median_i_stage_1_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(3),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(4),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(5),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(6),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(7),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(7),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(8),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(8),
      R => '0'
    );
\stage1[3].median_i_stage_1_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(9),
      Q => \stage1[3].median_i_stage_1_reg[3]_2\(9),
      R => '0'
    );
\stage2[0].i_stage_2[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \stage1[0].i_stage_1_reg_n_0_[0][0]\,
      I1 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      I2 => \stage1[1].i_stage_1_reg_n_0_[1][0]\,
      O => \stage2[0].i_stage_2[0][0]_i_1_n_0\
    );
\stage2[0].i_stage_2[0][1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].i_stage_2[0][1]_i_1_n_0\
    );
\stage2[0].i_stage_2_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].i_stage_2[0][0]_i_1_n_0\,
      Q => \stage2[0].i_stage_2_reg_n_0_[0][0]\,
      R => '0'
    );
\stage2[0].i_stage_2_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].i_stage_2[0][1]_i_1_n_0\,
      Q => \stage2[0].i_stage_2_reg_n_0_[0][1]\,
      R => '0'
    );
\stage2[0].median_i_stage_2[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(0),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(0),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][0]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(10),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(10),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][10]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(11),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(11),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][11]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(12),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(12),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][12]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(13),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(13),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][13]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(14),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(14),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][14]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(15),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(15),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][15]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(16),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(16),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][16]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(17),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(17),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][17]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(18),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(18),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][18]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(19),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(19),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][19]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(1),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(1),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][1]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(20),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(20),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][20]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(21),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(21),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][21]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(22),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(22),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][22]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(23),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(23),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][23]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(24),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(24),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][24]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(25),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(25),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][25]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(26),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(26),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][26]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(27),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(27),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][27]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(28),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(28),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][28]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(29),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(29),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][29]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(2),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(2),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][2]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(30),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(30),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][30]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(31),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(31),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][31]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(32),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(32),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][32]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(24),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(24),
      I2 => \stage1[0].median_i_stage_1_reg[0]_11\(25),
      I3 => \stage1[1].median_i_stage_1_reg[1]_8\(25),
      O => \stage2[0].median_i_stage_2[0][32]_i_10_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(30),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(30),
      I2 => \stage1[1].median_i_stage_1_reg[1]_8\(31),
      I3 => \stage1[0].median_i_stage_1_reg[0]_11\(31),
      O => \stage2[0].median_i_stage_2[0][32]_i_11_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(28),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(28),
      I2 => \stage1[1].median_i_stage_1_reg[1]_8\(29),
      I3 => \stage1[0].median_i_stage_1_reg[0]_11\(29),
      O => \stage2[0].median_i_stage_2[0][32]_i_12_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(26),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(26),
      I2 => \stage1[1].median_i_stage_1_reg[1]_8\(27),
      I3 => \stage1[0].median_i_stage_1_reg[0]_11\(27),
      O => \stage2[0].median_i_stage_2[0][32]_i_13_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(24),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(24),
      I2 => \stage1[1].median_i_stage_1_reg[1]_8\(25),
      I3 => \stage1[0].median_i_stage_1_reg[0]_11\(25),
      O => \stage2[0].median_i_stage_2[0][32]_i_14_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(22),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(22),
      I2 => \stage1[0].median_i_stage_1_reg[0]_11\(23),
      I3 => \stage1[1].median_i_stage_1_reg[1]_8\(23),
      O => \stage2[0].median_i_stage_2[0][32]_i_16_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(20),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(20),
      I2 => \stage1[0].median_i_stage_1_reg[0]_11\(21),
      I3 => \stage1[1].median_i_stage_1_reg[1]_8\(21),
      O => \stage2[0].median_i_stage_2[0][32]_i_17_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(18),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(18),
      I2 => \stage1[0].median_i_stage_1_reg[0]_11\(19),
      I3 => \stage1[1].median_i_stage_1_reg[1]_8\(19),
      O => \stage2[0].median_i_stage_2[0][32]_i_18_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(16),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(16),
      I2 => \stage1[0].median_i_stage_1_reg[0]_11\(17),
      I3 => \stage1[1].median_i_stage_1_reg[1]_8\(17),
      O => \stage2[0].median_i_stage_2[0][32]_i_19_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(22),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(22),
      I2 => \stage1[1].median_i_stage_1_reg[1]_8\(23),
      I3 => \stage1[0].median_i_stage_1_reg[0]_11\(23),
      O => \stage2[0].median_i_stage_2[0][32]_i_20_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(20),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(20),
      I2 => \stage1[1].median_i_stage_1_reg[1]_8\(21),
      I3 => \stage1[0].median_i_stage_1_reg[0]_11\(21),
      O => \stage2[0].median_i_stage_2[0][32]_i_21_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(18),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(18),
      I2 => \stage1[1].median_i_stage_1_reg[1]_8\(19),
      I3 => \stage1[0].median_i_stage_1_reg[0]_11\(19),
      O => \stage2[0].median_i_stage_2[0][32]_i_22_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(16),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(16),
      I2 => \stage1[1].median_i_stage_1_reg[1]_8\(17),
      I3 => \stage1[0].median_i_stage_1_reg[0]_11\(17),
      O => \stage2[0].median_i_stage_2[0][32]_i_23_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(14),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(14),
      I2 => \stage1[0].median_i_stage_1_reg[0]_11\(15),
      I3 => \stage1[1].median_i_stage_1_reg[1]_8\(15),
      O => \stage2[0].median_i_stage_2[0][32]_i_25_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(12),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(12),
      I2 => \stage1[0].median_i_stage_1_reg[0]_11\(13),
      I3 => \stage1[1].median_i_stage_1_reg[1]_8\(13),
      O => \stage2[0].median_i_stage_2[0][32]_i_26_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(10),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(10),
      I2 => \stage1[0].median_i_stage_1_reg[0]_11\(11),
      I3 => \stage1[1].median_i_stage_1_reg[1]_8\(11),
      O => \stage2[0].median_i_stage_2[0][32]_i_27_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(8),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(8),
      I2 => \stage1[0].median_i_stage_1_reg[0]_11\(9),
      I3 => \stage1[1].median_i_stage_1_reg[1]_8\(9),
      O => \stage2[0].median_i_stage_2[0][32]_i_28_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(14),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(14),
      I2 => \stage1[1].median_i_stage_1_reg[1]_8\(15),
      I3 => \stage1[0].median_i_stage_1_reg[0]_11\(15),
      O => \stage2[0].median_i_stage_2[0][32]_i_29_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(12),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(12),
      I2 => \stage1[1].median_i_stage_1_reg[1]_8\(13),
      I3 => \stage1[0].median_i_stage_1_reg[0]_11\(13),
      O => \stage2[0].median_i_stage_2[0][32]_i_30_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(10),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(10),
      I2 => \stage1[1].median_i_stage_1_reg[1]_8\(11),
      I3 => \stage1[0].median_i_stage_1_reg[0]_11\(11),
      O => \stage2[0].median_i_stage_2[0][32]_i_31_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(8),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(8),
      I2 => \stage1[1].median_i_stage_1_reg[1]_8\(9),
      I3 => \stage1[0].median_i_stage_1_reg[0]_11\(9),
      O => \stage2[0].median_i_stage_2[0][32]_i_32_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(6),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(6),
      I2 => \stage1[0].median_i_stage_1_reg[0]_11\(7),
      I3 => \stage1[1].median_i_stage_1_reg[1]_8\(7),
      O => \stage2[0].median_i_stage_2[0][32]_i_33_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(4),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(4),
      I2 => \stage1[0].median_i_stage_1_reg[0]_11\(5),
      I3 => \stage1[1].median_i_stage_1_reg[1]_8\(5),
      O => \stage2[0].median_i_stage_2[0][32]_i_34_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(2),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(2),
      I2 => \stage1[0].median_i_stage_1_reg[0]_11\(3),
      I3 => \stage1[1].median_i_stage_1_reg[1]_8\(3),
      O => \stage2[0].median_i_stage_2[0][32]_i_35_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(0),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(0),
      I2 => \stage1[0].median_i_stage_1_reg[0]_11\(1),
      I3 => \stage1[1].median_i_stage_1_reg[1]_8\(1),
      O => \stage2[0].median_i_stage_2[0][32]_i_36_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(6),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(6),
      I2 => \stage1[1].median_i_stage_1_reg[1]_8\(7),
      I3 => \stage1[0].median_i_stage_1_reg[0]_11\(7),
      O => \stage2[0].median_i_stage_2[0][32]_i_37_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(4),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(4),
      I2 => \stage1[1].median_i_stage_1_reg[1]_8\(5),
      I3 => \stage1[0].median_i_stage_1_reg[0]_11\(5),
      O => \stage2[0].median_i_stage_2[0][32]_i_38_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(2),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(2),
      I2 => \stage1[1].median_i_stage_1_reg[1]_8\(3),
      I3 => \stage1[0].median_i_stage_1_reg[0]_11\(3),
      O => \stage2[0].median_i_stage_2[0][32]_i_39_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(32),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(32),
      O => \stage2[0].median_i_stage_2[0][32]_i_4_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(0),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(0),
      I2 => \stage1[1].median_i_stage_1_reg[1]_8\(1),
      I3 => \stage1[0].median_i_stage_1_reg[0]_11\(1),
      O => \stage2[0].median_i_stage_2[0][32]_i_40_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(32),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(32),
      O => \stage2[0].median_i_stage_2[0][32]_i_5_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(30),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(30),
      I2 => \stage1[0].median_i_stage_1_reg[0]_11\(31),
      I3 => \stage1[1].median_i_stage_1_reg[1]_8\(31),
      O => \stage2[0].median_i_stage_2[0][32]_i_7_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(28),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(28),
      I2 => \stage1[0].median_i_stage_1_reg[0]_11\(29),
      I3 => \stage1[1].median_i_stage_1_reg[1]_8\(29),
      O => \stage2[0].median_i_stage_2[0][32]_i_8_n_0\
    );
\stage2[0].median_i_stage_2[0][32]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[1].median_i_stage_1_reg[1]_8\(26),
      I1 => \stage1[0].median_i_stage_1_reg[0]_11\(26),
      I2 => \stage1[0].median_i_stage_1_reg[0]_11\(27),
      I3 => \stage1[1].median_i_stage_1_reg[1]_8\(27),
      O => \stage2[0].median_i_stage_2[0][32]_i_9_n_0\
    );
\stage2[0].median_i_stage_2[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(3),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(3),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][3]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(4),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(4),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][4]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(5),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(5),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][5]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(6),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(6),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][6]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(7),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(7),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][7]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(8),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(8),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][8]_i_1_n_0\
    );
\stage2[0].median_i_stage_2[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[0].median_i_stage_1_reg[0]_11\(9),
      I1 => \stage1[1].median_i_stage_1_reg[1]_8\(9),
      I2 => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      O => \stage2[0].median_i_stage_2[0][9]_i_1_n_0\
    );
\stage2[0].median_i_stage_2_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][0]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(0),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][10]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(10),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][11]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(11),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][12]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(12),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][13]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(13),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][14]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(14),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][15]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(15),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][16]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(16),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][17]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(17),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][18]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(18),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][19]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(19),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][1]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(1),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][20]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(20),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][21]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(21),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][22]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(22),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][23]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(23),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][24]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(24),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][25]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(25),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][26]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(26),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][27]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(27),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][28]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(28),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][29]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(29),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][2]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(2),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][30]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(30),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][31]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(31),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][32]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(32),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][32]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage2[0].median_i_stage_2_reg[0][32]_i_24_n_0\,
      CO(3) => \stage2[0].median_i_stage_2_reg[0][32]_i_15_n_0\,
      CO(2) => \stage2[0].median_i_stage_2_reg[0][32]_i_15_n_1\,
      CO(1) => \stage2[0].median_i_stage_2_reg[0][32]_i_15_n_2\,
      CO(0) => \stage2[0].median_i_stage_2_reg[0][32]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \stage2[0].median_i_stage_2[0][32]_i_25_n_0\,
      DI(2) => \stage2[0].median_i_stage_2[0][32]_i_26_n_0\,
      DI(1) => \stage2[0].median_i_stage_2[0][32]_i_27_n_0\,
      DI(0) => \stage2[0].median_i_stage_2[0][32]_i_28_n_0\,
      O(3 downto 0) => \NLW_stage2[0].median_i_stage_2_reg[0][32]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage2[0].median_i_stage_2[0][32]_i_29_n_0\,
      S(2) => \stage2[0].median_i_stage_2[0][32]_i_30_n_0\,
      S(1) => \stage2[0].median_i_stage_2[0][32]_i_31_n_0\,
      S(0) => \stage2[0].median_i_stage_2[0][32]_i_32_n_0\
    );
\stage2[0].median_i_stage_2_reg[0][32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage2[0].median_i_stage_2_reg[0][32]_i_3_n_0\,
      CO(3 downto 1) => \NLW_stage2[0].median_i_stage_2_reg[0][32]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \stage2[0].median_i_stage_2_reg[0][32]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \stage2[0].median_i_stage_2[0][32]_i_4_n_0\,
      O(3 downto 0) => \NLW_stage2[0].median_i_stage_2_reg[0][32]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \stage2[0].median_i_stage_2[0][32]_i_5_n_0\
    );
\stage2[0].median_i_stage_2_reg[0][32]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stage2[0].median_i_stage_2_reg[0][32]_i_24_n_0\,
      CO(2) => \stage2[0].median_i_stage_2_reg[0][32]_i_24_n_1\,
      CO(1) => \stage2[0].median_i_stage_2_reg[0][32]_i_24_n_2\,
      CO(0) => \stage2[0].median_i_stage_2_reg[0][32]_i_24_n_3\,
      CYINIT => '1',
      DI(3) => \stage2[0].median_i_stage_2[0][32]_i_33_n_0\,
      DI(2) => \stage2[0].median_i_stage_2[0][32]_i_34_n_0\,
      DI(1) => \stage2[0].median_i_stage_2[0][32]_i_35_n_0\,
      DI(0) => \stage2[0].median_i_stage_2[0][32]_i_36_n_0\,
      O(3 downto 0) => \NLW_stage2[0].median_i_stage_2_reg[0][32]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage2[0].median_i_stage_2[0][32]_i_37_n_0\,
      S(2) => \stage2[0].median_i_stage_2[0][32]_i_38_n_0\,
      S(1) => \stage2[0].median_i_stage_2[0][32]_i_39_n_0\,
      S(0) => \stage2[0].median_i_stage_2[0][32]_i_40_n_0\
    );
\stage2[0].median_i_stage_2_reg[0][32]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage2[0].median_i_stage_2_reg[0][32]_i_6_n_0\,
      CO(3) => \stage2[0].median_i_stage_2_reg[0][32]_i_3_n_0\,
      CO(2) => \stage2[0].median_i_stage_2_reg[0][32]_i_3_n_1\,
      CO(1) => \stage2[0].median_i_stage_2_reg[0][32]_i_3_n_2\,
      CO(0) => \stage2[0].median_i_stage_2_reg[0][32]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \stage2[0].median_i_stage_2[0][32]_i_7_n_0\,
      DI(2) => \stage2[0].median_i_stage_2[0][32]_i_8_n_0\,
      DI(1) => \stage2[0].median_i_stage_2[0][32]_i_9_n_0\,
      DI(0) => \stage2[0].median_i_stage_2[0][32]_i_10_n_0\,
      O(3 downto 0) => \NLW_stage2[0].median_i_stage_2_reg[0][32]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage2[0].median_i_stage_2[0][32]_i_11_n_0\,
      S(2) => \stage2[0].median_i_stage_2[0][32]_i_12_n_0\,
      S(1) => \stage2[0].median_i_stage_2[0][32]_i_13_n_0\,
      S(0) => \stage2[0].median_i_stage_2[0][32]_i_14_n_0\
    );
\stage2[0].median_i_stage_2_reg[0][32]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage2[0].median_i_stage_2_reg[0][32]_i_15_n_0\,
      CO(3) => \stage2[0].median_i_stage_2_reg[0][32]_i_6_n_0\,
      CO(2) => \stage2[0].median_i_stage_2_reg[0][32]_i_6_n_1\,
      CO(1) => \stage2[0].median_i_stage_2_reg[0][32]_i_6_n_2\,
      CO(0) => \stage2[0].median_i_stage_2_reg[0][32]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \stage2[0].median_i_stage_2[0][32]_i_16_n_0\,
      DI(2) => \stage2[0].median_i_stage_2[0][32]_i_17_n_0\,
      DI(1) => \stage2[0].median_i_stage_2[0][32]_i_18_n_0\,
      DI(0) => \stage2[0].median_i_stage_2[0][32]_i_19_n_0\,
      O(3 downto 0) => \NLW_stage2[0].median_i_stage_2_reg[0][32]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage2[0].median_i_stage_2[0][32]_i_20_n_0\,
      S(2) => \stage2[0].median_i_stage_2[0][32]_i_21_n_0\,
      S(1) => \stage2[0].median_i_stage_2[0][32]_i_22_n_0\,
      S(0) => \stage2[0].median_i_stage_2[0][32]_i_23_n_0\
    );
\stage2[0].median_i_stage_2_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][3]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(3),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][4]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(4),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][5]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(5),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][6]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(6),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][7]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(7),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][8]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(8),
      R => '0'
    );
\stage2[0].median_i_stage_2_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[0].median_i_stage_2[0][9]_i_1_n_0\,
      Q => \stage2[0].median_i_stage_2_reg[0]_13\(9),
      R => '0'
    );
\stage2[1].i_stage_2[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \stage1[2].i_stage_1_reg_n_0_[2][0]\,
      I1 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      I2 => \stage1[3].i_stage_1_reg_n_0_[3][0]\,
      O => \stage2[1].i_stage_2[1][0]_i_1_n_0\
    );
\stage2[1].i_stage_2[1][1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].i_stage_2[1][1]_i_1_n_0\
    );
\stage2[1].i_stage_2_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].i_stage_2[1][0]_i_1_n_0\,
      Q => \stage2[1].i_stage_2_reg_n_0_[1][0]\,
      R => '0'
    );
\stage2[1].i_stage_2_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].i_stage_2[1][1]_i_1_n_0\,
      Q => \stage2[1].i_stage_2_reg_n_0_[1][1]\,
      R => '0'
    );
\stage2[1].median_i_stage_2[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(0),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(0),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][0]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(10),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(10),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][10]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(11),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(11),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][11]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(12),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(12),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][12]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(13),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(13),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][13]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(14),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(14),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][14]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(15),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(15),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][15]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(16),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(16),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][16]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(17),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(17),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][17]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(18),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(18),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][18]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(19),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(19),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][19]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(1),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(1),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][1]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(20),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(20),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][20]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(21),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(21),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][21]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(22),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(22),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][22]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(23),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(23),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][23]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(24),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(24),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][24]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(25),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(25),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][25]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(26),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(26),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][26]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(27),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(27),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][27]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(28),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(28),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][28]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(29),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(29),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][29]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(2),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(2),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][2]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(30),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(30),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][30]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(31),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(31),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][31]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(32),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(32),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][32]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(24),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(24),
      I2 => \stage1[2].median_i_stage_1_reg[2]_5\(25),
      I3 => \stage1[3].median_i_stage_1_reg[3]_2\(25),
      O => \stage2[1].median_i_stage_2[1][32]_i_10_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(30),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(30),
      I2 => \stage1[3].median_i_stage_1_reg[3]_2\(31),
      I3 => \stage1[2].median_i_stage_1_reg[2]_5\(31),
      O => \stage2[1].median_i_stage_2[1][32]_i_11_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(28),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(28),
      I2 => \stage1[3].median_i_stage_1_reg[3]_2\(29),
      I3 => \stage1[2].median_i_stage_1_reg[2]_5\(29),
      O => \stage2[1].median_i_stage_2[1][32]_i_12_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(26),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(26),
      I2 => \stage1[3].median_i_stage_1_reg[3]_2\(27),
      I3 => \stage1[2].median_i_stage_1_reg[2]_5\(27),
      O => \stage2[1].median_i_stage_2[1][32]_i_13_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(24),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(24),
      I2 => \stage1[3].median_i_stage_1_reg[3]_2\(25),
      I3 => \stage1[2].median_i_stage_1_reg[2]_5\(25),
      O => \stage2[1].median_i_stage_2[1][32]_i_14_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(22),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(22),
      I2 => \stage1[2].median_i_stage_1_reg[2]_5\(23),
      I3 => \stage1[3].median_i_stage_1_reg[3]_2\(23),
      O => \stage2[1].median_i_stage_2[1][32]_i_16_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(20),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(20),
      I2 => \stage1[2].median_i_stage_1_reg[2]_5\(21),
      I3 => \stage1[3].median_i_stage_1_reg[3]_2\(21),
      O => \stage2[1].median_i_stage_2[1][32]_i_17_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(18),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(18),
      I2 => \stage1[2].median_i_stage_1_reg[2]_5\(19),
      I3 => \stage1[3].median_i_stage_1_reg[3]_2\(19),
      O => \stage2[1].median_i_stage_2[1][32]_i_18_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(16),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(16),
      I2 => \stage1[2].median_i_stage_1_reg[2]_5\(17),
      I3 => \stage1[3].median_i_stage_1_reg[3]_2\(17),
      O => \stage2[1].median_i_stage_2[1][32]_i_19_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(22),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(22),
      I2 => \stage1[3].median_i_stage_1_reg[3]_2\(23),
      I3 => \stage1[2].median_i_stage_1_reg[2]_5\(23),
      O => \stage2[1].median_i_stage_2[1][32]_i_20_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(20),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(20),
      I2 => \stage1[3].median_i_stage_1_reg[3]_2\(21),
      I3 => \stage1[2].median_i_stage_1_reg[2]_5\(21),
      O => \stage2[1].median_i_stage_2[1][32]_i_21_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(18),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(18),
      I2 => \stage1[3].median_i_stage_1_reg[3]_2\(19),
      I3 => \stage1[2].median_i_stage_1_reg[2]_5\(19),
      O => \stage2[1].median_i_stage_2[1][32]_i_22_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(16),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(16),
      I2 => \stage1[3].median_i_stage_1_reg[3]_2\(17),
      I3 => \stage1[2].median_i_stage_1_reg[2]_5\(17),
      O => \stage2[1].median_i_stage_2[1][32]_i_23_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(14),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(14),
      I2 => \stage1[2].median_i_stage_1_reg[2]_5\(15),
      I3 => \stage1[3].median_i_stage_1_reg[3]_2\(15),
      O => \stage2[1].median_i_stage_2[1][32]_i_25_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(12),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(12),
      I2 => \stage1[2].median_i_stage_1_reg[2]_5\(13),
      I3 => \stage1[3].median_i_stage_1_reg[3]_2\(13),
      O => \stage2[1].median_i_stage_2[1][32]_i_26_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(10),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(10),
      I2 => \stage1[2].median_i_stage_1_reg[2]_5\(11),
      I3 => \stage1[3].median_i_stage_1_reg[3]_2\(11),
      O => \stage2[1].median_i_stage_2[1][32]_i_27_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(8),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(8),
      I2 => \stage1[2].median_i_stage_1_reg[2]_5\(9),
      I3 => \stage1[3].median_i_stage_1_reg[3]_2\(9),
      O => \stage2[1].median_i_stage_2[1][32]_i_28_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(14),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(14),
      I2 => \stage1[3].median_i_stage_1_reg[3]_2\(15),
      I3 => \stage1[2].median_i_stage_1_reg[2]_5\(15),
      O => \stage2[1].median_i_stage_2[1][32]_i_29_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(12),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(12),
      I2 => \stage1[3].median_i_stage_1_reg[3]_2\(13),
      I3 => \stage1[2].median_i_stage_1_reg[2]_5\(13),
      O => \stage2[1].median_i_stage_2[1][32]_i_30_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(10),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(10),
      I2 => \stage1[3].median_i_stage_1_reg[3]_2\(11),
      I3 => \stage1[2].median_i_stage_1_reg[2]_5\(11),
      O => \stage2[1].median_i_stage_2[1][32]_i_31_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(8),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(8),
      I2 => \stage1[3].median_i_stage_1_reg[3]_2\(9),
      I3 => \stage1[2].median_i_stage_1_reg[2]_5\(9),
      O => \stage2[1].median_i_stage_2[1][32]_i_32_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(6),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(6),
      I2 => \stage1[2].median_i_stage_1_reg[2]_5\(7),
      I3 => \stage1[3].median_i_stage_1_reg[3]_2\(7),
      O => \stage2[1].median_i_stage_2[1][32]_i_33_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(4),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(4),
      I2 => \stage1[2].median_i_stage_1_reg[2]_5\(5),
      I3 => \stage1[3].median_i_stage_1_reg[3]_2\(5),
      O => \stage2[1].median_i_stage_2[1][32]_i_34_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(2),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(2),
      I2 => \stage1[2].median_i_stage_1_reg[2]_5\(3),
      I3 => \stage1[3].median_i_stage_1_reg[3]_2\(3),
      O => \stage2[1].median_i_stage_2[1][32]_i_35_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(0),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(0),
      I2 => \stage1[2].median_i_stage_1_reg[2]_5\(1),
      I3 => \stage1[3].median_i_stage_1_reg[3]_2\(1),
      O => \stage2[1].median_i_stage_2[1][32]_i_36_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(6),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(6),
      I2 => \stage1[3].median_i_stage_1_reg[3]_2\(7),
      I3 => \stage1[2].median_i_stage_1_reg[2]_5\(7),
      O => \stage2[1].median_i_stage_2[1][32]_i_37_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(4),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(4),
      I2 => \stage1[3].median_i_stage_1_reg[3]_2\(5),
      I3 => \stage1[2].median_i_stage_1_reg[2]_5\(5),
      O => \stage2[1].median_i_stage_2[1][32]_i_38_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(2),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(2),
      I2 => \stage1[3].median_i_stage_1_reg[3]_2\(3),
      I3 => \stage1[2].median_i_stage_1_reg[2]_5\(3),
      O => \stage2[1].median_i_stage_2[1][32]_i_39_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(32),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(32),
      O => \stage2[1].median_i_stage_2[1][32]_i_4_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(0),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(0),
      I2 => \stage1[3].median_i_stage_1_reg[3]_2\(1),
      I3 => \stage1[2].median_i_stage_1_reg[2]_5\(1),
      O => \stage2[1].median_i_stage_2[1][32]_i_40_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(32),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(32),
      O => \stage2[1].median_i_stage_2[1][32]_i_5_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(30),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(30),
      I2 => \stage1[2].median_i_stage_1_reg[2]_5\(31),
      I3 => \stage1[3].median_i_stage_1_reg[3]_2\(31),
      O => \stage2[1].median_i_stage_2[1][32]_i_7_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(28),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(28),
      I2 => \stage1[2].median_i_stage_1_reg[2]_5\(29),
      I3 => \stage1[3].median_i_stage_1_reg[3]_2\(29),
      O => \stage2[1].median_i_stage_2[1][32]_i_8_n_0\
    );
\stage2[1].median_i_stage_2[1][32]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \stage1[3].median_i_stage_1_reg[3]_2\(26),
      I1 => \stage1[2].median_i_stage_1_reg[2]_5\(26),
      I2 => \stage1[2].median_i_stage_1_reg[2]_5\(27),
      I3 => \stage1[3].median_i_stage_1_reg[3]_2\(27),
      O => \stage2[1].median_i_stage_2[1][32]_i_9_n_0\
    );
\stage2[1].median_i_stage_2[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(3),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(3),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][3]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(4),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(4),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][4]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(5),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(5),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][5]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(6),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(6),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][6]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(7),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(7),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][7]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(8),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(8),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][8]_i_1_n_0\
    );
\stage2[1].median_i_stage_2[1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \stage1[2].median_i_stage_1_reg[2]_5\(9),
      I1 => \stage1[3].median_i_stage_1_reg[3]_2\(9),
      I2 => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      O => \stage2[1].median_i_stage_2[1][9]_i_1_n_0\
    );
\stage2[1].median_i_stage_2_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][0]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(0),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][10]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(10),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][11]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(11),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][12]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(12),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][13]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(13),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][14]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(14),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][15]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(15),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][16]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(16),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][17]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(17),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][18]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(18),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][19]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(19),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][1]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(1),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][20]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(20),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][21]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(21),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][22]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(22),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][23]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(23),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][24]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(24),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][25]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(25),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][26]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(26),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][27]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(27),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][28]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(28),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][29]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(29),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][2]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(2),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][30]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(30),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][31]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(31),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][32]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(32),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][32]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage2[1].median_i_stage_2_reg[1][32]_i_24_n_0\,
      CO(3) => \stage2[1].median_i_stage_2_reg[1][32]_i_15_n_0\,
      CO(2) => \stage2[1].median_i_stage_2_reg[1][32]_i_15_n_1\,
      CO(1) => \stage2[1].median_i_stage_2_reg[1][32]_i_15_n_2\,
      CO(0) => \stage2[1].median_i_stage_2_reg[1][32]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \stage2[1].median_i_stage_2[1][32]_i_25_n_0\,
      DI(2) => \stage2[1].median_i_stage_2[1][32]_i_26_n_0\,
      DI(1) => \stage2[1].median_i_stage_2[1][32]_i_27_n_0\,
      DI(0) => \stage2[1].median_i_stage_2[1][32]_i_28_n_0\,
      O(3 downto 0) => \NLW_stage2[1].median_i_stage_2_reg[1][32]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage2[1].median_i_stage_2[1][32]_i_29_n_0\,
      S(2) => \stage2[1].median_i_stage_2[1][32]_i_30_n_0\,
      S(1) => \stage2[1].median_i_stage_2[1][32]_i_31_n_0\,
      S(0) => \stage2[1].median_i_stage_2[1][32]_i_32_n_0\
    );
\stage2[1].median_i_stage_2_reg[1][32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage2[1].median_i_stage_2_reg[1][32]_i_3_n_0\,
      CO(3 downto 1) => \NLW_stage2[1].median_i_stage_2_reg[1][32]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \stage2[1].median_i_stage_2_reg[1][32]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \stage2[1].median_i_stage_2[1][32]_i_4_n_0\,
      O(3 downto 0) => \NLW_stage2[1].median_i_stage_2_reg[1][32]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \stage2[1].median_i_stage_2[1][32]_i_5_n_0\
    );
\stage2[1].median_i_stage_2_reg[1][32]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stage2[1].median_i_stage_2_reg[1][32]_i_24_n_0\,
      CO(2) => \stage2[1].median_i_stage_2_reg[1][32]_i_24_n_1\,
      CO(1) => \stage2[1].median_i_stage_2_reg[1][32]_i_24_n_2\,
      CO(0) => \stage2[1].median_i_stage_2_reg[1][32]_i_24_n_3\,
      CYINIT => '1',
      DI(3) => \stage2[1].median_i_stage_2[1][32]_i_33_n_0\,
      DI(2) => \stage2[1].median_i_stage_2[1][32]_i_34_n_0\,
      DI(1) => \stage2[1].median_i_stage_2[1][32]_i_35_n_0\,
      DI(0) => \stage2[1].median_i_stage_2[1][32]_i_36_n_0\,
      O(3 downto 0) => \NLW_stage2[1].median_i_stage_2_reg[1][32]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage2[1].median_i_stage_2[1][32]_i_37_n_0\,
      S(2) => \stage2[1].median_i_stage_2[1][32]_i_38_n_0\,
      S(1) => \stage2[1].median_i_stage_2[1][32]_i_39_n_0\,
      S(0) => \stage2[1].median_i_stage_2[1][32]_i_40_n_0\
    );
\stage2[1].median_i_stage_2_reg[1][32]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage2[1].median_i_stage_2_reg[1][32]_i_6_n_0\,
      CO(3) => \stage2[1].median_i_stage_2_reg[1][32]_i_3_n_0\,
      CO(2) => \stage2[1].median_i_stage_2_reg[1][32]_i_3_n_1\,
      CO(1) => \stage2[1].median_i_stage_2_reg[1][32]_i_3_n_2\,
      CO(0) => \stage2[1].median_i_stage_2_reg[1][32]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \stage2[1].median_i_stage_2[1][32]_i_7_n_0\,
      DI(2) => \stage2[1].median_i_stage_2[1][32]_i_8_n_0\,
      DI(1) => \stage2[1].median_i_stage_2[1][32]_i_9_n_0\,
      DI(0) => \stage2[1].median_i_stage_2[1][32]_i_10_n_0\,
      O(3 downto 0) => \NLW_stage2[1].median_i_stage_2_reg[1][32]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage2[1].median_i_stage_2[1][32]_i_11_n_0\,
      S(2) => \stage2[1].median_i_stage_2[1][32]_i_12_n_0\,
      S(1) => \stage2[1].median_i_stage_2[1][32]_i_13_n_0\,
      S(0) => \stage2[1].median_i_stage_2[1][32]_i_14_n_0\
    );
\stage2[1].median_i_stage_2_reg[1][32]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage2[1].median_i_stage_2_reg[1][32]_i_15_n_0\,
      CO(3) => \stage2[1].median_i_stage_2_reg[1][32]_i_6_n_0\,
      CO(2) => \stage2[1].median_i_stage_2_reg[1][32]_i_6_n_1\,
      CO(1) => \stage2[1].median_i_stage_2_reg[1][32]_i_6_n_2\,
      CO(0) => \stage2[1].median_i_stage_2_reg[1][32]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \stage2[1].median_i_stage_2[1][32]_i_16_n_0\,
      DI(2) => \stage2[1].median_i_stage_2[1][32]_i_17_n_0\,
      DI(1) => \stage2[1].median_i_stage_2[1][32]_i_18_n_0\,
      DI(0) => \stage2[1].median_i_stage_2[1][32]_i_19_n_0\,
      O(3 downto 0) => \NLW_stage2[1].median_i_stage_2_reg[1][32]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \stage2[1].median_i_stage_2[1][32]_i_20_n_0\,
      S(2) => \stage2[1].median_i_stage_2[1][32]_i_21_n_0\,
      S(1) => \stage2[1].median_i_stage_2[1][32]_i_22_n_0\,
      S(0) => \stage2[1].median_i_stage_2[1][32]_i_23_n_0\
    );
\stage2[1].median_i_stage_2_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][3]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(3),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][4]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(4),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][5]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(5),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][6]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(6),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][7]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(7),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][8]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(8),
      R => '0'
    );
\stage2[1].median_i_stage_2_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stage2[1].median_i_stage_2[1][9]_i_1_n_0\,
      Q => \stage2[1].median_i_stage_2_reg[1]_12\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_tresholding_0_0_median_searcher_i is
  port (
    a_or_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    median_dist_i_out : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_tresholding_0_0_median_searcher_i : entity is "median_searcher_i";
end system_tresholding_0_0_median_searcher_i;

architecture STRUCTURE of system_tresholding_0_0_median_searcher_i is
  signal a_bigger_than_b : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal a_or_b_temp : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__3_i_2_n_0\ : STD_LOGIC;
  signal a_or_b_temp_carry_i_1_n_0 : STD_LOGIC;
  signal a_or_b_temp_carry_i_2_n_0 : STD_LOGIC;
  signal a_or_b_temp_carry_i_3_n_0 : STD_LOGIC;
  signal a_or_b_temp_carry_i_4_n_0 : STD_LOGIC;
  signal a_or_b_temp_carry_i_5_n_0 : STD_LOGIC;
  signal a_or_b_temp_carry_i_6_n_0 : STD_LOGIC;
  signal a_or_b_temp_carry_i_7_n_0 : STD_LOGIC;
  signal a_or_b_temp_carry_i_8_n_0 : STD_LOGIC;
  signal a_or_b_temp_carry_n_0 : STD_LOGIC;
  signal a_or_b_temp_carry_n_1 : STD_LOGIC;
  signal a_or_b_temp_carry_n_2 : STD_LOGIC;
  signal a_or_b_temp_carry_n_3 : STD_LOGIC;
  signal \biggen_than_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_n_2\ : STD_LOGIC;
  signal \biggen_than_carry__0_n_3\ : STD_LOGIC;
  signal \biggen_than_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_2__0_n_0\ : STD_LOGIC;
  signal biggen_than_carry_i_3_n_0 : STD_LOGIC;
  signal biggen_than_carry_i_4_n_0 : STD_LOGIC;
  signal \biggen_than_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_8__0_n_0\ : STD_LOGIC;
  signal biggen_than_carry_n_0 : STD_LOGIC;
  signal biggen_than_carry_n_1 : STD_LOGIC;
  signal biggen_than_carry_n_2 : STD_LOGIC;
  signal biggen_than_carry_n_3 : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal bigger_than_cnt_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \bigger_than_cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \smaller_than_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal smaller_than_cnt_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \smaller_than_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal substact_reg0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \substact_reg0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_5__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_6__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_7__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_8__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_5__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_6__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_7__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_8__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_5__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_6__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_7__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_8__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_5__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_6__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_7__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_8__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__7_i_1__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_8__0_n_0\ : STD_LOGIC;
  signal substact_reg0_carry_n_0 : STD_LOGIC;
  signal substact_reg0_carry_n_1 : STD_LOGIC;
  signal substact_reg0_carry_n_2 : STD_LOGIC;
  signal substact_reg0_carry_n_3 : STD_LOGIC;
  signal NLW_a_or_b_temp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_a_or_b_temp_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_biggen_than_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_biggen_than_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_biggen_than_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_smaller_than_cnt_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_smaller_than_cnt_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_substact_reg0_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_substact_reg0_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of a_or_b_temp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of biggen_than_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \biggen_than_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[32]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[32]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of substact_reg0_carry : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__7\ : label is 35;
begin
a_or_b_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => a_or_b_temp,
      Q => a_or_b(0),
      R => '0'
    );
a_or_b_temp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => a_or_b_temp_carry_n_0,
      CO(2) => a_or_b_temp_carry_n_1,
      CO(1) => a_or_b_temp_carry_n_2,
      CO(0) => a_or_b_temp_carry_n_3,
      CYINIT => '1',
      DI(3) => a_or_b_temp_carry_i_1_n_0,
      DI(2) => a_or_b_temp_carry_i_2_n_0,
      DI(1) => a_or_b_temp_carry_i_3_n_0,
      DI(0) => a_or_b_temp_carry_i_4_n_0,
      O(3 downto 0) => NLW_a_or_b_temp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => a_or_b_temp_carry_i_5_n_0,
      S(2) => a_or_b_temp_carry_i_6_n_0,
      S(1) => a_or_b_temp_carry_i_7_n_0,
      S(0) => a_or_b_temp_carry_i_8_n_0
    );
\a_or_b_temp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => a_or_b_temp_carry_n_0,
      CO(3) => \a_or_b_temp_carry__0_n_0\,
      CO(2) => \a_or_b_temp_carry__0_n_1\,
      CO(1) => \a_or_b_temp_carry__0_n_2\,
      CO(0) => \a_or_b_temp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__0_i_1_n_0\,
      DI(2) => \a_or_b_temp_carry__0_i_2_n_0\,
      DI(1) => \a_or_b_temp_carry__0_i_3_n_0\,
      DI(0) => \a_or_b_temp_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__0_i_5_n_0\,
      S(2) => \a_or_b_temp_carry__0_i_6_n_0\,
      S(1) => \a_or_b_temp_carry__0_i_7_n_0\,
      S(0) => \a_or_b_temp_carry__0_i_8_n_0\
    );
\a_or_b_temp_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => smaller_than_cnt_reg(15),
      I3 => bigger_than_cnt_reg(15),
      O => \a_or_b_temp_carry__0_i_1_n_0\
    );
\a_or_b_temp_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => smaller_than_cnt_reg(13),
      I3 => bigger_than_cnt_reg(13),
      O => \a_or_b_temp_carry__0_i_2_n_0\
    );
\a_or_b_temp_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => smaller_than_cnt_reg(11),
      I3 => bigger_than_cnt_reg(11),
      O => \a_or_b_temp_carry__0_i_3_n_0\
    );
\a_or_b_temp_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => smaller_than_cnt_reg(9),
      I3 => bigger_than_cnt_reg(9),
      O => \a_or_b_temp_carry__0_i_4_n_0\
    );
\a_or_b_temp_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => bigger_than_cnt_reg(15),
      I3 => smaller_than_cnt_reg(15),
      O => \a_or_b_temp_carry__0_i_5_n_0\
    );
\a_or_b_temp_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => bigger_than_cnt_reg(13),
      I3 => smaller_than_cnt_reg(13),
      O => \a_or_b_temp_carry__0_i_6_n_0\
    );
\a_or_b_temp_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => bigger_than_cnt_reg(11),
      I3 => smaller_than_cnt_reg(11),
      O => \a_or_b_temp_carry__0_i_7_n_0\
    );
\a_or_b_temp_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => bigger_than_cnt_reg(9),
      I3 => smaller_than_cnt_reg(9),
      O => \a_or_b_temp_carry__0_i_8_n_0\
    );
\a_or_b_temp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__0_n_0\,
      CO(3) => \a_or_b_temp_carry__1_n_0\,
      CO(2) => \a_or_b_temp_carry__1_n_1\,
      CO(1) => \a_or_b_temp_carry__1_n_2\,
      CO(0) => \a_or_b_temp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__1_i_1_n_0\,
      DI(2) => \a_or_b_temp_carry__1_i_2_n_0\,
      DI(1) => \a_or_b_temp_carry__1_i_3_n_0\,
      DI(0) => \a_or_b_temp_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__1_i_5_n_0\,
      S(2) => \a_or_b_temp_carry__1_i_6_n_0\,
      S(1) => \a_or_b_temp_carry__1_i_7_n_0\,
      S(0) => \a_or_b_temp_carry__1_i_8_n_0\
    );
\a_or_b_temp_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => smaller_than_cnt_reg(23),
      I3 => bigger_than_cnt_reg(23),
      O => \a_or_b_temp_carry__1_i_1_n_0\
    );
\a_or_b_temp_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => smaller_than_cnt_reg(21),
      I3 => bigger_than_cnt_reg(21),
      O => \a_or_b_temp_carry__1_i_2_n_0\
    );
\a_or_b_temp_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => smaller_than_cnt_reg(19),
      I3 => bigger_than_cnt_reg(19),
      O => \a_or_b_temp_carry__1_i_3_n_0\
    );
\a_or_b_temp_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => smaller_than_cnt_reg(17),
      I3 => bigger_than_cnt_reg(17),
      O => \a_or_b_temp_carry__1_i_4_n_0\
    );
\a_or_b_temp_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => bigger_than_cnt_reg(23),
      I3 => smaller_than_cnt_reg(23),
      O => \a_or_b_temp_carry__1_i_5_n_0\
    );
\a_or_b_temp_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => bigger_than_cnt_reg(21),
      I3 => smaller_than_cnt_reg(21),
      O => \a_or_b_temp_carry__1_i_6_n_0\
    );
\a_or_b_temp_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => bigger_than_cnt_reg(19),
      I3 => smaller_than_cnt_reg(19),
      O => \a_or_b_temp_carry__1_i_7_n_0\
    );
\a_or_b_temp_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => bigger_than_cnt_reg(17),
      I3 => smaller_than_cnt_reg(17),
      O => \a_or_b_temp_carry__1_i_8_n_0\
    );
\a_or_b_temp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__1_n_0\,
      CO(3) => \a_or_b_temp_carry__2_n_0\,
      CO(2) => \a_or_b_temp_carry__2_n_1\,
      CO(1) => \a_or_b_temp_carry__2_n_2\,
      CO(0) => \a_or_b_temp_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__2_i_1_n_0\,
      DI(2) => \a_or_b_temp_carry__2_i_2_n_0\,
      DI(1) => \a_or_b_temp_carry__2_i_3_n_0\,
      DI(0) => \a_or_b_temp_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__2_i_5_n_0\,
      S(2) => \a_or_b_temp_carry__2_i_6_n_0\,
      S(1) => \a_or_b_temp_carry__2_i_7_n_0\,
      S(0) => \a_or_b_temp_carry__2_i_8_n_0\
    );
\a_or_b_temp_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => smaller_than_cnt_reg(31),
      I3 => bigger_than_cnt_reg(31),
      O => \a_or_b_temp_carry__2_i_1_n_0\
    );
\a_or_b_temp_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => smaller_than_cnt_reg(29),
      I3 => bigger_than_cnt_reg(29),
      O => \a_or_b_temp_carry__2_i_2_n_0\
    );
\a_or_b_temp_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => smaller_than_cnt_reg(27),
      I3 => bigger_than_cnt_reg(27),
      O => \a_or_b_temp_carry__2_i_3_n_0\
    );
\a_or_b_temp_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => smaller_than_cnt_reg(25),
      I3 => bigger_than_cnt_reg(25),
      O => \a_or_b_temp_carry__2_i_4_n_0\
    );
\a_or_b_temp_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => bigger_than_cnt_reg(31),
      I3 => smaller_than_cnt_reg(31),
      O => \a_or_b_temp_carry__2_i_5_n_0\
    );
\a_or_b_temp_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => bigger_than_cnt_reg(29),
      I3 => smaller_than_cnt_reg(29),
      O => \a_or_b_temp_carry__2_i_6_n_0\
    );
\a_or_b_temp_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => bigger_than_cnt_reg(27),
      I3 => smaller_than_cnt_reg(27),
      O => \a_or_b_temp_carry__2_i_7_n_0\
    );
\a_or_b_temp_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => bigger_than_cnt_reg(25),
      I3 => smaller_than_cnt_reg(25),
      O => \a_or_b_temp_carry__2_i_8_n_0\
    );
\a_or_b_temp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__2_n_0\,
      CO(3 downto 1) => \NLW_a_or_b_temp_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => a_or_b_temp,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \a_or_b_temp_carry__3_i_1__0_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \a_or_b_temp_carry__3_i_2_n_0\
    );
\a_or_b_temp_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bigger_than_cnt_reg(32),
      I1 => smaller_than_cnt_reg(32),
      O => \a_or_b_temp_carry__3_i_1__0_n_0\
    );
\a_or_b_temp_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => smaller_than_cnt_reg(32),
      I1 => bigger_than_cnt_reg(32),
      O => \a_or_b_temp_carry__3_i_2_n_0\
    );
a_or_b_temp_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => smaller_than_cnt_reg(7),
      I3 => bigger_than_cnt_reg(7),
      O => a_or_b_temp_carry_i_1_n_0
    );
a_or_b_temp_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => smaller_than_cnt_reg(5),
      I3 => bigger_than_cnt_reg(5),
      O => a_or_b_temp_carry_i_2_n_0
    );
a_or_b_temp_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => smaller_than_cnt_reg(3),
      I3 => bigger_than_cnt_reg(3),
      O => a_or_b_temp_carry_i_3_n_0
    );
a_or_b_temp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => smaller_than_cnt_reg(1),
      I3 => bigger_than_cnt_reg(1),
      O => a_or_b_temp_carry_i_4_n_0
    );
a_or_b_temp_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => bigger_than_cnt_reg(7),
      I3 => smaller_than_cnt_reg(7),
      O => a_or_b_temp_carry_i_5_n_0
    );
a_or_b_temp_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => bigger_than_cnt_reg(5),
      I3 => smaller_than_cnt_reg(5),
      O => a_or_b_temp_carry_i_6_n_0
    );
a_or_b_temp_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => bigger_than_cnt_reg(3),
      I3 => smaller_than_cnt_reg(3),
      O => a_or_b_temp_carry_i_7_n_0
    );
a_or_b_temp_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => bigger_than_cnt_reg(1),
      I3 => smaller_than_cnt_reg(1),
      O => a_or_b_temp_carry_i_8_n_0
    );
biggen_than_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => biggen_than_carry_n_0,
      CO(2) => biggen_than_carry_n_1,
      CO(1) => biggen_than_carry_n_2,
      CO(0) => biggen_than_carry_n_3,
      CYINIT => '1',
      DI(3) => \biggen_than_carry_i_1__0_n_0\,
      DI(2) => \biggen_than_carry_i_2__0_n_0\,
      DI(1) => biggen_than_carry_i_3_n_0,
      DI(0) => biggen_than_carry_i_4_n_0,
      O(3 downto 0) => NLW_biggen_than_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \biggen_than_carry_i_5__1_n_0\,
      S(2) => \biggen_than_carry_i_6__1_n_0\,
      S(1) => \biggen_than_carry_i_7__0_n_0\,
      S(0) => \biggen_than_carry_i_8__0_n_0\
    );
\biggen_than_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => biggen_than_carry_n_0,
      CO(3) => \NLW_biggen_than_carry__0_CO_UNCONNECTED\(3),
      CO(2) => sel,
      CO(1) => \biggen_than_carry__0_n_2\,
      CO(0) => \biggen_than_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \biggen_than_carry__0_i_1_n_0\,
      DI(1) => \biggen_than_carry__0_i_2__0_n_0\,
      DI(0) => \biggen_than_carry__0_i_3__0_n_0\,
      O(3 downto 0) => \NLW_biggen_than_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \biggen_than_carry__0_i_4__0_n_0\,
      S(1) => \biggen_than_carry__0_i_5__1_n_0\,
      S(0) => \biggen_than_carry__0_i_6__1_n_0\
    );
\biggen_than_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \biggen_than_carry__0_i_1_n_0\
    );
\biggen_than_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \biggen_than_carry__0_i_2__0_n_0\
    );
\biggen_than_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \biggen_than_carry__0_i_3__0_n_0\
    );
\biggen_than_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \biggen_than_carry__0_i_4__0_n_0\
    );
\biggen_than_carry__0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \biggen_than_carry__0_i_5__1_n_0\
    );
\biggen_than_carry__0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \biggen_than_carry__0_i_6__1_n_0\
    );
\biggen_than_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \biggen_than_carry_i_1__0_n_0\
    );
\biggen_than_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \biggen_than_carry_i_2__0_n_0\
    );
biggen_than_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => biggen_than_carry_i_3_n_0
    );
biggen_than_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => biggen_than_carry_i_4_n_0
    );
\biggen_than_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \biggen_than_carry_i_5__1_n_0\
    );
\biggen_than_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \biggen_than_carry_i_6__1_n_0\
    );
\biggen_than_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      O => \biggen_than_carry_i_7__0_n_0\
    );
\biggen_than_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \biggen_than_carry_i_8__0_n_0\
    );
\bigger_than_cnt[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      O => \bigger_than_cnt[0]_i_2_n_0\
    );
\bigger_than_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_1_n_7\,
      Q => bigger_than_cnt_reg(0),
      R => E(0)
    );
\bigger_than_cnt_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bigger_than_cnt_reg[0]_i_1_n_0\,
      CO(2) => \bigger_than_cnt_reg[0]_i_1_n_1\,
      CO(1) => \bigger_than_cnt_reg[0]_i_1_n_2\,
      CO(0) => \bigger_than_cnt_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \bigger_than_cnt_reg[0]_i_1_n_4\,
      O(2) => \bigger_than_cnt_reg[0]_i_1_n_5\,
      O(1) => \bigger_than_cnt_reg[0]_i_1_n_6\,
      O(0) => \bigger_than_cnt_reg[0]_i_1_n_7\,
      S(3 downto 1) => bigger_than_cnt_reg(3 downto 1),
      S(0) => \bigger_than_cnt[0]_i_2_n_0\
    );
\bigger_than_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1_n_5\,
      Q => bigger_than_cnt_reg(10),
      R => E(0)
    );
\bigger_than_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1_n_4\,
      Q => bigger_than_cnt_reg(11),
      R => E(0)
    );
\bigger_than_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1_n_7\,
      Q => bigger_than_cnt_reg(12),
      R => E(0)
    );
\bigger_than_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[8]_i_1_n_0\,
      CO(3) => \bigger_than_cnt_reg[12]_i_1_n_0\,
      CO(2) => \bigger_than_cnt_reg[12]_i_1_n_1\,
      CO(1) => \bigger_than_cnt_reg[12]_i_1_n_2\,
      CO(0) => \bigger_than_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[12]_i_1_n_4\,
      O(2) => \bigger_than_cnt_reg[12]_i_1_n_5\,
      O(1) => \bigger_than_cnt_reg[12]_i_1_n_6\,
      O(0) => \bigger_than_cnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(15 downto 12)
    );
\bigger_than_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1_n_6\,
      Q => bigger_than_cnt_reg(13),
      R => E(0)
    );
\bigger_than_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1_n_5\,
      Q => bigger_than_cnt_reg(14),
      R => E(0)
    );
\bigger_than_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1_n_4\,
      Q => bigger_than_cnt_reg(15),
      R => E(0)
    );
\bigger_than_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1_n_7\,
      Q => bigger_than_cnt_reg(16),
      R => E(0)
    );
\bigger_than_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[12]_i_1_n_0\,
      CO(3) => \bigger_than_cnt_reg[16]_i_1_n_0\,
      CO(2) => \bigger_than_cnt_reg[16]_i_1_n_1\,
      CO(1) => \bigger_than_cnt_reg[16]_i_1_n_2\,
      CO(0) => \bigger_than_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[16]_i_1_n_4\,
      O(2) => \bigger_than_cnt_reg[16]_i_1_n_5\,
      O(1) => \bigger_than_cnt_reg[16]_i_1_n_6\,
      O(0) => \bigger_than_cnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(19 downto 16)
    );
\bigger_than_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1_n_6\,
      Q => bigger_than_cnt_reg(17),
      R => E(0)
    );
\bigger_than_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1_n_5\,
      Q => bigger_than_cnt_reg(18),
      R => E(0)
    );
\bigger_than_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1_n_4\,
      Q => bigger_than_cnt_reg(19),
      R => E(0)
    );
\bigger_than_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_1_n_6\,
      Q => bigger_than_cnt_reg(1),
      R => E(0)
    );
\bigger_than_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1_n_7\,
      Q => bigger_than_cnt_reg(20),
      R => E(0)
    );
\bigger_than_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[16]_i_1_n_0\,
      CO(3) => \bigger_than_cnt_reg[20]_i_1_n_0\,
      CO(2) => \bigger_than_cnt_reg[20]_i_1_n_1\,
      CO(1) => \bigger_than_cnt_reg[20]_i_1_n_2\,
      CO(0) => \bigger_than_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[20]_i_1_n_4\,
      O(2) => \bigger_than_cnt_reg[20]_i_1_n_5\,
      O(1) => \bigger_than_cnt_reg[20]_i_1_n_6\,
      O(0) => \bigger_than_cnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(23 downto 20)
    );
\bigger_than_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1_n_6\,
      Q => bigger_than_cnt_reg(21),
      R => E(0)
    );
\bigger_than_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1_n_5\,
      Q => bigger_than_cnt_reg(22),
      R => E(0)
    );
\bigger_than_cnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1_n_4\,
      Q => bigger_than_cnt_reg(23),
      R => E(0)
    );
\bigger_than_cnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1_n_7\,
      Q => bigger_than_cnt_reg(24),
      R => E(0)
    );
\bigger_than_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[20]_i_1_n_0\,
      CO(3) => \bigger_than_cnt_reg[24]_i_1_n_0\,
      CO(2) => \bigger_than_cnt_reg[24]_i_1_n_1\,
      CO(1) => \bigger_than_cnt_reg[24]_i_1_n_2\,
      CO(0) => \bigger_than_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[24]_i_1_n_4\,
      O(2) => \bigger_than_cnt_reg[24]_i_1_n_5\,
      O(1) => \bigger_than_cnt_reg[24]_i_1_n_6\,
      O(0) => \bigger_than_cnt_reg[24]_i_1_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(27 downto 24)
    );
\bigger_than_cnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1_n_6\,
      Q => bigger_than_cnt_reg(25),
      R => E(0)
    );
\bigger_than_cnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1_n_5\,
      Q => bigger_than_cnt_reg(26),
      R => E(0)
    );
\bigger_than_cnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1_n_4\,
      Q => bigger_than_cnt_reg(27),
      R => E(0)
    );
\bigger_than_cnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1_n_7\,
      Q => bigger_than_cnt_reg(28),
      R => E(0)
    );
\bigger_than_cnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[24]_i_1_n_0\,
      CO(3) => \bigger_than_cnt_reg[28]_i_1_n_0\,
      CO(2) => \bigger_than_cnt_reg[28]_i_1_n_1\,
      CO(1) => \bigger_than_cnt_reg[28]_i_1_n_2\,
      CO(0) => \bigger_than_cnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[28]_i_1_n_4\,
      O(2) => \bigger_than_cnt_reg[28]_i_1_n_5\,
      O(1) => \bigger_than_cnt_reg[28]_i_1_n_6\,
      O(0) => \bigger_than_cnt_reg[28]_i_1_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(31 downto 28)
    );
\bigger_than_cnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1_n_6\,
      Q => bigger_than_cnt_reg(29),
      R => E(0)
    );
\bigger_than_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_1_n_5\,
      Q => bigger_than_cnt_reg(2),
      R => E(0)
    );
\bigger_than_cnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1_n_5\,
      Q => bigger_than_cnt_reg(30),
      R => E(0)
    );
\bigger_than_cnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1_n_4\,
      Q => bigger_than_cnt_reg(31),
      R => E(0)
    );
\bigger_than_cnt_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[32]_i_1_n_7\,
      Q => bigger_than_cnt_reg(32),
      R => E(0)
    );
\bigger_than_cnt_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[28]_i_1_n_0\,
      CO(3 downto 0) => \NLW_bigger_than_cnt_reg[32]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_bigger_than_cnt_reg[32]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \bigger_than_cnt_reg[32]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => bigger_than_cnt_reg(32)
    );
\bigger_than_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_1_n_4\,
      Q => bigger_than_cnt_reg(3),
      R => E(0)
    );
\bigger_than_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1_n_7\,
      Q => bigger_than_cnt_reg(4),
      R => E(0)
    );
\bigger_than_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[0]_i_1_n_0\,
      CO(3) => \bigger_than_cnt_reg[4]_i_1_n_0\,
      CO(2) => \bigger_than_cnt_reg[4]_i_1_n_1\,
      CO(1) => \bigger_than_cnt_reg[4]_i_1_n_2\,
      CO(0) => \bigger_than_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[4]_i_1_n_4\,
      O(2) => \bigger_than_cnt_reg[4]_i_1_n_5\,
      O(1) => \bigger_than_cnt_reg[4]_i_1_n_6\,
      O(0) => \bigger_than_cnt_reg[4]_i_1_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(7 downto 4)
    );
\bigger_than_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1_n_6\,
      Q => bigger_than_cnt_reg(5),
      R => E(0)
    );
\bigger_than_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1_n_5\,
      Q => bigger_than_cnt_reg(6),
      R => E(0)
    );
\bigger_than_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1_n_4\,
      Q => bigger_than_cnt_reg(7),
      R => E(0)
    );
\bigger_than_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1_n_7\,
      Q => bigger_than_cnt_reg(8),
      R => E(0)
    );
\bigger_than_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[4]_i_1_n_0\,
      CO(3) => \bigger_than_cnt_reg[8]_i_1_n_0\,
      CO(2) => \bigger_than_cnt_reg[8]_i_1_n_1\,
      CO(1) => \bigger_than_cnt_reg[8]_i_1_n_2\,
      CO(0) => \bigger_than_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[8]_i_1_n_4\,
      O(2) => \bigger_than_cnt_reg[8]_i_1_n_5\,
      O(1) => \bigger_than_cnt_reg[8]_i_1_n_6\,
      O(0) => \bigger_than_cnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(11 downto 8)
    );
\bigger_than_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1_n_6\,
      Q => bigger_than_cnt_reg(9),
      R => E(0)
    );
\smaller_than_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel,
      O => \smaller_than_cnt[0]_i_1_n_0\
    );
\smaller_than_cnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => smaller_than_cnt_reg(0),
      O => \smaller_than_cnt[0]_i_3_n_0\
    );
\smaller_than_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2_n_7\,
      Q => smaller_than_cnt_reg(0),
      R => E(0)
    );
\smaller_than_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \smaller_than_cnt_reg[0]_i_2_n_0\,
      CO(2) => \smaller_than_cnt_reg[0]_i_2_n_1\,
      CO(1) => \smaller_than_cnt_reg[0]_i_2_n_2\,
      CO(0) => \smaller_than_cnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \smaller_than_cnt_reg[0]_i_2_n_4\,
      O(2) => \smaller_than_cnt_reg[0]_i_2_n_5\,
      O(1) => \smaller_than_cnt_reg[0]_i_2_n_6\,
      O(0) => \smaller_than_cnt_reg[0]_i_2_n_7\,
      S(3 downto 1) => smaller_than_cnt_reg(3 downto 1),
      S(0) => \smaller_than_cnt[0]_i_3_n_0\
    );
\smaller_than_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1_n_5\,
      Q => smaller_than_cnt_reg(10),
      R => E(0)
    );
\smaller_than_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1_n_4\,
      Q => smaller_than_cnt_reg(11),
      R => E(0)
    );
\smaller_than_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1_n_7\,
      Q => smaller_than_cnt_reg(12),
      R => E(0)
    );
\smaller_than_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[8]_i_1_n_0\,
      CO(3) => \smaller_than_cnt_reg[12]_i_1_n_0\,
      CO(2) => \smaller_than_cnt_reg[12]_i_1_n_1\,
      CO(1) => \smaller_than_cnt_reg[12]_i_1_n_2\,
      CO(0) => \smaller_than_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[12]_i_1_n_4\,
      O(2) => \smaller_than_cnt_reg[12]_i_1_n_5\,
      O(1) => \smaller_than_cnt_reg[12]_i_1_n_6\,
      O(0) => \smaller_than_cnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(15 downto 12)
    );
\smaller_than_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1_n_6\,
      Q => smaller_than_cnt_reg(13),
      R => E(0)
    );
\smaller_than_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1_n_5\,
      Q => smaller_than_cnt_reg(14),
      R => E(0)
    );
\smaller_than_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1_n_4\,
      Q => smaller_than_cnt_reg(15),
      R => E(0)
    );
\smaller_than_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1_n_7\,
      Q => smaller_than_cnt_reg(16),
      R => E(0)
    );
\smaller_than_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[12]_i_1_n_0\,
      CO(3) => \smaller_than_cnt_reg[16]_i_1_n_0\,
      CO(2) => \smaller_than_cnt_reg[16]_i_1_n_1\,
      CO(1) => \smaller_than_cnt_reg[16]_i_1_n_2\,
      CO(0) => \smaller_than_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[16]_i_1_n_4\,
      O(2) => \smaller_than_cnt_reg[16]_i_1_n_5\,
      O(1) => \smaller_than_cnt_reg[16]_i_1_n_6\,
      O(0) => \smaller_than_cnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(19 downto 16)
    );
\smaller_than_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1_n_6\,
      Q => smaller_than_cnt_reg(17),
      R => E(0)
    );
\smaller_than_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1_n_5\,
      Q => smaller_than_cnt_reg(18),
      R => E(0)
    );
\smaller_than_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1_n_4\,
      Q => smaller_than_cnt_reg(19),
      R => E(0)
    );
\smaller_than_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2_n_6\,
      Q => smaller_than_cnt_reg(1),
      R => E(0)
    );
\smaller_than_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1_n_7\,
      Q => smaller_than_cnt_reg(20),
      R => E(0)
    );
\smaller_than_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[16]_i_1_n_0\,
      CO(3) => \smaller_than_cnt_reg[20]_i_1_n_0\,
      CO(2) => \smaller_than_cnt_reg[20]_i_1_n_1\,
      CO(1) => \smaller_than_cnt_reg[20]_i_1_n_2\,
      CO(0) => \smaller_than_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[20]_i_1_n_4\,
      O(2) => \smaller_than_cnt_reg[20]_i_1_n_5\,
      O(1) => \smaller_than_cnt_reg[20]_i_1_n_6\,
      O(0) => \smaller_than_cnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(23 downto 20)
    );
\smaller_than_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1_n_6\,
      Q => smaller_than_cnt_reg(21),
      R => E(0)
    );
\smaller_than_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1_n_5\,
      Q => smaller_than_cnt_reg(22),
      R => E(0)
    );
\smaller_than_cnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1_n_4\,
      Q => smaller_than_cnt_reg(23),
      R => E(0)
    );
\smaller_than_cnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1_n_7\,
      Q => smaller_than_cnt_reg(24),
      R => E(0)
    );
\smaller_than_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[20]_i_1_n_0\,
      CO(3) => \smaller_than_cnt_reg[24]_i_1_n_0\,
      CO(2) => \smaller_than_cnt_reg[24]_i_1_n_1\,
      CO(1) => \smaller_than_cnt_reg[24]_i_1_n_2\,
      CO(0) => \smaller_than_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[24]_i_1_n_4\,
      O(2) => \smaller_than_cnt_reg[24]_i_1_n_5\,
      O(1) => \smaller_than_cnt_reg[24]_i_1_n_6\,
      O(0) => \smaller_than_cnt_reg[24]_i_1_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(27 downto 24)
    );
\smaller_than_cnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1_n_6\,
      Q => smaller_than_cnt_reg(25),
      R => E(0)
    );
\smaller_than_cnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1_n_5\,
      Q => smaller_than_cnt_reg(26),
      R => E(0)
    );
\smaller_than_cnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1_n_4\,
      Q => smaller_than_cnt_reg(27),
      R => E(0)
    );
\smaller_than_cnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1_n_7\,
      Q => smaller_than_cnt_reg(28),
      R => E(0)
    );
\smaller_than_cnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[24]_i_1_n_0\,
      CO(3) => \smaller_than_cnt_reg[28]_i_1_n_0\,
      CO(2) => \smaller_than_cnt_reg[28]_i_1_n_1\,
      CO(1) => \smaller_than_cnt_reg[28]_i_1_n_2\,
      CO(0) => \smaller_than_cnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[28]_i_1_n_4\,
      O(2) => \smaller_than_cnt_reg[28]_i_1_n_5\,
      O(1) => \smaller_than_cnt_reg[28]_i_1_n_6\,
      O(0) => \smaller_than_cnt_reg[28]_i_1_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(31 downto 28)
    );
\smaller_than_cnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1_n_6\,
      Q => smaller_than_cnt_reg(29),
      R => E(0)
    );
\smaller_than_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2_n_5\,
      Q => smaller_than_cnt_reg(2),
      R => E(0)
    );
\smaller_than_cnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1_n_5\,
      Q => smaller_than_cnt_reg(30),
      R => E(0)
    );
\smaller_than_cnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1_n_4\,
      Q => smaller_than_cnt_reg(31),
      R => E(0)
    );
\smaller_than_cnt_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[32]_i_1_n_7\,
      Q => smaller_than_cnt_reg(32),
      R => E(0)
    );
\smaller_than_cnt_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[28]_i_1_n_0\,
      CO(3 downto 0) => \NLW_smaller_than_cnt_reg[32]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_smaller_than_cnt_reg[32]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \smaller_than_cnt_reg[32]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => smaller_than_cnt_reg(32)
    );
\smaller_than_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2_n_4\,
      Q => smaller_than_cnt_reg(3),
      R => E(0)
    );
\smaller_than_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1_n_7\,
      Q => smaller_than_cnt_reg(4),
      R => E(0)
    );
\smaller_than_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[0]_i_2_n_0\,
      CO(3) => \smaller_than_cnt_reg[4]_i_1_n_0\,
      CO(2) => \smaller_than_cnt_reg[4]_i_1_n_1\,
      CO(1) => \smaller_than_cnt_reg[4]_i_1_n_2\,
      CO(0) => \smaller_than_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[4]_i_1_n_4\,
      O(2) => \smaller_than_cnt_reg[4]_i_1_n_5\,
      O(1) => \smaller_than_cnt_reg[4]_i_1_n_6\,
      O(0) => \smaller_than_cnt_reg[4]_i_1_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(7 downto 4)
    );
\smaller_than_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1_n_6\,
      Q => smaller_than_cnt_reg(5),
      R => E(0)
    );
\smaller_than_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1_n_5\,
      Q => smaller_than_cnt_reg(6),
      R => E(0)
    );
\smaller_than_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1_n_4\,
      Q => smaller_than_cnt_reg(7),
      R => E(0)
    );
\smaller_than_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1_n_7\,
      Q => smaller_than_cnt_reg(8),
      R => E(0)
    );
\smaller_than_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[4]_i_1_n_0\,
      CO(3) => \smaller_than_cnt_reg[8]_i_1_n_0\,
      CO(2) => \smaller_than_cnt_reg[8]_i_1_n_1\,
      CO(1) => \smaller_than_cnt_reg[8]_i_1_n_2\,
      CO(0) => \smaller_than_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[8]_i_1_n_4\,
      O(2) => \smaller_than_cnt_reg[8]_i_1_n_5\,
      O(1) => \smaller_than_cnt_reg[8]_i_1_n_6\,
      O(0) => \smaller_than_cnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(11 downto 8)
    );
\smaller_than_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1_n_6\,
      Q => smaller_than_cnt_reg(9),
      R => E(0)
    );
substact_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => substact_reg0_carry_n_0,
      CO(2) => substact_reg0_carry_n_1,
      CO(1) => substact_reg0_carry_n_2,
      CO(0) => substact_reg0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => a_bigger_than_b(3 downto 0),
      O(3 downto 0) => substact_reg0(3 downto 0),
      S(3) => \substact_reg0_carry_i_5__0_n_0\,
      S(2) => \substact_reg0_carry_i_6__0_n_0\,
      S(1) => \substact_reg0_carry_i_7__0_n_0\,
      S(0) => \substact_reg0_carry_i_8__0_n_0\
    );
\substact_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => substact_reg0_carry_n_0,
      CO(3) => \substact_reg0_carry__0_n_0\,
      CO(2) => \substact_reg0_carry__0_n_1\,
      CO(1) => \substact_reg0_carry__0_n_2\,
      CO(0) => \substact_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(7 downto 4),
      O(3 downto 0) => substact_reg0(7 downto 4),
      S(3) => \substact_reg0_carry__0_i_5__0_n_0\,
      S(2) => \substact_reg0_carry__0_i_6__0_n_0\,
      S(1) => \substact_reg0_carry__0_i_7__0_n_0\,
      S(0) => \substact_reg0_carry__0_i_8__0_n_0\
    );
\substact_reg0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(7),
      I1 => smaller_than_cnt_reg(7),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(7)
    );
\substact_reg0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(6)
    );
\substact_reg0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(5),
      I1 => smaller_than_cnt_reg(5),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(5)
    );
\substact_reg0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(4)
    );
\substact_reg0_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(7),
      I1 => smaller_than_cnt_reg(7),
      O => \substact_reg0_carry__0_i_5__0_n_0\
    );
\substact_reg0_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      O => \substact_reg0_carry__0_i_6__0_n_0\
    );
\substact_reg0_carry__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(5),
      I1 => smaller_than_cnt_reg(5),
      O => \substact_reg0_carry__0_i_7__0_n_0\
    );
\substact_reg0_carry__0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      O => \substact_reg0_carry__0_i_8__0_n_0\
    );
\substact_reg0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__0_n_0\,
      CO(3) => \substact_reg0_carry__1_n_0\,
      CO(2) => \substact_reg0_carry__1_n_1\,
      CO(1) => \substact_reg0_carry__1_n_2\,
      CO(0) => \substact_reg0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(11 downto 8),
      O(3 downto 0) => substact_reg0(11 downto 8),
      S(3) => \substact_reg0_carry__1_i_5__0_n_0\,
      S(2) => \substact_reg0_carry__1_i_6__0_n_0\,
      S(1) => \substact_reg0_carry__1_i_7__0_n_0\,
      S(0) => \substact_reg0_carry__1_i_8__0_n_0\
    );
\substact_reg0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(11),
      I1 => smaller_than_cnt_reg(11),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(11)
    );
\substact_reg0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(10)
    );
\substact_reg0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(9),
      I1 => smaller_than_cnt_reg(9),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(9)
    );
\substact_reg0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(8)
    );
\substact_reg0_carry__1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(11),
      I1 => smaller_than_cnt_reg(11),
      O => \substact_reg0_carry__1_i_5__0_n_0\
    );
\substact_reg0_carry__1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      O => \substact_reg0_carry__1_i_6__0_n_0\
    );
\substact_reg0_carry__1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(9),
      I1 => smaller_than_cnt_reg(9),
      O => \substact_reg0_carry__1_i_7__0_n_0\
    );
\substact_reg0_carry__1_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      O => \substact_reg0_carry__1_i_8__0_n_0\
    );
\substact_reg0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__1_n_0\,
      CO(3) => \substact_reg0_carry__2_n_0\,
      CO(2) => \substact_reg0_carry__2_n_1\,
      CO(1) => \substact_reg0_carry__2_n_2\,
      CO(0) => \substact_reg0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(15 downto 12),
      O(3 downto 0) => substact_reg0(15 downto 12),
      S(3) => \substact_reg0_carry__2_i_5_n_0\,
      S(2) => \substact_reg0_carry__2_i_6_n_0\,
      S(1) => \substact_reg0_carry__2_i_7_n_0\,
      S(0) => \substact_reg0_carry__2_i_8_n_0\
    );
\substact_reg0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(15),
      I1 => smaller_than_cnt_reg(15),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(15)
    );
\substact_reg0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(14)
    );
\substact_reg0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(13),
      I1 => smaller_than_cnt_reg(13),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(13)
    );
\substact_reg0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(12)
    );
\substact_reg0_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(15),
      I1 => smaller_than_cnt_reg(15),
      O => \substact_reg0_carry__2_i_5_n_0\
    );
\substact_reg0_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      O => \substact_reg0_carry__2_i_6_n_0\
    );
\substact_reg0_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(13),
      I1 => smaller_than_cnt_reg(13),
      O => \substact_reg0_carry__2_i_7_n_0\
    );
\substact_reg0_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      O => \substact_reg0_carry__2_i_8_n_0\
    );
\substact_reg0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__2_n_0\,
      CO(3) => \substact_reg0_carry__3_n_0\,
      CO(2) => \substact_reg0_carry__3_n_1\,
      CO(1) => \substact_reg0_carry__3_n_2\,
      CO(0) => \substact_reg0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(19 downto 16),
      O(3 downto 0) => substact_reg0(19 downto 16),
      S(3) => \substact_reg0_carry__3_i_5__3_n_0\,
      S(2) => \substact_reg0_carry__3_i_6__3_n_0\,
      S(1) => \substact_reg0_carry__3_i_7__3_n_0\,
      S(0) => \substact_reg0_carry__3_i_8__3_n_0\
    );
\substact_reg0_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(19),
      I1 => smaller_than_cnt_reg(19),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(19)
    );
\substact_reg0_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(18)
    );
\substact_reg0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(17),
      I1 => smaller_than_cnt_reg(17),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(17)
    );
\substact_reg0_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(16)
    );
\substact_reg0_carry__3_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(19),
      I1 => smaller_than_cnt_reg(19),
      O => \substact_reg0_carry__3_i_5__3_n_0\
    );
\substact_reg0_carry__3_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      O => \substact_reg0_carry__3_i_6__3_n_0\
    );
\substact_reg0_carry__3_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(17),
      I1 => smaller_than_cnt_reg(17),
      O => \substact_reg0_carry__3_i_7__3_n_0\
    );
\substact_reg0_carry__3_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      O => \substact_reg0_carry__3_i_8__3_n_0\
    );
\substact_reg0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__3_n_0\,
      CO(3) => \substact_reg0_carry__4_n_0\,
      CO(2) => \substact_reg0_carry__4_n_1\,
      CO(1) => \substact_reg0_carry__4_n_2\,
      CO(0) => \substact_reg0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(23 downto 20),
      O(3 downto 0) => substact_reg0(23 downto 20),
      S(3) => \substact_reg0_carry__4_i_5__3_n_0\,
      S(2) => \substact_reg0_carry__4_i_6__3_n_0\,
      S(1) => \substact_reg0_carry__4_i_7__3_n_0\,
      S(0) => \substact_reg0_carry__4_i_8__3_n_0\
    );
\substact_reg0_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(23),
      I1 => smaller_than_cnt_reg(23),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(23)
    );
\substact_reg0_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(22)
    );
\substact_reg0_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(21),
      I1 => smaller_than_cnt_reg(21),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(21)
    );
\substact_reg0_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(20)
    );
\substact_reg0_carry__4_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(23),
      I1 => smaller_than_cnt_reg(23),
      O => \substact_reg0_carry__4_i_5__3_n_0\
    );
\substact_reg0_carry__4_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      O => \substact_reg0_carry__4_i_6__3_n_0\
    );
\substact_reg0_carry__4_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(21),
      I1 => smaller_than_cnt_reg(21),
      O => \substact_reg0_carry__4_i_7__3_n_0\
    );
\substact_reg0_carry__4_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      O => \substact_reg0_carry__4_i_8__3_n_0\
    );
\substact_reg0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__4_n_0\,
      CO(3) => \substact_reg0_carry__5_n_0\,
      CO(2) => \substact_reg0_carry__5_n_1\,
      CO(1) => \substact_reg0_carry__5_n_2\,
      CO(0) => \substact_reg0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(27 downto 24),
      O(3 downto 0) => substact_reg0(27 downto 24),
      S(3) => \substact_reg0_carry__5_i_5__3_n_0\,
      S(2) => \substact_reg0_carry__5_i_6__3_n_0\,
      S(1) => \substact_reg0_carry__5_i_7__3_n_0\,
      S(0) => \substact_reg0_carry__5_i_8__3_n_0\
    );
\substact_reg0_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(27),
      I1 => smaller_than_cnt_reg(27),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(27)
    );
\substact_reg0_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(26)
    );
\substact_reg0_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(25),
      I1 => smaller_than_cnt_reg(25),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(25)
    );
\substact_reg0_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(24)
    );
\substact_reg0_carry__5_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(27),
      I1 => smaller_than_cnt_reg(27),
      O => \substact_reg0_carry__5_i_5__3_n_0\
    );
\substact_reg0_carry__5_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      O => \substact_reg0_carry__5_i_6__3_n_0\
    );
\substact_reg0_carry__5_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(25),
      I1 => smaller_than_cnt_reg(25),
      O => \substact_reg0_carry__5_i_7__3_n_0\
    );
\substact_reg0_carry__5_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      O => \substact_reg0_carry__5_i_8__3_n_0\
    );
\substact_reg0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__5_n_0\,
      CO(3) => \substact_reg0_carry__6_n_0\,
      CO(2) => \substact_reg0_carry__6_n_1\,
      CO(1) => \substact_reg0_carry__6_n_2\,
      CO(0) => \substact_reg0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(31 downto 28),
      O(3 downto 0) => substact_reg0(31 downto 28),
      S(3) => \substact_reg0_carry__6_i_5__3_n_0\,
      S(2) => \substact_reg0_carry__6_i_6__3_n_0\,
      S(1) => \substact_reg0_carry__6_i_7__3_n_0\,
      S(0) => \substact_reg0_carry__6_i_8__3_n_0\
    );
\substact_reg0_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(31),
      I1 => smaller_than_cnt_reg(31),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(31)
    );
\substact_reg0_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(30)
    );
\substact_reg0_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(29),
      I1 => smaller_than_cnt_reg(29),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(29)
    );
\substact_reg0_carry__6_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(28)
    );
\substact_reg0_carry__6_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(31),
      I1 => smaller_than_cnt_reg(31),
      O => \substact_reg0_carry__6_i_5__3_n_0\
    );
\substact_reg0_carry__6_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      O => \substact_reg0_carry__6_i_6__3_n_0\
    );
\substact_reg0_carry__6_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(29),
      I1 => smaller_than_cnt_reg(29),
      O => \substact_reg0_carry__6_i_7__3_n_0\
    );
\substact_reg0_carry__6_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      O => \substact_reg0_carry__6_i_8__3_n_0\
    );
\substact_reg0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__6_n_0\,
      CO(3 downto 0) => \NLW_substact_reg0_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_substact_reg0_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => substact_reg0(32),
      S(3 downto 1) => B"000",
      S(0) => \substact_reg0_carry__7_i_1__3_n_0\
    );
\substact_reg0_carry__7_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(32),
      I1 => smaller_than_cnt_reg(32),
      O => \substact_reg0_carry__7_i_1__3_n_0\
    );
substact_reg0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(3),
      I1 => smaller_than_cnt_reg(3),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(3)
    );
substact_reg0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(2)
    );
substact_reg0_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(1),
      I1 => smaller_than_cnt_reg(1),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(1)
    );
substact_reg0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(0)
    );
\substact_reg0_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(3),
      I1 => smaller_than_cnt_reg(3),
      O => \substact_reg0_carry_i_5__0_n_0\
    );
\substact_reg0_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      O => \substact_reg0_carry_i_6__0_n_0\
    );
\substact_reg0_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(1),
      I1 => smaller_than_cnt_reg(1),
      O => \substact_reg0_carry_i_7__0_n_0\
    );
\substact_reg0_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      O => \substact_reg0_carry_i_8__0_n_0\
    );
\substact_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(0),
      Q => median_dist_i_out(0),
      R => '0'
    );
\substact_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(10),
      Q => median_dist_i_out(10),
      R => '0'
    );
\substact_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(11),
      Q => median_dist_i_out(11),
      R => '0'
    );
\substact_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(12),
      Q => median_dist_i_out(12),
      R => '0'
    );
\substact_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(13),
      Q => median_dist_i_out(13),
      R => '0'
    );
\substact_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(14),
      Q => median_dist_i_out(14),
      R => '0'
    );
\substact_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(15),
      Q => median_dist_i_out(15),
      R => '0'
    );
\substact_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(16),
      Q => median_dist_i_out(16),
      R => '0'
    );
\substact_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(17),
      Q => median_dist_i_out(17),
      R => '0'
    );
\substact_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(18),
      Q => median_dist_i_out(18),
      R => '0'
    );
\substact_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(19),
      Q => median_dist_i_out(19),
      R => '0'
    );
\substact_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(1),
      Q => median_dist_i_out(1),
      R => '0'
    );
\substact_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(20),
      Q => median_dist_i_out(20),
      R => '0'
    );
\substact_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(21),
      Q => median_dist_i_out(21),
      R => '0'
    );
\substact_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(22),
      Q => median_dist_i_out(22),
      R => '0'
    );
\substact_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(23),
      Q => median_dist_i_out(23),
      R => '0'
    );
\substact_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(24),
      Q => median_dist_i_out(24),
      R => '0'
    );
\substact_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(25),
      Q => median_dist_i_out(25),
      R => '0'
    );
\substact_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(26),
      Q => median_dist_i_out(26),
      R => '0'
    );
\substact_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(27),
      Q => median_dist_i_out(27),
      R => '0'
    );
\substact_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(28),
      Q => median_dist_i_out(28),
      R => '0'
    );
\substact_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(29),
      Q => median_dist_i_out(29),
      R => '0'
    );
\substact_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(2),
      Q => median_dist_i_out(2),
      R => '0'
    );
\substact_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(30),
      Q => median_dist_i_out(30),
      R => '0'
    );
\substact_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(31),
      Q => median_dist_i_out(31),
      R => '0'
    );
\substact_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(32),
      Q => median_dist_i_out(32),
      R => '0'
    );
\substact_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(3),
      Q => median_dist_i_out(3),
      R => '0'
    );
\substact_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(4),
      Q => median_dist_i_out(4),
      R => '0'
    );
\substact_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(5),
      Q => median_dist_i_out(5),
      R => '0'
    );
\substact_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(6),
      Q => median_dist_i_out(6),
      R => '0'
    );
\substact_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(7),
      Q => median_dist_i_out(7),
      R => '0'
    );
\substact_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(8),
      Q => median_dist_i_out(8),
      R => '0'
    );
\substact_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(9),
      Q => median_dist_i_out(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_tresholding_0_0_median_searcher_i_0 is
  port (
    a_or_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    median_dist_i_out : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_tresholding_0_0_median_searcher_i_0 : entity is "median_searcher_i";
end system_tresholding_0_0_median_searcher_i_0;

architecture STRUCTURE of system_tresholding_0_0_median_searcher_i_0 is
  signal a_bigger_than_b : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal a_or_b_temp : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_5__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_6__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_7__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_8__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_8__0_n_0\ : STD_LOGIC;
  signal a_or_b_temp_carry_n_0 : STD_LOGIC;
  signal a_or_b_temp_carry_n_1 : STD_LOGIC;
  signal a_or_b_temp_carry_n_2 : STD_LOGIC;
  signal a_or_b_temp_carry_n_3 : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_10_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_14__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_15_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_16__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_17__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_9__1_n_0\ : STD_LOGIC;
  signal bigger_than_cnt_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \bigger_than_cnt_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[32]_i_1__0_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \smaller_than_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt[0]_i_3__0_n_0\ : STD_LOGIC;
  signal smaller_than_cnt_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \smaller_than_cnt_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[32]_i_1__0_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal substact_reg0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \substact_reg0_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_8__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_5__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_6__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_7__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_8__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_5__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_6__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_7__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_8__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_5__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_6__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_7__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_8__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_5__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_6__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_7__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_8__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_5__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_6__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_7__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_8__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__7_i_1__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_8__1_n_0\ : STD_LOGIC;
  signal substact_reg0_carry_n_0 : STD_LOGIC;
  signal substact_reg0_carry_n_1 : STD_LOGIC;
  signal substact_reg0_carry_n_2 : STD_LOGIC;
  signal substact_reg0_carry_n_3 : STD_LOGIC;
  signal NLW_a_or_b_temp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_a_or_b_temp_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[0]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_bigger_than_cnt_reg[0]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[32]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[32]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_smaller_than_cnt_reg[32]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_smaller_than_cnt_reg[32]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_substact_reg0_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_substact_reg0_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of a_or_b_temp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bigger_than_cnt_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bigger_than_cnt_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[24]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[28]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[32]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[8]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[24]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[28]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[32]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[8]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of substact_reg0_carry : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__7\ : label is 35;
begin
a_or_b_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => a_or_b_temp,
      Q => a_or_b(0),
      R => '0'
    );
a_or_b_temp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => a_or_b_temp_carry_n_0,
      CO(2) => a_or_b_temp_carry_n_1,
      CO(1) => a_or_b_temp_carry_n_2,
      CO(0) => a_or_b_temp_carry_n_3,
      CYINIT => '1',
      DI(3) => \a_or_b_temp_carry_i_1__0_n_0\,
      DI(2) => \a_or_b_temp_carry_i_2__0_n_0\,
      DI(1) => \a_or_b_temp_carry_i_3__0_n_0\,
      DI(0) => \a_or_b_temp_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_a_or_b_temp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \a_or_b_temp_carry_i_5__0_n_0\,
      S(2) => \a_or_b_temp_carry_i_6__0_n_0\,
      S(1) => \a_or_b_temp_carry_i_7__0_n_0\,
      S(0) => \a_or_b_temp_carry_i_8__0_n_0\
    );
\a_or_b_temp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => a_or_b_temp_carry_n_0,
      CO(3) => \a_or_b_temp_carry__0_n_0\,
      CO(2) => \a_or_b_temp_carry__0_n_1\,
      CO(1) => \a_or_b_temp_carry__0_n_2\,
      CO(0) => \a_or_b_temp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__0_i_1__0_n_0\,
      DI(2) => \a_or_b_temp_carry__0_i_2__0_n_0\,
      DI(1) => \a_or_b_temp_carry__0_i_3__0_n_0\,
      DI(0) => \a_or_b_temp_carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__0_i_5__0_n_0\,
      S(2) => \a_or_b_temp_carry__0_i_6__0_n_0\,
      S(1) => \a_or_b_temp_carry__0_i_7__0_n_0\,
      S(0) => \a_or_b_temp_carry__0_i_8__0_n_0\
    );
\a_or_b_temp_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => smaller_than_cnt_reg(15),
      I3 => bigger_than_cnt_reg(15),
      O => \a_or_b_temp_carry__0_i_1__0_n_0\
    );
\a_or_b_temp_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => smaller_than_cnt_reg(13),
      I3 => bigger_than_cnt_reg(13),
      O => \a_or_b_temp_carry__0_i_2__0_n_0\
    );
\a_or_b_temp_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => smaller_than_cnt_reg(11),
      I3 => bigger_than_cnt_reg(11),
      O => \a_or_b_temp_carry__0_i_3__0_n_0\
    );
\a_or_b_temp_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => smaller_than_cnt_reg(9),
      I3 => bigger_than_cnt_reg(9),
      O => \a_or_b_temp_carry__0_i_4__0_n_0\
    );
\a_or_b_temp_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => bigger_than_cnt_reg(15),
      I3 => smaller_than_cnt_reg(15),
      O => \a_or_b_temp_carry__0_i_5__0_n_0\
    );
\a_or_b_temp_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => bigger_than_cnt_reg(13),
      I3 => smaller_than_cnt_reg(13),
      O => \a_or_b_temp_carry__0_i_6__0_n_0\
    );
\a_or_b_temp_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => bigger_than_cnt_reg(11),
      I3 => smaller_than_cnt_reg(11),
      O => \a_or_b_temp_carry__0_i_7__0_n_0\
    );
\a_or_b_temp_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => bigger_than_cnt_reg(9),
      I3 => smaller_than_cnt_reg(9),
      O => \a_or_b_temp_carry__0_i_8__0_n_0\
    );
\a_or_b_temp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__0_n_0\,
      CO(3) => \a_or_b_temp_carry__1_n_0\,
      CO(2) => \a_or_b_temp_carry__1_n_1\,
      CO(1) => \a_or_b_temp_carry__1_n_2\,
      CO(0) => \a_or_b_temp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__1_i_1__0_n_0\,
      DI(2) => \a_or_b_temp_carry__1_i_2__0_n_0\,
      DI(1) => \a_or_b_temp_carry__1_i_3__0_n_0\,
      DI(0) => \a_or_b_temp_carry__1_i_4__0_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__1_i_5__0_n_0\,
      S(2) => \a_or_b_temp_carry__1_i_6__0_n_0\,
      S(1) => \a_or_b_temp_carry__1_i_7__0_n_0\,
      S(0) => \a_or_b_temp_carry__1_i_8__0_n_0\
    );
\a_or_b_temp_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => smaller_than_cnt_reg(23),
      I3 => bigger_than_cnt_reg(23),
      O => \a_or_b_temp_carry__1_i_1__0_n_0\
    );
\a_or_b_temp_carry__1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => smaller_than_cnt_reg(21),
      I3 => bigger_than_cnt_reg(21),
      O => \a_or_b_temp_carry__1_i_2__0_n_0\
    );
\a_or_b_temp_carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => smaller_than_cnt_reg(19),
      I3 => bigger_than_cnt_reg(19),
      O => \a_or_b_temp_carry__1_i_3__0_n_0\
    );
\a_or_b_temp_carry__1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => smaller_than_cnt_reg(17),
      I3 => bigger_than_cnt_reg(17),
      O => \a_or_b_temp_carry__1_i_4__0_n_0\
    );
\a_or_b_temp_carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => bigger_than_cnt_reg(23),
      I3 => smaller_than_cnt_reg(23),
      O => \a_or_b_temp_carry__1_i_5__0_n_0\
    );
\a_or_b_temp_carry__1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => bigger_than_cnt_reg(21),
      I3 => smaller_than_cnt_reg(21),
      O => \a_or_b_temp_carry__1_i_6__0_n_0\
    );
\a_or_b_temp_carry__1_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => bigger_than_cnt_reg(19),
      I3 => smaller_than_cnt_reg(19),
      O => \a_or_b_temp_carry__1_i_7__0_n_0\
    );
\a_or_b_temp_carry__1_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => bigger_than_cnt_reg(17),
      I3 => smaller_than_cnt_reg(17),
      O => \a_or_b_temp_carry__1_i_8__0_n_0\
    );
\a_or_b_temp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__1_n_0\,
      CO(3) => \a_or_b_temp_carry__2_n_0\,
      CO(2) => \a_or_b_temp_carry__2_n_1\,
      CO(1) => \a_or_b_temp_carry__2_n_2\,
      CO(0) => \a_or_b_temp_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__2_i_1__0_n_0\,
      DI(2) => \a_or_b_temp_carry__2_i_2__0_n_0\,
      DI(1) => \a_or_b_temp_carry__2_i_3__0_n_0\,
      DI(0) => \a_or_b_temp_carry__2_i_4__0_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__2_i_5__0_n_0\,
      S(2) => \a_or_b_temp_carry__2_i_6__0_n_0\,
      S(1) => \a_or_b_temp_carry__2_i_7__0_n_0\,
      S(0) => \a_or_b_temp_carry__2_i_8__0_n_0\
    );
\a_or_b_temp_carry__2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => smaller_than_cnt_reg(31),
      I3 => bigger_than_cnt_reg(31),
      O => \a_or_b_temp_carry__2_i_1__0_n_0\
    );
\a_or_b_temp_carry__2_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => smaller_than_cnt_reg(29),
      I3 => bigger_than_cnt_reg(29),
      O => \a_or_b_temp_carry__2_i_2__0_n_0\
    );
\a_or_b_temp_carry__2_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => smaller_than_cnt_reg(27),
      I3 => bigger_than_cnt_reg(27),
      O => \a_or_b_temp_carry__2_i_3__0_n_0\
    );
\a_or_b_temp_carry__2_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => smaller_than_cnt_reg(25),
      I3 => bigger_than_cnt_reg(25),
      O => \a_or_b_temp_carry__2_i_4__0_n_0\
    );
\a_or_b_temp_carry__2_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => bigger_than_cnt_reg(31),
      I3 => smaller_than_cnt_reg(31),
      O => \a_or_b_temp_carry__2_i_5__0_n_0\
    );
\a_or_b_temp_carry__2_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => bigger_than_cnt_reg(29),
      I3 => smaller_than_cnt_reg(29),
      O => \a_or_b_temp_carry__2_i_6__0_n_0\
    );
\a_or_b_temp_carry__2_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => bigger_than_cnt_reg(27),
      I3 => smaller_than_cnt_reg(27),
      O => \a_or_b_temp_carry__2_i_7__0_n_0\
    );
\a_or_b_temp_carry__2_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => bigger_than_cnt_reg(25),
      I3 => smaller_than_cnt_reg(25),
      O => \a_or_b_temp_carry__2_i_8__0_n_0\
    );
\a_or_b_temp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__2_n_0\,
      CO(3 downto 1) => \NLW_a_or_b_temp_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => a_or_b_temp,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \a_or_b_temp_carry__3_i_1__1_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \a_or_b_temp_carry__3_i_2__0_n_0\
    );
\a_or_b_temp_carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bigger_than_cnt_reg(32),
      I1 => smaller_than_cnt_reg(32),
      O => \a_or_b_temp_carry__3_i_1__1_n_0\
    );
\a_or_b_temp_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => smaller_than_cnt_reg(32),
      I1 => bigger_than_cnt_reg(32),
      O => \a_or_b_temp_carry__3_i_2__0_n_0\
    );
\a_or_b_temp_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => smaller_than_cnt_reg(7),
      I3 => bigger_than_cnt_reg(7),
      O => \a_or_b_temp_carry_i_1__0_n_0\
    );
\a_or_b_temp_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => smaller_than_cnt_reg(5),
      I3 => bigger_than_cnt_reg(5),
      O => \a_or_b_temp_carry_i_2__0_n_0\
    );
\a_or_b_temp_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => smaller_than_cnt_reg(3),
      I3 => bigger_than_cnt_reg(3),
      O => \a_or_b_temp_carry_i_3__0_n_0\
    );
\a_or_b_temp_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => smaller_than_cnt_reg(1),
      I3 => bigger_than_cnt_reg(1),
      O => \a_or_b_temp_carry_i_4__0_n_0\
    );
\a_or_b_temp_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => bigger_than_cnt_reg(7),
      I3 => smaller_than_cnt_reg(7),
      O => \a_or_b_temp_carry_i_5__0_n_0\
    );
\a_or_b_temp_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => bigger_than_cnt_reg(5),
      I3 => smaller_than_cnt_reg(5),
      O => \a_or_b_temp_carry_i_6__0_n_0\
    );
\a_or_b_temp_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => bigger_than_cnt_reg(3),
      I3 => smaller_than_cnt_reg(3),
      O => \a_or_b_temp_carry_i_7__0_n_0\
    );
\a_or_b_temp_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => bigger_than_cnt_reg(1),
      I3 => smaller_than_cnt_reg(1),
      O => \a_or_b_temp_carry_i_8__0_n_0\
    );
\bigger_than_cnt[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      O => \bigger_than_cnt[0]_i_10_n_0\
    );
\bigger_than_cnt[0]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \bigger_than_cnt[0]_i_11__0_n_0\
    );
\bigger_than_cnt[0]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \bigger_than_cnt[0]_i_12__0_n_0\
    );
\bigger_than_cnt[0]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \bigger_than_cnt[0]_i_13__0_n_0\
    );
\bigger_than_cnt[0]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \bigger_than_cnt[0]_i_14__1_n_0\
    );
\bigger_than_cnt[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \bigger_than_cnt[0]_i_15_n_0\
    );
\bigger_than_cnt[0]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \bigger_than_cnt[0]_i_16__0_n_0\
    );
\bigger_than_cnt[0]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \bigger_than_cnt[0]_i_17__0_n_0\
    );
\bigger_than_cnt[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \bigger_than_cnt[0]_i_4__0_n_0\
    );
\bigger_than_cnt[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \bigger_than_cnt[0]_i_5__0_n_0\
    );
\bigger_than_cnt[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \bigger_than_cnt[0]_i_6_n_0\
    );
\bigger_than_cnt[0]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \bigger_than_cnt[0]_i_7__0_n_0\
    );
\bigger_than_cnt[0]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \bigger_than_cnt[0]_i_8__1_n_0\
    );
\bigger_than_cnt[0]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \bigger_than_cnt[0]_i_9__1_n_0\
    );
\bigger_than_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_2_n_7\,
      Q => bigger_than_cnt_reg(0),
      R => E(0)
    );
\bigger_than_cnt_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[0]_i_3_n_0\,
      CO(3) => \NLW_bigger_than_cnt_reg[0]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => sel,
      CO(1) => \bigger_than_cnt_reg[0]_i_1__0_n_2\,
      CO(0) => \bigger_than_cnt_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \bigger_than_cnt[0]_i_4__0_n_0\,
      DI(1) => \bigger_than_cnt[0]_i_5__0_n_0\,
      DI(0) => \bigger_than_cnt[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_bigger_than_cnt_reg[0]_i_1__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \bigger_than_cnt[0]_i_7__0_n_0\,
      S(1) => \bigger_than_cnt[0]_i_8__1_n_0\,
      S(0) => \bigger_than_cnt[0]_i_9__1_n_0\
    );
\bigger_than_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bigger_than_cnt_reg[0]_i_2_n_0\,
      CO(2) => \bigger_than_cnt_reg[0]_i_2_n_1\,
      CO(1) => \bigger_than_cnt_reg[0]_i_2_n_2\,
      CO(0) => \bigger_than_cnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \bigger_than_cnt_reg[0]_i_2_n_4\,
      O(2) => \bigger_than_cnt_reg[0]_i_2_n_5\,
      O(1) => \bigger_than_cnt_reg[0]_i_2_n_6\,
      O(0) => \bigger_than_cnt_reg[0]_i_2_n_7\,
      S(3 downto 1) => bigger_than_cnt_reg(3 downto 1),
      S(0) => \bigger_than_cnt[0]_i_10_n_0\
    );
\bigger_than_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bigger_than_cnt_reg[0]_i_3_n_0\,
      CO(2) => \bigger_than_cnt_reg[0]_i_3_n_1\,
      CO(1) => \bigger_than_cnt_reg[0]_i_3_n_2\,
      CO(0) => \bigger_than_cnt_reg[0]_i_3_n_3\,
      CYINIT => '1',
      DI(3) => \bigger_than_cnt[0]_i_11__0_n_0\,
      DI(2) => Q(5),
      DI(1) => \bigger_than_cnt[0]_i_12__0_n_0\,
      DI(0) => \bigger_than_cnt[0]_i_13__0_n_0\,
      O(3 downto 0) => \NLW_bigger_than_cnt_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \bigger_than_cnt[0]_i_14__1_n_0\,
      S(2) => \bigger_than_cnt[0]_i_15_n_0\,
      S(1) => \bigger_than_cnt[0]_i_16__0_n_0\,
      S(0) => \bigger_than_cnt[0]_i_17__0_n_0\
    );
\bigger_than_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__0_n_5\,
      Q => bigger_than_cnt_reg(10),
      R => E(0)
    );
\bigger_than_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__0_n_4\,
      Q => bigger_than_cnt_reg(11),
      R => E(0)
    );
\bigger_than_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__0_n_7\,
      Q => bigger_than_cnt_reg(12),
      R => E(0)
    );
\bigger_than_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \bigger_than_cnt_reg[12]_i_1__0_n_0\,
      CO(2) => \bigger_than_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \bigger_than_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \bigger_than_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \bigger_than_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \bigger_than_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \bigger_than_cnt_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(15 downto 12)
    );
\bigger_than_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__0_n_6\,
      Q => bigger_than_cnt_reg(13),
      R => E(0)
    );
\bigger_than_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__0_n_5\,
      Q => bigger_than_cnt_reg(14),
      R => E(0)
    );
\bigger_than_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__0_n_4\,
      Q => bigger_than_cnt_reg(15),
      R => E(0)
    );
\bigger_than_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__0_n_7\,
      Q => bigger_than_cnt_reg(16),
      R => E(0)
    );
\bigger_than_cnt_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[12]_i_1__0_n_0\,
      CO(3) => \bigger_than_cnt_reg[16]_i_1__0_n_0\,
      CO(2) => \bigger_than_cnt_reg[16]_i_1__0_n_1\,
      CO(1) => \bigger_than_cnt_reg[16]_i_1__0_n_2\,
      CO(0) => \bigger_than_cnt_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[16]_i_1__0_n_4\,
      O(2) => \bigger_than_cnt_reg[16]_i_1__0_n_5\,
      O(1) => \bigger_than_cnt_reg[16]_i_1__0_n_6\,
      O(0) => \bigger_than_cnt_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(19 downto 16)
    );
\bigger_than_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__0_n_6\,
      Q => bigger_than_cnt_reg(17),
      R => E(0)
    );
\bigger_than_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__0_n_5\,
      Q => bigger_than_cnt_reg(18),
      R => E(0)
    );
\bigger_than_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__0_n_4\,
      Q => bigger_than_cnt_reg(19),
      R => E(0)
    );
\bigger_than_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_2_n_6\,
      Q => bigger_than_cnt_reg(1),
      R => E(0)
    );
\bigger_than_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__0_n_7\,
      Q => bigger_than_cnt_reg(20),
      R => E(0)
    );
\bigger_than_cnt_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[16]_i_1__0_n_0\,
      CO(3) => \bigger_than_cnt_reg[20]_i_1__0_n_0\,
      CO(2) => \bigger_than_cnt_reg[20]_i_1__0_n_1\,
      CO(1) => \bigger_than_cnt_reg[20]_i_1__0_n_2\,
      CO(0) => \bigger_than_cnt_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[20]_i_1__0_n_4\,
      O(2) => \bigger_than_cnt_reg[20]_i_1__0_n_5\,
      O(1) => \bigger_than_cnt_reg[20]_i_1__0_n_6\,
      O(0) => \bigger_than_cnt_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(23 downto 20)
    );
\bigger_than_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__0_n_6\,
      Q => bigger_than_cnt_reg(21),
      R => E(0)
    );
\bigger_than_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__0_n_5\,
      Q => bigger_than_cnt_reg(22),
      R => E(0)
    );
\bigger_than_cnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__0_n_4\,
      Q => bigger_than_cnt_reg(23),
      R => E(0)
    );
\bigger_than_cnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__0_n_7\,
      Q => bigger_than_cnt_reg(24),
      R => E(0)
    );
\bigger_than_cnt_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[20]_i_1__0_n_0\,
      CO(3) => \bigger_than_cnt_reg[24]_i_1__0_n_0\,
      CO(2) => \bigger_than_cnt_reg[24]_i_1__0_n_1\,
      CO(1) => \bigger_than_cnt_reg[24]_i_1__0_n_2\,
      CO(0) => \bigger_than_cnt_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[24]_i_1__0_n_4\,
      O(2) => \bigger_than_cnt_reg[24]_i_1__0_n_5\,
      O(1) => \bigger_than_cnt_reg[24]_i_1__0_n_6\,
      O(0) => \bigger_than_cnt_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(27 downto 24)
    );
\bigger_than_cnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__0_n_6\,
      Q => bigger_than_cnt_reg(25),
      R => E(0)
    );
\bigger_than_cnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__0_n_5\,
      Q => bigger_than_cnt_reg(26),
      R => E(0)
    );
\bigger_than_cnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__0_n_4\,
      Q => bigger_than_cnt_reg(27),
      R => E(0)
    );
\bigger_than_cnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__0_n_7\,
      Q => bigger_than_cnt_reg(28),
      R => E(0)
    );
\bigger_than_cnt_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[24]_i_1__0_n_0\,
      CO(3) => \bigger_than_cnt_reg[28]_i_1__0_n_0\,
      CO(2) => \bigger_than_cnt_reg[28]_i_1__0_n_1\,
      CO(1) => \bigger_than_cnt_reg[28]_i_1__0_n_2\,
      CO(0) => \bigger_than_cnt_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[28]_i_1__0_n_4\,
      O(2) => \bigger_than_cnt_reg[28]_i_1__0_n_5\,
      O(1) => \bigger_than_cnt_reg[28]_i_1__0_n_6\,
      O(0) => \bigger_than_cnt_reg[28]_i_1__0_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(31 downto 28)
    );
\bigger_than_cnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__0_n_6\,
      Q => bigger_than_cnt_reg(29),
      R => E(0)
    );
\bigger_than_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_2_n_5\,
      Q => bigger_than_cnt_reg(2),
      R => E(0)
    );
\bigger_than_cnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__0_n_5\,
      Q => bigger_than_cnt_reg(30),
      R => E(0)
    );
\bigger_than_cnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__0_n_4\,
      Q => bigger_than_cnt_reg(31),
      R => E(0)
    );
\bigger_than_cnt_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[32]_i_1__0_n_7\,
      Q => bigger_than_cnt_reg(32),
      R => E(0)
    );
\bigger_than_cnt_reg[32]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[28]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_bigger_than_cnt_reg[32]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_bigger_than_cnt_reg[32]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \bigger_than_cnt_reg[32]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => bigger_than_cnt_reg(32)
    );
\bigger_than_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_2_n_4\,
      Q => bigger_than_cnt_reg(3),
      R => E(0)
    );
\bigger_than_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__0_n_7\,
      Q => bigger_than_cnt_reg(4),
      R => E(0)
    );
\bigger_than_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[0]_i_2_n_0\,
      CO(3) => \bigger_than_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \bigger_than_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \bigger_than_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \bigger_than_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \bigger_than_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \bigger_than_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \bigger_than_cnt_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(7 downto 4)
    );
\bigger_than_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__0_n_6\,
      Q => bigger_than_cnt_reg(5),
      R => E(0)
    );
\bigger_than_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__0_n_5\,
      Q => bigger_than_cnt_reg(6),
      R => E(0)
    );
\bigger_than_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__0_n_4\,
      Q => bigger_than_cnt_reg(7),
      R => E(0)
    );
\bigger_than_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__0_n_7\,
      Q => bigger_than_cnt_reg(8),
      R => E(0)
    );
\bigger_than_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \bigger_than_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \bigger_than_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \bigger_than_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \bigger_than_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \bigger_than_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \bigger_than_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \bigger_than_cnt_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(11 downto 8)
    );
\bigger_than_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__0_n_6\,
      Q => bigger_than_cnt_reg(9),
      R => E(0)
    );
\smaller_than_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel,
      O => \smaller_than_cnt[0]_i_1__0_n_0\
    );
\smaller_than_cnt[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => smaller_than_cnt_reg(0),
      O => \smaller_than_cnt[0]_i_3__0_n_0\
    );
\smaller_than_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__0_n_7\,
      Q => smaller_than_cnt_reg(0),
      R => E(0)
    );
\smaller_than_cnt_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \smaller_than_cnt_reg[0]_i_2__0_n_0\,
      CO(2) => \smaller_than_cnt_reg[0]_i_2__0_n_1\,
      CO(1) => \smaller_than_cnt_reg[0]_i_2__0_n_2\,
      CO(0) => \smaller_than_cnt_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \smaller_than_cnt_reg[0]_i_2__0_n_4\,
      O(2) => \smaller_than_cnt_reg[0]_i_2__0_n_5\,
      O(1) => \smaller_than_cnt_reg[0]_i_2__0_n_6\,
      O(0) => \smaller_than_cnt_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => smaller_than_cnt_reg(3 downto 1),
      S(0) => \smaller_than_cnt[0]_i_3__0_n_0\
    );
\smaller_than_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__0_n_5\,
      Q => smaller_than_cnt_reg(10),
      R => E(0)
    );
\smaller_than_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__0_n_4\,
      Q => smaller_than_cnt_reg(11),
      R => E(0)
    );
\smaller_than_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__0_n_7\,
      Q => smaller_than_cnt_reg(12),
      R => E(0)
    );
\smaller_than_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \smaller_than_cnt_reg[12]_i_1__0_n_0\,
      CO(2) => \smaller_than_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \smaller_than_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \smaller_than_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \smaller_than_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \smaller_than_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \smaller_than_cnt_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(15 downto 12)
    );
\smaller_than_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__0_n_6\,
      Q => smaller_than_cnt_reg(13),
      R => E(0)
    );
\smaller_than_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__0_n_5\,
      Q => smaller_than_cnt_reg(14),
      R => E(0)
    );
\smaller_than_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__0_n_4\,
      Q => smaller_than_cnt_reg(15),
      R => E(0)
    );
\smaller_than_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__0_n_7\,
      Q => smaller_than_cnt_reg(16),
      R => E(0)
    );
\smaller_than_cnt_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[12]_i_1__0_n_0\,
      CO(3) => \smaller_than_cnt_reg[16]_i_1__0_n_0\,
      CO(2) => \smaller_than_cnt_reg[16]_i_1__0_n_1\,
      CO(1) => \smaller_than_cnt_reg[16]_i_1__0_n_2\,
      CO(0) => \smaller_than_cnt_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[16]_i_1__0_n_4\,
      O(2) => \smaller_than_cnt_reg[16]_i_1__0_n_5\,
      O(1) => \smaller_than_cnt_reg[16]_i_1__0_n_6\,
      O(0) => \smaller_than_cnt_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(19 downto 16)
    );
\smaller_than_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__0_n_6\,
      Q => smaller_than_cnt_reg(17),
      R => E(0)
    );
\smaller_than_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__0_n_5\,
      Q => smaller_than_cnt_reg(18),
      R => E(0)
    );
\smaller_than_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__0_n_4\,
      Q => smaller_than_cnt_reg(19),
      R => E(0)
    );
\smaller_than_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__0_n_6\,
      Q => smaller_than_cnt_reg(1),
      R => E(0)
    );
\smaller_than_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__0_n_7\,
      Q => smaller_than_cnt_reg(20),
      R => E(0)
    );
\smaller_than_cnt_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[16]_i_1__0_n_0\,
      CO(3) => \smaller_than_cnt_reg[20]_i_1__0_n_0\,
      CO(2) => \smaller_than_cnt_reg[20]_i_1__0_n_1\,
      CO(1) => \smaller_than_cnt_reg[20]_i_1__0_n_2\,
      CO(0) => \smaller_than_cnt_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[20]_i_1__0_n_4\,
      O(2) => \smaller_than_cnt_reg[20]_i_1__0_n_5\,
      O(1) => \smaller_than_cnt_reg[20]_i_1__0_n_6\,
      O(0) => \smaller_than_cnt_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(23 downto 20)
    );
\smaller_than_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__0_n_6\,
      Q => smaller_than_cnt_reg(21),
      R => E(0)
    );
\smaller_than_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__0_n_5\,
      Q => smaller_than_cnt_reg(22),
      R => E(0)
    );
\smaller_than_cnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__0_n_4\,
      Q => smaller_than_cnt_reg(23),
      R => E(0)
    );
\smaller_than_cnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__0_n_7\,
      Q => smaller_than_cnt_reg(24),
      R => E(0)
    );
\smaller_than_cnt_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[20]_i_1__0_n_0\,
      CO(3) => \smaller_than_cnt_reg[24]_i_1__0_n_0\,
      CO(2) => \smaller_than_cnt_reg[24]_i_1__0_n_1\,
      CO(1) => \smaller_than_cnt_reg[24]_i_1__0_n_2\,
      CO(0) => \smaller_than_cnt_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[24]_i_1__0_n_4\,
      O(2) => \smaller_than_cnt_reg[24]_i_1__0_n_5\,
      O(1) => \smaller_than_cnt_reg[24]_i_1__0_n_6\,
      O(0) => \smaller_than_cnt_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(27 downto 24)
    );
\smaller_than_cnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__0_n_6\,
      Q => smaller_than_cnt_reg(25),
      R => E(0)
    );
\smaller_than_cnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__0_n_5\,
      Q => smaller_than_cnt_reg(26),
      R => E(0)
    );
\smaller_than_cnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__0_n_4\,
      Q => smaller_than_cnt_reg(27),
      R => E(0)
    );
\smaller_than_cnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__0_n_7\,
      Q => smaller_than_cnt_reg(28),
      R => E(0)
    );
\smaller_than_cnt_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[24]_i_1__0_n_0\,
      CO(3) => \smaller_than_cnt_reg[28]_i_1__0_n_0\,
      CO(2) => \smaller_than_cnt_reg[28]_i_1__0_n_1\,
      CO(1) => \smaller_than_cnt_reg[28]_i_1__0_n_2\,
      CO(0) => \smaller_than_cnt_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[28]_i_1__0_n_4\,
      O(2) => \smaller_than_cnt_reg[28]_i_1__0_n_5\,
      O(1) => \smaller_than_cnt_reg[28]_i_1__0_n_6\,
      O(0) => \smaller_than_cnt_reg[28]_i_1__0_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(31 downto 28)
    );
\smaller_than_cnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__0_n_6\,
      Q => smaller_than_cnt_reg(29),
      R => E(0)
    );
\smaller_than_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__0_n_5\,
      Q => smaller_than_cnt_reg(2),
      R => E(0)
    );
\smaller_than_cnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__0_n_5\,
      Q => smaller_than_cnt_reg(30),
      R => E(0)
    );
\smaller_than_cnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__0_n_4\,
      Q => smaller_than_cnt_reg(31),
      R => E(0)
    );
\smaller_than_cnt_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[32]_i_1__0_n_7\,
      Q => smaller_than_cnt_reg(32),
      R => E(0)
    );
\smaller_than_cnt_reg[32]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[28]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_smaller_than_cnt_reg[32]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_smaller_than_cnt_reg[32]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \smaller_than_cnt_reg[32]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => smaller_than_cnt_reg(32)
    );
\smaller_than_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__0_n_4\,
      Q => smaller_than_cnt_reg(3),
      R => E(0)
    );
\smaller_than_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__0_n_7\,
      Q => smaller_than_cnt_reg(4),
      R => E(0)
    );
\smaller_than_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[0]_i_2__0_n_0\,
      CO(3) => \smaller_than_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \smaller_than_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \smaller_than_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \smaller_than_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \smaller_than_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \smaller_than_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \smaller_than_cnt_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(7 downto 4)
    );
\smaller_than_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__0_n_6\,
      Q => smaller_than_cnt_reg(5),
      R => E(0)
    );
\smaller_than_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__0_n_5\,
      Q => smaller_than_cnt_reg(6),
      R => E(0)
    );
\smaller_than_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__0_n_4\,
      Q => smaller_than_cnt_reg(7),
      R => E(0)
    );
\smaller_than_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__0_n_7\,
      Q => smaller_than_cnt_reg(8),
      R => E(0)
    );
\smaller_than_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \smaller_than_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \smaller_than_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \smaller_than_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \smaller_than_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \smaller_than_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \smaller_than_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \smaller_than_cnt_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(11 downto 8)
    );
\smaller_than_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__0_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__0_n_6\,
      Q => smaller_than_cnt_reg(9),
      R => E(0)
    );
substact_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => substact_reg0_carry_n_0,
      CO(2) => substact_reg0_carry_n_1,
      CO(1) => substact_reg0_carry_n_2,
      CO(0) => substact_reg0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => a_bigger_than_b(3 downto 0),
      O(3 downto 0) => substact_reg0(3 downto 0),
      S(3) => \substact_reg0_carry_i_5__1_n_0\,
      S(2) => \substact_reg0_carry_i_6__1_n_0\,
      S(1) => \substact_reg0_carry_i_7__1_n_0\,
      S(0) => \substact_reg0_carry_i_8__1_n_0\
    );
\substact_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => substact_reg0_carry_n_0,
      CO(3) => \substact_reg0_carry__0_n_0\,
      CO(2) => \substact_reg0_carry__0_n_1\,
      CO(1) => \substact_reg0_carry__0_n_2\,
      CO(0) => \substact_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(7 downto 4),
      O(3 downto 0) => substact_reg0(7 downto 4),
      S(3) => \substact_reg0_carry__0_i_5__1_n_0\,
      S(2) => \substact_reg0_carry__0_i_6__1_n_0\,
      S(1) => \substact_reg0_carry__0_i_7__1_n_0\,
      S(0) => \substact_reg0_carry__0_i_8__1_n_0\
    );
\substact_reg0_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(7),
      I1 => smaller_than_cnt_reg(7),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(7)
    );
\substact_reg0_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(6)
    );
\substact_reg0_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(5),
      I1 => smaller_than_cnt_reg(5),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(5)
    );
\substact_reg0_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(4)
    );
\substact_reg0_carry__0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(7),
      I1 => smaller_than_cnt_reg(7),
      O => \substact_reg0_carry__0_i_5__1_n_0\
    );
\substact_reg0_carry__0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      O => \substact_reg0_carry__0_i_6__1_n_0\
    );
\substact_reg0_carry__0_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(5),
      I1 => smaller_than_cnt_reg(5),
      O => \substact_reg0_carry__0_i_7__1_n_0\
    );
\substact_reg0_carry__0_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      O => \substact_reg0_carry__0_i_8__1_n_0\
    );
\substact_reg0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__0_n_0\,
      CO(3) => \substact_reg0_carry__1_n_0\,
      CO(2) => \substact_reg0_carry__1_n_1\,
      CO(1) => \substact_reg0_carry__1_n_2\,
      CO(0) => \substact_reg0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(11 downto 8),
      O(3 downto 0) => substact_reg0(11 downto 8),
      S(3) => \substact_reg0_carry__1_i_5__1_n_0\,
      S(2) => \substact_reg0_carry__1_i_6__1_n_0\,
      S(1) => \substact_reg0_carry__1_i_7__1_n_0\,
      S(0) => \substact_reg0_carry__1_i_8__1_n_0\
    );
\substact_reg0_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(11),
      I1 => smaller_than_cnt_reg(11),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(11)
    );
\substact_reg0_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(10)
    );
\substact_reg0_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(9),
      I1 => smaller_than_cnt_reg(9),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(9)
    );
\substact_reg0_carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(8)
    );
\substact_reg0_carry__1_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(11),
      I1 => smaller_than_cnt_reg(11),
      O => \substact_reg0_carry__1_i_5__1_n_0\
    );
\substact_reg0_carry__1_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      O => \substact_reg0_carry__1_i_6__1_n_0\
    );
\substact_reg0_carry__1_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(9),
      I1 => smaller_than_cnt_reg(9),
      O => \substact_reg0_carry__1_i_7__1_n_0\
    );
\substact_reg0_carry__1_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      O => \substact_reg0_carry__1_i_8__1_n_0\
    );
\substact_reg0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__1_n_0\,
      CO(3) => \substact_reg0_carry__2_n_0\,
      CO(2) => \substact_reg0_carry__2_n_1\,
      CO(1) => \substact_reg0_carry__2_n_2\,
      CO(0) => \substact_reg0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(15 downto 12),
      O(3 downto 0) => substact_reg0(15 downto 12),
      S(3) => \substact_reg0_carry__2_i_5__0_n_0\,
      S(2) => \substact_reg0_carry__2_i_6__0_n_0\,
      S(1) => \substact_reg0_carry__2_i_7__0_n_0\,
      S(0) => \substact_reg0_carry__2_i_8__0_n_0\
    );
\substact_reg0_carry__2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(15),
      I1 => smaller_than_cnt_reg(15),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(15)
    );
\substact_reg0_carry__2_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(14)
    );
\substact_reg0_carry__2_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(13),
      I1 => smaller_than_cnt_reg(13),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(13)
    );
\substact_reg0_carry__2_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(12)
    );
\substact_reg0_carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(15),
      I1 => smaller_than_cnt_reg(15),
      O => \substact_reg0_carry__2_i_5__0_n_0\
    );
\substact_reg0_carry__2_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      O => \substact_reg0_carry__2_i_6__0_n_0\
    );
\substact_reg0_carry__2_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(13),
      I1 => smaller_than_cnt_reg(13),
      O => \substact_reg0_carry__2_i_7__0_n_0\
    );
\substact_reg0_carry__2_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      O => \substact_reg0_carry__2_i_8__0_n_0\
    );
\substact_reg0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__2_n_0\,
      CO(3) => \substact_reg0_carry__3_n_0\,
      CO(2) => \substact_reg0_carry__3_n_1\,
      CO(1) => \substact_reg0_carry__3_n_2\,
      CO(0) => \substact_reg0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(19 downto 16),
      O(3 downto 0) => substact_reg0(19 downto 16),
      S(3) => \substact_reg0_carry__3_i_5__4_n_0\,
      S(2) => \substact_reg0_carry__3_i_6__4_n_0\,
      S(1) => \substact_reg0_carry__3_i_7__4_n_0\,
      S(0) => \substact_reg0_carry__3_i_8__4_n_0\
    );
\substact_reg0_carry__3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(19),
      I1 => smaller_than_cnt_reg(19),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(19)
    );
\substact_reg0_carry__3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(18)
    );
\substact_reg0_carry__3_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(17),
      I1 => smaller_than_cnt_reg(17),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(17)
    );
\substact_reg0_carry__3_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(16)
    );
\substact_reg0_carry__3_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(19),
      I1 => smaller_than_cnt_reg(19),
      O => \substact_reg0_carry__3_i_5__4_n_0\
    );
\substact_reg0_carry__3_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      O => \substact_reg0_carry__3_i_6__4_n_0\
    );
\substact_reg0_carry__3_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(17),
      I1 => smaller_than_cnt_reg(17),
      O => \substact_reg0_carry__3_i_7__4_n_0\
    );
\substact_reg0_carry__3_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      O => \substact_reg0_carry__3_i_8__4_n_0\
    );
\substact_reg0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__3_n_0\,
      CO(3) => \substact_reg0_carry__4_n_0\,
      CO(2) => \substact_reg0_carry__4_n_1\,
      CO(1) => \substact_reg0_carry__4_n_2\,
      CO(0) => \substact_reg0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(23 downto 20),
      O(3 downto 0) => substact_reg0(23 downto 20),
      S(3) => \substact_reg0_carry__4_i_5__4_n_0\,
      S(2) => \substact_reg0_carry__4_i_6__4_n_0\,
      S(1) => \substact_reg0_carry__4_i_7__4_n_0\,
      S(0) => \substact_reg0_carry__4_i_8__4_n_0\
    );
\substact_reg0_carry__4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(23),
      I1 => smaller_than_cnt_reg(23),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(23)
    );
\substact_reg0_carry__4_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(22)
    );
\substact_reg0_carry__4_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(21),
      I1 => smaller_than_cnt_reg(21),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(21)
    );
\substact_reg0_carry__4_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(20)
    );
\substact_reg0_carry__4_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(23),
      I1 => smaller_than_cnt_reg(23),
      O => \substact_reg0_carry__4_i_5__4_n_0\
    );
\substact_reg0_carry__4_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      O => \substact_reg0_carry__4_i_6__4_n_0\
    );
\substact_reg0_carry__4_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(21),
      I1 => smaller_than_cnt_reg(21),
      O => \substact_reg0_carry__4_i_7__4_n_0\
    );
\substact_reg0_carry__4_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      O => \substact_reg0_carry__4_i_8__4_n_0\
    );
\substact_reg0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__4_n_0\,
      CO(3) => \substact_reg0_carry__5_n_0\,
      CO(2) => \substact_reg0_carry__5_n_1\,
      CO(1) => \substact_reg0_carry__5_n_2\,
      CO(0) => \substact_reg0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(27 downto 24),
      O(3 downto 0) => substact_reg0(27 downto 24),
      S(3) => \substact_reg0_carry__5_i_5__4_n_0\,
      S(2) => \substact_reg0_carry__5_i_6__4_n_0\,
      S(1) => \substact_reg0_carry__5_i_7__4_n_0\,
      S(0) => \substact_reg0_carry__5_i_8__4_n_0\
    );
\substact_reg0_carry__5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(27),
      I1 => smaller_than_cnt_reg(27),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(27)
    );
\substact_reg0_carry__5_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(26)
    );
\substact_reg0_carry__5_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(25),
      I1 => smaller_than_cnt_reg(25),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(25)
    );
\substact_reg0_carry__5_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(24)
    );
\substact_reg0_carry__5_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(27),
      I1 => smaller_than_cnt_reg(27),
      O => \substact_reg0_carry__5_i_5__4_n_0\
    );
\substact_reg0_carry__5_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      O => \substact_reg0_carry__5_i_6__4_n_0\
    );
\substact_reg0_carry__5_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(25),
      I1 => smaller_than_cnt_reg(25),
      O => \substact_reg0_carry__5_i_7__4_n_0\
    );
\substact_reg0_carry__5_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      O => \substact_reg0_carry__5_i_8__4_n_0\
    );
\substact_reg0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__5_n_0\,
      CO(3) => \substact_reg0_carry__6_n_0\,
      CO(2) => \substact_reg0_carry__6_n_1\,
      CO(1) => \substact_reg0_carry__6_n_2\,
      CO(0) => \substact_reg0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(31 downto 28),
      O(3 downto 0) => substact_reg0(31 downto 28),
      S(3) => \substact_reg0_carry__6_i_5__4_n_0\,
      S(2) => \substact_reg0_carry__6_i_6__4_n_0\,
      S(1) => \substact_reg0_carry__6_i_7__4_n_0\,
      S(0) => \substact_reg0_carry__6_i_8__4_n_0\
    );
\substact_reg0_carry__6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(31),
      I1 => smaller_than_cnt_reg(31),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(31)
    );
\substact_reg0_carry__6_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(30)
    );
\substact_reg0_carry__6_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(29),
      I1 => smaller_than_cnt_reg(29),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(29)
    );
\substact_reg0_carry__6_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(28)
    );
\substact_reg0_carry__6_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(31),
      I1 => smaller_than_cnt_reg(31),
      O => \substact_reg0_carry__6_i_5__4_n_0\
    );
\substact_reg0_carry__6_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      O => \substact_reg0_carry__6_i_6__4_n_0\
    );
\substact_reg0_carry__6_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(29),
      I1 => smaller_than_cnt_reg(29),
      O => \substact_reg0_carry__6_i_7__4_n_0\
    );
\substact_reg0_carry__6_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      O => \substact_reg0_carry__6_i_8__4_n_0\
    );
\substact_reg0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__6_n_0\,
      CO(3 downto 0) => \NLW_substact_reg0_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_substact_reg0_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => substact_reg0(32),
      S(3 downto 1) => B"000",
      S(0) => \substact_reg0_carry__7_i_1__4_n_0\
    );
\substact_reg0_carry__7_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(32),
      I1 => smaller_than_cnt_reg(32),
      O => \substact_reg0_carry__7_i_1__4_n_0\
    );
\substact_reg0_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(3),
      I1 => smaller_than_cnt_reg(3),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(3)
    );
\substact_reg0_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(2)
    );
\substact_reg0_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(1),
      I1 => smaller_than_cnt_reg(1),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(1)
    );
\substact_reg0_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(0)
    );
\substact_reg0_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(3),
      I1 => smaller_than_cnt_reg(3),
      O => \substact_reg0_carry_i_5__1_n_0\
    );
\substact_reg0_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      O => \substact_reg0_carry_i_6__1_n_0\
    );
\substact_reg0_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(1),
      I1 => smaller_than_cnt_reg(1),
      O => \substact_reg0_carry_i_7__1_n_0\
    );
\substact_reg0_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      O => \substact_reg0_carry_i_8__1_n_0\
    );
\substact_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(0),
      Q => median_dist_i_out(0),
      R => '0'
    );
\substact_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(10),
      Q => median_dist_i_out(10),
      R => '0'
    );
\substact_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(11),
      Q => median_dist_i_out(11),
      R => '0'
    );
\substact_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(12),
      Q => median_dist_i_out(12),
      R => '0'
    );
\substact_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(13),
      Q => median_dist_i_out(13),
      R => '0'
    );
\substact_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(14),
      Q => median_dist_i_out(14),
      R => '0'
    );
\substact_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(15),
      Q => median_dist_i_out(15),
      R => '0'
    );
\substact_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(16),
      Q => median_dist_i_out(16),
      R => '0'
    );
\substact_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(17),
      Q => median_dist_i_out(17),
      R => '0'
    );
\substact_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(18),
      Q => median_dist_i_out(18),
      R => '0'
    );
\substact_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(19),
      Q => median_dist_i_out(19),
      R => '0'
    );
\substact_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(1),
      Q => median_dist_i_out(1),
      R => '0'
    );
\substact_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(20),
      Q => median_dist_i_out(20),
      R => '0'
    );
\substact_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(21),
      Q => median_dist_i_out(21),
      R => '0'
    );
\substact_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(22),
      Q => median_dist_i_out(22),
      R => '0'
    );
\substact_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(23),
      Q => median_dist_i_out(23),
      R => '0'
    );
\substact_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(24),
      Q => median_dist_i_out(24),
      R => '0'
    );
\substact_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(25),
      Q => median_dist_i_out(25),
      R => '0'
    );
\substact_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(26),
      Q => median_dist_i_out(26),
      R => '0'
    );
\substact_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(27),
      Q => median_dist_i_out(27),
      R => '0'
    );
\substact_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(28),
      Q => median_dist_i_out(28),
      R => '0'
    );
\substact_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(29),
      Q => median_dist_i_out(29),
      R => '0'
    );
\substact_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(2),
      Q => median_dist_i_out(2),
      R => '0'
    );
\substact_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(30),
      Q => median_dist_i_out(30),
      R => '0'
    );
\substact_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(31),
      Q => median_dist_i_out(31),
      R => '0'
    );
\substact_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(32),
      Q => median_dist_i_out(32),
      R => '0'
    );
\substact_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(3),
      Q => median_dist_i_out(3),
      R => '0'
    );
\substact_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(4),
      Q => median_dist_i_out(4),
      R => '0'
    );
\substact_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(5),
      Q => median_dist_i_out(5),
      R => '0'
    );
\substact_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(6),
      Q => median_dist_i_out(6),
      R => '0'
    );
\substact_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(7),
      Q => median_dist_i_out(7),
      R => '0'
    );
\substact_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(8),
      Q => median_dist_i_out(8),
      R => '0'
    );
\substact_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(9),
      Q => median_dist_i_out(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_tresholding_0_0_median_searcher_i_1 is
  port (
    a_or_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    median_dist_i_out : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_tresholding_0_0_median_searcher_i_1 : entity is "median_searcher_i";
end system_tresholding_0_0_median_searcher_i_1;

architecture STRUCTURE of system_tresholding_0_0_median_searcher_i_1 is
  signal a_bigger_than_b : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal a_or_b_temp : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_8__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_5__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_6__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_7__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_8__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_8__1_n_0\ : STD_LOGIC;
  signal a_or_b_temp_carry_n_0 : STD_LOGIC;
  signal a_or_b_temp_carry_n_1 : STD_LOGIC;
  signal a_or_b_temp_carry_n_2 : STD_LOGIC;
  signal a_or_b_temp_carry_n_3 : STD_LOGIC;
  signal \biggen_than_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_n_2\ : STD_LOGIC;
  signal \biggen_than_carry__0_n_3\ : STD_LOGIC;
  signal \biggen_than_carry_i_1__1_n_0\ : STD_LOGIC;
  signal biggen_than_carry_i_2_n_0 : STD_LOGIC;
  signal \biggen_than_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_8__1_n_0\ : STD_LOGIC;
  signal biggen_than_carry_n_0 : STD_LOGIC;
  signal biggen_than_carry_n_1 : STD_LOGIC;
  signal biggen_than_carry_n_2 : STD_LOGIC;
  signal biggen_than_carry_n_3 : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal bigger_than_cnt_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \bigger_than_cnt_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[32]_i_1__1_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \smaller_than_cnt[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt[0]_i_3__1_n_0\ : STD_LOGIC;
  signal smaller_than_cnt_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \smaller_than_cnt_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[32]_i_1__1_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal substact_reg0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \substact_reg0_carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_5__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_6__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_7__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_8__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_5__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_6__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_7__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_8__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_5__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_6__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_7__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_8__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_5__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_6__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_7__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_8__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_5__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_6__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_7__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_8__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_5__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_6__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_7__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_8__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__7_i_1__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_8__2_n_0\ : STD_LOGIC;
  signal substact_reg0_carry_n_0 : STD_LOGIC;
  signal substact_reg0_carry_n_1 : STD_LOGIC;
  signal substact_reg0_carry_n_2 : STD_LOGIC;
  signal substact_reg0_carry_n_3 : STD_LOGIC;
  signal NLW_a_or_b_temp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_a_or_b_temp_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_biggen_than_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_biggen_than_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_biggen_than_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[32]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[32]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_smaller_than_cnt_reg[32]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_smaller_than_cnt_reg[32]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_substact_reg0_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_substact_reg0_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of a_or_b_temp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of biggen_than_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \biggen_than_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[0]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[12]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[16]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[20]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[24]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[28]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[32]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[4]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[8]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[0]_i_2__1\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[12]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[16]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[20]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[24]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[28]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[32]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[4]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[8]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of substact_reg0_carry : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__7\ : label is 35;
begin
a_or_b_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => a_or_b_temp,
      Q => a_or_b(0),
      R => '0'
    );
a_or_b_temp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => a_or_b_temp_carry_n_0,
      CO(2) => a_or_b_temp_carry_n_1,
      CO(1) => a_or_b_temp_carry_n_2,
      CO(0) => a_or_b_temp_carry_n_3,
      CYINIT => '1',
      DI(3) => \a_or_b_temp_carry_i_1__1_n_0\,
      DI(2) => \a_or_b_temp_carry_i_2__1_n_0\,
      DI(1) => \a_or_b_temp_carry_i_3__1_n_0\,
      DI(0) => \a_or_b_temp_carry_i_4__1_n_0\,
      O(3 downto 0) => NLW_a_or_b_temp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \a_or_b_temp_carry_i_5__1_n_0\,
      S(2) => \a_or_b_temp_carry_i_6__1_n_0\,
      S(1) => \a_or_b_temp_carry_i_7__1_n_0\,
      S(0) => \a_or_b_temp_carry_i_8__1_n_0\
    );
\a_or_b_temp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => a_or_b_temp_carry_n_0,
      CO(3) => \a_or_b_temp_carry__0_n_0\,
      CO(2) => \a_or_b_temp_carry__0_n_1\,
      CO(1) => \a_or_b_temp_carry__0_n_2\,
      CO(0) => \a_or_b_temp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__0_i_1__1_n_0\,
      DI(2) => \a_or_b_temp_carry__0_i_2__1_n_0\,
      DI(1) => \a_or_b_temp_carry__0_i_3__1_n_0\,
      DI(0) => \a_or_b_temp_carry__0_i_4__1_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__0_i_5__1_n_0\,
      S(2) => \a_or_b_temp_carry__0_i_6__1_n_0\,
      S(1) => \a_or_b_temp_carry__0_i_7__1_n_0\,
      S(0) => \a_or_b_temp_carry__0_i_8__1_n_0\
    );
\a_or_b_temp_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => smaller_than_cnt_reg(15),
      I3 => bigger_than_cnt_reg(15),
      O => \a_or_b_temp_carry__0_i_1__1_n_0\
    );
\a_or_b_temp_carry__0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => smaller_than_cnt_reg(13),
      I3 => bigger_than_cnt_reg(13),
      O => \a_or_b_temp_carry__0_i_2__1_n_0\
    );
\a_or_b_temp_carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => smaller_than_cnt_reg(11),
      I3 => bigger_than_cnt_reg(11),
      O => \a_or_b_temp_carry__0_i_3__1_n_0\
    );
\a_or_b_temp_carry__0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => smaller_than_cnt_reg(9),
      I3 => bigger_than_cnt_reg(9),
      O => \a_or_b_temp_carry__0_i_4__1_n_0\
    );
\a_or_b_temp_carry__0_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => bigger_than_cnt_reg(15),
      I3 => smaller_than_cnt_reg(15),
      O => \a_or_b_temp_carry__0_i_5__1_n_0\
    );
\a_or_b_temp_carry__0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => bigger_than_cnt_reg(13),
      I3 => smaller_than_cnt_reg(13),
      O => \a_or_b_temp_carry__0_i_6__1_n_0\
    );
\a_or_b_temp_carry__0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => bigger_than_cnt_reg(11),
      I3 => smaller_than_cnt_reg(11),
      O => \a_or_b_temp_carry__0_i_7__1_n_0\
    );
\a_or_b_temp_carry__0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => bigger_than_cnt_reg(9),
      I3 => smaller_than_cnt_reg(9),
      O => \a_or_b_temp_carry__0_i_8__1_n_0\
    );
\a_or_b_temp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__0_n_0\,
      CO(3) => \a_or_b_temp_carry__1_n_0\,
      CO(2) => \a_or_b_temp_carry__1_n_1\,
      CO(1) => \a_or_b_temp_carry__1_n_2\,
      CO(0) => \a_or_b_temp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__1_i_1__1_n_0\,
      DI(2) => \a_or_b_temp_carry__1_i_2__1_n_0\,
      DI(1) => \a_or_b_temp_carry__1_i_3__1_n_0\,
      DI(0) => \a_or_b_temp_carry__1_i_4__1_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__1_i_5__1_n_0\,
      S(2) => \a_or_b_temp_carry__1_i_6__1_n_0\,
      S(1) => \a_or_b_temp_carry__1_i_7__1_n_0\,
      S(0) => \a_or_b_temp_carry__1_i_8__1_n_0\
    );
\a_or_b_temp_carry__1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => smaller_than_cnt_reg(23),
      I3 => bigger_than_cnt_reg(23),
      O => \a_or_b_temp_carry__1_i_1__1_n_0\
    );
\a_or_b_temp_carry__1_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => smaller_than_cnt_reg(21),
      I3 => bigger_than_cnt_reg(21),
      O => \a_or_b_temp_carry__1_i_2__1_n_0\
    );
\a_or_b_temp_carry__1_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => smaller_than_cnt_reg(19),
      I3 => bigger_than_cnt_reg(19),
      O => \a_or_b_temp_carry__1_i_3__1_n_0\
    );
\a_or_b_temp_carry__1_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => smaller_than_cnt_reg(17),
      I3 => bigger_than_cnt_reg(17),
      O => \a_or_b_temp_carry__1_i_4__1_n_0\
    );
\a_or_b_temp_carry__1_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => bigger_than_cnt_reg(23),
      I3 => smaller_than_cnt_reg(23),
      O => \a_or_b_temp_carry__1_i_5__1_n_0\
    );
\a_or_b_temp_carry__1_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => bigger_than_cnt_reg(21),
      I3 => smaller_than_cnt_reg(21),
      O => \a_or_b_temp_carry__1_i_6__1_n_0\
    );
\a_or_b_temp_carry__1_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => bigger_than_cnt_reg(19),
      I3 => smaller_than_cnt_reg(19),
      O => \a_or_b_temp_carry__1_i_7__1_n_0\
    );
\a_or_b_temp_carry__1_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => bigger_than_cnt_reg(17),
      I3 => smaller_than_cnt_reg(17),
      O => \a_or_b_temp_carry__1_i_8__1_n_0\
    );
\a_or_b_temp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__1_n_0\,
      CO(3) => \a_or_b_temp_carry__2_n_0\,
      CO(2) => \a_or_b_temp_carry__2_n_1\,
      CO(1) => \a_or_b_temp_carry__2_n_2\,
      CO(0) => \a_or_b_temp_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__2_i_1__1_n_0\,
      DI(2) => \a_or_b_temp_carry__2_i_2__1_n_0\,
      DI(1) => \a_or_b_temp_carry__2_i_3__1_n_0\,
      DI(0) => \a_or_b_temp_carry__2_i_4__1_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__2_i_5__1_n_0\,
      S(2) => \a_or_b_temp_carry__2_i_6__1_n_0\,
      S(1) => \a_or_b_temp_carry__2_i_7__1_n_0\,
      S(0) => \a_or_b_temp_carry__2_i_8__1_n_0\
    );
\a_or_b_temp_carry__2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => smaller_than_cnt_reg(31),
      I3 => bigger_than_cnt_reg(31),
      O => \a_or_b_temp_carry__2_i_1__1_n_0\
    );
\a_or_b_temp_carry__2_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => smaller_than_cnt_reg(29),
      I3 => bigger_than_cnt_reg(29),
      O => \a_or_b_temp_carry__2_i_2__1_n_0\
    );
\a_or_b_temp_carry__2_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => smaller_than_cnt_reg(27),
      I3 => bigger_than_cnt_reg(27),
      O => \a_or_b_temp_carry__2_i_3__1_n_0\
    );
\a_or_b_temp_carry__2_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => smaller_than_cnt_reg(25),
      I3 => bigger_than_cnt_reg(25),
      O => \a_or_b_temp_carry__2_i_4__1_n_0\
    );
\a_or_b_temp_carry__2_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => bigger_than_cnt_reg(31),
      I3 => smaller_than_cnt_reg(31),
      O => \a_or_b_temp_carry__2_i_5__1_n_0\
    );
\a_or_b_temp_carry__2_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => bigger_than_cnt_reg(29),
      I3 => smaller_than_cnt_reg(29),
      O => \a_or_b_temp_carry__2_i_6__1_n_0\
    );
\a_or_b_temp_carry__2_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => bigger_than_cnt_reg(27),
      I3 => smaller_than_cnt_reg(27),
      O => \a_or_b_temp_carry__2_i_7__1_n_0\
    );
\a_or_b_temp_carry__2_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => bigger_than_cnt_reg(25),
      I3 => smaller_than_cnt_reg(25),
      O => \a_or_b_temp_carry__2_i_8__1_n_0\
    );
\a_or_b_temp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__2_n_0\,
      CO(3 downto 1) => \NLW_a_or_b_temp_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => a_or_b_temp,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \a_or_b_temp_carry__3_i_1__2_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \a_or_b_temp_carry__3_i_2__1_n_0\
    );
\a_or_b_temp_carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bigger_than_cnt_reg(32),
      I1 => smaller_than_cnt_reg(32),
      O => \a_or_b_temp_carry__3_i_1__2_n_0\
    );
\a_or_b_temp_carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => smaller_than_cnt_reg(32),
      I1 => bigger_than_cnt_reg(32),
      O => \a_or_b_temp_carry__3_i_2__1_n_0\
    );
\a_or_b_temp_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => smaller_than_cnt_reg(7),
      I3 => bigger_than_cnt_reg(7),
      O => \a_or_b_temp_carry_i_1__1_n_0\
    );
\a_or_b_temp_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => smaller_than_cnt_reg(5),
      I3 => bigger_than_cnt_reg(5),
      O => \a_or_b_temp_carry_i_2__1_n_0\
    );
\a_or_b_temp_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => smaller_than_cnt_reg(3),
      I3 => bigger_than_cnt_reg(3),
      O => \a_or_b_temp_carry_i_3__1_n_0\
    );
\a_or_b_temp_carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => smaller_than_cnt_reg(1),
      I3 => bigger_than_cnt_reg(1),
      O => \a_or_b_temp_carry_i_4__1_n_0\
    );
\a_or_b_temp_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => bigger_than_cnt_reg(7),
      I3 => smaller_than_cnt_reg(7),
      O => \a_or_b_temp_carry_i_5__1_n_0\
    );
\a_or_b_temp_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => bigger_than_cnt_reg(5),
      I3 => smaller_than_cnt_reg(5),
      O => \a_or_b_temp_carry_i_6__1_n_0\
    );
\a_or_b_temp_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => bigger_than_cnt_reg(3),
      I3 => smaller_than_cnt_reg(3),
      O => \a_or_b_temp_carry_i_7__1_n_0\
    );
\a_or_b_temp_carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => bigger_than_cnt_reg(1),
      I3 => smaller_than_cnt_reg(1),
      O => \a_or_b_temp_carry_i_8__1_n_0\
    );
biggen_than_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => biggen_than_carry_n_0,
      CO(2) => biggen_than_carry_n_1,
      CO(1) => biggen_than_carry_n_2,
      CO(0) => biggen_than_carry_n_3,
      CYINIT => '1',
      DI(3) => \biggen_than_carry_i_1__1_n_0\,
      DI(2) => biggen_than_carry_i_2_n_0,
      DI(1) => \biggen_than_carry_i_3__0_n_0\,
      DI(0) => \biggen_than_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_biggen_than_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \biggen_than_carry_i_5__2_n_0\,
      S(2) => \biggen_than_carry_i_6__0_n_0\,
      S(1) => \biggen_than_carry_i_7__1_n_0\,
      S(0) => \biggen_than_carry_i_8__1_n_0\
    );
\biggen_than_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => biggen_than_carry_n_0,
      CO(3) => \NLW_biggen_than_carry__0_CO_UNCONNECTED\(3),
      CO(2) => sel,
      CO(1) => \biggen_than_carry__0_n_2\,
      CO(0) => \biggen_than_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \biggen_than_carry__0_i_1__0_n_0\,
      DI(1) => \biggen_than_carry__0_i_2__1_n_0\,
      DI(0) => \biggen_than_carry__0_i_3__1_n_0\,
      O(3 downto 0) => \NLW_biggen_than_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \biggen_than_carry__0_i_4__1_n_0\,
      S(1) => \biggen_than_carry__0_i_5__2_n_0\,
      S(0) => \biggen_than_carry__0_i_6__2_n_0\
    );
\biggen_than_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \biggen_than_carry__0_i_1__0_n_0\
    );
\biggen_than_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \biggen_than_carry__0_i_2__1_n_0\
    );
\biggen_than_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \biggen_than_carry__0_i_3__1_n_0\
    );
\biggen_than_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \biggen_than_carry__0_i_4__1_n_0\
    );
\biggen_than_carry__0_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \biggen_than_carry__0_i_5__2_n_0\
    );
\biggen_than_carry__0_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \biggen_than_carry__0_i_6__2_n_0\
    );
\biggen_than_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \biggen_than_carry_i_1__1_n_0\
    );
biggen_than_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => biggen_than_carry_i_2_n_0
    );
\biggen_than_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \biggen_than_carry_i_3__0_n_0\
    );
\biggen_than_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \biggen_than_carry_i_4__0_n_0\
    );
\biggen_than_carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \biggen_than_carry_i_5__2_n_0\
    );
\biggen_than_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      O => \biggen_than_carry_i_6__0_n_0\
    );
\biggen_than_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \biggen_than_carry_i_7__1_n_0\
    );
\biggen_than_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \biggen_than_carry_i_8__1_n_0\
    );
\bigger_than_cnt[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      O => \bigger_than_cnt[0]_i_2__0_n_0\
    );
\bigger_than_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_1__1_n_7\,
      Q => bigger_than_cnt_reg(0),
      R => E(0)
    );
\bigger_than_cnt_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bigger_than_cnt_reg[0]_i_1__1_n_0\,
      CO(2) => \bigger_than_cnt_reg[0]_i_1__1_n_1\,
      CO(1) => \bigger_than_cnt_reg[0]_i_1__1_n_2\,
      CO(0) => \bigger_than_cnt_reg[0]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \bigger_than_cnt_reg[0]_i_1__1_n_4\,
      O(2) => \bigger_than_cnt_reg[0]_i_1__1_n_5\,
      O(1) => \bigger_than_cnt_reg[0]_i_1__1_n_6\,
      O(0) => \bigger_than_cnt_reg[0]_i_1__1_n_7\,
      S(3 downto 1) => bigger_than_cnt_reg(3 downto 1),
      S(0) => \bigger_than_cnt[0]_i_2__0_n_0\
    );
\bigger_than_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__1_n_5\,
      Q => bigger_than_cnt_reg(10),
      R => E(0)
    );
\bigger_than_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__1_n_4\,
      Q => bigger_than_cnt_reg(11),
      R => E(0)
    );
\bigger_than_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__1_n_7\,
      Q => bigger_than_cnt_reg(12),
      R => E(0)
    );
\bigger_than_cnt_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[8]_i_1__1_n_0\,
      CO(3) => \bigger_than_cnt_reg[12]_i_1__1_n_0\,
      CO(2) => \bigger_than_cnt_reg[12]_i_1__1_n_1\,
      CO(1) => \bigger_than_cnt_reg[12]_i_1__1_n_2\,
      CO(0) => \bigger_than_cnt_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[12]_i_1__1_n_4\,
      O(2) => \bigger_than_cnt_reg[12]_i_1__1_n_5\,
      O(1) => \bigger_than_cnt_reg[12]_i_1__1_n_6\,
      O(0) => \bigger_than_cnt_reg[12]_i_1__1_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(15 downto 12)
    );
\bigger_than_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__1_n_6\,
      Q => bigger_than_cnt_reg(13),
      R => E(0)
    );
\bigger_than_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__1_n_5\,
      Q => bigger_than_cnt_reg(14),
      R => E(0)
    );
\bigger_than_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__1_n_4\,
      Q => bigger_than_cnt_reg(15),
      R => E(0)
    );
\bigger_than_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__1_n_7\,
      Q => bigger_than_cnt_reg(16),
      R => E(0)
    );
\bigger_than_cnt_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[12]_i_1__1_n_0\,
      CO(3) => \bigger_than_cnt_reg[16]_i_1__1_n_0\,
      CO(2) => \bigger_than_cnt_reg[16]_i_1__1_n_1\,
      CO(1) => \bigger_than_cnt_reg[16]_i_1__1_n_2\,
      CO(0) => \bigger_than_cnt_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[16]_i_1__1_n_4\,
      O(2) => \bigger_than_cnt_reg[16]_i_1__1_n_5\,
      O(1) => \bigger_than_cnt_reg[16]_i_1__1_n_6\,
      O(0) => \bigger_than_cnt_reg[16]_i_1__1_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(19 downto 16)
    );
\bigger_than_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__1_n_6\,
      Q => bigger_than_cnt_reg(17),
      R => E(0)
    );
\bigger_than_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__1_n_5\,
      Q => bigger_than_cnt_reg(18),
      R => E(0)
    );
\bigger_than_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__1_n_4\,
      Q => bigger_than_cnt_reg(19),
      R => E(0)
    );
\bigger_than_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_1__1_n_6\,
      Q => bigger_than_cnt_reg(1),
      R => E(0)
    );
\bigger_than_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__1_n_7\,
      Q => bigger_than_cnt_reg(20),
      R => E(0)
    );
\bigger_than_cnt_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[16]_i_1__1_n_0\,
      CO(3) => \bigger_than_cnt_reg[20]_i_1__1_n_0\,
      CO(2) => \bigger_than_cnt_reg[20]_i_1__1_n_1\,
      CO(1) => \bigger_than_cnt_reg[20]_i_1__1_n_2\,
      CO(0) => \bigger_than_cnt_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[20]_i_1__1_n_4\,
      O(2) => \bigger_than_cnt_reg[20]_i_1__1_n_5\,
      O(1) => \bigger_than_cnt_reg[20]_i_1__1_n_6\,
      O(0) => \bigger_than_cnt_reg[20]_i_1__1_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(23 downto 20)
    );
\bigger_than_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__1_n_6\,
      Q => bigger_than_cnt_reg(21),
      R => E(0)
    );
\bigger_than_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__1_n_5\,
      Q => bigger_than_cnt_reg(22),
      R => E(0)
    );
\bigger_than_cnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__1_n_4\,
      Q => bigger_than_cnt_reg(23),
      R => E(0)
    );
\bigger_than_cnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__1_n_7\,
      Q => bigger_than_cnt_reg(24),
      R => E(0)
    );
\bigger_than_cnt_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[20]_i_1__1_n_0\,
      CO(3) => \bigger_than_cnt_reg[24]_i_1__1_n_0\,
      CO(2) => \bigger_than_cnt_reg[24]_i_1__1_n_1\,
      CO(1) => \bigger_than_cnt_reg[24]_i_1__1_n_2\,
      CO(0) => \bigger_than_cnt_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[24]_i_1__1_n_4\,
      O(2) => \bigger_than_cnt_reg[24]_i_1__1_n_5\,
      O(1) => \bigger_than_cnt_reg[24]_i_1__1_n_6\,
      O(0) => \bigger_than_cnt_reg[24]_i_1__1_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(27 downto 24)
    );
\bigger_than_cnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__1_n_6\,
      Q => bigger_than_cnt_reg(25),
      R => E(0)
    );
\bigger_than_cnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__1_n_5\,
      Q => bigger_than_cnt_reg(26),
      R => E(0)
    );
\bigger_than_cnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__1_n_4\,
      Q => bigger_than_cnt_reg(27),
      R => E(0)
    );
\bigger_than_cnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__1_n_7\,
      Q => bigger_than_cnt_reg(28),
      R => E(0)
    );
\bigger_than_cnt_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[24]_i_1__1_n_0\,
      CO(3) => \bigger_than_cnt_reg[28]_i_1__1_n_0\,
      CO(2) => \bigger_than_cnt_reg[28]_i_1__1_n_1\,
      CO(1) => \bigger_than_cnt_reg[28]_i_1__1_n_2\,
      CO(0) => \bigger_than_cnt_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[28]_i_1__1_n_4\,
      O(2) => \bigger_than_cnt_reg[28]_i_1__1_n_5\,
      O(1) => \bigger_than_cnt_reg[28]_i_1__1_n_6\,
      O(0) => \bigger_than_cnt_reg[28]_i_1__1_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(31 downto 28)
    );
\bigger_than_cnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__1_n_6\,
      Q => bigger_than_cnt_reg(29),
      R => E(0)
    );
\bigger_than_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_1__1_n_5\,
      Q => bigger_than_cnt_reg(2),
      R => E(0)
    );
\bigger_than_cnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__1_n_5\,
      Q => bigger_than_cnt_reg(30),
      R => E(0)
    );
\bigger_than_cnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__1_n_4\,
      Q => bigger_than_cnt_reg(31),
      R => E(0)
    );
\bigger_than_cnt_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[32]_i_1__1_n_7\,
      Q => bigger_than_cnt_reg(32),
      R => E(0)
    );
\bigger_than_cnt_reg[32]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[28]_i_1__1_n_0\,
      CO(3 downto 0) => \NLW_bigger_than_cnt_reg[32]_i_1__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_bigger_than_cnt_reg[32]_i_1__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \bigger_than_cnt_reg[32]_i_1__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => bigger_than_cnt_reg(32)
    );
\bigger_than_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_1__1_n_4\,
      Q => bigger_than_cnt_reg(3),
      R => E(0)
    );
\bigger_than_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__1_n_7\,
      Q => bigger_than_cnt_reg(4),
      R => E(0)
    );
\bigger_than_cnt_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[0]_i_1__1_n_0\,
      CO(3) => \bigger_than_cnt_reg[4]_i_1__1_n_0\,
      CO(2) => \bigger_than_cnt_reg[4]_i_1__1_n_1\,
      CO(1) => \bigger_than_cnt_reg[4]_i_1__1_n_2\,
      CO(0) => \bigger_than_cnt_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[4]_i_1__1_n_4\,
      O(2) => \bigger_than_cnt_reg[4]_i_1__1_n_5\,
      O(1) => \bigger_than_cnt_reg[4]_i_1__1_n_6\,
      O(0) => \bigger_than_cnt_reg[4]_i_1__1_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(7 downto 4)
    );
\bigger_than_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__1_n_6\,
      Q => bigger_than_cnt_reg(5),
      R => E(0)
    );
\bigger_than_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__1_n_5\,
      Q => bigger_than_cnt_reg(6),
      R => E(0)
    );
\bigger_than_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__1_n_4\,
      Q => bigger_than_cnt_reg(7),
      R => E(0)
    );
\bigger_than_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__1_n_7\,
      Q => bigger_than_cnt_reg(8),
      R => E(0)
    );
\bigger_than_cnt_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[4]_i_1__1_n_0\,
      CO(3) => \bigger_than_cnt_reg[8]_i_1__1_n_0\,
      CO(2) => \bigger_than_cnt_reg[8]_i_1__1_n_1\,
      CO(1) => \bigger_than_cnt_reg[8]_i_1__1_n_2\,
      CO(0) => \bigger_than_cnt_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[8]_i_1__1_n_4\,
      O(2) => \bigger_than_cnt_reg[8]_i_1__1_n_5\,
      O(1) => \bigger_than_cnt_reg[8]_i_1__1_n_6\,
      O(0) => \bigger_than_cnt_reg[8]_i_1__1_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(11 downto 8)
    );
\bigger_than_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__1_n_6\,
      Q => bigger_than_cnt_reg(9),
      R => E(0)
    );
\smaller_than_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel,
      O => \smaller_than_cnt[0]_i_1__1_n_0\
    );
\smaller_than_cnt[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => smaller_than_cnt_reg(0),
      O => \smaller_than_cnt[0]_i_3__1_n_0\
    );
\smaller_than_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__1_n_7\,
      Q => smaller_than_cnt_reg(0),
      R => E(0)
    );
\smaller_than_cnt_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \smaller_than_cnt_reg[0]_i_2__1_n_0\,
      CO(2) => \smaller_than_cnt_reg[0]_i_2__1_n_1\,
      CO(1) => \smaller_than_cnt_reg[0]_i_2__1_n_2\,
      CO(0) => \smaller_than_cnt_reg[0]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \smaller_than_cnt_reg[0]_i_2__1_n_4\,
      O(2) => \smaller_than_cnt_reg[0]_i_2__1_n_5\,
      O(1) => \smaller_than_cnt_reg[0]_i_2__1_n_6\,
      O(0) => \smaller_than_cnt_reg[0]_i_2__1_n_7\,
      S(3 downto 1) => smaller_than_cnt_reg(3 downto 1),
      S(0) => \smaller_than_cnt[0]_i_3__1_n_0\
    );
\smaller_than_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__1_n_5\,
      Q => smaller_than_cnt_reg(10),
      R => E(0)
    );
\smaller_than_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__1_n_4\,
      Q => smaller_than_cnt_reg(11),
      R => E(0)
    );
\smaller_than_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__1_n_7\,
      Q => smaller_than_cnt_reg(12),
      R => E(0)
    );
\smaller_than_cnt_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[8]_i_1__1_n_0\,
      CO(3) => \smaller_than_cnt_reg[12]_i_1__1_n_0\,
      CO(2) => \smaller_than_cnt_reg[12]_i_1__1_n_1\,
      CO(1) => \smaller_than_cnt_reg[12]_i_1__1_n_2\,
      CO(0) => \smaller_than_cnt_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[12]_i_1__1_n_4\,
      O(2) => \smaller_than_cnt_reg[12]_i_1__1_n_5\,
      O(1) => \smaller_than_cnt_reg[12]_i_1__1_n_6\,
      O(0) => \smaller_than_cnt_reg[12]_i_1__1_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(15 downto 12)
    );
\smaller_than_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__1_n_6\,
      Q => smaller_than_cnt_reg(13),
      R => E(0)
    );
\smaller_than_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__1_n_5\,
      Q => smaller_than_cnt_reg(14),
      R => E(0)
    );
\smaller_than_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__1_n_4\,
      Q => smaller_than_cnt_reg(15),
      R => E(0)
    );
\smaller_than_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__1_n_7\,
      Q => smaller_than_cnt_reg(16),
      R => E(0)
    );
\smaller_than_cnt_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[12]_i_1__1_n_0\,
      CO(3) => \smaller_than_cnt_reg[16]_i_1__1_n_0\,
      CO(2) => \smaller_than_cnt_reg[16]_i_1__1_n_1\,
      CO(1) => \smaller_than_cnt_reg[16]_i_1__1_n_2\,
      CO(0) => \smaller_than_cnt_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[16]_i_1__1_n_4\,
      O(2) => \smaller_than_cnt_reg[16]_i_1__1_n_5\,
      O(1) => \smaller_than_cnt_reg[16]_i_1__1_n_6\,
      O(0) => \smaller_than_cnt_reg[16]_i_1__1_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(19 downto 16)
    );
\smaller_than_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__1_n_6\,
      Q => smaller_than_cnt_reg(17),
      R => E(0)
    );
\smaller_than_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__1_n_5\,
      Q => smaller_than_cnt_reg(18),
      R => E(0)
    );
\smaller_than_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__1_n_4\,
      Q => smaller_than_cnt_reg(19),
      R => E(0)
    );
\smaller_than_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__1_n_6\,
      Q => smaller_than_cnt_reg(1),
      R => E(0)
    );
\smaller_than_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__1_n_7\,
      Q => smaller_than_cnt_reg(20),
      R => E(0)
    );
\smaller_than_cnt_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[16]_i_1__1_n_0\,
      CO(3) => \smaller_than_cnt_reg[20]_i_1__1_n_0\,
      CO(2) => \smaller_than_cnt_reg[20]_i_1__1_n_1\,
      CO(1) => \smaller_than_cnt_reg[20]_i_1__1_n_2\,
      CO(0) => \smaller_than_cnt_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[20]_i_1__1_n_4\,
      O(2) => \smaller_than_cnt_reg[20]_i_1__1_n_5\,
      O(1) => \smaller_than_cnt_reg[20]_i_1__1_n_6\,
      O(0) => \smaller_than_cnt_reg[20]_i_1__1_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(23 downto 20)
    );
\smaller_than_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__1_n_6\,
      Q => smaller_than_cnt_reg(21),
      R => E(0)
    );
\smaller_than_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__1_n_5\,
      Q => smaller_than_cnt_reg(22),
      R => E(0)
    );
\smaller_than_cnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__1_n_4\,
      Q => smaller_than_cnt_reg(23),
      R => E(0)
    );
\smaller_than_cnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__1_n_7\,
      Q => smaller_than_cnt_reg(24),
      R => E(0)
    );
\smaller_than_cnt_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[20]_i_1__1_n_0\,
      CO(3) => \smaller_than_cnt_reg[24]_i_1__1_n_0\,
      CO(2) => \smaller_than_cnt_reg[24]_i_1__1_n_1\,
      CO(1) => \smaller_than_cnt_reg[24]_i_1__1_n_2\,
      CO(0) => \smaller_than_cnt_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[24]_i_1__1_n_4\,
      O(2) => \smaller_than_cnt_reg[24]_i_1__1_n_5\,
      O(1) => \smaller_than_cnt_reg[24]_i_1__1_n_6\,
      O(0) => \smaller_than_cnt_reg[24]_i_1__1_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(27 downto 24)
    );
\smaller_than_cnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__1_n_6\,
      Q => smaller_than_cnt_reg(25),
      R => E(0)
    );
\smaller_than_cnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__1_n_5\,
      Q => smaller_than_cnt_reg(26),
      R => E(0)
    );
\smaller_than_cnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__1_n_4\,
      Q => smaller_than_cnt_reg(27),
      R => E(0)
    );
\smaller_than_cnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__1_n_7\,
      Q => smaller_than_cnt_reg(28),
      R => E(0)
    );
\smaller_than_cnt_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[24]_i_1__1_n_0\,
      CO(3) => \smaller_than_cnt_reg[28]_i_1__1_n_0\,
      CO(2) => \smaller_than_cnt_reg[28]_i_1__1_n_1\,
      CO(1) => \smaller_than_cnt_reg[28]_i_1__1_n_2\,
      CO(0) => \smaller_than_cnt_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[28]_i_1__1_n_4\,
      O(2) => \smaller_than_cnt_reg[28]_i_1__1_n_5\,
      O(1) => \smaller_than_cnt_reg[28]_i_1__1_n_6\,
      O(0) => \smaller_than_cnt_reg[28]_i_1__1_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(31 downto 28)
    );
\smaller_than_cnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__1_n_6\,
      Q => smaller_than_cnt_reg(29),
      R => E(0)
    );
\smaller_than_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__1_n_5\,
      Q => smaller_than_cnt_reg(2),
      R => E(0)
    );
\smaller_than_cnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__1_n_5\,
      Q => smaller_than_cnt_reg(30),
      R => E(0)
    );
\smaller_than_cnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__1_n_4\,
      Q => smaller_than_cnt_reg(31),
      R => E(0)
    );
\smaller_than_cnt_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[32]_i_1__1_n_7\,
      Q => smaller_than_cnt_reg(32),
      R => E(0)
    );
\smaller_than_cnt_reg[32]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[28]_i_1__1_n_0\,
      CO(3 downto 0) => \NLW_smaller_than_cnt_reg[32]_i_1__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_smaller_than_cnt_reg[32]_i_1__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \smaller_than_cnt_reg[32]_i_1__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => smaller_than_cnt_reg(32)
    );
\smaller_than_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__1_n_4\,
      Q => smaller_than_cnt_reg(3),
      R => E(0)
    );
\smaller_than_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__1_n_7\,
      Q => smaller_than_cnt_reg(4),
      R => E(0)
    );
\smaller_than_cnt_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[0]_i_2__1_n_0\,
      CO(3) => \smaller_than_cnt_reg[4]_i_1__1_n_0\,
      CO(2) => \smaller_than_cnt_reg[4]_i_1__1_n_1\,
      CO(1) => \smaller_than_cnt_reg[4]_i_1__1_n_2\,
      CO(0) => \smaller_than_cnt_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[4]_i_1__1_n_4\,
      O(2) => \smaller_than_cnt_reg[4]_i_1__1_n_5\,
      O(1) => \smaller_than_cnt_reg[4]_i_1__1_n_6\,
      O(0) => \smaller_than_cnt_reg[4]_i_1__1_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(7 downto 4)
    );
\smaller_than_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__1_n_6\,
      Q => smaller_than_cnt_reg(5),
      R => E(0)
    );
\smaller_than_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__1_n_5\,
      Q => smaller_than_cnt_reg(6),
      R => E(0)
    );
\smaller_than_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__1_n_4\,
      Q => smaller_than_cnt_reg(7),
      R => E(0)
    );
\smaller_than_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__1_n_7\,
      Q => smaller_than_cnt_reg(8),
      R => E(0)
    );
\smaller_than_cnt_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[4]_i_1__1_n_0\,
      CO(3) => \smaller_than_cnt_reg[8]_i_1__1_n_0\,
      CO(2) => \smaller_than_cnt_reg[8]_i_1__1_n_1\,
      CO(1) => \smaller_than_cnt_reg[8]_i_1__1_n_2\,
      CO(0) => \smaller_than_cnt_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[8]_i_1__1_n_4\,
      O(2) => \smaller_than_cnt_reg[8]_i_1__1_n_5\,
      O(1) => \smaller_than_cnt_reg[8]_i_1__1_n_6\,
      O(0) => \smaller_than_cnt_reg[8]_i_1__1_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(11 downto 8)
    );
\smaller_than_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__1_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__1_n_6\,
      Q => smaller_than_cnt_reg(9),
      R => E(0)
    );
substact_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => substact_reg0_carry_n_0,
      CO(2) => substact_reg0_carry_n_1,
      CO(1) => substact_reg0_carry_n_2,
      CO(0) => substact_reg0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => a_bigger_than_b(3 downto 0),
      O(3 downto 0) => substact_reg0(3 downto 0),
      S(3) => \substact_reg0_carry_i_5__2_n_0\,
      S(2) => \substact_reg0_carry_i_6__2_n_0\,
      S(1) => \substact_reg0_carry_i_7__2_n_0\,
      S(0) => \substact_reg0_carry_i_8__2_n_0\
    );
\substact_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => substact_reg0_carry_n_0,
      CO(3) => \substact_reg0_carry__0_n_0\,
      CO(2) => \substact_reg0_carry__0_n_1\,
      CO(1) => \substact_reg0_carry__0_n_2\,
      CO(0) => \substact_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(7 downto 4),
      O(3 downto 0) => substact_reg0(7 downto 4),
      S(3) => \substact_reg0_carry__0_i_5__2_n_0\,
      S(2) => \substact_reg0_carry__0_i_6__2_n_0\,
      S(1) => \substact_reg0_carry__0_i_7__2_n_0\,
      S(0) => \substact_reg0_carry__0_i_8__2_n_0\
    );
\substact_reg0_carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(7),
      I1 => smaller_than_cnt_reg(7),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(7)
    );
\substact_reg0_carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(6)
    );
\substact_reg0_carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(5),
      I1 => smaller_than_cnt_reg(5),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(5)
    );
\substact_reg0_carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(4)
    );
\substact_reg0_carry__0_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(7),
      I1 => smaller_than_cnt_reg(7),
      O => \substact_reg0_carry__0_i_5__2_n_0\
    );
\substact_reg0_carry__0_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      O => \substact_reg0_carry__0_i_6__2_n_0\
    );
\substact_reg0_carry__0_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(5),
      I1 => smaller_than_cnt_reg(5),
      O => \substact_reg0_carry__0_i_7__2_n_0\
    );
\substact_reg0_carry__0_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      O => \substact_reg0_carry__0_i_8__2_n_0\
    );
\substact_reg0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__0_n_0\,
      CO(3) => \substact_reg0_carry__1_n_0\,
      CO(2) => \substact_reg0_carry__1_n_1\,
      CO(1) => \substact_reg0_carry__1_n_2\,
      CO(0) => \substact_reg0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(11 downto 8),
      O(3 downto 0) => substact_reg0(11 downto 8),
      S(3) => \substact_reg0_carry__1_i_5__2_n_0\,
      S(2) => \substact_reg0_carry__1_i_6__2_n_0\,
      S(1) => \substact_reg0_carry__1_i_7__2_n_0\,
      S(0) => \substact_reg0_carry__1_i_8__2_n_0\
    );
\substact_reg0_carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(11),
      I1 => smaller_than_cnt_reg(11),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(11)
    );
\substact_reg0_carry__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(10)
    );
\substact_reg0_carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(9),
      I1 => smaller_than_cnt_reg(9),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(9)
    );
\substact_reg0_carry__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(8)
    );
\substact_reg0_carry__1_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(11),
      I1 => smaller_than_cnt_reg(11),
      O => \substact_reg0_carry__1_i_5__2_n_0\
    );
\substact_reg0_carry__1_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      O => \substact_reg0_carry__1_i_6__2_n_0\
    );
\substact_reg0_carry__1_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(9),
      I1 => smaller_than_cnt_reg(9),
      O => \substact_reg0_carry__1_i_7__2_n_0\
    );
\substact_reg0_carry__1_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      O => \substact_reg0_carry__1_i_8__2_n_0\
    );
\substact_reg0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__1_n_0\,
      CO(3) => \substact_reg0_carry__2_n_0\,
      CO(2) => \substact_reg0_carry__2_n_1\,
      CO(1) => \substact_reg0_carry__2_n_2\,
      CO(0) => \substact_reg0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(15 downto 12),
      O(3 downto 0) => substact_reg0(15 downto 12),
      S(3) => \substact_reg0_carry__2_i_5__1_n_0\,
      S(2) => \substact_reg0_carry__2_i_6__1_n_0\,
      S(1) => \substact_reg0_carry__2_i_7__1_n_0\,
      S(0) => \substact_reg0_carry__2_i_8__1_n_0\
    );
\substact_reg0_carry__2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(15),
      I1 => smaller_than_cnt_reg(15),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(15)
    );
\substact_reg0_carry__2_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(14)
    );
\substact_reg0_carry__2_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(13),
      I1 => smaller_than_cnt_reg(13),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(13)
    );
\substact_reg0_carry__2_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(12)
    );
\substact_reg0_carry__2_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(15),
      I1 => smaller_than_cnt_reg(15),
      O => \substact_reg0_carry__2_i_5__1_n_0\
    );
\substact_reg0_carry__2_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      O => \substact_reg0_carry__2_i_6__1_n_0\
    );
\substact_reg0_carry__2_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(13),
      I1 => smaller_than_cnt_reg(13),
      O => \substact_reg0_carry__2_i_7__1_n_0\
    );
\substact_reg0_carry__2_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      O => \substact_reg0_carry__2_i_8__1_n_0\
    );
\substact_reg0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__2_n_0\,
      CO(3) => \substact_reg0_carry__3_n_0\,
      CO(2) => \substact_reg0_carry__3_n_1\,
      CO(1) => \substact_reg0_carry__3_n_2\,
      CO(0) => \substact_reg0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(19 downto 16),
      O(3 downto 0) => substact_reg0(19 downto 16),
      S(3) => \substact_reg0_carry__3_i_5__5_n_0\,
      S(2) => \substact_reg0_carry__3_i_6__5_n_0\,
      S(1) => \substact_reg0_carry__3_i_7__5_n_0\,
      S(0) => \substact_reg0_carry__3_i_8__5_n_0\
    );
\substact_reg0_carry__3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(19),
      I1 => smaller_than_cnt_reg(19),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(19)
    );
\substact_reg0_carry__3_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(18)
    );
\substact_reg0_carry__3_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(17),
      I1 => smaller_than_cnt_reg(17),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(17)
    );
\substact_reg0_carry__3_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(16)
    );
\substact_reg0_carry__3_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(19),
      I1 => smaller_than_cnt_reg(19),
      O => \substact_reg0_carry__3_i_5__5_n_0\
    );
\substact_reg0_carry__3_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      O => \substact_reg0_carry__3_i_6__5_n_0\
    );
\substact_reg0_carry__3_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(17),
      I1 => smaller_than_cnt_reg(17),
      O => \substact_reg0_carry__3_i_7__5_n_0\
    );
\substact_reg0_carry__3_i_8__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      O => \substact_reg0_carry__3_i_8__5_n_0\
    );
\substact_reg0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__3_n_0\,
      CO(3) => \substact_reg0_carry__4_n_0\,
      CO(2) => \substact_reg0_carry__4_n_1\,
      CO(1) => \substact_reg0_carry__4_n_2\,
      CO(0) => \substact_reg0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(23 downto 20),
      O(3 downto 0) => substact_reg0(23 downto 20),
      S(3) => \substact_reg0_carry__4_i_5__5_n_0\,
      S(2) => \substact_reg0_carry__4_i_6__5_n_0\,
      S(1) => \substact_reg0_carry__4_i_7__5_n_0\,
      S(0) => \substact_reg0_carry__4_i_8__5_n_0\
    );
\substact_reg0_carry__4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(23),
      I1 => smaller_than_cnt_reg(23),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(23)
    );
\substact_reg0_carry__4_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(22)
    );
\substact_reg0_carry__4_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(21),
      I1 => smaller_than_cnt_reg(21),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(21)
    );
\substact_reg0_carry__4_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(20)
    );
\substact_reg0_carry__4_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(23),
      I1 => smaller_than_cnt_reg(23),
      O => \substact_reg0_carry__4_i_5__5_n_0\
    );
\substact_reg0_carry__4_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      O => \substact_reg0_carry__4_i_6__5_n_0\
    );
\substact_reg0_carry__4_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(21),
      I1 => smaller_than_cnt_reg(21),
      O => \substact_reg0_carry__4_i_7__5_n_0\
    );
\substact_reg0_carry__4_i_8__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      O => \substact_reg0_carry__4_i_8__5_n_0\
    );
\substact_reg0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__4_n_0\,
      CO(3) => \substact_reg0_carry__5_n_0\,
      CO(2) => \substact_reg0_carry__5_n_1\,
      CO(1) => \substact_reg0_carry__5_n_2\,
      CO(0) => \substact_reg0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(27 downto 24),
      O(3 downto 0) => substact_reg0(27 downto 24),
      S(3) => \substact_reg0_carry__5_i_5__5_n_0\,
      S(2) => \substact_reg0_carry__5_i_6__5_n_0\,
      S(1) => \substact_reg0_carry__5_i_7__5_n_0\,
      S(0) => \substact_reg0_carry__5_i_8__5_n_0\
    );
\substact_reg0_carry__5_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(27),
      I1 => smaller_than_cnt_reg(27),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(27)
    );
\substact_reg0_carry__5_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(26)
    );
\substact_reg0_carry__5_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(25),
      I1 => smaller_than_cnt_reg(25),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(25)
    );
\substact_reg0_carry__5_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(24)
    );
\substact_reg0_carry__5_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(27),
      I1 => smaller_than_cnt_reg(27),
      O => \substact_reg0_carry__5_i_5__5_n_0\
    );
\substact_reg0_carry__5_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      O => \substact_reg0_carry__5_i_6__5_n_0\
    );
\substact_reg0_carry__5_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(25),
      I1 => smaller_than_cnt_reg(25),
      O => \substact_reg0_carry__5_i_7__5_n_0\
    );
\substact_reg0_carry__5_i_8__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      O => \substact_reg0_carry__5_i_8__5_n_0\
    );
\substact_reg0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__5_n_0\,
      CO(3) => \substact_reg0_carry__6_n_0\,
      CO(2) => \substact_reg0_carry__6_n_1\,
      CO(1) => \substact_reg0_carry__6_n_2\,
      CO(0) => \substact_reg0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(31 downto 28),
      O(3 downto 0) => substact_reg0(31 downto 28),
      S(3) => \substact_reg0_carry__6_i_5__5_n_0\,
      S(2) => \substact_reg0_carry__6_i_6__5_n_0\,
      S(1) => \substact_reg0_carry__6_i_7__5_n_0\,
      S(0) => \substact_reg0_carry__6_i_8__5_n_0\
    );
\substact_reg0_carry__6_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(31),
      I1 => smaller_than_cnt_reg(31),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(31)
    );
\substact_reg0_carry__6_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(30)
    );
\substact_reg0_carry__6_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(29),
      I1 => smaller_than_cnt_reg(29),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(29)
    );
\substact_reg0_carry__6_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(28)
    );
\substact_reg0_carry__6_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(31),
      I1 => smaller_than_cnt_reg(31),
      O => \substact_reg0_carry__6_i_5__5_n_0\
    );
\substact_reg0_carry__6_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      O => \substact_reg0_carry__6_i_6__5_n_0\
    );
\substact_reg0_carry__6_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(29),
      I1 => smaller_than_cnt_reg(29),
      O => \substact_reg0_carry__6_i_7__5_n_0\
    );
\substact_reg0_carry__6_i_8__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      O => \substact_reg0_carry__6_i_8__5_n_0\
    );
\substact_reg0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__6_n_0\,
      CO(3 downto 0) => \NLW_substact_reg0_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_substact_reg0_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => substact_reg0(32),
      S(3 downto 1) => B"000",
      S(0) => \substact_reg0_carry__7_i_1__5_n_0\
    );
\substact_reg0_carry__7_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(32),
      I1 => smaller_than_cnt_reg(32),
      O => \substact_reg0_carry__7_i_1__5_n_0\
    );
\substact_reg0_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(3),
      I1 => smaller_than_cnt_reg(3),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(3)
    );
\substact_reg0_carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(2)
    );
\substact_reg0_carry_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(1),
      I1 => smaller_than_cnt_reg(1),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(1)
    );
\substact_reg0_carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(0)
    );
\substact_reg0_carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(3),
      I1 => smaller_than_cnt_reg(3),
      O => \substact_reg0_carry_i_5__2_n_0\
    );
\substact_reg0_carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      O => \substact_reg0_carry_i_6__2_n_0\
    );
\substact_reg0_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(1),
      I1 => smaller_than_cnt_reg(1),
      O => \substact_reg0_carry_i_7__2_n_0\
    );
\substact_reg0_carry_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      O => \substact_reg0_carry_i_8__2_n_0\
    );
\substact_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(0),
      Q => median_dist_i_out(0),
      R => '0'
    );
\substact_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(10),
      Q => median_dist_i_out(10),
      R => '0'
    );
\substact_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(11),
      Q => median_dist_i_out(11),
      R => '0'
    );
\substact_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(12),
      Q => median_dist_i_out(12),
      R => '0'
    );
\substact_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(13),
      Q => median_dist_i_out(13),
      R => '0'
    );
\substact_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(14),
      Q => median_dist_i_out(14),
      R => '0'
    );
\substact_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(15),
      Q => median_dist_i_out(15),
      R => '0'
    );
\substact_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(16),
      Q => median_dist_i_out(16),
      R => '0'
    );
\substact_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(17),
      Q => median_dist_i_out(17),
      R => '0'
    );
\substact_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(18),
      Q => median_dist_i_out(18),
      R => '0'
    );
\substact_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(19),
      Q => median_dist_i_out(19),
      R => '0'
    );
\substact_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(1),
      Q => median_dist_i_out(1),
      R => '0'
    );
\substact_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(20),
      Q => median_dist_i_out(20),
      R => '0'
    );
\substact_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(21),
      Q => median_dist_i_out(21),
      R => '0'
    );
\substact_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(22),
      Q => median_dist_i_out(22),
      R => '0'
    );
\substact_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(23),
      Q => median_dist_i_out(23),
      R => '0'
    );
\substact_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(24),
      Q => median_dist_i_out(24),
      R => '0'
    );
\substact_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(25),
      Q => median_dist_i_out(25),
      R => '0'
    );
\substact_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(26),
      Q => median_dist_i_out(26),
      R => '0'
    );
\substact_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(27),
      Q => median_dist_i_out(27),
      R => '0'
    );
\substact_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(28),
      Q => median_dist_i_out(28),
      R => '0'
    );
\substact_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(29),
      Q => median_dist_i_out(29),
      R => '0'
    );
\substact_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(2),
      Q => median_dist_i_out(2),
      R => '0'
    );
\substact_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(30),
      Q => median_dist_i_out(30),
      R => '0'
    );
\substact_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(31),
      Q => median_dist_i_out(31),
      R => '0'
    );
\substact_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(32),
      Q => median_dist_i_out(32),
      R => '0'
    );
\substact_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(3),
      Q => median_dist_i_out(3),
      R => '0'
    );
\substact_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(4),
      Q => median_dist_i_out(4),
      R => '0'
    );
\substact_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(5),
      Q => median_dist_i_out(5),
      R => '0'
    );
\substact_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(6),
      Q => median_dist_i_out(6),
      R => '0'
    );
\substact_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(7),
      Q => median_dist_i_out(7),
      R => '0'
    );
\substact_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(8),
      Q => median_dist_i_out(8),
      R => '0'
    );
\substact_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(9),
      Q => median_dist_i_out(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_tresholding_0_0_median_searcher_i_2 is
  port (
    sample_median_a_or_b : out STD_LOGIC;
    median_dist_i_out : out STD_LOGIC_VECTOR ( 32 downto 0 );
    sample_median_a_or_b_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    min_index : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sample_median_a_or_b_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_tresholding_0_0_median_searcher_i_2 : entity is "median_searcher_i";
end system_tresholding_0_0_median_searcher_i_2;

architecture STRUCTURE of system_tresholding_0_0_median_searcher_i_2 is
  signal a_bigger_than_b : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal a_or_b : STD_LOGIC_VECTOR ( 3 to 3 );
  signal a_or_b_temp : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_5__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_6__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_7__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_8__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_5__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_6__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_7__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_8__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__3_i_1__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_8__2_n_0\ : STD_LOGIC;
  signal a_or_b_temp_carry_n_0 : STD_LOGIC;
  signal a_or_b_temp_carry_n_1 : STD_LOGIC;
  signal a_or_b_temp_carry_n_2 : STD_LOGIC;
  signal a_or_b_temp_carry_n_3 : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_11__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_12__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_13__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_14_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_15__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_16__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_17__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_8__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_9__2_n_0\ : STD_LOGIC;
  signal bigger_than_cnt_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \bigger_than_cnt_reg[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__2_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__2_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__2_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[32]_i_1__2_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal sample_median_a_or_b_i_2_n_0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \smaller_than_cnt[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt[0]_i_3__2_n_0\ : STD_LOGIC;
  signal smaller_than_cnt_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \smaller_than_cnt_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__2_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__2_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__2_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[32]_i_1__2_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal substact_reg0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \substact_reg0_carry__0_i_5__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_6__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_7__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_8__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_5__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_6__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_7__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_8__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_5__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_6__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_7__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_8__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_5__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_6__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_7__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_8__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_5__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_6__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_7__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_8__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_5__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_6__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_7__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_8__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_5__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_6__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_7__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_8__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__7_i_1__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_5__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_6__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_7__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_8__3_n_0\ : STD_LOGIC;
  signal substact_reg0_carry_n_0 : STD_LOGIC;
  signal substact_reg0_carry_n_1 : STD_LOGIC;
  signal substact_reg0_carry_n_2 : STD_LOGIC;
  signal substact_reg0_carry_n_3 : STD_LOGIC;
  signal NLW_a_or_b_temp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_a_or_b_temp_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[0]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_bigger_than_cnt_reg[0]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[0]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[32]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[32]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_smaller_than_cnt_reg[32]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_smaller_than_cnt_reg[32]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_substact_reg0_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_substact_reg0_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of a_or_b_temp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bigger_than_cnt_reg[0]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[0]_i_2__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bigger_than_cnt_reg[0]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[12]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[16]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[20]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[24]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[28]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[32]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[4]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[8]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[0]_i_2__2\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[12]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[16]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[20]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[24]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[28]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[32]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[4]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[8]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of substact_reg0_carry : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__7\ : label is 35;
begin
a_or_b_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => a_or_b_temp,
      Q => a_or_b(3),
      R => '0'
    );
a_or_b_temp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => a_or_b_temp_carry_n_0,
      CO(2) => a_or_b_temp_carry_n_1,
      CO(1) => a_or_b_temp_carry_n_2,
      CO(0) => a_or_b_temp_carry_n_3,
      CYINIT => '1',
      DI(3) => \a_or_b_temp_carry_i_1__2_n_0\,
      DI(2) => \a_or_b_temp_carry_i_2__2_n_0\,
      DI(1) => \a_or_b_temp_carry_i_3__2_n_0\,
      DI(0) => \a_or_b_temp_carry_i_4__2_n_0\,
      O(3 downto 0) => NLW_a_or_b_temp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \a_or_b_temp_carry_i_5__2_n_0\,
      S(2) => \a_or_b_temp_carry_i_6__2_n_0\,
      S(1) => \a_or_b_temp_carry_i_7__2_n_0\,
      S(0) => \a_or_b_temp_carry_i_8__2_n_0\
    );
\a_or_b_temp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => a_or_b_temp_carry_n_0,
      CO(3) => \a_or_b_temp_carry__0_n_0\,
      CO(2) => \a_or_b_temp_carry__0_n_1\,
      CO(1) => \a_or_b_temp_carry__0_n_2\,
      CO(0) => \a_or_b_temp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__0_i_1__2_n_0\,
      DI(2) => \a_or_b_temp_carry__0_i_2__2_n_0\,
      DI(1) => \a_or_b_temp_carry__0_i_3__2_n_0\,
      DI(0) => \a_or_b_temp_carry__0_i_4__2_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__0_i_5__2_n_0\,
      S(2) => \a_or_b_temp_carry__0_i_6__2_n_0\,
      S(1) => \a_or_b_temp_carry__0_i_7__2_n_0\,
      S(0) => \a_or_b_temp_carry__0_i_8__2_n_0\
    );
\a_or_b_temp_carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => smaller_than_cnt_reg(15),
      I3 => bigger_than_cnt_reg(15),
      O => \a_or_b_temp_carry__0_i_1__2_n_0\
    );
\a_or_b_temp_carry__0_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => smaller_than_cnt_reg(13),
      I3 => bigger_than_cnt_reg(13),
      O => \a_or_b_temp_carry__0_i_2__2_n_0\
    );
\a_or_b_temp_carry__0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => smaller_than_cnt_reg(11),
      I3 => bigger_than_cnt_reg(11),
      O => \a_or_b_temp_carry__0_i_3__2_n_0\
    );
\a_or_b_temp_carry__0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => smaller_than_cnt_reg(9),
      I3 => bigger_than_cnt_reg(9),
      O => \a_or_b_temp_carry__0_i_4__2_n_0\
    );
\a_or_b_temp_carry__0_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => bigger_than_cnt_reg(15),
      I3 => smaller_than_cnt_reg(15),
      O => \a_or_b_temp_carry__0_i_5__2_n_0\
    );
\a_or_b_temp_carry__0_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => bigger_than_cnt_reg(13),
      I3 => smaller_than_cnt_reg(13),
      O => \a_or_b_temp_carry__0_i_6__2_n_0\
    );
\a_or_b_temp_carry__0_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => bigger_than_cnt_reg(11),
      I3 => smaller_than_cnt_reg(11),
      O => \a_or_b_temp_carry__0_i_7__2_n_0\
    );
\a_or_b_temp_carry__0_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => bigger_than_cnt_reg(9),
      I3 => smaller_than_cnt_reg(9),
      O => \a_or_b_temp_carry__0_i_8__2_n_0\
    );
\a_or_b_temp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__0_n_0\,
      CO(3) => \a_or_b_temp_carry__1_n_0\,
      CO(2) => \a_or_b_temp_carry__1_n_1\,
      CO(1) => \a_or_b_temp_carry__1_n_2\,
      CO(0) => \a_or_b_temp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__1_i_1__2_n_0\,
      DI(2) => \a_or_b_temp_carry__1_i_2__2_n_0\,
      DI(1) => \a_or_b_temp_carry__1_i_3__2_n_0\,
      DI(0) => \a_or_b_temp_carry__1_i_4__2_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__1_i_5__2_n_0\,
      S(2) => \a_or_b_temp_carry__1_i_6__2_n_0\,
      S(1) => \a_or_b_temp_carry__1_i_7__2_n_0\,
      S(0) => \a_or_b_temp_carry__1_i_8__2_n_0\
    );
\a_or_b_temp_carry__1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => smaller_than_cnt_reg(23),
      I3 => bigger_than_cnt_reg(23),
      O => \a_or_b_temp_carry__1_i_1__2_n_0\
    );
\a_or_b_temp_carry__1_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => smaller_than_cnt_reg(21),
      I3 => bigger_than_cnt_reg(21),
      O => \a_or_b_temp_carry__1_i_2__2_n_0\
    );
\a_or_b_temp_carry__1_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => smaller_than_cnt_reg(19),
      I3 => bigger_than_cnt_reg(19),
      O => \a_or_b_temp_carry__1_i_3__2_n_0\
    );
\a_or_b_temp_carry__1_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => smaller_than_cnt_reg(17),
      I3 => bigger_than_cnt_reg(17),
      O => \a_or_b_temp_carry__1_i_4__2_n_0\
    );
\a_or_b_temp_carry__1_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => bigger_than_cnt_reg(23),
      I3 => smaller_than_cnt_reg(23),
      O => \a_or_b_temp_carry__1_i_5__2_n_0\
    );
\a_or_b_temp_carry__1_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => bigger_than_cnt_reg(21),
      I3 => smaller_than_cnt_reg(21),
      O => \a_or_b_temp_carry__1_i_6__2_n_0\
    );
\a_or_b_temp_carry__1_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => bigger_than_cnt_reg(19),
      I3 => smaller_than_cnt_reg(19),
      O => \a_or_b_temp_carry__1_i_7__2_n_0\
    );
\a_or_b_temp_carry__1_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => bigger_than_cnt_reg(17),
      I3 => smaller_than_cnt_reg(17),
      O => \a_or_b_temp_carry__1_i_8__2_n_0\
    );
\a_or_b_temp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__1_n_0\,
      CO(3) => \a_or_b_temp_carry__2_n_0\,
      CO(2) => \a_or_b_temp_carry__2_n_1\,
      CO(1) => \a_or_b_temp_carry__2_n_2\,
      CO(0) => \a_or_b_temp_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__2_i_1__2_n_0\,
      DI(2) => \a_or_b_temp_carry__2_i_2__2_n_0\,
      DI(1) => \a_or_b_temp_carry__2_i_3__2_n_0\,
      DI(0) => \a_or_b_temp_carry__2_i_4__2_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__2_i_5__2_n_0\,
      S(2) => \a_or_b_temp_carry__2_i_6__2_n_0\,
      S(1) => \a_or_b_temp_carry__2_i_7__2_n_0\,
      S(0) => \a_or_b_temp_carry__2_i_8__2_n_0\
    );
\a_or_b_temp_carry__2_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => smaller_than_cnt_reg(31),
      I3 => bigger_than_cnt_reg(31),
      O => \a_or_b_temp_carry__2_i_1__2_n_0\
    );
\a_or_b_temp_carry__2_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => smaller_than_cnt_reg(29),
      I3 => bigger_than_cnt_reg(29),
      O => \a_or_b_temp_carry__2_i_2__2_n_0\
    );
\a_or_b_temp_carry__2_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => smaller_than_cnt_reg(27),
      I3 => bigger_than_cnt_reg(27),
      O => \a_or_b_temp_carry__2_i_3__2_n_0\
    );
\a_or_b_temp_carry__2_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => smaller_than_cnt_reg(25),
      I3 => bigger_than_cnt_reg(25),
      O => \a_or_b_temp_carry__2_i_4__2_n_0\
    );
\a_or_b_temp_carry__2_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => bigger_than_cnt_reg(31),
      I3 => smaller_than_cnt_reg(31),
      O => \a_or_b_temp_carry__2_i_5__2_n_0\
    );
\a_or_b_temp_carry__2_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => bigger_than_cnt_reg(29),
      I3 => smaller_than_cnt_reg(29),
      O => \a_or_b_temp_carry__2_i_6__2_n_0\
    );
\a_or_b_temp_carry__2_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => bigger_than_cnt_reg(27),
      I3 => smaller_than_cnt_reg(27),
      O => \a_or_b_temp_carry__2_i_7__2_n_0\
    );
\a_or_b_temp_carry__2_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => bigger_than_cnt_reg(25),
      I3 => smaller_than_cnt_reg(25),
      O => \a_or_b_temp_carry__2_i_8__2_n_0\
    );
\a_or_b_temp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__2_n_0\,
      CO(3 downto 1) => \NLW_a_or_b_temp_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => a_or_b_temp,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \a_or_b_temp_carry__3_i_1__3_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \a_or_b_temp_carry__3_i_2__2_n_0\
    );
\a_or_b_temp_carry__3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bigger_than_cnt_reg(32),
      I1 => smaller_than_cnt_reg(32),
      O => \a_or_b_temp_carry__3_i_1__3_n_0\
    );
\a_or_b_temp_carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => smaller_than_cnt_reg(32),
      I1 => bigger_than_cnt_reg(32),
      O => \a_or_b_temp_carry__3_i_2__2_n_0\
    );
\a_or_b_temp_carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => smaller_than_cnt_reg(7),
      I3 => bigger_than_cnt_reg(7),
      O => \a_or_b_temp_carry_i_1__2_n_0\
    );
\a_or_b_temp_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => smaller_than_cnt_reg(5),
      I3 => bigger_than_cnt_reg(5),
      O => \a_or_b_temp_carry_i_2__2_n_0\
    );
\a_or_b_temp_carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => smaller_than_cnt_reg(3),
      I3 => bigger_than_cnt_reg(3),
      O => \a_or_b_temp_carry_i_3__2_n_0\
    );
\a_or_b_temp_carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => smaller_than_cnt_reg(1),
      I3 => bigger_than_cnt_reg(1),
      O => \a_or_b_temp_carry_i_4__2_n_0\
    );
\a_or_b_temp_carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => bigger_than_cnt_reg(7),
      I3 => smaller_than_cnt_reg(7),
      O => \a_or_b_temp_carry_i_5__2_n_0\
    );
\a_or_b_temp_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => bigger_than_cnt_reg(5),
      I3 => smaller_than_cnt_reg(5),
      O => \a_or_b_temp_carry_i_6__2_n_0\
    );
\a_or_b_temp_carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => bigger_than_cnt_reg(3),
      I3 => smaller_than_cnt_reg(3),
      O => \a_or_b_temp_carry_i_7__2_n_0\
    );
\a_or_b_temp_carry_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => bigger_than_cnt_reg(1),
      I3 => smaller_than_cnt_reg(1),
      O => \a_or_b_temp_carry_i_8__2_n_0\
    );
\bigger_than_cnt[0]_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      O => \bigger_than_cnt[0]_i_10__0_n_0\
    );
\bigger_than_cnt[0]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \bigger_than_cnt[0]_i_11__1_n_0\
    );
\bigger_than_cnt[0]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \bigger_than_cnt[0]_i_12__1_n_0\
    );
\bigger_than_cnt[0]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \bigger_than_cnt[0]_i_13__1_n_0\
    );
\bigger_than_cnt[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \bigger_than_cnt[0]_i_14_n_0\
    );
\bigger_than_cnt[0]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \bigger_than_cnt[0]_i_15__1_n_0\
    );
\bigger_than_cnt[0]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \bigger_than_cnt[0]_i_16__1_n_0\
    );
\bigger_than_cnt[0]_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \bigger_than_cnt[0]_i_17__1_n_0\
    );
\bigger_than_cnt[0]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \bigger_than_cnt[0]_i_4__1_n_0\
    );
\bigger_than_cnt[0]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \bigger_than_cnt[0]_i_5__1_n_0\
    );
\bigger_than_cnt[0]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \bigger_than_cnt[0]_i_6__0_n_0\
    );
\bigger_than_cnt[0]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \bigger_than_cnt[0]_i_7__1_n_0\
    );
\bigger_than_cnt[0]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \bigger_than_cnt[0]_i_8__2_n_0\
    );
\bigger_than_cnt[0]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \bigger_than_cnt[0]_i_9__2_n_0\
    );
\bigger_than_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_2__0_n_7\,
      Q => bigger_than_cnt_reg(0),
      R => E(0)
    );
\bigger_than_cnt_reg[0]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[0]_i_3__0_n_0\,
      CO(3) => \NLW_bigger_than_cnt_reg[0]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => sel,
      CO(1) => \bigger_than_cnt_reg[0]_i_1__2_n_2\,
      CO(0) => \bigger_than_cnt_reg[0]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \bigger_than_cnt[0]_i_4__1_n_0\,
      DI(1) => \bigger_than_cnt[0]_i_5__1_n_0\,
      DI(0) => \bigger_than_cnt[0]_i_6__0_n_0\,
      O(3 downto 0) => \NLW_bigger_than_cnt_reg[0]_i_1__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \bigger_than_cnt[0]_i_7__1_n_0\,
      S(1) => \bigger_than_cnt[0]_i_8__2_n_0\,
      S(0) => \bigger_than_cnt[0]_i_9__2_n_0\
    );
\bigger_than_cnt_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bigger_than_cnt_reg[0]_i_2__0_n_0\,
      CO(2) => \bigger_than_cnt_reg[0]_i_2__0_n_1\,
      CO(1) => \bigger_than_cnt_reg[0]_i_2__0_n_2\,
      CO(0) => \bigger_than_cnt_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \bigger_than_cnt_reg[0]_i_2__0_n_4\,
      O(2) => \bigger_than_cnt_reg[0]_i_2__0_n_5\,
      O(1) => \bigger_than_cnt_reg[0]_i_2__0_n_6\,
      O(0) => \bigger_than_cnt_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => bigger_than_cnt_reg(3 downto 1),
      S(0) => \bigger_than_cnt[0]_i_10__0_n_0\
    );
\bigger_than_cnt_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bigger_than_cnt_reg[0]_i_3__0_n_0\,
      CO(2) => \bigger_than_cnt_reg[0]_i_3__0_n_1\,
      CO(1) => \bigger_than_cnt_reg[0]_i_3__0_n_2\,
      CO(0) => \bigger_than_cnt_reg[0]_i_3__0_n_3\,
      CYINIT => '1',
      DI(3) => Q(7),
      DI(2) => \bigger_than_cnt[0]_i_11__1_n_0\,
      DI(1) => \bigger_than_cnt[0]_i_12__1_n_0\,
      DI(0) => \bigger_than_cnt[0]_i_13__1_n_0\,
      O(3 downto 0) => \NLW_bigger_than_cnt_reg[0]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \bigger_than_cnt[0]_i_14_n_0\,
      S(2) => \bigger_than_cnt[0]_i_15__1_n_0\,
      S(1) => \bigger_than_cnt[0]_i_16__1_n_0\,
      S(0) => \bigger_than_cnt[0]_i_17__1_n_0\
    );
\bigger_than_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__2_n_5\,
      Q => bigger_than_cnt_reg(10),
      R => E(0)
    );
\bigger_than_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__2_n_4\,
      Q => bigger_than_cnt_reg(11),
      R => E(0)
    );
\bigger_than_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__2_n_7\,
      Q => bigger_than_cnt_reg(12),
      R => E(0)
    );
\bigger_than_cnt_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[8]_i_1__2_n_0\,
      CO(3) => \bigger_than_cnt_reg[12]_i_1__2_n_0\,
      CO(2) => \bigger_than_cnt_reg[12]_i_1__2_n_1\,
      CO(1) => \bigger_than_cnt_reg[12]_i_1__2_n_2\,
      CO(0) => \bigger_than_cnt_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[12]_i_1__2_n_4\,
      O(2) => \bigger_than_cnt_reg[12]_i_1__2_n_5\,
      O(1) => \bigger_than_cnt_reg[12]_i_1__2_n_6\,
      O(0) => \bigger_than_cnt_reg[12]_i_1__2_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(15 downto 12)
    );
\bigger_than_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__2_n_6\,
      Q => bigger_than_cnt_reg(13),
      R => E(0)
    );
\bigger_than_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__2_n_5\,
      Q => bigger_than_cnt_reg(14),
      R => E(0)
    );
\bigger_than_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__2_n_4\,
      Q => bigger_than_cnt_reg(15),
      R => E(0)
    );
\bigger_than_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__2_n_7\,
      Q => bigger_than_cnt_reg(16),
      R => E(0)
    );
\bigger_than_cnt_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[12]_i_1__2_n_0\,
      CO(3) => \bigger_than_cnt_reg[16]_i_1__2_n_0\,
      CO(2) => \bigger_than_cnt_reg[16]_i_1__2_n_1\,
      CO(1) => \bigger_than_cnt_reg[16]_i_1__2_n_2\,
      CO(0) => \bigger_than_cnt_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[16]_i_1__2_n_4\,
      O(2) => \bigger_than_cnt_reg[16]_i_1__2_n_5\,
      O(1) => \bigger_than_cnt_reg[16]_i_1__2_n_6\,
      O(0) => \bigger_than_cnt_reg[16]_i_1__2_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(19 downto 16)
    );
\bigger_than_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__2_n_6\,
      Q => bigger_than_cnt_reg(17),
      R => E(0)
    );
\bigger_than_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__2_n_5\,
      Q => bigger_than_cnt_reg(18),
      R => E(0)
    );
\bigger_than_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__2_n_4\,
      Q => bigger_than_cnt_reg(19),
      R => E(0)
    );
\bigger_than_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_2__0_n_6\,
      Q => bigger_than_cnt_reg(1),
      R => E(0)
    );
\bigger_than_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__2_n_7\,
      Q => bigger_than_cnt_reg(20),
      R => E(0)
    );
\bigger_than_cnt_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[16]_i_1__2_n_0\,
      CO(3) => \bigger_than_cnt_reg[20]_i_1__2_n_0\,
      CO(2) => \bigger_than_cnt_reg[20]_i_1__2_n_1\,
      CO(1) => \bigger_than_cnt_reg[20]_i_1__2_n_2\,
      CO(0) => \bigger_than_cnt_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[20]_i_1__2_n_4\,
      O(2) => \bigger_than_cnt_reg[20]_i_1__2_n_5\,
      O(1) => \bigger_than_cnt_reg[20]_i_1__2_n_6\,
      O(0) => \bigger_than_cnt_reg[20]_i_1__2_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(23 downto 20)
    );
\bigger_than_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__2_n_6\,
      Q => bigger_than_cnt_reg(21),
      R => E(0)
    );
\bigger_than_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__2_n_5\,
      Q => bigger_than_cnt_reg(22),
      R => E(0)
    );
\bigger_than_cnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__2_n_4\,
      Q => bigger_than_cnt_reg(23),
      R => E(0)
    );
\bigger_than_cnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__2_n_7\,
      Q => bigger_than_cnt_reg(24),
      R => E(0)
    );
\bigger_than_cnt_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[20]_i_1__2_n_0\,
      CO(3) => \bigger_than_cnt_reg[24]_i_1__2_n_0\,
      CO(2) => \bigger_than_cnt_reg[24]_i_1__2_n_1\,
      CO(1) => \bigger_than_cnt_reg[24]_i_1__2_n_2\,
      CO(0) => \bigger_than_cnt_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[24]_i_1__2_n_4\,
      O(2) => \bigger_than_cnt_reg[24]_i_1__2_n_5\,
      O(1) => \bigger_than_cnt_reg[24]_i_1__2_n_6\,
      O(0) => \bigger_than_cnt_reg[24]_i_1__2_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(27 downto 24)
    );
\bigger_than_cnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__2_n_6\,
      Q => bigger_than_cnt_reg(25),
      R => E(0)
    );
\bigger_than_cnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__2_n_5\,
      Q => bigger_than_cnt_reg(26),
      R => E(0)
    );
\bigger_than_cnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__2_n_4\,
      Q => bigger_than_cnt_reg(27),
      R => E(0)
    );
\bigger_than_cnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__2_n_7\,
      Q => bigger_than_cnt_reg(28),
      R => E(0)
    );
\bigger_than_cnt_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[24]_i_1__2_n_0\,
      CO(3) => \bigger_than_cnt_reg[28]_i_1__2_n_0\,
      CO(2) => \bigger_than_cnt_reg[28]_i_1__2_n_1\,
      CO(1) => \bigger_than_cnt_reg[28]_i_1__2_n_2\,
      CO(0) => \bigger_than_cnt_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[28]_i_1__2_n_4\,
      O(2) => \bigger_than_cnt_reg[28]_i_1__2_n_5\,
      O(1) => \bigger_than_cnt_reg[28]_i_1__2_n_6\,
      O(0) => \bigger_than_cnt_reg[28]_i_1__2_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(31 downto 28)
    );
\bigger_than_cnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__2_n_6\,
      Q => bigger_than_cnt_reg(29),
      R => E(0)
    );
\bigger_than_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_2__0_n_5\,
      Q => bigger_than_cnt_reg(2),
      R => E(0)
    );
\bigger_than_cnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__2_n_5\,
      Q => bigger_than_cnt_reg(30),
      R => E(0)
    );
\bigger_than_cnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__2_n_4\,
      Q => bigger_than_cnt_reg(31),
      R => E(0)
    );
\bigger_than_cnt_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[32]_i_1__2_n_7\,
      Q => bigger_than_cnt_reg(32),
      R => E(0)
    );
\bigger_than_cnt_reg[32]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[28]_i_1__2_n_0\,
      CO(3 downto 0) => \NLW_bigger_than_cnt_reg[32]_i_1__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_bigger_than_cnt_reg[32]_i_1__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \bigger_than_cnt_reg[32]_i_1__2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => bigger_than_cnt_reg(32)
    );
\bigger_than_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_2__0_n_4\,
      Q => bigger_than_cnt_reg(3),
      R => E(0)
    );
\bigger_than_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__2_n_7\,
      Q => bigger_than_cnt_reg(4),
      R => E(0)
    );
\bigger_than_cnt_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[0]_i_2__0_n_0\,
      CO(3) => \bigger_than_cnt_reg[4]_i_1__2_n_0\,
      CO(2) => \bigger_than_cnt_reg[4]_i_1__2_n_1\,
      CO(1) => \bigger_than_cnt_reg[4]_i_1__2_n_2\,
      CO(0) => \bigger_than_cnt_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[4]_i_1__2_n_4\,
      O(2) => \bigger_than_cnt_reg[4]_i_1__2_n_5\,
      O(1) => \bigger_than_cnt_reg[4]_i_1__2_n_6\,
      O(0) => \bigger_than_cnt_reg[4]_i_1__2_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(7 downto 4)
    );
\bigger_than_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__2_n_6\,
      Q => bigger_than_cnt_reg(5),
      R => E(0)
    );
\bigger_than_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__2_n_5\,
      Q => bigger_than_cnt_reg(6),
      R => E(0)
    );
\bigger_than_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__2_n_4\,
      Q => bigger_than_cnt_reg(7),
      R => E(0)
    );
\bigger_than_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__2_n_7\,
      Q => bigger_than_cnt_reg(8),
      R => E(0)
    );
\bigger_than_cnt_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[4]_i_1__2_n_0\,
      CO(3) => \bigger_than_cnt_reg[8]_i_1__2_n_0\,
      CO(2) => \bigger_than_cnt_reg[8]_i_1__2_n_1\,
      CO(1) => \bigger_than_cnt_reg[8]_i_1__2_n_2\,
      CO(0) => \bigger_than_cnt_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[8]_i_1__2_n_4\,
      O(2) => \bigger_than_cnt_reg[8]_i_1__2_n_5\,
      O(1) => \bigger_than_cnt_reg[8]_i_1__2_n_6\,
      O(0) => \bigger_than_cnt_reg[8]_i_1__2_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(11 downto 8)
    );
\bigger_than_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__2_n_6\,
      Q => bigger_than_cnt_reg(9),
      R => E(0)
    );
sample_median_a_or_b_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => a_or_b(3),
      I1 => sample_median_a_or_b_reg(2),
      I2 => min_index(1),
      I3 => sample_median_a_or_b_reg(1),
      I4 => min_index(0),
      I5 => sample_median_a_or_b_reg(0),
      O => sample_median_a_or_b_i_2_n_0
    );
sample_median_a_or_b_reg_i_1: unisim.vcomponents.MUXF7
     port map (
      I0 => sample_median_a_or_b_i_2_n_0,
      I1 => sample_median_a_or_b_reg_0,
      O => sample_median_a_or_b,
      S => min_index(2)
    );
\smaller_than_cnt[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel,
      O => \smaller_than_cnt[0]_i_1__2_n_0\
    );
\smaller_than_cnt[0]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => smaller_than_cnt_reg(0),
      O => \smaller_than_cnt[0]_i_3__2_n_0\
    );
\smaller_than_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__2_n_7\,
      Q => smaller_than_cnt_reg(0),
      R => E(0)
    );
\smaller_than_cnt_reg[0]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \smaller_than_cnt_reg[0]_i_2__2_n_0\,
      CO(2) => \smaller_than_cnt_reg[0]_i_2__2_n_1\,
      CO(1) => \smaller_than_cnt_reg[0]_i_2__2_n_2\,
      CO(0) => \smaller_than_cnt_reg[0]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \smaller_than_cnt_reg[0]_i_2__2_n_4\,
      O(2) => \smaller_than_cnt_reg[0]_i_2__2_n_5\,
      O(1) => \smaller_than_cnt_reg[0]_i_2__2_n_6\,
      O(0) => \smaller_than_cnt_reg[0]_i_2__2_n_7\,
      S(3 downto 1) => smaller_than_cnt_reg(3 downto 1),
      S(0) => \smaller_than_cnt[0]_i_3__2_n_0\
    );
\smaller_than_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__2_n_5\,
      Q => smaller_than_cnt_reg(10),
      R => E(0)
    );
\smaller_than_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__2_n_4\,
      Q => smaller_than_cnt_reg(11),
      R => E(0)
    );
\smaller_than_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__2_n_7\,
      Q => smaller_than_cnt_reg(12),
      R => E(0)
    );
\smaller_than_cnt_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[8]_i_1__2_n_0\,
      CO(3) => \smaller_than_cnt_reg[12]_i_1__2_n_0\,
      CO(2) => \smaller_than_cnt_reg[12]_i_1__2_n_1\,
      CO(1) => \smaller_than_cnt_reg[12]_i_1__2_n_2\,
      CO(0) => \smaller_than_cnt_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[12]_i_1__2_n_4\,
      O(2) => \smaller_than_cnt_reg[12]_i_1__2_n_5\,
      O(1) => \smaller_than_cnt_reg[12]_i_1__2_n_6\,
      O(0) => \smaller_than_cnt_reg[12]_i_1__2_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(15 downto 12)
    );
\smaller_than_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__2_n_6\,
      Q => smaller_than_cnt_reg(13),
      R => E(0)
    );
\smaller_than_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__2_n_5\,
      Q => smaller_than_cnt_reg(14),
      R => E(0)
    );
\smaller_than_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__2_n_4\,
      Q => smaller_than_cnt_reg(15),
      R => E(0)
    );
\smaller_than_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__2_n_7\,
      Q => smaller_than_cnt_reg(16),
      R => E(0)
    );
\smaller_than_cnt_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[12]_i_1__2_n_0\,
      CO(3) => \smaller_than_cnt_reg[16]_i_1__2_n_0\,
      CO(2) => \smaller_than_cnt_reg[16]_i_1__2_n_1\,
      CO(1) => \smaller_than_cnt_reg[16]_i_1__2_n_2\,
      CO(0) => \smaller_than_cnt_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[16]_i_1__2_n_4\,
      O(2) => \smaller_than_cnt_reg[16]_i_1__2_n_5\,
      O(1) => \smaller_than_cnt_reg[16]_i_1__2_n_6\,
      O(0) => \smaller_than_cnt_reg[16]_i_1__2_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(19 downto 16)
    );
\smaller_than_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__2_n_6\,
      Q => smaller_than_cnt_reg(17),
      R => E(0)
    );
\smaller_than_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__2_n_5\,
      Q => smaller_than_cnt_reg(18),
      R => E(0)
    );
\smaller_than_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__2_n_4\,
      Q => smaller_than_cnt_reg(19),
      R => E(0)
    );
\smaller_than_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__2_n_6\,
      Q => smaller_than_cnt_reg(1),
      R => E(0)
    );
\smaller_than_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__2_n_7\,
      Q => smaller_than_cnt_reg(20),
      R => E(0)
    );
\smaller_than_cnt_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[16]_i_1__2_n_0\,
      CO(3) => \smaller_than_cnt_reg[20]_i_1__2_n_0\,
      CO(2) => \smaller_than_cnt_reg[20]_i_1__2_n_1\,
      CO(1) => \smaller_than_cnt_reg[20]_i_1__2_n_2\,
      CO(0) => \smaller_than_cnt_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[20]_i_1__2_n_4\,
      O(2) => \smaller_than_cnt_reg[20]_i_1__2_n_5\,
      O(1) => \smaller_than_cnt_reg[20]_i_1__2_n_6\,
      O(0) => \smaller_than_cnt_reg[20]_i_1__2_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(23 downto 20)
    );
\smaller_than_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__2_n_6\,
      Q => smaller_than_cnt_reg(21),
      R => E(0)
    );
\smaller_than_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__2_n_5\,
      Q => smaller_than_cnt_reg(22),
      R => E(0)
    );
\smaller_than_cnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__2_n_4\,
      Q => smaller_than_cnt_reg(23),
      R => E(0)
    );
\smaller_than_cnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__2_n_7\,
      Q => smaller_than_cnt_reg(24),
      R => E(0)
    );
\smaller_than_cnt_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[20]_i_1__2_n_0\,
      CO(3) => \smaller_than_cnt_reg[24]_i_1__2_n_0\,
      CO(2) => \smaller_than_cnt_reg[24]_i_1__2_n_1\,
      CO(1) => \smaller_than_cnt_reg[24]_i_1__2_n_2\,
      CO(0) => \smaller_than_cnt_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[24]_i_1__2_n_4\,
      O(2) => \smaller_than_cnt_reg[24]_i_1__2_n_5\,
      O(1) => \smaller_than_cnt_reg[24]_i_1__2_n_6\,
      O(0) => \smaller_than_cnt_reg[24]_i_1__2_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(27 downto 24)
    );
\smaller_than_cnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__2_n_6\,
      Q => smaller_than_cnt_reg(25),
      R => E(0)
    );
\smaller_than_cnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__2_n_5\,
      Q => smaller_than_cnt_reg(26),
      R => E(0)
    );
\smaller_than_cnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__2_n_4\,
      Q => smaller_than_cnt_reg(27),
      R => E(0)
    );
\smaller_than_cnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__2_n_7\,
      Q => smaller_than_cnt_reg(28),
      R => E(0)
    );
\smaller_than_cnt_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[24]_i_1__2_n_0\,
      CO(3) => \smaller_than_cnt_reg[28]_i_1__2_n_0\,
      CO(2) => \smaller_than_cnt_reg[28]_i_1__2_n_1\,
      CO(1) => \smaller_than_cnt_reg[28]_i_1__2_n_2\,
      CO(0) => \smaller_than_cnt_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[28]_i_1__2_n_4\,
      O(2) => \smaller_than_cnt_reg[28]_i_1__2_n_5\,
      O(1) => \smaller_than_cnt_reg[28]_i_1__2_n_6\,
      O(0) => \smaller_than_cnt_reg[28]_i_1__2_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(31 downto 28)
    );
\smaller_than_cnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__2_n_6\,
      Q => smaller_than_cnt_reg(29),
      R => E(0)
    );
\smaller_than_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__2_n_5\,
      Q => smaller_than_cnt_reg(2),
      R => E(0)
    );
\smaller_than_cnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__2_n_5\,
      Q => smaller_than_cnt_reg(30),
      R => E(0)
    );
\smaller_than_cnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__2_n_4\,
      Q => smaller_than_cnt_reg(31),
      R => E(0)
    );
\smaller_than_cnt_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[32]_i_1__2_n_7\,
      Q => smaller_than_cnt_reg(32),
      R => E(0)
    );
\smaller_than_cnt_reg[32]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[28]_i_1__2_n_0\,
      CO(3 downto 0) => \NLW_smaller_than_cnt_reg[32]_i_1__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_smaller_than_cnt_reg[32]_i_1__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \smaller_than_cnt_reg[32]_i_1__2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => smaller_than_cnt_reg(32)
    );
\smaller_than_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__2_n_4\,
      Q => smaller_than_cnt_reg(3),
      R => E(0)
    );
\smaller_than_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__2_n_7\,
      Q => smaller_than_cnt_reg(4),
      R => E(0)
    );
\smaller_than_cnt_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[0]_i_2__2_n_0\,
      CO(3) => \smaller_than_cnt_reg[4]_i_1__2_n_0\,
      CO(2) => \smaller_than_cnt_reg[4]_i_1__2_n_1\,
      CO(1) => \smaller_than_cnt_reg[4]_i_1__2_n_2\,
      CO(0) => \smaller_than_cnt_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[4]_i_1__2_n_4\,
      O(2) => \smaller_than_cnt_reg[4]_i_1__2_n_5\,
      O(1) => \smaller_than_cnt_reg[4]_i_1__2_n_6\,
      O(0) => \smaller_than_cnt_reg[4]_i_1__2_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(7 downto 4)
    );
\smaller_than_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__2_n_6\,
      Q => smaller_than_cnt_reg(5),
      R => E(0)
    );
\smaller_than_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__2_n_5\,
      Q => smaller_than_cnt_reg(6),
      R => E(0)
    );
\smaller_than_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__2_n_4\,
      Q => smaller_than_cnt_reg(7),
      R => E(0)
    );
\smaller_than_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__2_n_7\,
      Q => smaller_than_cnt_reg(8),
      R => E(0)
    );
\smaller_than_cnt_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[4]_i_1__2_n_0\,
      CO(3) => \smaller_than_cnt_reg[8]_i_1__2_n_0\,
      CO(2) => \smaller_than_cnt_reg[8]_i_1__2_n_1\,
      CO(1) => \smaller_than_cnt_reg[8]_i_1__2_n_2\,
      CO(0) => \smaller_than_cnt_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[8]_i_1__2_n_4\,
      O(2) => \smaller_than_cnt_reg[8]_i_1__2_n_5\,
      O(1) => \smaller_than_cnt_reg[8]_i_1__2_n_6\,
      O(0) => \smaller_than_cnt_reg[8]_i_1__2_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(11 downto 8)
    );
\smaller_than_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__2_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__2_n_6\,
      Q => smaller_than_cnt_reg(9),
      R => E(0)
    );
substact_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => substact_reg0_carry_n_0,
      CO(2) => substact_reg0_carry_n_1,
      CO(1) => substact_reg0_carry_n_2,
      CO(0) => substact_reg0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => a_bigger_than_b(3 downto 0),
      O(3 downto 0) => substact_reg0(3 downto 0),
      S(3) => \substact_reg0_carry_i_5__3_n_0\,
      S(2) => \substact_reg0_carry_i_6__3_n_0\,
      S(1) => \substact_reg0_carry_i_7__3_n_0\,
      S(0) => \substact_reg0_carry_i_8__3_n_0\
    );
\substact_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => substact_reg0_carry_n_0,
      CO(3) => \substact_reg0_carry__0_n_0\,
      CO(2) => \substact_reg0_carry__0_n_1\,
      CO(1) => \substact_reg0_carry__0_n_2\,
      CO(0) => \substact_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(7 downto 4),
      O(3 downto 0) => substact_reg0(7 downto 4),
      S(3) => \substact_reg0_carry__0_i_5__3_n_0\,
      S(2) => \substact_reg0_carry__0_i_6__3_n_0\,
      S(1) => \substact_reg0_carry__0_i_7__3_n_0\,
      S(0) => \substact_reg0_carry__0_i_8__3_n_0\
    );
\substact_reg0_carry__0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(7),
      I1 => smaller_than_cnt_reg(7),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(7)
    );
\substact_reg0_carry__0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(6)
    );
\substact_reg0_carry__0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(5),
      I1 => smaller_than_cnt_reg(5),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(5)
    );
\substact_reg0_carry__0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(4)
    );
\substact_reg0_carry__0_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(7),
      I1 => smaller_than_cnt_reg(7),
      O => \substact_reg0_carry__0_i_5__3_n_0\
    );
\substact_reg0_carry__0_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      O => \substact_reg0_carry__0_i_6__3_n_0\
    );
\substact_reg0_carry__0_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(5),
      I1 => smaller_than_cnt_reg(5),
      O => \substact_reg0_carry__0_i_7__3_n_0\
    );
\substact_reg0_carry__0_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      O => \substact_reg0_carry__0_i_8__3_n_0\
    );
\substact_reg0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__0_n_0\,
      CO(3) => \substact_reg0_carry__1_n_0\,
      CO(2) => \substact_reg0_carry__1_n_1\,
      CO(1) => \substact_reg0_carry__1_n_2\,
      CO(0) => \substact_reg0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(11 downto 8),
      O(3 downto 0) => substact_reg0(11 downto 8),
      S(3) => \substact_reg0_carry__1_i_5__3_n_0\,
      S(2) => \substact_reg0_carry__1_i_6__3_n_0\,
      S(1) => \substact_reg0_carry__1_i_7__3_n_0\,
      S(0) => \substact_reg0_carry__1_i_8__3_n_0\
    );
\substact_reg0_carry__1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(11),
      I1 => smaller_than_cnt_reg(11),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(11)
    );
\substact_reg0_carry__1_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(10)
    );
\substact_reg0_carry__1_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(9),
      I1 => smaller_than_cnt_reg(9),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(9)
    );
\substact_reg0_carry__1_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(8)
    );
\substact_reg0_carry__1_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(11),
      I1 => smaller_than_cnt_reg(11),
      O => \substact_reg0_carry__1_i_5__3_n_0\
    );
\substact_reg0_carry__1_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      O => \substact_reg0_carry__1_i_6__3_n_0\
    );
\substact_reg0_carry__1_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(9),
      I1 => smaller_than_cnt_reg(9),
      O => \substact_reg0_carry__1_i_7__3_n_0\
    );
\substact_reg0_carry__1_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      O => \substact_reg0_carry__1_i_8__3_n_0\
    );
\substact_reg0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__1_n_0\,
      CO(3) => \substact_reg0_carry__2_n_0\,
      CO(2) => \substact_reg0_carry__2_n_1\,
      CO(1) => \substact_reg0_carry__2_n_2\,
      CO(0) => \substact_reg0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(15 downto 12),
      O(3 downto 0) => substact_reg0(15 downto 12),
      S(3) => \substact_reg0_carry__2_i_5__2_n_0\,
      S(2) => \substact_reg0_carry__2_i_6__2_n_0\,
      S(1) => \substact_reg0_carry__2_i_7__2_n_0\,
      S(0) => \substact_reg0_carry__2_i_8__2_n_0\
    );
\substact_reg0_carry__2_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(15),
      I1 => smaller_than_cnt_reg(15),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(15)
    );
\substact_reg0_carry__2_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(14)
    );
\substact_reg0_carry__2_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(13),
      I1 => smaller_than_cnt_reg(13),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(13)
    );
\substact_reg0_carry__2_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(12)
    );
\substact_reg0_carry__2_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(15),
      I1 => smaller_than_cnt_reg(15),
      O => \substact_reg0_carry__2_i_5__2_n_0\
    );
\substact_reg0_carry__2_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      O => \substact_reg0_carry__2_i_6__2_n_0\
    );
\substact_reg0_carry__2_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(13),
      I1 => smaller_than_cnt_reg(13),
      O => \substact_reg0_carry__2_i_7__2_n_0\
    );
\substact_reg0_carry__2_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      O => \substact_reg0_carry__2_i_8__2_n_0\
    );
\substact_reg0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__2_n_0\,
      CO(3) => \substact_reg0_carry__3_n_0\,
      CO(2) => \substact_reg0_carry__3_n_1\,
      CO(1) => \substact_reg0_carry__3_n_2\,
      CO(0) => \substact_reg0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(19 downto 16),
      O(3 downto 0) => substact_reg0(19 downto 16),
      S(3) => \substact_reg0_carry__3_i_5__6_n_0\,
      S(2) => \substact_reg0_carry__3_i_6__6_n_0\,
      S(1) => \substact_reg0_carry__3_i_7__6_n_0\,
      S(0) => \substact_reg0_carry__3_i_8__6_n_0\
    );
\substact_reg0_carry__3_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(19),
      I1 => smaller_than_cnt_reg(19),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(19)
    );
\substact_reg0_carry__3_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(18)
    );
\substact_reg0_carry__3_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(17),
      I1 => smaller_than_cnt_reg(17),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(17)
    );
\substact_reg0_carry__3_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(16)
    );
\substact_reg0_carry__3_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(19),
      I1 => smaller_than_cnt_reg(19),
      O => \substact_reg0_carry__3_i_5__6_n_0\
    );
\substact_reg0_carry__3_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      O => \substact_reg0_carry__3_i_6__6_n_0\
    );
\substact_reg0_carry__3_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(17),
      I1 => smaller_than_cnt_reg(17),
      O => \substact_reg0_carry__3_i_7__6_n_0\
    );
\substact_reg0_carry__3_i_8__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      O => \substact_reg0_carry__3_i_8__6_n_0\
    );
\substact_reg0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__3_n_0\,
      CO(3) => \substact_reg0_carry__4_n_0\,
      CO(2) => \substact_reg0_carry__4_n_1\,
      CO(1) => \substact_reg0_carry__4_n_2\,
      CO(0) => \substact_reg0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(23 downto 20),
      O(3 downto 0) => substact_reg0(23 downto 20),
      S(3) => \substact_reg0_carry__4_i_5__6_n_0\,
      S(2) => \substact_reg0_carry__4_i_6__6_n_0\,
      S(1) => \substact_reg0_carry__4_i_7__6_n_0\,
      S(0) => \substact_reg0_carry__4_i_8__6_n_0\
    );
\substact_reg0_carry__4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(23),
      I1 => smaller_than_cnt_reg(23),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(23)
    );
\substact_reg0_carry__4_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(22)
    );
\substact_reg0_carry__4_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(21),
      I1 => smaller_than_cnt_reg(21),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(21)
    );
\substact_reg0_carry__4_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(20)
    );
\substact_reg0_carry__4_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(23),
      I1 => smaller_than_cnt_reg(23),
      O => \substact_reg0_carry__4_i_5__6_n_0\
    );
\substact_reg0_carry__4_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      O => \substact_reg0_carry__4_i_6__6_n_0\
    );
\substact_reg0_carry__4_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(21),
      I1 => smaller_than_cnt_reg(21),
      O => \substact_reg0_carry__4_i_7__6_n_0\
    );
\substact_reg0_carry__4_i_8__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      O => \substact_reg0_carry__4_i_8__6_n_0\
    );
\substact_reg0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__4_n_0\,
      CO(3) => \substact_reg0_carry__5_n_0\,
      CO(2) => \substact_reg0_carry__5_n_1\,
      CO(1) => \substact_reg0_carry__5_n_2\,
      CO(0) => \substact_reg0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(27 downto 24),
      O(3 downto 0) => substact_reg0(27 downto 24),
      S(3) => \substact_reg0_carry__5_i_5__6_n_0\,
      S(2) => \substact_reg0_carry__5_i_6__6_n_0\,
      S(1) => \substact_reg0_carry__5_i_7__6_n_0\,
      S(0) => \substact_reg0_carry__5_i_8__6_n_0\
    );
\substact_reg0_carry__5_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(27),
      I1 => smaller_than_cnt_reg(27),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(27)
    );
\substact_reg0_carry__5_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(26)
    );
\substact_reg0_carry__5_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(25),
      I1 => smaller_than_cnt_reg(25),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(25)
    );
\substact_reg0_carry__5_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(24)
    );
\substact_reg0_carry__5_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(27),
      I1 => smaller_than_cnt_reg(27),
      O => \substact_reg0_carry__5_i_5__6_n_0\
    );
\substact_reg0_carry__5_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      O => \substact_reg0_carry__5_i_6__6_n_0\
    );
\substact_reg0_carry__5_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(25),
      I1 => smaller_than_cnt_reg(25),
      O => \substact_reg0_carry__5_i_7__6_n_0\
    );
\substact_reg0_carry__5_i_8__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      O => \substact_reg0_carry__5_i_8__6_n_0\
    );
\substact_reg0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__5_n_0\,
      CO(3) => \substact_reg0_carry__6_n_0\,
      CO(2) => \substact_reg0_carry__6_n_1\,
      CO(1) => \substact_reg0_carry__6_n_2\,
      CO(0) => \substact_reg0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(31 downto 28),
      O(3 downto 0) => substact_reg0(31 downto 28),
      S(3) => \substact_reg0_carry__6_i_5__6_n_0\,
      S(2) => \substact_reg0_carry__6_i_6__6_n_0\,
      S(1) => \substact_reg0_carry__6_i_7__6_n_0\,
      S(0) => \substact_reg0_carry__6_i_8__6_n_0\
    );
\substact_reg0_carry__6_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(31),
      I1 => smaller_than_cnt_reg(31),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(31)
    );
\substact_reg0_carry__6_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(30)
    );
\substact_reg0_carry__6_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(29),
      I1 => smaller_than_cnt_reg(29),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(29)
    );
\substact_reg0_carry__6_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(28)
    );
\substact_reg0_carry__6_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(31),
      I1 => smaller_than_cnt_reg(31),
      O => \substact_reg0_carry__6_i_5__6_n_0\
    );
\substact_reg0_carry__6_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      O => \substact_reg0_carry__6_i_6__6_n_0\
    );
\substact_reg0_carry__6_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(29),
      I1 => smaller_than_cnt_reg(29),
      O => \substact_reg0_carry__6_i_7__6_n_0\
    );
\substact_reg0_carry__6_i_8__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      O => \substact_reg0_carry__6_i_8__6_n_0\
    );
\substact_reg0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__6_n_0\,
      CO(3 downto 0) => \NLW_substact_reg0_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_substact_reg0_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => substact_reg0(32),
      S(3 downto 1) => B"000",
      S(0) => \substact_reg0_carry__7_i_1__6_n_0\
    );
\substact_reg0_carry__7_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(32),
      I1 => smaller_than_cnt_reg(32),
      O => \substact_reg0_carry__7_i_1__6_n_0\
    );
\substact_reg0_carry_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(3),
      I1 => smaller_than_cnt_reg(3),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(3)
    );
\substact_reg0_carry_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(2)
    );
\substact_reg0_carry_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(1),
      I1 => smaller_than_cnt_reg(1),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(1)
    );
\substact_reg0_carry_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(0)
    );
\substact_reg0_carry_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(3),
      I1 => smaller_than_cnt_reg(3),
      O => \substact_reg0_carry_i_5__3_n_0\
    );
\substact_reg0_carry_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      O => \substact_reg0_carry_i_6__3_n_0\
    );
\substact_reg0_carry_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(1),
      I1 => smaller_than_cnt_reg(1),
      O => \substact_reg0_carry_i_7__3_n_0\
    );
\substact_reg0_carry_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      O => \substact_reg0_carry_i_8__3_n_0\
    );
\substact_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(0),
      Q => median_dist_i_out(0),
      R => '0'
    );
\substact_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(10),
      Q => median_dist_i_out(10),
      R => '0'
    );
\substact_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(11),
      Q => median_dist_i_out(11),
      R => '0'
    );
\substact_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(12),
      Q => median_dist_i_out(12),
      R => '0'
    );
\substact_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(13),
      Q => median_dist_i_out(13),
      R => '0'
    );
\substact_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(14),
      Q => median_dist_i_out(14),
      R => '0'
    );
\substact_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(15),
      Q => median_dist_i_out(15),
      R => '0'
    );
\substact_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(16),
      Q => median_dist_i_out(16),
      R => '0'
    );
\substact_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(17),
      Q => median_dist_i_out(17),
      R => '0'
    );
\substact_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(18),
      Q => median_dist_i_out(18),
      R => '0'
    );
\substact_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(19),
      Q => median_dist_i_out(19),
      R => '0'
    );
\substact_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(1),
      Q => median_dist_i_out(1),
      R => '0'
    );
\substact_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(20),
      Q => median_dist_i_out(20),
      R => '0'
    );
\substact_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(21),
      Q => median_dist_i_out(21),
      R => '0'
    );
\substact_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(22),
      Q => median_dist_i_out(22),
      R => '0'
    );
\substact_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(23),
      Q => median_dist_i_out(23),
      R => '0'
    );
\substact_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(24),
      Q => median_dist_i_out(24),
      R => '0'
    );
\substact_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(25),
      Q => median_dist_i_out(25),
      R => '0'
    );
\substact_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(26),
      Q => median_dist_i_out(26),
      R => '0'
    );
\substact_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(27),
      Q => median_dist_i_out(27),
      R => '0'
    );
\substact_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(28),
      Q => median_dist_i_out(28),
      R => '0'
    );
\substact_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(29),
      Q => median_dist_i_out(29),
      R => '0'
    );
\substact_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(2),
      Q => median_dist_i_out(2),
      R => '0'
    );
\substact_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(30),
      Q => median_dist_i_out(30),
      R => '0'
    );
\substact_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(31),
      Q => median_dist_i_out(31),
      R => '0'
    );
\substact_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(32),
      Q => median_dist_i_out(32),
      R => '0'
    );
\substact_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(3),
      Q => median_dist_i_out(3),
      R => '0'
    );
\substact_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(4),
      Q => median_dist_i_out(4),
      R => '0'
    );
\substact_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(5),
      Q => median_dist_i_out(5),
      R => '0'
    );
\substact_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(6),
      Q => median_dist_i_out(6),
      R => '0'
    );
\substact_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(7),
      Q => median_dist_i_out(7),
      R => '0'
    );
\substact_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(8),
      Q => median_dist_i_out(8),
      R => '0'
    );
\substact_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(9),
      Q => median_dist_i_out(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_tresholding_0_0_median_searcher_i_3 is
  port (
    a_or_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    median_dist_i_out : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_tresholding_0_0_median_searcher_i_3 : entity is "median_searcher_i";
end system_tresholding_0_0_median_searcher_i_3;

architecture STRUCTURE of system_tresholding_0_0_median_searcher_i_3 is
  signal a_bigger_than_b : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal a_or_b_temp : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_5__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_6__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_7__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_8__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_5__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_6__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_7__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_8__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_4__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_5__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_6__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_7__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_8__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__3_i_1__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__3_i_2__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_4__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_5__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_6__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_7__3_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_8__3_n_0\ : STD_LOGIC;
  signal a_or_b_temp_carry_n_0 : STD_LOGIC;
  signal a_or_b_temp_carry_n_1 : STD_LOGIC;
  signal a_or_b_temp_carry_n_2 : STD_LOGIC;
  signal a_or_b_temp_carry_n_3 : STD_LOGIC;
  signal \biggen_than_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_5__3_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_6__3_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_n_2\ : STD_LOGIC;
  signal \biggen_than_carry__0_n_3\ : STD_LOGIC;
  signal biggen_than_carry_i_1_n_0 : STD_LOGIC;
  signal \biggen_than_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_8__2_n_0\ : STD_LOGIC;
  signal biggen_than_carry_n_0 : STD_LOGIC;
  signal biggen_than_carry_n_1 : STD_LOGIC;
  signal biggen_than_carry_n_2 : STD_LOGIC;
  signal biggen_than_carry_n_3 : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_2__1_n_0\ : STD_LOGIC;
  signal bigger_than_cnt_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \bigger_than_cnt_reg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__3_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__3_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__3_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__3_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__3_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__3_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__3_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__3_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__3_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__3_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__3_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__3_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__3_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__3_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__3_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__3_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__3_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__3_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__3_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__3_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__3_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[32]_i_1__3_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \smaller_than_cnt[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt[0]_i_3__3_n_0\ : STD_LOGIC;
  signal smaller_than_cnt_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \smaller_than_cnt_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__3_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__3_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__3_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__3_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__3_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__3_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__3_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__3_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__3_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__3_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__3_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__3_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__3_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__3_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__3_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__3_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__3_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__3_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__3_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__3_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__3_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__3_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__3_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__3_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__3_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[32]_i_1__3_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal substact_reg0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \substact_reg0_carry__0_i_5__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_6__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_7__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_8__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_5__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_6__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_7__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_8__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_5__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_6__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_7__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_8__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_7_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_8_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_7_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_8_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__7_i_1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_5__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_6__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_7__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_8__4_n_0\ : STD_LOGIC;
  signal substact_reg0_carry_n_0 : STD_LOGIC;
  signal substact_reg0_carry_n_1 : STD_LOGIC;
  signal substact_reg0_carry_n_2 : STD_LOGIC;
  signal substact_reg0_carry_n_3 : STD_LOGIC;
  signal NLW_a_or_b_temp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_a_or_b_temp_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_biggen_than_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_biggen_than_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_biggen_than_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[32]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[32]_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_smaller_than_cnt_reg[32]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_smaller_than_cnt_reg[32]_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_substact_reg0_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_substact_reg0_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of a_or_b_temp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of biggen_than_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \biggen_than_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[0]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[12]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[16]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[20]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[24]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[28]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[32]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[4]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[8]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[0]_i_2__3\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[12]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[16]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[20]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[24]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[28]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[32]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[4]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[8]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of substact_reg0_carry : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__7\ : label is 35;
begin
a_or_b_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => a_or_b_temp,
      Q => a_or_b(0),
      R => '0'
    );
a_or_b_temp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => a_or_b_temp_carry_n_0,
      CO(2) => a_or_b_temp_carry_n_1,
      CO(1) => a_or_b_temp_carry_n_2,
      CO(0) => a_or_b_temp_carry_n_3,
      CYINIT => '1',
      DI(3) => \a_or_b_temp_carry_i_1__3_n_0\,
      DI(2) => \a_or_b_temp_carry_i_2__3_n_0\,
      DI(1) => \a_or_b_temp_carry_i_3__3_n_0\,
      DI(0) => \a_or_b_temp_carry_i_4__3_n_0\,
      O(3 downto 0) => NLW_a_or_b_temp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \a_or_b_temp_carry_i_5__3_n_0\,
      S(2) => \a_or_b_temp_carry_i_6__3_n_0\,
      S(1) => \a_or_b_temp_carry_i_7__3_n_0\,
      S(0) => \a_or_b_temp_carry_i_8__3_n_0\
    );
\a_or_b_temp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => a_or_b_temp_carry_n_0,
      CO(3) => \a_or_b_temp_carry__0_n_0\,
      CO(2) => \a_or_b_temp_carry__0_n_1\,
      CO(1) => \a_or_b_temp_carry__0_n_2\,
      CO(0) => \a_or_b_temp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__0_i_1__3_n_0\,
      DI(2) => \a_or_b_temp_carry__0_i_2__3_n_0\,
      DI(1) => \a_or_b_temp_carry__0_i_3__3_n_0\,
      DI(0) => \a_or_b_temp_carry__0_i_4__3_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__0_i_5__3_n_0\,
      S(2) => \a_or_b_temp_carry__0_i_6__3_n_0\,
      S(1) => \a_or_b_temp_carry__0_i_7__3_n_0\,
      S(0) => \a_or_b_temp_carry__0_i_8__3_n_0\
    );
\a_or_b_temp_carry__0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => smaller_than_cnt_reg(15),
      I3 => bigger_than_cnt_reg(15),
      O => \a_or_b_temp_carry__0_i_1__3_n_0\
    );
\a_or_b_temp_carry__0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => smaller_than_cnt_reg(13),
      I3 => bigger_than_cnt_reg(13),
      O => \a_or_b_temp_carry__0_i_2__3_n_0\
    );
\a_or_b_temp_carry__0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => smaller_than_cnt_reg(11),
      I3 => bigger_than_cnt_reg(11),
      O => \a_or_b_temp_carry__0_i_3__3_n_0\
    );
\a_or_b_temp_carry__0_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => smaller_than_cnt_reg(9),
      I3 => bigger_than_cnt_reg(9),
      O => \a_or_b_temp_carry__0_i_4__3_n_0\
    );
\a_or_b_temp_carry__0_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => bigger_than_cnt_reg(15),
      I3 => smaller_than_cnt_reg(15),
      O => \a_or_b_temp_carry__0_i_5__3_n_0\
    );
\a_or_b_temp_carry__0_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => bigger_than_cnt_reg(13),
      I3 => smaller_than_cnt_reg(13),
      O => \a_or_b_temp_carry__0_i_6__3_n_0\
    );
\a_or_b_temp_carry__0_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => bigger_than_cnt_reg(11),
      I3 => smaller_than_cnt_reg(11),
      O => \a_or_b_temp_carry__0_i_7__3_n_0\
    );
\a_or_b_temp_carry__0_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => bigger_than_cnt_reg(9),
      I3 => smaller_than_cnt_reg(9),
      O => \a_or_b_temp_carry__0_i_8__3_n_0\
    );
\a_or_b_temp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__0_n_0\,
      CO(3) => \a_or_b_temp_carry__1_n_0\,
      CO(2) => \a_or_b_temp_carry__1_n_1\,
      CO(1) => \a_or_b_temp_carry__1_n_2\,
      CO(0) => \a_or_b_temp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__1_i_1__3_n_0\,
      DI(2) => \a_or_b_temp_carry__1_i_2__3_n_0\,
      DI(1) => \a_or_b_temp_carry__1_i_3__3_n_0\,
      DI(0) => \a_or_b_temp_carry__1_i_4__3_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__1_i_5__3_n_0\,
      S(2) => \a_or_b_temp_carry__1_i_6__3_n_0\,
      S(1) => \a_or_b_temp_carry__1_i_7__3_n_0\,
      S(0) => \a_or_b_temp_carry__1_i_8__3_n_0\
    );
\a_or_b_temp_carry__1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => smaller_than_cnt_reg(23),
      I3 => bigger_than_cnt_reg(23),
      O => \a_or_b_temp_carry__1_i_1__3_n_0\
    );
\a_or_b_temp_carry__1_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => smaller_than_cnt_reg(21),
      I3 => bigger_than_cnt_reg(21),
      O => \a_or_b_temp_carry__1_i_2__3_n_0\
    );
\a_or_b_temp_carry__1_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => smaller_than_cnt_reg(19),
      I3 => bigger_than_cnt_reg(19),
      O => \a_or_b_temp_carry__1_i_3__3_n_0\
    );
\a_or_b_temp_carry__1_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => smaller_than_cnt_reg(17),
      I3 => bigger_than_cnt_reg(17),
      O => \a_or_b_temp_carry__1_i_4__3_n_0\
    );
\a_or_b_temp_carry__1_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => bigger_than_cnt_reg(23),
      I3 => smaller_than_cnt_reg(23),
      O => \a_or_b_temp_carry__1_i_5__3_n_0\
    );
\a_or_b_temp_carry__1_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => bigger_than_cnt_reg(21),
      I3 => smaller_than_cnt_reg(21),
      O => \a_or_b_temp_carry__1_i_6__3_n_0\
    );
\a_or_b_temp_carry__1_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => bigger_than_cnt_reg(19),
      I3 => smaller_than_cnt_reg(19),
      O => \a_or_b_temp_carry__1_i_7__3_n_0\
    );
\a_or_b_temp_carry__1_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => bigger_than_cnt_reg(17),
      I3 => smaller_than_cnt_reg(17),
      O => \a_or_b_temp_carry__1_i_8__3_n_0\
    );
\a_or_b_temp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__1_n_0\,
      CO(3) => \a_or_b_temp_carry__2_n_0\,
      CO(2) => \a_or_b_temp_carry__2_n_1\,
      CO(1) => \a_or_b_temp_carry__2_n_2\,
      CO(0) => \a_or_b_temp_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__2_i_1__3_n_0\,
      DI(2) => \a_or_b_temp_carry__2_i_2__3_n_0\,
      DI(1) => \a_or_b_temp_carry__2_i_3__3_n_0\,
      DI(0) => \a_or_b_temp_carry__2_i_4__3_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__2_i_5__3_n_0\,
      S(2) => \a_or_b_temp_carry__2_i_6__3_n_0\,
      S(1) => \a_or_b_temp_carry__2_i_7__3_n_0\,
      S(0) => \a_or_b_temp_carry__2_i_8__3_n_0\
    );
\a_or_b_temp_carry__2_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => smaller_than_cnt_reg(31),
      I3 => bigger_than_cnt_reg(31),
      O => \a_or_b_temp_carry__2_i_1__3_n_0\
    );
\a_or_b_temp_carry__2_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => smaller_than_cnt_reg(29),
      I3 => bigger_than_cnt_reg(29),
      O => \a_or_b_temp_carry__2_i_2__3_n_0\
    );
\a_or_b_temp_carry__2_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => smaller_than_cnt_reg(27),
      I3 => bigger_than_cnt_reg(27),
      O => \a_or_b_temp_carry__2_i_3__3_n_0\
    );
\a_or_b_temp_carry__2_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => smaller_than_cnt_reg(25),
      I3 => bigger_than_cnt_reg(25),
      O => \a_or_b_temp_carry__2_i_4__3_n_0\
    );
\a_or_b_temp_carry__2_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => bigger_than_cnt_reg(31),
      I3 => smaller_than_cnt_reg(31),
      O => \a_or_b_temp_carry__2_i_5__3_n_0\
    );
\a_or_b_temp_carry__2_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => bigger_than_cnt_reg(29),
      I3 => smaller_than_cnt_reg(29),
      O => \a_or_b_temp_carry__2_i_6__3_n_0\
    );
\a_or_b_temp_carry__2_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => bigger_than_cnt_reg(27),
      I3 => smaller_than_cnt_reg(27),
      O => \a_or_b_temp_carry__2_i_7__3_n_0\
    );
\a_or_b_temp_carry__2_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => bigger_than_cnt_reg(25),
      I3 => smaller_than_cnt_reg(25),
      O => \a_or_b_temp_carry__2_i_8__3_n_0\
    );
\a_or_b_temp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__2_n_0\,
      CO(3 downto 1) => \NLW_a_or_b_temp_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => a_or_b_temp,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \a_or_b_temp_carry__3_i_1__4_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \a_or_b_temp_carry__3_i_2__3_n_0\
    );
\a_or_b_temp_carry__3_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bigger_than_cnt_reg(32),
      I1 => smaller_than_cnt_reg(32),
      O => \a_or_b_temp_carry__3_i_1__4_n_0\
    );
\a_or_b_temp_carry__3_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => smaller_than_cnt_reg(32),
      I1 => bigger_than_cnt_reg(32),
      O => \a_or_b_temp_carry__3_i_2__3_n_0\
    );
\a_or_b_temp_carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => smaller_than_cnt_reg(7),
      I3 => bigger_than_cnt_reg(7),
      O => \a_or_b_temp_carry_i_1__3_n_0\
    );
\a_or_b_temp_carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => smaller_than_cnt_reg(5),
      I3 => bigger_than_cnt_reg(5),
      O => \a_or_b_temp_carry_i_2__3_n_0\
    );
\a_or_b_temp_carry_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => smaller_than_cnt_reg(3),
      I3 => bigger_than_cnt_reg(3),
      O => \a_or_b_temp_carry_i_3__3_n_0\
    );
\a_or_b_temp_carry_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => smaller_than_cnt_reg(1),
      I3 => bigger_than_cnt_reg(1),
      O => \a_or_b_temp_carry_i_4__3_n_0\
    );
\a_or_b_temp_carry_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => bigger_than_cnt_reg(7),
      I3 => smaller_than_cnt_reg(7),
      O => \a_or_b_temp_carry_i_5__3_n_0\
    );
\a_or_b_temp_carry_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => bigger_than_cnt_reg(5),
      I3 => smaller_than_cnt_reg(5),
      O => \a_or_b_temp_carry_i_6__3_n_0\
    );
\a_or_b_temp_carry_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => bigger_than_cnt_reg(3),
      I3 => smaller_than_cnt_reg(3),
      O => \a_or_b_temp_carry_i_7__3_n_0\
    );
\a_or_b_temp_carry_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => bigger_than_cnt_reg(1),
      I3 => smaller_than_cnt_reg(1),
      O => \a_or_b_temp_carry_i_8__3_n_0\
    );
biggen_than_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => biggen_than_carry_n_0,
      CO(2) => biggen_than_carry_n_1,
      CO(1) => biggen_than_carry_n_2,
      CO(0) => biggen_than_carry_n_3,
      CYINIT => '1',
      DI(3) => biggen_than_carry_i_1_n_0,
      DI(2) => \biggen_than_carry_i_2__1_n_0\,
      DI(1) => \biggen_than_carry_i_3__1_n_0\,
      DI(0) => \biggen_than_carry_i_4__1_n_0\,
      O(3 downto 0) => NLW_biggen_than_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \biggen_than_carry_i_5__0_n_0\,
      S(2) => \biggen_than_carry_i_6__2_n_0\,
      S(1) => \biggen_than_carry_i_7__2_n_0\,
      S(0) => \biggen_than_carry_i_8__2_n_0\
    );
\biggen_than_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => biggen_than_carry_n_0,
      CO(3) => \NLW_biggen_than_carry__0_CO_UNCONNECTED\(3),
      CO(2) => sel,
      CO(1) => \biggen_than_carry__0_n_2\,
      CO(0) => \biggen_than_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \biggen_than_carry__0_i_1__1_n_0\,
      DI(1) => \biggen_than_carry__0_i_2__2_n_0\,
      DI(0) => \biggen_than_carry__0_i_3__2_n_0\,
      O(3 downto 0) => \NLW_biggen_than_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \biggen_than_carry__0_i_4__2_n_0\,
      S(1) => \biggen_than_carry__0_i_5__3_n_0\,
      S(0) => \biggen_than_carry__0_i_6__3_n_0\
    );
\biggen_than_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \biggen_than_carry__0_i_1__1_n_0\
    );
\biggen_than_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \biggen_than_carry__0_i_2__2_n_0\
    );
\biggen_than_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \biggen_than_carry__0_i_3__2_n_0\
    );
\biggen_than_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \biggen_than_carry__0_i_4__2_n_0\
    );
\biggen_than_carry__0_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \biggen_than_carry__0_i_5__3_n_0\
    );
\biggen_than_carry__0_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \biggen_than_carry__0_i_6__3_n_0\
    );
biggen_than_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => biggen_than_carry_i_1_n_0
    );
\biggen_than_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \biggen_than_carry_i_2__1_n_0\
    );
\biggen_than_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \biggen_than_carry_i_3__1_n_0\
    );
\biggen_than_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \biggen_than_carry_i_4__1_n_0\
    );
\biggen_than_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      O => \biggen_than_carry_i_5__0_n_0\
    );
\biggen_than_carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \biggen_than_carry_i_6__2_n_0\
    );
\biggen_than_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \biggen_than_carry_i_7__2_n_0\
    );
\biggen_than_carry_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \biggen_than_carry_i_8__2_n_0\
    );
\bigger_than_cnt[0]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      O => \bigger_than_cnt[0]_i_2__1_n_0\
    );
\bigger_than_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_1__3_n_7\,
      Q => bigger_than_cnt_reg(0),
      R => E(0)
    );
\bigger_than_cnt_reg[0]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bigger_than_cnt_reg[0]_i_1__3_n_0\,
      CO(2) => \bigger_than_cnt_reg[0]_i_1__3_n_1\,
      CO(1) => \bigger_than_cnt_reg[0]_i_1__3_n_2\,
      CO(0) => \bigger_than_cnt_reg[0]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \bigger_than_cnt_reg[0]_i_1__3_n_4\,
      O(2) => \bigger_than_cnt_reg[0]_i_1__3_n_5\,
      O(1) => \bigger_than_cnt_reg[0]_i_1__3_n_6\,
      O(0) => \bigger_than_cnt_reg[0]_i_1__3_n_7\,
      S(3 downto 1) => bigger_than_cnt_reg(3 downto 1),
      S(0) => \bigger_than_cnt[0]_i_2__1_n_0\
    );
\bigger_than_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__3_n_5\,
      Q => bigger_than_cnt_reg(10),
      R => E(0)
    );
\bigger_than_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__3_n_4\,
      Q => bigger_than_cnt_reg(11),
      R => E(0)
    );
\bigger_than_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__3_n_7\,
      Q => bigger_than_cnt_reg(12),
      R => E(0)
    );
\bigger_than_cnt_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[8]_i_1__3_n_0\,
      CO(3) => \bigger_than_cnt_reg[12]_i_1__3_n_0\,
      CO(2) => \bigger_than_cnt_reg[12]_i_1__3_n_1\,
      CO(1) => \bigger_than_cnt_reg[12]_i_1__3_n_2\,
      CO(0) => \bigger_than_cnt_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[12]_i_1__3_n_4\,
      O(2) => \bigger_than_cnt_reg[12]_i_1__3_n_5\,
      O(1) => \bigger_than_cnt_reg[12]_i_1__3_n_6\,
      O(0) => \bigger_than_cnt_reg[12]_i_1__3_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(15 downto 12)
    );
\bigger_than_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__3_n_6\,
      Q => bigger_than_cnt_reg(13),
      R => E(0)
    );
\bigger_than_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__3_n_5\,
      Q => bigger_than_cnt_reg(14),
      R => E(0)
    );
\bigger_than_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__3_n_4\,
      Q => bigger_than_cnt_reg(15),
      R => E(0)
    );
\bigger_than_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__3_n_7\,
      Q => bigger_than_cnt_reg(16),
      R => E(0)
    );
\bigger_than_cnt_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[12]_i_1__3_n_0\,
      CO(3) => \bigger_than_cnt_reg[16]_i_1__3_n_0\,
      CO(2) => \bigger_than_cnt_reg[16]_i_1__3_n_1\,
      CO(1) => \bigger_than_cnt_reg[16]_i_1__3_n_2\,
      CO(0) => \bigger_than_cnt_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[16]_i_1__3_n_4\,
      O(2) => \bigger_than_cnt_reg[16]_i_1__3_n_5\,
      O(1) => \bigger_than_cnt_reg[16]_i_1__3_n_6\,
      O(0) => \bigger_than_cnt_reg[16]_i_1__3_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(19 downto 16)
    );
\bigger_than_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__3_n_6\,
      Q => bigger_than_cnt_reg(17),
      R => E(0)
    );
\bigger_than_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__3_n_5\,
      Q => bigger_than_cnt_reg(18),
      R => E(0)
    );
\bigger_than_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__3_n_4\,
      Q => bigger_than_cnt_reg(19),
      R => E(0)
    );
\bigger_than_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_1__3_n_6\,
      Q => bigger_than_cnt_reg(1),
      R => E(0)
    );
\bigger_than_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__3_n_7\,
      Q => bigger_than_cnt_reg(20),
      R => E(0)
    );
\bigger_than_cnt_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[16]_i_1__3_n_0\,
      CO(3) => \bigger_than_cnt_reg[20]_i_1__3_n_0\,
      CO(2) => \bigger_than_cnt_reg[20]_i_1__3_n_1\,
      CO(1) => \bigger_than_cnt_reg[20]_i_1__3_n_2\,
      CO(0) => \bigger_than_cnt_reg[20]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[20]_i_1__3_n_4\,
      O(2) => \bigger_than_cnt_reg[20]_i_1__3_n_5\,
      O(1) => \bigger_than_cnt_reg[20]_i_1__3_n_6\,
      O(0) => \bigger_than_cnt_reg[20]_i_1__3_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(23 downto 20)
    );
\bigger_than_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__3_n_6\,
      Q => bigger_than_cnt_reg(21),
      R => E(0)
    );
\bigger_than_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__3_n_5\,
      Q => bigger_than_cnt_reg(22),
      R => E(0)
    );
\bigger_than_cnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__3_n_4\,
      Q => bigger_than_cnt_reg(23),
      R => E(0)
    );
\bigger_than_cnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__3_n_7\,
      Q => bigger_than_cnt_reg(24),
      R => E(0)
    );
\bigger_than_cnt_reg[24]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[20]_i_1__3_n_0\,
      CO(3) => \bigger_than_cnt_reg[24]_i_1__3_n_0\,
      CO(2) => \bigger_than_cnt_reg[24]_i_1__3_n_1\,
      CO(1) => \bigger_than_cnt_reg[24]_i_1__3_n_2\,
      CO(0) => \bigger_than_cnt_reg[24]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[24]_i_1__3_n_4\,
      O(2) => \bigger_than_cnt_reg[24]_i_1__3_n_5\,
      O(1) => \bigger_than_cnt_reg[24]_i_1__3_n_6\,
      O(0) => \bigger_than_cnt_reg[24]_i_1__3_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(27 downto 24)
    );
\bigger_than_cnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__3_n_6\,
      Q => bigger_than_cnt_reg(25),
      R => E(0)
    );
\bigger_than_cnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__3_n_5\,
      Q => bigger_than_cnt_reg(26),
      R => E(0)
    );
\bigger_than_cnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__3_n_4\,
      Q => bigger_than_cnt_reg(27),
      R => E(0)
    );
\bigger_than_cnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__3_n_7\,
      Q => bigger_than_cnt_reg(28),
      R => E(0)
    );
\bigger_than_cnt_reg[28]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[24]_i_1__3_n_0\,
      CO(3) => \bigger_than_cnt_reg[28]_i_1__3_n_0\,
      CO(2) => \bigger_than_cnt_reg[28]_i_1__3_n_1\,
      CO(1) => \bigger_than_cnt_reg[28]_i_1__3_n_2\,
      CO(0) => \bigger_than_cnt_reg[28]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[28]_i_1__3_n_4\,
      O(2) => \bigger_than_cnt_reg[28]_i_1__3_n_5\,
      O(1) => \bigger_than_cnt_reg[28]_i_1__3_n_6\,
      O(0) => \bigger_than_cnt_reg[28]_i_1__3_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(31 downto 28)
    );
\bigger_than_cnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__3_n_6\,
      Q => bigger_than_cnt_reg(29),
      R => E(0)
    );
\bigger_than_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_1__3_n_5\,
      Q => bigger_than_cnt_reg(2),
      R => E(0)
    );
\bigger_than_cnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__3_n_5\,
      Q => bigger_than_cnt_reg(30),
      R => E(0)
    );
\bigger_than_cnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__3_n_4\,
      Q => bigger_than_cnt_reg(31),
      R => E(0)
    );
\bigger_than_cnt_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[32]_i_1__3_n_7\,
      Q => bigger_than_cnt_reg(32),
      R => E(0)
    );
\bigger_than_cnt_reg[32]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[28]_i_1__3_n_0\,
      CO(3 downto 0) => \NLW_bigger_than_cnt_reg[32]_i_1__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_bigger_than_cnt_reg[32]_i_1__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \bigger_than_cnt_reg[32]_i_1__3_n_7\,
      S(3 downto 1) => B"000",
      S(0) => bigger_than_cnt_reg(32)
    );
\bigger_than_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_1__3_n_4\,
      Q => bigger_than_cnt_reg(3),
      R => E(0)
    );
\bigger_than_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__3_n_7\,
      Q => bigger_than_cnt_reg(4),
      R => E(0)
    );
\bigger_than_cnt_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[0]_i_1__3_n_0\,
      CO(3) => \bigger_than_cnt_reg[4]_i_1__3_n_0\,
      CO(2) => \bigger_than_cnt_reg[4]_i_1__3_n_1\,
      CO(1) => \bigger_than_cnt_reg[4]_i_1__3_n_2\,
      CO(0) => \bigger_than_cnt_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[4]_i_1__3_n_4\,
      O(2) => \bigger_than_cnt_reg[4]_i_1__3_n_5\,
      O(1) => \bigger_than_cnt_reg[4]_i_1__3_n_6\,
      O(0) => \bigger_than_cnt_reg[4]_i_1__3_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(7 downto 4)
    );
\bigger_than_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__3_n_6\,
      Q => bigger_than_cnt_reg(5),
      R => E(0)
    );
\bigger_than_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__3_n_5\,
      Q => bigger_than_cnt_reg(6),
      R => E(0)
    );
\bigger_than_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__3_n_4\,
      Q => bigger_than_cnt_reg(7),
      R => E(0)
    );
\bigger_than_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__3_n_7\,
      Q => bigger_than_cnt_reg(8),
      R => E(0)
    );
\bigger_than_cnt_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[4]_i_1__3_n_0\,
      CO(3) => \bigger_than_cnt_reg[8]_i_1__3_n_0\,
      CO(2) => \bigger_than_cnt_reg[8]_i_1__3_n_1\,
      CO(1) => \bigger_than_cnt_reg[8]_i_1__3_n_2\,
      CO(0) => \bigger_than_cnt_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[8]_i_1__3_n_4\,
      O(2) => \bigger_than_cnt_reg[8]_i_1__3_n_5\,
      O(1) => \bigger_than_cnt_reg[8]_i_1__3_n_6\,
      O(0) => \bigger_than_cnt_reg[8]_i_1__3_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(11 downto 8)
    );
\bigger_than_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__3_n_6\,
      Q => bigger_than_cnt_reg(9),
      R => E(0)
    );
\smaller_than_cnt[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel,
      O => \smaller_than_cnt[0]_i_1__3_n_0\
    );
\smaller_than_cnt[0]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => smaller_than_cnt_reg(0),
      O => \smaller_than_cnt[0]_i_3__3_n_0\
    );
\smaller_than_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__3_n_7\,
      Q => smaller_than_cnt_reg(0),
      R => E(0)
    );
\smaller_than_cnt_reg[0]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \smaller_than_cnt_reg[0]_i_2__3_n_0\,
      CO(2) => \smaller_than_cnt_reg[0]_i_2__3_n_1\,
      CO(1) => \smaller_than_cnt_reg[0]_i_2__3_n_2\,
      CO(0) => \smaller_than_cnt_reg[0]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \smaller_than_cnt_reg[0]_i_2__3_n_4\,
      O(2) => \smaller_than_cnt_reg[0]_i_2__3_n_5\,
      O(1) => \smaller_than_cnt_reg[0]_i_2__3_n_6\,
      O(0) => \smaller_than_cnt_reg[0]_i_2__3_n_7\,
      S(3 downto 1) => smaller_than_cnt_reg(3 downto 1),
      S(0) => \smaller_than_cnt[0]_i_3__3_n_0\
    );
\smaller_than_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__3_n_5\,
      Q => smaller_than_cnt_reg(10),
      R => E(0)
    );
\smaller_than_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__3_n_4\,
      Q => smaller_than_cnt_reg(11),
      R => E(0)
    );
\smaller_than_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__3_n_7\,
      Q => smaller_than_cnt_reg(12),
      R => E(0)
    );
\smaller_than_cnt_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[8]_i_1__3_n_0\,
      CO(3) => \smaller_than_cnt_reg[12]_i_1__3_n_0\,
      CO(2) => \smaller_than_cnt_reg[12]_i_1__3_n_1\,
      CO(1) => \smaller_than_cnt_reg[12]_i_1__3_n_2\,
      CO(0) => \smaller_than_cnt_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[12]_i_1__3_n_4\,
      O(2) => \smaller_than_cnt_reg[12]_i_1__3_n_5\,
      O(1) => \smaller_than_cnt_reg[12]_i_1__3_n_6\,
      O(0) => \smaller_than_cnt_reg[12]_i_1__3_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(15 downto 12)
    );
\smaller_than_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__3_n_6\,
      Q => smaller_than_cnt_reg(13),
      R => E(0)
    );
\smaller_than_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__3_n_5\,
      Q => smaller_than_cnt_reg(14),
      R => E(0)
    );
\smaller_than_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__3_n_4\,
      Q => smaller_than_cnt_reg(15),
      R => E(0)
    );
\smaller_than_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__3_n_7\,
      Q => smaller_than_cnt_reg(16),
      R => E(0)
    );
\smaller_than_cnt_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[12]_i_1__3_n_0\,
      CO(3) => \smaller_than_cnt_reg[16]_i_1__3_n_0\,
      CO(2) => \smaller_than_cnt_reg[16]_i_1__3_n_1\,
      CO(1) => \smaller_than_cnt_reg[16]_i_1__3_n_2\,
      CO(0) => \smaller_than_cnt_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[16]_i_1__3_n_4\,
      O(2) => \smaller_than_cnt_reg[16]_i_1__3_n_5\,
      O(1) => \smaller_than_cnt_reg[16]_i_1__3_n_6\,
      O(0) => \smaller_than_cnt_reg[16]_i_1__3_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(19 downto 16)
    );
\smaller_than_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__3_n_6\,
      Q => smaller_than_cnt_reg(17),
      R => E(0)
    );
\smaller_than_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__3_n_5\,
      Q => smaller_than_cnt_reg(18),
      R => E(0)
    );
\smaller_than_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__3_n_4\,
      Q => smaller_than_cnt_reg(19),
      R => E(0)
    );
\smaller_than_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__3_n_6\,
      Q => smaller_than_cnt_reg(1),
      R => E(0)
    );
\smaller_than_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__3_n_7\,
      Q => smaller_than_cnt_reg(20),
      R => E(0)
    );
\smaller_than_cnt_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[16]_i_1__3_n_0\,
      CO(3) => \smaller_than_cnt_reg[20]_i_1__3_n_0\,
      CO(2) => \smaller_than_cnt_reg[20]_i_1__3_n_1\,
      CO(1) => \smaller_than_cnt_reg[20]_i_1__3_n_2\,
      CO(0) => \smaller_than_cnt_reg[20]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[20]_i_1__3_n_4\,
      O(2) => \smaller_than_cnt_reg[20]_i_1__3_n_5\,
      O(1) => \smaller_than_cnt_reg[20]_i_1__3_n_6\,
      O(0) => \smaller_than_cnt_reg[20]_i_1__3_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(23 downto 20)
    );
\smaller_than_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__3_n_6\,
      Q => smaller_than_cnt_reg(21),
      R => E(0)
    );
\smaller_than_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__3_n_5\,
      Q => smaller_than_cnt_reg(22),
      R => E(0)
    );
\smaller_than_cnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__3_n_4\,
      Q => smaller_than_cnt_reg(23),
      R => E(0)
    );
\smaller_than_cnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__3_n_7\,
      Q => smaller_than_cnt_reg(24),
      R => E(0)
    );
\smaller_than_cnt_reg[24]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[20]_i_1__3_n_0\,
      CO(3) => \smaller_than_cnt_reg[24]_i_1__3_n_0\,
      CO(2) => \smaller_than_cnt_reg[24]_i_1__3_n_1\,
      CO(1) => \smaller_than_cnt_reg[24]_i_1__3_n_2\,
      CO(0) => \smaller_than_cnt_reg[24]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[24]_i_1__3_n_4\,
      O(2) => \smaller_than_cnt_reg[24]_i_1__3_n_5\,
      O(1) => \smaller_than_cnt_reg[24]_i_1__3_n_6\,
      O(0) => \smaller_than_cnt_reg[24]_i_1__3_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(27 downto 24)
    );
\smaller_than_cnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__3_n_6\,
      Q => smaller_than_cnt_reg(25),
      R => E(0)
    );
\smaller_than_cnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__3_n_5\,
      Q => smaller_than_cnt_reg(26),
      R => E(0)
    );
\smaller_than_cnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__3_n_4\,
      Q => smaller_than_cnt_reg(27),
      R => E(0)
    );
\smaller_than_cnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__3_n_7\,
      Q => smaller_than_cnt_reg(28),
      R => E(0)
    );
\smaller_than_cnt_reg[28]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[24]_i_1__3_n_0\,
      CO(3) => \smaller_than_cnt_reg[28]_i_1__3_n_0\,
      CO(2) => \smaller_than_cnt_reg[28]_i_1__3_n_1\,
      CO(1) => \smaller_than_cnt_reg[28]_i_1__3_n_2\,
      CO(0) => \smaller_than_cnt_reg[28]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[28]_i_1__3_n_4\,
      O(2) => \smaller_than_cnt_reg[28]_i_1__3_n_5\,
      O(1) => \smaller_than_cnt_reg[28]_i_1__3_n_6\,
      O(0) => \smaller_than_cnt_reg[28]_i_1__3_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(31 downto 28)
    );
\smaller_than_cnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__3_n_6\,
      Q => smaller_than_cnt_reg(29),
      R => E(0)
    );
\smaller_than_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__3_n_5\,
      Q => smaller_than_cnt_reg(2),
      R => E(0)
    );
\smaller_than_cnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__3_n_5\,
      Q => smaller_than_cnt_reg(30),
      R => E(0)
    );
\smaller_than_cnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__3_n_4\,
      Q => smaller_than_cnt_reg(31),
      R => E(0)
    );
\smaller_than_cnt_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[32]_i_1__3_n_7\,
      Q => smaller_than_cnt_reg(32),
      R => E(0)
    );
\smaller_than_cnt_reg[32]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[28]_i_1__3_n_0\,
      CO(3 downto 0) => \NLW_smaller_than_cnt_reg[32]_i_1__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_smaller_than_cnt_reg[32]_i_1__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \smaller_than_cnt_reg[32]_i_1__3_n_7\,
      S(3 downto 1) => B"000",
      S(0) => smaller_than_cnt_reg(32)
    );
\smaller_than_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__3_n_4\,
      Q => smaller_than_cnt_reg(3),
      R => E(0)
    );
\smaller_than_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__3_n_7\,
      Q => smaller_than_cnt_reg(4),
      R => E(0)
    );
\smaller_than_cnt_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[0]_i_2__3_n_0\,
      CO(3) => \smaller_than_cnt_reg[4]_i_1__3_n_0\,
      CO(2) => \smaller_than_cnt_reg[4]_i_1__3_n_1\,
      CO(1) => \smaller_than_cnt_reg[4]_i_1__3_n_2\,
      CO(0) => \smaller_than_cnt_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[4]_i_1__3_n_4\,
      O(2) => \smaller_than_cnt_reg[4]_i_1__3_n_5\,
      O(1) => \smaller_than_cnt_reg[4]_i_1__3_n_6\,
      O(0) => \smaller_than_cnt_reg[4]_i_1__3_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(7 downto 4)
    );
\smaller_than_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__3_n_6\,
      Q => smaller_than_cnt_reg(5),
      R => E(0)
    );
\smaller_than_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__3_n_5\,
      Q => smaller_than_cnt_reg(6),
      R => E(0)
    );
\smaller_than_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__3_n_4\,
      Q => smaller_than_cnt_reg(7),
      R => E(0)
    );
\smaller_than_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__3_n_7\,
      Q => smaller_than_cnt_reg(8),
      R => E(0)
    );
\smaller_than_cnt_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[4]_i_1__3_n_0\,
      CO(3) => \smaller_than_cnt_reg[8]_i_1__3_n_0\,
      CO(2) => \smaller_than_cnt_reg[8]_i_1__3_n_1\,
      CO(1) => \smaller_than_cnt_reg[8]_i_1__3_n_2\,
      CO(0) => \smaller_than_cnt_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[8]_i_1__3_n_4\,
      O(2) => \smaller_than_cnt_reg[8]_i_1__3_n_5\,
      O(1) => \smaller_than_cnt_reg[8]_i_1__3_n_6\,
      O(0) => \smaller_than_cnt_reg[8]_i_1__3_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(11 downto 8)
    );
\smaller_than_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__3_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__3_n_6\,
      Q => smaller_than_cnt_reg(9),
      R => E(0)
    );
substact_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => substact_reg0_carry_n_0,
      CO(2) => substact_reg0_carry_n_1,
      CO(1) => substact_reg0_carry_n_2,
      CO(0) => substact_reg0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => a_bigger_than_b(3 downto 0),
      O(3 downto 0) => substact_reg0(3 downto 0),
      S(3) => \substact_reg0_carry_i_5__4_n_0\,
      S(2) => \substact_reg0_carry_i_6__4_n_0\,
      S(1) => \substact_reg0_carry_i_7__4_n_0\,
      S(0) => \substact_reg0_carry_i_8__4_n_0\
    );
\substact_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => substact_reg0_carry_n_0,
      CO(3) => \substact_reg0_carry__0_n_0\,
      CO(2) => \substact_reg0_carry__0_n_1\,
      CO(1) => \substact_reg0_carry__0_n_2\,
      CO(0) => \substact_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(7 downto 4),
      O(3 downto 0) => substact_reg0(7 downto 4),
      S(3) => \substact_reg0_carry__0_i_5__4_n_0\,
      S(2) => \substact_reg0_carry__0_i_6__4_n_0\,
      S(1) => \substact_reg0_carry__0_i_7__4_n_0\,
      S(0) => \substact_reg0_carry__0_i_8__4_n_0\
    );
\substact_reg0_carry__0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(7),
      I1 => smaller_than_cnt_reg(7),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(7)
    );
\substact_reg0_carry__0_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(6)
    );
\substact_reg0_carry__0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(5),
      I1 => smaller_than_cnt_reg(5),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(5)
    );
\substact_reg0_carry__0_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(4)
    );
\substact_reg0_carry__0_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(7),
      I1 => smaller_than_cnt_reg(7),
      O => \substact_reg0_carry__0_i_5__4_n_0\
    );
\substact_reg0_carry__0_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      O => \substact_reg0_carry__0_i_6__4_n_0\
    );
\substact_reg0_carry__0_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(5),
      I1 => smaller_than_cnt_reg(5),
      O => \substact_reg0_carry__0_i_7__4_n_0\
    );
\substact_reg0_carry__0_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      O => \substact_reg0_carry__0_i_8__4_n_0\
    );
\substact_reg0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__0_n_0\,
      CO(3) => \substact_reg0_carry__1_n_0\,
      CO(2) => \substact_reg0_carry__1_n_1\,
      CO(1) => \substact_reg0_carry__1_n_2\,
      CO(0) => \substact_reg0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(11 downto 8),
      O(3 downto 0) => substact_reg0(11 downto 8),
      S(3) => \substact_reg0_carry__1_i_5__4_n_0\,
      S(2) => \substact_reg0_carry__1_i_6__4_n_0\,
      S(1) => \substact_reg0_carry__1_i_7__4_n_0\,
      S(0) => \substact_reg0_carry__1_i_8__4_n_0\
    );
\substact_reg0_carry__1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(11),
      I1 => smaller_than_cnt_reg(11),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(11)
    );
\substact_reg0_carry__1_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(10)
    );
\substact_reg0_carry__1_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(9),
      I1 => smaller_than_cnt_reg(9),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(9)
    );
\substact_reg0_carry__1_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(8)
    );
\substact_reg0_carry__1_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(11),
      I1 => smaller_than_cnt_reg(11),
      O => \substact_reg0_carry__1_i_5__4_n_0\
    );
\substact_reg0_carry__1_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      O => \substact_reg0_carry__1_i_6__4_n_0\
    );
\substact_reg0_carry__1_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(9),
      I1 => smaller_than_cnt_reg(9),
      O => \substact_reg0_carry__1_i_7__4_n_0\
    );
\substact_reg0_carry__1_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      O => \substact_reg0_carry__1_i_8__4_n_0\
    );
\substact_reg0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__1_n_0\,
      CO(3) => \substact_reg0_carry__2_n_0\,
      CO(2) => \substact_reg0_carry__2_n_1\,
      CO(1) => \substact_reg0_carry__2_n_2\,
      CO(0) => \substact_reg0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(15 downto 12),
      O(3 downto 0) => substact_reg0(15 downto 12),
      S(3) => \substact_reg0_carry__2_i_5__3_n_0\,
      S(2) => \substact_reg0_carry__2_i_6__3_n_0\,
      S(1) => \substact_reg0_carry__2_i_7__3_n_0\,
      S(0) => \substact_reg0_carry__2_i_8__3_n_0\
    );
\substact_reg0_carry__2_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(15),
      I1 => smaller_than_cnt_reg(15),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(15)
    );
\substact_reg0_carry__2_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(14)
    );
\substact_reg0_carry__2_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(13),
      I1 => smaller_than_cnt_reg(13),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(13)
    );
\substact_reg0_carry__2_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(12)
    );
\substact_reg0_carry__2_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(15),
      I1 => smaller_than_cnt_reg(15),
      O => \substact_reg0_carry__2_i_5__3_n_0\
    );
\substact_reg0_carry__2_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      O => \substact_reg0_carry__2_i_6__3_n_0\
    );
\substact_reg0_carry__2_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(13),
      I1 => smaller_than_cnt_reg(13),
      O => \substact_reg0_carry__2_i_7__3_n_0\
    );
\substact_reg0_carry__2_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      O => \substact_reg0_carry__2_i_8__3_n_0\
    );
\substact_reg0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__2_n_0\,
      CO(3) => \substact_reg0_carry__3_n_0\,
      CO(2) => \substact_reg0_carry__3_n_1\,
      CO(1) => \substact_reg0_carry__3_n_2\,
      CO(0) => \substact_reg0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(19 downto 16),
      O(3 downto 0) => substact_reg0(19 downto 16),
      S(3) => \substact_reg0_carry__3_i_5_n_0\,
      S(2) => \substact_reg0_carry__3_i_6_n_0\,
      S(1) => \substact_reg0_carry__3_i_7_n_0\,
      S(0) => \substact_reg0_carry__3_i_8_n_0\
    );
\substact_reg0_carry__3_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(19),
      I1 => smaller_than_cnt_reg(19),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(19)
    );
\substact_reg0_carry__3_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(18)
    );
\substact_reg0_carry__3_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(17),
      I1 => smaller_than_cnt_reg(17),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(17)
    );
\substact_reg0_carry__3_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(16)
    );
\substact_reg0_carry__3_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(19),
      I1 => smaller_than_cnt_reg(19),
      O => \substact_reg0_carry__3_i_5_n_0\
    );
\substact_reg0_carry__3_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      O => \substact_reg0_carry__3_i_6_n_0\
    );
\substact_reg0_carry__3_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(17),
      I1 => smaller_than_cnt_reg(17),
      O => \substact_reg0_carry__3_i_7_n_0\
    );
\substact_reg0_carry__3_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      O => \substact_reg0_carry__3_i_8_n_0\
    );
\substact_reg0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__3_n_0\,
      CO(3) => \substact_reg0_carry__4_n_0\,
      CO(2) => \substact_reg0_carry__4_n_1\,
      CO(1) => \substact_reg0_carry__4_n_2\,
      CO(0) => \substact_reg0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(23 downto 20),
      O(3 downto 0) => substact_reg0(23 downto 20),
      S(3) => \substact_reg0_carry__4_i_5_n_0\,
      S(2) => \substact_reg0_carry__4_i_6_n_0\,
      S(1) => \substact_reg0_carry__4_i_7_n_0\,
      S(0) => \substact_reg0_carry__4_i_8_n_0\
    );
\substact_reg0_carry__4_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(23),
      I1 => smaller_than_cnt_reg(23),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(23)
    );
\substact_reg0_carry__4_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(22)
    );
\substact_reg0_carry__4_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(21),
      I1 => smaller_than_cnt_reg(21),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(21)
    );
\substact_reg0_carry__4_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(20)
    );
\substact_reg0_carry__4_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(23),
      I1 => smaller_than_cnt_reg(23),
      O => \substact_reg0_carry__4_i_5_n_0\
    );
\substact_reg0_carry__4_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      O => \substact_reg0_carry__4_i_6_n_0\
    );
\substact_reg0_carry__4_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(21),
      I1 => smaller_than_cnt_reg(21),
      O => \substact_reg0_carry__4_i_7_n_0\
    );
\substact_reg0_carry__4_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      O => \substact_reg0_carry__4_i_8_n_0\
    );
\substact_reg0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__4_n_0\,
      CO(3) => \substact_reg0_carry__5_n_0\,
      CO(2) => \substact_reg0_carry__5_n_1\,
      CO(1) => \substact_reg0_carry__5_n_2\,
      CO(0) => \substact_reg0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(27 downto 24),
      O(3 downto 0) => substact_reg0(27 downto 24),
      S(3) => \substact_reg0_carry__5_i_5_n_0\,
      S(2) => \substact_reg0_carry__5_i_6_n_0\,
      S(1) => \substact_reg0_carry__5_i_7_n_0\,
      S(0) => \substact_reg0_carry__5_i_8_n_0\
    );
\substact_reg0_carry__5_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(27),
      I1 => smaller_than_cnt_reg(27),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(27)
    );
\substact_reg0_carry__5_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(26)
    );
\substact_reg0_carry__5_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(25),
      I1 => smaller_than_cnt_reg(25),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(25)
    );
\substact_reg0_carry__5_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(24)
    );
\substact_reg0_carry__5_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(27),
      I1 => smaller_than_cnt_reg(27),
      O => \substact_reg0_carry__5_i_5_n_0\
    );
\substact_reg0_carry__5_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      O => \substact_reg0_carry__5_i_6_n_0\
    );
\substact_reg0_carry__5_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(25),
      I1 => smaller_than_cnt_reg(25),
      O => \substact_reg0_carry__5_i_7_n_0\
    );
\substact_reg0_carry__5_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      O => \substact_reg0_carry__5_i_8_n_0\
    );
\substact_reg0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__5_n_0\,
      CO(3) => \substact_reg0_carry__6_n_0\,
      CO(2) => \substact_reg0_carry__6_n_1\,
      CO(1) => \substact_reg0_carry__6_n_2\,
      CO(0) => \substact_reg0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(31 downto 28),
      O(3 downto 0) => substact_reg0(31 downto 28),
      S(3) => \substact_reg0_carry__6_i_5_n_0\,
      S(2) => \substact_reg0_carry__6_i_6_n_0\,
      S(1) => \substact_reg0_carry__6_i_7_n_0\,
      S(0) => \substact_reg0_carry__6_i_8_n_0\
    );
\substact_reg0_carry__6_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(31),
      I1 => smaller_than_cnt_reg(31),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(31)
    );
\substact_reg0_carry__6_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(30)
    );
\substact_reg0_carry__6_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(29),
      I1 => smaller_than_cnt_reg(29),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(29)
    );
\substact_reg0_carry__6_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(28)
    );
\substact_reg0_carry__6_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(31),
      I1 => smaller_than_cnt_reg(31),
      O => \substact_reg0_carry__6_i_5_n_0\
    );
\substact_reg0_carry__6_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      O => \substact_reg0_carry__6_i_6_n_0\
    );
\substact_reg0_carry__6_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(29),
      I1 => smaller_than_cnt_reg(29),
      O => \substact_reg0_carry__6_i_7_n_0\
    );
\substact_reg0_carry__6_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      O => \substact_reg0_carry__6_i_8_n_0\
    );
\substact_reg0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__6_n_0\,
      CO(3 downto 0) => \NLW_substact_reg0_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_substact_reg0_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => substact_reg0(32),
      S(3 downto 1) => B"000",
      S(0) => \substact_reg0_carry__7_i_1_n_0\
    );
\substact_reg0_carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(32),
      I1 => smaller_than_cnt_reg(32),
      O => \substact_reg0_carry__7_i_1_n_0\
    );
\substact_reg0_carry_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(3),
      I1 => smaller_than_cnt_reg(3),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(3)
    );
\substact_reg0_carry_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(2)
    );
\substact_reg0_carry_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(1),
      I1 => smaller_than_cnt_reg(1),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(1)
    );
\substact_reg0_carry_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(0)
    );
\substact_reg0_carry_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(3),
      I1 => smaller_than_cnt_reg(3),
      O => \substact_reg0_carry_i_5__4_n_0\
    );
\substact_reg0_carry_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      O => \substact_reg0_carry_i_6__4_n_0\
    );
\substact_reg0_carry_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(1),
      I1 => smaller_than_cnt_reg(1),
      O => \substact_reg0_carry_i_7__4_n_0\
    );
\substact_reg0_carry_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      O => \substact_reg0_carry_i_8__4_n_0\
    );
\substact_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(0),
      Q => median_dist_i_out(0),
      R => '0'
    );
\substact_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(10),
      Q => median_dist_i_out(10),
      R => '0'
    );
\substact_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(11),
      Q => median_dist_i_out(11),
      R => '0'
    );
\substact_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(12),
      Q => median_dist_i_out(12),
      R => '0'
    );
\substact_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(13),
      Q => median_dist_i_out(13),
      R => '0'
    );
\substact_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(14),
      Q => median_dist_i_out(14),
      R => '0'
    );
\substact_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(15),
      Q => median_dist_i_out(15),
      R => '0'
    );
\substact_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(16),
      Q => median_dist_i_out(16),
      R => '0'
    );
\substact_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(17),
      Q => median_dist_i_out(17),
      R => '0'
    );
\substact_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(18),
      Q => median_dist_i_out(18),
      R => '0'
    );
\substact_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(19),
      Q => median_dist_i_out(19),
      R => '0'
    );
\substact_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(1),
      Q => median_dist_i_out(1),
      R => '0'
    );
\substact_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(20),
      Q => median_dist_i_out(20),
      R => '0'
    );
\substact_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(21),
      Q => median_dist_i_out(21),
      R => '0'
    );
\substact_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(22),
      Q => median_dist_i_out(22),
      R => '0'
    );
\substact_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(23),
      Q => median_dist_i_out(23),
      R => '0'
    );
\substact_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(24),
      Q => median_dist_i_out(24),
      R => '0'
    );
\substact_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(25),
      Q => median_dist_i_out(25),
      R => '0'
    );
\substact_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(26),
      Q => median_dist_i_out(26),
      R => '0'
    );
\substact_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(27),
      Q => median_dist_i_out(27),
      R => '0'
    );
\substact_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(28),
      Q => median_dist_i_out(28),
      R => '0'
    );
\substact_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(29),
      Q => median_dist_i_out(29),
      R => '0'
    );
\substact_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(2),
      Q => median_dist_i_out(2),
      R => '0'
    );
\substact_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(30),
      Q => median_dist_i_out(30),
      R => '0'
    );
\substact_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(31),
      Q => median_dist_i_out(31),
      R => '0'
    );
\substact_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(32),
      Q => median_dist_i_out(32),
      R => '0'
    );
\substact_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(3),
      Q => median_dist_i_out(3),
      R => '0'
    );
\substact_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(4),
      Q => median_dist_i_out(4),
      R => '0'
    );
\substact_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(5),
      Q => median_dist_i_out(5),
      R => '0'
    );
\substact_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(6),
      Q => median_dist_i_out(6),
      R => '0'
    );
\substact_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(7),
      Q => median_dist_i_out(7),
      R => '0'
    );
\substact_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(8),
      Q => median_dist_i_out(8),
      R => '0'
    );
\substact_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(9),
      Q => median_dist_i_out(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_tresholding_0_0_median_searcher_i_4 is
  port (
    a_or_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    median_dist_i_out : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_tresholding_0_0_median_searcher_i_4 : entity is "median_searcher_i";
end system_tresholding_0_0_median_searcher_i_4;

architecture STRUCTURE of system_tresholding_0_0_median_searcher_i_4 is
  signal a_bigger_than_b : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal a_or_b_temp : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_5__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_6__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_7__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_8__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_5__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_6__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_7__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_8__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_4__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_5__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_6__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_7__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_8__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__3_i_1__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__3_i_2__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_4__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_5__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_6__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_7__4_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_8__4_n_0\ : STD_LOGIC;
  signal a_or_b_temp_carry_n_0 : STD_LOGIC;
  signal a_or_b_temp_carry_n_1 : STD_LOGIC;
  signal a_or_b_temp_carry_n_2 : STD_LOGIC;
  signal a_or_b_temp_carry_n_3 : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_10__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_11__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_12__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_13__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_14__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_15__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_16__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_17__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal bigger_than_cnt_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \bigger_than_cnt_reg[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_3__1_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_3__1_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_3__1_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__4_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__4_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__4_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__4_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__4_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__4_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__4_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__4_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__4_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__4_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__4_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__4_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__4_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__4_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__4_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__4_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__4_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__4_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__4_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__4_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__4_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[32]_i_1__4_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \smaller_than_cnt[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt[0]_i_3__4_n_0\ : STD_LOGIC;
  signal smaller_than_cnt_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \smaller_than_cnt_reg[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__4_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__4_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__4_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__4_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__4_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__4_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__4_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__4_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__4_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__4_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__4_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__4_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__4_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__4_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__4_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__4_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__4_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__4_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__4_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__4_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__4_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__4_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__4_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__4_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__4_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__4_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__4_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__4_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[32]_i_1__4_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal substact_reg0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \substact_reg0_carry__0_i_5__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_6__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_7__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_8__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_5__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_6__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_7__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_8__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_5__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_6__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_7__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_8__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_5__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_6__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_7__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_8__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_5__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_6__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_7__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_8__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_5__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_6__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_7__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_8__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_5__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_6__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_7__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_8__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__7_i_1__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_5__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_6__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_7__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_8__5_n_0\ : STD_LOGIC;
  signal substact_reg0_carry_n_0 : STD_LOGIC;
  signal substact_reg0_carry_n_1 : STD_LOGIC;
  signal substact_reg0_carry_n_2 : STD_LOGIC;
  signal substact_reg0_carry_n_3 : STD_LOGIC;
  signal NLW_a_or_b_temp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_a_or_b_temp_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[0]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_bigger_than_cnt_reg[0]_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[0]_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[32]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[32]_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_smaller_than_cnt_reg[32]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_smaller_than_cnt_reg[32]_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_substact_reg0_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_substact_reg0_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of a_or_b_temp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bigger_than_cnt_reg[0]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[0]_i_2__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bigger_than_cnt_reg[0]_i_3__1\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[12]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[16]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[20]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[24]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[28]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[32]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[4]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[8]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[0]_i_2__4\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[12]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[16]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[20]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[24]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[28]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[32]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[4]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[8]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of substact_reg0_carry : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__7\ : label is 35;
begin
a_or_b_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => a_or_b_temp,
      Q => a_or_b(0),
      R => '0'
    );
a_or_b_temp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => a_or_b_temp_carry_n_0,
      CO(2) => a_or_b_temp_carry_n_1,
      CO(1) => a_or_b_temp_carry_n_2,
      CO(0) => a_or_b_temp_carry_n_3,
      CYINIT => '1',
      DI(3) => \a_or_b_temp_carry_i_1__4_n_0\,
      DI(2) => \a_or_b_temp_carry_i_2__4_n_0\,
      DI(1) => \a_or_b_temp_carry_i_3__4_n_0\,
      DI(0) => \a_or_b_temp_carry_i_4__4_n_0\,
      O(3 downto 0) => NLW_a_or_b_temp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \a_or_b_temp_carry_i_5__4_n_0\,
      S(2) => \a_or_b_temp_carry_i_6__4_n_0\,
      S(1) => \a_or_b_temp_carry_i_7__4_n_0\,
      S(0) => \a_or_b_temp_carry_i_8__4_n_0\
    );
\a_or_b_temp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => a_or_b_temp_carry_n_0,
      CO(3) => \a_or_b_temp_carry__0_n_0\,
      CO(2) => \a_or_b_temp_carry__0_n_1\,
      CO(1) => \a_or_b_temp_carry__0_n_2\,
      CO(0) => \a_or_b_temp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__0_i_1__4_n_0\,
      DI(2) => \a_or_b_temp_carry__0_i_2__4_n_0\,
      DI(1) => \a_or_b_temp_carry__0_i_3__4_n_0\,
      DI(0) => \a_or_b_temp_carry__0_i_4__4_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__0_i_5__4_n_0\,
      S(2) => \a_or_b_temp_carry__0_i_6__4_n_0\,
      S(1) => \a_or_b_temp_carry__0_i_7__4_n_0\,
      S(0) => \a_or_b_temp_carry__0_i_8__4_n_0\
    );
\a_or_b_temp_carry__0_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => smaller_than_cnt_reg(15),
      I3 => bigger_than_cnt_reg(15),
      O => \a_or_b_temp_carry__0_i_1__4_n_0\
    );
\a_or_b_temp_carry__0_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => smaller_than_cnt_reg(13),
      I3 => bigger_than_cnt_reg(13),
      O => \a_or_b_temp_carry__0_i_2__4_n_0\
    );
\a_or_b_temp_carry__0_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => smaller_than_cnt_reg(11),
      I3 => bigger_than_cnt_reg(11),
      O => \a_or_b_temp_carry__0_i_3__4_n_0\
    );
\a_or_b_temp_carry__0_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => smaller_than_cnt_reg(9),
      I3 => bigger_than_cnt_reg(9),
      O => \a_or_b_temp_carry__0_i_4__4_n_0\
    );
\a_or_b_temp_carry__0_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => bigger_than_cnt_reg(15),
      I3 => smaller_than_cnt_reg(15),
      O => \a_or_b_temp_carry__0_i_5__4_n_0\
    );
\a_or_b_temp_carry__0_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => bigger_than_cnt_reg(13),
      I3 => smaller_than_cnt_reg(13),
      O => \a_or_b_temp_carry__0_i_6__4_n_0\
    );
\a_or_b_temp_carry__0_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => bigger_than_cnt_reg(11),
      I3 => smaller_than_cnt_reg(11),
      O => \a_or_b_temp_carry__0_i_7__4_n_0\
    );
\a_or_b_temp_carry__0_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => bigger_than_cnt_reg(9),
      I3 => smaller_than_cnt_reg(9),
      O => \a_or_b_temp_carry__0_i_8__4_n_0\
    );
\a_or_b_temp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__0_n_0\,
      CO(3) => \a_or_b_temp_carry__1_n_0\,
      CO(2) => \a_or_b_temp_carry__1_n_1\,
      CO(1) => \a_or_b_temp_carry__1_n_2\,
      CO(0) => \a_or_b_temp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__1_i_1__4_n_0\,
      DI(2) => \a_or_b_temp_carry__1_i_2__4_n_0\,
      DI(1) => \a_or_b_temp_carry__1_i_3__4_n_0\,
      DI(0) => \a_or_b_temp_carry__1_i_4__4_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__1_i_5__4_n_0\,
      S(2) => \a_or_b_temp_carry__1_i_6__4_n_0\,
      S(1) => \a_or_b_temp_carry__1_i_7__4_n_0\,
      S(0) => \a_or_b_temp_carry__1_i_8__4_n_0\
    );
\a_or_b_temp_carry__1_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => smaller_than_cnt_reg(23),
      I3 => bigger_than_cnt_reg(23),
      O => \a_or_b_temp_carry__1_i_1__4_n_0\
    );
\a_or_b_temp_carry__1_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => smaller_than_cnt_reg(21),
      I3 => bigger_than_cnt_reg(21),
      O => \a_or_b_temp_carry__1_i_2__4_n_0\
    );
\a_or_b_temp_carry__1_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => smaller_than_cnt_reg(19),
      I3 => bigger_than_cnt_reg(19),
      O => \a_or_b_temp_carry__1_i_3__4_n_0\
    );
\a_or_b_temp_carry__1_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => smaller_than_cnt_reg(17),
      I3 => bigger_than_cnt_reg(17),
      O => \a_or_b_temp_carry__1_i_4__4_n_0\
    );
\a_or_b_temp_carry__1_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => bigger_than_cnt_reg(23),
      I3 => smaller_than_cnt_reg(23),
      O => \a_or_b_temp_carry__1_i_5__4_n_0\
    );
\a_or_b_temp_carry__1_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => bigger_than_cnt_reg(21),
      I3 => smaller_than_cnt_reg(21),
      O => \a_or_b_temp_carry__1_i_6__4_n_0\
    );
\a_or_b_temp_carry__1_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => bigger_than_cnt_reg(19),
      I3 => smaller_than_cnt_reg(19),
      O => \a_or_b_temp_carry__1_i_7__4_n_0\
    );
\a_or_b_temp_carry__1_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => bigger_than_cnt_reg(17),
      I3 => smaller_than_cnt_reg(17),
      O => \a_or_b_temp_carry__1_i_8__4_n_0\
    );
\a_or_b_temp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__1_n_0\,
      CO(3) => \a_or_b_temp_carry__2_n_0\,
      CO(2) => \a_or_b_temp_carry__2_n_1\,
      CO(1) => \a_or_b_temp_carry__2_n_2\,
      CO(0) => \a_or_b_temp_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__2_i_1__4_n_0\,
      DI(2) => \a_or_b_temp_carry__2_i_2__4_n_0\,
      DI(1) => \a_or_b_temp_carry__2_i_3__4_n_0\,
      DI(0) => \a_or_b_temp_carry__2_i_4__4_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__2_i_5__4_n_0\,
      S(2) => \a_or_b_temp_carry__2_i_6__4_n_0\,
      S(1) => \a_or_b_temp_carry__2_i_7__4_n_0\,
      S(0) => \a_or_b_temp_carry__2_i_8__4_n_0\
    );
\a_or_b_temp_carry__2_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => smaller_than_cnt_reg(31),
      I3 => bigger_than_cnt_reg(31),
      O => \a_or_b_temp_carry__2_i_1__4_n_0\
    );
\a_or_b_temp_carry__2_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => smaller_than_cnt_reg(29),
      I3 => bigger_than_cnt_reg(29),
      O => \a_or_b_temp_carry__2_i_2__4_n_0\
    );
\a_or_b_temp_carry__2_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => smaller_than_cnt_reg(27),
      I3 => bigger_than_cnt_reg(27),
      O => \a_or_b_temp_carry__2_i_3__4_n_0\
    );
\a_or_b_temp_carry__2_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => smaller_than_cnt_reg(25),
      I3 => bigger_than_cnt_reg(25),
      O => \a_or_b_temp_carry__2_i_4__4_n_0\
    );
\a_or_b_temp_carry__2_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => bigger_than_cnt_reg(31),
      I3 => smaller_than_cnt_reg(31),
      O => \a_or_b_temp_carry__2_i_5__4_n_0\
    );
\a_or_b_temp_carry__2_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => bigger_than_cnt_reg(29),
      I3 => smaller_than_cnt_reg(29),
      O => \a_or_b_temp_carry__2_i_6__4_n_0\
    );
\a_or_b_temp_carry__2_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => bigger_than_cnt_reg(27),
      I3 => smaller_than_cnt_reg(27),
      O => \a_or_b_temp_carry__2_i_7__4_n_0\
    );
\a_or_b_temp_carry__2_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => bigger_than_cnt_reg(25),
      I3 => smaller_than_cnt_reg(25),
      O => \a_or_b_temp_carry__2_i_8__4_n_0\
    );
\a_or_b_temp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__2_n_0\,
      CO(3 downto 1) => \NLW_a_or_b_temp_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => a_or_b_temp,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \a_or_b_temp_carry__3_i_1__5_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \a_or_b_temp_carry__3_i_2__4_n_0\
    );
\a_or_b_temp_carry__3_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bigger_than_cnt_reg(32),
      I1 => smaller_than_cnt_reg(32),
      O => \a_or_b_temp_carry__3_i_1__5_n_0\
    );
\a_or_b_temp_carry__3_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => smaller_than_cnt_reg(32),
      I1 => bigger_than_cnt_reg(32),
      O => \a_or_b_temp_carry__3_i_2__4_n_0\
    );
\a_or_b_temp_carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => smaller_than_cnt_reg(7),
      I3 => bigger_than_cnt_reg(7),
      O => \a_or_b_temp_carry_i_1__4_n_0\
    );
\a_or_b_temp_carry_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => smaller_than_cnt_reg(5),
      I3 => bigger_than_cnt_reg(5),
      O => \a_or_b_temp_carry_i_2__4_n_0\
    );
\a_or_b_temp_carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => smaller_than_cnt_reg(3),
      I3 => bigger_than_cnt_reg(3),
      O => \a_or_b_temp_carry_i_3__4_n_0\
    );
\a_or_b_temp_carry_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => smaller_than_cnt_reg(1),
      I3 => bigger_than_cnt_reg(1),
      O => \a_or_b_temp_carry_i_4__4_n_0\
    );
\a_or_b_temp_carry_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => bigger_than_cnt_reg(7),
      I3 => smaller_than_cnt_reg(7),
      O => \a_or_b_temp_carry_i_5__4_n_0\
    );
\a_or_b_temp_carry_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => bigger_than_cnt_reg(5),
      I3 => smaller_than_cnt_reg(5),
      O => \a_or_b_temp_carry_i_6__4_n_0\
    );
\a_or_b_temp_carry_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => bigger_than_cnt_reg(3),
      I3 => smaller_than_cnt_reg(3),
      O => \a_or_b_temp_carry_i_7__4_n_0\
    );
\a_or_b_temp_carry_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => bigger_than_cnt_reg(1),
      I3 => smaller_than_cnt_reg(1),
      O => \a_or_b_temp_carry_i_8__4_n_0\
    );
\bigger_than_cnt[0]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \bigger_than_cnt[0]_i_10__2_n_0\
    );
\bigger_than_cnt[0]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \bigger_than_cnt[0]_i_11__2_n_0\
    );
\bigger_than_cnt[0]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \bigger_than_cnt[0]_i_12__2_n_0\
    );
\bigger_than_cnt[0]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \bigger_than_cnt[0]_i_13__2_n_0\
    );
\bigger_than_cnt[0]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \bigger_than_cnt[0]_i_14__2_n_0\
    );
\bigger_than_cnt[0]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \bigger_than_cnt[0]_i_15__2_n_0\
    );
\bigger_than_cnt[0]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \bigger_than_cnt[0]_i_16__2_n_0\
    );
\bigger_than_cnt[0]_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \bigger_than_cnt[0]_i_17__2_n_0\
    );
\bigger_than_cnt[0]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \bigger_than_cnt[0]_i_4__2_n_0\
    );
\bigger_than_cnt[0]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \bigger_than_cnt[0]_i_5__2_n_0\
    );
\bigger_than_cnt[0]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \bigger_than_cnt[0]_i_6__2_n_0\
    );
\bigger_than_cnt[0]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \bigger_than_cnt[0]_i_7__2_n_0\
    );
\bigger_than_cnt[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \bigger_than_cnt[0]_i_8_n_0\
    );
\bigger_than_cnt[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      O => \bigger_than_cnt[0]_i_9_n_0\
    );
\bigger_than_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_2__1_n_7\,
      Q => bigger_than_cnt_reg(0),
      R => E(0)
    );
\bigger_than_cnt_reg[0]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[0]_i_3__1_n_0\,
      CO(3) => \NLW_bigger_than_cnt_reg[0]_i_1__4_CO_UNCONNECTED\(3),
      CO(2) => sel,
      CO(1) => \bigger_than_cnt_reg[0]_i_1__4_n_2\,
      CO(0) => \bigger_than_cnt_reg[0]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \bigger_than_cnt[0]_i_4__2_n_0\,
      DI(1) => \bigger_than_cnt[0]_i_5__2_n_0\,
      DI(0) => Q(9),
      O(3 downto 0) => \NLW_bigger_than_cnt_reg[0]_i_1__4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \bigger_than_cnt[0]_i_6__2_n_0\,
      S(1) => \bigger_than_cnt[0]_i_7__2_n_0\,
      S(0) => \bigger_than_cnt[0]_i_8_n_0\
    );
\bigger_than_cnt_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bigger_than_cnt_reg[0]_i_2__1_n_0\,
      CO(2) => \bigger_than_cnt_reg[0]_i_2__1_n_1\,
      CO(1) => \bigger_than_cnt_reg[0]_i_2__1_n_2\,
      CO(0) => \bigger_than_cnt_reg[0]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \bigger_than_cnt_reg[0]_i_2__1_n_4\,
      O(2) => \bigger_than_cnt_reg[0]_i_2__1_n_5\,
      O(1) => \bigger_than_cnt_reg[0]_i_2__1_n_6\,
      O(0) => \bigger_than_cnt_reg[0]_i_2__1_n_7\,
      S(3 downto 1) => bigger_than_cnt_reg(3 downto 1),
      S(0) => \bigger_than_cnt[0]_i_9_n_0\
    );
\bigger_than_cnt_reg[0]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bigger_than_cnt_reg[0]_i_3__1_n_0\,
      CO(2) => \bigger_than_cnt_reg[0]_i_3__1_n_1\,
      CO(1) => \bigger_than_cnt_reg[0]_i_3__1_n_2\,
      CO(0) => \bigger_than_cnt_reg[0]_i_3__1_n_3\,
      CYINIT => '1',
      DI(3) => \bigger_than_cnt[0]_i_10__2_n_0\,
      DI(2) => \bigger_than_cnt[0]_i_11__2_n_0\,
      DI(1) => \bigger_than_cnt[0]_i_12__2_n_0\,
      DI(0) => \bigger_than_cnt[0]_i_13__2_n_0\,
      O(3 downto 0) => \NLW_bigger_than_cnt_reg[0]_i_3__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \bigger_than_cnt[0]_i_14__2_n_0\,
      S(2) => \bigger_than_cnt[0]_i_15__2_n_0\,
      S(1) => \bigger_than_cnt[0]_i_16__2_n_0\,
      S(0) => \bigger_than_cnt[0]_i_17__2_n_0\
    );
\bigger_than_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__4_n_5\,
      Q => bigger_than_cnt_reg(10),
      R => E(0)
    );
\bigger_than_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__4_n_4\,
      Q => bigger_than_cnt_reg(11),
      R => E(0)
    );
\bigger_than_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__4_n_7\,
      Q => bigger_than_cnt_reg(12),
      R => E(0)
    );
\bigger_than_cnt_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[8]_i_1__4_n_0\,
      CO(3) => \bigger_than_cnt_reg[12]_i_1__4_n_0\,
      CO(2) => \bigger_than_cnt_reg[12]_i_1__4_n_1\,
      CO(1) => \bigger_than_cnt_reg[12]_i_1__4_n_2\,
      CO(0) => \bigger_than_cnt_reg[12]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[12]_i_1__4_n_4\,
      O(2) => \bigger_than_cnt_reg[12]_i_1__4_n_5\,
      O(1) => \bigger_than_cnt_reg[12]_i_1__4_n_6\,
      O(0) => \bigger_than_cnt_reg[12]_i_1__4_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(15 downto 12)
    );
\bigger_than_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__4_n_6\,
      Q => bigger_than_cnt_reg(13),
      R => E(0)
    );
\bigger_than_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__4_n_5\,
      Q => bigger_than_cnt_reg(14),
      R => E(0)
    );
\bigger_than_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__4_n_4\,
      Q => bigger_than_cnt_reg(15),
      R => E(0)
    );
\bigger_than_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__4_n_7\,
      Q => bigger_than_cnt_reg(16),
      R => E(0)
    );
\bigger_than_cnt_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[12]_i_1__4_n_0\,
      CO(3) => \bigger_than_cnt_reg[16]_i_1__4_n_0\,
      CO(2) => \bigger_than_cnt_reg[16]_i_1__4_n_1\,
      CO(1) => \bigger_than_cnt_reg[16]_i_1__4_n_2\,
      CO(0) => \bigger_than_cnt_reg[16]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[16]_i_1__4_n_4\,
      O(2) => \bigger_than_cnt_reg[16]_i_1__4_n_5\,
      O(1) => \bigger_than_cnt_reg[16]_i_1__4_n_6\,
      O(0) => \bigger_than_cnt_reg[16]_i_1__4_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(19 downto 16)
    );
\bigger_than_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__4_n_6\,
      Q => bigger_than_cnt_reg(17),
      R => E(0)
    );
\bigger_than_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__4_n_5\,
      Q => bigger_than_cnt_reg(18),
      R => E(0)
    );
\bigger_than_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__4_n_4\,
      Q => bigger_than_cnt_reg(19),
      R => E(0)
    );
\bigger_than_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_2__1_n_6\,
      Q => bigger_than_cnt_reg(1),
      R => E(0)
    );
\bigger_than_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__4_n_7\,
      Q => bigger_than_cnt_reg(20),
      R => E(0)
    );
\bigger_than_cnt_reg[20]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[16]_i_1__4_n_0\,
      CO(3) => \bigger_than_cnt_reg[20]_i_1__4_n_0\,
      CO(2) => \bigger_than_cnt_reg[20]_i_1__4_n_1\,
      CO(1) => \bigger_than_cnt_reg[20]_i_1__4_n_2\,
      CO(0) => \bigger_than_cnt_reg[20]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[20]_i_1__4_n_4\,
      O(2) => \bigger_than_cnt_reg[20]_i_1__4_n_5\,
      O(1) => \bigger_than_cnt_reg[20]_i_1__4_n_6\,
      O(0) => \bigger_than_cnt_reg[20]_i_1__4_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(23 downto 20)
    );
\bigger_than_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__4_n_6\,
      Q => bigger_than_cnt_reg(21),
      R => E(0)
    );
\bigger_than_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__4_n_5\,
      Q => bigger_than_cnt_reg(22),
      R => E(0)
    );
\bigger_than_cnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__4_n_4\,
      Q => bigger_than_cnt_reg(23),
      R => E(0)
    );
\bigger_than_cnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__4_n_7\,
      Q => bigger_than_cnt_reg(24),
      R => E(0)
    );
\bigger_than_cnt_reg[24]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[20]_i_1__4_n_0\,
      CO(3) => \bigger_than_cnt_reg[24]_i_1__4_n_0\,
      CO(2) => \bigger_than_cnt_reg[24]_i_1__4_n_1\,
      CO(1) => \bigger_than_cnt_reg[24]_i_1__4_n_2\,
      CO(0) => \bigger_than_cnt_reg[24]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[24]_i_1__4_n_4\,
      O(2) => \bigger_than_cnt_reg[24]_i_1__4_n_5\,
      O(1) => \bigger_than_cnt_reg[24]_i_1__4_n_6\,
      O(0) => \bigger_than_cnt_reg[24]_i_1__4_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(27 downto 24)
    );
\bigger_than_cnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__4_n_6\,
      Q => bigger_than_cnt_reg(25),
      R => E(0)
    );
\bigger_than_cnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__4_n_5\,
      Q => bigger_than_cnt_reg(26),
      R => E(0)
    );
\bigger_than_cnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__4_n_4\,
      Q => bigger_than_cnt_reg(27),
      R => E(0)
    );
\bigger_than_cnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__4_n_7\,
      Q => bigger_than_cnt_reg(28),
      R => E(0)
    );
\bigger_than_cnt_reg[28]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[24]_i_1__4_n_0\,
      CO(3) => \bigger_than_cnt_reg[28]_i_1__4_n_0\,
      CO(2) => \bigger_than_cnt_reg[28]_i_1__4_n_1\,
      CO(1) => \bigger_than_cnt_reg[28]_i_1__4_n_2\,
      CO(0) => \bigger_than_cnt_reg[28]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[28]_i_1__4_n_4\,
      O(2) => \bigger_than_cnt_reg[28]_i_1__4_n_5\,
      O(1) => \bigger_than_cnt_reg[28]_i_1__4_n_6\,
      O(0) => \bigger_than_cnt_reg[28]_i_1__4_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(31 downto 28)
    );
\bigger_than_cnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__4_n_6\,
      Q => bigger_than_cnt_reg(29),
      R => E(0)
    );
\bigger_than_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_2__1_n_5\,
      Q => bigger_than_cnt_reg(2),
      R => E(0)
    );
\bigger_than_cnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__4_n_5\,
      Q => bigger_than_cnt_reg(30),
      R => E(0)
    );
\bigger_than_cnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__4_n_4\,
      Q => bigger_than_cnt_reg(31),
      R => E(0)
    );
\bigger_than_cnt_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[32]_i_1__4_n_7\,
      Q => bigger_than_cnt_reg(32),
      R => E(0)
    );
\bigger_than_cnt_reg[32]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[28]_i_1__4_n_0\,
      CO(3 downto 0) => \NLW_bigger_than_cnt_reg[32]_i_1__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_bigger_than_cnt_reg[32]_i_1__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \bigger_than_cnt_reg[32]_i_1__4_n_7\,
      S(3 downto 1) => B"000",
      S(0) => bigger_than_cnt_reg(32)
    );
\bigger_than_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_2__1_n_4\,
      Q => bigger_than_cnt_reg(3),
      R => E(0)
    );
\bigger_than_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__4_n_7\,
      Q => bigger_than_cnt_reg(4),
      R => E(0)
    );
\bigger_than_cnt_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[0]_i_2__1_n_0\,
      CO(3) => \bigger_than_cnt_reg[4]_i_1__4_n_0\,
      CO(2) => \bigger_than_cnt_reg[4]_i_1__4_n_1\,
      CO(1) => \bigger_than_cnt_reg[4]_i_1__4_n_2\,
      CO(0) => \bigger_than_cnt_reg[4]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[4]_i_1__4_n_4\,
      O(2) => \bigger_than_cnt_reg[4]_i_1__4_n_5\,
      O(1) => \bigger_than_cnt_reg[4]_i_1__4_n_6\,
      O(0) => \bigger_than_cnt_reg[4]_i_1__4_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(7 downto 4)
    );
\bigger_than_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__4_n_6\,
      Q => bigger_than_cnt_reg(5),
      R => E(0)
    );
\bigger_than_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__4_n_5\,
      Q => bigger_than_cnt_reg(6),
      R => E(0)
    );
\bigger_than_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__4_n_4\,
      Q => bigger_than_cnt_reg(7),
      R => E(0)
    );
\bigger_than_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__4_n_7\,
      Q => bigger_than_cnt_reg(8),
      R => E(0)
    );
\bigger_than_cnt_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[4]_i_1__4_n_0\,
      CO(3) => \bigger_than_cnt_reg[8]_i_1__4_n_0\,
      CO(2) => \bigger_than_cnt_reg[8]_i_1__4_n_1\,
      CO(1) => \bigger_than_cnt_reg[8]_i_1__4_n_2\,
      CO(0) => \bigger_than_cnt_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[8]_i_1__4_n_4\,
      O(2) => \bigger_than_cnt_reg[8]_i_1__4_n_5\,
      O(1) => \bigger_than_cnt_reg[8]_i_1__4_n_6\,
      O(0) => \bigger_than_cnt_reg[8]_i_1__4_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(11 downto 8)
    );
\bigger_than_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__4_n_6\,
      Q => bigger_than_cnt_reg(9),
      R => E(0)
    );
\smaller_than_cnt[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel,
      O => \smaller_than_cnt[0]_i_1__4_n_0\
    );
\smaller_than_cnt[0]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => smaller_than_cnt_reg(0),
      O => \smaller_than_cnt[0]_i_3__4_n_0\
    );
\smaller_than_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__4_n_7\,
      Q => smaller_than_cnt_reg(0),
      R => E(0)
    );
\smaller_than_cnt_reg[0]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \smaller_than_cnt_reg[0]_i_2__4_n_0\,
      CO(2) => \smaller_than_cnt_reg[0]_i_2__4_n_1\,
      CO(1) => \smaller_than_cnt_reg[0]_i_2__4_n_2\,
      CO(0) => \smaller_than_cnt_reg[0]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \smaller_than_cnt_reg[0]_i_2__4_n_4\,
      O(2) => \smaller_than_cnt_reg[0]_i_2__4_n_5\,
      O(1) => \smaller_than_cnt_reg[0]_i_2__4_n_6\,
      O(0) => \smaller_than_cnt_reg[0]_i_2__4_n_7\,
      S(3 downto 1) => smaller_than_cnt_reg(3 downto 1),
      S(0) => \smaller_than_cnt[0]_i_3__4_n_0\
    );
\smaller_than_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__4_n_5\,
      Q => smaller_than_cnt_reg(10),
      R => E(0)
    );
\smaller_than_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__4_n_4\,
      Q => smaller_than_cnt_reg(11),
      R => E(0)
    );
\smaller_than_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__4_n_7\,
      Q => smaller_than_cnt_reg(12),
      R => E(0)
    );
\smaller_than_cnt_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[8]_i_1__4_n_0\,
      CO(3) => \smaller_than_cnt_reg[12]_i_1__4_n_0\,
      CO(2) => \smaller_than_cnt_reg[12]_i_1__4_n_1\,
      CO(1) => \smaller_than_cnt_reg[12]_i_1__4_n_2\,
      CO(0) => \smaller_than_cnt_reg[12]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[12]_i_1__4_n_4\,
      O(2) => \smaller_than_cnt_reg[12]_i_1__4_n_5\,
      O(1) => \smaller_than_cnt_reg[12]_i_1__4_n_6\,
      O(0) => \smaller_than_cnt_reg[12]_i_1__4_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(15 downto 12)
    );
\smaller_than_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__4_n_6\,
      Q => smaller_than_cnt_reg(13),
      R => E(0)
    );
\smaller_than_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__4_n_5\,
      Q => smaller_than_cnt_reg(14),
      R => E(0)
    );
\smaller_than_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__4_n_4\,
      Q => smaller_than_cnt_reg(15),
      R => E(0)
    );
\smaller_than_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__4_n_7\,
      Q => smaller_than_cnt_reg(16),
      R => E(0)
    );
\smaller_than_cnt_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[12]_i_1__4_n_0\,
      CO(3) => \smaller_than_cnt_reg[16]_i_1__4_n_0\,
      CO(2) => \smaller_than_cnt_reg[16]_i_1__4_n_1\,
      CO(1) => \smaller_than_cnt_reg[16]_i_1__4_n_2\,
      CO(0) => \smaller_than_cnt_reg[16]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[16]_i_1__4_n_4\,
      O(2) => \smaller_than_cnt_reg[16]_i_1__4_n_5\,
      O(1) => \smaller_than_cnt_reg[16]_i_1__4_n_6\,
      O(0) => \smaller_than_cnt_reg[16]_i_1__4_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(19 downto 16)
    );
\smaller_than_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__4_n_6\,
      Q => smaller_than_cnt_reg(17),
      R => E(0)
    );
\smaller_than_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__4_n_5\,
      Q => smaller_than_cnt_reg(18),
      R => E(0)
    );
\smaller_than_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__4_n_4\,
      Q => smaller_than_cnt_reg(19),
      R => E(0)
    );
\smaller_than_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__4_n_6\,
      Q => smaller_than_cnt_reg(1),
      R => E(0)
    );
\smaller_than_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__4_n_7\,
      Q => smaller_than_cnt_reg(20),
      R => E(0)
    );
\smaller_than_cnt_reg[20]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[16]_i_1__4_n_0\,
      CO(3) => \smaller_than_cnt_reg[20]_i_1__4_n_0\,
      CO(2) => \smaller_than_cnt_reg[20]_i_1__4_n_1\,
      CO(1) => \smaller_than_cnt_reg[20]_i_1__4_n_2\,
      CO(0) => \smaller_than_cnt_reg[20]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[20]_i_1__4_n_4\,
      O(2) => \smaller_than_cnt_reg[20]_i_1__4_n_5\,
      O(1) => \smaller_than_cnt_reg[20]_i_1__4_n_6\,
      O(0) => \smaller_than_cnt_reg[20]_i_1__4_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(23 downto 20)
    );
\smaller_than_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__4_n_6\,
      Q => smaller_than_cnt_reg(21),
      R => E(0)
    );
\smaller_than_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__4_n_5\,
      Q => smaller_than_cnt_reg(22),
      R => E(0)
    );
\smaller_than_cnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__4_n_4\,
      Q => smaller_than_cnt_reg(23),
      R => E(0)
    );
\smaller_than_cnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__4_n_7\,
      Q => smaller_than_cnt_reg(24),
      R => E(0)
    );
\smaller_than_cnt_reg[24]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[20]_i_1__4_n_0\,
      CO(3) => \smaller_than_cnt_reg[24]_i_1__4_n_0\,
      CO(2) => \smaller_than_cnt_reg[24]_i_1__4_n_1\,
      CO(1) => \smaller_than_cnt_reg[24]_i_1__4_n_2\,
      CO(0) => \smaller_than_cnt_reg[24]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[24]_i_1__4_n_4\,
      O(2) => \smaller_than_cnt_reg[24]_i_1__4_n_5\,
      O(1) => \smaller_than_cnt_reg[24]_i_1__4_n_6\,
      O(0) => \smaller_than_cnt_reg[24]_i_1__4_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(27 downto 24)
    );
\smaller_than_cnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__4_n_6\,
      Q => smaller_than_cnt_reg(25),
      R => E(0)
    );
\smaller_than_cnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__4_n_5\,
      Q => smaller_than_cnt_reg(26),
      R => E(0)
    );
\smaller_than_cnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__4_n_4\,
      Q => smaller_than_cnt_reg(27),
      R => E(0)
    );
\smaller_than_cnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__4_n_7\,
      Q => smaller_than_cnt_reg(28),
      R => E(0)
    );
\smaller_than_cnt_reg[28]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[24]_i_1__4_n_0\,
      CO(3) => \smaller_than_cnt_reg[28]_i_1__4_n_0\,
      CO(2) => \smaller_than_cnt_reg[28]_i_1__4_n_1\,
      CO(1) => \smaller_than_cnt_reg[28]_i_1__4_n_2\,
      CO(0) => \smaller_than_cnt_reg[28]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[28]_i_1__4_n_4\,
      O(2) => \smaller_than_cnt_reg[28]_i_1__4_n_5\,
      O(1) => \smaller_than_cnt_reg[28]_i_1__4_n_6\,
      O(0) => \smaller_than_cnt_reg[28]_i_1__4_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(31 downto 28)
    );
\smaller_than_cnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__4_n_6\,
      Q => smaller_than_cnt_reg(29),
      R => E(0)
    );
\smaller_than_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__4_n_5\,
      Q => smaller_than_cnt_reg(2),
      R => E(0)
    );
\smaller_than_cnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__4_n_5\,
      Q => smaller_than_cnt_reg(30),
      R => E(0)
    );
\smaller_than_cnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__4_n_4\,
      Q => smaller_than_cnt_reg(31),
      R => E(0)
    );
\smaller_than_cnt_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[32]_i_1__4_n_7\,
      Q => smaller_than_cnt_reg(32),
      R => E(0)
    );
\smaller_than_cnt_reg[32]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[28]_i_1__4_n_0\,
      CO(3 downto 0) => \NLW_smaller_than_cnt_reg[32]_i_1__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_smaller_than_cnt_reg[32]_i_1__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \smaller_than_cnt_reg[32]_i_1__4_n_7\,
      S(3 downto 1) => B"000",
      S(0) => smaller_than_cnt_reg(32)
    );
\smaller_than_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__4_n_4\,
      Q => smaller_than_cnt_reg(3),
      R => E(0)
    );
\smaller_than_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__4_n_7\,
      Q => smaller_than_cnt_reg(4),
      R => E(0)
    );
\smaller_than_cnt_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[0]_i_2__4_n_0\,
      CO(3) => \smaller_than_cnt_reg[4]_i_1__4_n_0\,
      CO(2) => \smaller_than_cnt_reg[4]_i_1__4_n_1\,
      CO(1) => \smaller_than_cnt_reg[4]_i_1__4_n_2\,
      CO(0) => \smaller_than_cnt_reg[4]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[4]_i_1__4_n_4\,
      O(2) => \smaller_than_cnt_reg[4]_i_1__4_n_5\,
      O(1) => \smaller_than_cnt_reg[4]_i_1__4_n_6\,
      O(0) => \smaller_than_cnt_reg[4]_i_1__4_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(7 downto 4)
    );
\smaller_than_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__4_n_6\,
      Q => smaller_than_cnt_reg(5),
      R => E(0)
    );
\smaller_than_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__4_n_5\,
      Q => smaller_than_cnt_reg(6),
      R => E(0)
    );
\smaller_than_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__4_n_4\,
      Q => smaller_than_cnt_reg(7),
      R => E(0)
    );
\smaller_than_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__4_n_7\,
      Q => smaller_than_cnt_reg(8),
      R => E(0)
    );
\smaller_than_cnt_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[4]_i_1__4_n_0\,
      CO(3) => \smaller_than_cnt_reg[8]_i_1__4_n_0\,
      CO(2) => \smaller_than_cnt_reg[8]_i_1__4_n_1\,
      CO(1) => \smaller_than_cnt_reg[8]_i_1__4_n_2\,
      CO(0) => \smaller_than_cnt_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[8]_i_1__4_n_4\,
      O(2) => \smaller_than_cnt_reg[8]_i_1__4_n_5\,
      O(1) => \smaller_than_cnt_reg[8]_i_1__4_n_6\,
      O(0) => \smaller_than_cnt_reg[8]_i_1__4_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(11 downto 8)
    );
\smaller_than_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__4_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__4_n_6\,
      Q => smaller_than_cnt_reg(9),
      R => E(0)
    );
substact_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => substact_reg0_carry_n_0,
      CO(2) => substact_reg0_carry_n_1,
      CO(1) => substact_reg0_carry_n_2,
      CO(0) => substact_reg0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => a_bigger_than_b(3 downto 0),
      O(3 downto 0) => substact_reg0(3 downto 0),
      S(3) => \substact_reg0_carry_i_5__5_n_0\,
      S(2) => \substact_reg0_carry_i_6__5_n_0\,
      S(1) => \substact_reg0_carry_i_7__5_n_0\,
      S(0) => \substact_reg0_carry_i_8__5_n_0\
    );
\substact_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => substact_reg0_carry_n_0,
      CO(3) => \substact_reg0_carry__0_n_0\,
      CO(2) => \substact_reg0_carry__0_n_1\,
      CO(1) => \substact_reg0_carry__0_n_2\,
      CO(0) => \substact_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(7 downto 4),
      O(3 downto 0) => substact_reg0(7 downto 4),
      S(3) => \substact_reg0_carry__0_i_5__5_n_0\,
      S(2) => \substact_reg0_carry__0_i_6__5_n_0\,
      S(1) => \substact_reg0_carry__0_i_7__5_n_0\,
      S(0) => \substact_reg0_carry__0_i_8__5_n_0\
    );
\substact_reg0_carry__0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(7),
      I1 => smaller_than_cnt_reg(7),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(7)
    );
\substact_reg0_carry__0_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(6)
    );
\substact_reg0_carry__0_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(5),
      I1 => smaller_than_cnt_reg(5),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(5)
    );
\substact_reg0_carry__0_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(4)
    );
\substact_reg0_carry__0_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(7),
      I1 => smaller_than_cnt_reg(7),
      O => \substact_reg0_carry__0_i_5__5_n_0\
    );
\substact_reg0_carry__0_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      O => \substact_reg0_carry__0_i_6__5_n_0\
    );
\substact_reg0_carry__0_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(5),
      I1 => smaller_than_cnt_reg(5),
      O => \substact_reg0_carry__0_i_7__5_n_0\
    );
\substact_reg0_carry__0_i_8__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      O => \substact_reg0_carry__0_i_8__5_n_0\
    );
\substact_reg0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__0_n_0\,
      CO(3) => \substact_reg0_carry__1_n_0\,
      CO(2) => \substact_reg0_carry__1_n_1\,
      CO(1) => \substact_reg0_carry__1_n_2\,
      CO(0) => \substact_reg0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(11 downto 8),
      O(3 downto 0) => substact_reg0(11 downto 8),
      S(3) => \substact_reg0_carry__1_i_5__5_n_0\,
      S(2) => \substact_reg0_carry__1_i_6__5_n_0\,
      S(1) => \substact_reg0_carry__1_i_7__5_n_0\,
      S(0) => \substact_reg0_carry__1_i_8__5_n_0\
    );
\substact_reg0_carry__1_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(11),
      I1 => smaller_than_cnt_reg(11),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(11)
    );
\substact_reg0_carry__1_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(10)
    );
\substact_reg0_carry__1_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(9),
      I1 => smaller_than_cnt_reg(9),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(9)
    );
\substact_reg0_carry__1_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(8)
    );
\substact_reg0_carry__1_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(11),
      I1 => smaller_than_cnt_reg(11),
      O => \substact_reg0_carry__1_i_5__5_n_0\
    );
\substact_reg0_carry__1_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      O => \substact_reg0_carry__1_i_6__5_n_0\
    );
\substact_reg0_carry__1_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(9),
      I1 => smaller_than_cnt_reg(9),
      O => \substact_reg0_carry__1_i_7__5_n_0\
    );
\substact_reg0_carry__1_i_8__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      O => \substact_reg0_carry__1_i_8__5_n_0\
    );
\substact_reg0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__1_n_0\,
      CO(3) => \substact_reg0_carry__2_n_0\,
      CO(2) => \substact_reg0_carry__2_n_1\,
      CO(1) => \substact_reg0_carry__2_n_2\,
      CO(0) => \substact_reg0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(15 downto 12),
      O(3 downto 0) => substact_reg0(15 downto 12),
      S(3) => \substact_reg0_carry__2_i_5__4_n_0\,
      S(2) => \substact_reg0_carry__2_i_6__4_n_0\,
      S(1) => \substact_reg0_carry__2_i_7__4_n_0\,
      S(0) => \substact_reg0_carry__2_i_8__4_n_0\
    );
\substact_reg0_carry__2_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(15),
      I1 => smaller_than_cnt_reg(15),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(15)
    );
\substact_reg0_carry__2_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(14)
    );
\substact_reg0_carry__2_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(13),
      I1 => smaller_than_cnt_reg(13),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(13)
    );
\substact_reg0_carry__2_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(12)
    );
\substact_reg0_carry__2_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(15),
      I1 => smaller_than_cnt_reg(15),
      O => \substact_reg0_carry__2_i_5__4_n_0\
    );
\substact_reg0_carry__2_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      O => \substact_reg0_carry__2_i_6__4_n_0\
    );
\substact_reg0_carry__2_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(13),
      I1 => smaller_than_cnt_reg(13),
      O => \substact_reg0_carry__2_i_7__4_n_0\
    );
\substact_reg0_carry__2_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      O => \substact_reg0_carry__2_i_8__4_n_0\
    );
\substact_reg0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__2_n_0\,
      CO(3) => \substact_reg0_carry__3_n_0\,
      CO(2) => \substact_reg0_carry__3_n_1\,
      CO(1) => \substact_reg0_carry__3_n_2\,
      CO(0) => \substact_reg0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(19 downto 16),
      O(3 downto 0) => substact_reg0(19 downto 16),
      S(3) => \substact_reg0_carry__3_i_5__0_n_0\,
      S(2) => \substact_reg0_carry__3_i_6__0_n_0\,
      S(1) => \substact_reg0_carry__3_i_7__0_n_0\,
      S(0) => \substact_reg0_carry__3_i_8__0_n_0\
    );
\substact_reg0_carry__3_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(19),
      I1 => smaller_than_cnt_reg(19),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(19)
    );
\substact_reg0_carry__3_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(18)
    );
\substact_reg0_carry__3_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(17),
      I1 => smaller_than_cnt_reg(17),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(17)
    );
\substact_reg0_carry__3_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(16)
    );
\substact_reg0_carry__3_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(19),
      I1 => smaller_than_cnt_reg(19),
      O => \substact_reg0_carry__3_i_5__0_n_0\
    );
\substact_reg0_carry__3_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      O => \substact_reg0_carry__3_i_6__0_n_0\
    );
\substact_reg0_carry__3_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(17),
      I1 => smaller_than_cnt_reg(17),
      O => \substact_reg0_carry__3_i_7__0_n_0\
    );
\substact_reg0_carry__3_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      O => \substact_reg0_carry__3_i_8__0_n_0\
    );
\substact_reg0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__3_n_0\,
      CO(3) => \substact_reg0_carry__4_n_0\,
      CO(2) => \substact_reg0_carry__4_n_1\,
      CO(1) => \substact_reg0_carry__4_n_2\,
      CO(0) => \substact_reg0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(23 downto 20),
      O(3 downto 0) => substact_reg0(23 downto 20),
      S(3) => \substact_reg0_carry__4_i_5__0_n_0\,
      S(2) => \substact_reg0_carry__4_i_6__0_n_0\,
      S(1) => \substact_reg0_carry__4_i_7__0_n_0\,
      S(0) => \substact_reg0_carry__4_i_8__0_n_0\
    );
\substact_reg0_carry__4_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(23),
      I1 => smaller_than_cnt_reg(23),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(23)
    );
\substact_reg0_carry__4_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(22)
    );
\substact_reg0_carry__4_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(21),
      I1 => smaller_than_cnt_reg(21),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(21)
    );
\substact_reg0_carry__4_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(20)
    );
\substact_reg0_carry__4_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(23),
      I1 => smaller_than_cnt_reg(23),
      O => \substact_reg0_carry__4_i_5__0_n_0\
    );
\substact_reg0_carry__4_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      O => \substact_reg0_carry__4_i_6__0_n_0\
    );
\substact_reg0_carry__4_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(21),
      I1 => smaller_than_cnt_reg(21),
      O => \substact_reg0_carry__4_i_7__0_n_0\
    );
\substact_reg0_carry__4_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      O => \substact_reg0_carry__4_i_8__0_n_0\
    );
\substact_reg0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__4_n_0\,
      CO(3) => \substact_reg0_carry__5_n_0\,
      CO(2) => \substact_reg0_carry__5_n_1\,
      CO(1) => \substact_reg0_carry__5_n_2\,
      CO(0) => \substact_reg0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(27 downto 24),
      O(3 downto 0) => substact_reg0(27 downto 24),
      S(3) => \substact_reg0_carry__5_i_5__0_n_0\,
      S(2) => \substact_reg0_carry__5_i_6__0_n_0\,
      S(1) => \substact_reg0_carry__5_i_7__0_n_0\,
      S(0) => \substact_reg0_carry__5_i_8__0_n_0\
    );
\substact_reg0_carry__5_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(27),
      I1 => smaller_than_cnt_reg(27),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(27)
    );
\substact_reg0_carry__5_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(26)
    );
\substact_reg0_carry__5_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(25),
      I1 => smaller_than_cnt_reg(25),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(25)
    );
\substact_reg0_carry__5_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(24)
    );
\substact_reg0_carry__5_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(27),
      I1 => smaller_than_cnt_reg(27),
      O => \substact_reg0_carry__5_i_5__0_n_0\
    );
\substact_reg0_carry__5_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      O => \substact_reg0_carry__5_i_6__0_n_0\
    );
\substact_reg0_carry__5_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(25),
      I1 => smaller_than_cnt_reg(25),
      O => \substact_reg0_carry__5_i_7__0_n_0\
    );
\substact_reg0_carry__5_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      O => \substact_reg0_carry__5_i_8__0_n_0\
    );
\substact_reg0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__5_n_0\,
      CO(3) => \substact_reg0_carry__6_n_0\,
      CO(2) => \substact_reg0_carry__6_n_1\,
      CO(1) => \substact_reg0_carry__6_n_2\,
      CO(0) => \substact_reg0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(31 downto 28),
      O(3 downto 0) => substact_reg0(31 downto 28),
      S(3) => \substact_reg0_carry__6_i_5__0_n_0\,
      S(2) => \substact_reg0_carry__6_i_6__0_n_0\,
      S(1) => \substact_reg0_carry__6_i_7__0_n_0\,
      S(0) => \substact_reg0_carry__6_i_8__0_n_0\
    );
\substact_reg0_carry__6_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(31),
      I1 => smaller_than_cnt_reg(31),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(31)
    );
\substact_reg0_carry__6_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(30)
    );
\substact_reg0_carry__6_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(29),
      I1 => smaller_than_cnt_reg(29),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(29)
    );
\substact_reg0_carry__6_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(28)
    );
\substact_reg0_carry__6_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(31),
      I1 => smaller_than_cnt_reg(31),
      O => \substact_reg0_carry__6_i_5__0_n_0\
    );
\substact_reg0_carry__6_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      O => \substact_reg0_carry__6_i_6__0_n_0\
    );
\substact_reg0_carry__6_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(29),
      I1 => smaller_than_cnt_reg(29),
      O => \substact_reg0_carry__6_i_7__0_n_0\
    );
\substact_reg0_carry__6_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      O => \substact_reg0_carry__6_i_8__0_n_0\
    );
\substact_reg0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__6_n_0\,
      CO(3 downto 0) => \NLW_substact_reg0_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_substact_reg0_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => substact_reg0(32),
      S(3 downto 1) => B"000",
      S(0) => \substact_reg0_carry__7_i_1__0_n_0\
    );
\substact_reg0_carry__7_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(32),
      I1 => smaller_than_cnt_reg(32),
      O => \substact_reg0_carry__7_i_1__0_n_0\
    );
\substact_reg0_carry_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(3),
      I1 => smaller_than_cnt_reg(3),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(3)
    );
\substact_reg0_carry_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(2)
    );
\substact_reg0_carry_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(1),
      I1 => smaller_than_cnt_reg(1),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(1)
    );
\substact_reg0_carry_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(0)
    );
\substact_reg0_carry_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(3),
      I1 => smaller_than_cnt_reg(3),
      O => \substact_reg0_carry_i_5__5_n_0\
    );
\substact_reg0_carry_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      O => \substact_reg0_carry_i_6__5_n_0\
    );
\substact_reg0_carry_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(1),
      I1 => smaller_than_cnt_reg(1),
      O => \substact_reg0_carry_i_7__5_n_0\
    );
\substact_reg0_carry_i_8__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      O => \substact_reg0_carry_i_8__5_n_0\
    );
\substact_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(0),
      Q => median_dist_i_out(0),
      R => '0'
    );
\substact_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(10),
      Q => median_dist_i_out(10),
      R => '0'
    );
\substact_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(11),
      Q => median_dist_i_out(11),
      R => '0'
    );
\substact_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(12),
      Q => median_dist_i_out(12),
      R => '0'
    );
\substact_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(13),
      Q => median_dist_i_out(13),
      R => '0'
    );
\substact_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(14),
      Q => median_dist_i_out(14),
      R => '0'
    );
\substact_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(15),
      Q => median_dist_i_out(15),
      R => '0'
    );
\substact_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(16),
      Q => median_dist_i_out(16),
      R => '0'
    );
\substact_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(17),
      Q => median_dist_i_out(17),
      R => '0'
    );
\substact_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(18),
      Q => median_dist_i_out(18),
      R => '0'
    );
\substact_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(19),
      Q => median_dist_i_out(19),
      R => '0'
    );
\substact_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(1),
      Q => median_dist_i_out(1),
      R => '0'
    );
\substact_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(20),
      Q => median_dist_i_out(20),
      R => '0'
    );
\substact_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(21),
      Q => median_dist_i_out(21),
      R => '0'
    );
\substact_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(22),
      Q => median_dist_i_out(22),
      R => '0'
    );
\substact_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(23),
      Q => median_dist_i_out(23),
      R => '0'
    );
\substact_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(24),
      Q => median_dist_i_out(24),
      R => '0'
    );
\substact_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(25),
      Q => median_dist_i_out(25),
      R => '0'
    );
\substact_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(26),
      Q => median_dist_i_out(26),
      R => '0'
    );
\substact_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(27),
      Q => median_dist_i_out(27),
      R => '0'
    );
\substact_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(28),
      Q => median_dist_i_out(28),
      R => '0'
    );
\substact_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(29),
      Q => median_dist_i_out(29),
      R => '0'
    );
\substact_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(2),
      Q => median_dist_i_out(2),
      R => '0'
    );
\substact_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(30),
      Q => median_dist_i_out(30),
      R => '0'
    );
\substact_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(31),
      Q => median_dist_i_out(31),
      R => '0'
    );
\substact_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(32),
      Q => median_dist_i_out(32),
      R => '0'
    );
\substact_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(3),
      Q => median_dist_i_out(3),
      R => '0'
    );
\substact_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(4),
      Q => median_dist_i_out(4),
      R => '0'
    );
\substact_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(5),
      Q => median_dist_i_out(5),
      R => '0'
    );
\substact_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(6),
      Q => median_dist_i_out(6),
      R => '0'
    );
\substact_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(7),
      Q => median_dist_i_out(7),
      R => '0'
    );
\substact_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(8),
      Q => median_dist_i_out(8),
      R => '0'
    );
\substact_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(9),
      Q => median_dist_i_out(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_tresholding_0_0_median_searcher_i_5 is
  port (
    a_or_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    median_dist_i_out : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_tresholding_0_0_median_searcher_i_5 : entity is "median_searcher_i";
end system_tresholding_0_0_median_searcher_i_5;

architecture STRUCTURE of system_tresholding_0_0_median_searcher_i_5 is
  signal a_bigger_than_b : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal a_or_b_temp : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_5__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_6__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_7__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_8__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_5__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_6__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_7__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_8__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_1__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_4__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_5__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_6__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_7__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_8__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__3_i_1__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__3_i_2__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_4__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_5__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_6__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_7__5_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_8__5_n_0\ : STD_LOGIC;
  signal a_or_b_temp_carry_n_0 : STD_LOGIC;
  signal a_or_b_temp_carry_n_1 : STD_LOGIC;
  signal a_or_b_temp_carry_n_2 : STD_LOGIC;
  signal a_or_b_temp_carry_n_3 : STD_LOGIC;
  signal \biggen_than_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_n_2\ : STD_LOGIC;
  signal \biggen_than_carry__0_n_3\ : STD_LOGIC;
  signal \biggen_than_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_5__3_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_6__3_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_7__3_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_8__3_n_0\ : STD_LOGIC;
  signal biggen_than_carry_n_0 : STD_LOGIC;
  signal biggen_than_carry_n_1 : STD_LOGIC;
  signal biggen_than_carry_n_2 : STD_LOGIC;
  signal biggen_than_carry_n_3 : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_2__2_n_0\ : STD_LOGIC;
  signal bigger_than_cnt_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \bigger_than_cnt_reg[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__5_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__5_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__5_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__5_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__5_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__5_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__5_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__5_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__5_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__5_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__5_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__5_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__5_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__5_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__5_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__5_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__5_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__5_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__5_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__5_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__5_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__5_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__5_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__5_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__5_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__5_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__5_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__5_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__5_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__5_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__5_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__5_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__5_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__5_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__5_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__5_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__5_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__5_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__5_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__5_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__5_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[32]_i_1__5_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__5_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__5_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__5_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__5_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__5_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__5_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__5_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__5_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__5_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__5_n_7\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \smaller_than_cnt[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt[0]_i_3__5_n_0\ : STD_LOGIC;
  signal smaller_than_cnt_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \smaller_than_cnt_reg[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__5_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__5_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__5_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__5_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__5_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__5_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__5_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__5_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__5_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__5_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__5_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__5_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__5_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__5_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__5_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__5_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__5_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__5_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__5_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__5_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__5_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__5_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__5_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__5_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__5_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__5_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__5_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__5_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__5_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__5_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__5_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__5_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__5_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__5_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__5_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__5_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__5_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__5_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__5_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__5_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__5_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__5_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[32]_i_1__5_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__5_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__5_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__5_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__5_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__5_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__5_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__5_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__5_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__5_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__5_n_7\ : STD_LOGIC;
  signal substact_reg0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \substact_reg0_carry__0_i_5__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_6__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_7__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_8__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_5__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_6__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_7__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_8__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_5__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_6__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_7__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_8__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_5__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_6__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_7__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_8__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_5__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_6__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_7__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_8__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_5__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_6__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_7__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_8__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_5__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_6__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_7__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_8__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__7_i_1__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_5__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_6__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_7__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_8__6_n_0\ : STD_LOGIC;
  signal substact_reg0_carry_n_0 : STD_LOGIC;
  signal substact_reg0_carry_n_1 : STD_LOGIC;
  signal substact_reg0_carry_n_2 : STD_LOGIC;
  signal substact_reg0_carry_n_3 : STD_LOGIC;
  signal NLW_a_or_b_temp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_a_or_b_temp_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_biggen_than_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_biggen_than_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_biggen_than_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[32]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[32]_i_1__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_smaller_than_cnt_reg[32]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_smaller_than_cnt_reg[32]_i_1__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_substact_reg0_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_substact_reg0_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of a_or_b_temp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of biggen_than_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \biggen_than_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[0]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[12]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[16]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[20]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[24]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[28]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[32]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[4]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[8]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[0]_i_2__5\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[12]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[16]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[20]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[24]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[28]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[32]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[4]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[8]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of substact_reg0_carry : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__7\ : label is 35;
begin
a_or_b_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => a_or_b_temp,
      Q => a_or_b(0),
      R => '0'
    );
a_or_b_temp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => a_or_b_temp_carry_n_0,
      CO(2) => a_or_b_temp_carry_n_1,
      CO(1) => a_or_b_temp_carry_n_2,
      CO(0) => a_or_b_temp_carry_n_3,
      CYINIT => '1',
      DI(3) => \a_or_b_temp_carry_i_1__5_n_0\,
      DI(2) => \a_or_b_temp_carry_i_2__5_n_0\,
      DI(1) => \a_or_b_temp_carry_i_3__5_n_0\,
      DI(0) => \a_or_b_temp_carry_i_4__5_n_0\,
      O(3 downto 0) => NLW_a_or_b_temp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \a_or_b_temp_carry_i_5__5_n_0\,
      S(2) => \a_or_b_temp_carry_i_6__5_n_0\,
      S(1) => \a_or_b_temp_carry_i_7__5_n_0\,
      S(0) => \a_or_b_temp_carry_i_8__5_n_0\
    );
\a_or_b_temp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => a_or_b_temp_carry_n_0,
      CO(3) => \a_or_b_temp_carry__0_n_0\,
      CO(2) => \a_or_b_temp_carry__0_n_1\,
      CO(1) => \a_or_b_temp_carry__0_n_2\,
      CO(0) => \a_or_b_temp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__0_i_1__5_n_0\,
      DI(2) => \a_or_b_temp_carry__0_i_2__5_n_0\,
      DI(1) => \a_or_b_temp_carry__0_i_3__5_n_0\,
      DI(0) => \a_or_b_temp_carry__0_i_4__5_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__0_i_5__5_n_0\,
      S(2) => \a_or_b_temp_carry__0_i_6__5_n_0\,
      S(1) => \a_or_b_temp_carry__0_i_7__5_n_0\,
      S(0) => \a_or_b_temp_carry__0_i_8__5_n_0\
    );
\a_or_b_temp_carry__0_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => smaller_than_cnt_reg(15),
      I3 => bigger_than_cnt_reg(15),
      O => \a_or_b_temp_carry__0_i_1__5_n_0\
    );
\a_or_b_temp_carry__0_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => smaller_than_cnt_reg(13),
      I3 => bigger_than_cnt_reg(13),
      O => \a_or_b_temp_carry__0_i_2__5_n_0\
    );
\a_or_b_temp_carry__0_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => smaller_than_cnt_reg(11),
      I3 => bigger_than_cnt_reg(11),
      O => \a_or_b_temp_carry__0_i_3__5_n_0\
    );
\a_or_b_temp_carry__0_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => smaller_than_cnt_reg(9),
      I3 => bigger_than_cnt_reg(9),
      O => \a_or_b_temp_carry__0_i_4__5_n_0\
    );
\a_or_b_temp_carry__0_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => bigger_than_cnt_reg(15),
      I3 => smaller_than_cnt_reg(15),
      O => \a_or_b_temp_carry__0_i_5__5_n_0\
    );
\a_or_b_temp_carry__0_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => bigger_than_cnt_reg(13),
      I3 => smaller_than_cnt_reg(13),
      O => \a_or_b_temp_carry__0_i_6__5_n_0\
    );
\a_or_b_temp_carry__0_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => bigger_than_cnt_reg(11),
      I3 => smaller_than_cnt_reg(11),
      O => \a_or_b_temp_carry__0_i_7__5_n_0\
    );
\a_or_b_temp_carry__0_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => bigger_than_cnt_reg(9),
      I3 => smaller_than_cnt_reg(9),
      O => \a_or_b_temp_carry__0_i_8__5_n_0\
    );
\a_or_b_temp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__0_n_0\,
      CO(3) => \a_or_b_temp_carry__1_n_0\,
      CO(2) => \a_or_b_temp_carry__1_n_1\,
      CO(1) => \a_or_b_temp_carry__1_n_2\,
      CO(0) => \a_or_b_temp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__1_i_1__5_n_0\,
      DI(2) => \a_or_b_temp_carry__1_i_2__5_n_0\,
      DI(1) => \a_or_b_temp_carry__1_i_3__5_n_0\,
      DI(0) => \a_or_b_temp_carry__1_i_4__5_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__1_i_5__5_n_0\,
      S(2) => \a_or_b_temp_carry__1_i_6__5_n_0\,
      S(1) => \a_or_b_temp_carry__1_i_7__5_n_0\,
      S(0) => \a_or_b_temp_carry__1_i_8__5_n_0\
    );
\a_or_b_temp_carry__1_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => smaller_than_cnt_reg(23),
      I3 => bigger_than_cnt_reg(23),
      O => \a_or_b_temp_carry__1_i_1__5_n_0\
    );
\a_or_b_temp_carry__1_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => smaller_than_cnt_reg(21),
      I3 => bigger_than_cnt_reg(21),
      O => \a_or_b_temp_carry__1_i_2__5_n_0\
    );
\a_or_b_temp_carry__1_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => smaller_than_cnt_reg(19),
      I3 => bigger_than_cnt_reg(19),
      O => \a_or_b_temp_carry__1_i_3__5_n_0\
    );
\a_or_b_temp_carry__1_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => smaller_than_cnt_reg(17),
      I3 => bigger_than_cnt_reg(17),
      O => \a_or_b_temp_carry__1_i_4__5_n_0\
    );
\a_or_b_temp_carry__1_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => bigger_than_cnt_reg(23),
      I3 => smaller_than_cnt_reg(23),
      O => \a_or_b_temp_carry__1_i_5__5_n_0\
    );
\a_or_b_temp_carry__1_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => bigger_than_cnt_reg(21),
      I3 => smaller_than_cnt_reg(21),
      O => \a_or_b_temp_carry__1_i_6__5_n_0\
    );
\a_or_b_temp_carry__1_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => bigger_than_cnt_reg(19),
      I3 => smaller_than_cnt_reg(19),
      O => \a_or_b_temp_carry__1_i_7__5_n_0\
    );
\a_or_b_temp_carry__1_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => bigger_than_cnt_reg(17),
      I3 => smaller_than_cnt_reg(17),
      O => \a_or_b_temp_carry__1_i_8__5_n_0\
    );
\a_or_b_temp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__1_n_0\,
      CO(3) => \a_or_b_temp_carry__2_n_0\,
      CO(2) => \a_or_b_temp_carry__2_n_1\,
      CO(1) => \a_or_b_temp_carry__2_n_2\,
      CO(0) => \a_or_b_temp_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__2_i_1__5_n_0\,
      DI(2) => \a_or_b_temp_carry__2_i_2__5_n_0\,
      DI(1) => \a_or_b_temp_carry__2_i_3__5_n_0\,
      DI(0) => \a_or_b_temp_carry__2_i_4__5_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__2_i_5__5_n_0\,
      S(2) => \a_or_b_temp_carry__2_i_6__5_n_0\,
      S(1) => \a_or_b_temp_carry__2_i_7__5_n_0\,
      S(0) => \a_or_b_temp_carry__2_i_8__5_n_0\
    );
\a_or_b_temp_carry__2_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => smaller_than_cnt_reg(31),
      I3 => bigger_than_cnt_reg(31),
      O => \a_or_b_temp_carry__2_i_1__5_n_0\
    );
\a_or_b_temp_carry__2_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => smaller_than_cnt_reg(29),
      I3 => bigger_than_cnt_reg(29),
      O => \a_or_b_temp_carry__2_i_2__5_n_0\
    );
\a_or_b_temp_carry__2_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => smaller_than_cnt_reg(27),
      I3 => bigger_than_cnt_reg(27),
      O => \a_or_b_temp_carry__2_i_3__5_n_0\
    );
\a_or_b_temp_carry__2_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => smaller_than_cnt_reg(25),
      I3 => bigger_than_cnt_reg(25),
      O => \a_or_b_temp_carry__2_i_4__5_n_0\
    );
\a_or_b_temp_carry__2_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => bigger_than_cnt_reg(31),
      I3 => smaller_than_cnt_reg(31),
      O => \a_or_b_temp_carry__2_i_5__5_n_0\
    );
\a_or_b_temp_carry__2_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => bigger_than_cnt_reg(29),
      I3 => smaller_than_cnt_reg(29),
      O => \a_or_b_temp_carry__2_i_6__5_n_0\
    );
\a_or_b_temp_carry__2_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => bigger_than_cnt_reg(27),
      I3 => smaller_than_cnt_reg(27),
      O => \a_or_b_temp_carry__2_i_7__5_n_0\
    );
\a_or_b_temp_carry__2_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => bigger_than_cnt_reg(25),
      I3 => smaller_than_cnt_reg(25),
      O => \a_or_b_temp_carry__2_i_8__5_n_0\
    );
\a_or_b_temp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__2_n_0\,
      CO(3 downto 1) => \NLW_a_or_b_temp_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => a_or_b_temp,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \a_or_b_temp_carry__3_i_1__6_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \a_or_b_temp_carry__3_i_2__5_n_0\
    );
\a_or_b_temp_carry__3_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bigger_than_cnt_reg(32),
      I1 => smaller_than_cnt_reg(32),
      O => \a_or_b_temp_carry__3_i_1__6_n_0\
    );
\a_or_b_temp_carry__3_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => smaller_than_cnt_reg(32),
      I1 => bigger_than_cnt_reg(32),
      O => \a_or_b_temp_carry__3_i_2__5_n_0\
    );
\a_or_b_temp_carry_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => smaller_than_cnt_reg(7),
      I3 => bigger_than_cnt_reg(7),
      O => \a_or_b_temp_carry_i_1__5_n_0\
    );
\a_or_b_temp_carry_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => smaller_than_cnt_reg(5),
      I3 => bigger_than_cnt_reg(5),
      O => \a_or_b_temp_carry_i_2__5_n_0\
    );
\a_or_b_temp_carry_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => smaller_than_cnt_reg(3),
      I3 => bigger_than_cnt_reg(3),
      O => \a_or_b_temp_carry_i_3__5_n_0\
    );
\a_or_b_temp_carry_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => smaller_than_cnt_reg(1),
      I3 => bigger_than_cnt_reg(1),
      O => \a_or_b_temp_carry_i_4__5_n_0\
    );
\a_or_b_temp_carry_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => bigger_than_cnt_reg(7),
      I3 => smaller_than_cnt_reg(7),
      O => \a_or_b_temp_carry_i_5__5_n_0\
    );
\a_or_b_temp_carry_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => bigger_than_cnt_reg(5),
      I3 => smaller_than_cnt_reg(5),
      O => \a_or_b_temp_carry_i_6__5_n_0\
    );
\a_or_b_temp_carry_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => bigger_than_cnt_reg(3),
      I3 => smaller_than_cnt_reg(3),
      O => \a_or_b_temp_carry_i_7__5_n_0\
    );
\a_or_b_temp_carry_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => bigger_than_cnt_reg(1),
      I3 => smaller_than_cnt_reg(1),
      O => \a_or_b_temp_carry_i_8__5_n_0\
    );
biggen_than_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => biggen_than_carry_n_0,
      CO(2) => biggen_than_carry_n_1,
      CO(1) => biggen_than_carry_n_2,
      CO(0) => biggen_than_carry_n_3,
      CYINIT => '1',
      DI(3) => \biggen_than_carry_i_1__2_n_0\,
      DI(2) => \biggen_than_carry_i_2__2_n_0\,
      DI(1) => \biggen_than_carry_i_3__2_n_0\,
      DI(0) => \biggen_than_carry_i_4__2_n_0\,
      O(3 downto 0) => NLW_biggen_than_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \biggen_than_carry_i_5__3_n_0\,
      S(2) => \biggen_than_carry_i_6__3_n_0\,
      S(1) => \biggen_than_carry_i_7__3_n_0\,
      S(0) => \biggen_than_carry_i_8__3_n_0\
    );
\biggen_than_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => biggen_than_carry_n_0,
      CO(3) => \NLW_biggen_than_carry__0_CO_UNCONNECTED\(3),
      CO(2) => sel,
      CO(1) => \biggen_than_carry__0_n_2\,
      CO(0) => \biggen_than_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \biggen_than_carry__0_i_1__2_n_0\,
      DI(1) => \biggen_than_carry__0_i_2_n_0\,
      DI(0) => \biggen_than_carry__0_i_3_n_0\,
      O(3 downto 0) => \NLW_biggen_than_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \biggen_than_carry__0_i_4__3_n_0\,
      S(1) => \biggen_than_carry__0_i_5__0_n_0\,
      S(0) => \biggen_than_carry__0_i_6__0_n_0\
    );
\biggen_than_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \biggen_than_carry__0_i_1__2_n_0\
    );
\biggen_than_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \biggen_than_carry__0_i_2_n_0\
    );
\biggen_than_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \biggen_than_carry__0_i_3_n_0\
    );
\biggen_than_carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \biggen_than_carry__0_i_4__3_n_0\
    );
\biggen_than_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \biggen_than_carry__0_i_5__0_n_0\
    );
\biggen_than_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      O => \biggen_than_carry__0_i_6__0_n_0\
    );
\biggen_than_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \biggen_than_carry_i_1__2_n_0\
    );
\biggen_than_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \biggen_than_carry_i_2__2_n_0\
    );
\biggen_than_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \biggen_than_carry_i_3__2_n_0\
    );
\biggen_than_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \biggen_than_carry_i_4__2_n_0\
    );
\biggen_than_carry_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \biggen_than_carry_i_5__3_n_0\
    );
\biggen_than_carry_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \biggen_than_carry_i_6__3_n_0\
    );
\biggen_than_carry_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \biggen_than_carry_i_7__3_n_0\
    );
\biggen_than_carry_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \biggen_than_carry_i_8__3_n_0\
    );
\bigger_than_cnt[0]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      O => \bigger_than_cnt[0]_i_2__2_n_0\
    );
\bigger_than_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_1__5_n_7\,
      Q => bigger_than_cnt_reg(0),
      R => E(0)
    );
\bigger_than_cnt_reg[0]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bigger_than_cnt_reg[0]_i_1__5_n_0\,
      CO(2) => \bigger_than_cnt_reg[0]_i_1__5_n_1\,
      CO(1) => \bigger_than_cnt_reg[0]_i_1__5_n_2\,
      CO(0) => \bigger_than_cnt_reg[0]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \bigger_than_cnt_reg[0]_i_1__5_n_4\,
      O(2) => \bigger_than_cnt_reg[0]_i_1__5_n_5\,
      O(1) => \bigger_than_cnt_reg[0]_i_1__5_n_6\,
      O(0) => \bigger_than_cnt_reg[0]_i_1__5_n_7\,
      S(3 downto 1) => bigger_than_cnt_reg(3 downto 1),
      S(0) => \bigger_than_cnt[0]_i_2__2_n_0\
    );
\bigger_than_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__5_n_5\,
      Q => bigger_than_cnt_reg(10),
      R => E(0)
    );
\bigger_than_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__5_n_4\,
      Q => bigger_than_cnt_reg(11),
      R => E(0)
    );
\bigger_than_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__5_n_7\,
      Q => bigger_than_cnt_reg(12),
      R => E(0)
    );
\bigger_than_cnt_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[8]_i_1__5_n_0\,
      CO(3) => \bigger_than_cnt_reg[12]_i_1__5_n_0\,
      CO(2) => \bigger_than_cnt_reg[12]_i_1__5_n_1\,
      CO(1) => \bigger_than_cnt_reg[12]_i_1__5_n_2\,
      CO(0) => \bigger_than_cnt_reg[12]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[12]_i_1__5_n_4\,
      O(2) => \bigger_than_cnt_reg[12]_i_1__5_n_5\,
      O(1) => \bigger_than_cnt_reg[12]_i_1__5_n_6\,
      O(0) => \bigger_than_cnt_reg[12]_i_1__5_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(15 downto 12)
    );
\bigger_than_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__5_n_6\,
      Q => bigger_than_cnt_reg(13),
      R => E(0)
    );
\bigger_than_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__5_n_5\,
      Q => bigger_than_cnt_reg(14),
      R => E(0)
    );
\bigger_than_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__5_n_4\,
      Q => bigger_than_cnt_reg(15),
      R => E(0)
    );
\bigger_than_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__5_n_7\,
      Q => bigger_than_cnt_reg(16),
      R => E(0)
    );
\bigger_than_cnt_reg[16]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[12]_i_1__5_n_0\,
      CO(3) => \bigger_than_cnt_reg[16]_i_1__5_n_0\,
      CO(2) => \bigger_than_cnt_reg[16]_i_1__5_n_1\,
      CO(1) => \bigger_than_cnt_reg[16]_i_1__5_n_2\,
      CO(0) => \bigger_than_cnt_reg[16]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[16]_i_1__5_n_4\,
      O(2) => \bigger_than_cnt_reg[16]_i_1__5_n_5\,
      O(1) => \bigger_than_cnt_reg[16]_i_1__5_n_6\,
      O(0) => \bigger_than_cnt_reg[16]_i_1__5_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(19 downto 16)
    );
\bigger_than_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__5_n_6\,
      Q => bigger_than_cnt_reg(17),
      R => E(0)
    );
\bigger_than_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__5_n_5\,
      Q => bigger_than_cnt_reg(18),
      R => E(0)
    );
\bigger_than_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__5_n_4\,
      Q => bigger_than_cnt_reg(19),
      R => E(0)
    );
\bigger_than_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_1__5_n_6\,
      Q => bigger_than_cnt_reg(1),
      R => E(0)
    );
\bigger_than_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__5_n_7\,
      Q => bigger_than_cnt_reg(20),
      R => E(0)
    );
\bigger_than_cnt_reg[20]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[16]_i_1__5_n_0\,
      CO(3) => \bigger_than_cnt_reg[20]_i_1__5_n_0\,
      CO(2) => \bigger_than_cnt_reg[20]_i_1__5_n_1\,
      CO(1) => \bigger_than_cnt_reg[20]_i_1__5_n_2\,
      CO(0) => \bigger_than_cnt_reg[20]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[20]_i_1__5_n_4\,
      O(2) => \bigger_than_cnt_reg[20]_i_1__5_n_5\,
      O(1) => \bigger_than_cnt_reg[20]_i_1__5_n_6\,
      O(0) => \bigger_than_cnt_reg[20]_i_1__5_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(23 downto 20)
    );
\bigger_than_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__5_n_6\,
      Q => bigger_than_cnt_reg(21),
      R => E(0)
    );
\bigger_than_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__5_n_5\,
      Q => bigger_than_cnt_reg(22),
      R => E(0)
    );
\bigger_than_cnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__5_n_4\,
      Q => bigger_than_cnt_reg(23),
      R => E(0)
    );
\bigger_than_cnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__5_n_7\,
      Q => bigger_than_cnt_reg(24),
      R => E(0)
    );
\bigger_than_cnt_reg[24]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[20]_i_1__5_n_0\,
      CO(3) => \bigger_than_cnt_reg[24]_i_1__5_n_0\,
      CO(2) => \bigger_than_cnt_reg[24]_i_1__5_n_1\,
      CO(1) => \bigger_than_cnt_reg[24]_i_1__5_n_2\,
      CO(0) => \bigger_than_cnt_reg[24]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[24]_i_1__5_n_4\,
      O(2) => \bigger_than_cnt_reg[24]_i_1__5_n_5\,
      O(1) => \bigger_than_cnt_reg[24]_i_1__5_n_6\,
      O(0) => \bigger_than_cnt_reg[24]_i_1__5_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(27 downto 24)
    );
\bigger_than_cnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__5_n_6\,
      Q => bigger_than_cnt_reg(25),
      R => E(0)
    );
\bigger_than_cnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__5_n_5\,
      Q => bigger_than_cnt_reg(26),
      R => E(0)
    );
\bigger_than_cnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__5_n_4\,
      Q => bigger_than_cnt_reg(27),
      R => E(0)
    );
\bigger_than_cnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__5_n_7\,
      Q => bigger_than_cnt_reg(28),
      R => E(0)
    );
\bigger_than_cnt_reg[28]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[24]_i_1__5_n_0\,
      CO(3) => \bigger_than_cnt_reg[28]_i_1__5_n_0\,
      CO(2) => \bigger_than_cnt_reg[28]_i_1__5_n_1\,
      CO(1) => \bigger_than_cnt_reg[28]_i_1__5_n_2\,
      CO(0) => \bigger_than_cnt_reg[28]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[28]_i_1__5_n_4\,
      O(2) => \bigger_than_cnt_reg[28]_i_1__5_n_5\,
      O(1) => \bigger_than_cnt_reg[28]_i_1__5_n_6\,
      O(0) => \bigger_than_cnt_reg[28]_i_1__5_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(31 downto 28)
    );
\bigger_than_cnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__5_n_6\,
      Q => bigger_than_cnt_reg(29),
      R => E(0)
    );
\bigger_than_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_1__5_n_5\,
      Q => bigger_than_cnt_reg(2),
      R => E(0)
    );
\bigger_than_cnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__5_n_5\,
      Q => bigger_than_cnt_reg(30),
      R => E(0)
    );
\bigger_than_cnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__5_n_4\,
      Q => bigger_than_cnt_reg(31),
      R => E(0)
    );
\bigger_than_cnt_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[32]_i_1__5_n_7\,
      Q => bigger_than_cnt_reg(32),
      R => E(0)
    );
\bigger_than_cnt_reg[32]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[28]_i_1__5_n_0\,
      CO(3 downto 0) => \NLW_bigger_than_cnt_reg[32]_i_1__5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_bigger_than_cnt_reg[32]_i_1__5_O_UNCONNECTED\(3 downto 1),
      O(0) => \bigger_than_cnt_reg[32]_i_1__5_n_7\,
      S(3 downto 1) => B"000",
      S(0) => bigger_than_cnt_reg(32)
    );
\bigger_than_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_1__5_n_4\,
      Q => bigger_than_cnt_reg(3),
      R => E(0)
    );
\bigger_than_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__5_n_7\,
      Q => bigger_than_cnt_reg(4),
      R => E(0)
    );
\bigger_than_cnt_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[0]_i_1__5_n_0\,
      CO(3) => \bigger_than_cnt_reg[4]_i_1__5_n_0\,
      CO(2) => \bigger_than_cnt_reg[4]_i_1__5_n_1\,
      CO(1) => \bigger_than_cnt_reg[4]_i_1__5_n_2\,
      CO(0) => \bigger_than_cnt_reg[4]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[4]_i_1__5_n_4\,
      O(2) => \bigger_than_cnt_reg[4]_i_1__5_n_5\,
      O(1) => \bigger_than_cnt_reg[4]_i_1__5_n_6\,
      O(0) => \bigger_than_cnt_reg[4]_i_1__5_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(7 downto 4)
    );
\bigger_than_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__5_n_6\,
      Q => bigger_than_cnt_reg(5),
      R => E(0)
    );
\bigger_than_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__5_n_5\,
      Q => bigger_than_cnt_reg(6),
      R => E(0)
    );
\bigger_than_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__5_n_4\,
      Q => bigger_than_cnt_reg(7),
      R => E(0)
    );
\bigger_than_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__5_n_7\,
      Q => bigger_than_cnt_reg(8),
      R => E(0)
    );
\bigger_than_cnt_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[4]_i_1__5_n_0\,
      CO(3) => \bigger_than_cnt_reg[8]_i_1__5_n_0\,
      CO(2) => \bigger_than_cnt_reg[8]_i_1__5_n_1\,
      CO(1) => \bigger_than_cnt_reg[8]_i_1__5_n_2\,
      CO(0) => \bigger_than_cnt_reg[8]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[8]_i_1__5_n_4\,
      O(2) => \bigger_than_cnt_reg[8]_i_1__5_n_5\,
      O(1) => \bigger_than_cnt_reg[8]_i_1__5_n_6\,
      O(0) => \bigger_than_cnt_reg[8]_i_1__5_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(11 downto 8)
    );
\bigger_than_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__5_n_6\,
      Q => bigger_than_cnt_reg(9),
      R => E(0)
    );
\smaller_than_cnt[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel,
      O => \smaller_than_cnt[0]_i_1__5_n_0\
    );
\smaller_than_cnt[0]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => smaller_than_cnt_reg(0),
      O => \smaller_than_cnt[0]_i_3__5_n_0\
    );
\smaller_than_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__5_n_7\,
      Q => smaller_than_cnt_reg(0),
      R => E(0)
    );
\smaller_than_cnt_reg[0]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \smaller_than_cnt_reg[0]_i_2__5_n_0\,
      CO(2) => \smaller_than_cnt_reg[0]_i_2__5_n_1\,
      CO(1) => \smaller_than_cnt_reg[0]_i_2__5_n_2\,
      CO(0) => \smaller_than_cnt_reg[0]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \smaller_than_cnt_reg[0]_i_2__5_n_4\,
      O(2) => \smaller_than_cnt_reg[0]_i_2__5_n_5\,
      O(1) => \smaller_than_cnt_reg[0]_i_2__5_n_6\,
      O(0) => \smaller_than_cnt_reg[0]_i_2__5_n_7\,
      S(3 downto 1) => smaller_than_cnt_reg(3 downto 1),
      S(0) => \smaller_than_cnt[0]_i_3__5_n_0\
    );
\smaller_than_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__5_n_5\,
      Q => smaller_than_cnt_reg(10),
      R => E(0)
    );
\smaller_than_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__5_n_4\,
      Q => smaller_than_cnt_reg(11),
      R => E(0)
    );
\smaller_than_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__5_n_7\,
      Q => smaller_than_cnt_reg(12),
      R => E(0)
    );
\smaller_than_cnt_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[8]_i_1__5_n_0\,
      CO(3) => \smaller_than_cnt_reg[12]_i_1__5_n_0\,
      CO(2) => \smaller_than_cnt_reg[12]_i_1__5_n_1\,
      CO(1) => \smaller_than_cnt_reg[12]_i_1__5_n_2\,
      CO(0) => \smaller_than_cnt_reg[12]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[12]_i_1__5_n_4\,
      O(2) => \smaller_than_cnt_reg[12]_i_1__5_n_5\,
      O(1) => \smaller_than_cnt_reg[12]_i_1__5_n_6\,
      O(0) => \smaller_than_cnt_reg[12]_i_1__5_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(15 downto 12)
    );
\smaller_than_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__5_n_6\,
      Q => smaller_than_cnt_reg(13),
      R => E(0)
    );
\smaller_than_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__5_n_5\,
      Q => smaller_than_cnt_reg(14),
      R => E(0)
    );
\smaller_than_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__5_n_4\,
      Q => smaller_than_cnt_reg(15),
      R => E(0)
    );
\smaller_than_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__5_n_7\,
      Q => smaller_than_cnt_reg(16),
      R => E(0)
    );
\smaller_than_cnt_reg[16]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[12]_i_1__5_n_0\,
      CO(3) => \smaller_than_cnt_reg[16]_i_1__5_n_0\,
      CO(2) => \smaller_than_cnt_reg[16]_i_1__5_n_1\,
      CO(1) => \smaller_than_cnt_reg[16]_i_1__5_n_2\,
      CO(0) => \smaller_than_cnt_reg[16]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[16]_i_1__5_n_4\,
      O(2) => \smaller_than_cnt_reg[16]_i_1__5_n_5\,
      O(1) => \smaller_than_cnt_reg[16]_i_1__5_n_6\,
      O(0) => \smaller_than_cnt_reg[16]_i_1__5_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(19 downto 16)
    );
\smaller_than_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__5_n_6\,
      Q => smaller_than_cnt_reg(17),
      R => E(0)
    );
\smaller_than_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__5_n_5\,
      Q => smaller_than_cnt_reg(18),
      R => E(0)
    );
\smaller_than_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__5_n_4\,
      Q => smaller_than_cnt_reg(19),
      R => E(0)
    );
\smaller_than_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__5_n_6\,
      Q => smaller_than_cnt_reg(1),
      R => E(0)
    );
\smaller_than_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__5_n_7\,
      Q => smaller_than_cnt_reg(20),
      R => E(0)
    );
\smaller_than_cnt_reg[20]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[16]_i_1__5_n_0\,
      CO(3) => \smaller_than_cnt_reg[20]_i_1__5_n_0\,
      CO(2) => \smaller_than_cnt_reg[20]_i_1__5_n_1\,
      CO(1) => \smaller_than_cnt_reg[20]_i_1__5_n_2\,
      CO(0) => \smaller_than_cnt_reg[20]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[20]_i_1__5_n_4\,
      O(2) => \smaller_than_cnt_reg[20]_i_1__5_n_5\,
      O(1) => \smaller_than_cnt_reg[20]_i_1__5_n_6\,
      O(0) => \smaller_than_cnt_reg[20]_i_1__5_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(23 downto 20)
    );
\smaller_than_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__5_n_6\,
      Q => smaller_than_cnt_reg(21),
      R => E(0)
    );
\smaller_than_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__5_n_5\,
      Q => smaller_than_cnt_reg(22),
      R => E(0)
    );
\smaller_than_cnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__5_n_4\,
      Q => smaller_than_cnt_reg(23),
      R => E(0)
    );
\smaller_than_cnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__5_n_7\,
      Q => smaller_than_cnt_reg(24),
      R => E(0)
    );
\smaller_than_cnt_reg[24]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[20]_i_1__5_n_0\,
      CO(3) => \smaller_than_cnt_reg[24]_i_1__5_n_0\,
      CO(2) => \smaller_than_cnt_reg[24]_i_1__5_n_1\,
      CO(1) => \smaller_than_cnt_reg[24]_i_1__5_n_2\,
      CO(0) => \smaller_than_cnt_reg[24]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[24]_i_1__5_n_4\,
      O(2) => \smaller_than_cnt_reg[24]_i_1__5_n_5\,
      O(1) => \smaller_than_cnt_reg[24]_i_1__5_n_6\,
      O(0) => \smaller_than_cnt_reg[24]_i_1__5_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(27 downto 24)
    );
\smaller_than_cnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__5_n_6\,
      Q => smaller_than_cnt_reg(25),
      R => E(0)
    );
\smaller_than_cnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__5_n_5\,
      Q => smaller_than_cnt_reg(26),
      R => E(0)
    );
\smaller_than_cnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__5_n_4\,
      Q => smaller_than_cnt_reg(27),
      R => E(0)
    );
\smaller_than_cnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__5_n_7\,
      Q => smaller_than_cnt_reg(28),
      R => E(0)
    );
\smaller_than_cnt_reg[28]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[24]_i_1__5_n_0\,
      CO(3) => \smaller_than_cnt_reg[28]_i_1__5_n_0\,
      CO(2) => \smaller_than_cnt_reg[28]_i_1__5_n_1\,
      CO(1) => \smaller_than_cnt_reg[28]_i_1__5_n_2\,
      CO(0) => \smaller_than_cnt_reg[28]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[28]_i_1__5_n_4\,
      O(2) => \smaller_than_cnt_reg[28]_i_1__5_n_5\,
      O(1) => \smaller_than_cnt_reg[28]_i_1__5_n_6\,
      O(0) => \smaller_than_cnt_reg[28]_i_1__5_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(31 downto 28)
    );
\smaller_than_cnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__5_n_6\,
      Q => smaller_than_cnt_reg(29),
      R => E(0)
    );
\smaller_than_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__5_n_5\,
      Q => smaller_than_cnt_reg(2),
      R => E(0)
    );
\smaller_than_cnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__5_n_5\,
      Q => smaller_than_cnt_reg(30),
      R => E(0)
    );
\smaller_than_cnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__5_n_4\,
      Q => smaller_than_cnt_reg(31),
      R => E(0)
    );
\smaller_than_cnt_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[32]_i_1__5_n_7\,
      Q => smaller_than_cnt_reg(32),
      R => E(0)
    );
\smaller_than_cnt_reg[32]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[28]_i_1__5_n_0\,
      CO(3 downto 0) => \NLW_smaller_than_cnt_reg[32]_i_1__5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_smaller_than_cnt_reg[32]_i_1__5_O_UNCONNECTED\(3 downto 1),
      O(0) => \smaller_than_cnt_reg[32]_i_1__5_n_7\,
      S(3 downto 1) => B"000",
      S(0) => smaller_than_cnt_reg(32)
    );
\smaller_than_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__5_n_4\,
      Q => smaller_than_cnt_reg(3),
      R => E(0)
    );
\smaller_than_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__5_n_7\,
      Q => smaller_than_cnt_reg(4),
      R => E(0)
    );
\smaller_than_cnt_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[0]_i_2__5_n_0\,
      CO(3) => \smaller_than_cnt_reg[4]_i_1__5_n_0\,
      CO(2) => \smaller_than_cnt_reg[4]_i_1__5_n_1\,
      CO(1) => \smaller_than_cnt_reg[4]_i_1__5_n_2\,
      CO(0) => \smaller_than_cnt_reg[4]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[4]_i_1__5_n_4\,
      O(2) => \smaller_than_cnt_reg[4]_i_1__5_n_5\,
      O(1) => \smaller_than_cnt_reg[4]_i_1__5_n_6\,
      O(0) => \smaller_than_cnt_reg[4]_i_1__5_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(7 downto 4)
    );
\smaller_than_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__5_n_6\,
      Q => smaller_than_cnt_reg(5),
      R => E(0)
    );
\smaller_than_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__5_n_5\,
      Q => smaller_than_cnt_reg(6),
      R => E(0)
    );
\smaller_than_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__5_n_4\,
      Q => smaller_than_cnt_reg(7),
      R => E(0)
    );
\smaller_than_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__5_n_7\,
      Q => smaller_than_cnt_reg(8),
      R => E(0)
    );
\smaller_than_cnt_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[4]_i_1__5_n_0\,
      CO(3) => \smaller_than_cnt_reg[8]_i_1__5_n_0\,
      CO(2) => \smaller_than_cnt_reg[8]_i_1__5_n_1\,
      CO(1) => \smaller_than_cnt_reg[8]_i_1__5_n_2\,
      CO(0) => \smaller_than_cnt_reg[8]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[8]_i_1__5_n_4\,
      O(2) => \smaller_than_cnt_reg[8]_i_1__5_n_5\,
      O(1) => \smaller_than_cnt_reg[8]_i_1__5_n_6\,
      O(0) => \smaller_than_cnt_reg[8]_i_1__5_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(11 downto 8)
    );
\smaller_than_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__5_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__5_n_6\,
      Q => smaller_than_cnt_reg(9),
      R => E(0)
    );
substact_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => substact_reg0_carry_n_0,
      CO(2) => substact_reg0_carry_n_1,
      CO(1) => substact_reg0_carry_n_2,
      CO(0) => substact_reg0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => a_bigger_than_b(3 downto 0),
      O(3 downto 0) => substact_reg0(3 downto 0),
      S(3) => \substact_reg0_carry_i_5__6_n_0\,
      S(2) => \substact_reg0_carry_i_6__6_n_0\,
      S(1) => \substact_reg0_carry_i_7__6_n_0\,
      S(0) => \substact_reg0_carry_i_8__6_n_0\
    );
\substact_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => substact_reg0_carry_n_0,
      CO(3) => \substact_reg0_carry__0_n_0\,
      CO(2) => \substact_reg0_carry__0_n_1\,
      CO(1) => \substact_reg0_carry__0_n_2\,
      CO(0) => \substact_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(7 downto 4),
      O(3 downto 0) => substact_reg0(7 downto 4),
      S(3) => \substact_reg0_carry__0_i_5__6_n_0\,
      S(2) => \substact_reg0_carry__0_i_6__6_n_0\,
      S(1) => \substact_reg0_carry__0_i_7__6_n_0\,
      S(0) => \substact_reg0_carry__0_i_8__6_n_0\
    );
\substact_reg0_carry__0_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(7),
      I1 => smaller_than_cnt_reg(7),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(7)
    );
\substact_reg0_carry__0_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(6)
    );
\substact_reg0_carry__0_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(5),
      I1 => smaller_than_cnt_reg(5),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(5)
    );
\substact_reg0_carry__0_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(4)
    );
\substact_reg0_carry__0_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(7),
      I1 => smaller_than_cnt_reg(7),
      O => \substact_reg0_carry__0_i_5__6_n_0\
    );
\substact_reg0_carry__0_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      O => \substact_reg0_carry__0_i_6__6_n_0\
    );
\substact_reg0_carry__0_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(5),
      I1 => smaller_than_cnt_reg(5),
      O => \substact_reg0_carry__0_i_7__6_n_0\
    );
\substact_reg0_carry__0_i_8__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      O => \substact_reg0_carry__0_i_8__6_n_0\
    );
\substact_reg0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__0_n_0\,
      CO(3) => \substact_reg0_carry__1_n_0\,
      CO(2) => \substact_reg0_carry__1_n_1\,
      CO(1) => \substact_reg0_carry__1_n_2\,
      CO(0) => \substact_reg0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(11 downto 8),
      O(3 downto 0) => substact_reg0(11 downto 8),
      S(3) => \substact_reg0_carry__1_i_5__6_n_0\,
      S(2) => \substact_reg0_carry__1_i_6__6_n_0\,
      S(1) => \substact_reg0_carry__1_i_7__6_n_0\,
      S(0) => \substact_reg0_carry__1_i_8__6_n_0\
    );
\substact_reg0_carry__1_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(11),
      I1 => smaller_than_cnt_reg(11),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(11)
    );
\substact_reg0_carry__1_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(10)
    );
\substact_reg0_carry__1_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(9),
      I1 => smaller_than_cnt_reg(9),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(9)
    );
\substact_reg0_carry__1_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(8)
    );
\substact_reg0_carry__1_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(11),
      I1 => smaller_than_cnt_reg(11),
      O => \substact_reg0_carry__1_i_5__6_n_0\
    );
\substact_reg0_carry__1_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      O => \substact_reg0_carry__1_i_6__6_n_0\
    );
\substact_reg0_carry__1_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(9),
      I1 => smaller_than_cnt_reg(9),
      O => \substact_reg0_carry__1_i_7__6_n_0\
    );
\substact_reg0_carry__1_i_8__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      O => \substact_reg0_carry__1_i_8__6_n_0\
    );
\substact_reg0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__1_n_0\,
      CO(3) => \substact_reg0_carry__2_n_0\,
      CO(2) => \substact_reg0_carry__2_n_1\,
      CO(1) => \substact_reg0_carry__2_n_2\,
      CO(0) => \substact_reg0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(15 downto 12),
      O(3 downto 0) => substact_reg0(15 downto 12),
      S(3) => \substact_reg0_carry__2_i_5__5_n_0\,
      S(2) => \substact_reg0_carry__2_i_6__5_n_0\,
      S(1) => \substact_reg0_carry__2_i_7__5_n_0\,
      S(0) => \substact_reg0_carry__2_i_8__5_n_0\
    );
\substact_reg0_carry__2_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(15),
      I1 => smaller_than_cnt_reg(15),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(15)
    );
\substact_reg0_carry__2_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(14)
    );
\substact_reg0_carry__2_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(13),
      I1 => smaller_than_cnt_reg(13),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(13)
    );
\substact_reg0_carry__2_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(12)
    );
\substact_reg0_carry__2_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(15),
      I1 => smaller_than_cnt_reg(15),
      O => \substact_reg0_carry__2_i_5__5_n_0\
    );
\substact_reg0_carry__2_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      O => \substact_reg0_carry__2_i_6__5_n_0\
    );
\substact_reg0_carry__2_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(13),
      I1 => smaller_than_cnt_reg(13),
      O => \substact_reg0_carry__2_i_7__5_n_0\
    );
\substact_reg0_carry__2_i_8__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      O => \substact_reg0_carry__2_i_8__5_n_0\
    );
\substact_reg0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__2_n_0\,
      CO(3) => \substact_reg0_carry__3_n_0\,
      CO(2) => \substact_reg0_carry__3_n_1\,
      CO(1) => \substact_reg0_carry__3_n_2\,
      CO(0) => \substact_reg0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(19 downto 16),
      O(3 downto 0) => substact_reg0(19 downto 16),
      S(3) => \substact_reg0_carry__3_i_5__1_n_0\,
      S(2) => \substact_reg0_carry__3_i_6__1_n_0\,
      S(1) => \substact_reg0_carry__3_i_7__1_n_0\,
      S(0) => \substact_reg0_carry__3_i_8__1_n_0\
    );
\substact_reg0_carry__3_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(19),
      I1 => smaller_than_cnt_reg(19),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(19)
    );
\substact_reg0_carry__3_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(18)
    );
\substact_reg0_carry__3_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(17),
      I1 => smaller_than_cnt_reg(17),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(17)
    );
\substact_reg0_carry__3_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(16)
    );
\substact_reg0_carry__3_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(19),
      I1 => smaller_than_cnt_reg(19),
      O => \substact_reg0_carry__3_i_5__1_n_0\
    );
\substact_reg0_carry__3_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      O => \substact_reg0_carry__3_i_6__1_n_0\
    );
\substact_reg0_carry__3_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(17),
      I1 => smaller_than_cnt_reg(17),
      O => \substact_reg0_carry__3_i_7__1_n_0\
    );
\substact_reg0_carry__3_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      O => \substact_reg0_carry__3_i_8__1_n_0\
    );
\substact_reg0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__3_n_0\,
      CO(3) => \substact_reg0_carry__4_n_0\,
      CO(2) => \substact_reg0_carry__4_n_1\,
      CO(1) => \substact_reg0_carry__4_n_2\,
      CO(0) => \substact_reg0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(23 downto 20),
      O(3 downto 0) => substact_reg0(23 downto 20),
      S(3) => \substact_reg0_carry__4_i_5__1_n_0\,
      S(2) => \substact_reg0_carry__4_i_6__1_n_0\,
      S(1) => \substact_reg0_carry__4_i_7__1_n_0\,
      S(0) => \substact_reg0_carry__4_i_8__1_n_0\
    );
\substact_reg0_carry__4_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(23),
      I1 => smaller_than_cnt_reg(23),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(23)
    );
\substact_reg0_carry__4_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(22)
    );
\substact_reg0_carry__4_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(21),
      I1 => smaller_than_cnt_reg(21),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(21)
    );
\substact_reg0_carry__4_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(20)
    );
\substact_reg0_carry__4_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(23),
      I1 => smaller_than_cnt_reg(23),
      O => \substact_reg0_carry__4_i_5__1_n_0\
    );
\substact_reg0_carry__4_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      O => \substact_reg0_carry__4_i_6__1_n_0\
    );
\substact_reg0_carry__4_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(21),
      I1 => smaller_than_cnt_reg(21),
      O => \substact_reg0_carry__4_i_7__1_n_0\
    );
\substact_reg0_carry__4_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      O => \substact_reg0_carry__4_i_8__1_n_0\
    );
\substact_reg0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__4_n_0\,
      CO(3) => \substact_reg0_carry__5_n_0\,
      CO(2) => \substact_reg0_carry__5_n_1\,
      CO(1) => \substact_reg0_carry__5_n_2\,
      CO(0) => \substact_reg0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(27 downto 24),
      O(3 downto 0) => substact_reg0(27 downto 24),
      S(3) => \substact_reg0_carry__5_i_5__1_n_0\,
      S(2) => \substact_reg0_carry__5_i_6__1_n_0\,
      S(1) => \substact_reg0_carry__5_i_7__1_n_0\,
      S(0) => \substact_reg0_carry__5_i_8__1_n_0\
    );
\substact_reg0_carry__5_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(27),
      I1 => smaller_than_cnt_reg(27),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(27)
    );
\substact_reg0_carry__5_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(26)
    );
\substact_reg0_carry__5_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(25),
      I1 => smaller_than_cnt_reg(25),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(25)
    );
\substact_reg0_carry__5_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(24)
    );
\substact_reg0_carry__5_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(27),
      I1 => smaller_than_cnt_reg(27),
      O => \substact_reg0_carry__5_i_5__1_n_0\
    );
\substact_reg0_carry__5_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      O => \substact_reg0_carry__5_i_6__1_n_0\
    );
\substact_reg0_carry__5_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(25),
      I1 => smaller_than_cnt_reg(25),
      O => \substact_reg0_carry__5_i_7__1_n_0\
    );
\substact_reg0_carry__5_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      O => \substact_reg0_carry__5_i_8__1_n_0\
    );
\substact_reg0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__5_n_0\,
      CO(3) => \substact_reg0_carry__6_n_0\,
      CO(2) => \substact_reg0_carry__6_n_1\,
      CO(1) => \substact_reg0_carry__6_n_2\,
      CO(0) => \substact_reg0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(31 downto 28),
      O(3 downto 0) => substact_reg0(31 downto 28),
      S(3) => \substact_reg0_carry__6_i_5__1_n_0\,
      S(2) => \substact_reg0_carry__6_i_6__1_n_0\,
      S(1) => \substact_reg0_carry__6_i_7__1_n_0\,
      S(0) => \substact_reg0_carry__6_i_8__1_n_0\
    );
\substact_reg0_carry__6_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(31),
      I1 => smaller_than_cnt_reg(31),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(31)
    );
\substact_reg0_carry__6_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(30)
    );
\substact_reg0_carry__6_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(29),
      I1 => smaller_than_cnt_reg(29),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(29)
    );
\substact_reg0_carry__6_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(28)
    );
\substact_reg0_carry__6_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(31),
      I1 => smaller_than_cnt_reg(31),
      O => \substact_reg0_carry__6_i_5__1_n_0\
    );
\substact_reg0_carry__6_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      O => \substact_reg0_carry__6_i_6__1_n_0\
    );
\substact_reg0_carry__6_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(29),
      I1 => smaller_than_cnt_reg(29),
      O => \substact_reg0_carry__6_i_7__1_n_0\
    );
\substact_reg0_carry__6_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      O => \substact_reg0_carry__6_i_8__1_n_0\
    );
\substact_reg0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__6_n_0\,
      CO(3 downto 0) => \NLW_substact_reg0_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_substact_reg0_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => substact_reg0(32),
      S(3 downto 1) => B"000",
      S(0) => \substact_reg0_carry__7_i_1__1_n_0\
    );
\substact_reg0_carry__7_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(32),
      I1 => smaller_than_cnt_reg(32),
      O => \substact_reg0_carry__7_i_1__1_n_0\
    );
\substact_reg0_carry_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(3),
      I1 => smaller_than_cnt_reg(3),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(3)
    );
\substact_reg0_carry_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(2)
    );
\substact_reg0_carry_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(1),
      I1 => smaller_than_cnt_reg(1),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(1)
    );
\substact_reg0_carry_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(0)
    );
\substact_reg0_carry_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(3),
      I1 => smaller_than_cnt_reg(3),
      O => \substact_reg0_carry_i_5__6_n_0\
    );
\substact_reg0_carry_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      O => \substact_reg0_carry_i_6__6_n_0\
    );
\substact_reg0_carry_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(1),
      I1 => smaller_than_cnt_reg(1),
      O => \substact_reg0_carry_i_7__6_n_0\
    );
\substact_reg0_carry_i_8__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      O => \substact_reg0_carry_i_8__6_n_0\
    );
\substact_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(0),
      Q => median_dist_i_out(0),
      R => '0'
    );
\substact_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(10),
      Q => median_dist_i_out(10),
      R => '0'
    );
\substact_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(11),
      Q => median_dist_i_out(11),
      R => '0'
    );
\substact_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(12),
      Q => median_dist_i_out(12),
      R => '0'
    );
\substact_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(13),
      Q => median_dist_i_out(13),
      R => '0'
    );
\substact_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(14),
      Q => median_dist_i_out(14),
      R => '0'
    );
\substact_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(15),
      Q => median_dist_i_out(15),
      R => '0'
    );
\substact_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(16),
      Q => median_dist_i_out(16),
      R => '0'
    );
\substact_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(17),
      Q => median_dist_i_out(17),
      R => '0'
    );
\substact_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(18),
      Q => median_dist_i_out(18),
      R => '0'
    );
\substact_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(19),
      Q => median_dist_i_out(19),
      R => '0'
    );
\substact_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(1),
      Q => median_dist_i_out(1),
      R => '0'
    );
\substact_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(20),
      Q => median_dist_i_out(20),
      R => '0'
    );
\substact_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(21),
      Q => median_dist_i_out(21),
      R => '0'
    );
\substact_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(22),
      Q => median_dist_i_out(22),
      R => '0'
    );
\substact_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(23),
      Q => median_dist_i_out(23),
      R => '0'
    );
\substact_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(24),
      Q => median_dist_i_out(24),
      R => '0'
    );
\substact_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(25),
      Q => median_dist_i_out(25),
      R => '0'
    );
\substact_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(26),
      Q => median_dist_i_out(26),
      R => '0'
    );
\substact_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(27),
      Q => median_dist_i_out(27),
      R => '0'
    );
\substact_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(28),
      Q => median_dist_i_out(28),
      R => '0'
    );
\substact_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(29),
      Q => median_dist_i_out(29),
      R => '0'
    );
\substact_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(2),
      Q => median_dist_i_out(2),
      R => '0'
    );
\substact_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(30),
      Q => median_dist_i_out(30),
      R => '0'
    );
\substact_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(31),
      Q => median_dist_i_out(31),
      R => '0'
    );
\substact_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(32),
      Q => median_dist_i_out(32),
      R => '0'
    );
\substact_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(3),
      Q => median_dist_i_out(3),
      R => '0'
    );
\substact_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(4),
      Q => median_dist_i_out(4),
      R => '0'
    );
\substact_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(5),
      Q => median_dist_i_out(5),
      R => '0'
    );
\substact_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(6),
      Q => median_dist_i_out(6),
      R => '0'
    );
\substact_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(7),
      Q => median_dist_i_out(7),
      R => '0'
    );
\substact_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(8),
      Q => median_dist_i_out(8),
      R => '0'
    );
\substact_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => substact_reg0(9),
      Q => median_dist_i_out(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_tresholding_0_0_median_searcher_i_6 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    a_or_b_reg_0 : out STD_LOGIC;
    median_dist_i_out : out STD_LOGIC_VECTOR ( 32 downto 0 );
    sample_median_a_or_b_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    min_index : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst_cnt_reg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_tresholding_0_0_median_searcher_i_6 : entity is "median_searcher_i";
end system_tresholding_0_0_median_searcher_i_6;

architecture STRUCTURE of system_tresholding_0_0_median_searcher_i_6 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal a_bigger_than_b : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal a_or_b : STD_LOGIC_VECTOR ( 7 to 7 );
  signal a_or_b_temp : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_5__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_6__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_7__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_8__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_4__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_5__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_6__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_7__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_8__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_1__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_2__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_3__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_4__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_5__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_6__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_7__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_8__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__3_i_1__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__3_i_2__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_4__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_5__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_6__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_7__6_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_8__6_n_0\ : STD_LOGIC;
  signal a_or_b_temp_carry_n_0 : STD_LOGIC;
  signal a_or_b_temp_carry_n_1 : STD_LOGIC;
  signal a_or_b_temp_carry_n_2 : STD_LOGIC;
  signal a_or_b_temp_carry_n_3 : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_10__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_11_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_12_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_13_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_14__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_15__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_16_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_17_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_9__0_n_0\ : STD_LOGIC;
  signal bigger_than_cnt_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \bigger_than_cnt_reg[0]_i_1__6_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__6_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_3__2_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_3__2_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_3__2_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__6_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__6_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__6_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__6_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__6_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__6_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__6_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__6_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__6_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__6_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__6_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__6_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__6_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__6_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__6_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__6_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__6_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__6_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__6_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__6_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__6_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__6_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__6_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__6_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__6_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__6_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__6_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__6_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__6_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__6_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__6_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__6_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__6_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__6_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__6_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__6_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[32]_i_1__6_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__6_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__6_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__6_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__6_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__6_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__6_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__6_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__6_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__6_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__6_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__6_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__6_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__6_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__6_n_7\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \smaller_than_cnt[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt[0]_i_3__6_n_0\ : STD_LOGIC;
  signal smaller_than_cnt_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \smaller_than_cnt_reg[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__6_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__6_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__6_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__6_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__6_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__6_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__6_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__6_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__6_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__6_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__6_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__6_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__6_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__6_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__6_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__6_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__6_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__6_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__6_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__6_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__6_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__6_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__6_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__6_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__6_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__6_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__6_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__6_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__6_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__6_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__6_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__6_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__6_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__6_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__6_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__6_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__6_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__6_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__6_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__6_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__6_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__6_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__6_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[32]_i_1__6_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__6_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__6_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__6_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__6_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__6_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__6_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__6_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__6_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__6_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__6_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__6_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__6_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__6_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__6_n_7\ : STD_LOGIC;
  signal substact_reg0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \substact_reg0_carry__0_i_5__7_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_6__7_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_7__7_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_8__7_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_5__7_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_6__7_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_7__7_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_8__7_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_5__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_6__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_7__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_8__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_5__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_6__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_7__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_i_8__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__3_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_5__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_6__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_7__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_i_8__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__4_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_5__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_6__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_7__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_i_8__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__5_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_5__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_6__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_7__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_i_8__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__6_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__7_i_1__2_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_5__7_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_6__7_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_7__7_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry_i_8__7_n_0\ : STD_LOGIC;
  signal substact_reg0_carry_n_0 : STD_LOGIC;
  signal substact_reg0_carry_n_1 : STD_LOGIC;
  signal substact_reg0_carry_n_2 : STD_LOGIC;
  signal substact_reg0_carry_n_3 : STD_LOGIC;
  signal \substact_reg[32]_i_2_n_0\ : STD_LOGIC;
  signal \substact_reg[32]_i_3_n_0\ : STD_LOGIC;
  signal \substact_reg[32]_i_4_n_0\ : STD_LOGIC;
  signal \substact_reg[32]_i_5_n_0\ : STD_LOGIC;
  signal \substact_reg[32]_i_6_n_0\ : STD_LOGIC;
  signal \substact_reg[32]_i_7_n_0\ : STD_LOGIC;
  signal \substact_reg[32]_i_8_n_0\ : STD_LOGIC;
  signal \substact_reg[32]_i_9_n_0\ : STD_LOGIC;
  signal NLW_a_or_b_temp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_a_or_b_temp_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[0]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_bigger_than_cnt_reg[0]_i_1__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[0]_i_3__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[32]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[32]_i_1__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_smaller_than_cnt_reg[32]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_smaller_than_cnt_reg[32]_i_1__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_substact_reg0_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_substact_reg0_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of a_or_b_temp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bigger_than_cnt_reg[0]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[0]_i_2__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bigger_than_cnt_reg[0]_i_3__2\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[12]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[16]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[20]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[24]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[28]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[32]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[4]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[8]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[0]_i_2__6\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[12]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[16]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[20]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[24]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[28]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[32]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[4]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[8]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of substact_reg0_carry : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__7\ : label is 35;
begin
  E(0) <= \^e\(0);
a_or_b_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => a_or_b_temp,
      Q => a_or_b(7),
      R => '0'
    );
a_or_b_temp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => a_or_b_temp_carry_n_0,
      CO(2) => a_or_b_temp_carry_n_1,
      CO(1) => a_or_b_temp_carry_n_2,
      CO(0) => a_or_b_temp_carry_n_3,
      CYINIT => '1',
      DI(3) => \a_or_b_temp_carry_i_1__6_n_0\,
      DI(2) => \a_or_b_temp_carry_i_2__6_n_0\,
      DI(1) => \a_or_b_temp_carry_i_3__6_n_0\,
      DI(0) => \a_or_b_temp_carry_i_4__6_n_0\,
      O(3 downto 0) => NLW_a_or_b_temp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \a_or_b_temp_carry_i_5__6_n_0\,
      S(2) => \a_or_b_temp_carry_i_6__6_n_0\,
      S(1) => \a_or_b_temp_carry_i_7__6_n_0\,
      S(0) => \a_or_b_temp_carry_i_8__6_n_0\
    );
\a_or_b_temp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => a_or_b_temp_carry_n_0,
      CO(3) => \a_or_b_temp_carry__0_n_0\,
      CO(2) => \a_or_b_temp_carry__0_n_1\,
      CO(1) => \a_or_b_temp_carry__0_n_2\,
      CO(0) => \a_or_b_temp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__0_i_1__6_n_0\,
      DI(2) => \a_or_b_temp_carry__0_i_2__6_n_0\,
      DI(1) => \a_or_b_temp_carry__0_i_3__6_n_0\,
      DI(0) => \a_or_b_temp_carry__0_i_4__6_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__0_i_5__6_n_0\,
      S(2) => \a_or_b_temp_carry__0_i_6__6_n_0\,
      S(1) => \a_or_b_temp_carry__0_i_7__6_n_0\,
      S(0) => \a_or_b_temp_carry__0_i_8__6_n_0\
    );
\a_or_b_temp_carry__0_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => smaller_than_cnt_reg(15),
      I3 => bigger_than_cnt_reg(15),
      O => \a_or_b_temp_carry__0_i_1__6_n_0\
    );
\a_or_b_temp_carry__0_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => smaller_than_cnt_reg(13),
      I3 => bigger_than_cnt_reg(13),
      O => \a_or_b_temp_carry__0_i_2__6_n_0\
    );
\a_or_b_temp_carry__0_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => smaller_than_cnt_reg(11),
      I3 => bigger_than_cnt_reg(11),
      O => \a_or_b_temp_carry__0_i_3__6_n_0\
    );
\a_or_b_temp_carry__0_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => smaller_than_cnt_reg(9),
      I3 => bigger_than_cnt_reg(9),
      O => \a_or_b_temp_carry__0_i_4__6_n_0\
    );
\a_or_b_temp_carry__0_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => bigger_than_cnt_reg(15),
      I3 => smaller_than_cnt_reg(15),
      O => \a_or_b_temp_carry__0_i_5__6_n_0\
    );
\a_or_b_temp_carry__0_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => bigger_than_cnt_reg(13),
      I3 => smaller_than_cnt_reg(13),
      O => \a_or_b_temp_carry__0_i_6__6_n_0\
    );
\a_or_b_temp_carry__0_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => bigger_than_cnt_reg(11),
      I3 => smaller_than_cnt_reg(11),
      O => \a_or_b_temp_carry__0_i_7__6_n_0\
    );
\a_or_b_temp_carry__0_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => bigger_than_cnt_reg(9),
      I3 => smaller_than_cnt_reg(9),
      O => \a_or_b_temp_carry__0_i_8__6_n_0\
    );
\a_or_b_temp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__0_n_0\,
      CO(3) => \a_or_b_temp_carry__1_n_0\,
      CO(2) => \a_or_b_temp_carry__1_n_1\,
      CO(1) => \a_or_b_temp_carry__1_n_2\,
      CO(0) => \a_or_b_temp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__1_i_1__6_n_0\,
      DI(2) => \a_or_b_temp_carry__1_i_2__6_n_0\,
      DI(1) => \a_or_b_temp_carry__1_i_3__6_n_0\,
      DI(0) => \a_or_b_temp_carry__1_i_4__6_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__1_i_5__6_n_0\,
      S(2) => \a_or_b_temp_carry__1_i_6__6_n_0\,
      S(1) => \a_or_b_temp_carry__1_i_7__6_n_0\,
      S(0) => \a_or_b_temp_carry__1_i_8__6_n_0\
    );
\a_or_b_temp_carry__1_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => smaller_than_cnt_reg(23),
      I3 => bigger_than_cnt_reg(23),
      O => \a_or_b_temp_carry__1_i_1__6_n_0\
    );
\a_or_b_temp_carry__1_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => smaller_than_cnt_reg(21),
      I3 => bigger_than_cnt_reg(21),
      O => \a_or_b_temp_carry__1_i_2__6_n_0\
    );
\a_or_b_temp_carry__1_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => smaller_than_cnt_reg(19),
      I3 => bigger_than_cnt_reg(19),
      O => \a_or_b_temp_carry__1_i_3__6_n_0\
    );
\a_or_b_temp_carry__1_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => smaller_than_cnt_reg(17),
      I3 => bigger_than_cnt_reg(17),
      O => \a_or_b_temp_carry__1_i_4__6_n_0\
    );
\a_or_b_temp_carry__1_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => bigger_than_cnt_reg(23),
      I3 => smaller_than_cnt_reg(23),
      O => \a_or_b_temp_carry__1_i_5__6_n_0\
    );
\a_or_b_temp_carry__1_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => bigger_than_cnt_reg(21),
      I3 => smaller_than_cnt_reg(21),
      O => \a_or_b_temp_carry__1_i_6__6_n_0\
    );
\a_or_b_temp_carry__1_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => bigger_than_cnt_reg(19),
      I3 => smaller_than_cnt_reg(19),
      O => \a_or_b_temp_carry__1_i_7__6_n_0\
    );
\a_or_b_temp_carry__1_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => bigger_than_cnt_reg(17),
      I3 => smaller_than_cnt_reg(17),
      O => \a_or_b_temp_carry__1_i_8__6_n_0\
    );
\a_or_b_temp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__1_n_0\,
      CO(3) => \a_or_b_temp_carry__2_n_0\,
      CO(2) => \a_or_b_temp_carry__2_n_1\,
      CO(1) => \a_or_b_temp_carry__2_n_2\,
      CO(0) => \a_or_b_temp_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__2_i_1__6_n_0\,
      DI(2) => \a_or_b_temp_carry__2_i_2__6_n_0\,
      DI(1) => \a_or_b_temp_carry__2_i_3__6_n_0\,
      DI(0) => \a_or_b_temp_carry__2_i_4__6_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__2_i_5__6_n_0\,
      S(2) => \a_or_b_temp_carry__2_i_6__6_n_0\,
      S(1) => \a_or_b_temp_carry__2_i_7__6_n_0\,
      S(0) => \a_or_b_temp_carry__2_i_8__6_n_0\
    );
\a_or_b_temp_carry__2_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => smaller_than_cnt_reg(31),
      I3 => bigger_than_cnt_reg(31),
      O => \a_or_b_temp_carry__2_i_1__6_n_0\
    );
\a_or_b_temp_carry__2_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => smaller_than_cnt_reg(29),
      I3 => bigger_than_cnt_reg(29),
      O => \a_or_b_temp_carry__2_i_2__6_n_0\
    );
\a_or_b_temp_carry__2_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => smaller_than_cnt_reg(27),
      I3 => bigger_than_cnt_reg(27),
      O => \a_or_b_temp_carry__2_i_3__6_n_0\
    );
\a_or_b_temp_carry__2_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => smaller_than_cnt_reg(25),
      I3 => bigger_than_cnt_reg(25),
      O => \a_or_b_temp_carry__2_i_4__6_n_0\
    );
\a_or_b_temp_carry__2_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => bigger_than_cnt_reg(31),
      I3 => smaller_than_cnt_reg(31),
      O => \a_or_b_temp_carry__2_i_5__6_n_0\
    );
\a_or_b_temp_carry__2_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => bigger_than_cnt_reg(29),
      I3 => smaller_than_cnt_reg(29),
      O => \a_or_b_temp_carry__2_i_6__6_n_0\
    );
\a_or_b_temp_carry__2_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => bigger_than_cnt_reg(27),
      I3 => smaller_than_cnt_reg(27),
      O => \a_or_b_temp_carry__2_i_7__6_n_0\
    );
\a_or_b_temp_carry__2_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => bigger_than_cnt_reg(25),
      I3 => smaller_than_cnt_reg(25),
      O => \a_or_b_temp_carry__2_i_8__6_n_0\
    );
\a_or_b_temp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__2_n_0\,
      CO(3 downto 1) => \NLW_a_or_b_temp_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => a_or_b_temp,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \a_or_b_temp_carry__3_i_1__7_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \a_or_b_temp_carry__3_i_2__6_n_0\
    );
\a_or_b_temp_carry__3_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bigger_than_cnt_reg(32),
      I1 => smaller_than_cnt_reg(32),
      O => \a_or_b_temp_carry__3_i_1__7_n_0\
    );
\a_or_b_temp_carry__3_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => smaller_than_cnt_reg(32),
      I1 => bigger_than_cnt_reg(32),
      O => \a_or_b_temp_carry__3_i_2__6_n_0\
    );
\a_or_b_temp_carry_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => smaller_than_cnt_reg(7),
      I3 => bigger_than_cnt_reg(7),
      O => \a_or_b_temp_carry_i_1__6_n_0\
    );
\a_or_b_temp_carry_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => smaller_than_cnt_reg(5),
      I3 => bigger_than_cnt_reg(5),
      O => \a_or_b_temp_carry_i_2__6_n_0\
    );
\a_or_b_temp_carry_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => smaller_than_cnt_reg(3),
      I3 => bigger_than_cnt_reg(3),
      O => \a_or_b_temp_carry_i_3__6_n_0\
    );
\a_or_b_temp_carry_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => smaller_than_cnt_reg(1),
      I3 => bigger_than_cnt_reg(1),
      O => \a_or_b_temp_carry_i_4__6_n_0\
    );
\a_or_b_temp_carry_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => bigger_than_cnt_reg(7),
      I3 => smaller_than_cnt_reg(7),
      O => \a_or_b_temp_carry_i_5__6_n_0\
    );
\a_or_b_temp_carry_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => bigger_than_cnt_reg(5),
      I3 => smaller_than_cnt_reg(5),
      O => \a_or_b_temp_carry_i_6__6_n_0\
    );
\a_or_b_temp_carry_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => bigger_than_cnt_reg(3),
      I3 => smaller_than_cnt_reg(3),
      O => \a_or_b_temp_carry_i_7__6_n_0\
    );
\a_or_b_temp_carry_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => bigger_than_cnt_reg(1),
      I3 => smaller_than_cnt_reg(1),
      O => \a_or_b_temp_carry_i_8__6_n_0\
    );
\bigger_than_cnt[0]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \bigger_than_cnt[0]_i_10__1_n_0\
    );
\bigger_than_cnt[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \bigger_than_cnt[0]_i_11_n_0\
    );
\bigger_than_cnt[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \bigger_than_cnt[0]_i_12_n_0\
    );
\bigger_than_cnt[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \bigger_than_cnt[0]_i_13_n_0\
    );
\bigger_than_cnt[0]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \bigger_than_cnt[0]_i_14__0_n_0\
    );
\bigger_than_cnt[0]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \bigger_than_cnt[0]_i_15__0_n_0\
    );
\bigger_than_cnt[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \bigger_than_cnt[0]_i_16_n_0\
    );
\bigger_than_cnt[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \bigger_than_cnt[0]_i_17_n_0\
    );
\bigger_than_cnt[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \bigger_than_cnt[0]_i_4_n_0\
    );
\bigger_than_cnt[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \bigger_than_cnt[0]_i_5_n_0\
    );
\bigger_than_cnt[0]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      O => \bigger_than_cnt[0]_i_6__1_n_0\
    );
\bigger_than_cnt[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      O => \bigger_than_cnt[0]_i_7_n_0\
    );
\bigger_than_cnt[0]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      O => \bigger_than_cnt[0]_i_8__0_n_0\
    );
\bigger_than_cnt[0]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      O => \bigger_than_cnt[0]_i_9__0_n_0\
    );
\bigger_than_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_2__2_n_7\,
      Q => bigger_than_cnt_reg(0),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[0]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[0]_i_3__2_n_0\,
      CO(3) => \NLW_bigger_than_cnt_reg[0]_i_1__6_CO_UNCONNECTED\(3),
      CO(2) => sel,
      CO(1) => \bigger_than_cnt_reg[0]_i_1__6_n_2\,
      CO(0) => \bigger_than_cnt_reg[0]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \bigger_than_cnt[0]_i_4_n_0\,
      DI(1) => Q(11),
      DI(0) => \bigger_than_cnt[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_bigger_than_cnt_reg[0]_i_1__6_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \bigger_than_cnt[0]_i_6__1_n_0\,
      S(1) => \bigger_than_cnt[0]_i_7_n_0\,
      S(0) => \bigger_than_cnt[0]_i_8__0_n_0\
    );
\bigger_than_cnt_reg[0]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bigger_than_cnt_reg[0]_i_2__2_n_0\,
      CO(2) => \bigger_than_cnt_reg[0]_i_2__2_n_1\,
      CO(1) => \bigger_than_cnt_reg[0]_i_2__2_n_2\,
      CO(0) => \bigger_than_cnt_reg[0]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \bigger_than_cnt_reg[0]_i_2__2_n_4\,
      O(2) => \bigger_than_cnt_reg[0]_i_2__2_n_5\,
      O(1) => \bigger_than_cnt_reg[0]_i_2__2_n_6\,
      O(0) => \bigger_than_cnt_reg[0]_i_2__2_n_7\,
      S(3 downto 1) => bigger_than_cnt_reg(3 downto 1),
      S(0) => \bigger_than_cnt[0]_i_9__0_n_0\
    );
\bigger_than_cnt_reg[0]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bigger_than_cnt_reg[0]_i_3__2_n_0\,
      CO(2) => \bigger_than_cnt_reg[0]_i_3__2_n_1\,
      CO(1) => \bigger_than_cnt_reg[0]_i_3__2_n_2\,
      CO(0) => \bigger_than_cnt_reg[0]_i_3__2_n_3\,
      CYINIT => '1',
      DI(3) => \bigger_than_cnt[0]_i_10__1_n_0\,
      DI(2) => \bigger_than_cnt[0]_i_11_n_0\,
      DI(1) => \bigger_than_cnt[0]_i_12_n_0\,
      DI(0) => \bigger_than_cnt[0]_i_13_n_0\,
      O(3 downto 0) => \NLW_bigger_than_cnt_reg[0]_i_3__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \bigger_than_cnt[0]_i_14__0_n_0\,
      S(2) => \bigger_than_cnt[0]_i_15__0_n_0\,
      S(1) => \bigger_than_cnt[0]_i_16_n_0\,
      S(0) => \bigger_than_cnt[0]_i_17_n_0\
    );
\bigger_than_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__6_n_5\,
      Q => bigger_than_cnt_reg(10),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__6_n_4\,
      Q => bigger_than_cnt_reg(11),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__6_n_7\,
      Q => bigger_than_cnt_reg(12),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[12]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[8]_i_1__6_n_0\,
      CO(3) => \bigger_than_cnt_reg[12]_i_1__6_n_0\,
      CO(2) => \bigger_than_cnt_reg[12]_i_1__6_n_1\,
      CO(1) => \bigger_than_cnt_reg[12]_i_1__6_n_2\,
      CO(0) => \bigger_than_cnt_reg[12]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[12]_i_1__6_n_4\,
      O(2) => \bigger_than_cnt_reg[12]_i_1__6_n_5\,
      O(1) => \bigger_than_cnt_reg[12]_i_1__6_n_6\,
      O(0) => \bigger_than_cnt_reg[12]_i_1__6_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(15 downto 12)
    );
\bigger_than_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__6_n_6\,
      Q => bigger_than_cnt_reg(13),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__6_n_5\,
      Q => bigger_than_cnt_reg(14),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__6_n_4\,
      Q => bigger_than_cnt_reg(15),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__6_n_7\,
      Q => bigger_than_cnt_reg(16),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[16]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[12]_i_1__6_n_0\,
      CO(3) => \bigger_than_cnt_reg[16]_i_1__6_n_0\,
      CO(2) => \bigger_than_cnt_reg[16]_i_1__6_n_1\,
      CO(1) => \bigger_than_cnt_reg[16]_i_1__6_n_2\,
      CO(0) => \bigger_than_cnt_reg[16]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[16]_i_1__6_n_4\,
      O(2) => \bigger_than_cnt_reg[16]_i_1__6_n_5\,
      O(1) => \bigger_than_cnt_reg[16]_i_1__6_n_6\,
      O(0) => \bigger_than_cnt_reg[16]_i_1__6_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(19 downto 16)
    );
\bigger_than_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__6_n_6\,
      Q => bigger_than_cnt_reg(17),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__6_n_5\,
      Q => bigger_than_cnt_reg(18),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__6_n_4\,
      Q => bigger_than_cnt_reg(19),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_2__2_n_6\,
      Q => bigger_than_cnt_reg(1),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__6_n_7\,
      Q => bigger_than_cnt_reg(20),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[20]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[16]_i_1__6_n_0\,
      CO(3) => \bigger_than_cnt_reg[20]_i_1__6_n_0\,
      CO(2) => \bigger_than_cnt_reg[20]_i_1__6_n_1\,
      CO(1) => \bigger_than_cnt_reg[20]_i_1__6_n_2\,
      CO(0) => \bigger_than_cnt_reg[20]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[20]_i_1__6_n_4\,
      O(2) => \bigger_than_cnt_reg[20]_i_1__6_n_5\,
      O(1) => \bigger_than_cnt_reg[20]_i_1__6_n_6\,
      O(0) => \bigger_than_cnt_reg[20]_i_1__6_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(23 downto 20)
    );
\bigger_than_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__6_n_6\,
      Q => bigger_than_cnt_reg(21),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__6_n_5\,
      Q => bigger_than_cnt_reg(22),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__6_n_4\,
      Q => bigger_than_cnt_reg(23),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__6_n_7\,
      Q => bigger_than_cnt_reg(24),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[24]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[20]_i_1__6_n_0\,
      CO(3) => \bigger_than_cnt_reg[24]_i_1__6_n_0\,
      CO(2) => \bigger_than_cnt_reg[24]_i_1__6_n_1\,
      CO(1) => \bigger_than_cnt_reg[24]_i_1__6_n_2\,
      CO(0) => \bigger_than_cnt_reg[24]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[24]_i_1__6_n_4\,
      O(2) => \bigger_than_cnt_reg[24]_i_1__6_n_5\,
      O(1) => \bigger_than_cnt_reg[24]_i_1__6_n_6\,
      O(0) => \bigger_than_cnt_reg[24]_i_1__6_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(27 downto 24)
    );
\bigger_than_cnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__6_n_6\,
      Q => bigger_than_cnt_reg(25),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__6_n_5\,
      Q => bigger_than_cnt_reg(26),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__6_n_4\,
      Q => bigger_than_cnt_reg(27),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__6_n_7\,
      Q => bigger_than_cnt_reg(28),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[28]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[24]_i_1__6_n_0\,
      CO(3) => \bigger_than_cnt_reg[28]_i_1__6_n_0\,
      CO(2) => \bigger_than_cnt_reg[28]_i_1__6_n_1\,
      CO(1) => \bigger_than_cnt_reg[28]_i_1__6_n_2\,
      CO(0) => \bigger_than_cnt_reg[28]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[28]_i_1__6_n_4\,
      O(2) => \bigger_than_cnt_reg[28]_i_1__6_n_5\,
      O(1) => \bigger_than_cnt_reg[28]_i_1__6_n_6\,
      O(0) => \bigger_than_cnt_reg[28]_i_1__6_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(31 downto 28)
    );
\bigger_than_cnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__6_n_6\,
      Q => bigger_than_cnt_reg(29),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_2__2_n_5\,
      Q => bigger_than_cnt_reg(2),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__6_n_5\,
      Q => bigger_than_cnt_reg(30),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__6_n_4\,
      Q => bigger_than_cnt_reg(31),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[32]_i_1__6_n_7\,
      Q => bigger_than_cnt_reg(32),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[32]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[28]_i_1__6_n_0\,
      CO(3 downto 0) => \NLW_bigger_than_cnt_reg[32]_i_1__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_bigger_than_cnt_reg[32]_i_1__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \bigger_than_cnt_reg[32]_i_1__6_n_7\,
      S(3 downto 1) => B"000",
      S(0) => bigger_than_cnt_reg(32)
    );
\bigger_than_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_2__2_n_4\,
      Q => bigger_than_cnt_reg(3),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__6_n_7\,
      Q => bigger_than_cnt_reg(4),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[4]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[0]_i_2__2_n_0\,
      CO(3) => \bigger_than_cnt_reg[4]_i_1__6_n_0\,
      CO(2) => \bigger_than_cnt_reg[4]_i_1__6_n_1\,
      CO(1) => \bigger_than_cnt_reg[4]_i_1__6_n_2\,
      CO(0) => \bigger_than_cnt_reg[4]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[4]_i_1__6_n_4\,
      O(2) => \bigger_than_cnt_reg[4]_i_1__6_n_5\,
      O(1) => \bigger_than_cnt_reg[4]_i_1__6_n_6\,
      O(0) => \bigger_than_cnt_reg[4]_i_1__6_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(7 downto 4)
    );
\bigger_than_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__6_n_6\,
      Q => bigger_than_cnt_reg(5),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__6_n_5\,
      Q => bigger_than_cnt_reg(6),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__6_n_4\,
      Q => bigger_than_cnt_reg(7),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__6_n_7\,
      Q => bigger_than_cnt_reg(8),
      R => \^e\(0)
    );
\bigger_than_cnt_reg[8]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[4]_i_1__6_n_0\,
      CO(3) => \bigger_than_cnt_reg[8]_i_1__6_n_0\,
      CO(2) => \bigger_than_cnt_reg[8]_i_1__6_n_1\,
      CO(1) => \bigger_than_cnt_reg[8]_i_1__6_n_2\,
      CO(0) => \bigger_than_cnt_reg[8]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[8]_i_1__6_n_4\,
      O(2) => \bigger_than_cnt_reg[8]_i_1__6_n_5\,
      O(1) => \bigger_than_cnt_reg[8]_i_1__6_n_6\,
      O(0) => \bigger_than_cnt_reg[8]_i_1__6_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(11 downto 8)
    );
\bigger_than_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__6_n_6\,
      Q => bigger_than_cnt_reg(9),
      R => \^e\(0)
    );
sample_median_a_or_b_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => a_or_b(7),
      I1 => sample_median_a_or_b_reg(2),
      I2 => min_index(1),
      I3 => sample_median_a_or_b_reg(1),
      I4 => min_index(0),
      I5 => sample_median_a_or_b_reg(0),
      O => a_or_b_reg_0
    );
\smaller_than_cnt[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel,
      O => \smaller_than_cnt[0]_i_1__6_n_0\
    );
\smaller_than_cnt[0]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => smaller_than_cnt_reg(0),
      O => \smaller_than_cnt[0]_i_3__6_n_0\
    );
\smaller_than_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__6_n_7\,
      Q => smaller_than_cnt_reg(0),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[0]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \smaller_than_cnt_reg[0]_i_2__6_n_0\,
      CO(2) => \smaller_than_cnt_reg[0]_i_2__6_n_1\,
      CO(1) => \smaller_than_cnt_reg[0]_i_2__6_n_2\,
      CO(0) => \smaller_than_cnt_reg[0]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \smaller_than_cnt_reg[0]_i_2__6_n_4\,
      O(2) => \smaller_than_cnt_reg[0]_i_2__6_n_5\,
      O(1) => \smaller_than_cnt_reg[0]_i_2__6_n_6\,
      O(0) => \smaller_than_cnt_reg[0]_i_2__6_n_7\,
      S(3 downto 1) => smaller_than_cnt_reg(3 downto 1),
      S(0) => \smaller_than_cnt[0]_i_3__6_n_0\
    );
\smaller_than_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__6_n_5\,
      Q => smaller_than_cnt_reg(10),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__6_n_4\,
      Q => smaller_than_cnt_reg(11),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__6_n_7\,
      Q => smaller_than_cnt_reg(12),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[12]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[8]_i_1__6_n_0\,
      CO(3) => \smaller_than_cnt_reg[12]_i_1__6_n_0\,
      CO(2) => \smaller_than_cnt_reg[12]_i_1__6_n_1\,
      CO(1) => \smaller_than_cnt_reg[12]_i_1__6_n_2\,
      CO(0) => \smaller_than_cnt_reg[12]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[12]_i_1__6_n_4\,
      O(2) => \smaller_than_cnt_reg[12]_i_1__6_n_5\,
      O(1) => \smaller_than_cnt_reg[12]_i_1__6_n_6\,
      O(0) => \smaller_than_cnt_reg[12]_i_1__6_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(15 downto 12)
    );
\smaller_than_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__6_n_6\,
      Q => smaller_than_cnt_reg(13),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__6_n_5\,
      Q => smaller_than_cnt_reg(14),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__6_n_4\,
      Q => smaller_than_cnt_reg(15),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__6_n_7\,
      Q => smaller_than_cnt_reg(16),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[16]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[12]_i_1__6_n_0\,
      CO(3) => \smaller_than_cnt_reg[16]_i_1__6_n_0\,
      CO(2) => \smaller_than_cnt_reg[16]_i_1__6_n_1\,
      CO(1) => \smaller_than_cnt_reg[16]_i_1__6_n_2\,
      CO(0) => \smaller_than_cnt_reg[16]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[16]_i_1__6_n_4\,
      O(2) => \smaller_than_cnt_reg[16]_i_1__6_n_5\,
      O(1) => \smaller_than_cnt_reg[16]_i_1__6_n_6\,
      O(0) => \smaller_than_cnt_reg[16]_i_1__6_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(19 downto 16)
    );
\smaller_than_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__6_n_6\,
      Q => smaller_than_cnt_reg(17),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__6_n_5\,
      Q => smaller_than_cnt_reg(18),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__6_n_4\,
      Q => smaller_than_cnt_reg(19),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__6_n_6\,
      Q => smaller_than_cnt_reg(1),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__6_n_7\,
      Q => smaller_than_cnt_reg(20),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[20]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[16]_i_1__6_n_0\,
      CO(3) => \smaller_than_cnt_reg[20]_i_1__6_n_0\,
      CO(2) => \smaller_than_cnt_reg[20]_i_1__6_n_1\,
      CO(1) => \smaller_than_cnt_reg[20]_i_1__6_n_2\,
      CO(0) => \smaller_than_cnt_reg[20]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[20]_i_1__6_n_4\,
      O(2) => \smaller_than_cnt_reg[20]_i_1__6_n_5\,
      O(1) => \smaller_than_cnt_reg[20]_i_1__6_n_6\,
      O(0) => \smaller_than_cnt_reg[20]_i_1__6_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(23 downto 20)
    );
\smaller_than_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__6_n_6\,
      Q => smaller_than_cnt_reg(21),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__6_n_5\,
      Q => smaller_than_cnt_reg(22),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__6_n_4\,
      Q => smaller_than_cnt_reg(23),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__6_n_7\,
      Q => smaller_than_cnt_reg(24),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[24]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[20]_i_1__6_n_0\,
      CO(3) => \smaller_than_cnt_reg[24]_i_1__6_n_0\,
      CO(2) => \smaller_than_cnt_reg[24]_i_1__6_n_1\,
      CO(1) => \smaller_than_cnt_reg[24]_i_1__6_n_2\,
      CO(0) => \smaller_than_cnt_reg[24]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[24]_i_1__6_n_4\,
      O(2) => \smaller_than_cnt_reg[24]_i_1__6_n_5\,
      O(1) => \smaller_than_cnt_reg[24]_i_1__6_n_6\,
      O(0) => \smaller_than_cnt_reg[24]_i_1__6_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(27 downto 24)
    );
\smaller_than_cnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__6_n_6\,
      Q => smaller_than_cnt_reg(25),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__6_n_5\,
      Q => smaller_than_cnt_reg(26),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__6_n_4\,
      Q => smaller_than_cnt_reg(27),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__6_n_7\,
      Q => smaller_than_cnt_reg(28),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[28]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[24]_i_1__6_n_0\,
      CO(3) => \smaller_than_cnt_reg[28]_i_1__6_n_0\,
      CO(2) => \smaller_than_cnt_reg[28]_i_1__6_n_1\,
      CO(1) => \smaller_than_cnt_reg[28]_i_1__6_n_2\,
      CO(0) => \smaller_than_cnt_reg[28]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[28]_i_1__6_n_4\,
      O(2) => \smaller_than_cnt_reg[28]_i_1__6_n_5\,
      O(1) => \smaller_than_cnt_reg[28]_i_1__6_n_6\,
      O(0) => \smaller_than_cnt_reg[28]_i_1__6_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(31 downto 28)
    );
\smaller_than_cnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__6_n_6\,
      Q => smaller_than_cnt_reg(29),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__6_n_5\,
      Q => smaller_than_cnt_reg(2),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__6_n_5\,
      Q => smaller_than_cnt_reg(30),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__6_n_4\,
      Q => smaller_than_cnt_reg(31),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[32]_i_1__6_n_7\,
      Q => smaller_than_cnt_reg(32),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[32]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[28]_i_1__6_n_0\,
      CO(3 downto 0) => \NLW_smaller_than_cnt_reg[32]_i_1__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_smaller_than_cnt_reg[32]_i_1__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \smaller_than_cnt_reg[32]_i_1__6_n_7\,
      S(3 downto 1) => B"000",
      S(0) => smaller_than_cnt_reg(32)
    );
\smaller_than_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__6_n_4\,
      Q => smaller_than_cnt_reg(3),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__6_n_7\,
      Q => smaller_than_cnt_reg(4),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[4]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[0]_i_2__6_n_0\,
      CO(3) => \smaller_than_cnt_reg[4]_i_1__6_n_0\,
      CO(2) => \smaller_than_cnt_reg[4]_i_1__6_n_1\,
      CO(1) => \smaller_than_cnt_reg[4]_i_1__6_n_2\,
      CO(0) => \smaller_than_cnt_reg[4]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[4]_i_1__6_n_4\,
      O(2) => \smaller_than_cnt_reg[4]_i_1__6_n_5\,
      O(1) => \smaller_than_cnt_reg[4]_i_1__6_n_6\,
      O(0) => \smaller_than_cnt_reg[4]_i_1__6_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(7 downto 4)
    );
\smaller_than_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__6_n_6\,
      Q => smaller_than_cnt_reg(5),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__6_n_5\,
      Q => smaller_than_cnt_reg(6),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__6_n_4\,
      Q => smaller_than_cnt_reg(7),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__6_n_7\,
      Q => smaller_than_cnt_reg(8),
      R => \^e\(0)
    );
\smaller_than_cnt_reg[8]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[4]_i_1__6_n_0\,
      CO(3) => \smaller_than_cnt_reg[8]_i_1__6_n_0\,
      CO(2) => \smaller_than_cnt_reg[8]_i_1__6_n_1\,
      CO(1) => \smaller_than_cnt_reg[8]_i_1__6_n_2\,
      CO(0) => \smaller_than_cnt_reg[8]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[8]_i_1__6_n_4\,
      O(2) => \smaller_than_cnt_reg[8]_i_1__6_n_5\,
      O(1) => \smaller_than_cnt_reg[8]_i_1__6_n_6\,
      O(0) => \smaller_than_cnt_reg[8]_i_1__6_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(11 downto 8)
    );
\smaller_than_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__6_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__6_n_6\,
      Q => smaller_than_cnt_reg(9),
      R => \^e\(0)
    );
substact_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => substact_reg0_carry_n_0,
      CO(2) => substact_reg0_carry_n_1,
      CO(1) => substact_reg0_carry_n_2,
      CO(0) => substact_reg0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => a_bigger_than_b(3 downto 0),
      O(3 downto 0) => substact_reg0(3 downto 0),
      S(3) => \substact_reg0_carry_i_5__7_n_0\,
      S(2) => \substact_reg0_carry_i_6__7_n_0\,
      S(1) => \substact_reg0_carry_i_7__7_n_0\,
      S(0) => \substact_reg0_carry_i_8__7_n_0\
    );
\substact_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => substact_reg0_carry_n_0,
      CO(3) => \substact_reg0_carry__0_n_0\,
      CO(2) => \substact_reg0_carry__0_n_1\,
      CO(1) => \substact_reg0_carry__0_n_2\,
      CO(0) => \substact_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(7 downto 4),
      O(3 downto 0) => substact_reg0(7 downto 4),
      S(3) => \substact_reg0_carry__0_i_5__7_n_0\,
      S(2) => \substact_reg0_carry__0_i_6__7_n_0\,
      S(1) => \substact_reg0_carry__0_i_7__7_n_0\,
      S(0) => \substact_reg0_carry__0_i_8__7_n_0\
    );
\substact_reg0_carry__0_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(7),
      I1 => smaller_than_cnt_reg(7),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(7)
    );
\substact_reg0_carry__0_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(6)
    );
\substact_reg0_carry__0_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(5),
      I1 => smaller_than_cnt_reg(5),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(5)
    );
\substact_reg0_carry__0_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(4)
    );
\substact_reg0_carry__0_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(7),
      I1 => smaller_than_cnt_reg(7),
      O => \substact_reg0_carry__0_i_5__7_n_0\
    );
\substact_reg0_carry__0_i_6__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      O => \substact_reg0_carry__0_i_6__7_n_0\
    );
\substact_reg0_carry__0_i_7__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(5),
      I1 => smaller_than_cnt_reg(5),
      O => \substact_reg0_carry__0_i_7__7_n_0\
    );
\substact_reg0_carry__0_i_8__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      O => \substact_reg0_carry__0_i_8__7_n_0\
    );
\substact_reg0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__0_n_0\,
      CO(3) => \substact_reg0_carry__1_n_0\,
      CO(2) => \substact_reg0_carry__1_n_1\,
      CO(1) => \substact_reg0_carry__1_n_2\,
      CO(0) => \substact_reg0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(11 downto 8),
      O(3 downto 0) => substact_reg0(11 downto 8),
      S(3) => \substact_reg0_carry__1_i_5__7_n_0\,
      S(2) => \substact_reg0_carry__1_i_6__7_n_0\,
      S(1) => \substact_reg0_carry__1_i_7__7_n_0\,
      S(0) => \substact_reg0_carry__1_i_8__7_n_0\
    );
\substact_reg0_carry__1_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(11),
      I1 => smaller_than_cnt_reg(11),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(11)
    );
\substact_reg0_carry__1_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(10)
    );
\substact_reg0_carry__1_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(9),
      I1 => smaller_than_cnt_reg(9),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(9)
    );
\substact_reg0_carry__1_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(8)
    );
\substact_reg0_carry__1_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(11),
      I1 => smaller_than_cnt_reg(11),
      O => \substact_reg0_carry__1_i_5__7_n_0\
    );
\substact_reg0_carry__1_i_6__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      O => \substact_reg0_carry__1_i_6__7_n_0\
    );
\substact_reg0_carry__1_i_7__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(9),
      I1 => smaller_than_cnt_reg(9),
      O => \substact_reg0_carry__1_i_7__7_n_0\
    );
\substact_reg0_carry__1_i_8__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      O => \substact_reg0_carry__1_i_8__7_n_0\
    );
\substact_reg0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__1_n_0\,
      CO(3) => \substact_reg0_carry__2_n_0\,
      CO(2) => \substact_reg0_carry__2_n_1\,
      CO(1) => \substact_reg0_carry__2_n_2\,
      CO(0) => \substact_reg0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(15 downto 12),
      O(3 downto 0) => substact_reg0(15 downto 12),
      S(3) => \substact_reg0_carry__2_i_5__6_n_0\,
      S(2) => \substact_reg0_carry__2_i_6__6_n_0\,
      S(1) => \substact_reg0_carry__2_i_7__6_n_0\,
      S(0) => \substact_reg0_carry__2_i_8__6_n_0\
    );
\substact_reg0_carry__2_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(15),
      I1 => smaller_than_cnt_reg(15),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(15)
    );
\substact_reg0_carry__2_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(14)
    );
\substact_reg0_carry__2_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(13),
      I1 => smaller_than_cnt_reg(13),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(13)
    );
\substact_reg0_carry__2_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(12)
    );
\substact_reg0_carry__2_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(15),
      I1 => smaller_than_cnt_reg(15),
      O => \substact_reg0_carry__2_i_5__6_n_0\
    );
\substact_reg0_carry__2_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(14),
      I1 => smaller_than_cnt_reg(14),
      O => \substact_reg0_carry__2_i_6__6_n_0\
    );
\substact_reg0_carry__2_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(13),
      I1 => smaller_than_cnt_reg(13),
      O => \substact_reg0_carry__2_i_7__6_n_0\
    );
\substact_reg0_carry__2_i_8__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      O => \substact_reg0_carry__2_i_8__6_n_0\
    );
\substact_reg0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__2_n_0\,
      CO(3) => \substact_reg0_carry__3_n_0\,
      CO(2) => \substact_reg0_carry__3_n_1\,
      CO(1) => \substact_reg0_carry__3_n_2\,
      CO(0) => \substact_reg0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(19 downto 16),
      O(3 downto 0) => substact_reg0(19 downto 16),
      S(3) => \substact_reg0_carry__3_i_5__2_n_0\,
      S(2) => \substact_reg0_carry__3_i_6__2_n_0\,
      S(1) => \substact_reg0_carry__3_i_7__2_n_0\,
      S(0) => \substact_reg0_carry__3_i_8__2_n_0\
    );
\substact_reg0_carry__3_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(19),
      I1 => smaller_than_cnt_reg(19),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(19)
    );
\substact_reg0_carry__3_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(18)
    );
\substact_reg0_carry__3_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(17),
      I1 => smaller_than_cnt_reg(17),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(17)
    );
\substact_reg0_carry__3_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(16)
    );
\substact_reg0_carry__3_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(19),
      I1 => smaller_than_cnt_reg(19),
      O => \substact_reg0_carry__3_i_5__2_n_0\
    );
\substact_reg0_carry__3_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(18),
      I1 => smaller_than_cnt_reg(18),
      O => \substact_reg0_carry__3_i_6__2_n_0\
    );
\substact_reg0_carry__3_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(17),
      I1 => smaller_than_cnt_reg(17),
      O => \substact_reg0_carry__3_i_7__2_n_0\
    );
\substact_reg0_carry__3_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(16),
      I1 => smaller_than_cnt_reg(16),
      O => \substact_reg0_carry__3_i_8__2_n_0\
    );
\substact_reg0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__3_n_0\,
      CO(3) => \substact_reg0_carry__4_n_0\,
      CO(2) => \substact_reg0_carry__4_n_1\,
      CO(1) => \substact_reg0_carry__4_n_2\,
      CO(0) => \substact_reg0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(23 downto 20),
      O(3 downto 0) => substact_reg0(23 downto 20),
      S(3) => \substact_reg0_carry__4_i_5__2_n_0\,
      S(2) => \substact_reg0_carry__4_i_6__2_n_0\,
      S(1) => \substact_reg0_carry__4_i_7__2_n_0\,
      S(0) => \substact_reg0_carry__4_i_8__2_n_0\
    );
\substact_reg0_carry__4_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(23),
      I1 => smaller_than_cnt_reg(23),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(23)
    );
\substact_reg0_carry__4_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(22)
    );
\substact_reg0_carry__4_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(21),
      I1 => smaller_than_cnt_reg(21),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(21)
    );
\substact_reg0_carry__4_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(20)
    );
\substact_reg0_carry__4_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(23),
      I1 => smaller_than_cnt_reg(23),
      O => \substact_reg0_carry__4_i_5__2_n_0\
    );
\substact_reg0_carry__4_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(22),
      I1 => smaller_than_cnt_reg(22),
      O => \substact_reg0_carry__4_i_6__2_n_0\
    );
\substact_reg0_carry__4_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(21),
      I1 => smaller_than_cnt_reg(21),
      O => \substact_reg0_carry__4_i_7__2_n_0\
    );
\substact_reg0_carry__4_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(20),
      I1 => smaller_than_cnt_reg(20),
      O => \substact_reg0_carry__4_i_8__2_n_0\
    );
\substact_reg0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__4_n_0\,
      CO(3) => \substact_reg0_carry__5_n_0\,
      CO(2) => \substact_reg0_carry__5_n_1\,
      CO(1) => \substact_reg0_carry__5_n_2\,
      CO(0) => \substact_reg0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(27 downto 24),
      O(3 downto 0) => substact_reg0(27 downto 24),
      S(3) => \substact_reg0_carry__5_i_5__2_n_0\,
      S(2) => \substact_reg0_carry__5_i_6__2_n_0\,
      S(1) => \substact_reg0_carry__5_i_7__2_n_0\,
      S(0) => \substact_reg0_carry__5_i_8__2_n_0\
    );
\substact_reg0_carry__5_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(27),
      I1 => smaller_than_cnt_reg(27),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(27)
    );
\substact_reg0_carry__5_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(26)
    );
\substact_reg0_carry__5_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(25),
      I1 => smaller_than_cnt_reg(25),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(25)
    );
\substact_reg0_carry__5_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(24)
    );
\substact_reg0_carry__5_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(27),
      I1 => smaller_than_cnt_reg(27),
      O => \substact_reg0_carry__5_i_5__2_n_0\
    );
\substact_reg0_carry__5_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(26),
      I1 => smaller_than_cnt_reg(26),
      O => \substact_reg0_carry__5_i_6__2_n_0\
    );
\substact_reg0_carry__5_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(25),
      I1 => smaller_than_cnt_reg(25),
      O => \substact_reg0_carry__5_i_7__2_n_0\
    );
\substact_reg0_carry__5_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(24),
      I1 => smaller_than_cnt_reg(24),
      O => \substact_reg0_carry__5_i_8__2_n_0\
    );
\substact_reg0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__5_n_0\,
      CO(3) => \substact_reg0_carry__6_n_0\,
      CO(2) => \substact_reg0_carry__6_n_1\,
      CO(1) => \substact_reg0_carry__6_n_2\,
      CO(0) => \substact_reg0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(31 downto 28),
      O(3 downto 0) => substact_reg0(31 downto 28),
      S(3) => \substact_reg0_carry__6_i_5__2_n_0\,
      S(2) => \substact_reg0_carry__6_i_6__2_n_0\,
      S(1) => \substact_reg0_carry__6_i_7__2_n_0\,
      S(0) => \substact_reg0_carry__6_i_8__2_n_0\
    );
\substact_reg0_carry__6_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(31),
      I1 => smaller_than_cnt_reg(31),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(31)
    );
\substact_reg0_carry__6_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(30)
    );
\substact_reg0_carry__6_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(29),
      I1 => smaller_than_cnt_reg(29),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(29)
    );
\substact_reg0_carry__6_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(28)
    );
\substact_reg0_carry__6_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(31),
      I1 => smaller_than_cnt_reg(31),
      O => \substact_reg0_carry__6_i_5__2_n_0\
    );
\substact_reg0_carry__6_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(30),
      I1 => smaller_than_cnt_reg(30),
      O => \substact_reg0_carry__6_i_6__2_n_0\
    );
\substact_reg0_carry__6_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(29),
      I1 => smaller_than_cnt_reg(29),
      O => \substact_reg0_carry__6_i_7__2_n_0\
    );
\substact_reg0_carry__6_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(28),
      I1 => smaller_than_cnt_reg(28),
      O => \substact_reg0_carry__6_i_8__2_n_0\
    );
\substact_reg0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__6_n_0\,
      CO(3 downto 0) => \NLW_substact_reg0_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_substact_reg0_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => substact_reg0(32),
      S(3 downto 1) => B"000",
      S(0) => \substact_reg0_carry__7_i_1__2_n_0\
    );
\substact_reg0_carry__7_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(32),
      I1 => smaller_than_cnt_reg(32),
      O => \substact_reg0_carry__7_i_1__2_n_0\
    );
\substact_reg0_carry_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(3),
      I1 => smaller_than_cnt_reg(3),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(3)
    );
\substact_reg0_carry_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(2)
    );
\substact_reg0_carry_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(1),
      I1 => smaller_than_cnt_reg(1),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(1)
    );
\substact_reg0_carry_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      I2 => a_or_b_temp,
      O => a_bigger_than_b(0)
    );
\substact_reg0_carry_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(3),
      I1 => smaller_than_cnt_reg(3),
      O => \substact_reg0_carry_i_5__7_n_0\
    );
\substact_reg0_carry_i_6__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      O => \substact_reg0_carry_i_6__7_n_0\
    );
\substact_reg0_carry_i_7__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(1),
      I1 => smaller_than_cnt_reg(1),
      O => \substact_reg0_carry_i_7__7_n_0\
    );
\substact_reg0_carry_i_8__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      O => \substact_reg0_carry_i_8__7_n_0\
    );
\substact_reg[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \substact_reg[32]_i_2_n_0\,
      I1 => \substact_reg[32]_i_3_n_0\,
      I2 => \substact_reg[32]_i_4_n_0\,
      I3 => \substact_reg[32]_i_5_n_0\,
      O => \^e\(0)
    );
\substact_reg[32]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => rst_cnt_reg(16),
      I1 => rst_cnt_reg(17),
      I2 => rst_cnt_reg(18),
      I3 => rst_cnt_reg(19),
      I4 => \substact_reg[32]_i_6_n_0\,
      O => \substact_reg[32]_i_2_n_0\
    );
\substact_reg[32]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => rst_cnt_reg(28),
      I1 => rst_cnt_reg(29),
      I2 => rst_cnt_reg(31),
      I3 => rst_cnt_reg(30),
      I4 => \substact_reg[32]_i_7_n_0\,
      O => \substact_reg[32]_i_3_n_0\
    );
\substact_reg[32]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => rst_cnt_reg(12),
      I1 => rst_cnt_reg(13),
      I2 => rst_cnt_reg(14),
      I3 => rst_cnt_reg(15),
      I4 => \substact_reg[32]_i_8_n_0\,
      O => \substact_reg[32]_i_4_n_0\
    );
\substact_reg[32]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => rst_cnt_reg(4),
      I1 => rst_cnt_reg(5),
      I2 => rst_cnt_reg(6),
      I3 => rst_cnt_reg(7),
      I4 => \substact_reg[32]_i_9_n_0\,
      O => \substact_reg[32]_i_5_n_0\
    );
\substact_reg[32]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rst_cnt_reg(23),
      I1 => rst_cnt_reg(22),
      I2 => rst_cnt_reg(21),
      I3 => rst_cnt_reg(20),
      O => \substact_reg[32]_i_6_n_0\
    );
\substact_reg[32]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rst_cnt_reg(25),
      I1 => rst_cnt_reg(24),
      I2 => rst_cnt_reg(27),
      I3 => rst_cnt_reg(26),
      O => \substact_reg[32]_i_7_n_0\
    );
\substact_reg[32]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rst_cnt_reg(9),
      I1 => rst_cnt_reg(8),
      I2 => rst_cnt_reg(11),
      I3 => rst_cnt_reg(10),
      O => \substact_reg[32]_i_8_n_0\
    );
\substact_reg[32]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rst_cnt_reg(1),
      I1 => rst_cnt_reg(0),
      I2 => rst_cnt_reg(3),
      I3 => rst_cnt_reg(2),
      O => \substact_reg[32]_i_9_n_0\
    );
\substact_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(0),
      Q => median_dist_i_out(0),
      R => '0'
    );
\substact_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(10),
      Q => median_dist_i_out(10),
      R => '0'
    );
\substact_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(11),
      Q => median_dist_i_out(11),
      R => '0'
    );
\substact_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(12),
      Q => median_dist_i_out(12),
      R => '0'
    );
\substact_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(13),
      Q => median_dist_i_out(13),
      R => '0'
    );
\substact_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(14),
      Q => median_dist_i_out(14),
      R => '0'
    );
\substact_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(15),
      Q => median_dist_i_out(15),
      R => '0'
    );
\substact_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(16),
      Q => median_dist_i_out(16),
      R => '0'
    );
\substact_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(17),
      Q => median_dist_i_out(17),
      R => '0'
    );
\substact_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(18),
      Q => median_dist_i_out(18),
      R => '0'
    );
\substact_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(19),
      Q => median_dist_i_out(19),
      R => '0'
    );
\substact_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(1),
      Q => median_dist_i_out(1),
      R => '0'
    );
\substact_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(20),
      Q => median_dist_i_out(20),
      R => '0'
    );
\substact_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(21),
      Q => median_dist_i_out(21),
      R => '0'
    );
\substact_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(22),
      Q => median_dist_i_out(22),
      R => '0'
    );
\substact_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(23),
      Q => median_dist_i_out(23),
      R => '0'
    );
\substact_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(24),
      Q => median_dist_i_out(24),
      R => '0'
    );
\substact_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(25),
      Q => median_dist_i_out(25),
      R => '0'
    );
\substact_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(26),
      Q => median_dist_i_out(26),
      R => '0'
    );
\substact_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(27),
      Q => median_dist_i_out(27),
      R => '0'
    );
\substact_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(28),
      Q => median_dist_i_out(28),
      R => '0'
    );
\substact_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(29),
      Q => median_dist_i_out(29),
      R => '0'
    );
\substact_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(2),
      Q => median_dist_i_out(2),
      R => '0'
    );
\substact_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(30),
      Q => median_dist_i_out(30),
      R => '0'
    );
\substact_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(31),
      Q => median_dist_i_out(31),
      R => '0'
    );
\substact_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(32),
      Q => median_dist_i_out(32),
      R => '0'
    );
\substact_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(3),
      Q => median_dist_i_out(3),
      R => '0'
    );
\substact_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(4),
      Q => median_dist_i_out(4),
      R => '0'
    );
\substact_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(5),
      Q => median_dist_i_out(5),
      R => '0'
    );
\substact_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(6),
      Q => median_dist_i_out(6),
      R => '0'
    );
\substact_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(7),
      Q => median_dist_i_out(7),
      R => '0'
    );
\substact_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(8),
      Q => median_dist_i_out(8),
      R => '0'
    );
\substact_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => substact_reg0(9),
      Q => median_dist_i_out(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_tresholding_0_0_median_searcher_i_7 is
  port (
    sampled_final_median_high : out STD_LOGIC;
    sampled_final_median_low : out STD_LOGIC;
    \substact_reg_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    min_median_valid_out : in STD_LOGIC;
    \smaller_than_cnt_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    not_first : in STD_LOGIC;
    \sampled_final_median_high_reg[0]\ : in STD_LOGIC;
    \bigger_than_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \bigger_than_cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_tresholding_0_0_median_searcher_i_7 : entity is "median_searcher_i";
end system_tresholding_0_0_median_searcher_i_7;

architecture STRUCTURE of system_tresholding_0_0_median_searcher_i_7 is
  signal a_bigger_than_b : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal a_or_b_temp : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_5__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_6__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_7__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_i_8__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__0_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_1__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_2__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_3__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_4__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_5__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_6__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_7__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_i_8__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__1_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_1__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_2__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_3__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_4__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_5__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_6__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_7__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_i_8__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_1\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_2\ : STD_LOGIC;
  signal \a_or_b_temp_carry__2_n_3\ : STD_LOGIC;
  signal \a_or_b_temp_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry__3_i_2__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_3__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_4__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_5__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_6__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_7__7_n_0\ : STD_LOGIC;
  signal \a_or_b_temp_carry_i_8__7_n_0\ : STD_LOGIC;
  signal a_or_b_temp_carry_n_0 : STD_LOGIC;
  signal a_or_b_temp_carry_n_1 : STD_LOGIC;
  signal a_or_b_temp_carry_n_2 : STD_LOGIC;
  signal a_or_b_temp_carry_n_3 : STD_LOGIC;
  signal \biggen_than_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \biggen_than_carry__0_n_2\ : STD_LOGIC;
  signal \biggen_than_carry__0_n_3\ : STD_LOGIC;
  signal \biggen_than_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \biggen_than_carry_i_4__3_n_0\ : STD_LOGIC;
  signal biggen_than_carry_i_5_n_0 : STD_LOGIC;
  signal biggen_than_carry_i_6_n_0 : STD_LOGIC;
  signal biggen_than_carry_i_7_n_0 : STD_LOGIC;
  signal biggen_than_carry_i_8_n_0 : STD_LOGIC;
  signal biggen_than_carry_n_0 : STD_LOGIC;
  signal biggen_than_carry_n_1 : STD_LOGIC;
  signal biggen_than_carry_n_2 : STD_LOGIC;
  signal biggen_than_carry_n_3 : STD_LOGIC;
  signal \bigger_than_cnt[0]_i_2__3_n_0\ : STD_LOGIC;
  signal bigger_than_cnt_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \bigger_than_cnt_reg[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__7_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__7_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__7_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__7_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__7_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__7_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[0]_i_1__7_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__7_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__7_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__7_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__7_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__7_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__7_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[12]_i_1__7_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__7_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__7_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__7_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__7_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__7_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__7_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[16]_i_1__7_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__7_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__7_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__7_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__7_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__7_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__7_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__7_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[20]_i_1__7_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__7_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__7_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__7_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__7_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__7_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__7_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__7_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[24]_i_1__7_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__7_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__7_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__7_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__7_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__7_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__7_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__7_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[28]_i_1__7_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[32]_i_1__7_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__7_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__7_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__7_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__7_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__7_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__7_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[4]_i_1__7_n_7\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__7_n_1\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__7_n_2\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__7_n_3\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__7_n_4\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__7_n_5\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__7_n_6\ : STD_LOGIC;
  signal \bigger_than_cnt_reg[8]_i_1__7_n_7\ : STD_LOGIC;
  signal bs_median_a_or_b : STD_LOGIC;
  signal reset0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \smaller_than_cnt[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt[0]_i_3__7_n_0\ : STD_LOGIC;
  signal smaller_than_cnt_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \smaller_than_cnt_reg[0]_i_2__7_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__7_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__7_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__7_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__7_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__7_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__7_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[0]_i_2__7_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__7_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__7_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__7_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__7_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__7_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__7_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[12]_i_1__7_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__7_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__7_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__7_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__7_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__7_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__7_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[16]_i_1__7_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__7_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__7_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__7_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__7_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__7_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__7_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__7_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[20]_i_1__7_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__7_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__7_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__7_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__7_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__7_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__7_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__7_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[24]_i_1__7_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__7_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__7_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__7_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__7_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__7_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__7_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__7_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[28]_i_1__7_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[32]_i_1__7_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__7_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__7_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__7_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__7_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__7_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__7_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[4]_i_1__7_n_7\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__7_n_1\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__7_n_2\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__7_n_3\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__7_n_4\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__7_n_5\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__7_n_6\ : STD_LOGIC;
  signal \smaller_than_cnt_reg[8]_i_1__7_n_7\ : STD_LOGIC;
  signal substact_reg0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \substact_reg0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__0_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_1\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_2\ : STD_LOGIC;
  signal \substact_reg0_carry__1_n_3\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_2__7_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_i_3__7_n_0\ : STD_LOGIC;
  signal \substact_reg0_carry__2_n_3\ : STD_LOGIC;
  signal substact_reg0_carry_i_5_n_0 : STD_LOGIC;
  signal substact_reg0_carry_i_6_n_0 : STD_LOGIC;
  signal substact_reg0_carry_i_7_n_0 : STD_LOGIC;
  signal substact_reg0_carry_i_8_n_0 : STD_LOGIC;
  signal substact_reg0_carry_n_0 : STD_LOGIC;
  signal substact_reg0_carry_n_1 : STD_LOGIC;
  signal substact_reg0_carry_n_2 : STD_LOGIC;
  signal substact_reg0_carry_n_3 : STD_LOGIC;
  signal NLW_a_or_b_temp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_a_or_b_temp_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_a_or_b_temp_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_biggen_than_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_biggen_than_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_biggen_than_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[32]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bigger_than_cnt_reg[32]_i_1__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_smaller_than_cnt_reg[32]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_smaller_than_cnt_reg[32]_i_1__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_substact_reg0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_substact_reg0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of a_or_b_temp_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \a_or_b_temp_carry__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of biggen_than_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \biggen_than_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[0]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[12]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[16]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[20]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[24]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[28]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[32]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[4]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \bigger_than_cnt_reg[8]_i_1__7\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sampled_final_median_high[11]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sampled_final_median_low[10]_i_1\ : label is "soft_lutpair14";
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[0]_i_2__7\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[12]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[16]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[20]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[24]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[28]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[32]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[4]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \smaller_than_cnt_reg[8]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of substact_reg0_carry : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \substact_reg0_carry__2\ : label is 35;
begin
a_or_b_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => min_median_valid_out,
      I1 => \smaller_than_cnt_reg[0]_0\,
      I2 => Q(1),
      O => reset0
    );
a_or_b_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset0,
      D => a_or_b_temp,
      Q => bs_median_a_or_b,
      R => '0'
    );
a_or_b_temp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => a_or_b_temp_carry_n_0,
      CO(2) => a_or_b_temp_carry_n_1,
      CO(1) => a_or_b_temp_carry_n_2,
      CO(0) => a_or_b_temp_carry_n_3,
      CYINIT => '1',
      DI(3) => \a_or_b_temp_carry_i_1__7_n_0\,
      DI(2) => \a_or_b_temp_carry_i_2__7_n_0\,
      DI(1) => \a_or_b_temp_carry_i_3__7_n_0\,
      DI(0) => \a_or_b_temp_carry_i_4__7_n_0\,
      O(3 downto 0) => NLW_a_or_b_temp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \a_or_b_temp_carry_i_5__7_n_0\,
      S(2) => \a_or_b_temp_carry_i_6__7_n_0\,
      S(1) => \a_or_b_temp_carry_i_7__7_n_0\,
      S(0) => \a_or_b_temp_carry_i_8__7_n_0\
    );
\a_or_b_temp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => a_or_b_temp_carry_n_0,
      CO(3) => \a_or_b_temp_carry__0_n_0\,
      CO(2) => \a_or_b_temp_carry__0_n_1\,
      CO(1) => \a_or_b_temp_carry__0_n_2\,
      CO(0) => \a_or_b_temp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__0_i_1__7_n_0\,
      DI(2) => \a_or_b_temp_carry__0_i_2__7_n_0\,
      DI(1) => \a_or_b_temp_carry__0_i_3__7_n_0\,
      DI(0) => \a_or_b_temp_carry__0_i_4__7_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__0_i_5__7_n_0\,
      S(2) => \a_or_b_temp_carry__0_i_6__7_n_0\,
      S(1) => \a_or_b_temp_carry__0_i_7__7_n_0\,
      S(0) => \a_or_b_temp_carry__0_i_8__7_n_0\
    );
\a_or_b_temp_carry__0_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bigger_than_cnt_reg(15),
      I1 => smaller_than_cnt_reg(15),
      I2 => bigger_than_cnt_reg(14),
      I3 => smaller_than_cnt_reg(14),
      O => \a_or_b_temp_carry__0_i_1__7_n_0\
    );
\a_or_b_temp_carry__0_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => bigger_than_cnt_reg(13),
      I1 => smaller_than_cnt_reg(13),
      I2 => smaller_than_cnt_reg(12),
      I3 => bigger_than_cnt_reg(12),
      O => \a_or_b_temp_carry__0_i_2__7_n_0\
    );
\a_or_b_temp_carry__0_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bigger_than_cnt_reg(11),
      I1 => smaller_than_cnt_reg(11),
      I2 => bigger_than_cnt_reg(10),
      I3 => smaller_than_cnt_reg(10),
      O => \a_or_b_temp_carry__0_i_3__7_n_0\
    );
\a_or_b_temp_carry__0_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bigger_than_cnt_reg(9),
      I1 => smaller_than_cnt_reg(9),
      I2 => bigger_than_cnt_reg(8),
      I3 => smaller_than_cnt_reg(8),
      O => \a_or_b_temp_carry__0_i_4__7_n_0\
    );
\a_or_b_temp_carry__0_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => smaller_than_cnt_reg(15),
      I1 => bigger_than_cnt_reg(15),
      I2 => smaller_than_cnt_reg(14),
      I3 => bigger_than_cnt_reg(14),
      O => \a_or_b_temp_carry__0_i_5__7_n_0\
    );
\a_or_b_temp_carry__0_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => smaller_than_cnt_reg(13),
      I1 => bigger_than_cnt_reg(13),
      I2 => smaller_than_cnt_reg(12),
      I3 => bigger_than_cnt_reg(12),
      O => \a_or_b_temp_carry__0_i_6__7_n_0\
    );
\a_or_b_temp_carry__0_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => smaller_than_cnt_reg(11),
      I1 => bigger_than_cnt_reg(11),
      I2 => smaller_than_cnt_reg(10),
      I3 => bigger_than_cnt_reg(10),
      O => \a_or_b_temp_carry__0_i_7__7_n_0\
    );
\a_or_b_temp_carry__0_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => smaller_than_cnt_reg(9),
      I1 => bigger_than_cnt_reg(9),
      I2 => smaller_than_cnt_reg(8),
      I3 => bigger_than_cnt_reg(8),
      O => \a_or_b_temp_carry__0_i_8__7_n_0\
    );
\a_or_b_temp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__0_n_0\,
      CO(3) => \a_or_b_temp_carry__1_n_0\,
      CO(2) => \a_or_b_temp_carry__1_n_1\,
      CO(1) => \a_or_b_temp_carry__1_n_2\,
      CO(0) => \a_or_b_temp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__1_i_1__7_n_0\,
      DI(2) => \a_or_b_temp_carry__1_i_2__7_n_0\,
      DI(1) => \a_or_b_temp_carry__1_i_3__7_n_0\,
      DI(0) => \a_or_b_temp_carry__1_i_4__7_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__1_i_5__7_n_0\,
      S(2) => \a_or_b_temp_carry__1_i_6__7_n_0\,
      S(1) => \a_or_b_temp_carry__1_i_7__7_n_0\,
      S(0) => \a_or_b_temp_carry__1_i_8__7_n_0\
    );
\a_or_b_temp_carry__1_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bigger_than_cnt_reg(23),
      I1 => smaller_than_cnt_reg(23),
      I2 => bigger_than_cnt_reg(22),
      I3 => smaller_than_cnt_reg(22),
      O => \a_or_b_temp_carry__1_i_1__7_n_0\
    );
\a_or_b_temp_carry__1_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bigger_than_cnt_reg(21),
      I1 => smaller_than_cnt_reg(21),
      I2 => bigger_than_cnt_reg(20),
      I3 => smaller_than_cnt_reg(20),
      O => \a_or_b_temp_carry__1_i_2__7_n_0\
    );
\a_or_b_temp_carry__1_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bigger_than_cnt_reg(19),
      I1 => smaller_than_cnt_reg(19),
      I2 => bigger_than_cnt_reg(18),
      I3 => smaller_than_cnt_reg(18),
      O => \a_or_b_temp_carry__1_i_3__7_n_0\
    );
\a_or_b_temp_carry__1_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bigger_than_cnt_reg(17),
      I1 => smaller_than_cnt_reg(17),
      I2 => bigger_than_cnt_reg(16),
      I3 => smaller_than_cnt_reg(16),
      O => \a_or_b_temp_carry__1_i_4__7_n_0\
    );
\a_or_b_temp_carry__1_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => smaller_than_cnt_reg(23),
      I1 => bigger_than_cnt_reg(23),
      I2 => smaller_than_cnt_reg(22),
      I3 => bigger_than_cnt_reg(22),
      O => \a_or_b_temp_carry__1_i_5__7_n_0\
    );
\a_or_b_temp_carry__1_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => smaller_than_cnt_reg(21),
      I1 => bigger_than_cnt_reg(21),
      I2 => smaller_than_cnt_reg(20),
      I3 => bigger_than_cnt_reg(20),
      O => \a_or_b_temp_carry__1_i_6__7_n_0\
    );
\a_or_b_temp_carry__1_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => smaller_than_cnt_reg(19),
      I1 => bigger_than_cnt_reg(19),
      I2 => smaller_than_cnt_reg(18),
      I3 => bigger_than_cnt_reg(18),
      O => \a_or_b_temp_carry__1_i_7__7_n_0\
    );
\a_or_b_temp_carry__1_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => smaller_than_cnt_reg(17),
      I1 => bigger_than_cnt_reg(17),
      I2 => smaller_than_cnt_reg(16),
      I3 => bigger_than_cnt_reg(16),
      O => \a_or_b_temp_carry__1_i_8__7_n_0\
    );
\a_or_b_temp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__1_n_0\,
      CO(3) => \a_or_b_temp_carry__2_n_0\,
      CO(2) => \a_or_b_temp_carry__2_n_1\,
      CO(1) => \a_or_b_temp_carry__2_n_2\,
      CO(0) => \a_or_b_temp_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \a_or_b_temp_carry__2_i_1__7_n_0\,
      DI(2) => \a_or_b_temp_carry__2_i_2__7_n_0\,
      DI(1) => \a_or_b_temp_carry__2_i_3__7_n_0\,
      DI(0) => \a_or_b_temp_carry__2_i_4__7_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \a_or_b_temp_carry__2_i_5__7_n_0\,
      S(2) => \a_or_b_temp_carry__2_i_6__7_n_0\,
      S(1) => \a_or_b_temp_carry__2_i_7__7_n_0\,
      S(0) => \a_or_b_temp_carry__2_i_8__7_n_0\
    );
\a_or_b_temp_carry__2_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bigger_than_cnt_reg(31),
      I1 => smaller_than_cnt_reg(31),
      I2 => bigger_than_cnt_reg(30),
      I3 => smaller_than_cnt_reg(30),
      O => \a_or_b_temp_carry__2_i_1__7_n_0\
    );
\a_or_b_temp_carry__2_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bigger_than_cnt_reg(29),
      I1 => smaller_than_cnt_reg(29),
      I2 => bigger_than_cnt_reg(28),
      I3 => smaller_than_cnt_reg(28),
      O => \a_or_b_temp_carry__2_i_2__7_n_0\
    );
\a_or_b_temp_carry__2_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bigger_than_cnt_reg(27),
      I1 => smaller_than_cnt_reg(27),
      I2 => bigger_than_cnt_reg(26),
      I3 => smaller_than_cnt_reg(26),
      O => \a_or_b_temp_carry__2_i_3__7_n_0\
    );
\a_or_b_temp_carry__2_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bigger_than_cnt_reg(25),
      I1 => smaller_than_cnt_reg(25),
      I2 => bigger_than_cnt_reg(24),
      I3 => smaller_than_cnt_reg(24),
      O => \a_or_b_temp_carry__2_i_4__7_n_0\
    );
\a_or_b_temp_carry__2_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => smaller_than_cnt_reg(31),
      I1 => bigger_than_cnt_reg(31),
      I2 => smaller_than_cnt_reg(30),
      I3 => bigger_than_cnt_reg(30),
      O => \a_or_b_temp_carry__2_i_5__7_n_0\
    );
\a_or_b_temp_carry__2_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => smaller_than_cnt_reg(29),
      I1 => bigger_than_cnt_reg(29),
      I2 => smaller_than_cnt_reg(28),
      I3 => bigger_than_cnt_reg(28),
      O => \a_or_b_temp_carry__2_i_6__7_n_0\
    );
\a_or_b_temp_carry__2_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => smaller_than_cnt_reg(27),
      I1 => bigger_than_cnt_reg(27),
      I2 => smaller_than_cnt_reg(26),
      I3 => bigger_than_cnt_reg(26),
      O => \a_or_b_temp_carry__2_i_7__7_n_0\
    );
\a_or_b_temp_carry__2_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => smaller_than_cnt_reg(25),
      I1 => bigger_than_cnt_reg(25),
      I2 => smaller_than_cnt_reg(24),
      I3 => bigger_than_cnt_reg(24),
      O => \a_or_b_temp_carry__2_i_8__7_n_0\
    );
\a_or_b_temp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_or_b_temp_carry__2_n_0\,
      CO(3 downto 1) => \NLW_a_or_b_temp_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => a_or_b_temp,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \a_or_b_temp_carry__3_i_1_n_0\,
      O(3 downto 0) => \NLW_a_or_b_temp_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \a_or_b_temp_carry__3_i_2__7_n_0\
    );
\a_or_b_temp_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bigger_than_cnt_reg(32),
      I1 => smaller_than_cnt_reg(32),
      O => \a_or_b_temp_carry__3_i_1_n_0\
    );
\a_or_b_temp_carry__3_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => smaller_than_cnt_reg(32),
      I1 => bigger_than_cnt_reg(32),
      O => \a_or_b_temp_carry__3_i_2__7_n_0\
    );
\a_or_b_temp_carry_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bigger_than_cnt_reg(7),
      I1 => smaller_than_cnt_reg(7),
      I2 => bigger_than_cnt_reg(6),
      I3 => smaller_than_cnt_reg(6),
      O => \a_or_b_temp_carry_i_1__7_n_0\
    );
\a_or_b_temp_carry_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bigger_than_cnt_reg(5),
      I1 => smaller_than_cnt_reg(5),
      I2 => bigger_than_cnt_reg(4),
      I3 => smaller_than_cnt_reg(4),
      O => \a_or_b_temp_carry_i_2__7_n_0\
    );
\a_or_b_temp_carry_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bigger_than_cnt_reg(3),
      I1 => smaller_than_cnt_reg(3),
      I2 => bigger_than_cnt_reg(2),
      I3 => smaller_than_cnt_reg(2),
      O => \a_or_b_temp_carry_i_3__7_n_0\
    );
\a_or_b_temp_carry_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bigger_than_cnt_reg(1),
      I1 => smaller_than_cnt_reg(1),
      I2 => bigger_than_cnt_reg(0),
      I3 => smaller_than_cnt_reg(0),
      O => \a_or_b_temp_carry_i_4__7_n_0\
    );
\a_or_b_temp_carry_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => smaller_than_cnt_reg(7),
      I1 => bigger_than_cnt_reg(7),
      I2 => smaller_than_cnt_reg(6),
      I3 => bigger_than_cnt_reg(6),
      O => \a_or_b_temp_carry_i_5__7_n_0\
    );
\a_or_b_temp_carry_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => smaller_than_cnt_reg(5),
      I1 => bigger_than_cnt_reg(5),
      I2 => smaller_than_cnt_reg(4),
      I3 => bigger_than_cnt_reg(4),
      O => \a_or_b_temp_carry_i_6__7_n_0\
    );
\a_or_b_temp_carry_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => smaller_than_cnt_reg(3),
      I1 => bigger_than_cnt_reg(3),
      I2 => smaller_than_cnt_reg(2),
      I3 => bigger_than_cnt_reg(2),
      O => \a_or_b_temp_carry_i_7__7_n_0\
    );
\a_or_b_temp_carry_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => smaller_than_cnt_reg(1),
      I1 => bigger_than_cnt_reg(1),
      I2 => smaller_than_cnt_reg(0),
      I3 => bigger_than_cnt_reg(0),
      O => \a_or_b_temp_carry_i_8__7_n_0\
    );
biggen_than_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => biggen_than_carry_n_0,
      CO(2) => biggen_than_carry_n_1,
      CO(1) => biggen_than_carry_n_2,
      CO(0) => biggen_than_carry_n_3,
      CYINIT => '1',
      DI(3) => \biggen_than_carry_i_1__3_n_0\,
      DI(2) => \biggen_than_carry_i_2__3_n_0\,
      DI(1) => \biggen_than_carry_i_3__3_n_0\,
      DI(0) => \biggen_than_carry_i_4__3_n_0\,
      O(3 downto 0) => NLW_biggen_than_carry_O_UNCONNECTED(3 downto 0),
      S(3) => biggen_than_carry_i_5_n_0,
      S(2) => biggen_than_carry_i_6_n_0,
      S(1) => biggen_than_carry_i_7_n_0,
      S(0) => biggen_than_carry_i_8_n_0
    );
\biggen_than_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => biggen_than_carry_n_0,
      CO(3) => \NLW_biggen_than_carry__0_CO_UNCONNECTED\(3),
      CO(2) => sel,
      CO(1) => \biggen_than_carry__0_n_2\,
      CO(0) => \biggen_than_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \biggen_than_carry__0_i_1__3_n_0\,
      DI(1) => \biggen_than_carry__0_i_2__3_n_0\,
      DI(0) => \biggen_than_carry__0_i_3__3_n_0\,
      O(3 downto 0) => \NLW_biggen_than_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \biggen_than_carry__0_i_4_n_0\,
      S(1) => \biggen_than_carry__0_i_5_n_0\,
      S(0) => \biggen_than_carry__0_i_6_n_0\
    );
\biggen_than_carry__0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \bigger_than_cnt_reg[0]_1\(13),
      I1 => \bigger_than_cnt_reg[0]_0\(12),
      I2 => \bigger_than_cnt_reg[0]_1\(12),
      O => \biggen_than_carry__0_i_1__3_n_0\
    );
\biggen_than_carry__0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bigger_than_cnt_reg[0]_1\(11),
      I1 => \bigger_than_cnt_reg[0]_0\(11),
      I2 => \bigger_than_cnt_reg[0]_1\(10),
      I3 => \bigger_than_cnt_reg[0]_0\(10),
      O => \biggen_than_carry__0_i_2__3_n_0\
    );
\biggen_than_carry__0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bigger_than_cnt_reg[0]_1\(9),
      I1 => \bigger_than_cnt_reg[0]_0\(9),
      I2 => \bigger_than_cnt_reg[0]_1\(8),
      I3 => \bigger_than_cnt_reg[0]_0\(8),
      O => \biggen_than_carry__0_i_3__3_n_0\
    );
\biggen_than_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \bigger_than_cnt_reg[0]_1\(13),
      I1 => \bigger_than_cnt_reg[0]_0\(12),
      I2 => \bigger_than_cnt_reg[0]_1\(12),
      O => \biggen_than_carry__0_i_4_n_0\
    );
\biggen_than_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bigger_than_cnt_reg[0]_0\(11),
      I1 => \bigger_than_cnt_reg[0]_1\(11),
      I2 => \bigger_than_cnt_reg[0]_0\(10),
      I3 => \bigger_than_cnt_reg[0]_1\(10),
      O => \biggen_than_carry__0_i_5_n_0\
    );
\biggen_than_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bigger_than_cnt_reg[0]_0\(9),
      I1 => \bigger_than_cnt_reg[0]_1\(9),
      I2 => \bigger_than_cnt_reg[0]_0\(8),
      I3 => \bigger_than_cnt_reg[0]_1\(8),
      O => \biggen_than_carry__0_i_6_n_0\
    );
\biggen_than_carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bigger_than_cnt_reg[0]_1\(7),
      I1 => \bigger_than_cnt_reg[0]_0\(7),
      I2 => \bigger_than_cnt_reg[0]_1\(6),
      I3 => \bigger_than_cnt_reg[0]_0\(6),
      O => \biggen_than_carry_i_1__3_n_0\
    );
\biggen_than_carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bigger_than_cnt_reg[0]_1\(5),
      I1 => \bigger_than_cnt_reg[0]_0\(5),
      I2 => \bigger_than_cnt_reg[0]_1\(4),
      I3 => \bigger_than_cnt_reg[0]_0\(4),
      O => \biggen_than_carry_i_2__3_n_0\
    );
\biggen_than_carry_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bigger_than_cnt_reg[0]_1\(3),
      I1 => \bigger_than_cnt_reg[0]_0\(3),
      I2 => \bigger_than_cnt_reg[0]_1\(2),
      I3 => \bigger_than_cnt_reg[0]_0\(2),
      O => \biggen_than_carry_i_3__3_n_0\
    );
\biggen_than_carry_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bigger_than_cnt_reg[0]_1\(1),
      I1 => \bigger_than_cnt_reg[0]_0\(1),
      I2 => \bigger_than_cnt_reg[0]_1\(0),
      I3 => \bigger_than_cnt_reg[0]_0\(0),
      O => \biggen_than_carry_i_4__3_n_0\
    );
biggen_than_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bigger_than_cnt_reg[0]_0\(7),
      I1 => \bigger_than_cnt_reg[0]_1\(7),
      I2 => \bigger_than_cnt_reg[0]_0\(6),
      I3 => \bigger_than_cnt_reg[0]_1\(6),
      O => biggen_than_carry_i_5_n_0
    );
biggen_than_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bigger_than_cnt_reg[0]_0\(5),
      I1 => \bigger_than_cnt_reg[0]_1\(5),
      I2 => \bigger_than_cnt_reg[0]_0\(4),
      I3 => \bigger_than_cnt_reg[0]_1\(4),
      O => biggen_than_carry_i_6_n_0
    );
biggen_than_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bigger_than_cnt_reg[0]_0\(3),
      I1 => \bigger_than_cnt_reg[0]_1\(3),
      I2 => \bigger_than_cnt_reg[0]_0\(2),
      I3 => \bigger_than_cnt_reg[0]_1\(2),
      O => biggen_than_carry_i_7_n_0
    );
biggen_than_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bigger_than_cnt_reg[0]_0\(1),
      I1 => \bigger_than_cnt_reg[0]_1\(1),
      I2 => \bigger_than_cnt_reg[0]_0\(0),
      I3 => \bigger_than_cnt_reg[0]_1\(0),
      O => biggen_than_carry_i_8_n_0
    );
\bigger_than_cnt[0]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      O => \bigger_than_cnt[0]_i_2__3_n_0\
    );
\bigger_than_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_1__7_n_7\,
      Q => bigger_than_cnt_reg(0),
      R => reset0
    );
\bigger_than_cnt_reg[0]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bigger_than_cnt_reg[0]_i_1__7_n_0\,
      CO(2) => \bigger_than_cnt_reg[0]_i_1__7_n_1\,
      CO(1) => \bigger_than_cnt_reg[0]_i_1__7_n_2\,
      CO(0) => \bigger_than_cnt_reg[0]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \bigger_than_cnt_reg[0]_i_1__7_n_4\,
      O(2) => \bigger_than_cnt_reg[0]_i_1__7_n_5\,
      O(1) => \bigger_than_cnt_reg[0]_i_1__7_n_6\,
      O(0) => \bigger_than_cnt_reg[0]_i_1__7_n_7\,
      S(3 downto 1) => bigger_than_cnt_reg(3 downto 1),
      S(0) => \bigger_than_cnt[0]_i_2__3_n_0\
    );
\bigger_than_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__7_n_5\,
      Q => bigger_than_cnt_reg(10),
      R => reset0
    );
\bigger_than_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__7_n_4\,
      Q => bigger_than_cnt_reg(11),
      R => reset0
    );
\bigger_than_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__7_n_7\,
      Q => bigger_than_cnt_reg(12),
      R => reset0
    );
\bigger_than_cnt_reg[12]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[8]_i_1__7_n_0\,
      CO(3) => \bigger_than_cnt_reg[12]_i_1__7_n_0\,
      CO(2) => \bigger_than_cnt_reg[12]_i_1__7_n_1\,
      CO(1) => \bigger_than_cnt_reg[12]_i_1__7_n_2\,
      CO(0) => \bigger_than_cnt_reg[12]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[12]_i_1__7_n_4\,
      O(2) => \bigger_than_cnt_reg[12]_i_1__7_n_5\,
      O(1) => \bigger_than_cnt_reg[12]_i_1__7_n_6\,
      O(0) => \bigger_than_cnt_reg[12]_i_1__7_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(15 downto 12)
    );
\bigger_than_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__7_n_6\,
      Q => bigger_than_cnt_reg(13),
      R => reset0
    );
\bigger_than_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__7_n_5\,
      Q => bigger_than_cnt_reg(14),
      R => reset0
    );
\bigger_than_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[12]_i_1__7_n_4\,
      Q => bigger_than_cnt_reg(15),
      R => reset0
    );
\bigger_than_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__7_n_7\,
      Q => bigger_than_cnt_reg(16),
      R => reset0
    );
\bigger_than_cnt_reg[16]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[12]_i_1__7_n_0\,
      CO(3) => \bigger_than_cnt_reg[16]_i_1__7_n_0\,
      CO(2) => \bigger_than_cnt_reg[16]_i_1__7_n_1\,
      CO(1) => \bigger_than_cnt_reg[16]_i_1__7_n_2\,
      CO(0) => \bigger_than_cnt_reg[16]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[16]_i_1__7_n_4\,
      O(2) => \bigger_than_cnt_reg[16]_i_1__7_n_5\,
      O(1) => \bigger_than_cnt_reg[16]_i_1__7_n_6\,
      O(0) => \bigger_than_cnt_reg[16]_i_1__7_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(19 downto 16)
    );
\bigger_than_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__7_n_6\,
      Q => bigger_than_cnt_reg(17),
      R => reset0
    );
\bigger_than_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__7_n_5\,
      Q => bigger_than_cnt_reg(18),
      R => reset0
    );
\bigger_than_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[16]_i_1__7_n_4\,
      Q => bigger_than_cnt_reg(19),
      R => reset0
    );
\bigger_than_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_1__7_n_6\,
      Q => bigger_than_cnt_reg(1),
      R => reset0
    );
\bigger_than_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__7_n_7\,
      Q => bigger_than_cnt_reg(20),
      R => reset0
    );
\bigger_than_cnt_reg[20]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[16]_i_1__7_n_0\,
      CO(3) => \bigger_than_cnt_reg[20]_i_1__7_n_0\,
      CO(2) => \bigger_than_cnt_reg[20]_i_1__7_n_1\,
      CO(1) => \bigger_than_cnt_reg[20]_i_1__7_n_2\,
      CO(0) => \bigger_than_cnt_reg[20]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[20]_i_1__7_n_4\,
      O(2) => \bigger_than_cnt_reg[20]_i_1__7_n_5\,
      O(1) => \bigger_than_cnt_reg[20]_i_1__7_n_6\,
      O(0) => \bigger_than_cnt_reg[20]_i_1__7_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(23 downto 20)
    );
\bigger_than_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__7_n_6\,
      Q => bigger_than_cnt_reg(21),
      R => reset0
    );
\bigger_than_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__7_n_5\,
      Q => bigger_than_cnt_reg(22),
      R => reset0
    );
\bigger_than_cnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[20]_i_1__7_n_4\,
      Q => bigger_than_cnt_reg(23),
      R => reset0
    );
\bigger_than_cnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__7_n_7\,
      Q => bigger_than_cnt_reg(24),
      R => reset0
    );
\bigger_than_cnt_reg[24]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[20]_i_1__7_n_0\,
      CO(3) => \bigger_than_cnt_reg[24]_i_1__7_n_0\,
      CO(2) => \bigger_than_cnt_reg[24]_i_1__7_n_1\,
      CO(1) => \bigger_than_cnt_reg[24]_i_1__7_n_2\,
      CO(0) => \bigger_than_cnt_reg[24]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[24]_i_1__7_n_4\,
      O(2) => \bigger_than_cnt_reg[24]_i_1__7_n_5\,
      O(1) => \bigger_than_cnt_reg[24]_i_1__7_n_6\,
      O(0) => \bigger_than_cnt_reg[24]_i_1__7_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(27 downto 24)
    );
\bigger_than_cnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__7_n_6\,
      Q => bigger_than_cnt_reg(25),
      R => reset0
    );
\bigger_than_cnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__7_n_5\,
      Q => bigger_than_cnt_reg(26),
      R => reset0
    );
\bigger_than_cnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[24]_i_1__7_n_4\,
      Q => bigger_than_cnt_reg(27),
      R => reset0
    );
\bigger_than_cnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__7_n_7\,
      Q => bigger_than_cnt_reg(28),
      R => reset0
    );
\bigger_than_cnt_reg[28]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[24]_i_1__7_n_0\,
      CO(3) => \bigger_than_cnt_reg[28]_i_1__7_n_0\,
      CO(2) => \bigger_than_cnt_reg[28]_i_1__7_n_1\,
      CO(1) => \bigger_than_cnt_reg[28]_i_1__7_n_2\,
      CO(0) => \bigger_than_cnt_reg[28]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[28]_i_1__7_n_4\,
      O(2) => \bigger_than_cnt_reg[28]_i_1__7_n_5\,
      O(1) => \bigger_than_cnt_reg[28]_i_1__7_n_6\,
      O(0) => \bigger_than_cnt_reg[28]_i_1__7_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(31 downto 28)
    );
\bigger_than_cnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__7_n_6\,
      Q => bigger_than_cnt_reg(29),
      R => reset0
    );
\bigger_than_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_1__7_n_5\,
      Q => bigger_than_cnt_reg(2),
      R => reset0
    );
\bigger_than_cnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__7_n_5\,
      Q => bigger_than_cnt_reg(30),
      R => reset0
    );
\bigger_than_cnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[28]_i_1__7_n_4\,
      Q => bigger_than_cnt_reg(31),
      R => reset0
    );
\bigger_than_cnt_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[32]_i_1__7_n_7\,
      Q => bigger_than_cnt_reg(32),
      R => reset0
    );
\bigger_than_cnt_reg[32]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[28]_i_1__7_n_0\,
      CO(3 downto 0) => \NLW_bigger_than_cnt_reg[32]_i_1__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_bigger_than_cnt_reg[32]_i_1__7_O_UNCONNECTED\(3 downto 1),
      O(0) => \bigger_than_cnt_reg[32]_i_1__7_n_7\,
      S(3 downto 1) => B"000",
      S(0) => bigger_than_cnt_reg(32)
    );
\bigger_than_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[0]_i_1__7_n_4\,
      Q => bigger_than_cnt_reg(3),
      R => reset0
    );
\bigger_than_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__7_n_7\,
      Q => bigger_than_cnt_reg(4),
      R => reset0
    );
\bigger_than_cnt_reg[4]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[0]_i_1__7_n_0\,
      CO(3) => \bigger_than_cnt_reg[4]_i_1__7_n_0\,
      CO(2) => \bigger_than_cnt_reg[4]_i_1__7_n_1\,
      CO(1) => \bigger_than_cnt_reg[4]_i_1__7_n_2\,
      CO(0) => \bigger_than_cnt_reg[4]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[4]_i_1__7_n_4\,
      O(2) => \bigger_than_cnt_reg[4]_i_1__7_n_5\,
      O(1) => \bigger_than_cnt_reg[4]_i_1__7_n_6\,
      O(0) => \bigger_than_cnt_reg[4]_i_1__7_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(7 downto 4)
    );
\bigger_than_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__7_n_6\,
      Q => bigger_than_cnt_reg(5),
      R => reset0
    );
\bigger_than_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__7_n_5\,
      Q => bigger_than_cnt_reg(6),
      R => reset0
    );
\bigger_than_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[4]_i_1__7_n_4\,
      Q => bigger_than_cnt_reg(7),
      R => reset0
    );
\bigger_than_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__7_n_7\,
      Q => bigger_than_cnt_reg(8),
      R => reset0
    );
\bigger_than_cnt_reg[8]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \bigger_than_cnt_reg[4]_i_1__7_n_0\,
      CO(3) => \bigger_than_cnt_reg[8]_i_1__7_n_0\,
      CO(2) => \bigger_than_cnt_reg[8]_i_1__7_n_1\,
      CO(1) => \bigger_than_cnt_reg[8]_i_1__7_n_2\,
      CO(0) => \bigger_than_cnt_reg[8]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bigger_than_cnt_reg[8]_i_1__7_n_4\,
      O(2) => \bigger_than_cnt_reg[8]_i_1__7_n_5\,
      O(1) => \bigger_than_cnt_reg[8]_i_1__7_n_6\,
      O(0) => \bigger_than_cnt_reg[8]_i_1__7_n_7\,
      S(3 downto 0) => bigger_than_cnt_reg(11 downto 8)
    );
\bigger_than_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sel,
      D => \bigger_than_cnt_reg[8]_i_1__7_n_6\,
      Q => bigger_than_cnt_reg(9),
      R => reset0
    );
\sampled_final_median_high[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => Q(0),
      I1 => not_first,
      I2 => \sampled_final_median_high_reg[0]\,
      I3 => bs_median_a_or_b,
      O => sampled_final_median_high
    );
\sampled_final_median_low[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => Q(0),
      I1 => bs_median_a_or_b,
      I2 => not_first,
      I3 => \sampled_final_median_high_reg[0]\,
      O => sampled_final_median_low
    );
\smaller_than_cnt[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel,
      O => \smaller_than_cnt[0]_i_1__7_n_0\
    );
\smaller_than_cnt[0]_i_3__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => smaller_than_cnt_reg(0),
      O => \smaller_than_cnt[0]_i_3__7_n_0\
    );
\smaller_than_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__7_n_7\,
      Q => smaller_than_cnt_reg(0),
      R => reset0
    );
\smaller_than_cnt_reg[0]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \smaller_than_cnt_reg[0]_i_2__7_n_0\,
      CO(2) => \smaller_than_cnt_reg[0]_i_2__7_n_1\,
      CO(1) => \smaller_than_cnt_reg[0]_i_2__7_n_2\,
      CO(0) => \smaller_than_cnt_reg[0]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \smaller_than_cnt_reg[0]_i_2__7_n_4\,
      O(2) => \smaller_than_cnt_reg[0]_i_2__7_n_5\,
      O(1) => \smaller_than_cnt_reg[0]_i_2__7_n_6\,
      O(0) => \smaller_than_cnt_reg[0]_i_2__7_n_7\,
      S(3 downto 1) => smaller_than_cnt_reg(3 downto 1),
      S(0) => \smaller_than_cnt[0]_i_3__7_n_0\
    );
\smaller_than_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__7_n_5\,
      Q => smaller_than_cnt_reg(10),
      R => reset0
    );
\smaller_than_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__7_n_4\,
      Q => smaller_than_cnt_reg(11),
      R => reset0
    );
\smaller_than_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__7_n_7\,
      Q => smaller_than_cnt_reg(12),
      R => reset0
    );
\smaller_than_cnt_reg[12]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[8]_i_1__7_n_0\,
      CO(3) => \smaller_than_cnt_reg[12]_i_1__7_n_0\,
      CO(2) => \smaller_than_cnt_reg[12]_i_1__7_n_1\,
      CO(1) => \smaller_than_cnt_reg[12]_i_1__7_n_2\,
      CO(0) => \smaller_than_cnt_reg[12]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[12]_i_1__7_n_4\,
      O(2) => \smaller_than_cnt_reg[12]_i_1__7_n_5\,
      O(1) => \smaller_than_cnt_reg[12]_i_1__7_n_6\,
      O(0) => \smaller_than_cnt_reg[12]_i_1__7_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(15 downto 12)
    );
\smaller_than_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__7_n_6\,
      Q => smaller_than_cnt_reg(13),
      R => reset0
    );
\smaller_than_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__7_n_5\,
      Q => smaller_than_cnt_reg(14),
      R => reset0
    );
\smaller_than_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[12]_i_1__7_n_4\,
      Q => smaller_than_cnt_reg(15),
      R => reset0
    );
\smaller_than_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__7_n_7\,
      Q => smaller_than_cnt_reg(16),
      R => reset0
    );
\smaller_than_cnt_reg[16]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[12]_i_1__7_n_0\,
      CO(3) => \smaller_than_cnt_reg[16]_i_1__7_n_0\,
      CO(2) => \smaller_than_cnt_reg[16]_i_1__7_n_1\,
      CO(1) => \smaller_than_cnt_reg[16]_i_1__7_n_2\,
      CO(0) => \smaller_than_cnt_reg[16]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[16]_i_1__7_n_4\,
      O(2) => \smaller_than_cnt_reg[16]_i_1__7_n_5\,
      O(1) => \smaller_than_cnt_reg[16]_i_1__7_n_6\,
      O(0) => \smaller_than_cnt_reg[16]_i_1__7_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(19 downto 16)
    );
\smaller_than_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__7_n_6\,
      Q => smaller_than_cnt_reg(17),
      R => reset0
    );
\smaller_than_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__7_n_5\,
      Q => smaller_than_cnt_reg(18),
      R => reset0
    );
\smaller_than_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[16]_i_1__7_n_4\,
      Q => smaller_than_cnt_reg(19),
      R => reset0
    );
\smaller_than_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__7_n_6\,
      Q => smaller_than_cnt_reg(1),
      R => reset0
    );
\smaller_than_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__7_n_7\,
      Q => smaller_than_cnt_reg(20),
      R => reset0
    );
\smaller_than_cnt_reg[20]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[16]_i_1__7_n_0\,
      CO(3) => \smaller_than_cnt_reg[20]_i_1__7_n_0\,
      CO(2) => \smaller_than_cnt_reg[20]_i_1__7_n_1\,
      CO(1) => \smaller_than_cnt_reg[20]_i_1__7_n_2\,
      CO(0) => \smaller_than_cnt_reg[20]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[20]_i_1__7_n_4\,
      O(2) => \smaller_than_cnt_reg[20]_i_1__7_n_5\,
      O(1) => \smaller_than_cnt_reg[20]_i_1__7_n_6\,
      O(0) => \smaller_than_cnt_reg[20]_i_1__7_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(23 downto 20)
    );
\smaller_than_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__7_n_6\,
      Q => smaller_than_cnt_reg(21),
      R => reset0
    );
\smaller_than_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__7_n_5\,
      Q => smaller_than_cnt_reg(22),
      R => reset0
    );
\smaller_than_cnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[20]_i_1__7_n_4\,
      Q => smaller_than_cnt_reg(23),
      R => reset0
    );
\smaller_than_cnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__7_n_7\,
      Q => smaller_than_cnt_reg(24),
      R => reset0
    );
\smaller_than_cnt_reg[24]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[20]_i_1__7_n_0\,
      CO(3) => \smaller_than_cnt_reg[24]_i_1__7_n_0\,
      CO(2) => \smaller_than_cnt_reg[24]_i_1__7_n_1\,
      CO(1) => \smaller_than_cnt_reg[24]_i_1__7_n_2\,
      CO(0) => \smaller_than_cnt_reg[24]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[24]_i_1__7_n_4\,
      O(2) => \smaller_than_cnt_reg[24]_i_1__7_n_5\,
      O(1) => \smaller_than_cnt_reg[24]_i_1__7_n_6\,
      O(0) => \smaller_than_cnt_reg[24]_i_1__7_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(27 downto 24)
    );
\smaller_than_cnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__7_n_6\,
      Q => smaller_than_cnt_reg(25),
      R => reset0
    );
\smaller_than_cnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__7_n_5\,
      Q => smaller_than_cnt_reg(26),
      R => reset0
    );
\smaller_than_cnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[24]_i_1__7_n_4\,
      Q => smaller_than_cnt_reg(27),
      R => reset0
    );
\smaller_than_cnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__7_n_7\,
      Q => smaller_than_cnt_reg(28),
      R => reset0
    );
\smaller_than_cnt_reg[28]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[24]_i_1__7_n_0\,
      CO(3) => \smaller_than_cnt_reg[28]_i_1__7_n_0\,
      CO(2) => \smaller_than_cnt_reg[28]_i_1__7_n_1\,
      CO(1) => \smaller_than_cnt_reg[28]_i_1__7_n_2\,
      CO(0) => \smaller_than_cnt_reg[28]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[28]_i_1__7_n_4\,
      O(2) => \smaller_than_cnt_reg[28]_i_1__7_n_5\,
      O(1) => \smaller_than_cnt_reg[28]_i_1__7_n_6\,
      O(0) => \smaller_than_cnt_reg[28]_i_1__7_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(31 downto 28)
    );
\smaller_than_cnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__7_n_6\,
      Q => smaller_than_cnt_reg(29),
      R => reset0
    );
\smaller_than_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__7_n_5\,
      Q => smaller_than_cnt_reg(2),
      R => reset0
    );
\smaller_than_cnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__7_n_5\,
      Q => smaller_than_cnt_reg(30),
      R => reset0
    );
\smaller_than_cnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[28]_i_1__7_n_4\,
      Q => smaller_than_cnt_reg(31),
      R => reset0
    );
\smaller_than_cnt_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[32]_i_1__7_n_7\,
      Q => smaller_than_cnt_reg(32),
      R => reset0
    );
\smaller_than_cnt_reg[32]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[28]_i_1__7_n_0\,
      CO(3 downto 0) => \NLW_smaller_than_cnt_reg[32]_i_1__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_smaller_than_cnt_reg[32]_i_1__7_O_UNCONNECTED\(3 downto 1),
      O(0) => \smaller_than_cnt_reg[32]_i_1__7_n_7\,
      S(3 downto 1) => B"000",
      S(0) => smaller_than_cnt_reg(32)
    );
\smaller_than_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[0]_i_2__7_n_4\,
      Q => smaller_than_cnt_reg(3),
      R => reset0
    );
\smaller_than_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__7_n_7\,
      Q => smaller_than_cnt_reg(4),
      R => reset0
    );
\smaller_than_cnt_reg[4]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[0]_i_2__7_n_0\,
      CO(3) => \smaller_than_cnt_reg[4]_i_1__7_n_0\,
      CO(2) => \smaller_than_cnt_reg[4]_i_1__7_n_1\,
      CO(1) => \smaller_than_cnt_reg[4]_i_1__7_n_2\,
      CO(0) => \smaller_than_cnt_reg[4]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[4]_i_1__7_n_4\,
      O(2) => \smaller_than_cnt_reg[4]_i_1__7_n_5\,
      O(1) => \smaller_than_cnt_reg[4]_i_1__7_n_6\,
      O(0) => \smaller_than_cnt_reg[4]_i_1__7_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(7 downto 4)
    );
\smaller_than_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__7_n_6\,
      Q => smaller_than_cnt_reg(5),
      R => reset0
    );
\smaller_than_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__7_n_5\,
      Q => smaller_than_cnt_reg(6),
      R => reset0
    );
\smaller_than_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[4]_i_1__7_n_4\,
      Q => smaller_than_cnt_reg(7),
      R => reset0
    );
\smaller_than_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__7_n_7\,
      Q => smaller_than_cnt_reg(8),
      R => reset0
    );
\smaller_than_cnt_reg[8]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \smaller_than_cnt_reg[4]_i_1__7_n_0\,
      CO(3) => \smaller_than_cnt_reg[8]_i_1__7_n_0\,
      CO(2) => \smaller_than_cnt_reg[8]_i_1__7_n_1\,
      CO(1) => \smaller_than_cnt_reg[8]_i_1__7_n_2\,
      CO(0) => \smaller_than_cnt_reg[8]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \smaller_than_cnt_reg[8]_i_1__7_n_4\,
      O(2) => \smaller_than_cnt_reg[8]_i_1__7_n_5\,
      O(1) => \smaller_than_cnt_reg[8]_i_1__7_n_6\,
      O(0) => \smaller_than_cnt_reg[8]_i_1__7_n_7\,
      S(3 downto 0) => smaller_than_cnt_reg(11 downto 8)
    );
\smaller_than_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \smaller_than_cnt[0]_i_1__7_n_0\,
      D => \smaller_than_cnt_reg[8]_i_1__7_n_6\,
      Q => smaller_than_cnt_reg(9),
      R => reset0
    );
substact_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => substact_reg0_carry_n_0,
      CO(2) => substact_reg0_carry_n_1,
      CO(1) => substact_reg0_carry_n_2,
      CO(0) => substact_reg0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => a_bigger_than_b(3 downto 0),
      O(3 downto 0) => substact_reg0(3 downto 0),
      S(3) => substact_reg0_carry_i_5_n_0,
      S(2) => substact_reg0_carry_i_6_n_0,
      S(1) => substact_reg0_carry_i_7_n_0,
      S(0) => substact_reg0_carry_i_8_n_0
    );
\substact_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => substact_reg0_carry_n_0,
      CO(3) => \substact_reg0_carry__0_n_0\,
      CO(2) => \substact_reg0_carry__0_n_1\,
      CO(1) => \substact_reg0_carry__0_n_2\,
      CO(0) => \substact_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(7 downto 4),
      O(3 downto 0) => substact_reg0(7 downto 4),
      S(3) => \substact_reg0_carry__0_i_5_n_0\,
      S(2) => \substact_reg0_carry__0_i_6_n_0\,
      S(1) => \substact_reg0_carry__0_i_7_n_0\,
      S(0) => \substact_reg0_carry__0_i_8_n_0\
    );
\substact_reg0_carry__0_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bigger_than_cnt_reg(7),
      I1 => a_or_b_temp,
      I2 => smaller_than_cnt_reg(7),
      O => a_bigger_than_b(7)
    );
\substact_reg0_carry__0_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => a_or_b_temp,
      I2 => smaller_than_cnt_reg(6),
      O => a_bigger_than_b(6)
    );
\substact_reg0_carry__0_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bigger_than_cnt_reg(5),
      I1 => a_or_b_temp,
      I2 => smaller_than_cnt_reg(5),
      O => a_bigger_than_b(5)
    );
\substact_reg0_carry__0_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => a_or_b_temp,
      I2 => smaller_than_cnt_reg(4),
      O => a_bigger_than_b(4)
    );
\substact_reg0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(7),
      I1 => smaller_than_cnt_reg(7),
      O => \substact_reg0_carry__0_i_5_n_0\
    );
\substact_reg0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(6),
      I1 => smaller_than_cnt_reg(6),
      O => \substact_reg0_carry__0_i_6_n_0\
    );
\substact_reg0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(5),
      I1 => smaller_than_cnt_reg(5),
      O => \substact_reg0_carry__0_i_7_n_0\
    );
\substact_reg0_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(4),
      I1 => smaller_than_cnt_reg(4),
      O => \substact_reg0_carry__0_i_8_n_0\
    );
\substact_reg0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__0_n_0\,
      CO(3) => \substact_reg0_carry__1_n_0\,
      CO(2) => \substact_reg0_carry__1_n_1\,
      CO(1) => \substact_reg0_carry__1_n_2\,
      CO(0) => \substact_reg0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => a_bigger_than_b(11 downto 8),
      O(3 downto 0) => substact_reg0(11 downto 8),
      S(3) => \substact_reg0_carry__1_i_5_n_0\,
      S(2) => \substact_reg0_carry__1_i_6_n_0\,
      S(1) => \substact_reg0_carry__1_i_7_n_0\,
      S(0) => \substact_reg0_carry__1_i_8_n_0\
    );
\substact_reg0_carry__1_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bigger_than_cnt_reg(11),
      I1 => a_or_b_temp,
      I2 => smaller_than_cnt_reg(11),
      O => a_bigger_than_b(11)
    );
\substact_reg0_carry__1_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => a_or_b_temp,
      I2 => smaller_than_cnt_reg(10),
      O => a_bigger_than_b(10)
    );
\substact_reg0_carry__1_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bigger_than_cnt_reg(9),
      I1 => a_or_b_temp,
      I2 => smaller_than_cnt_reg(9),
      O => a_bigger_than_b(9)
    );
\substact_reg0_carry__1_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => a_or_b_temp,
      I2 => smaller_than_cnt_reg(8),
      O => a_bigger_than_b(8)
    );
\substact_reg0_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(11),
      I1 => smaller_than_cnt_reg(11),
      O => \substact_reg0_carry__1_i_5_n_0\
    );
\substact_reg0_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(10),
      I1 => smaller_than_cnt_reg(10),
      O => \substact_reg0_carry__1_i_6_n_0\
    );
\substact_reg0_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(9),
      I1 => smaller_than_cnt_reg(9),
      O => \substact_reg0_carry__1_i_7_n_0\
    );
\substact_reg0_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(8),
      I1 => smaller_than_cnt_reg(8),
      O => \substact_reg0_carry__1_i_8_n_0\
    );
\substact_reg0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \substact_reg0_carry__1_n_0\,
      CO(3 downto 1) => \NLW_substact_reg0_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \substact_reg0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => a_bigger_than_b(12),
      O(3 downto 2) => \NLW_substact_reg0_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => substact_reg0(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => \substact_reg0_carry__2_i_2__7_n_0\,
      S(0) => \substact_reg0_carry__2_i_3__7_n_0\
    );
\substact_reg0_carry__2_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => a_or_b_temp,
      I2 => smaller_than_cnt_reg(12),
      O => a_bigger_than_b(12)
    );
\substact_reg0_carry__2_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => smaller_than_cnt_reg(13),
      I1 => bigger_than_cnt_reg(13),
      O => \substact_reg0_carry__2_i_2__7_n_0\
    );
\substact_reg0_carry__2_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(12),
      I1 => smaller_than_cnt_reg(12),
      O => \substact_reg0_carry__2_i_3__7_n_0\
    );
\substact_reg0_carry_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bigger_than_cnt_reg(3),
      I1 => a_or_b_temp,
      I2 => smaller_than_cnt_reg(3),
      O => a_bigger_than_b(3)
    );
\substact_reg0_carry_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => a_or_b_temp,
      I2 => smaller_than_cnt_reg(2),
      O => a_bigger_than_b(2)
    );
\substact_reg0_carry_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bigger_than_cnt_reg(1),
      I1 => a_or_b_temp,
      I2 => smaller_than_cnt_reg(1),
      O => a_bigger_than_b(1)
    );
\substact_reg0_carry_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => a_or_b_temp,
      I2 => smaller_than_cnt_reg(0),
      O => a_bigger_than_b(0)
    );
substact_reg0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(3),
      I1 => smaller_than_cnt_reg(3),
      O => substact_reg0_carry_i_5_n_0
    );
substact_reg0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(2),
      I1 => smaller_than_cnt_reg(2),
      O => substact_reg0_carry_i_6_n_0
    );
substact_reg0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(1),
      I1 => smaller_than_cnt_reg(1),
      O => substact_reg0_carry_i_7_n_0
    );
substact_reg0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bigger_than_cnt_reg(0),
      I1 => smaller_than_cnt_reg(0),
      O => substact_reg0_carry_i_8_n_0
    );
\substact_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset0,
      D => substact_reg0(0),
      Q => \substact_reg_reg[13]_0\(0),
      R => '0'
    );
\substact_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset0,
      D => substact_reg0(10),
      Q => \substact_reg_reg[13]_0\(10),
      R => '0'
    );
\substact_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset0,
      D => substact_reg0(11),
      Q => \substact_reg_reg[13]_0\(11),
      R => '0'
    );
\substact_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset0,
      D => substact_reg0(12),
      Q => \substact_reg_reg[13]_0\(12),
      R => '0'
    );
\substact_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset0,
      D => substact_reg0(13),
      Q => \substact_reg_reg[13]_0\(13),
      R => '0'
    );
\substact_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset0,
      D => substact_reg0(1),
      Q => \substact_reg_reg[13]_0\(1),
      R => '0'
    );
\substact_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset0,
      D => substact_reg0(2),
      Q => \substact_reg_reg[13]_0\(2),
      R => '0'
    );
\substact_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset0,
      D => substact_reg0(3),
      Q => \substact_reg_reg[13]_0\(3),
      R => '0'
    );
\substact_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset0,
      D => substact_reg0(4),
      Q => \substact_reg_reg[13]_0\(4),
      R => '0'
    );
\substact_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset0,
      D => substact_reg0(5),
      Q => \substact_reg_reg[13]_0\(5),
      R => '0'
    );
\substact_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset0,
      D => substact_reg0(6),
      Q => \substact_reg_reg[13]_0\(6),
      R => '0'
    );
\substact_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset0,
      D => substact_reg0(7),
      Q => \substact_reg_reg[13]_0\(7),
      R => '0'
    );
\substact_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset0,
      D => substact_reg0(8),
      Q => \substact_reg_reg[13]_0\(8),
      R => '0'
    );
\substact_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset0,
      D => substact_reg0(9),
      Q => \substact_reg_reg[13]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_tresholding_0_0_binary_searcher is
  port (
    \gpio_cfg[18]\ : out STD_LOGIC;
    \sampled_index_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    median_out : out STD_LOGIC_VECTOR ( 12 downto 0 );
    min_median_valid_out : in STD_LOGIC;
    sample_median_a_or_b : in STD_LOGIC;
    clk : in STD_LOGIC;
    sampled_median_i_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sampled_median_i_array_reg[4]_0\ : in STD_LOGIC;
    \sampled_median_i_array_reg[5]_0\ : in STD_LOGIC;
    \sampled_median_i_array_reg[6]_0\ : in STD_LOGIC;
    \sampled_median_i_array_reg[7]_0\ : in STD_LOGIC;
    \sampled_median_i_array_reg[8]_0\ : in STD_LOGIC;
    \sampled_median_i_array_reg[9]_0\ : in STD_LOGIC;
    \sampled_median_i_array_reg[10]_0\ : in STD_LOGIC;
    gpio_cfg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_median_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \sampled_index_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sampled_min_median_out_reg[13]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sampled_median_log_i_reg[3]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_tresholding_0_0_binary_searcher : entity is "binary_searcher";
end system_tresholding_0_0_binary_searcher;

architecture STRUCTURE of system_tresholding_0_0_binary_searcher is
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal bs_dist_median_i_sampled : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal bs_median_i : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal bs_median_i1 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal \bs_median_i[10]_i_2_n_0\ : STD_LOGIC;
  signal \bs_median_i[10]_i_3_n_0\ : STD_LOGIC;
  signal \bs_median_i[10]_i_4_n_0\ : STD_LOGIC;
  signal \bs_median_i[10]_i_5_n_0\ : STD_LOGIC;
  signal \bs_median_i[12]_i_3_n_0\ : STD_LOGIC;
  signal \bs_median_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \bs_median_i[2]_i_3_n_0\ : STD_LOGIC;
  signal \bs_median_i[2]_i_4_n_0\ : STD_LOGIC;
  signal \bs_median_i[2]_i_5_n_0\ : STD_LOGIC;
  signal \bs_median_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \bs_median_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \bs_median_i[6]_i_4_n_0\ : STD_LOGIC;
  signal \bs_median_i[6]_i_5_n_0\ : STD_LOGIC;
  signal \bs_median_i_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \bs_median_i_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \bs_median_i_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \bs_median_i_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \bs_median_i_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \bs_median_i_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \bs_median_i_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \bs_median_i_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \bs_median_i_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \bs_median_i_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \bs_median_i_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \bs_median_i_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal iter_cnt : STD_LOGIC;
  signal \iter_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \iter_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \iter_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \iter_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal iter_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal lock_median_i_1_n_0 : STD_LOGIC;
  signal lock_median_i_2_n_0 : STD_LOGIC;
  signal lock_median_reg_n_0 : STD_LOGIC;
  signal lock_median_s1 : STD_LOGIC;
  signal median_out2 : STD_LOGIC;
  signal \median_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_10_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_11_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_12_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_13_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_14_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_15_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_16_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_17_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_21_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_22_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_23_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_24_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_25_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_26_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_27_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_28_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_29_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_31_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_32_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_33_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_34_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_35_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_36_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_37_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_38_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_39_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_3_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_40_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_41_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_42_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_4_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_5_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_6_n_0\ : STD_LOGIC;
  signal \median_out[12]_i_7_n_0\ : STD_LOGIC;
  signal \median_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \median_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \median_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \median_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \median_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \median_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \median_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \median_out_reg[12]_i_18_n_0\ : STD_LOGIC;
  signal \median_out_reg[12]_i_18_n_1\ : STD_LOGIC;
  signal \median_out_reg[12]_i_18_n_2\ : STD_LOGIC;
  signal \median_out_reg[12]_i_18_n_3\ : STD_LOGIC;
  signal \median_out_reg[12]_i_19_n_3\ : STD_LOGIC;
  signal \median_out_reg[12]_i_20_n_0\ : STD_LOGIC;
  signal \median_out_reg[12]_i_20_n_1\ : STD_LOGIC;
  signal \median_out_reg[12]_i_20_n_2\ : STD_LOGIC;
  signal \median_out_reg[12]_i_20_n_3\ : STD_LOGIC;
  signal \median_out_reg[12]_i_30_n_0\ : STD_LOGIC;
  signal \median_out_reg[12]_i_30_n_1\ : STD_LOGIC;
  signal \median_out_reg[12]_i_30_n_2\ : STD_LOGIC;
  signal \median_out_reg[12]_i_30_n_3\ : STD_LOGIC;
  signal \median_out_reg[12]_i_30_n_4\ : STD_LOGIC;
  signal \median_out_reg[12]_i_30_n_5\ : STD_LOGIC;
  signal \median_out_reg[12]_i_30_n_6\ : STD_LOGIC;
  signal \median_out_reg[12]_i_30_n_7\ : STD_LOGIC;
  signal \median_out_reg[12]_i_8_n_3\ : STD_LOGIC;
  signal \median_out_reg[12]_i_9_n_2\ : STD_LOGIC;
  signal \median_out_reg[12]_i_9_n_3\ : STD_LOGIC;
  signal not_first : STD_LOGIC;
  signal not_first_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 to 4 );
  signal prev_bs_dist_median_i_sampled : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled[10]_i_2_n_0\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled[10]_i_3_n_0\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled[10]_i_4_n_0\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled[10]_i_5_n_0\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled[13]_i_1_n_0\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled[3]_i_1_n_0\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled[4]_i_1_n_0\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled[5]_i_1_n_0\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled[6]_i_1_n_0\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled[7]_i_1_n_0\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled[8]_i_1_n_0\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled[9]_i_1_n_0\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled_reg_n_0_[0]\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled_reg_n_0_[10]\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled_reg_n_0_[11]\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled_reg_n_0_[12]\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled_reg_n_0_[13]\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled_reg_n_0_[1]\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled_reg_n_0_[2]\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled_reg_n_0_[3]\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled_reg_n_0_[4]\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled_reg_n_0_[5]\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled_reg_n_0_[6]\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled_reg_n_0_[7]\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled_reg_n_0_[8]\ : STD_LOGIC;
  signal \prev_bs_dist_median_i_sampled_reg_n_0_[9]\ : STD_LOGIC;
  signal reset_bs_median : STD_LOGIC;
  signal reset_median : STD_LOGIC;
  signal reset_median_i_1_n_0 : STD_LOGIC;
  signal reset_median_reg_n_0 : STD_LOGIC;
  signal sample_median_a_or_b_reg_n_0 : STD_LOGIC;
  signal sampled_final_median_high : STD_LOGIC;
  signal \sampled_final_median_high[10]_i_1_n_0\ : STD_LOGIC;
  signal \sampled_final_median_high[11]_i_2_n_0\ : STD_LOGIC;
  signal \sampled_final_median_high[12]_i_1_n_0\ : STD_LOGIC;
  signal \sampled_final_median_high[3]_i_1_n_0\ : STD_LOGIC;
  signal \sampled_final_median_high[4]_i_1_n_0\ : STD_LOGIC;
  signal \sampled_final_median_high[5]_i_1_n_0\ : STD_LOGIC;
  signal \sampled_final_median_high[6]_i_1_n_0\ : STD_LOGIC;
  signal \sampled_final_median_high[7]_i_1_n_0\ : STD_LOGIC;
  signal \sampled_final_median_high[8]_i_1_n_0\ : STD_LOGIC;
  signal \sampled_final_median_high[9]_i_1_n_0\ : STD_LOGIC;
  signal \sampled_final_median_high_reg_n_0_[0]\ : STD_LOGIC;
  signal \sampled_final_median_high_reg_n_0_[10]\ : STD_LOGIC;
  signal \sampled_final_median_high_reg_n_0_[11]\ : STD_LOGIC;
  signal \sampled_final_median_high_reg_n_0_[12]\ : STD_LOGIC;
  signal \sampled_final_median_high_reg_n_0_[1]\ : STD_LOGIC;
  signal \sampled_final_median_high_reg_n_0_[2]\ : STD_LOGIC;
  signal \sampled_final_median_high_reg_n_0_[3]\ : STD_LOGIC;
  signal \sampled_final_median_high_reg_n_0_[4]\ : STD_LOGIC;
  signal \sampled_final_median_high_reg_n_0_[5]\ : STD_LOGIC;
  signal \sampled_final_median_high_reg_n_0_[6]\ : STD_LOGIC;
  signal \sampled_final_median_high_reg_n_0_[7]\ : STD_LOGIC;
  signal \sampled_final_median_high_reg_n_0_[8]\ : STD_LOGIC;
  signal \sampled_final_median_high_reg_n_0_[9]\ : STD_LOGIC;
  signal sampled_final_median_log_i_array0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \sampled_final_median_log_i_array_reg_n_0_[0]\ : STD_LOGIC;
  signal \sampled_final_median_log_i_array_reg_n_0_[1]\ : STD_LOGIC;
  signal \sampled_final_median_log_i_array_reg_n_0_[2]\ : STD_LOGIC;
  signal \sampled_final_median_log_i_array_reg_n_0_[3]\ : STD_LOGIC;
  signal \sampled_final_median_log_i_array_reg_n_0_[4]\ : STD_LOGIC;
  signal sampled_final_median_low : STD_LOGIC;
  signal \sampled_final_median_low[10]_i_2_n_0\ : STD_LOGIC;
  signal \sampled_final_median_low[12]_i_1_n_0\ : STD_LOGIC;
  signal \sampled_final_median_low[2]_i_1_n_0\ : STD_LOGIC;
  signal \sampled_final_median_low[3]_i_1_n_0\ : STD_LOGIC;
  signal \sampled_final_median_low[4]_i_1_n_0\ : STD_LOGIC;
  signal \sampled_final_median_low[5]_i_1_n_0\ : STD_LOGIC;
  signal \sampled_final_median_low[6]_i_1_n_0\ : STD_LOGIC;
  signal \sampled_final_median_low[7]_i_1_n_0\ : STD_LOGIC;
  signal \sampled_final_median_low[8]_i_1_n_0\ : STD_LOGIC;
  signal \sampled_final_median_low[9]_i_1_n_0\ : STD_LOGIC;
  signal \sampled_final_median_low_reg_n_0_[0]\ : STD_LOGIC;
  signal \sampled_final_median_low_reg_n_0_[10]\ : STD_LOGIC;
  signal \sampled_final_median_low_reg_n_0_[11]\ : STD_LOGIC;
  signal \sampled_final_median_low_reg_n_0_[12]\ : STD_LOGIC;
  signal \sampled_final_median_low_reg_n_0_[1]\ : STD_LOGIC;
  signal \sampled_final_median_low_reg_n_0_[2]\ : STD_LOGIC;
  signal \sampled_final_median_low_reg_n_0_[3]\ : STD_LOGIC;
  signal \sampled_final_median_low_reg_n_0_[4]\ : STD_LOGIC;
  signal \sampled_final_median_low_reg_n_0_[5]\ : STD_LOGIC;
  signal \sampled_final_median_low_reg_n_0_[6]\ : STD_LOGIC;
  signal \sampled_final_median_low_reg_n_0_[7]\ : STD_LOGIC;
  signal \sampled_final_median_low_reg_n_0_[8]\ : STD_LOGIC;
  signal \sampled_final_median_low_reg_n_0_[9]\ : STD_LOGIC;
  signal \sampled_median_i_array_reg_n_0_[10]\ : STD_LOGIC;
  signal \sampled_median_i_array_reg_n_0_[3]\ : STD_LOGIC;
  signal \sampled_median_i_array_reg_n_0_[4]\ : STD_LOGIC;
  signal \sampled_median_i_array_reg_n_0_[5]\ : STD_LOGIC;
  signal \sampled_median_i_array_reg_n_0_[6]\ : STD_LOGIC;
  signal \sampled_median_i_array_reg_n_0_[7]\ : STD_LOGIC;
  signal \sampled_median_i_array_reg_n_0_[8]\ : STD_LOGIC;
  signal \sampled_median_i_array_reg_n_0_[9]\ : STD_LOGIC;
  signal \sampled_median_log_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \sampled_median_log_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \sampled_median_log_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \sampled_median_log_i_reg_n_0_[3]\ : STD_LOGIC;
  signal sampled_min_median_out : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal sampled_min_median_out_2 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal substact_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \NLW_bs_median_i_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bs_median_i_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bs_median_i_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_median_out_reg[12]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_median_out_reg[12]_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_median_out_reg[12]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_median_out_reg[12]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_median_out_reg[12]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_median_out_reg[12]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_median_out_reg[12]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_median_out_reg[12]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "IDLE:0001,CAL_VALUES_1:0010,CAL_VALUES_2:0100,CAL_AVG:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "IDLE:0001,CAL_VALUES_1:0010,CAL_VALUES_2:0100,CAL_AVG:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "IDLE:0001,CAL_VALUES_1:0010,CAL_VALUES_2:0100,CAL_AVG:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "IDLE:0001,CAL_VALUES_1:0010,CAL_VALUES_2:0100,CAL_AVG:1000";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \iter_cnt[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \iter_cnt[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \iter_cnt[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \iter_cnt[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of lock_median_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \median_out[12]_i_10\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \median_out[12]_i_14\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \median_out[12]_i_15\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \median_out[12]_i_27\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \median_out[12]_i_5\ : label is "soft_lutpair22";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \median_out_reg[12]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \median_out_reg[12]_i_9\ : label is 11;
  attribute SOFT_HLUTNM of \prev_bs_dist_median_i_sampled[10]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \prev_bs_dist_median_i_sampled[10]_i_5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \prev_bs_dist_median_i_sampled[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \prev_bs_dist_median_i_sampled[4]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \prev_bs_dist_median_i_sampled[5]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \prev_bs_dist_median_i_sampled[6]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \prev_bs_dist_median_i_sampled[7]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \prev_bs_dist_median_i_sampled[8]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \prev_bs_dist_median_i_sampled[9]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \sampled_final_median_high[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sampled_final_median_log_i_array[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \sampled_final_median_log_i_array[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \sampled_final_median_log_i_array[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \sampled_final_median_log_i_array[4]_i_2\ : label is "soft_lutpair18";
begin
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF40"
    )
        port map (
      I0 => lock_median_reg_n_0,
      I1 => min_median_valid_out,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_state_reg_n_0_[2]\,
      I5 => reset_median,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[3]_i_1_n_0\,
      D => \FSM_onehot_state_reg_n_0_[3]\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[3]_i_1_n_0\,
      D => \FSM_onehot_state_reg_n_0_[0]\,
      Q => reset_median,
      R => '0'
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[3]_i_1_n_0\,
      D => reset_median,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => '0'
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[3]_i_1_n_0\,
      D => \FSM_onehot_state_reg_n_0_[2]\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => '0'
    );
\bs_dist_median_i_sampled_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => substact_reg(0),
      Q => bs_dist_median_i_sampled(0),
      R => '0'
    );
\bs_dist_median_i_sampled_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => substact_reg(10),
      Q => bs_dist_median_i_sampled(10),
      R => '0'
    );
\bs_dist_median_i_sampled_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => substact_reg(11),
      Q => bs_dist_median_i_sampled(11),
      R => '0'
    );
\bs_dist_median_i_sampled_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => substact_reg(12),
      Q => bs_dist_median_i_sampled(12),
      R => '0'
    );
\bs_dist_median_i_sampled_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => substact_reg(13),
      Q => bs_dist_median_i_sampled(13),
      R => '0'
    );
\bs_dist_median_i_sampled_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => substact_reg(1),
      Q => bs_dist_median_i_sampled(1),
      R => '0'
    );
\bs_dist_median_i_sampled_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => substact_reg(2),
      Q => bs_dist_median_i_sampled(2),
      R => '0'
    );
\bs_dist_median_i_sampled_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => substact_reg(3),
      Q => bs_dist_median_i_sampled(3),
      R => '0'
    );
\bs_dist_median_i_sampled_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => substact_reg(4),
      Q => bs_dist_median_i_sampled(4),
      R => '0'
    );
\bs_dist_median_i_sampled_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => substact_reg(5),
      Q => bs_dist_median_i_sampled(5),
      R => '0'
    );
\bs_dist_median_i_sampled_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => substact_reg(6),
      Q => bs_dist_median_i_sampled(6),
      R => '0'
    );
\bs_dist_median_i_sampled_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => substact_reg(7),
      Q => bs_dist_median_i_sampled(7),
      R => '0'
    );
\bs_dist_median_i_sampled_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => substact_reg(8),
      Q => bs_dist_median_i_sampled(8),
      R => '0'
    );
\bs_dist_median_i_sampled_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => substact_reg(9),
      Q => bs_dist_median_i_sampled(9),
      R => '0'
    );
\bs_median_i[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sampled_final_median_high_reg_n_0_[11]\,
      I1 => \sampled_final_median_low_reg_n_0_[11]\,
      O => \bs_median_i[10]_i_2_n_0\
    );
\bs_median_i[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sampled_final_median_high_reg_n_0_[10]\,
      I1 => \sampled_final_median_low_reg_n_0_[10]\,
      O => \bs_median_i[10]_i_3_n_0\
    );
\bs_median_i[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sampled_final_median_high_reg_n_0_[9]\,
      I1 => \sampled_final_median_low_reg_n_0_[9]\,
      O => \bs_median_i[10]_i_4_n_0\
    );
\bs_median_i[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sampled_final_median_high_reg_n_0_[8]\,
      I1 => \sampled_final_median_low_reg_n_0_[8]\,
      O => \bs_median_i[10]_i_5_n_0\
    );
\bs_median_i[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => lock_median_reg_n_0,
      O => reset_bs_median
    );
\bs_median_i[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sampled_final_median_high_reg_n_0_[12]\,
      I1 => \sampled_final_median_low_reg_n_0_[12]\,
      O => \bs_median_i[12]_i_3_n_0\
    );
\bs_median_i[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sampled_final_median_high_reg_n_0_[3]\,
      I1 => \sampled_final_median_low_reg_n_0_[3]\,
      O => \bs_median_i[2]_i_2_n_0\
    );
\bs_median_i[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sampled_final_median_high_reg_n_0_[2]\,
      I1 => \sampled_final_median_low_reg_n_0_[2]\,
      O => \bs_median_i[2]_i_3_n_0\
    );
\bs_median_i[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sampled_final_median_high_reg_n_0_[1]\,
      I1 => \sampled_final_median_low_reg_n_0_[1]\,
      O => \bs_median_i[2]_i_4_n_0\
    );
\bs_median_i[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sampled_final_median_high_reg_n_0_[0]\,
      I1 => \sampled_final_median_low_reg_n_0_[0]\,
      O => \bs_median_i[2]_i_5_n_0\
    );
\bs_median_i[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sampled_final_median_high_reg_n_0_[7]\,
      I1 => \sampled_final_median_low_reg_n_0_[7]\,
      O => \bs_median_i[6]_i_2_n_0\
    );
\bs_median_i[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sampled_final_median_high_reg_n_0_[6]\,
      I1 => \sampled_final_median_low_reg_n_0_[6]\,
      O => \bs_median_i[6]_i_3_n_0\
    );
\bs_median_i[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sampled_final_median_high_reg_n_0_[5]\,
      I1 => \sampled_final_median_low_reg_n_0_[5]\,
      O => \bs_median_i[6]_i_4_n_0\
    );
\bs_median_i[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sampled_final_median_high_reg_n_0_[4]\,
      I1 => \sampled_final_median_low_reg_n_0_[4]\,
      O => \bs_median_i[6]_i_5_n_0\
    );
\bs_median_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_bs_median,
      D => bs_median_i1(1),
      Q => bs_median_i(0),
      R => '0'
    );
\bs_median_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_bs_median,
      D => bs_median_i1(11),
      Q => bs_median_i(10),
      R => '0'
    );
\bs_median_i_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bs_median_i_reg[6]_i_1_n_0\,
      CO(3) => \bs_median_i_reg[10]_i_1_n_0\,
      CO(2) => \bs_median_i_reg[10]_i_1_n_1\,
      CO(1) => \bs_median_i_reg[10]_i_1_n_2\,
      CO(0) => \bs_median_i_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sampled_final_median_high_reg_n_0_[11]\,
      DI(2) => \sampled_final_median_high_reg_n_0_[10]\,
      DI(1) => \sampled_final_median_high_reg_n_0_[9]\,
      DI(0) => \sampled_final_median_high_reg_n_0_[8]\,
      O(3 downto 0) => bs_median_i1(11 downto 8),
      S(3) => \bs_median_i[10]_i_2_n_0\,
      S(2) => \bs_median_i[10]_i_3_n_0\,
      S(1) => \bs_median_i[10]_i_4_n_0\,
      S(0) => \bs_median_i[10]_i_5_n_0\
    );
\bs_median_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_bs_median,
      D => bs_median_i1(12),
      Q => bs_median_i(11),
      R => '0'
    );
\bs_median_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_bs_median,
      D => bs_median_i1(13),
      Q => bs_median_i(12),
      R => '0'
    );
\bs_median_i_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bs_median_i_reg[10]_i_1_n_0\,
      CO(3 downto 2) => \NLW_bs_median_i_reg[12]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => bs_median_i1(13),
      CO(0) => \NLW_bs_median_i_reg[12]_i_2_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sampled_final_median_high_reg_n_0_[12]\,
      O(3 downto 1) => \NLW_bs_median_i_reg[12]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => bs_median_i1(12),
      S(3 downto 1) => B"001",
      S(0) => \bs_median_i[12]_i_3_n_0\
    );
\bs_median_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_bs_median,
      D => bs_median_i1(2),
      Q => bs_median_i(1),
      R => '0'
    );
\bs_median_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_bs_median,
      D => bs_median_i1(3),
      Q => bs_median_i(2),
      R => '0'
    );
\bs_median_i_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bs_median_i_reg[2]_i_1_n_0\,
      CO(2) => \bs_median_i_reg[2]_i_1_n_1\,
      CO(1) => \bs_median_i_reg[2]_i_1_n_2\,
      CO(0) => \bs_median_i_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sampled_final_median_high_reg_n_0_[3]\,
      DI(2) => \sampled_final_median_high_reg_n_0_[2]\,
      DI(1) => \sampled_final_median_high_reg_n_0_[1]\,
      DI(0) => \sampled_final_median_high_reg_n_0_[0]\,
      O(3 downto 1) => bs_median_i1(3 downto 1),
      O(0) => \NLW_bs_median_i_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \bs_median_i[2]_i_2_n_0\,
      S(2) => \bs_median_i[2]_i_3_n_0\,
      S(1) => \bs_median_i[2]_i_4_n_0\,
      S(0) => \bs_median_i[2]_i_5_n_0\
    );
\bs_median_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_bs_median,
      D => bs_median_i1(4),
      Q => bs_median_i(3),
      R => '0'
    );
\bs_median_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_bs_median,
      D => bs_median_i1(5),
      Q => bs_median_i(4),
      R => '0'
    );
\bs_median_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_bs_median,
      D => bs_median_i1(6),
      Q => bs_median_i(5),
      R => '0'
    );
\bs_median_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_bs_median,
      D => bs_median_i1(7),
      Q => bs_median_i(6),
      R => '0'
    );
\bs_median_i_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bs_median_i_reg[2]_i_1_n_0\,
      CO(3) => \bs_median_i_reg[6]_i_1_n_0\,
      CO(2) => \bs_median_i_reg[6]_i_1_n_1\,
      CO(1) => \bs_median_i_reg[6]_i_1_n_2\,
      CO(0) => \bs_median_i_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sampled_final_median_high_reg_n_0_[7]\,
      DI(2) => \sampled_final_median_high_reg_n_0_[6]\,
      DI(1) => \sampled_final_median_high_reg_n_0_[5]\,
      DI(0) => \sampled_final_median_high_reg_n_0_[4]\,
      O(3 downto 0) => bs_median_i1(7 downto 4),
      S(3) => \bs_median_i[6]_i_2_n_0\,
      S(2) => \bs_median_i[6]_i_3_n_0\,
      S(1) => \bs_median_i[6]_i_4_n_0\,
      S(0) => \bs_median_i[6]_i_5_n_0\
    );
\bs_median_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_bs_median,
      D => bs_median_i1(8),
      Q => bs_median_i(7),
      R => '0'
    );
\bs_median_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_bs_median,
      D => bs_median_i1(9),
      Q => bs_median_i(8),
      R => '0'
    );
\bs_median_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_bs_median,
      D => bs_median_i1(10),
      Q => bs_median_i(9),
      R => '0'
    );
\iter_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => not_first,
      I1 => reset_median_reg_n_0,
      I2 => iter_cnt_reg(0),
      O => \iter_cnt[0]_i_1_n_0\
    );
\iter_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => not_first,
      I1 => reset_median_reg_n_0,
      I2 => iter_cnt_reg(0),
      I3 => iter_cnt_reg(1),
      O => \iter_cnt[1]_i_1_n_0\
    );
\iter_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02202020"
    )
        port map (
      I0 => not_first,
      I1 => reset_median_reg_n_0,
      I2 => iter_cnt_reg(2),
      I3 => iter_cnt_reg(1),
      I4 => iter_cnt_reg(0),
      O => \iter_cnt[2]_i_1_n_0\
    );
\iter_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220202020202020"
    )
        port map (
      I0 => not_first,
      I1 => reset_median_reg_n_0,
      I2 => iter_cnt_reg(3),
      I3 => iter_cnt_reg(2),
      I4 => iter_cnt_reg(0),
      I5 => iter_cnt_reg(1),
      O => \iter_cnt[3]_i_1_n_0\
    );
\iter_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => iter_cnt_reg(4),
      I1 => iter_cnt_reg(3),
      I2 => iter_cnt_reg(1),
      I3 => iter_cnt_reg(0),
      I4 => iter_cnt_reg(2),
      O => p_0_in(4)
    );
\iter_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => \iter_cnt[0]_i_1_n_0\,
      Q => iter_cnt_reg(0),
      R => '0'
    );
\iter_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => \iter_cnt[1]_i_1_n_0\,
      Q => iter_cnt_reg(1),
      R => '0'
    );
\iter_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => \iter_cnt[2]_i_1_n_0\,
      Q => iter_cnt_reg(2),
      R => '0'
    );
\iter_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => \iter_cnt[3]_i_1_n_0\,
      Q => iter_cnt_reg(3),
      R => '0'
    );
\iter_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => p_0_in(4),
      Q => iter_cnt_reg(4),
      R => iter_cnt
    );
lock_median_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFFEAEAEAEA"
    )
        port map (
      I0 => \median_out[12]_i_7_n_0\,
      I1 => \median_out_reg[12]_i_8_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => reset_median,
      I4 => lock_median_i_2_n_0,
      I5 => lock_median_reg_n_0,
      O => lock_median_i_1_n_0
    );
lock_median_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => not_first,
      I1 => reset_median_reg_n_0,
      O => lock_median_i_2_n_0
    );
lock_median_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => lock_median_i_1_n_0,
      Q => lock_median_reg_n_0,
      R => '0'
    );
lock_median_s1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => lock_median_reg_n_0,
      Q => lock_median_s1,
      R => '0'
    );
lock_threshold_inv_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEE0EEE"
    )
        port map (
      I0 => gpio_cfg(1),
      I1 => E(0),
      I2 => gpio_cfg(0),
      I3 => lock_median_reg_n_0,
      I4 => lock_median_s1,
      O => \gpio_cfg[18]\
    );
median_i_arraynst: entity work.system_tresholding_0_0_median_searcher_i_7
     port map (
      Q(1) => \FSM_onehot_state_reg_n_0_[3]\,
      Q(0) => reset_median,
      \bigger_than_cnt_reg[0]_0\(12 downto 0) => bs_median_i(12 downto 0),
      \bigger_than_cnt_reg[0]_1\(13 downto 0) => Q(13 downto 0),
      clk => clk,
      min_median_valid_out => min_median_valid_out,
      not_first => not_first,
      sampled_final_median_high => sampled_final_median_high,
      \sampled_final_median_high_reg[0]\ => reset_median_reg_n_0,
      sampled_final_median_low => sampled_final_median_low,
      \smaller_than_cnt_reg[0]_0\ => lock_median_reg_n_0,
      \substact_reg_reg[13]_0\(13 downto 0) => substact_reg(13 downto 0)
    );
\median_out[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDFFC800"
    )
        port map (
      I0 => \median_out[12]_i_4_n_0\,
      I1 => bs_median_i(10),
      I2 => \median_out[12]_i_3_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => \sampled_median_i_array_reg_n_0_[10]\,
      O => \median_out[10]_i_1_n_0\
    );
\median_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11FF11FF000F11FF"
    )
        port map (
      I0 => \median_out[12]_i_3_n_0\,
      I1 => \median_out[12]_i_4_n_0\,
      I2 => \median_out[12]_i_5_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => \median_out[12]_i_6_n_0\,
      I5 => \median_out[12]_i_7_n_0\,
      O => \median_out[12]_i_1_n_0\
    );
\median_out[12]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => iter_cnt_reg(2),
      I1 => iter_cnt_reg(4),
      I2 => iter_cnt_reg(3),
      I3 => iter_cnt_reg(1),
      I4 => iter_cnt_reg(0),
      O => \median_out[12]_i_10_n_0\
    );
\median_out[12]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sampled_min_median_out_2(3),
      I1 => sampled_min_median_out_2(2),
      I2 => sampled_min_median_out_2(11),
      I3 => sampled_min_median_out_2(9),
      O => \median_out[12]_i_11_n_0\
    );
\median_out[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sampled_min_median_out_2(12),
      I1 => sampled_min_median_out_2(5),
      I2 => sampled_min_median_out_2(4),
      I3 => sampled_min_median_out_2(7),
      I4 => sampled_min_median_out_2(6),
      I5 => sampled_min_median_out_2(8),
      O => \median_out[12]_i_12_n_0\
    );
\median_out[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => bs_dist_median_i_sampled(8),
      I1 => bs_dist_median_i_sampled(11),
      I2 => bs_dist_median_i_sampled(9),
      I3 => bs_dist_median_i_sampled(10),
      I4 => bs_dist_median_i_sampled(13),
      I5 => bs_dist_median_i_sampled(12),
      O => \median_out[12]_i_13_n_0\
    );
\median_out[12]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bs_dist_median_i_sampled(2),
      I1 => bs_dist_median_i_sampled(3),
      O => \median_out[12]_i_14_n_0\
    );
\median_out[12]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => bs_dist_median_i_sampled(5),
      I1 => bs_dist_median_i_sampled(4),
      I2 => bs_dist_median_i_sampled(7),
      I3 => bs_dist_median_i_sampled(6),
      O => \median_out[12]_i_15_n_0\
    );
\median_out[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \median_out[12]_i_27_n_0\,
      I1 => bs_dist_median_i_sampled(9),
      I2 => bs_dist_median_i_sampled(2),
      I3 => bs_dist_median_i_sampled(10),
      I4 => bs_dist_median_i_sampled(1),
      I5 => bs_dist_median_i_sampled(8),
      O => \median_out[12]_i_16_n_0\
    );
\median_out[12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => bs_dist_median_i_sampled(11),
      I1 => bs_dist_median_i_sampled(7),
      I2 => bs_dist_median_i_sampled(3),
      I3 => bs_dist_median_i_sampled(12),
      I4 => bs_dist_median_i_sampled(6),
      I5 => bs_dist_median_i_sampled(13),
      O => \median_out[12]_i_17_n_0\
    );
\median_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAFBFAFAF"
    )
        port map (
      I0 => \median_out[12]_i_7_n_0\,
      I1 => \median_out_reg[12]_i_8_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => median_out2,
      I4 => \median_out[12]_i_10_n_0\,
      I5 => \median_out[12]_i_5_n_0\,
      O => \median_out[12]_i_2_n_0\
    );
\median_out[12]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bs_dist_median_i_sampled(13),
      I1 => \prev_bs_dist_median_i_sampled_reg_n_0_[13]\,
      I2 => bs_dist_median_i_sampled(12),
      I3 => \prev_bs_dist_median_i_sampled_reg_n_0_[12]\,
      O => \median_out[12]_i_21_n_0\
    );
\median_out[12]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bs_dist_median_i_sampled(11),
      I1 => \prev_bs_dist_median_i_sampled_reg_n_0_[11]\,
      I2 => bs_dist_median_i_sampled(10),
      I3 => \prev_bs_dist_median_i_sampled_reg_n_0_[10]\,
      O => \median_out[12]_i_22_n_0\
    );
\median_out[12]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bs_dist_median_i_sampled(9),
      I1 => \prev_bs_dist_median_i_sampled_reg_n_0_[9]\,
      I2 => bs_dist_median_i_sampled(8),
      I3 => \prev_bs_dist_median_i_sampled_reg_n_0_[8]\,
      O => \median_out[12]_i_23_n_0\
    );
\median_out[12]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \prev_bs_dist_median_i_sampled_reg_n_0_[13]\,
      I1 => bs_dist_median_i_sampled(13),
      I2 => \prev_bs_dist_median_i_sampled_reg_n_0_[12]\,
      I3 => bs_dist_median_i_sampled(12),
      O => \median_out[12]_i_24_n_0\
    );
\median_out[12]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \prev_bs_dist_median_i_sampled_reg_n_0_[11]\,
      I1 => bs_dist_median_i_sampled(11),
      I2 => \prev_bs_dist_median_i_sampled_reg_n_0_[10]\,
      I3 => bs_dist_median_i_sampled(10),
      O => \median_out[12]_i_25_n_0\
    );
\median_out[12]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \prev_bs_dist_median_i_sampled_reg_n_0_[9]\,
      I1 => bs_dist_median_i_sampled(9),
      I2 => \prev_bs_dist_median_i_sampled_reg_n_0_[8]\,
      I3 => bs_dist_median_i_sampled(8),
      O => \median_out[12]_i_26_n_0\
    );
\median_out[12]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bs_dist_median_i_sampled(4),
      I1 => bs_dist_median_i_sampled(5),
      O => \median_out[12]_i_27_n_0\
    );
\median_out[12]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \median_out_reg[12]_i_30_n_5\,
      I1 => iter_cnt_reg(3),
      I2 => \median_out_reg[12]_i_19_n_3\,
      I3 => iter_cnt_reg(4),
      I4 => \median_out_reg[12]_i_30_n_4\,
      O => \median_out[12]_i_28_n_0\
    );
\median_out[12]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \median_out_reg[12]_i_30_n_6\,
      I1 => iter_cnt_reg(2),
      I2 => iter_cnt_reg(0),
      I3 => \sampled_final_median_log_i_array_reg_n_0_[0]\,
      I4 => iter_cnt_reg(1),
      I5 => \median_out_reg[12]_i_30_n_7\,
      O => \median_out[12]_i_29_n_0\
    );
\median_out[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \median_out[12]_i_11_n_0\,
      I1 => sampled_min_median_out_2(1),
      I2 => sampled_min_median_out_2(10),
      I3 => sampled_min_median_out_2(13),
      I4 => \median_out[12]_i_12_n_0\,
      O => \median_out[12]_i_3_n_0\
    );
\median_out[12]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bs_dist_median_i_sampled(7),
      I1 => \prev_bs_dist_median_i_sampled_reg_n_0_[7]\,
      I2 => bs_dist_median_i_sampled(6),
      I3 => \prev_bs_dist_median_i_sampled_reg_n_0_[6]\,
      O => \median_out[12]_i_31_n_0\
    );
\median_out[12]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bs_dist_median_i_sampled(5),
      I1 => \prev_bs_dist_median_i_sampled_reg_n_0_[5]\,
      I2 => bs_dist_median_i_sampled(4),
      I3 => \prev_bs_dist_median_i_sampled_reg_n_0_[4]\,
      O => \median_out[12]_i_32_n_0\
    );
\median_out[12]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bs_dist_median_i_sampled(3),
      I1 => \prev_bs_dist_median_i_sampled_reg_n_0_[3]\,
      I2 => bs_dist_median_i_sampled(2),
      I3 => \prev_bs_dist_median_i_sampled_reg_n_0_[2]\,
      O => \median_out[12]_i_33_n_0\
    );
\median_out[12]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => bs_dist_median_i_sampled(1),
      I1 => \prev_bs_dist_median_i_sampled_reg_n_0_[1]\,
      I2 => bs_dist_median_i_sampled(0),
      I3 => \prev_bs_dist_median_i_sampled_reg_n_0_[0]\,
      O => \median_out[12]_i_34_n_0\
    );
\median_out[12]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \prev_bs_dist_median_i_sampled_reg_n_0_[7]\,
      I1 => bs_dist_median_i_sampled(7),
      I2 => \prev_bs_dist_median_i_sampled_reg_n_0_[6]\,
      I3 => bs_dist_median_i_sampled(6),
      O => \median_out[12]_i_35_n_0\
    );
\median_out[12]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \prev_bs_dist_median_i_sampled_reg_n_0_[5]\,
      I1 => bs_dist_median_i_sampled(5),
      I2 => \prev_bs_dist_median_i_sampled_reg_n_0_[4]\,
      I3 => bs_dist_median_i_sampled(4),
      O => \median_out[12]_i_36_n_0\
    );
\median_out[12]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \prev_bs_dist_median_i_sampled_reg_n_0_[3]\,
      I1 => bs_dist_median_i_sampled(3),
      I2 => \prev_bs_dist_median_i_sampled_reg_n_0_[2]\,
      I3 => bs_dist_median_i_sampled(2),
      O => \median_out[12]_i_37_n_0\
    );
\median_out[12]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \prev_bs_dist_median_i_sampled_reg_n_0_[1]\,
      I1 => bs_dist_median_i_sampled(1),
      I2 => \prev_bs_dist_median_i_sampled_reg_n_0_[0]\,
      I3 => bs_dist_median_i_sampled(0),
      O => \median_out[12]_i_38_n_0\
    );
\median_out[12]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sampled_final_median_log_i_array_reg_n_0_[4]\,
      O => \median_out[12]_i_39_n_0\
    );
\median_out[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010100000100"
    )
        port map (
      I0 => \median_out[12]_i_13_n_0\,
      I1 => \median_out[12]_i_14_n_0\,
      I2 => bs_dist_median_i_sampled(1),
      I3 => bs_dist_median_i_sampled(0),
      I4 => \median_out[12]_i_15_n_0\,
      I5 => \median_out[12]_i_10_n_0\,
      O => \median_out[12]_i_4_n_0\
    );
\median_out[12]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sampled_final_median_log_i_array_reg_n_0_[3]\,
      O => \median_out[12]_i_40_n_0\
    );
\median_out[12]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sampled_final_median_log_i_array_reg_n_0_[2]\,
      O => \median_out[12]_i_41_n_0\
    );
\median_out[12]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sampled_final_median_log_i_array_reg_n_0_[1]\,
      O => \median_out[12]_i_42_n_0\
    );
\median_out[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => reset_median_reg_n_0,
      I1 => not_first,
      I2 => reset_median,
      O => \median_out[12]_i_5_n_0\
    );
\median_out[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \median_out_reg[12]_i_8_n_3\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => median_out2,
      I3 => \median_out[12]_i_10_n_0\,
      O => \median_out[12]_i_6_n_0\
    );
\median_out[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555FD00000000"
    )
        port map (
      I0 => \median_out[12]_i_3_n_0\,
      I1 => \median_out[12]_i_10_n_0\,
      I2 => bs_dist_median_i_sampled(0),
      I3 => \median_out[12]_i_16_n_0\,
      I4 => \median_out[12]_i_17_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[2]\,
      O => \median_out[12]_i_7_n_0\
    );
\median_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDFFC800"
    )
        port map (
      I0 => \median_out[12]_i_4_n_0\,
      I1 => bs_median_i(3),
      I2 => \median_out[12]_i_3_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => \sampled_median_i_array_reg_n_0_[3]\,
      O => \median_out[3]_i_1_n_0\
    );
\median_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDFFC800"
    )
        port map (
      I0 => \median_out[12]_i_4_n_0\,
      I1 => bs_median_i(4),
      I2 => \median_out[12]_i_3_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => \sampled_median_i_array_reg_n_0_[4]\,
      O => \median_out[4]_i_1_n_0\
    );
\median_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDFFC800"
    )
        port map (
      I0 => \median_out[12]_i_4_n_0\,
      I1 => bs_median_i(5),
      I2 => \median_out[12]_i_3_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => \sampled_median_i_array_reg_n_0_[5]\,
      O => \median_out[5]_i_1_n_0\
    );
\median_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDFFC800"
    )
        port map (
      I0 => \median_out[12]_i_4_n_0\,
      I1 => bs_median_i(6),
      I2 => \median_out[12]_i_3_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => \sampled_median_i_array_reg_n_0_[6]\,
      O => \median_out[6]_i_1_n_0\
    );
\median_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDFFC800"
    )
        port map (
      I0 => \median_out[12]_i_4_n_0\,
      I1 => bs_median_i(7),
      I2 => \median_out[12]_i_3_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => \sampled_median_i_array_reg_n_0_[7]\,
      O => \median_out[7]_i_1_n_0\
    );
\median_out[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDFFC800"
    )
        port map (
      I0 => \median_out[12]_i_4_n_0\,
      I1 => bs_median_i(8),
      I2 => \median_out[12]_i_3_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => \sampled_median_i_array_reg_n_0_[8]\,
      O => \median_out[8]_i_1_n_0\
    );
\median_out[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDFFC800"
    )
        port map (
      I0 => \median_out[12]_i_4_n_0\,
      I1 => bs_median_i(9),
      I2 => \median_out[12]_i_3_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => \sampled_median_i_array_reg_n_0_[9]\,
      O => \median_out[9]_i_1_n_0\
    );
\median_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \median_out[12]_i_2_n_0\,
      D => bs_median_i(0),
      Q => median_out(0),
      R => \median_out[12]_i_1_n_0\
    );
\median_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \median_out[12]_i_2_n_0\,
      D => \median_out[10]_i_1_n_0\,
      Q => median_out(10),
      R => '0'
    );
\median_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \median_out[12]_i_2_n_0\,
      D => bs_median_i(11),
      Q => median_out(11),
      R => \median_out[12]_i_1_n_0\
    );
\median_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \median_out[12]_i_2_n_0\,
      D => bs_median_i(12),
      Q => median_out(12),
      R => \median_out[12]_i_1_n_0\
    );
\median_out_reg[12]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \median_out_reg[12]_i_18_n_0\,
      CO(2) => \median_out_reg[12]_i_18_n_1\,
      CO(1) => \median_out_reg[12]_i_18_n_2\,
      CO(0) => \median_out_reg[12]_i_18_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_median_out_reg[12]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \median_out_reg[12]_i_19_n_3\,
      S(2) => \median_out_reg[12]_i_19_n_3\,
      S(1) => \median_out[12]_i_28_n_0\,
      S(0) => \median_out[12]_i_29_n_0\
    );
\median_out_reg[12]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \median_out_reg[12]_i_30_n_0\,
      CO(3 downto 1) => \NLW_median_out_reg[12]_i_19_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \median_out_reg[12]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_median_out_reg[12]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\median_out_reg[12]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \median_out_reg[12]_i_20_n_0\,
      CO(2) => \median_out_reg[12]_i_20_n_1\,
      CO(1) => \median_out_reg[12]_i_20_n_2\,
      CO(0) => \median_out_reg[12]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \median_out[12]_i_31_n_0\,
      DI(2) => \median_out[12]_i_32_n_0\,
      DI(1) => \median_out[12]_i_33_n_0\,
      DI(0) => \median_out[12]_i_34_n_0\,
      O(3 downto 0) => \NLW_median_out_reg[12]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \median_out[12]_i_35_n_0\,
      S(2) => \median_out[12]_i_36_n_0\,
      S(1) => \median_out[12]_i_37_n_0\,
      S(0) => \median_out[12]_i_38_n_0\
    );
\median_out_reg[12]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \median_out_reg[12]_i_30_n_0\,
      CO(2) => \median_out_reg[12]_i_30_n_1\,
      CO(1) => \median_out_reg[12]_i_30_n_2\,
      CO(0) => \median_out_reg[12]_i_30_n_3\,
      CYINIT => \sampled_final_median_log_i_array_reg_n_0_[0]\,
      DI(3) => \sampled_final_median_log_i_array_reg_n_0_[4]\,
      DI(2) => \sampled_final_median_log_i_array_reg_n_0_[3]\,
      DI(1) => \sampled_final_median_log_i_array_reg_n_0_[2]\,
      DI(0) => \sampled_final_median_log_i_array_reg_n_0_[1]\,
      O(3) => \median_out_reg[12]_i_30_n_4\,
      O(2) => \median_out_reg[12]_i_30_n_5\,
      O(1) => \median_out_reg[12]_i_30_n_6\,
      O(0) => \median_out_reg[12]_i_30_n_7\,
      S(3) => \median_out[12]_i_39_n_0\,
      S(2) => \median_out[12]_i_40_n_0\,
      S(1) => \median_out[12]_i_41_n_0\,
      S(0) => \median_out[12]_i_42_n_0\
    );
\median_out_reg[12]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \median_out_reg[12]_i_18_n_0\,
      CO(3 downto 1) => \NLW_median_out_reg[12]_i_8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \median_out_reg[12]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_median_out_reg[12]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \median_out_reg[12]_i_19_n_3\
    );
\median_out_reg[12]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \median_out_reg[12]_i_20_n_0\,
      CO(3) => \NLW_median_out_reg[12]_i_9_CO_UNCONNECTED\(3),
      CO(2) => median_out2,
      CO(1) => \median_out_reg[12]_i_9_n_2\,
      CO(0) => \median_out_reg[12]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \median_out[12]_i_21_n_0\,
      DI(1) => \median_out[12]_i_22_n_0\,
      DI(0) => \median_out[12]_i_23_n_0\,
      O(3 downto 0) => \NLW_median_out_reg[12]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \median_out[12]_i_24_n_0\,
      S(1) => \median_out[12]_i_25_n_0\,
      S(0) => \median_out[12]_i_26_n_0\
    );
\median_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \median_out[12]_i_2_n_0\,
      D => bs_median_i(1),
      Q => median_out(1),
      R => \median_out[12]_i_1_n_0\
    );
\median_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \median_out[12]_i_2_n_0\,
      D => bs_median_i(2),
      Q => median_out(2),
      R => \median_out[12]_i_1_n_0\
    );
\median_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \median_out[12]_i_2_n_0\,
      D => \median_out[3]_i_1_n_0\,
      Q => median_out(3),
      R => '0'
    );
\median_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \median_out[12]_i_2_n_0\,
      D => \median_out[4]_i_1_n_0\,
      Q => median_out(4),
      R => '0'
    );
\median_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \median_out[12]_i_2_n_0\,
      D => \median_out[5]_i_1_n_0\,
      Q => median_out(5),
      R => '0'
    );
\median_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \median_out[12]_i_2_n_0\,
      D => \median_out[6]_i_1_n_0\,
      Q => median_out(6),
      R => '0'
    );
\median_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \median_out[12]_i_2_n_0\,
      D => \median_out[7]_i_1_n_0\,
      Q => median_out(7),
      R => '0'
    );
\median_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \median_out[12]_i_2_n_0\,
      D => \median_out[8]_i_1_n_0\,
      Q => median_out(8),
      R => '0'
    );
\median_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \median_out[12]_i_2_n_0\,
      D => \median_out[9]_i_1_n_0\,
      Q => median_out(9),
      R => '0'
    );
not_first_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => not_first,
      I1 => reset_median,
      O => not_first_i_1_n_0
    );
not_first_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => not_first_i_1_n_0,
      Q => not_first,
      R => '0'
    );
\prev_bs_dist_median_i_sampled[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0FFFF"
    )
        port map (
      I0 => reset_median_reg_n_0,
      I1 => not_first,
      I2 => reset_median,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => \prev_bs_dist_median_i_sampled[10]_i_3_n_0\,
      O => prev_bs_dist_median_i_sampled
    );
\prev_bs_dist_median_i_sampled[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sampled_median_i_array_reg_n_0_[10]\,
      I1 => \prev_bs_dist_median_i_sampled[10]_i_3_n_0\,
      I2 => bs_dist_median_i_sampled(10),
      O => \prev_bs_dist_median_i_sampled[10]_i_2_n_0\
    );
\prev_bs_dist_median_i_sampled[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
        port map (
      I0 => \median_out[12]_i_3_n_0\,
      I1 => \prev_bs_dist_median_i_sampled[10]_i_4_n_0\,
      I2 => \median_out[12]_i_10_n_0\,
      I3 => median_out2,
      I4 => \FSM_onehot_state_reg_n_0_[2]\,
      I5 => \median_out_reg[12]_i_8_n_3\,
      O => \prev_bs_dist_median_i_sampled[10]_i_3_n_0\
    );
\prev_bs_dist_median_i_sampled[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => \median_out[12]_i_10_n_0\,
      I1 => bs_dist_median_i_sampled(0),
      I2 => \median_out[12]_i_27_n_0\,
      I3 => bs_dist_median_i_sampled(9),
      I4 => \prev_bs_dist_median_i_sampled[10]_i_5_n_0\,
      I5 => \median_out[12]_i_17_n_0\,
      O => \prev_bs_dist_median_i_sampled[10]_i_4_n_0\
    );
\prev_bs_dist_median_i_sampled[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => bs_dist_median_i_sampled(8),
      I1 => bs_dist_median_i_sampled(1),
      I2 => bs_dist_median_i_sampled(10),
      I3 => bs_dist_median_i_sampled(2),
      O => \prev_bs_dist_median_i_sampled[10]_i_5_n_0\
    );
\prev_bs_dist_median_i_sampled[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => \prev_bs_dist_median_i_sampled[10]_i_3_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => reset_median,
      I3 => not_first,
      I4 => reset_median_reg_n_0,
      O => \prev_bs_dist_median_i_sampled[13]_i_1_n_0\
    );
\prev_bs_dist_median_i_sampled[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sampled_median_i_array_reg_n_0_[3]\,
      I1 => \prev_bs_dist_median_i_sampled[10]_i_3_n_0\,
      I2 => bs_dist_median_i_sampled(3),
      O => \prev_bs_dist_median_i_sampled[3]_i_1_n_0\
    );
\prev_bs_dist_median_i_sampled[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sampled_median_i_array_reg_n_0_[4]\,
      I1 => \prev_bs_dist_median_i_sampled[10]_i_3_n_0\,
      I2 => bs_dist_median_i_sampled(4),
      O => \prev_bs_dist_median_i_sampled[4]_i_1_n_0\
    );
\prev_bs_dist_median_i_sampled[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sampled_median_i_array_reg_n_0_[5]\,
      I1 => \prev_bs_dist_median_i_sampled[10]_i_3_n_0\,
      I2 => bs_dist_median_i_sampled(5),
      O => \prev_bs_dist_median_i_sampled[5]_i_1_n_0\
    );
\prev_bs_dist_median_i_sampled[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sampled_median_i_array_reg_n_0_[6]\,
      I1 => \prev_bs_dist_median_i_sampled[10]_i_3_n_0\,
      I2 => bs_dist_median_i_sampled(6),
      O => \prev_bs_dist_median_i_sampled[6]_i_1_n_0\
    );
\prev_bs_dist_median_i_sampled[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sampled_median_i_array_reg_n_0_[7]\,
      I1 => \prev_bs_dist_median_i_sampled[10]_i_3_n_0\,
      I2 => bs_dist_median_i_sampled(7),
      O => \prev_bs_dist_median_i_sampled[7]_i_1_n_0\
    );
\prev_bs_dist_median_i_sampled[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sampled_median_i_array_reg_n_0_[8]\,
      I1 => \prev_bs_dist_median_i_sampled[10]_i_3_n_0\,
      I2 => bs_dist_median_i_sampled(8),
      O => \prev_bs_dist_median_i_sampled[8]_i_1_n_0\
    );
\prev_bs_dist_median_i_sampled[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sampled_median_i_array_reg_n_0_[9]\,
      I1 => \prev_bs_dist_median_i_sampled[10]_i_3_n_0\,
      I2 => bs_dist_median_i_sampled(9),
      O => \prev_bs_dist_median_i_sampled[9]_i_1_n_0\
    );
\prev_bs_dist_median_i_sampled_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => prev_bs_dist_median_i_sampled,
      D => bs_dist_median_i_sampled(0),
      Q => \prev_bs_dist_median_i_sampled_reg_n_0_[0]\,
      R => \prev_bs_dist_median_i_sampled[13]_i_1_n_0\
    );
\prev_bs_dist_median_i_sampled_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => prev_bs_dist_median_i_sampled,
      D => \prev_bs_dist_median_i_sampled[10]_i_2_n_0\,
      Q => \prev_bs_dist_median_i_sampled_reg_n_0_[10]\,
      R => '0'
    );
\prev_bs_dist_median_i_sampled_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => prev_bs_dist_median_i_sampled,
      D => bs_dist_median_i_sampled(11),
      Q => \prev_bs_dist_median_i_sampled_reg_n_0_[11]\,
      R => \prev_bs_dist_median_i_sampled[13]_i_1_n_0\
    );
\prev_bs_dist_median_i_sampled_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => prev_bs_dist_median_i_sampled,
      D => bs_dist_median_i_sampled(12),
      Q => \prev_bs_dist_median_i_sampled_reg_n_0_[12]\,
      R => \prev_bs_dist_median_i_sampled[13]_i_1_n_0\
    );
\prev_bs_dist_median_i_sampled_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => prev_bs_dist_median_i_sampled,
      D => bs_dist_median_i_sampled(13),
      Q => \prev_bs_dist_median_i_sampled_reg_n_0_[13]\,
      R => \prev_bs_dist_median_i_sampled[13]_i_1_n_0\
    );
\prev_bs_dist_median_i_sampled_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => prev_bs_dist_median_i_sampled,
      D => bs_dist_median_i_sampled(1),
      Q => \prev_bs_dist_median_i_sampled_reg_n_0_[1]\,
      R => \prev_bs_dist_median_i_sampled[13]_i_1_n_0\
    );
\prev_bs_dist_median_i_sampled_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => prev_bs_dist_median_i_sampled,
      D => bs_dist_median_i_sampled(2),
      Q => \prev_bs_dist_median_i_sampled_reg_n_0_[2]\,
      R => \prev_bs_dist_median_i_sampled[13]_i_1_n_0\
    );
\prev_bs_dist_median_i_sampled_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => prev_bs_dist_median_i_sampled,
      D => \prev_bs_dist_median_i_sampled[3]_i_1_n_0\,
      Q => \prev_bs_dist_median_i_sampled_reg_n_0_[3]\,
      R => '0'
    );
\prev_bs_dist_median_i_sampled_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => prev_bs_dist_median_i_sampled,
      D => \prev_bs_dist_median_i_sampled[4]_i_1_n_0\,
      Q => \prev_bs_dist_median_i_sampled_reg_n_0_[4]\,
      R => '0'
    );
\prev_bs_dist_median_i_sampled_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => prev_bs_dist_median_i_sampled,
      D => \prev_bs_dist_median_i_sampled[5]_i_1_n_0\,
      Q => \prev_bs_dist_median_i_sampled_reg_n_0_[5]\,
      R => '0'
    );
\prev_bs_dist_median_i_sampled_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => prev_bs_dist_median_i_sampled,
      D => \prev_bs_dist_median_i_sampled[6]_i_1_n_0\,
      Q => \prev_bs_dist_median_i_sampled_reg_n_0_[6]\,
      R => '0'
    );
\prev_bs_dist_median_i_sampled_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => prev_bs_dist_median_i_sampled,
      D => \prev_bs_dist_median_i_sampled[7]_i_1_n_0\,
      Q => \prev_bs_dist_median_i_sampled_reg_n_0_[7]\,
      R => '0'
    );
\prev_bs_dist_median_i_sampled_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => prev_bs_dist_median_i_sampled,
      D => \prev_bs_dist_median_i_sampled[8]_i_1_n_0\,
      Q => \prev_bs_dist_median_i_sampled_reg_n_0_[8]\,
      R => '0'
    );
\prev_bs_dist_median_i_sampled_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => prev_bs_dist_median_i_sampled,
      D => \prev_bs_dist_median_i_sampled[9]_i_1_n_0\,
      Q => \prev_bs_dist_median_i_sampled_reg_n_0_[9]\,
      R => '0'
    );
reset_median_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44CCCCCCCCCCCC"
    )
        port map (
      I0 => reset_median,
      I1 => reset_median_reg_n_0,
      I2 => reset_median_reg_0,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => min_median_valid_out,
      I5 => \median_out[12]_i_10_n_0\,
      O => reset_median_i_1_n_0
    );
reset_median_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => reset_median_i_1_n_0,
      Q => reset_median_reg_n_0,
      R => '0'
    );
sample_median_a_or_b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => sample_median_a_or_b,
      Q => sample_median_a_or_b_reg_n_0,
      R => '0'
    );
\sampled_final_median_high[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => bs_median_i(10),
      I1 => not_first,
      I2 => reset_median_reg_n_0,
      I3 => \sampled_median_i_array_reg_n_0_[9]\,
      I4 => sample_median_a_or_b_reg_n_0,
      I5 => \sampled_median_i_array_reg_n_0_[10]\,
      O => \sampled_final_median_high[10]_i_1_n_0\
    );
\sampled_final_median_high[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => bs_median_i(11),
      I1 => not_first,
      I2 => reset_median_reg_n_0,
      I3 => \sampled_median_i_array_reg_n_0_[10]\,
      I4 => sample_median_a_or_b_reg_n_0,
      O => \sampled_final_median_high[11]_i_2_n_0\
    );
\sampled_final_median_high[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => reset_median,
      I1 => reset_median_reg_n_0,
      I2 => not_first,
      O => \sampled_final_median_high[12]_i_1_n_0\
    );
\sampled_final_median_high[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => bs_median_i(3),
      I1 => not_first,
      I2 => reset_median_reg_n_0,
      I3 => \sampled_median_i_array_reg_n_0_[3]\,
      I4 => sample_median_a_or_b_reg_n_0,
      O => \sampled_final_median_high[3]_i_1_n_0\
    );
\sampled_final_median_high[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => bs_median_i(4),
      I1 => not_first,
      I2 => reset_median_reg_n_0,
      I3 => \sampled_median_i_array_reg_n_0_[3]\,
      I4 => sample_median_a_or_b_reg_n_0,
      I5 => \sampled_median_i_array_reg_n_0_[4]\,
      O => \sampled_final_median_high[4]_i_1_n_0\
    );
\sampled_final_median_high[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => bs_median_i(5),
      I1 => not_first,
      I2 => reset_median_reg_n_0,
      I3 => \sampled_median_i_array_reg_n_0_[4]\,
      I4 => sample_median_a_or_b_reg_n_0,
      I5 => \sampled_median_i_array_reg_n_0_[5]\,
      O => \sampled_final_median_high[5]_i_1_n_0\
    );
\sampled_final_median_high[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => bs_median_i(6),
      I1 => not_first,
      I2 => reset_median_reg_n_0,
      I3 => \sampled_median_i_array_reg_n_0_[5]\,
      I4 => sample_median_a_or_b_reg_n_0,
      I5 => \sampled_median_i_array_reg_n_0_[6]\,
      O => \sampled_final_median_high[6]_i_1_n_0\
    );
\sampled_final_median_high[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => bs_median_i(7),
      I1 => not_first,
      I2 => reset_median_reg_n_0,
      I3 => \sampled_median_i_array_reg_n_0_[6]\,
      I4 => sample_median_a_or_b_reg_n_0,
      I5 => \sampled_median_i_array_reg_n_0_[7]\,
      O => \sampled_final_median_high[7]_i_1_n_0\
    );
\sampled_final_median_high[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => bs_median_i(8),
      I1 => not_first,
      I2 => reset_median_reg_n_0,
      I3 => \sampled_median_i_array_reg_n_0_[7]\,
      I4 => sample_median_a_or_b_reg_n_0,
      I5 => \sampled_median_i_array_reg_n_0_[8]\,
      O => \sampled_final_median_high[8]_i_1_n_0\
    );
\sampled_final_median_high[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => bs_median_i(9),
      I1 => not_first,
      I2 => reset_median_reg_n_0,
      I3 => \sampled_median_i_array_reg_n_0_[8]\,
      I4 => sample_median_a_or_b_reg_n_0,
      I5 => \sampled_median_i_array_reg_n_0_[9]\,
      O => \sampled_final_median_high[9]_i_1_n_0\
    );
\sampled_final_median_high_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_high,
      D => bs_median_i(0),
      Q => \sampled_final_median_high_reg_n_0_[0]\,
      R => \sampled_final_median_high[12]_i_1_n_0\
    );
\sampled_final_median_high_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_high,
      D => \sampled_final_median_high[10]_i_1_n_0\,
      Q => \sampled_final_median_high_reg_n_0_[10]\,
      R => '0'
    );
\sampled_final_median_high_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_high,
      D => \sampled_final_median_high[11]_i_2_n_0\,
      Q => \sampled_final_median_high_reg_n_0_[11]\,
      R => '0'
    );
\sampled_final_median_high_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_high,
      D => bs_median_i(12),
      Q => \sampled_final_median_high_reg_n_0_[12]\,
      R => \sampled_final_median_high[12]_i_1_n_0\
    );
\sampled_final_median_high_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_high,
      D => bs_median_i(1),
      Q => \sampled_final_median_high_reg_n_0_[1]\,
      R => \sampled_final_median_high[12]_i_1_n_0\
    );
\sampled_final_median_high_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_high,
      D => bs_median_i(2),
      Q => \sampled_final_median_high_reg_n_0_[2]\,
      R => \sampled_final_median_high[12]_i_1_n_0\
    );
\sampled_final_median_high_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_high,
      D => \sampled_final_median_high[3]_i_1_n_0\,
      Q => \sampled_final_median_high_reg_n_0_[3]\,
      R => '0'
    );
\sampled_final_median_high_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_high,
      D => \sampled_final_median_high[4]_i_1_n_0\,
      Q => \sampled_final_median_high_reg_n_0_[4]\,
      R => '0'
    );
\sampled_final_median_high_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_high,
      D => \sampled_final_median_high[5]_i_1_n_0\,
      Q => \sampled_final_median_high_reg_n_0_[5]\,
      R => '0'
    );
\sampled_final_median_high_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_high,
      D => \sampled_final_median_high[6]_i_1_n_0\,
      Q => \sampled_final_median_high_reg_n_0_[6]\,
      R => '0'
    );
\sampled_final_median_high_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_high,
      D => \sampled_final_median_high[7]_i_1_n_0\,
      Q => \sampled_final_median_high_reg_n_0_[7]\,
      R => '0'
    );
\sampled_final_median_high_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_high,
      D => \sampled_final_median_high[8]_i_1_n_0\,
      Q => \sampled_final_median_high_reg_n_0_[8]\,
      R => '0'
    );
\sampled_final_median_high_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_high,
      D => \sampled_final_median_high[9]_i_1_n_0\,
      Q => \sampled_final_median_high_reg_n_0_[9]\,
      R => '0'
    );
\sampled_final_median_log_i_array[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sample_median_a_or_b_reg_n_0,
      I1 => \sampled_median_log_i_reg_n_0_[0]\,
      O => sampled_final_median_log_i_array0_in(0)
    );
\sampled_final_median_log_i_array[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \sampled_median_log_i_reg_n_0_[1]\,
      I1 => \sampled_median_log_i_reg_n_0_[0]\,
      I2 => sample_median_a_or_b_reg_n_0,
      O => sampled_final_median_log_i_array0_in(1)
    );
\sampled_final_median_log_i_array[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \sampled_median_log_i_reg_n_0_[2]\,
      I1 => sample_median_a_or_b_reg_n_0,
      I2 => \sampled_median_log_i_reg_n_0_[0]\,
      I3 => \sampled_median_log_i_reg_n_0_[1]\,
      O => sampled_final_median_log_i_array0_in(2)
    );
\sampled_final_median_log_i_array[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \sampled_median_log_i_reg_n_0_[3]\,
      I1 => \sampled_median_log_i_reg_n_0_[1]\,
      I2 => \sampled_median_log_i_reg_n_0_[0]\,
      I3 => sample_median_a_or_b_reg_n_0,
      I4 => \sampled_median_log_i_reg_n_0_[2]\,
      O => sampled_final_median_log_i_array0_in(3)
    );
\sampled_final_median_log_i_array[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => reset_median,
      I1 => not_first,
      I2 => reset_median_reg_n_0,
      O => iter_cnt
    );
\sampled_final_median_log_i_array[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \sampled_median_log_i_reg_n_0_[3]\,
      I1 => \sampled_median_log_i_reg_n_0_[1]\,
      I2 => \sampled_median_log_i_reg_n_0_[0]\,
      I3 => sample_median_a_or_b_reg_n_0,
      I4 => \sampled_median_log_i_reg_n_0_[2]\,
      O => sampled_final_median_log_i_array0_in(4)
    );
\sampled_final_median_log_i_array_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => iter_cnt,
      D => sampled_final_median_log_i_array0_in(0),
      Q => \sampled_final_median_log_i_array_reg_n_0_[0]\,
      R => '0'
    );
\sampled_final_median_log_i_array_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => iter_cnt,
      D => sampled_final_median_log_i_array0_in(1),
      Q => \sampled_final_median_log_i_array_reg_n_0_[1]\,
      R => '0'
    );
\sampled_final_median_log_i_array_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => iter_cnt,
      D => sampled_final_median_log_i_array0_in(2),
      Q => \sampled_final_median_log_i_array_reg_n_0_[2]\,
      R => '0'
    );
\sampled_final_median_log_i_array_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => iter_cnt,
      D => sampled_final_median_log_i_array0_in(3),
      Q => \sampled_final_median_log_i_array_reg_n_0_[3]\,
      R => '0'
    );
\sampled_final_median_log_i_array_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => iter_cnt,
      D => sampled_final_median_log_i_array0_in(4),
      Q => \sampled_final_median_log_i_array_reg_n_0_[4]\,
      R => '0'
    );
\sampled_final_median_low[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => bs_median_i(10),
      I1 => not_first,
      I2 => reset_median_reg_n_0,
      I3 => \sampled_median_i_array_reg_n_0_[10]\,
      I4 => sample_median_a_or_b_reg_n_0,
      O => \sampled_final_median_low[10]_i_2_n_0\
    );
\sampled_final_median_low[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => reset_median,
      I1 => reset_median_reg_n_0,
      I2 => not_first,
      O => \sampled_final_median_low[12]_i_1_n_0\
    );
\sampled_final_median_low[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => bs_median_i(2),
      I1 => not_first,
      I2 => reset_median_reg_n_0,
      I3 => \sampled_median_i_array_reg_n_0_[3]\,
      I4 => sample_median_a_or_b_reg_n_0,
      O => \sampled_final_median_low[2]_i_1_n_0\
    );
\sampled_final_median_low[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => bs_median_i(3),
      I1 => not_first,
      I2 => reset_median_reg_n_0,
      I3 => \sampled_median_i_array_reg_n_0_[3]\,
      I4 => sample_median_a_or_b_reg_n_0,
      I5 => \sampled_median_i_array_reg_n_0_[4]\,
      O => \sampled_final_median_low[3]_i_1_n_0\
    );
\sampled_final_median_low[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => bs_median_i(4),
      I1 => not_first,
      I2 => reset_median_reg_n_0,
      I3 => \sampled_median_i_array_reg_n_0_[4]\,
      I4 => sample_median_a_or_b_reg_n_0,
      I5 => \sampled_median_i_array_reg_n_0_[5]\,
      O => \sampled_final_median_low[4]_i_1_n_0\
    );
\sampled_final_median_low[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FFB8B8B800B8"
    )
        port map (
      I0 => \sampled_median_i_array_reg_n_0_[5]\,
      I1 => sample_median_a_or_b_reg_n_0,
      I2 => \sampled_median_i_array_reg_n_0_[6]\,
      I3 => not_first,
      I4 => reset_median_reg_n_0,
      I5 => bs_median_i(5),
      O => \sampled_final_median_low[5]_i_1_n_0\
    );
\sampled_final_median_low[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FFB8B8B800B8"
    )
        port map (
      I0 => \sampled_median_i_array_reg_n_0_[6]\,
      I1 => sample_median_a_or_b_reg_n_0,
      I2 => \sampled_median_i_array_reg_n_0_[7]\,
      I3 => not_first,
      I4 => reset_median_reg_n_0,
      I5 => bs_median_i(6),
      O => \sampled_final_median_low[6]_i_1_n_0\
    );
\sampled_final_median_low[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FFB8B8B800B8"
    )
        port map (
      I0 => \sampled_median_i_array_reg_n_0_[7]\,
      I1 => sample_median_a_or_b_reg_n_0,
      I2 => \sampled_median_i_array_reg_n_0_[8]\,
      I3 => not_first,
      I4 => reset_median_reg_n_0,
      I5 => bs_median_i(7),
      O => \sampled_final_median_low[7]_i_1_n_0\
    );
\sampled_final_median_low[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FFB8B8B800B8"
    )
        port map (
      I0 => \sampled_median_i_array_reg_n_0_[8]\,
      I1 => sample_median_a_or_b_reg_n_0,
      I2 => \sampled_median_i_array_reg_n_0_[9]\,
      I3 => not_first,
      I4 => reset_median_reg_n_0,
      I5 => bs_median_i(8),
      O => \sampled_final_median_low[8]_i_1_n_0\
    );
\sampled_final_median_low[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => bs_median_i(9),
      I1 => not_first,
      I2 => reset_median_reg_n_0,
      I3 => \sampled_median_i_array_reg_n_0_[9]\,
      I4 => sample_median_a_or_b_reg_n_0,
      I5 => \sampled_median_i_array_reg_n_0_[10]\,
      O => \sampled_final_median_low[9]_i_1_n_0\
    );
\sampled_final_median_low_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_low,
      D => bs_median_i(0),
      Q => \sampled_final_median_low_reg_n_0_[0]\,
      R => \sampled_final_median_low[12]_i_1_n_0\
    );
\sampled_final_median_low_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_low,
      D => \sampled_final_median_low[10]_i_2_n_0\,
      Q => \sampled_final_median_low_reg_n_0_[10]\,
      R => '0'
    );
\sampled_final_median_low_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_low,
      D => bs_median_i(11),
      Q => \sampled_final_median_low_reg_n_0_[11]\,
      R => \sampled_final_median_low[12]_i_1_n_0\
    );
\sampled_final_median_low_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_low,
      D => bs_median_i(12),
      Q => \sampled_final_median_low_reg_n_0_[12]\,
      R => \sampled_final_median_low[12]_i_1_n_0\
    );
\sampled_final_median_low_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_low,
      D => bs_median_i(1),
      Q => \sampled_final_median_low_reg_n_0_[1]\,
      R => \sampled_final_median_low[12]_i_1_n_0\
    );
\sampled_final_median_low_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_low,
      D => \sampled_final_median_low[2]_i_1_n_0\,
      Q => \sampled_final_median_low_reg_n_0_[2]\,
      R => '0'
    );
\sampled_final_median_low_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_low,
      D => \sampled_final_median_low[3]_i_1_n_0\,
      Q => \sampled_final_median_low_reg_n_0_[3]\,
      R => '0'
    );
\sampled_final_median_low_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_low,
      D => \sampled_final_median_low[4]_i_1_n_0\,
      Q => \sampled_final_median_low_reg_n_0_[4]\,
      R => '0'
    );
\sampled_final_median_low_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_low,
      D => \sampled_final_median_low[5]_i_1_n_0\,
      Q => \sampled_final_median_low_reg_n_0_[5]\,
      R => '0'
    );
\sampled_final_median_low_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_low,
      D => \sampled_final_median_low[6]_i_1_n_0\,
      Q => \sampled_final_median_low_reg_n_0_[6]\,
      R => '0'
    );
\sampled_final_median_low_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_low,
      D => \sampled_final_median_low[7]_i_1_n_0\,
      Q => \sampled_final_median_low_reg_n_0_[7]\,
      R => '0'
    );
\sampled_final_median_low_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_low,
      D => \sampled_final_median_low[8]_i_1_n_0\,
      Q => \sampled_final_median_low_reg_n_0_[8]\,
      R => '0'
    );
\sampled_final_median_low_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sampled_final_median_low,
      D => \sampled_final_median_low[9]_i_1_n_0\,
      Q => \sampled_final_median_low_reg_n_0_[9]\,
      R => '0'
    );
\sampled_index_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_index_reg[2]_1\(0),
      Q => \sampled_index_reg[2]_0\(0),
      R => '0'
    );
\sampled_index_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_index_reg[2]_1\(1),
      Q => \sampled_index_reg[2]_0\(1),
      R => '0'
    );
\sampled_index_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_index_reg[2]_1\(2),
      Q => \sampled_index_reg[2]_0\(2),
      R => '0'
    );
\sampled_median_i_array_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_median_i_array_reg[10]_0\,
      Q => \sampled_median_i_array_reg_n_0_[10]\,
      R => '0'
    );
\sampled_median_i_array_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => sampled_median_i_array(0),
      Q => \sampled_median_i_array_reg_n_0_[3]\,
      R => '0'
    );
\sampled_median_i_array_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_median_i_array_reg[4]_0\,
      Q => \sampled_median_i_array_reg_n_0_[4]\,
      R => '0'
    );
\sampled_median_i_array_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_median_i_array_reg[5]_0\,
      Q => \sampled_median_i_array_reg_n_0_[5]\,
      R => '0'
    );
\sampled_median_i_array_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_median_i_array_reg[6]_0\,
      Q => \sampled_median_i_array_reg_n_0_[6]\,
      R => '0'
    );
\sampled_median_i_array_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_median_i_array_reg[7]_0\,
      Q => \sampled_median_i_array_reg_n_0_[7]\,
      R => '0'
    );
\sampled_median_i_array_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_median_i_array_reg[8]_0\,
      Q => \sampled_median_i_array_reg_n_0_[8]\,
      R => '0'
    );
\sampled_median_i_array_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_median_i_array_reg[9]_0\,
      Q => \sampled_median_i_array_reg_n_0_[9]\,
      R => '0'
    );
\sampled_median_log_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => D(0),
      Q => \sampled_median_log_i_reg_n_0_[0]\,
      R => '0'
    );
\sampled_median_log_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => D(1),
      Q => \sampled_median_log_i_reg_n_0_[1]\,
      R => '0'
    );
\sampled_median_log_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => D(2),
      Q => \sampled_median_log_i_reg_n_0_[2]\,
      R => '0'
    );
\sampled_median_log_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_median_log_i_reg[3]_0\,
      Q => \sampled_median_log_i_reg_n_0_[3]\,
      R => '0'
    );
\sampled_min_median_out_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => sampled_min_median_out(10),
      Q => sampled_min_median_out_2(10),
      R => '0'
    );
\sampled_min_median_out_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => sampled_min_median_out(11),
      Q => sampled_min_median_out_2(11),
      R => '0'
    );
\sampled_min_median_out_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => sampled_min_median_out(12),
      Q => sampled_min_median_out_2(12),
      R => '0'
    );
\sampled_min_median_out_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => sampled_min_median_out(13),
      Q => sampled_min_median_out_2(13),
      R => '0'
    );
\sampled_min_median_out_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => sampled_min_median_out(1),
      Q => sampled_min_median_out_2(1),
      R => '0'
    );
\sampled_min_median_out_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => sampled_min_median_out(2),
      Q => sampled_min_median_out_2(2),
      R => '0'
    );
\sampled_min_median_out_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => sampled_min_median_out(3),
      Q => sampled_min_median_out_2(3),
      R => '0'
    );
\sampled_min_median_out_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => sampled_min_median_out(4),
      Q => sampled_min_median_out_2(4),
      R => '0'
    );
\sampled_min_median_out_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => sampled_min_median_out(5),
      Q => sampled_min_median_out_2(5),
      R => '0'
    );
\sampled_min_median_out_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => sampled_min_median_out(6),
      Q => sampled_min_median_out_2(6),
      R => '0'
    );
\sampled_min_median_out_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => sampled_min_median_out(7),
      Q => sampled_min_median_out_2(7),
      R => '0'
    );
\sampled_min_median_out_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => sampled_min_median_out(8),
      Q => sampled_min_median_out_2(8),
      R => '0'
    );
\sampled_min_median_out_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_median,
      D => sampled_min_median_out(9),
      Q => sampled_min_median_out_2(9),
      R => '0'
    );
\sampled_min_median_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_min_median_out_reg[13]_0\(9),
      Q => sampled_min_median_out(10),
      R => '0'
    );
\sampled_min_median_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_min_median_out_reg[13]_0\(10),
      Q => sampled_min_median_out(11),
      R => '0'
    );
\sampled_min_median_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_min_median_out_reg[13]_0\(11),
      Q => sampled_min_median_out(12),
      R => '0'
    );
\sampled_min_median_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_min_median_out_reg[13]_0\(12),
      Q => sampled_min_median_out(13),
      R => '0'
    );
\sampled_min_median_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_min_median_out_reg[13]_0\(0),
      Q => sampled_min_median_out(1),
      R => '0'
    );
\sampled_min_median_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_min_median_out_reg[13]_0\(1),
      Q => sampled_min_median_out(2),
      R => '0'
    );
\sampled_min_median_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_min_median_out_reg[13]_0\(2),
      Q => sampled_min_median_out(3),
      R => '0'
    );
\sampled_min_median_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_min_median_out_reg[13]_0\(3),
      Q => sampled_min_median_out(4),
      R => '0'
    );
\sampled_min_median_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_min_median_out_reg[13]_0\(4),
      Q => sampled_min_median_out(5),
      R => '0'
    );
\sampled_min_median_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_min_median_out_reg[13]_0\(5),
      Q => sampled_min_median_out(6),
      R => '0'
    );
\sampled_min_median_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_min_median_out_reg[13]_0\(6),
      Q => sampled_min_median_out(7),
      R => '0'
    );
\sampled_min_median_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_min_median_out_reg[13]_0\(7),
      Q => sampled_min_median_out(8),
      R => '0'
    );
\sampled_min_median_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => min_median_valid_out,
      D => \sampled_min_median_out_reg[13]_0\(8),
      Q => sampled_min_median_out(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_tresholding_0_0_median_searcher is
  port (
    reset : out STD_LOGIC;
    sample_median_a_or_b : out STD_LOGIC;
    median_dist_i_out : out STD_LOGIC_VECTOR ( 263 downto 0 );
    gpio_cfg_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio_cfg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    min_index : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_tresholding_0_0_median_searcher : entity is "median_searcher";
end system_tresholding_0_0_median_searcher;

architecture STRUCTURE of system_tresholding_0_0_median_searcher is
  signal a_or_b : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \median_searcher_i_inst[7].median_inst_n_1\ : STD_LOGIC;
  signal \^reset\ : STD_LOGIC;
  signal \rst_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \rst_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \rst_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \rst_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \rst_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \rst_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \rst_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \rst_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \rst_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \rst_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \rst_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \rst_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \rst_cnt[12]_i_6_n_0\ : STD_LOGIC;
  signal \rst_cnt[12]_i_7_n_0\ : STD_LOGIC;
  signal \rst_cnt[12]_i_8_n_0\ : STD_LOGIC;
  signal \rst_cnt[12]_i_9_n_0\ : STD_LOGIC;
  signal \rst_cnt[16]_i_2_n_0\ : STD_LOGIC;
  signal \rst_cnt[16]_i_3_n_0\ : STD_LOGIC;
  signal \rst_cnt[16]_i_4_n_0\ : STD_LOGIC;
  signal \rst_cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \rst_cnt[16]_i_6_n_0\ : STD_LOGIC;
  signal \rst_cnt[16]_i_7_n_0\ : STD_LOGIC;
  signal \rst_cnt[16]_i_8_n_0\ : STD_LOGIC;
  signal \rst_cnt[16]_i_9_n_0\ : STD_LOGIC;
  signal \rst_cnt[20]_i_2_n_0\ : STD_LOGIC;
  signal \rst_cnt[20]_i_3_n_0\ : STD_LOGIC;
  signal \rst_cnt[20]_i_4_n_0\ : STD_LOGIC;
  signal \rst_cnt[20]_i_5_n_0\ : STD_LOGIC;
  signal \rst_cnt[20]_i_6_n_0\ : STD_LOGIC;
  signal \rst_cnt[20]_i_7_n_0\ : STD_LOGIC;
  signal \rst_cnt[20]_i_8_n_0\ : STD_LOGIC;
  signal \rst_cnt[20]_i_9_n_0\ : STD_LOGIC;
  signal \rst_cnt[24]_i_2_n_0\ : STD_LOGIC;
  signal \rst_cnt[24]_i_3_n_0\ : STD_LOGIC;
  signal \rst_cnt[24]_i_4_n_0\ : STD_LOGIC;
  signal \rst_cnt[24]_i_5_n_0\ : STD_LOGIC;
  signal \rst_cnt[24]_i_6_n_0\ : STD_LOGIC;
  signal \rst_cnt[24]_i_7_n_0\ : STD_LOGIC;
  signal \rst_cnt[24]_i_8_n_0\ : STD_LOGIC;
  signal \rst_cnt[24]_i_9_n_0\ : STD_LOGIC;
  signal \rst_cnt[28]_i_2_n_0\ : STD_LOGIC;
  signal \rst_cnt[28]_i_3_n_0\ : STD_LOGIC;
  signal \rst_cnt[28]_i_4_n_0\ : STD_LOGIC;
  signal \rst_cnt[28]_i_5_n_0\ : STD_LOGIC;
  signal \rst_cnt[28]_i_6_n_0\ : STD_LOGIC;
  signal \rst_cnt[28]_i_7_n_0\ : STD_LOGIC;
  signal \rst_cnt[28]_i_8_n_0\ : STD_LOGIC;
  signal \rst_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \rst_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \rst_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \rst_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \rst_cnt[4]_i_6_n_0\ : STD_LOGIC;
  signal \rst_cnt[4]_i_7_n_0\ : STD_LOGIC;
  signal \rst_cnt[4]_i_8_n_0\ : STD_LOGIC;
  signal \rst_cnt[4]_i_9_n_0\ : STD_LOGIC;
  signal \rst_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \rst_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \rst_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \rst_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal \rst_cnt[8]_i_6_n_0\ : STD_LOGIC;
  signal \rst_cnt[8]_i_7_n_0\ : STD_LOGIC;
  signal \rst_cnt[8]_i_8_n_0\ : STD_LOGIC;
  signal \rst_cnt[8]_i_9_n_0\ : STD_LOGIC;
  signal rst_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rst_cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rst_cnt_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \rst_cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \rst_cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \rst_cnt_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \rst_cnt_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \rst_cnt_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \rst_cnt_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \rst_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \rst_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \rst_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \rst_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \rst_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \rst_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \rst_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \rst_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \rst_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \rst_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \rst_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \rst_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \rst_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \rst_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \rst_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \rst_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \rst_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \rst_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \rst_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \rst_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \rst_cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \rst_cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \rst_cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \rst_cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \rst_cnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \rst_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \rst_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \rst_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \rst_cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \rst_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \rst_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \rst_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \rst_cnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \rst_cnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \rst_cnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \rst_cnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \rst_cnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \rst_cnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \rst_cnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \rst_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rst_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \rst_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \rst_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \rst_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \rst_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \rst_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \rst_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \rst_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rst_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \rst_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \rst_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \rst_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \rst_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \rst_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \rst_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_rst_cnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \rst_cnt_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rst_cnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rst_cnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rst_cnt_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rst_cnt_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rst_cnt_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rst_cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rst_cnt_reg[8]_i_1\ : label is 11;
begin
  reset <= \^reset\;
\median_searcher_i_inst[0].median_inst\: entity work.system_tresholding_0_0_median_searcher_i
     port map (
      E(0) => \^reset\,
      Q(13 downto 0) => Q(13 downto 0),
      a_or_b(0) => a_or_b(0),
      clk => clk,
      median_dist_i_out(32 downto 0) => median_dist_i_out(32 downto 0)
    );
\median_searcher_i_inst[1].median_inst\: entity work.system_tresholding_0_0_median_searcher_i_0
     port map (
      E(0) => \^reset\,
      Q(13 downto 0) => Q(13 downto 0),
      a_or_b(0) => a_or_b(1),
      clk => clk,
      median_dist_i_out(32 downto 0) => median_dist_i_out(65 downto 33)
    );
\median_searcher_i_inst[2].median_inst\: entity work.system_tresholding_0_0_median_searcher_i_1
     port map (
      E(0) => \^reset\,
      Q(13 downto 0) => Q(13 downto 0),
      a_or_b(0) => a_or_b(2),
      clk => clk,
      median_dist_i_out(32 downto 0) => median_dist_i_out(98 downto 66)
    );
\median_searcher_i_inst[3].median_inst\: entity work.system_tresholding_0_0_median_searcher_i_2
     port map (
      E(0) => \^reset\,
      Q(13 downto 0) => Q(13 downto 0),
      clk => clk,
      median_dist_i_out(32 downto 0) => median_dist_i_out(131 downto 99),
      min_index(2 downto 0) => min_index(2 downto 0),
      sample_median_a_or_b => sample_median_a_or_b,
      sample_median_a_or_b_reg(2 downto 0) => a_or_b(2 downto 0),
      sample_median_a_or_b_reg_0 => \median_searcher_i_inst[7].median_inst_n_1\
    );
\median_searcher_i_inst[4].median_inst\: entity work.system_tresholding_0_0_median_searcher_i_3
     port map (
      E(0) => \^reset\,
      Q(13 downto 0) => Q(13 downto 0),
      a_or_b(0) => a_or_b(4),
      clk => clk,
      median_dist_i_out(32 downto 0) => median_dist_i_out(164 downto 132)
    );
\median_searcher_i_inst[5].median_inst\: entity work.system_tresholding_0_0_median_searcher_i_4
     port map (
      E(0) => \^reset\,
      Q(13 downto 0) => Q(13 downto 0),
      a_or_b(0) => a_or_b(5),
      clk => clk,
      median_dist_i_out(32 downto 0) => median_dist_i_out(197 downto 165)
    );
\median_searcher_i_inst[6].median_inst\: entity work.system_tresholding_0_0_median_searcher_i_5
     port map (
      E(0) => \^reset\,
      Q(13 downto 0) => Q(13 downto 0),
      a_or_b(0) => a_or_b(6),
      clk => clk,
      median_dist_i_out(32 downto 0) => median_dist_i_out(230 downto 198)
    );
\median_searcher_i_inst[7].median_inst\: entity work.system_tresholding_0_0_median_searcher_i_6
     port map (
      E(0) => \^reset\,
      Q(13 downto 0) => Q(13 downto 0),
      a_or_b_reg_0 => \median_searcher_i_inst[7].median_inst_n_1\,
      clk => clk,
      median_dist_i_out(32 downto 0) => median_dist_i_out(263 downto 231),
      min_index(1 downto 0) => min_index(1 downto 0),
      rst_cnt_reg(31 downto 0) => rst_cnt_reg(31 downto 0),
      sample_median_a_or_b_reg(2 downto 0) => a_or_b(6 downto 4)
    );
\rst_cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(3),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(3),
      O => \rst_cnt[0]_i_2_n_0\
    );
\rst_cnt[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(2),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(2),
      O => \rst_cnt[0]_i_3_n_0\
    );
\rst_cnt[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(1),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(1),
      O => \rst_cnt[0]_i_4_n_0\
    );
\rst_cnt[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(0),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(0),
      O => \rst_cnt[0]_i_5_n_0\
    );
\rst_cnt[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(3),
      I1 => gpio_cfg_2(3),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[0]_i_6_n_0\
    );
\rst_cnt[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(2),
      I1 => gpio_cfg_2(2),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[0]_i_7_n_0\
    );
\rst_cnt[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(1),
      I1 => gpio_cfg_2(1),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[0]_i_8_n_0\
    );
\rst_cnt[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(0),
      I1 => gpio_cfg_2(0),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[0]_i_9_n_0\
    );
\rst_cnt[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(15),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(15),
      O => \rst_cnt[12]_i_2_n_0\
    );
\rst_cnt[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(14),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(14),
      O => \rst_cnt[12]_i_3_n_0\
    );
\rst_cnt[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(13),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(13),
      O => \rst_cnt[12]_i_4_n_0\
    );
\rst_cnt[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(12),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(12),
      O => \rst_cnt[12]_i_5_n_0\
    );
\rst_cnt[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(15),
      I1 => gpio_cfg_2(15),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[12]_i_6_n_0\
    );
\rst_cnt[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(14),
      I1 => gpio_cfg_2(14),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[12]_i_7_n_0\
    );
\rst_cnt[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(13),
      I1 => gpio_cfg_2(13),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[12]_i_8_n_0\
    );
\rst_cnt[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(12),
      I1 => gpio_cfg_2(12),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[12]_i_9_n_0\
    );
\rst_cnt[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(19),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(19),
      O => \rst_cnt[16]_i_2_n_0\
    );
\rst_cnt[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(18),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(18),
      O => \rst_cnt[16]_i_3_n_0\
    );
\rst_cnt[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(17),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(17),
      O => \rst_cnt[16]_i_4_n_0\
    );
\rst_cnt[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(16),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(16),
      O => \rst_cnt[16]_i_5_n_0\
    );
\rst_cnt[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(19),
      I1 => gpio_cfg_2(19),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[16]_i_6_n_0\
    );
\rst_cnt[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(18),
      I1 => gpio_cfg_2(18),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[16]_i_7_n_0\
    );
\rst_cnt[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(17),
      I1 => gpio_cfg_2(17),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[16]_i_8_n_0\
    );
\rst_cnt[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(16),
      I1 => gpio_cfg_2(16),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[16]_i_9_n_0\
    );
\rst_cnt[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(23),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(23),
      O => \rst_cnt[20]_i_2_n_0\
    );
\rst_cnt[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(22),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(22),
      O => \rst_cnt[20]_i_3_n_0\
    );
\rst_cnt[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(21),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(21),
      O => \rst_cnt[20]_i_4_n_0\
    );
\rst_cnt[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(20),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(20),
      O => \rst_cnt[20]_i_5_n_0\
    );
\rst_cnt[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(23),
      I1 => gpio_cfg_2(23),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[20]_i_6_n_0\
    );
\rst_cnt[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(22),
      I1 => gpio_cfg_2(22),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[20]_i_7_n_0\
    );
\rst_cnt[20]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(21),
      I1 => gpio_cfg_2(21),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[20]_i_8_n_0\
    );
\rst_cnt[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(20),
      I1 => gpio_cfg_2(20),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[20]_i_9_n_0\
    );
\rst_cnt[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(27),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(27),
      O => \rst_cnt[24]_i_2_n_0\
    );
\rst_cnt[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(26),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(26),
      O => \rst_cnt[24]_i_3_n_0\
    );
\rst_cnt[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(25),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(25),
      O => \rst_cnt[24]_i_4_n_0\
    );
\rst_cnt[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(24),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(24),
      O => \rst_cnt[24]_i_5_n_0\
    );
\rst_cnt[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(27),
      I1 => gpio_cfg_2(27),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[24]_i_6_n_0\
    );
\rst_cnt[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(26),
      I1 => gpio_cfg_2(26),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[24]_i_7_n_0\
    );
\rst_cnt[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(25),
      I1 => gpio_cfg_2(25),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[24]_i_8_n_0\
    );
\rst_cnt[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(24),
      I1 => gpio_cfg_2(24),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[24]_i_9_n_0\
    );
\rst_cnt[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(30),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(30),
      O => \rst_cnt[28]_i_2_n_0\
    );
\rst_cnt[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(29),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(29),
      O => \rst_cnt[28]_i_3_n_0\
    );
\rst_cnt[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(28),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(28),
      O => \rst_cnt[28]_i_4_n_0\
    );
\rst_cnt[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(31),
      I1 => gpio_cfg_2(31),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[28]_i_5_n_0\
    );
\rst_cnt[28]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(30),
      I1 => gpio_cfg_2(30),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[28]_i_6_n_0\
    );
\rst_cnt[28]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(29),
      I1 => gpio_cfg_2(29),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[28]_i_7_n_0\
    );
\rst_cnt[28]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(28),
      I1 => gpio_cfg_2(28),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[28]_i_8_n_0\
    );
\rst_cnt[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(7),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(7),
      O => \rst_cnt[4]_i_2_n_0\
    );
\rst_cnt[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(6),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(6),
      O => \rst_cnt[4]_i_3_n_0\
    );
\rst_cnt[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(5),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(5),
      O => \rst_cnt[4]_i_4_n_0\
    );
\rst_cnt[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(4),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(4),
      O => \rst_cnt[4]_i_5_n_0\
    );
\rst_cnt[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(7),
      I1 => gpio_cfg_2(7),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[4]_i_6_n_0\
    );
\rst_cnt[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(6),
      I1 => gpio_cfg_2(6),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[4]_i_7_n_0\
    );
\rst_cnt[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(5),
      I1 => gpio_cfg_2(5),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[4]_i_8_n_0\
    );
\rst_cnt[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(4),
      I1 => gpio_cfg_2(4),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[4]_i_9_n_0\
    );
\rst_cnt[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(11),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(11),
      O => \rst_cnt[8]_i_2_n_0\
    );
\rst_cnt[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(10),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(10),
      O => \rst_cnt[8]_i_3_n_0\
    );
\rst_cnt[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(9),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(9),
      O => \rst_cnt[8]_i_4_n_0\
    );
\rst_cnt[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => gpio_cfg_2(8),
      I1 => \^reset\,
      I2 => gpio_cfg(0),
      I3 => rst_cnt_reg(8),
      O => \rst_cnt[8]_i_5_n_0\
    );
\rst_cnt[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(11),
      I1 => gpio_cfg_2(11),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[8]_i_6_n_0\
    );
\rst_cnt[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(10),
      I1 => gpio_cfg_2(10),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[8]_i_7_n_0\
    );
\rst_cnt[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(9),
      I1 => gpio_cfg_2(9),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[8]_i_8_n_0\
    );
\rst_cnt[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC5C"
    )
        port map (
      I0 => rst_cnt_reg(8),
      I1 => gpio_cfg_2(8),
      I2 => gpio_cfg(0),
      I3 => \^reset\,
      O => \rst_cnt[8]_i_9_n_0\
    );
\rst_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[0]_i_1_n_7\,
      Q => rst_cnt_reg(0),
      R => '0'
    );
\rst_cnt_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rst_cnt_reg[0]_i_1_n_0\,
      CO(2) => \rst_cnt_reg[0]_i_1_n_1\,
      CO(1) => \rst_cnt_reg[0]_i_1_n_2\,
      CO(0) => \rst_cnt_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \rst_cnt[0]_i_2_n_0\,
      DI(2) => \rst_cnt[0]_i_3_n_0\,
      DI(1) => \rst_cnt[0]_i_4_n_0\,
      DI(0) => \rst_cnt[0]_i_5_n_0\,
      O(3) => \rst_cnt_reg[0]_i_1_n_4\,
      O(2) => \rst_cnt_reg[0]_i_1_n_5\,
      O(1) => \rst_cnt_reg[0]_i_1_n_6\,
      O(0) => \rst_cnt_reg[0]_i_1_n_7\,
      S(3) => \rst_cnt[0]_i_6_n_0\,
      S(2) => \rst_cnt[0]_i_7_n_0\,
      S(1) => \rst_cnt[0]_i_8_n_0\,
      S(0) => \rst_cnt[0]_i_9_n_0\
    );
\rst_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[8]_i_1_n_5\,
      Q => rst_cnt_reg(10),
      R => '0'
    );
\rst_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[8]_i_1_n_4\,
      Q => rst_cnt_reg(11),
      R => '0'
    );
\rst_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[12]_i_1_n_7\,
      Q => rst_cnt_reg(12),
      R => '0'
    );
\rst_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rst_cnt_reg[8]_i_1_n_0\,
      CO(3) => \rst_cnt_reg[12]_i_1_n_0\,
      CO(2) => \rst_cnt_reg[12]_i_1_n_1\,
      CO(1) => \rst_cnt_reg[12]_i_1_n_2\,
      CO(0) => \rst_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \rst_cnt[12]_i_2_n_0\,
      DI(2) => \rst_cnt[12]_i_3_n_0\,
      DI(1) => \rst_cnt[12]_i_4_n_0\,
      DI(0) => \rst_cnt[12]_i_5_n_0\,
      O(3) => \rst_cnt_reg[12]_i_1_n_4\,
      O(2) => \rst_cnt_reg[12]_i_1_n_5\,
      O(1) => \rst_cnt_reg[12]_i_1_n_6\,
      O(0) => \rst_cnt_reg[12]_i_1_n_7\,
      S(3) => \rst_cnt[12]_i_6_n_0\,
      S(2) => \rst_cnt[12]_i_7_n_0\,
      S(1) => \rst_cnt[12]_i_8_n_0\,
      S(0) => \rst_cnt[12]_i_9_n_0\
    );
\rst_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[12]_i_1_n_6\,
      Q => rst_cnt_reg(13),
      R => '0'
    );
\rst_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[12]_i_1_n_5\,
      Q => rst_cnt_reg(14),
      R => '0'
    );
\rst_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[12]_i_1_n_4\,
      Q => rst_cnt_reg(15),
      R => '0'
    );
\rst_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[16]_i_1_n_7\,
      Q => rst_cnt_reg(16),
      R => '0'
    );
\rst_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rst_cnt_reg[12]_i_1_n_0\,
      CO(3) => \rst_cnt_reg[16]_i_1_n_0\,
      CO(2) => \rst_cnt_reg[16]_i_1_n_1\,
      CO(1) => \rst_cnt_reg[16]_i_1_n_2\,
      CO(0) => \rst_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \rst_cnt[16]_i_2_n_0\,
      DI(2) => \rst_cnt[16]_i_3_n_0\,
      DI(1) => \rst_cnt[16]_i_4_n_0\,
      DI(0) => \rst_cnt[16]_i_5_n_0\,
      O(3) => \rst_cnt_reg[16]_i_1_n_4\,
      O(2) => \rst_cnt_reg[16]_i_1_n_5\,
      O(1) => \rst_cnt_reg[16]_i_1_n_6\,
      O(0) => \rst_cnt_reg[16]_i_1_n_7\,
      S(3) => \rst_cnt[16]_i_6_n_0\,
      S(2) => \rst_cnt[16]_i_7_n_0\,
      S(1) => \rst_cnt[16]_i_8_n_0\,
      S(0) => \rst_cnt[16]_i_9_n_0\
    );
\rst_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[16]_i_1_n_6\,
      Q => rst_cnt_reg(17),
      R => '0'
    );
\rst_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[16]_i_1_n_5\,
      Q => rst_cnt_reg(18),
      R => '0'
    );
\rst_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[16]_i_1_n_4\,
      Q => rst_cnt_reg(19),
      R => '0'
    );
\rst_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[0]_i_1_n_6\,
      Q => rst_cnt_reg(1),
      R => '0'
    );
\rst_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[20]_i_1_n_7\,
      Q => rst_cnt_reg(20),
      R => '0'
    );
\rst_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rst_cnt_reg[16]_i_1_n_0\,
      CO(3) => \rst_cnt_reg[20]_i_1_n_0\,
      CO(2) => \rst_cnt_reg[20]_i_1_n_1\,
      CO(1) => \rst_cnt_reg[20]_i_1_n_2\,
      CO(0) => \rst_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \rst_cnt[20]_i_2_n_0\,
      DI(2) => \rst_cnt[20]_i_3_n_0\,
      DI(1) => \rst_cnt[20]_i_4_n_0\,
      DI(0) => \rst_cnt[20]_i_5_n_0\,
      O(3) => \rst_cnt_reg[20]_i_1_n_4\,
      O(2) => \rst_cnt_reg[20]_i_1_n_5\,
      O(1) => \rst_cnt_reg[20]_i_1_n_6\,
      O(0) => \rst_cnt_reg[20]_i_1_n_7\,
      S(3) => \rst_cnt[20]_i_6_n_0\,
      S(2) => \rst_cnt[20]_i_7_n_0\,
      S(1) => \rst_cnt[20]_i_8_n_0\,
      S(0) => \rst_cnt[20]_i_9_n_0\
    );
\rst_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[20]_i_1_n_6\,
      Q => rst_cnt_reg(21),
      R => '0'
    );
\rst_cnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[20]_i_1_n_5\,
      Q => rst_cnt_reg(22),
      R => '0'
    );
\rst_cnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[20]_i_1_n_4\,
      Q => rst_cnt_reg(23),
      R => '0'
    );
\rst_cnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[24]_i_1_n_7\,
      Q => rst_cnt_reg(24),
      R => '0'
    );
\rst_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rst_cnt_reg[20]_i_1_n_0\,
      CO(3) => \rst_cnt_reg[24]_i_1_n_0\,
      CO(2) => \rst_cnt_reg[24]_i_1_n_1\,
      CO(1) => \rst_cnt_reg[24]_i_1_n_2\,
      CO(0) => \rst_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \rst_cnt[24]_i_2_n_0\,
      DI(2) => \rst_cnt[24]_i_3_n_0\,
      DI(1) => \rst_cnt[24]_i_4_n_0\,
      DI(0) => \rst_cnt[24]_i_5_n_0\,
      O(3) => \rst_cnt_reg[24]_i_1_n_4\,
      O(2) => \rst_cnt_reg[24]_i_1_n_5\,
      O(1) => \rst_cnt_reg[24]_i_1_n_6\,
      O(0) => \rst_cnt_reg[24]_i_1_n_7\,
      S(3) => \rst_cnt[24]_i_6_n_0\,
      S(2) => \rst_cnt[24]_i_7_n_0\,
      S(1) => \rst_cnt[24]_i_8_n_0\,
      S(0) => \rst_cnt[24]_i_9_n_0\
    );
\rst_cnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[24]_i_1_n_6\,
      Q => rst_cnt_reg(25),
      R => '0'
    );
\rst_cnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[24]_i_1_n_5\,
      Q => rst_cnt_reg(26),
      R => '0'
    );
\rst_cnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[24]_i_1_n_4\,
      Q => rst_cnt_reg(27),
      R => '0'
    );
\rst_cnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[28]_i_1_n_7\,
      Q => rst_cnt_reg(28),
      R => '0'
    );
\rst_cnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rst_cnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_rst_cnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \rst_cnt_reg[28]_i_1_n_1\,
      CO(1) => \rst_cnt_reg[28]_i_1_n_2\,
      CO(0) => \rst_cnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \rst_cnt[28]_i_2_n_0\,
      DI(1) => \rst_cnt[28]_i_3_n_0\,
      DI(0) => \rst_cnt[28]_i_4_n_0\,
      O(3) => \rst_cnt_reg[28]_i_1_n_4\,
      O(2) => \rst_cnt_reg[28]_i_1_n_5\,
      O(1) => \rst_cnt_reg[28]_i_1_n_6\,
      O(0) => \rst_cnt_reg[28]_i_1_n_7\,
      S(3) => \rst_cnt[28]_i_5_n_0\,
      S(2) => \rst_cnt[28]_i_6_n_0\,
      S(1) => \rst_cnt[28]_i_7_n_0\,
      S(0) => \rst_cnt[28]_i_8_n_0\
    );
\rst_cnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[28]_i_1_n_6\,
      Q => rst_cnt_reg(29),
      R => '0'
    );
\rst_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[0]_i_1_n_5\,
      Q => rst_cnt_reg(2),
      R => '0'
    );
\rst_cnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[28]_i_1_n_5\,
      Q => rst_cnt_reg(30),
      R => '0'
    );
\rst_cnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[28]_i_1_n_4\,
      Q => rst_cnt_reg(31),
      R => '0'
    );
\rst_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[0]_i_1_n_4\,
      Q => rst_cnt_reg(3),
      R => '0'
    );
\rst_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[4]_i_1_n_7\,
      Q => rst_cnt_reg(4),
      R => '0'
    );
\rst_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rst_cnt_reg[0]_i_1_n_0\,
      CO(3) => \rst_cnt_reg[4]_i_1_n_0\,
      CO(2) => \rst_cnt_reg[4]_i_1_n_1\,
      CO(1) => \rst_cnt_reg[4]_i_1_n_2\,
      CO(0) => \rst_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \rst_cnt[4]_i_2_n_0\,
      DI(2) => \rst_cnt[4]_i_3_n_0\,
      DI(1) => \rst_cnt[4]_i_4_n_0\,
      DI(0) => \rst_cnt[4]_i_5_n_0\,
      O(3) => \rst_cnt_reg[4]_i_1_n_4\,
      O(2) => \rst_cnt_reg[4]_i_1_n_5\,
      O(1) => \rst_cnt_reg[4]_i_1_n_6\,
      O(0) => \rst_cnt_reg[4]_i_1_n_7\,
      S(3) => \rst_cnt[4]_i_6_n_0\,
      S(2) => \rst_cnt[4]_i_7_n_0\,
      S(1) => \rst_cnt[4]_i_8_n_0\,
      S(0) => \rst_cnt[4]_i_9_n_0\
    );
\rst_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[4]_i_1_n_6\,
      Q => rst_cnt_reg(5),
      R => '0'
    );
\rst_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[4]_i_1_n_5\,
      Q => rst_cnt_reg(6),
      R => '0'
    );
\rst_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[4]_i_1_n_4\,
      Q => rst_cnt_reg(7),
      R => '0'
    );
\rst_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[8]_i_1_n_7\,
      Q => rst_cnt_reg(8),
      R => '0'
    );
\rst_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rst_cnt_reg[4]_i_1_n_0\,
      CO(3) => \rst_cnt_reg[8]_i_1_n_0\,
      CO(2) => \rst_cnt_reg[8]_i_1_n_1\,
      CO(1) => \rst_cnt_reg[8]_i_1_n_2\,
      CO(0) => \rst_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \rst_cnt[8]_i_2_n_0\,
      DI(2) => \rst_cnt[8]_i_3_n_0\,
      DI(1) => \rst_cnt[8]_i_4_n_0\,
      DI(0) => \rst_cnt[8]_i_5_n_0\,
      O(3) => \rst_cnt_reg[8]_i_1_n_4\,
      O(2) => \rst_cnt_reg[8]_i_1_n_5\,
      O(1) => \rst_cnt_reg[8]_i_1_n_6\,
      O(0) => \rst_cnt_reg[8]_i_1_n_7\,
      S(3) => \rst_cnt[8]_i_6_n_0\,
      S(2) => \rst_cnt[8]_i_7_n_0\,
      S(1) => \rst_cnt[8]_i_8_n_0\,
      S(0) => \rst_cnt[8]_i_9_n_0\
    );
\rst_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rst_cnt_reg[8]_i_1_n_6\,
      Q => rst_cnt_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_tresholding_0_0_median_estimator is
  port (
    \gpio_cfg[18]\ : out STD_LOGIC;
    median_out : out STD_LOGIC_VECTOR ( 12 downto 0 );
    clk : in STD_LOGIC;
    gpio_cfg_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio_cfg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_tresholding_0_0_median_estimator : entity is "median_estimator";
end system_tresholding_0_0_median_estimator;

architecture STRUCTURE of system_tresholding_0_0_median_estimator is
  signal inst_find_min_n_1 : STD_LOGIC;
  signal inst_find_min_n_11 : STD_LOGIC;
  signal inst_find_min_n_12 : STD_LOGIC;
  signal inst_find_min_n_13 : STD_LOGIC;
  signal inst_find_min_n_14 : STD_LOGIC;
  signal inst_find_min_n_15 : STD_LOGIC;
  signal inst_find_min_n_5 : STD_LOGIC;
  signal inst_find_min_n_6 : STD_LOGIC;
  signal inst_find_min_n_7 : STD_LOGIC;
  signal inst_find_min_n_8 : STD_LOGIC;
  signal inst_find_min_n_9 : STD_LOGIC;
  signal median_dist_i_out : STD_LOGIC_VECTOR ( 263 downto 0 );
  signal min_index : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal min_median_out : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal min_median_valid_out : STD_LOGIC;
  signal reset : STD_LOGIC;
  signal sample_median_a_or_b : STD_LOGIC;
  signal sampled_index : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sampled_median_i_array : STD_LOGIC_VECTOR ( 3 to 3 );
  signal sampled_median_log_i : STD_LOGIC_VECTOR ( 0 to 0 );
begin
inst_binary_searcher: entity work.system_tresholding_0_0_binary_searcher
     port map (
      D(2) => inst_find_min_n_8,
      D(1) => inst_find_min_n_9,
      D(0) => sampled_median_log_i(0),
      E(0) => E(0),
      Q(13 downto 0) => Q(13 downto 0),
      clk => clk,
      gpio_cfg(1 downto 0) => gpio_cfg(2 downto 1),
      \gpio_cfg[18]\ => \gpio_cfg[18]\,
      median_out(12 downto 0) => median_out(12 downto 0),
      min_median_valid_out => min_median_valid_out,
      reset_median_reg_0 => inst_find_min_n_15,
      sample_median_a_or_b => sample_median_a_or_b,
      \sampled_index_reg[2]_0\(2 downto 0) => sampled_index(2 downto 0),
      \sampled_index_reg[2]_1\(2 downto 0) => min_index(2 downto 0),
      sampled_median_i_array(0) => sampled_median_i_array(3),
      \sampled_median_i_array_reg[10]_0\ => inst_find_min_n_14,
      \sampled_median_i_array_reg[4]_0\ => inst_find_min_n_6,
      \sampled_median_i_array_reg[5]_0\ => inst_find_min_n_5,
      \sampled_median_i_array_reg[6]_0\ => inst_find_min_n_1,
      \sampled_median_i_array_reg[7]_0\ => inst_find_min_n_7,
      \sampled_median_i_array_reg[8]_0\ => inst_find_min_n_12,
      \sampled_median_i_array_reg[9]_0\ => inst_find_min_n_13,
      \sampled_median_log_i_reg[3]_0\ => inst_find_min_n_11,
      \sampled_min_median_out_reg[13]_0\(12 downto 0) => min_median_out(13 downto 1)
    );
inst_find_min: entity work.system_tresholding_0_0_find_min
     port map (
      D(2) => inst_find_min_n_8,
      D(1) => inst_find_min_n_9,
      D(0) => sampled_median_log_i(0),
      clk => clk,
      \i_stage_3_reg[1]_0\ => inst_find_min_n_7,
      \i_stage_3_reg[2]_0\ => inst_find_min_n_1,
      \i_stage_3_reg[2]_1\ => inst_find_min_n_5,
      \i_stage_3_reg[2]_2\ => inst_find_min_n_6,
      \i_stage_3_reg[2]_3\ => inst_find_min_n_11,
      \i_stage_3_reg[2]_4\ => inst_find_min_n_12,
      \i_stage_3_reg[2]_5\ => inst_find_min_n_13,
      \i_stage_3_reg[2]_6\ => inst_find_min_n_14,
      \i_stage_3_reg[2]_7\ => inst_find_min_n_15,
      median_i(263 downto 0) => median_dist_i_out(263 downto 0),
      min_index(2 downto 0) => min_index(2 downto 0),
      min_median_out(12 downto 0) => min_median_out(13 downto 1),
      min_median_valid_out => min_median_valid_out,
      reset => reset,
      reset_median_reg(2 downto 0) => sampled_index(2 downto 0),
      sampled_median_i_array(0) => sampled_median_i_array(3)
    );
inst_median_searcher: entity work.system_tresholding_0_0_median_searcher
     port map (
      Q(13 downto 0) => Q(13 downto 0),
      clk => clk,
      gpio_cfg(0) => gpio_cfg(0),
      gpio_cfg_2(31 downto 0) => gpio_cfg_2(31 downto 0),
      median_dist_i_out(263 downto 0) => median_dist_i_out(263 downto 0),
      min_index(2 downto 0) => min_index(2 downto 0),
      reset => reset,
      sample_median_a_or_b => sample_median_a_or_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_tresholding_0_0_tresholding is
  port (
    median_out : out STD_LOGIC_VECTOR ( 12 downto 0 );
    threshold_detail_level : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    gpio_cfg_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio_cfg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    detail_level : in STD_LOGIC_VECTOR ( 13 downto 0 );
    multresult : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_tresholding_0_0_tresholding : entity is "tresholding";
end system_tresholding_0_0_tresholding;

architecture STRUCTURE of system_tresholding_0_0_tresholding is
  signal abs_detail_level : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal abs_detail_level0 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal \abs_detail_level[10]_i_1_n_0\ : STD_LOGIC;
  signal \abs_detail_level[11]_i_1_n_0\ : STD_LOGIC;
  signal \abs_detail_level[12]_i_1_n_0\ : STD_LOGIC;
  signal \abs_detail_level[12]_i_3_n_0\ : STD_LOGIC;
  signal \abs_detail_level[12]_i_4_n_0\ : STD_LOGIC;
  signal \abs_detail_level[12]_i_5_n_0\ : STD_LOGIC;
  signal \abs_detail_level[12]_i_6_n_0\ : STD_LOGIC;
  signal \abs_detail_level[13]_i_1_n_0\ : STD_LOGIC;
  signal \abs_detail_level[13]_i_3_n_0\ : STD_LOGIC;
  signal \abs_detail_level[1]_i_1_n_0\ : STD_LOGIC;
  signal \abs_detail_level[2]_i_1_n_0\ : STD_LOGIC;
  signal \abs_detail_level[3]_i_1_n_0\ : STD_LOGIC;
  signal \abs_detail_level[4]_i_1_n_0\ : STD_LOGIC;
  signal \abs_detail_level[4]_i_3_n_0\ : STD_LOGIC;
  signal \abs_detail_level[4]_i_4_n_0\ : STD_LOGIC;
  signal \abs_detail_level[4]_i_5_n_0\ : STD_LOGIC;
  signal \abs_detail_level[4]_i_6_n_0\ : STD_LOGIC;
  signal \abs_detail_level[4]_i_7_n_0\ : STD_LOGIC;
  signal \abs_detail_level[5]_i_1_n_0\ : STD_LOGIC;
  signal \abs_detail_level[6]_i_1_n_0\ : STD_LOGIC;
  signal \abs_detail_level[7]_i_1_n_0\ : STD_LOGIC;
  signal \abs_detail_level[8]_i_1_n_0\ : STD_LOGIC;
  signal \abs_detail_level[8]_i_3_n_0\ : STD_LOGIC;
  signal \abs_detail_level[8]_i_4_n_0\ : STD_LOGIC;
  signal \abs_detail_level[8]_i_5_n_0\ : STD_LOGIC;
  signal \abs_detail_level[8]_i_6_n_0\ : STD_LOGIC;
  signal \abs_detail_level[9]_i_1_n_0\ : STD_LOGIC;
  signal \abs_detail_level_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \abs_detail_level_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \abs_detail_level_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \abs_detail_level_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \abs_detail_level_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \abs_detail_level_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \abs_detail_level_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \abs_detail_level_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \abs_detail_level_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \abs_detail_level_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \abs_detail_level_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \abs_detail_level_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal lock_threshold : STD_LOGIC;
  signal median_inst_n_0 : STD_LOGIC;
  signal negative_value : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal universal_threshold_negative : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \universal_threshold_negative[11]_i_2_n_0\ : STD_LOGIC;
  signal \universal_threshold_negative[11]_i_3_n_0\ : STD_LOGIC;
  signal \universal_threshold_negative[11]_i_4_n_0\ : STD_LOGIC;
  signal \universal_threshold_negative[11]_i_5_n_0\ : STD_LOGIC;
  signal \universal_threshold_negative[13]_i_2_n_0\ : STD_LOGIC;
  signal \universal_threshold_negative[13]_i_3_n_0\ : STD_LOGIC;
  signal \universal_threshold_negative[3]_i_2_n_0\ : STD_LOGIC;
  signal \universal_threshold_negative[3]_i_3_n_0\ : STD_LOGIC;
  signal \universal_threshold_negative[3]_i_4_n_0\ : STD_LOGIC;
  signal \universal_threshold_negative[7]_i_2_n_0\ : STD_LOGIC;
  signal \universal_threshold_negative[7]_i_3_n_0\ : STD_LOGIC;
  signal \universal_threshold_negative[7]_i_4_n_0\ : STD_LOGIC;
  signal \universal_threshold_negative[7]_i_5_n_0\ : STD_LOGIC;
  signal \universal_threshold_negative_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \universal_threshold_negative_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \universal_threshold_negative_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \universal_threshold_negative_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \universal_threshold_negative_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \universal_threshold_negative_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \universal_threshold_negative_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \universal_threshold_negative_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \universal_threshold_negative_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \universal_threshold_negative_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \universal_threshold_negative_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \universal_threshold_negative_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \universal_threshold_negative_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal universal_threshold_positive : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \NLW_abs_detail_level_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_abs_detail_level_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_universal_threshold_negative_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_universal_threshold_negative_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \abs_detail_level[10]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \abs_detail_level[11]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \abs_detail_level[12]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \abs_detail_level[13]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \abs_detail_level[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \abs_detail_level[3]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \abs_detail_level[4]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \abs_detail_level[5]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \abs_detail_level[6]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \abs_detail_level[7]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \abs_detail_level[8]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \abs_detail_level[9]_i_1\ : label is "soft_lutpair145";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \abs_detail_level_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \abs_detail_level_reg[13]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \abs_detail_level_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \abs_detail_level_reg[8]_i_2\ : label is 35;
  attribute inverted : string;
  attribute inverted of lock_threshold_reg_inv : label is "yes";
  attribute ADDER_THRESHOLD of \universal_threshold_negative_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \universal_threshold_negative_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \universal_threshold_negative_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \universal_threshold_negative_reg[7]_i_1\ : label is 35;
begin
\abs_detail_level[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_detail_level0(10),
      I1 => detail_level(10),
      I2 => detail_level(13),
      O => \abs_detail_level[10]_i_1_n_0\
    );
\abs_detail_level[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_detail_level0(11),
      I1 => detail_level(11),
      I2 => detail_level(13),
      O => \abs_detail_level[11]_i_1_n_0\
    );
\abs_detail_level[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_detail_level0(12),
      I1 => detail_level(12),
      I2 => detail_level(13),
      O => \abs_detail_level[12]_i_1_n_0\
    );
\abs_detail_level[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => detail_level(12),
      O => \abs_detail_level[12]_i_3_n_0\
    );
\abs_detail_level[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => detail_level(11),
      O => \abs_detail_level[12]_i_4_n_0\
    );
\abs_detail_level[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => detail_level(10),
      O => \abs_detail_level[12]_i_5_n_0\
    );
\abs_detail_level[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => detail_level(9),
      O => \abs_detail_level[12]_i_6_n_0\
    );
\abs_detail_level[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => abs_detail_level0(13),
      I1 => detail_level(13),
      O => \abs_detail_level[13]_i_1_n_0\
    );
\abs_detail_level[13]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => detail_level(13),
      O => \abs_detail_level[13]_i_3_n_0\
    );
\abs_detail_level[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_detail_level0(1),
      I1 => detail_level(1),
      I2 => detail_level(13),
      O => \abs_detail_level[1]_i_1_n_0\
    );
\abs_detail_level[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_detail_level0(2),
      I1 => detail_level(2),
      I2 => detail_level(13),
      O => \abs_detail_level[2]_i_1_n_0\
    );
\abs_detail_level[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_detail_level0(3),
      I1 => detail_level(3),
      I2 => detail_level(13),
      O => \abs_detail_level[3]_i_1_n_0\
    );
\abs_detail_level[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_detail_level0(4),
      I1 => detail_level(4),
      I2 => detail_level(13),
      O => \abs_detail_level[4]_i_1_n_0\
    );
\abs_detail_level[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => detail_level(0),
      O => \abs_detail_level[4]_i_3_n_0\
    );
\abs_detail_level[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => detail_level(4),
      O => \abs_detail_level[4]_i_4_n_0\
    );
\abs_detail_level[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => detail_level(3),
      O => \abs_detail_level[4]_i_5_n_0\
    );
\abs_detail_level[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => detail_level(2),
      O => \abs_detail_level[4]_i_6_n_0\
    );
\abs_detail_level[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => detail_level(1),
      O => \abs_detail_level[4]_i_7_n_0\
    );
\abs_detail_level[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_detail_level0(5),
      I1 => detail_level(5),
      I2 => detail_level(13),
      O => \abs_detail_level[5]_i_1_n_0\
    );
\abs_detail_level[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_detail_level0(6),
      I1 => detail_level(6),
      I2 => detail_level(13),
      O => \abs_detail_level[6]_i_1_n_0\
    );
\abs_detail_level[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_detail_level0(7),
      I1 => detail_level(7),
      I2 => detail_level(13),
      O => \abs_detail_level[7]_i_1_n_0\
    );
\abs_detail_level[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_detail_level0(8),
      I1 => detail_level(8),
      I2 => detail_level(13),
      O => \abs_detail_level[8]_i_1_n_0\
    );
\abs_detail_level[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => detail_level(8),
      O => \abs_detail_level[8]_i_3_n_0\
    );
\abs_detail_level[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => detail_level(7),
      O => \abs_detail_level[8]_i_4_n_0\
    );
\abs_detail_level[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => detail_level(6),
      O => \abs_detail_level[8]_i_5_n_0\
    );
\abs_detail_level[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => detail_level(5),
      O => \abs_detail_level[8]_i_6_n_0\
    );
\abs_detail_level[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_detail_level0(9),
      I1 => detail_level(9),
      I2 => detail_level(13),
      O => \abs_detail_level[9]_i_1_n_0\
    );
\abs_detail_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => detail_level(0),
      Q => abs_detail_level(0),
      R => '0'
    );
\abs_detail_level_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \abs_detail_level[10]_i_1_n_0\,
      Q => abs_detail_level(10),
      R => '0'
    );
\abs_detail_level_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \abs_detail_level[11]_i_1_n_0\,
      Q => abs_detail_level(11),
      R => '0'
    );
\abs_detail_level_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \abs_detail_level[12]_i_1_n_0\,
      Q => abs_detail_level(12),
      R => '0'
    );
\abs_detail_level_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \abs_detail_level_reg[8]_i_2_n_0\,
      CO(3) => \abs_detail_level_reg[12]_i_2_n_0\,
      CO(2) => \abs_detail_level_reg[12]_i_2_n_1\,
      CO(1) => \abs_detail_level_reg[12]_i_2_n_2\,
      CO(0) => \abs_detail_level_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => abs_detail_level0(12 downto 9),
      S(3) => \abs_detail_level[12]_i_3_n_0\,
      S(2) => \abs_detail_level[12]_i_4_n_0\,
      S(1) => \abs_detail_level[12]_i_5_n_0\,
      S(0) => \abs_detail_level[12]_i_6_n_0\
    );
\abs_detail_level_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \abs_detail_level[13]_i_1_n_0\,
      Q => abs_detail_level(13),
      R => '0'
    );
\abs_detail_level_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \abs_detail_level_reg[12]_i_2_n_0\,
      CO(3 downto 0) => \NLW_abs_detail_level_reg[13]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_abs_detail_level_reg[13]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => abs_detail_level0(13),
      S(3 downto 1) => B"000",
      S(0) => \abs_detail_level[13]_i_3_n_0\
    );
\abs_detail_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \abs_detail_level[1]_i_1_n_0\,
      Q => abs_detail_level(1),
      R => '0'
    );
\abs_detail_level_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \abs_detail_level[2]_i_1_n_0\,
      Q => abs_detail_level(2),
      R => '0'
    );
\abs_detail_level_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \abs_detail_level[3]_i_1_n_0\,
      Q => abs_detail_level(3),
      R => '0'
    );
\abs_detail_level_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \abs_detail_level[4]_i_1_n_0\,
      Q => abs_detail_level(4),
      R => '0'
    );
\abs_detail_level_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \abs_detail_level_reg[4]_i_2_n_0\,
      CO(2) => \abs_detail_level_reg[4]_i_2_n_1\,
      CO(1) => \abs_detail_level_reg[4]_i_2_n_2\,
      CO(0) => \abs_detail_level_reg[4]_i_2_n_3\,
      CYINIT => \abs_detail_level[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => abs_detail_level0(4 downto 1),
      S(3) => \abs_detail_level[4]_i_4_n_0\,
      S(2) => \abs_detail_level[4]_i_5_n_0\,
      S(1) => \abs_detail_level[4]_i_6_n_0\,
      S(0) => \abs_detail_level[4]_i_7_n_0\
    );
\abs_detail_level_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \abs_detail_level[5]_i_1_n_0\,
      Q => abs_detail_level(5),
      R => '0'
    );
\abs_detail_level_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \abs_detail_level[6]_i_1_n_0\,
      Q => abs_detail_level(6),
      R => '0'
    );
\abs_detail_level_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \abs_detail_level[7]_i_1_n_0\,
      Q => abs_detail_level(7),
      R => '0'
    );
\abs_detail_level_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \abs_detail_level[8]_i_1_n_0\,
      Q => abs_detail_level(8),
      R => '0'
    );
\abs_detail_level_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \abs_detail_level_reg[4]_i_2_n_0\,
      CO(3) => \abs_detail_level_reg[8]_i_2_n_0\,
      CO(2) => \abs_detail_level_reg[8]_i_2_n_1\,
      CO(1) => \abs_detail_level_reg[8]_i_2_n_2\,
      CO(0) => \abs_detail_level_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => abs_detail_level0(8 downto 5),
      S(3) => \abs_detail_level[8]_i_3_n_0\,
      S(2) => \abs_detail_level[8]_i_4_n_0\,
      S(1) => \abs_detail_level[8]_i_5_n_0\,
      S(0) => \abs_detail_level[8]_i_6_n_0\
    );
\abs_detail_level_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \abs_detail_level[9]_i_1_n_0\,
      Q => abs_detail_level(9),
      R => '0'
    );
instance_name: entity work.system_tresholding_0_0_apply_thresholding
     port map (
      Q(13 downto 0) => universal_threshold_positive(13 downto 0),
      clk => clk,
      detail_level(13 downto 0) => detail_level(13 downto 0),
      gpio_cfg(0) => gpio_cfg(3),
      \soft_threshold_detail_level_reg_reg[13]_0\(13 downto 0) => universal_threshold_negative(13 downto 0),
      threshold_detail_level(13 downto 0) => threshold_detail_level(13 downto 0)
    );
lock_threshold_reg_inv: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => median_inst_n_0,
      Q => lock_threshold,
      R => '0'
    );
median_inst: entity work.system_tresholding_0_0_median_estimator
     port map (
      E(0) => lock_threshold,
      Q(13 downto 0) => abs_detail_level(13 downto 0),
      clk => clk,
      gpio_cfg(2 downto 0) => gpio_cfg(2 downto 0),
      \gpio_cfg[18]\ => median_inst_n_0,
      gpio_cfg_2(31 downto 0) => gpio_cfg_2(31 downto 0),
      median_out(12 downto 0) => median_out(12 downto 0)
    );
\universal_threshold_negative[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multresult(11),
      O => \universal_threshold_negative[11]_i_2_n_0\
    );
\universal_threshold_negative[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multresult(10),
      O => \universal_threshold_negative[11]_i_3_n_0\
    );
\universal_threshold_negative[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multresult(9),
      O => \universal_threshold_negative[11]_i_4_n_0\
    );
\universal_threshold_negative[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multresult(8),
      O => \universal_threshold_negative[11]_i_5_n_0\
    );
\universal_threshold_negative[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multresult(13),
      O => \universal_threshold_negative[13]_i_2_n_0\
    );
\universal_threshold_negative[13]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multresult(12),
      O => \universal_threshold_negative[13]_i_3_n_0\
    );
\universal_threshold_negative[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multresult(3),
      O => \universal_threshold_negative[3]_i_2_n_0\
    );
\universal_threshold_negative[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multresult(2),
      O => \universal_threshold_negative[3]_i_3_n_0\
    );
\universal_threshold_negative[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multresult(1),
      O => \universal_threshold_negative[3]_i_4_n_0\
    );
\universal_threshold_negative[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multresult(7),
      O => \universal_threshold_negative[7]_i_2_n_0\
    );
\universal_threshold_negative[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multresult(6),
      O => \universal_threshold_negative[7]_i_3_n_0\
    );
\universal_threshold_negative[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multresult(5),
      O => \universal_threshold_negative[7]_i_4_n_0\
    );
\universal_threshold_negative[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => multresult(4),
      O => \universal_threshold_negative[7]_i_5_n_0\
    );
\universal_threshold_negative_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => negative_value(0),
      Q => universal_threshold_negative(0),
      R => '0'
    );
\universal_threshold_negative_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => negative_value(10),
      Q => universal_threshold_negative(10),
      R => '0'
    );
\universal_threshold_negative_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => negative_value(11),
      Q => universal_threshold_negative(11),
      R => '0'
    );
\universal_threshold_negative_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \universal_threshold_negative_reg[7]_i_1_n_0\,
      CO(3) => \universal_threshold_negative_reg[11]_i_1_n_0\,
      CO(2) => \universal_threshold_negative_reg[11]_i_1_n_1\,
      CO(1) => \universal_threshold_negative_reg[11]_i_1_n_2\,
      CO(0) => \universal_threshold_negative_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => negative_value(11 downto 8),
      S(3) => \universal_threshold_negative[11]_i_2_n_0\,
      S(2) => \universal_threshold_negative[11]_i_3_n_0\,
      S(1) => \universal_threshold_negative[11]_i_4_n_0\,
      S(0) => \universal_threshold_negative[11]_i_5_n_0\
    );
\universal_threshold_negative_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => negative_value(12),
      Q => universal_threshold_negative(12),
      R => '0'
    );
\universal_threshold_negative_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => negative_value(13),
      Q => universal_threshold_negative(13),
      R => '0'
    );
\universal_threshold_negative_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \universal_threshold_negative_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_universal_threshold_negative_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \universal_threshold_negative_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_universal_threshold_negative_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => negative_value(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => \universal_threshold_negative[13]_i_2_n_0\,
      S(0) => \universal_threshold_negative[13]_i_3_n_0\
    );
\universal_threshold_negative_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => negative_value(1),
      Q => universal_threshold_negative(1),
      R => '0'
    );
\universal_threshold_negative_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => negative_value(2),
      Q => universal_threshold_negative(2),
      R => '0'
    );
\universal_threshold_negative_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => negative_value(3),
      Q => universal_threshold_negative(3),
      R => '0'
    );
\universal_threshold_negative_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \universal_threshold_negative_reg[3]_i_1_n_0\,
      CO(2) => \universal_threshold_negative_reg[3]_i_1_n_1\,
      CO(1) => \universal_threshold_negative_reg[3]_i_1_n_2\,
      CO(0) => \universal_threshold_negative_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => negative_value(3 downto 0),
      S(3) => \universal_threshold_negative[3]_i_2_n_0\,
      S(2) => \universal_threshold_negative[3]_i_3_n_0\,
      S(1) => \universal_threshold_negative[3]_i_4_n_0\,
      S(0) => multresult(0)
    );
\universal_threshold_negative_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => negative_value(4),
      Q => universal_threshold_negative(4),
      R => '0'
    );
\universal_threshold_negative_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => negative_value(5),
      Q => universal_threshold_negative(5),
      R => '0'
    );
\universal_threshold_negative_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => negative_value(6),
      Q => universal_threshold_negative(6),
      R => '0'
    );
\universal_threshold_negative_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => negative_value(7),
      Q => universal_threshold_negative(7),
      R => '0'
    );
\universal_threshold_negative_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \universal_threshold_negative_reg[3]_i_1_n_0\,
      CO(3) => \universal_threshold_negative_reg[7]_i_1_n_0\,
      CO(2) => \universal_threshold_negative_reg[7]_i_1_n_1\,
      CO(1) => \universal_threshold_negative_reg[7]_i_1_n_2\,
      CO(0) => \universal_threshold_negative_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => negative_value(7 downto 4),
      S(3) => \universal_threshold_negative[7]_i_2_n_0\,
      S(2) => \universal_threshold_negative[7]_i_3_n_0\,
      S(1) => \universal_threshold_negative[7]_i_4_n_0\,
      S(0) => \universal_threshold_negative[7]_i_5_n_0\
    );
\universal_threshold_negative_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => negative_value(8),
      Q => universal_threshold_negative(8),
      R => '0'
    );
\universal_threshold_negative_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => negative_value(9),
      Q => universal_threshold_negative(9),
      R => '0'
    );
\universal_threshold_positive_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => multresult(0),
      Q => universal_threshold_positive(0),
      R => '0'
    );
\universal_threshold_positive_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => multresult(10),
      Q => universal_threshold_positive(10),
      R => '0'
    );
\universal_threshold_positive_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => multresult(11),
      Q => universal_threshold_positive(11),
      R => '0'
    );
\universal_threshold_positive_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => multresult(12),
      Q => universal_threshold_positive(12),
      R => '0'
    );
\universal_threshold_positive_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => multresult(13),
      Q => universal_threshold_positive(13),
      R => '0'
    );
\universal_threshold_positive_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => multresult(1),
      Q => universal_threshold_positive(1),
      R => '0'
    );
\universal_threshold_positive_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => multresult(2),
      Q => universal_threshold_positive(2),
      R => '0'
    );
\universal_threshold_positive_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => multresult(3),
      Q => universal_threshold_positive(3),
      R => '0'
    );
\universal_threshold_positive_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => multresult(4),
      Q => universal_threshold_positive(4),
      R => '0'
    );
\universal_threshold_positive_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => multresult(5),
      Q => universal_threshold_positive(5),
      R => '0'
    );
\universal_threshold_positive_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => multresult(6),
      Q => universal_threshold_positive(6),
      R => '0'
    );
\universal_threshold_positive_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => multresult(7),
      Q => universal_threshold_positive(7),
      R => '0'
    );
\universal_threshold_positive_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => multresult(8),
      Q => universal_threshold_positive(8),
      R => '0'
    );
\universal_threshold_positive_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lock_threshold,
      D => multresult(9),
      Q => universal_threshold_positive(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_tresholding_0_0 is
  port (
    clk : in STD_LOGIC;
    detail_level : in STD_LOGIC_VECTOR ( 13 downto 0 );
    gpio_cfg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio_cfg_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    multresult : in STD_LOGIC_VECTOR ( 27 downto 0 );
    threshold_detail_level : out STD_LOGIC_VECTOR ( 13 downto 0 );
    median_out : out STD_LOGIC_VECTOR ( 13 downto 0 );
    threshold_out_dbg : out STD_LOGIC_VECTOR ( 13 downto 0 );
    universal_threshold_constant_level_1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    universal_threshold_constant_level_2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    window_len : out STD_LOGIC_VECTOR ( 31 downto 0 );
    window_len_valid : out STD_LOGIC;
    denoise_lvl_1 : out STD_LOGIC;
    denoise_lvl_2 : out STD_LOGIC;
    reconsruct_lvl_2 : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_tresholding_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_tresholding_0_0 : entity is "system_tresholding_0_0,tresholding,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_tresholding_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of system_tresholding_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_tresholding_0_0 : entity is "tresholding,Vivado 2022.2";
end system_tresholding_0_0;

architecture STRUCTURE of system_tresholding_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^gpio_cfg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gpio_cfg_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^median_out\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^multresult\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_axis_red_pitaya_adc_0_0_adc_clk, INSERT_VIP 0";
begin
  \^gpio_cfg\(31 downto 14) <= gpio_cfg(31 downto 14);
  \^gpio_cfg_2\(31 downto 0) <= gpio_cfg_2(31 downto 0);
  \^multresult\(17 downto 4) <= multresult(17 downto 4);
  denoise_lvl_1 <= \^gpio_cfg\(14);
  denoise_lvl_2 <= \^gpio_cfg\(15);
  median_out(13) <= \<const0>\;
  median_out(12 downto 0) <= \^median_out\(12 downto 0);
  reconsruct_lvl_2 <= \^gpio_cfg\(16);
  threshold_out_dbg(13 downto 0) <= \^multresult\(17 downto 4);
  universal_threshold_constant_level_1(5 downto 0) <= \^gpio_cfg\(30 downto 25);
  universal_threshold_constant_level_2(5 downto 0) <= \^gpio_cfg\(24 downto 19);
  window_len(31 downto 0) <= \^gpio_cfg_2\(31 downto 0);
  window_len_valid <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.system_tresholding_0_0_tresholding
     port map (
      clk => clk,
      detail_level(13 downto 0) => detail_level(13 downto 0),
      gpio_cfg(3) => \^gpio_cfg\(31),
      gpio_cfg(2 downto 1) => \^gpio_cfg\(18 downto 17),
      gpio_cfg(0) => \^gpio_cfg\(14),
      gpio_cfg_2(31 downto 0) => \^gpio_cfg_2\(31 downto 0),
      median_out(12 downto 0) => \^median_out\(12 downto 0),
      multresult(13 downto 0) => \^multresult\(17 downto 4),
      threshold_detail_level(13 downto 0) => threshold_detail_level(13 downto 0)
    );
end STRUCTURE;
