// Seed: 1542381071
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output uwire id_2,
    output tri id_3,
    input tri1 id_4,
    output wire id_5,
    output tri id_6,
    output supply0 id_7,
    input tri1 id_8
);
  assign id_2 = id_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd34,
    parameter id_2 = 32'd64
) (
    input uwire _id_0,
    output wand id_1,
    output supply1 _id_2,
    output wor id_3,
    input wor id_4,
    output wor id_5,
    input supply1 id_6,
    output tri1 id_7,
    input wor id_8
    , id_15,
    input tri0 id_9,
    input uwire id_10,
    input tri id_11,
    input wor id_12,
    input wor id_13
);
  always @(1'b0) begin : LABEL_0
    wait (id_13 == -1);
  end
  logic [id_0 : id_2] id_16, id_17;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_7,
      id_3,
      id_9,
      id_1,
      id_7,
      id_5,
      id_10
  );
  assign modCall_1.id_8 = 0;
endmodule
