Generating HDL for page 12.12.05.1 X CYCLE LATCH-ACC at 6/26/2020 1:29:03 PM
Old test bench file ALD_12_12_05_1_X_CYCLE_LATCH_ACC_tb.vhdl 51 lines preserved and 12 declaration lines preserved
Found combinatorial loop (need D FF) at output of gate at 5E
Found combinatorial loop (need D FF) at output of gate at 4E
Removed 2 outputs from Gate at 1A to ignored block(s) or identical signal names
Removed 16 outputs from Gate at 1B to ignored block(s) or identical signal names
Removed 4 outputs from Gate at 4D to ignored block(s) or identical signal names
Removed 5 outputs from Gate at 3G to ignored block(s) or identical signal names
Added LAMP signal LAMP_11C8K15
Added LAMP signal LAMP_15A1J10
Generating Statement for block at 1A with output pin(s) of OUT_1A_G
	and inputs of MS_CONTROL_REG_DISABLE,OUT_1B_A
	and logic function of NAND
Generating Statement for block at 1B with output pin(s) of OUT_1B_A, OUT_1B_A
	and inputs of OUT_5E_E
	and logic function of Special
Generating Statement for block at 5C with output pin(s) of OUT_5C_K
	and inputs of MS_CONSOLE_SET_START_CND,MS_CONS_RESET_START_CONDITION
	and logic function of NAND
Generating Statement for block at 5D with output pin(s) of OUT_5D_C
	and inputs of MS_LOGIC_GATE_S,MS_PROGRAM_RESET_1
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_D, OUT_4D_D
	and inputs of OUT_DOT_5D
	and logic function of NOT
Generating Statement for block at 5E with *latched* output pin(s) of OUT_5E_E_Latch, OUT_5E_E_Latch
	and inputs of OUT_4D_D,OUT_4E_G,OUT_5G_G
	and logic function of NAND
Generating Statement for block at 4E with *latched* output pin(s) of OUT_4E_G_Latch, OUT_4E_G_Latch
	and inputs of OUT_5E_E,OUT_5F_NoPin
	and logic function of NAND
Generating Statement for block at 5F with output pin(s) of OUT_5F_NoPin
	and inputs of PS_LOGIC_GATE_B_1,PS_X_CYCLE_CTRL
	and logic function of NAND
Generating Statement for block at 5G with output pin(s) of OUT_5G_G
	and inputs of PS_LOGIC_GATE_B_1,MS_X_CYCLE_CTRL
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_C, OUT_3G_C, OUT_3G_C
	and inputs of OUT_4E_G
	and logic function of Special
Generating Statement for block at 2H with output pin(s) of OUT_2H_A
	and inputs of OUT_3G_C
	and logic function of NOT
Generating Statement for block at 1H with output pin(s) of 
	and inputs of OUT_2H_A
	and logic function of Lamp
Generating Statement for block at 2I with output pin(s) of OUT_2I_A
	and inputs of OUT_3G_C
	and logic function of NOT
Generating Statement for block at 1I with output pin(s) of 
	and inputs of OUT_2I_A
	and logic function of Lamp
Generating Statement for block at 5D with output pin(s) of OUT_DOT_5D
	and inputs of OUT_5C_K,OUT_5D_C
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_X_CYCLE_DOT_NOT_CR_DISABLE
	from gate output OUT_1A_G
Generating output sheet edge signal assignment to 
	signal PS_X_CYCLE
	from gate output OUT_1B_A
Generating output sheet edge signal assignment to 
	signal MS_PROGRAM_RES_OR_S_LOGIC_GATE
	from gate output OUT_4D_D
Generating output sheet edge signal assignment to 
	signal MS_X_CYCLE
	from gate output OUT_3G_C
Generating D Flip Flop for block at 5E
Generating D Flip Flop for block at 4E
