verilog work "ipcore_dir/R_FIFO.v"
verilog work "ipcore_dir/FIFO.v"
verilog work "XMIT_FIFO.v"
verilog work "uart_rxd.v"
verilog work "uart_new/uart_txd.v"
verilog work "uart_new/baudrate_gen.v"
verilog work "RCV_FIFO.v"
verilog work "CLK_GEN.v"
verilog work "UART_TOP.v"
verilog work "REGISTER.v"
verilog work "LS_CNT.v"
verilog work "DATA_RCV_FPGA.v"
verilog work "DATA_GEN.v"
verilog work "CLK_GEN_TOP.v"
verilog work "DFF_TEST_NEW_TOP.v"
verilog work "DFF_TEST_NEW_TOP_tb.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
