$date
	Sun Sep 18 19:23:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_tb $end
$var wire 1 ! t_s $end
$var wire 1 " t_r $end
$var wire 1 # t_q $end
$var wire 1 $ t_p $end
$var reg 1 % t_a $end
$var reg 1 & t_b $end
$var reg 1 ' t_c $end
$scope module a2 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 $ p $end
$var wire 1 # q $end
$var wire 1 " r $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
1$
0#
0"
0!
$end
#10
0$
1#
1&
#20
1"
0#
0&
1%
#30
0"
1!
1&
#50
0!
0'
