Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_4 -L xlconstant_v1_1_9 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_3 -L interrupt_control_v3_1_5 -L axi_gpio_v2_0_35 -L blk_mem_gen_v8_4_9 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_19 -L processing_system7_vip_v1_0_21 -L proc_sys_reset_v5_0_16 -L smartconnect_v1_0 -L axi_register_slice_v2_1_33 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2024.2_1113_1001/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_21_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5546]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5564]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2024.2_1113_1001/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_21_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2024.2_1113_1001/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_21_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2024.2_1113_1001/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_21_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10256]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2024.2_1113_1001/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_21_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2024.2_1113_1001/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_21_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2024.2_1113_1001/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_21_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2024.2_1113_1001/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_21_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2024.2_1113_1001/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_21_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2024.2_1113_1001/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_21_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7157]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7176]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.ip_user_files/bd/MicroBlaze/sim/MicroBlaze.v:500]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_axi_smc_0/bd_0/sim/bd_f84b.v:1212]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_processing_system7_0_0/sim/MicroBlaze_processing_system7_0_0.v:215]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ocm_gp0' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4372]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4373]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ocm_gp1' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4394]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4395]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_hp0' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4465]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_hp1' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4483]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_hp2' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4501]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_hp3' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4519]
WARNING: [VRFC 10-3129] assignment to input 'ddr_wr_qos' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:1253]
WARNING: [VRFC 10-3129] assignment to input 'ddr_rd_qos' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:1276]
WARNING: [VRFC 10-3129] assignment to input 'ddr_wr_qos' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:1091]
WARNING: [VRFC 10-3129] assignment to input 'ddr_rd_qos' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:1115]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3809]
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.AddressFixer
Compiling module xil_defaultlib.MicroBlaze_AddressFixer_0_0
Compiling module xil_defaultlib.BRAMMUX
Compiling module xil_defaultlib.MicroBlaze_BRAMMUX_0_0
Compiling module xil_defaultlib.BlockRam
Compiling module xil_defaultlib.MicroBlaze_BlockRam_0_0
Compiling module xil_defaultlib.CC
Compiling module xil_defaultlib.MicroBlaze_CC_0_0
Compiling module xil_defaultlib.SPI_ADC_Master
Compiling module xil_defaultlib.MicroBlaze_SPI_ADC_Master_0_1
Compiling module xil_defaultlib.MicroBlaze_SPI_ADC_Master_1_0
Compiling module xil_defaultlib.MicroBlaze_SPI_ADC_Master_2_0
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.MicroBlaze_Serializer_0_0
Compiling module xil_defaultlib.MicroBlaze_Serializer_1_0
Compiling module xil_defaultlib.MicroBlaze_Serializer_2_0
Compiling module xil_defaultlib.SineWaveGen
Compiling module xil_defaultlib.MicroBlaze_SineWaveGen_0_0
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_single_bit=0,c_mtbf_...]
Compiling architecture imp of entity axi_gpio_v2_0_35.GPIO_Core [\GPIO_Core(c_aw=9,c_is_dual=1,c_...]
Compiling architecture imp of entity axi_gpio_v2_0_35.axi_gpio [\axi_gpio(c_family="zynq",c_all_...]
Compiling architecture microblaze_axi_gpio_0_0_arch of entity xil_defaultlib.MicroBlaze_axi_gpio_0_0 [microblaze_axi_gpio_0_0_default]
Compiling architecture microblaze_axi_gpio_0_1_arch of entity xil_defaultlib.MicroBlaze_axi_gpio_0_1 [microblaze_axi_gpio_0_1_default]
Compiling module xlconstant_v1_1_9.xlconstant_v1_1_9_xlconstant
Compiling module xil_defaultlib.bd_f84b_one_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_f84b_psr_aclk_0_arch of entity xil_defaultlib.bd_f84b_psr_aclk_0 [bd_f84b_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1YL05Q
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_f84b_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1YYLWID
Compiling module xil_defaultlib.bd_f84b_m00arn_0
Compiling module xil_defaultlib.bd_f84b_m00awn_0
Compiling module xil_defaultlib.bd_f84b_m00bn_0
Compiling module xil_defaultlib.bd_f84b_m00rn_0
Compiling module xil_defaultlib.bd_f84b_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1CPFS3D
Compiling module xil_defaultlib.bd_f84b_m00s2a_0
Compiling module xil_defaultlib.bd_f84b_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1SJAWB9
Compiling module xil_defaultlib.bd_f84b_m01arn_0
Compiling module xil_defaultlib.bd_f84b_m01awn_0
Compiling module xil_defaultlib.bd_f84b_m01bn_0
Compiling module xil_defaultlib.bd_f84b_m01rn_0
Compiling module xil_defaultlib.bd_f84b_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_E0MZKF
Compiling module xil_defaultlib.bd_f84b_m01s2a_0
Compiling module xil_defaultlib.bd_f84b_s00a2s_0
Compiling module xil_defaultlib.bd_f84b_s00mmu_0
Compiling module xil_defaultlib.bd_f84b_s00sic_0
Compiling module xil_defaultlib.bd_f84b_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_YKGMHI
Compiling module xil_defaultlib.bd_f84b_sarn_0
Compiling module xil_defaultlib.bd_f84b_sawn_0
Compiling module xil_defaultlib.bd_f84b_sbn_0
Compiling module xil_defaultlib.bd_f84b_srn_0
Compiling module xil_defaultlib.bd_f84b_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_T6O2J0
Compiling module xil_defaultlib.bd_f84b_arinsw_0
Compiling module xil_defaultlib.bd_f84b_aroutsw_0
Compiling module xil_defaultlib.bd_f84b_awinsw_0
Compiling module xil_defaultlib.bd_f84b_awoutsw_0
Compiling module xil_defaultlib.bd_f84b_binsw_0
Compiling module xil_defaultlib.bd_f84b_boutsw_0
Compiling module xil_defaultlib.bd_f84b_arni_0
Compiling module xil_defaultlib.bd_f84b_awni_0
Compiling module xil_defaultlib.bd_f84b_bni_0
Compiling module xil_defaultlib.bd_f84b_rni_0
Compiling module xil_defaultlib.bd_f84b_wni_0
Compiling module xil_defaultlib.i_nodes_imp_1J7OULC
Compiling module xil_defaultlib.bd_f84b_rinsw_0
Compiling module xil_defaultlib.bd_f84b_routsw_0
Compiling module xil_defaultlib.bd_f84b_winsw_0
Compiling module xil_defaultlib.bd_f84b_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_SFX7C
Compiling module xil_defaultlib.bd_f84b
Compiling module xil_defaultlib.MicroBlaze_axi_smc_0
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="zyn...
Compiling module xil_defaultlib.MicroBlaze_blk_mem_gen_0_0
Compiling module xil_defaultlib.MicroBlaze_blk_mem_gen_0_1
Compiling module xil_defaultlib.clk1Mhz
Compiling module xil_defaultlib.MicroBlaze_clk1Mhz_0_1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.MicroBlaze_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.MicroBlaze_clk_wiz_0_0
Compiling architecture imp of entity proc_sys_reset_v5_0_16.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture microblaze_proc_sys_reset_0_0_arch of entity xil_defaultlib.MicroBlaze_proc_sys_reset_0_0 [microblaze_proc_sys_reset_0_0_de...]
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_g...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_g...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_f...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_s...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_i...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_s...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_d...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_o...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_o...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_r...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_r...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_19.axi_vip_v1_1_19_top(C_AXI_PROTOC...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_19.axi_vip_v1_1_19_top(C_AXI_PROTOC...
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_19.axi_vip_v1_1_19_top(C_AXI_PROTOC...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_i...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_19.axi_vip_v1_1_19_top(C_AXI_PROTOC...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21(C...
Compiling module xil_defaultlib.MicroBlaze_processing_system7_0_...
Compiling module xil_defaultlib.testdelaysine
Compiling module xil_defaultlib.MicroBlaze_testdelaysine_0_0
Compiling module xil_defaultlib.waveParser
Compiling module xil_defaultlib.MicroBlaze_waveParser_0_0
Compiling module xil_defaultlib.MicroBlaze_xlconstant_0_0
Compiling module xil_defaultlib.MicroBlaze_xlconstant_1_0
Compiling module xil_defaultlib.MicroBlaze_xlconstant_2_0
Compiling module xlslice_v1_0_4.xlslice_v1_0_4_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.MicroBlaze_xlslice_0_0
Compiling module xil_defaultlib.MicroBlaze_xlslice_0_1
Compiling module xil_defaultlib.MicroBlaze
Compiling module xil_defaultlib.MicroBlaze_wrapper
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
