// Seed: 3995239130
module module_0;
  wire id_1;
  tri0 id_2 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(posedge 1) begin : LABEL_0
    if (1'b0 && id_2 || 1 && 1'd0 == id_6) begin : LABEL_0
      id_1 <= id_1;
      id_3 <= id_2;
    end else assert (id_1) $display(id_6);
  end
  always @(1 or 1) begin : LABEL_0
    @(negedge id_1)
    if (1)
      if (1) #1;
      else begin : LABEL_0
        id_1 <= id_1;
      end
  end
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
