// Seed: 3439630641
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  output logic [7:0] id_10;
  inout wire id_9;
  output tri id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  initial id_10[-1] = -1'h0;
  assign id_8 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd33
) (
    _id_1
);
  input wire _id_1;
  tri [id_1 : -1] id_2;
  logic [7:0] id_3;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2
  );
  assign id_3[-1] = -1;
  assign id_2 = -1;
endmodule
