{"vcs1":{"timestamp_begin":1730440584.103573162, "rt":1.47, "ut":0.46, "st":0.32}}
{"vcselab":{"timestamp_begin":1730440585.677225860, "rt":1.25, "ut":0.29, "st":0.23}}
{"link":{"timestamp_begin":1730440587.014705503, "rt":0.40, "ut":0.16, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730440583.187279107}
{"VCS_COMP_START_TIME": 1730440583.187279107}
{"VCS_COMP_END_TIME": 1730440592.262770494}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331700}}
{"stitch_vcselab": {"peak_mem": 223352}}
