TimeQuest Timing Analyzer report for top
Wed Jul 05 14:44:58 2017
Quartus Prime Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 13. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 14. Setup: 'speed_select:speed_select|buad_clk_tx_reg'
 15. Setup: 'my_uart_tx:my_uart_tx|tx_complete_reg'
 16. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 17. Hold: 'clk'
 18. Hold: 'speed_select:speed_select|buad_clk_tx_reg'
 19. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 20. Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 21. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 22. Hold: 'my_uart_tx:my_uart_tx|tx_complete_reg'
 23. Recovery: 'check_pin:check_pin_instance|tx_start'
 24. Recovery: 'clk'
 25. Recovery: 'my_uart_tx:my_uart_tx|tx_complete_reg'
 26. Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 27. Recovery: 'rs232_rx'
 28. Recovery: 'speed_select:speed_select|buad_clk_tx_reg'
 29. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 30. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 31. Removal: 'check_pin:check_pin_instance|tx_start'
 32. Removal: 'speed_select:speed_select|buad_clk_tx_reg'
 33. Removal: 'clk'
 34. Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 35. Removal: 'rs232_rx'
 36. Removal: 'my_uart_tx:my_uart_tx|tx_complete_reg'
 37. Setup Transfers
 38. Hold Transfers
 39. Recovery Transfers
 40. Removal Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM570T100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; check_pin:check_pin_instance|tx_start     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { check_pin:check_pin_instance|tx_start }     ;
; clk                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }       ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_tx:my_uart_tx|tx_complete_reg }     ;
; rs232_rx                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                  ;
; speed_select:speed_select|buad_clk_rx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg } ;
; speed_select:speed_select|buad_clk_tx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_tx_reg } ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ctrl:spi_ctrl_instance|spi_clk }        ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Fmax Summary                                                                    ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 91.78 MHz  ; 91.78 MHz       ; speed_select:speed_select|buad_clk_rx_reg ;      ;
; 98.6 MHz   ; 98.6 MHz        ; clk                                       ;      ;
; 107.92 MHz ; 107.92 MHz      ; speed_select:speed_select|buad_clk_tx_reg ;      ;
; 112.37 MHz ; 112.37 MHz      ; spi_ctrl:spi_ctrl_instance|spi_clk        ;      ;
; 354.48 MHz ; 354.48 MHz      ; my_uart_tx:my_uart_tx|tx_complete_reg     ;      ;
; 444.05 MHz ; 444.05 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg       ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------+
; Setup Summary                                                      ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -9.142 ; -1123.823     ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -7.899 ; -259.605      ;
; speed_select:speed_select|buad_clk_rx_reg ; -4.948 ; -89.035       ;
; speed_select:speed_select|buad_clk_tx_reg ; -4.133 ; -31.128       ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; -3.568 ; -10.673       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; -1.252 ; -1.252        ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.408 ; -4.321        ;
; speed_select:speed_select|buad_clk_tx_reg ; -2.206 ; -2.206        ;
; speed_select:speed_select|buad_clk_rx_reg ; -1.013 ; -8.104        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.669  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 1.698  ; 0.000         ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; 1.721  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; check_pin:check_pin_instance|tx_start     ; -4.832 ; -4.832        ;
; clk                                       ; -4.366 ; -411.323      ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; -4.226 ; -12.678       ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -4.122 ; -146.812      ;
; rs232_rx                                  ; -3.457 ; -3.457        ;
; speed_select:speed_select|buad_clk_tx_reg ; -2.884 ; -10.716       ;
; speed_select:speed_select|buad_clk_rx_reg ; 2.334  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Removal Summary                                                    ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg ; -2.388 ; -2.388        ;
; check_pin:check_pin_instance|tx_start     ; 0.597  ; 0.000         ;
; speed_select:speed_select|buad_clk_tx_reg ; 1.913  ; 0.000         ;
; clk                                       ; 2.973  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 3.754  ; 0.000         ;
; rs232_rx                                  ; 3.903  ; 0.000         ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; 4.672  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.289 ; -2.289        ;
; rs232_rx                                  ; -2.289 ; -2.289        ;
; check_pin:check_pin_instance|tx_start     ; 0.234  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0.234  ; 0.000         ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_tx_reg ; 0.234  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 0.234  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -9.142 ; Rx_cmd[17]                                               ; capture_rst                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 9.809      ;
; -9.005 ; Rx_cmd[12]                                               ; capture_rst                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 9.672      ;
; -8.707 ; Rx_cmd[17]                                               ; spi_rst                                                  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 9.374      ;
; -8.403 ; Rx_cmd[18]                                               ; capture_rst                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 9.070      ;
; -8.317 ; Rx_cmd[7]                                                ; capture_rst                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.984      ;
; -8.287 ; Rx_cmd[12]                                               ; spi_rst                                                  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.954      ;
; -8.248 ; Rx_cmd[4]                                                ; capture_rst                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.915      ;
; -8.209 ; Rx_cmd[15]                                               ; capture_rst                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.876      ;
; -8.157 ; Rx_cmd[5]                                                ; capture_rst                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.824      ;
; -8.155 ; Rx_cmd[1]                                                ; capture_rst                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.822      ;
; -8.054 ; Rx_cmd[21]                                               ; capture_rst                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.721      ;
; -8.049 ; Rx_cmd[10]                                               ; capture_rst                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.716      ;
; -8.044 ; Rx_cmd[13]                                               ; capture_rst                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.711      ;
; -8.005 ; Rx_cmd[12]                                               ; tx_start_f_7bit                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.672      ;
; -8.005 ; Rx_cmd[11]                                               ; capture_rst                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.672      ;
; -7.972 ; Rx_cmd[0]                                                ; capture_rst                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.639      ;
; -7.899 ; Rx_cmd[16]                                               ; capture_rst                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.566      ;
; -7.847 ; Rx_cmd[20]                                               ; capture_rst                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.514      ;
; -7.827 ; Rx_cmd[9]                                                ; capture_rst                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.494      ;
; -7.748 ; Rx_cmd[18]                                               ; spi_rst                                                  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.415      ;
; -7.746 ; Rx_cmd[7]                                                ; spi_rst                                                  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.413      ;
; -7.740 ; my_uart_rx:my_uart_rx|rx_data_reg[4]                     ; Current.S1                                               ; speed_select:speed_select|buad_clk_rx_reg ; clk         ; 0.500        ; -1.619     ; 6.288      ;
; -7.720 ; Rx_cmd[1]                                                ; spi_rst                                                  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.387      ;
; -7.707 ; Rx_cmd[3]                                                ; capture_rst                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.374      ;
; -7.659 ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[10] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[12] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.326      ;
; -7.657 ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[2]  ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[12] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.324      ;
; -7.638 ; Rx_cmd[15]                                               ; spi_rst                                                  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.305      ;
; -7.634 ; Rx_cmd[2]                                                ; capture_rst                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.301      ;
; -7.627 ; Rx_cmd[6]                                                ; capture_rst                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.294      ;
; -7.614 ; Rx_cmd[10]                                               ; spi_rst                                                  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.281      ;
; -7.587 ; my_uart_rx:my_uart_rx|rx_data_reg[1]                     ; Current.S1                                               ; speed_select:speed_select|buad_clk_rx_reg ; clk         ; 0.500        ; -1.619     ; 6.135      ;
; -7.586 ; Rx_cmd[5]                                                ; spi_rst                                                  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.253      ;
; -7.583 ; Rx_cmd[17]                                               ; linkSIO                                                  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.250      ;
; -7.582 ; speed_select:speed_select|cnt_rx[3]                      ; speed_select:speed_select|cnt_rx[9]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.249      ;
; -7.582 ; speed_select:speed_select|cnt_rx[3]                      ; speed_select:speed_select|cnt_rx[8]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.249      ;
; -7.582 ; speed_select:speed_select|cnt_rx[3]                      ; speed_select:speed_select|cnt_rx[12]                     ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.249      ;
; -7.582 ; speed_select:speed_select|cnt_rx[3]                      ; speed_select:speed_select|cnt_rx[10]                     ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.249      ;
; -7.582 ; speed_select:speed_select|cnt_rx[3]                      ; speed_select:speed_select|cnt_rx[11]                     ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.249      ;
; -7.582 ; speed_select:speed_select|cnt_rx[3]                      ; speed_select:speed_select|cnt_rx[6]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.249      ;
; -7.582 ; speed_select:speed_select|cnt_rx[3]                      ; speed_select:speed_select|cnt_rx[7]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.249      ;
; -7.580 ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[4]  ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[12] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.247      ;
; -7.577 ; Rx_cmd[17]                                               ; linkUSH                                                  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.244      ;
; -7.570 ; Rx_cmd[11]                                               ; spi_rst                                                  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.237      ;
; -7.569 ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[0]  ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[12] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.236      ;
; -7.567 ; Rx_cmd[23]                                               ; capture_rst                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.234      ;
; -7.556 ; speed_select:speed_select|cnt_tx[3]                      ; speed_select:speed_select|cnt_tx[9]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.223      ;
; -7.556 ; speed_select:speed_select|cnt_tx[3]                      ; speed_select:speed_select|cnt_tx[8]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.223      ;
; -7.556 ; speed_select:speed_select|cnt_tx[3]                      ; speed_select:speed_select|cnt_tx[12]                     ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.223      ;
; -7.556 ; speed_select:speed_select|cnt_tx[3]                      ; speed_select:speed_select|cnt_tx[10]                     ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.223      ;
; -7.556 ; speed_select:speed_select|cnt_tx[3]                      ; speed_select:speed_select|cnt_tx[11]                     ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.223      ;
; -7.556 ; speed_select:speed_select|cnt_tx[3]                      ; speed_select:speed_select|cnt_tx[6]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.223      ;
; -7.556 ; speed_select:speed_select|cnt_tx[3]                      ; speed_select:speed_select|cnt_tx[7]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.223      ;
; -7.543 ; my_uart_rx:my_uart_rx|rx_data_reg[6]                     ; Current.S1                                               ; speed_select:speed_select|buad_clk_rx_reg ; clk         ; 0.500        ; -1.619     ; 6.091      ;
; -7.530 ; Rx_cmd[4]                                                ; spi_rst                                                  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.197      ;
; -7.501 ; Rx_cmd[19]                                               ; capture_rst                                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.168      ;
; -7.500 ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[2]  ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[5]  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.167      ;
; -7.488 ; Rx_cmd[17]                                               ; tx_start_f_7bit                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.155      ;
; -7.484 ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[6]  ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[12] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.151      ;
; -7.483 ; Rx_cmd[21]                                               ; spi_rst                                                  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.150      ;
; -7.477 ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[2]  ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[7]  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.144      ;
; -7.473 ; Rx_cmd[13]                                               ; spi_rst                                                  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.140      ;
; -7.415 ; speed_select:speed_select|cnt_rx[1]                      ; speed_select:speed_select|cnt_rx[9]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.082      ;
; -7.415 ; speed_select:speed_select|cnt_rx[1]                      ; speed_select:speed_select|cnt_rx[8]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.082      ;
; -7.415 ; speed_select:speed_select|cnt_rx[1]                      ; speed_select:speed_select|cnt_rx[12]                     ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.082      ;
; -7.415 ; speed_select:speed_select|cnt_rx[1]                      ; speed_select:speed_select|cnt_rx[10]                     ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.082      ;
; -7.415 ; speed_select:speed_select|cnt_rx[1]                      ; speed_select:speed_select|cnt_rx[11]                     ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.082      ;
; -7.415 ; speed_select:speed_select|cnt_rx[1]                      ; speed_select:speed_select|cnt_rx[6]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.082      ;
; -7.415 ; speed_select:speed_select|cnt_rx[1]                      ; speed_select:speed_select|cnt_rx[7]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.082      ;
; -7.408 ; speed_select:speed_select|cnt_rx[2]                      ; speed_select:speed_select|cnt_rx[9]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.075      ;
; -7.408 ; speed_select:speed_select|cnt_rx[2]                      ; speed_select:speed_select|cnt_rx[8]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.075      ;
; -7.408 ; speed_select:speed_select|cnt_rx[2]                      ; speed_select:speed_select|cnt_rx[12]                     ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.075      ;
; -7.408 ; speed_select:speed_select|cnt_rx[2]                      ; speed_select:speed_select|cnt_rx[10]                     ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.075      ;
; -7.408 ; speed_select:speed_select|cnt_rx[2]                      ; speed_select:speed_select|cnt_rx[11]                     ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.075      ;
; -7.408 ; speed_select:speed_select|cnt_rx[2]                      ; speed_select:speed_select|cnt_rx[6]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.075      ;
; -7.408 ; speed_select:speed_select|cnt_rx[2]                      ; speed_select:speed_select|cnt_rx[7]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.075      ;
; -7.403 ; Rx_cmd[18]                                               ; tx_start_f_7bit                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.070      ;
; -7.382 ; speed_select:speed_select|cnt_tx[2]                      ; speed_select:speed_select|cnt_tx[9]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.049      ;
; -7.382 ; speed_select:speed_select|cnt_tx[2]                      ; speed_select:speed_select|cnt_tx[8]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.049      ;
; -7.382 ; speed_select:speed_select|cnt_tx[2]                      ; speed_select:speed_select|cnt_tx[12]                     ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.049      ;
; -7.382 ; speed_select:speed_select|cnt_tx[2]                      ; speed_select:speed_select|cnt_tx[10]                     ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.049      ;
; -7.382 ; speed_select:speed_select|cnt_tx[2]                      ; speed_select:speed_select|cnt_tx[11]                     ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.049      ;
; -7.382 ; speed_select:speed_select|cnt_tx[2]                      ; speed_select:speed_select|cnt_tx[6]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.049      ;
; -7.382 ; speed_select:speed_select|cnt_tx[2]                      ; speed_select:speed_select|cnt_tx[7]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.049      ;
; -7.367 ; speed_select:speed_select|cnt_tx[1]                      ; speed_select:speed_select|cnt_tx[9]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.034      ;
; -7.367 ; speed_select:speed_select|cnt_tx[1]                      ; speed_select:speed_select|cnt_tx[8]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.034      ;
; -7.367 ; speed_select:speed_select|cnt_tx[1]                      ; speed_select:speed_select|cnt_tx[12]                     ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.034      ;
; -7.367 ; speed_select:speed_select|cnt_tx[1]                      ; speed_select:speed_select|cnt_tx[10]                     ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.034      ;
; -7.367 ; speed_select:speed_select|cnt_tx[1]                      ; speed_select:speed_select|cnt_tx[11]                     ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.034      ;
; -7.367 ; speed_select:speed_select|cnt_tx[1]                      ; speed_select:speed_select|cnt_tx[6]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.034      ;
; -7.367 ; speed_select:speed_select|cnt_tx[1]                      ; speed_select:speed_select|cnt_tx[7]                      ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.034      ;
; -7.325 ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[4]  ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[8]  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.992      ;
; -7.317 ; Rx_cmd[7]                                                ; tx_start_f_7bit                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.984      ;
; -7.315 ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[2]  ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[10] ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.982      ;
; -7.276 ; Rx_cmd[20]                                               ; spi_rst                                                  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.943      ;
; -7.267 ; Rx_cmd[12]                                               ; linkPUL                                                  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.934      ;
; -7.264 ; Rx_cmd[12]                                               ; led~reg0                                                 ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.931      ;
; -7.263 ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[2]  ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[6]  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.930      ;
; -7.254 ; Rx_cmd[0]                                                ; spi_rst                                                  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.921      ;
; -7.248 ; Rx_cmd[4]                                                ; tx_start_f_7bit                                          ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.915      ;
; -7.239 ; my_uart_rx:my_uart_rx|rx_data_reg[4]                     ; Current.SAVE                                             ; speed_select:speed_select|buad_clk_rx_reg ; clk         ; 0.500        ; -1.619     ; 5.787      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -7.899 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.566      ;
; -7.899 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.566      ;
; -7.899 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.566      ;
; -7.899 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.566      ;
; -7.899 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.566      ;
; -7.899 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.566      ;
; -7.899 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.566      ;
; -7.899 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.566      ;
; -7.577 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.244      ;
; -7.577 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.244      ;
; -7.577 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.244      ;
; -7.577 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.244      ;
; -7.577 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.244      ;
; -7.577 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.244      ;
; -7.577 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.244      ;
; -7.577 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.244      ;
; -7.277 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.944      ;
; -7.277 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.944      ;
; -7.277 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.944      ;
; -7.277 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.944      ;
; -7.277 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.944      ;
; -7.277 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.944      ;
; -7.277 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.944      ;
; -7.277 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.944      ;
; -7.210 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.877      ;
; -7.210 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.877      ;
; -7.210 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.877      ;
; -7.210 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.877      ;
; -7.210 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.877      ;
; -7.210 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.877      ;
; -7.210 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.877      ;
; -7.210 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.877      ;
; -7.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.792      ;
; -7.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.792      ;
; -7.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.792      ;
; -7.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.792      ;
; -7.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.792      ;
; -7.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.792      ;
; -7.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.792      ;
; -7.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.792      ;
; -7.099 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.766      ;
; -7.099 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.766      ;
; -7.099 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.766      ;
; -7.099 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.766      ;
; -7.099 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.766      ;
; -7.099 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.766      ;
; -7.099 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.766      ;
; -7.099 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.766      ;
; -7.023 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.690      ;
; -7.023 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.690      ;
; -7.023 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.690      ;
; -7.023 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.690      ;
; -7.023 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.690      ;
; -7.023 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.690      ;
; -7.023 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.690      ;
; -7.023 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.690      ;
; -6.985 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.652      ;
; -6.985 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.652      ;
; -6.985 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.652      ;
; -6.985 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.652      ;
; -6.985 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.652      ;
; -6.985 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.652      ;
; -6.985 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.652      ;
; -6.985 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.652      ;
; -6.941 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.608      ;
; -6.941 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.608      ;
; -6.941 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.608      ;
; -6.941 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.608      ;
; -6.941 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.608      ;
; -6.941 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.608      ;
; -6.941 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.608      ;
; -6.941 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.608      ;
; -6.939 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.606      ;
; -6.939 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.606      ;
; -6.939 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.606      ;
; -6.939 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.606      ;
; -6.939 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.606      ;
; -6.939 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.606      ;
; -6.939 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.606      ;
; -6.939 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.606      ;
; -6.809 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.476      ;
; -6.809 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.476      ;
; -6.809 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.476      ;
; -6.809 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.476      ;
; -6.809 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.476      ;
; -6.809 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.476      ;
; -6.809 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.476      ;
; -6.807 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.474      ;
; -6.723 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.390      ;
; -6.723 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.390      ;
; -6.723 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.390      ;
; -6.723 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.390      ;
; -6.723 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.390      ;
; -6.723 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.390      ;
; -6.723 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.390      ;
; -6.723 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.390      ;
; -6.692 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.359      ;
; -6.692 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.359      ;
; -6.692 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.359      ;
; -6.692 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.359      ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -4.948 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.115      ;
; -4.947 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.114      ;
; -4.867 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.034      ;
; -4.826 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.993      ;
; -4.817 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.984      ;
; -4.815 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.982      ;
; -4.814 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.981      ;
; -4.670 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.837      ;
; -4.668 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.835      ;
; -4.652 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.819      ;
; -4.646 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.813      ;
; -4.640 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.807      ;
; -4.640 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.807      ;
; -4.631 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.798      ;
; -4.630 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.797      ;
; -4.612 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.779      ;
; -4.609 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.776      ;
; -4.609 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.776      ;
; -4.609 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.776      ;
; -4.609 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.776      ;
; -4.609 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.776      ;
; -4.609 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.776      ;
; -4.609 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.776      ;
; -4.609 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.776      ;
; -4.480 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.647      ;
; -4.453 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.620      ;
; -4.453 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.620      ;
; -4.448 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.615      ;
; -4.441 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.608      ;
; -4.363 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.530      ;
; -4.303 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.470      ;
; -4.301 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.468      ;
; -4.287 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.454      ;
; -4.280 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.447      ;
; -4.280 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.447      ;
; -4.280 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.447      ;
; -4.280 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.447      ;
; -4.280 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.447      ;
; -4.280 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.447      ;
; -4.280 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.447      ;
; -4.280 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.447      ;
; -4.244 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.411      ;
; -4.240 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.407      ;
; -4.240 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.407      ;
; -4.240 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.407      ;
; -4.240 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.407      ;
; -4.240 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.407      ;
; -4.240 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.407      ;
; -4.240 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.407      ;
; -4.240 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.407      ;
; -4.126 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.293      ;
; -4.125 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.292      ;
; -4.125 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.292      ;
; -4.125 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.292      ;
; -4.125 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.292      ;
; -4.125 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.292      ;
; -4.125 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.292      ;
; -4.125 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.292      ;
; -4.125 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.292      ;
; -4.102 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.269      ;
; -4.079 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.246      ;
; -4.060 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.227      ;
; -3.994 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.161      ;
; -3.863 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.030      ;
; -3.678 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.845      ;
; -3.564 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.731      ;
; -3.419 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 4.086      ;
; -3.327 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.994      ;
; -3.256 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.923      ;
; -3.208 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.875      ;
; -3.057 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.224      ;
; -2.854 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.521      ;
; -2.742 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.409      ;
; -2.729 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.396      ;
; -2.686 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.853      ;
; -2.685 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.352      ;
; -2.393 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.060      ;
; -2.283 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.950      ;
; -2.063 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.730      ;
; -2.026 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.693      ;
; -1.998 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.665      ;
; -1.980 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.647      ;
; -1.909 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.576      ;
; -1.908 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.575      ;
; -1.881 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.548      ;
; -1.874 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.541      ;
; -1.774 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.441      ;
; -1.772 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.439      ;
; -1.769 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.436      ;
; -1.689 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.356      ;
; -1.597 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.264      ;
; -1.592 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.259      ;
; -1.590 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.257      ;
; -1.588 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.255      ;
; -1.534 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.201      ;
; -1.420 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 5.300      ; 6.887      ;
; -1.374 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.041      ;
; -1.315 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.982      ;
; -1.302 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.969      ;
; -1.294 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.961      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_tx_reg'                                                                                                                                                                             ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -4.133 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.300      ;
; -4.097 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.264      ;
; -4.070 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.237      ;
; -4.070 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.237      ;
; -4.070 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.237      ;
; -3.861 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.028      ;
; -3.861 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.028      ;
; -3.861 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.028      ;
; -3.733 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.900      ;
; -3.726 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.893      ;
; -3.726 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.893      ;
; -3.726 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.893      ;
; -3.696 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.863      ;
; -3.594 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.761      ;
; -3.541 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.708      ;
; -3.495 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.662      ;
; -3.440 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.607      ;
; -3.393 ; my_uart_tx:my_uart_tx|tx_data_reg[0]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 4.060      ;
; -3.385 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.552      ;
; -3.350 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.517      ;
; -3.350 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.517      ;
; -3.350 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.517      ;
; -3.240 ; my_uart_tx:my_uart_tx|tx_data_reg[1]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 3.907      ;
; -3.163 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.330      ;
; -2.000 ; my_uart_tx:my_uart_tx|tx_data_reg[4]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.667      ;
; -1.902 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.569      ;
; -1.897 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.564      ;
; -1.896 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.563      ;
; -1.888 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.555      ;
; -1.881 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.548      ;
; -1.879 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.546      ;
; -1.862 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.529      ;
; -1.764 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.431      ;
; -1.761 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.428      ;
; -1.740 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.407      ;
; -1.722 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.389      ;
; -1.674 ; check_pin:check_pin_instance|tx_data[4]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 1.463      ; 3.304      ;
; -1.542 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.209      ;
; -1.489 ; check_pin:check_pin_instance|tx_data[1]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 1.463      ; 3.119      ;
; -1.456 ; check_pin:check_pin_instance|tx_data[0]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 1.463      ; 3.086      ;
; -1.289 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 1.956      ;
; -1.284 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 1.951      ;
; -1.278 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 1.945      ;
; 2.152  ; my_uart_tx:my_uart_tx|tx_complete_reg        ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg     ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 5.144      ; 3.535      ;
; 2.652  ; my_uart_tx:my_uart_tx|tx_complete_reg        ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg     ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 5.144      ; 3.535      ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_tx:my_uart_tx|tx_complete_reg'                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -3.568 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; check_pin:check_pin_instance|tx_end      ; spi_ctrl:spi_ctrl_instance|spi_clk    ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.500        ; -0.307     ; 3.428      ;
; -3.553 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; check_pin:check_pin_instance|tx_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk    ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.500        ; -0.307     ; 3.413      ;
; -3.552 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; check_pin:check_pin_instance|tx_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk    ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.500        ; -0.307     ; 3.412      ;
; -3.251 ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_ok                    ; check_pin:check_pin_instance|tx_end      ; clk                                   ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.500        ; -0.203     ; 3.215      ;
; -2.954 ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_ok                    ; check_pin:check_pin_instance|tx_count[0] ; clk                                   ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.500        ; -0.203     ; 2.918      ;
; -2.947 ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_ok                    ; check_pin:check_pin_instance|tx_count[1] ; clk                                   ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.500        ; -0.203     ; 2.911      ;
; -1.821 ; check_pin:check_pin_instance|tx_end                                      ; check_pin:check_pin_instance|tx_end      ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 1.000        ; 0.000      ; 2.488      ;
; -1.748 ; check_pin:check_pin_instance|tx_count[0]                                 ; check_pin:check_pin_instance|tx_end      ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 1.000        ; 0.000      ; 2.415      ;
; -1.564 ; check_pin:check_pin_instance|tx_count[1]                                 ; check_pin:check_pin_instance|tx_end      ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 1.000        ; 0.000      ; 2.231      ;
; -1.557 ; check_pin:check_pin_instance|tx_count[1]                                 ; check_pin:check_pin_instance|tx_count[0] ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 1.000        ; 0.000      ; 2.224      ;
; -1.549 ; check_pin:check_pin_instance|tx_count[1]                                 ; check_pin:check_pin_instance|tx_count[1] ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 1.000        ; 0.000      ; 2.216      ;
; -1.280 ; check_pin:check_pin_instance|tx_count[0]                                 ; check_pin:check_pin_instance|tx_count[1] ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 1.000        ; 0.000      ; 1.947      ;
; -1.275 ; check_pin:check_pin_instance|tx_count[0]                                 ; check_pin:check_pin_instance|tx_count[0] ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 1.000        ; 0.000      ; 1.942      ;
+--------+--------------------------------------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.252 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.919      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -2.408 ; check_pin:check_pin_instance|tx_start                        ; check_pin:check_pin_instance|tx_start                        ; check_pin:check_pin_instance|tx_start ; clk         ; 0.000        ; 3.681      ; 1.870      ;
; -1.913 ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; spi_ctrl:spi_ctrl_instance|spi_clk    ; clk         ; 0.000        ; 3.681      ; 2.365      ;
; -1.908 ; check_pin:check_pin_instance|tx_start                        ; check_pin:check_pin_instance|tx_start                        ; check_pin:check_pin_instance|tx_start ; clk         ; -0.500       ; 3.681      ; 1.870      ;
; -1.413 ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; spi_ctrl:spi_ctrl_instance|spi_clk    ; clk         ; -0.500       ; 3.681      ; 2.365      ;
; 1.029  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[5]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 5.307      ;
; 1.029  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[3]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 5.307      ;
; 1.029  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[4]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 5.307      ;
; 1.029  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[0]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 5.307      ;
; 1.029  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[1]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 5.307      ;
; 1.029  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[2]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 5.307      ;
; 1.218  ; flag_reg                                                     ; Current.WAIT                                                 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 0.984      ; 1.923      ;
; 1.350  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|buad_clk_rx_reg                    ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 5.628      ;
; 1.403  ; Buff_temp[21]                                                ; Rx_cmd[21]                                                   ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.624      ;
; 1.421  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[9]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 5.699      ;
; 1.421  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[8]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 5.699      ;
; 1.421  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[12]                         ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 5.699      ;
; 1.421  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[10]                         ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 5.699      ;
; 1.421  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[11]                         ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 5.699      ;
; 1.421  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[6]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 5.699      ;
; 1.421  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[7]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 5.699      ;
; 1.430  ; Buff_temp[23]                                                ; Rx_cmd[23]                                                   ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.651      ;
; 1.529  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[5]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 3.681      ; 5.307      ;
; 1.529  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[3]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 3.681      ; 5.307      ;
; 1.529  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[4]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 3.681      ; 5.307      ;
; 1.529  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[0]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 3.681      ; 5.307      ;
; 1.529  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[1]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 3.681      ; 5.307      ;
; 1.529  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[2]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 3.681      ; 5.307      ;
; 1.639  ; uart_top7to7:uart_top7to7|rst_cnt[0]                         ; uart_top7to7:uart_top7to7|rst_cnt[0]                         ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.860      ;
; 1.646  ; Flag_temp                                                    ; Current.S1                                                   ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.867      ;
; 1.660  ; Buff_temp[8]                                                 ; Buff_temp[16]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.881      ;
; 1.661  ; Buff_temp[14]                                                ; Buff_temp[14]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.882      ;
; 1.663  ; Buff_temp[0]                                                 ; Buff_temp[8]                                                 ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.884      ;
; 1.667  ; Buff_temp[9]                                                 ; Buff_temp[9]                                                 ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.888      ;
; 1.678  ; Buff_temp[15]                                                ; Buff_temp[15]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.899      ;
; 1.681  ; Buff_temp[15]                                                ; Buff_temp[23]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.902      ;
; 1.687  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[3] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[3] ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.908      ;
; 1.690  ; Buff_temp[11]                                                ; Buff_temp[19]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.911      ;
; 1.691  ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|sign_delay  ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|sign_delay  ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.912      ;
; 1.694  ; Buff_temp[11]                                                ; Rx_cmd[11]                                                   ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.915      ;
; 1.707  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[3] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[6]  ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.928      ;
; 1.721  ; flag_reg                                                     ; Current.S1                                                   ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 0.984      ; 2.426      ;
; 1.723  ; flag_reg                                                     ; Current.SAVE                                                 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 0.984      ; 2.428      ;
; 1.733  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[0] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[1] ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.954      ;
; 1.767  ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[1] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[2] ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.988      ;
; 1.776  ; Buff_temp[5]                                                 ; Rx_cmd[5]                                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.997      ;
; 1.784  ; check_pin:check_pin_instance|tx_count[1]                     ; check_pin:check_pin_instance|tx_data[1]~reg0                 ; my_uart_tx:my_uart_tx|tx_complete_reg ; clk         ; -0.500       ; 0.203      ; 1.708      ;
; 1.799  ; Buff_temp[7]                                                 ; Rx_cmd[7]                                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.020      ;
; 1.801  ; Buff_temp[14]                                                ; Rx_cmd[14]                                                   ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.022      ;
; 1.815  ; Buff_temp[3]                                                 ; Rx_cmd[3]                                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.036      ;
; 1.845  ; Buff_temp[9]                                                 ; Rx_cmd[9]                                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.066      ;
; 1.850  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|buad_clk_rx_reg                    ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 3.681      ; 5.628      ;
; 1.851  ; Buff_temp[12]                                                ; Rx_cmd[12]                                                   ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.072      ;
; 1.898  ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|data_valid  ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|data_valid  ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.119      ;
; 1.898  ; spi_ctrl:spi_ctrl_instance|rst_count[0]                      ; spi_ctrl:spi_ctrl_instance|rst_count[0]                      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.119      ;
; 1.908  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[5]  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[5]  ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.129      ;
; 1.917  ; linkUSH                                                      ; linkUSH                                                      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.138      ;
; 1.921  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[9]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 3.681      ; 5.699      ;
; 1.921  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[8]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 3.681      ; 5.699      ;
; 1.921  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[12]                         ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 3.681      ; 5.699      ;
; 1.921  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[10]                         ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 3.681      ; 5.699      ;
; 1.921  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[11]                         ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 3.681      ; 5.699      ;
; 1.921  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[6]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 3.681      ; 5.699      ;
; 1.921  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[7]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 3.681      ; 5.699      ;
; 1.922  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_sign   ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[0] ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.143      ;
; 1.924  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_sign   ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[1] ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.145      ;
; 1.932  ; Buff_temp[2]                                                 ; Buff_temp[10]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.153      ;
; 1.933  ; uart_top7to7:uart_top7to7|rst_cnt[14]                        ; uart_top7to7:uart_top7to7|rst_cnt[14]                        ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.154      ;
; 1.952  ; Buff_temp[5]                                                 ; Buff_temp[5]                                                 ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.173      ;
; 1.953  ; Buff_temp[23]                                                ; Buff_temp[23]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.174      ;
; 1.953  ; Buff_temp[5]                                                 ; Buff_temp[13]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.174      ;
; 1.961  ; flag_reg                                                     ; Flag_temp                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 0.984      ; 2.666      ;
; 1.966  ; Buff_temp[13]                                                ; Buff_temp[21]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.187      ;
; 2.006  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[1] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[3] ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.227      ;
; 2.016  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[1] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[2] ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.237      ;
; 2.022  ; check_pin:check_pin_instance|tx_count[0]                     ; check_pin:check_pin_instance|tx_data[0]~reg0                 ; my_uart_tx:my_uart_tx|tx_complete_reg ; clk         ; -0.500       ; 0.203      ; 1.946      ;
; 2.024  ; check_pin:check_pin_instance|tx_count[0]                     ; check_pin:check_pin_instance|tx_data[4]~reg0                 ; my_uart_tx:my_uart_tx|tx_complete_reg ; clk         ; -0.500       ; 0.203      ; 1.948      ;
; 2.041  ; Buff_temp[0]                                                 ; Rx_cmd[0]                                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.262      ;
; 2.042  ; Buff_temp[15]                                                ; Rx_cmd[15]                                                   ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.263      ;
; 2.054  ; Buff_temp[13]                                                ; Rx_cmd[13]                                                   ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.275      ;
; 2.062  ; speed_select:speed_select|cnt_tx[12]                         ; speed_select:speed_select|cnt_tx[12]                         ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.283      ;
; 2.062  ; speed_select:speed_select|cnt_rx[12]                         ; speed_select:speed_select|cnt_rx[12]                         ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.283      ;
; 2.070  ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[10]     ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|bps_sel     ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.291      ;
; 2.073  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out_sign  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[0]    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.294      ;
; 2.116  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[6]      ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[6]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.118  ; speed_select:speed_select|cnt_tx[5]                          ; speed_select:speed_select|cnt_tx[5]                          ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.118  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[2]  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[2]  ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.118  ; speed_select:speed_select|cnt_rx[5]                          ; speed_select:speed_select|cnt_rx[5]                          ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.125  ; check_pin:check_pin_instance|tx_counter[8]                   ; check_pin:check_pin_instance|tx_counter[8]                   ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.125  ; spi_ctrl:spi_ctrl_instance|clk_count[0]                      ; spi_ctrl:spi_ctrl_instance|clk_count[0]                      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.126  ; Current.IDLE                                                 ; Current.IDLE                                                 ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; Buff_temp[21]                                                ; Buff_temp[21]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; check_pin:check_pin_instance|tx_counter[7]                   ; check_pin:check_pin_instance|tx_counter[7]                   ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[3]      ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[3]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[4]  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[4]  ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[5]      ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[5]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.128  ; Buff_temp[8]                                                 ; Buff_temp[8]                                                 ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.349      ;
; 2.134  ; speed_select:speed_select|cnt_tx[6]                          ; speed_select:speed_select|cnt_tx[6]                          ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.134  ; speed_select:speed_select|cnt_rx[6]                          ; speed_select:speed_select|cnt_rx[6]                          ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.134  ; check_pin:check_pin_instance|tx_counter[9]                   ; check_pin:check_pin_instance|tx_counter[9]                   ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.134  ; spi_ctrl:spi_ctrl_instance|clk_count[1]                      ; spi_ctrl:spi_ctrl_instance|clk_count[1]                      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.355      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_tx_reg'                                                                                                                                                                              ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.206 ; my_uart_tx:my_uart_tx|tx_complete_reg        ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg     ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 5.144      ; 3.535      ;
; -1.706 ; my_uart_tx:my_uart_tx|tx_complete_reg        ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg     ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 5.144      ; 3.535      ;
; 1.724  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 1.945      ;
; 1.730  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 1.951      ;
; 1.735  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 1.956      ;
; 1.902  ; check_pin:check_pin_instance|tx_data[0]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 1.463      ; 3.086      ;
; 1.935  ; check_pin:check_pin_instance|tx_data[1]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 1.463      ; 3.119      ;
; 1.988  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.209      ;
; 2.120  ; check_pin:check_pin_instance|tx_data[4]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 1.463      ; 3.304      ;
; 2.168  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.389      ;
; 2.186  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.407      ;
; 2.207  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.428      ;
; 2.210  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.431      ;
; 2.308  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.529      ;
; 2.325  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.546      ;
; 2.327  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.548      ;
; 2.334  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.555      ;
; 2.342  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.563      ;
; 2.343  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.564      ;
; 2.348  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.569      ;
; 2.446  ; my_uart_tx:my_uart_tx|tx_data_reg[4]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.667      ;
; 3.609  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.330      ;
; 3.686  ; my_uart_tx:my_uart_tx|tx_data_reg[1]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 3.907      ;
; 3.775  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.496      ;
; 3.796  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.517      ;
; 3.796  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.517      ;
; 3.796  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.517      ;
; 3.831  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.552      ;
; 3.839  ; my_uart_tx:my_uart_tx|tx_data_reg[0]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 4.060      ;
; 3.878  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.599      ;
; 3.886  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.607      ;
; 3.941  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.662      ;
; 3.987  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.708      ;
; 4.142  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.863      ;
; 4.172  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.893      ;
; 4.172  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.893      ;
; 4.172  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.893      ;
; 4.307  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.028      ;
; 4.307  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.028      ;
; 4.307  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.028      ;
; 4.516  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.237      ;
; 4.516  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.237      ;
; 4.516  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.237      ;
; 4.543  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.264      ;
; 4.579  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.300      ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.013 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.300      ; 4.884      ;
; -1.013 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.300      ; 4.884      ;
; -1.013 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.300      ; 4.884      ;
; -1.013 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.300      ; 4.884      ;
; -1.013 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.300      ; 4.884      ;
; -1.013 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.300      ; 4.884      ;
; -1.013 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.300      ; 4.884      ;
; -1.013 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.300      ; 4.884      ;
; -0.513 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.300      ; 4.884      ;
; -0.513 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.300      ; 4.884      ;
; -0.513 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.300      ; 4.884      ;
; -0.513 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.300      ; 4.884      ;
; -0.513 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.300      ; 4.884      ;
; -0.513 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.300      ; 4.884      ;
; -0.513 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.300      ; 4.884      ;
; -0.513 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.300      ; 4.884      ;
; 0.348  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.300      ; 5.869      ;
; 0.349  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.300      ; 5.870      ;
; 0.451  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.300      ; 5.972      ;
; 0.667  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.300      ; 6.188      ;
; 0.673  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.300      ; 6.194      ;
; 0.848  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.300      ; 5.869      ;
; 0.849  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.300      ; 5.870      ;
; 0.906  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.300      ; 6.427      ;
; 0.951  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.300      ; 5.972      ;
; 1.020  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.300      ; 6.541      ;
; 1.167  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.300      ; 6.188      ;
; 1.173  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.300      ; 6.194      ;
; 1.366  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.300      ; 6.887      ;
; 1.406  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.300      ; 6.427      ;
; 1.520  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.300      ; 6.541      ;
; 1.639  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.860      ;
; 1.740  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.961      ;
; 1.748  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.969      ;
; 1.761  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.982      ;
; 1.820  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.041      ;
; 1.866  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.300      ; 6.887      ;
; 1.980  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.201      ;
; 2.034  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.255      ;
; 2.036  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.257      ;
; 2.038  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.259      ;
; 2.043  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.264      ;
; 2.135  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.356      ;
; 2.215  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.436      ;
; 2.218  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.439      ;
; 2.220  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.441      ;
; 2.320  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.541      ;
; 2.327  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.548      ;
; 2.354  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.575      ;
; 2.355  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.576      ;
; 2.426  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.647      ;
; 2.444  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.665      ;
; 2.472  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.693      ;
; 2.509  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.730      ;
; 2.708  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.429      ;
; 2.729  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.950      ;
; 2.839  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.060      ;
; 3.010  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.731      ;
; 3.131  ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.352      ;
; 3.132  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.853      ;
; 3.173  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.894      ;
; 3.175  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.396      ;
; 3.188  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.409      ;
; 3.300  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.521      ;
; 3.354  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.075      ;
; 3.407  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.128      ;
; 3.498  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.219      ;
; 3.503  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.224      ;
; 3.654  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.875      ;
; 3.702  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.923      ;
; 3.773  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.994      ;
; 3.796  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.517      ;
; 3.865  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 4.086      ;
; 4.124  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.845      ;
; 4.179  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.900      ;
; 4.309  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.030      ;
; 4.440  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.161      ;
; 4.506  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.227      ;
; 4.525  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.246      ;
; 4.536  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.257      ;
; 4.571  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.292      ;
; 4.571  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.292      ;
; 4.571  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.292      ;
; 4.571  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.292      ;
; 4.571  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.292      ;
; 4.571  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.292      ;
; 4.571  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.292      ;
; 4.571  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.292      ;
; 4.572  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.293      ;
; 4.644  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.365      ;
; 4.686  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.407      ;
; 4.686  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.407      ;
; 4.686  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.407      ;
; 4.686  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.407      ;
; 4.686  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.407      ;
; 4.686  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.407      ;
; 4.686  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.407      ;
; 4.686  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.407      ;
; 4.690  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.411      ;
; 4.690  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.411      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.669 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.890      ;
; 1.701 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.922      ;
; 2.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.124 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.345      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.133 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.354      ;
; 2.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.357      ;
; 2.145 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.366      ;
; 2.181 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.402      ;
; 2.214 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.435      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.240 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.461      ;
; 2.241 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.462      ;
; 2.250 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.471      ;
; 2.539 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.760      ;
; 2.557 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.778      ;
; 2.564 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.785      ;
; 2.620 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.841      ;
; 2.661 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.882      ;
; 2.696 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.917      ;
; 2.836 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.057      ;
; 2.948 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.169      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.956 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.177      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.959 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.180      ;
; 3.013 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.234      ;
; 3.032 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.253      ;
; 3.059 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.280      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.067 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.288      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.070 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.291      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.178 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.399      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.190 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.411      ;
; 3.280 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.501      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.289 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.510      ;
; 3.343 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.564      ;
; 3.370 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.591      ;
; 3.371 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.592      ;
; 3.396 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.617      ;
; 3.407 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.628      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.493 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.818      ;
; 3.501 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.722      ;
; 3.501 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.722      ;
; 3.501 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.722      ;
; 3.507 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.728      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.539 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.760      ;
; 3.539 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.760      ;
; 3.539 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.760      ;
; 3.601 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.822      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.698 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.919      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_tx:my_uart_tx|tx_complete_reg'                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 1.721 ; check_pin:check_pin_instance|tx_count[0]                                 ; check_pin:check_pin_instance|tx_count[0] ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.000        ; 0.000      ; 1.942      ;
; 1.726 ; check_pin:check_pin_instance|tx_count[0]                                 ; check_pin:check_pin_instance|tx_count[1] ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.000        ; 0.000      ; 1.947      ;
; 1.995 ; check_pin:check_pin_instance|tx_count[1]                                 ; check_pin:check_pin_instance|tx_count[1] ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.000        ; 0.000      ; 2.216      ;
; 2.003 ; check_pin:check_pin_instance|tx_count[1]                                 ; check_pin:check_pin_instance|tx_count[0] ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.000        ; 0.000      ; 2.224      ;
; 2.010 ; check_pin:check_pin_instance|tx_count[1]                                 ; check_pin:check_pin_instance|tx_end      ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.000        ; 0.000      ; 2.231      ;
; 2.194 ; check_pin:check_pin_instance|tx_count[0]                                 ; check_pin:check_pin_instance|tx_end      ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.000        ; 0.000      ; 2.415      ;
; 2.267 ; check_pin:check_pin_instance|tx_end                                      ; check_pin:check_pin_instance|tx_end      ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.000        ; 0.000      ; 2.488      ;
; 3.393 ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_ok                    ; check_pin:check_pin_instance|tx_count[1] ; clk                                   ; my_uart_tx:my_uart_tx|tx_complete_reg ; -0.500       ; -0.203     ; 2.911      ;
; 3.400 ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_ok                    ; check_pin:check_pin_instance|tx_count[0] ; clk                                   ; my_uart_tx:my_uart_tx|tx_complete_reg ; -0.500       ; -0.203     ; 2.918      ;
; 3.697 ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_ok                    ; check_pin:check_pin_instance|tx_end      ; clk                                   ; my_uart_tx:my_uart_tx|tx_complete_reg ; -0.500       ; -0.203     ; 3.215      ;
; 3.998 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; check_pin:check_pin_instance|tx_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk    ; my_uart_tx:my_uart_tx|tx_complete_reg ; -0.500       ; -0.307     ; 3.412      ;
; 3.999 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; check_pin:check_pin_instance|tx_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk    ; my_uart_tx:my_uart_tx|tx_complete_reg ; -0.500       ; -0.307     ; 3.413      ;
; 4.014 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; check_pin:check_pin_instance|tx_end      ; spi_ctrl:spi_ctrl_instance|spi_clk    ; my_uart_tx:my_uart_tx|tx_complete_reg ; -0.500       ; -0.307     ; 3.428      ;
+-------+--------------------------------------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'check_pin:check_pin_instance|tx_start'                                                                                                                                                             ;
+--------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -4.832 ; capture_rst                           ; my_uart_tx:my_uart_tx|tx_enable_reg ; clk                                   ; check_pin:check_pin_instance|tx_start ; 1.000        ; -0.390     ; 5.109      ;
; -0.651 ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_enable_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; check_pin:check_pin_instance|tx_start ; 0.500        ; 3.291      ; 4.485      ;
; -0.151 ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_enable_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; check_pin:check_pin_instance|tx_start ; 1.000        ; 3.291      ; 4.485      ;
+--------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                                                     ;
+--------+---------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.366 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[5]      ; clk          ; clk         ; 1.000        ; 0.000      ; 5.033      ;
; -4.328 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_ok        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.995      ;
; -4.271 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[0]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.938      ;
; -4.100 ; capture_rst                           ; check_pin:check_pin_instance|tx_start                        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.767      ;
; -3.883 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_flag                          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.550      ;
; -3.866 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[3]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.533      ;
; -3.866 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[8]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.533      ;
; -3.866 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[7]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.533      ;
; -3.866 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[11]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.533      ;
; -3.866 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[0]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.533      ;
; -3.866 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[9]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.533      ;
; -3.864 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[1]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.531      ;
; -3.864 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.531      ;
; -3.864 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.531      ;
; -3.853 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.520      ;
; -3.847 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[14]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.514      ;
; -3.845 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.512      ;
; -3.845 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_sign   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.512      ;
; -3.845 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.512      ;
; -3.845 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.512      ;
; -3.845 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.512      ;
; -3.845 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|state.TRAN  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.512      ;
; -3.845 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[0]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.512      ;
; -3.845 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.512      ;
; -3.840 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|cs_n                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.507      ;
; -3.719 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[1]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.386      ;
; -3.719 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.386      ;
; -3.719 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[0]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.386      ;
; -3.719 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.386      ;
; -3.719 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[5]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.386      ;
; -3.719 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.386      ;
; -3.717 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[6]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.384      ;
; -3.717 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[7]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.384      ;
; -3.717 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[12]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.384      ;
; -3.717 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[8]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.384      ;
; -3.717 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[9]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.384      ;
; -3.717 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[10]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.384      ;
; -3.717 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[11]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.384      ;
; -3.707 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[2]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.374      ;
; -3.707 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[3]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.374      ;
; -3.707 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[4]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.374      ;
; -3.707 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[6]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.374      ;
; -3.707 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[5]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.374      ;
; -3.707 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[7]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.374      ;
; -3.707 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[1]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.374      ;
; -3.707 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[0]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.374      ;
; -3.706 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[3]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.373      ;
; -3.706 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[4]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.373      ;
; -3.706 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[5]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.373      ;
; -3.706 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[2]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.373      ;
; -3.706 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[0]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.373      ;
; -3.706 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[1]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.373      ;
; -3.706 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[6]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.373      ;
; -3.690 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[13]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.357      ;
; -3.690 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[12]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.357      ;
; -3.690 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[9]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.357      ;
; -3.684 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[11]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.351      ;
; -3.684 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[10]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.351      ;
; -3.684 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[8]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.351      ;
; -3.644 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|sign_delay  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.644 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|data_valid  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.644 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.626 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|rs_tx       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.293      ;
; -3.626 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.293      ;
; -3.626 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.293      ;
; -3.626 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.293      ;
; -3.510 ; capture_rst                           ; check_pin:check_pin_instance|end_ready                       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.177      ;
; -3.496 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[8]                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.163      ;
; -3.496 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[9]                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.163      ;
; -3.496 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[10]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.163      ;
; -3.496 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[11]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.163      ;
; -3.496 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[12]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.163      ;
; -3.496 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[13]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.163      ;
; -3.496 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[14]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.163      ;
; -3.496 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[15]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.163      ;
; -3.031 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[7]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.698      ;
; -3.031 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[6]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.698      ;
; -3.031 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[4]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.698      ;
; -3.031 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[3]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.698      ;
; -3.031 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[0]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.698      ;
; -2.975 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[6]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.642      ;
; -2.975 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[5]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.642      ;
; -2.975 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[4]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.642      ;
; -2.975 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[2]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.642      ;
; -2.975 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[1]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.642      ;
; -2.975 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[3]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.642      ;
; -2.975 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[0]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.642      ;
; -2.952 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[4]  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.619      ;
; -2.952 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.619      ;
; -2.952 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[2]  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.619      ;
; -2.952 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.619      ;
; -2.952 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.619      ;
; -2.952 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|bps_sel     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.619      ;
; -2.952 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.619      ;
; -2.952 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.619      ;
; -2.952 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[6]  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.619      ;
; -2.937 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[7]                   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.604      ;
; -2.937 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[6]                   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.604      ;
; -2.937 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[5]                   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.604      ;
; -2.937 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[4]                   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.604      ;
+--------+---------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'my_uart_tx:my_uart_tx|tx_complete_reg'                                                                                                               ;
+--------+-------------+------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                                  ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -4.226 ; capture_rst ; check_pin:check_pin_instance|tx_end      ; clk          ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.500        ; -0.203     ; 4.190      ;
; -4.226 ; capture_rst ; check_pin:check_pin_instance|tx_count[1] ; clk          ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.500        ; -0.203     ; 4.190      ;
; -4.226 ; capture_rst ; check_pin:check_pin_instance|tx_count[0] ; clk          ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.500        ; -0.203     ; 4.190      ;
+--------+-------------+------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                       ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                  ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -4.122 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.893      ;
; -4.122 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.893      ;
; -4.122 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.893      ;
; -4.122 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.893      ;
; -4.064 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.835      ;
; -4.064 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.835      ;
; -4.064 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.835      ;
; -4.064 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.835      ;
; -4.064 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.835      ;
; -4.064 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.835      ;
; -4.064 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.835      ;
; -4.021 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.792      ;
; -4.021 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.792      ;
; -4.021 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.792      ;
; -3.641 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.412      ;
; -3.641 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.412      ;
; -3.553 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.324      ;
; -3.553 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.324      ;
; -3.553 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.324      ;
; -3.553 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.324      ;
; -3.553 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.324      ;
; -3.553 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.324      ;
; -3.553 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.324      ;
; -3.486 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.257      ;
; -3.486 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.257      ;
; -3.486 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.257      ;
; -3.486 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.257      ;
; -3.486 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.257      ;
; -3.486 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.257      ;
; -3.486 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.257      ;
; -3.486 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.257      ;
; -3.308 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.079      ;
; -3.308 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.079      ;
; -3.308 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.079      ;
; -3.308 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.079      ;
; -3.308 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.079      ;
; -3.308 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.079      ;
; -3.308 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.079      ;
; -3.308 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.079      ;
; -3.308 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.079      ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -3.457 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; -0.596     ; 3.528      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_tx_reg'                                                                                                                                                             ;
+--------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                          ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.884 ; capture_rst                         ; my_uart_tx:my_uart_tx|tx_complete_reg ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 1.463      ; 4.514      ;
; -1.964 ; capture_rst                         ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 1.463      ; 3.594      ;
; -1.842 ; my_uart_tx:my_uart_tx|tx_enable_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; check_pin:check_pin_instance|tx_start ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 1.853      ; 3.862      ;
; -1.467 ; capture_rst                         ; my_uart_tx:my_uart_tx|tx_count[1]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 1.463      ; 3.597      ;
; -1.467 ; capture_rst                         ; my_uart_tx:my_uart_tx|tx_count[3]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 1.463      ; 3.597      ;
; -1.467 ; capture_rst                         ; my_uart_tx:my_uart_tx|tx_count[2]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 1.463      ; 3.597      ;
; -1.467 ; capture_rst                         ; my_uart_tx:my_uart_tx|tx_count[0]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 1.463      ; 3.597      ;
+--------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.334 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 5.300      ; 3.509      ;
; 2.834 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 5.300      ; 3.509      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.388 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.300      ; 3.509      ;
; -1.888 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.300      ; 3.509      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'check_pin:check_pin_instance|tx_start'                                                                                                                                                             ;
+-------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.597 ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_enable_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; check_pin:check_pin_instance|tx_start ; 0.000        ; 3.291      ; 4.485      ;
; 1.097 ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_enable_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; check_pin:check_pin_instance|tx_start ; -0.500       ; 3.291      ; 4.485      ;
; 5.278 ; capture_rst                           ; my_uart_tx:my_uart_tx|tx_enable_reg ; clk                                   ; check_pin:check_pin_instance|tx_start ; 0.000        ; -0.390     ; 5.109      ;
+-------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_tx_reg'                                                                                                                                                             ;
+-------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                          ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.913 ; capture_rst                         ; my_uart_tx:my_uart_tx|tx_count[1]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 1.463      ; 3.597      ;
; 1.913 ; capture_rst                         ; my_uart_tx:my_uart_tx|tx_count[3]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 1.463      ; 3.597      ;
; 1.913 ; capture_rst                         ; my_uart_tx:my_uart_tx|tx_count[2]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 1.463      ; 3.597      ;
; 1.913 ; capture_rst                         ; my_uart_tx:my_uart_tx|tx_count[0]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 1.463      ; 3.597      ;
; 2.288 ; my_uart_tx:my_uart_tx|tx_enable_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; check_pin:check_pin_instance|tx_start ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 1.853      ; 3.862      ;
; 2.410 ; capture_rst                         ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 1.463      ; 3.594      ;
; 3.330 ; capture_rst                         ; my_uart_tx:my_uart_tx|tx_complete_reg ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 1.463      ; 4.514      ;
+-------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                                                     ;
+-------+---------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.973 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[2]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.194      ;
; 2.973 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[3]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.194      ;
; 2.973 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[4]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.194      ;
; 2.973 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[5]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.194      ;
; 2.973 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[6]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.194      ;
; 2.973 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[7]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.194      ;
; 2.973 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[1]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.194      ;
; 2.991 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|bps_sel     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out_sign  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[5]  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[1]  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[12]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 3.370 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[5]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.591      ;
; 3.370 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[2]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.591      ;
; 3.370 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[1]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.591      ;
; 3.383 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[7]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 3.604      ;
; 3.383 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[6]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 3.604      ;
; 3.383 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[5]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 3.604      ;
; 3.383 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[4]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 3.604      ;
; 3.383 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[3]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 3.604      ;
; 3.383 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[0]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 3.604      ;
; 3.383 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[1]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 3.604      ;
; 3.383 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[2]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 3.604      ;
; 3.398 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[4]  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.619      ;
; 3.398 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.619      ;
; 3.398 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[2]  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.619      ;
; 3.398 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.619      ;
; 3.398 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.619      ;
; 3.398 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|bps_sel     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.619      ;
; 3.398 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.619      ;
; 3.398 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.619      ;
; 3.398 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[6]  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.619      ;
; 3.421 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[6]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.642      ;
; 3.421 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[5]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.642      ;
; 3.421 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[4]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.642      ;
; 3.421 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[2]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.642      ;
; 3.421 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[1]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.642      ;
; 3.421 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[3]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.642      ;
; 3.421 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[0]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.642      ;
; 3.477 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[7]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.698      ;
; 3.477 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[6]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.698      ;
; 3.477 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.698      ;
; 3.477 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[3]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.698      ;
; 3.477 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[0]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.698      ;
; 3.942 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[8]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.163      ;
; 3.942 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[9]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.163      ;
; 3.942 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[10]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.163      ;
; 3.942 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[11]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.163      ;
; 3.942 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[12]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.163      ;
; 3.942 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[13]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.163      ;
; 3.942 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[14]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.163      ;
; 3.942 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[15]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.163      ;
; 3.956 ; capture_rst                           ; check_pin:check_pin_instance|end_ready                       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.177      ;
; 4.072 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|rs_tx       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.293      ;
; 4.072 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.293      ;
; 4.072 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.293      ;
; 4.072 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.293      ;
; 4.090 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|sign_delay  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.090 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|data_valid  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.090 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.130 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[11]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.351      ;
; 4.130 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[10]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.351      ;
; 4.130 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[8]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.351      ;
; 4.136 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[13]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.357      ;
; 4.136 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[12]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.357      ;
; 4.136 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[9]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.357      ;
; 4.152 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[3]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.373      ;
; 4.152 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[4]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.373      ;
; 4.152 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[5]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.373      ;
; 4.152 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[2]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.373      ;
; 4.152 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[0]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.373      ;
; 4.152 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[1]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.373      ;
; 4.152 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[6]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.373      ;
; 4.153 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[2]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.374      ;
; 4.153 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[3]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.374      ;
; 4.153 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[4]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.374      ;
; 4.153 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[6]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.374      ;
; 4.153 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[5]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.374      ;
; 4.153 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[7]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.374      ;
; 4.153 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[1]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.374      ;
; 4.153 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[0]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.374      ;
; 4.163 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.384      ;
; 4.163 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[7]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.384      ;
; 4.163 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[12]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.384      ;
; 4.163 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.384      ;
; 4.163 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.384      ;
; 4.163 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.384      ;
; 4.163 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.384      ;
; 4.165 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[1]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.386      ;
; 4.165 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[2]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.386      ;
; 4.165 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[0]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.386      ;
; 4.165 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[3]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.386      ;
; 4.165 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.386      ;
; 4.165 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.386      ;
; 4.286 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|cs_n                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.507      ;
; 4.291 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.512      ;
; 4.291 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_sign   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.512      ;
; 4.291 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.512      ;
+-------+---------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                       ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                  ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 3.754 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.079      ;
; 3.754 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.079      ;
; 3.754 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.079      ;
; 3.754 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.079      ;
; 3.754 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.079      ;
; 3.754 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.079      ;
; 3.754 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.079      ;
; 3.754 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.079      ;
; 3.754 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.079      ;
; 3.932 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.257      ;
; 3.932 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.257      ;
; 3.932 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.257      ;
; 3.932 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.257      ;
; 3.932 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.257      ;
; 3.932 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.257      ;
; 3.932 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.257      ;
; 3.932 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.257      ;
; 3.999 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.324      ;
; 3.999 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.324      ;
; 3.999 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.324      ;
; 3.999 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.324      ;
; 3.999 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.324      ;
; 3.999 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.324      ;
; 3.999 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.324      ;
; 4.087 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.412      ;
; 4.087 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.412      ;
; 4.467 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.792      ;
; 4.467 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.792      ;
; 4.467 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.792      ;
; 4.510 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.835      ;
; 4.510 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.835      ;
; 4.510 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.835      ;
; 4.510 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.835      ;
; 4.510 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.835      ;
; 4.510 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.835      ;
; 4.510 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.835      ;
; 4.568 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.893      ;
; 4.568 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.893      ;
; 4.568 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.893      ;
; 4.568 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.893      ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 3.903 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; -0.596     ; 3.528      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'my_uart_tx:my_uart_tx|tx_complete_reg'                                                                                                               ;
+-------+-------------+------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                                  ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 4.672 ; capture_rst ; check_pin:check_pin_instance|tx_end      ; clk          ; my_uart_tx:my_uart_tx|tx_complete_reg ; -0.500       ; -0.203     ; 4.190      ;
; 4.672 ; capture_rst ; check_pin:check_pin_instance|tx_count[1] ; clk          ; my_uart_tx:my_uart_tx|tx_complete_reg ; -0.500       ; -0.203     ; 4.190      ;
; 4.672 ; capture_rst ; check_pin:check_pin_instance|tx_count[0] ; clk          ; my_uart_tx:my_uart_tx|tx_complete_reg ; -0.500       ; -0.203     ; 4.190      ;
+-------+-------------+------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; check_pin:check_pin_instance|tx_start     ; clk                                       ; 31       ; 1        ; 0        ; 0        ;
; clk                                       ; clk                                       ; 3196     ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; clk                                       ; 0        ; 6        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 13       ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; clk                                       ; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0        ; 0        ; 3        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0        ; 0        ; 0        ; 7        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0        ; 0        ; 3        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 3        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 1        ; 1        ;
; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 15       ; 0        ; 24       ; 3        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 61       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 616      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; check_pin:check_pin_instance|tx_start     ; clk                                       ; 31       ; 1        ; 0        ; 0        ;
; clk                                       ; clk                                       ; 3196     ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; clk                                       ; 0        ; 6        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 13       ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; clk                                       ; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0        ; 0        ; 3        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0        ; 0        ; 0        ; 7        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0        ; 0        ; 3        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 3        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 1        ; 1        ;
; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 15       ; 0        ; 24       ; 3        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 61       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 616      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; check_pin:check_pin_instance|tx_start     ; 1        ; 0        ; 0        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; check_pin:check_pin_instance|tx_start     ; 1        ; 1        ; 0        ; 0        ;
; clk                                       ; clk                                       ; 121      ; 0        ; 0        ; 0        ;
; clk                                       ; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0        ; 0        ; 3        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; check_pin:check_pin_instance|tx_start     ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 1        ; 0        ;
; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 4        ; 0        ; 2        ; 0        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 40       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; check_pin:check_pin_instance|tx_start     ; 1        ; 0        ; 0        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; check_pin:check_pin_instance|tx_start     ; 1        ; 1        ; 0        ; 0        ;
; clk                                       ; clk                                       ; 121      ; 0        ; 0        ; 0        ;
; clk                                       ; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0        ; 0        ; 3        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; check_pin:check_pin_instance|tx_start     ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 1        ; 0        ;
; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 4        ; 0        ; 2        ; 0        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 40       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 128   ; 128  ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                       ;
+-------------------------------------------+-------------------------------------------+------+-------------+
; Target                                    ; Clock                                     ; Type ; Status      ;
+-------------------------------------------+-------------------------------------------+------+-------------+
; check_pin:check_pin_instance|tx_start     ; check_pin:check_pin_instance|tx_start     ; Base ; Constrained ;
; clk                                       ; clk                                       ; Base ; Constrained ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; Constrained ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; my_uart_tx:my_uart_tx|tx_complete_reg     ; Base ; Constrained ;
; rs232_rx                                  ; rs232_rx                                  ; Base ; Constrained ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; Base ; Constrained ;
; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; Base ; Constrained ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; Constrained ;
+-------------------------------------------+-------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BusB[54]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[61]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusC[85]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BusA[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[57]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusC[83]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusC[87]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusC[91]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BusB[54]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[61]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusC[85]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BusA[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[57]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusC[83]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusC[87]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusC[91]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition
    Info: Processing started: Wed Jul 05 14:44:56 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name spi_ctrl:spi_ctrl_instance|spi_clk spi_ctrl:spi_ctrl_instance|spi_clk
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_tx_reg speed_select:speed_select|buad_clk_tx_reg
    Info (332105): create_clock -period 1.000 -name my_uart_tx:my_uart_tx|tx_complete_reg my_uart_tx:my_uart_tx|tx_complete_reg
    Info (332105): create_clock -period 1.000 -name check_pin:check_pin_instance|tx_start check_pin:check_pin_instance|tx_start
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.142           -1123.823 clk 
    Info (332119):    -7.899            -259.605 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -4.948             -89.035 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -4.133             -31.128 speed_select:speed_select|buad_clk_tx_reg 
    Info (332119):    -3.568             -10.673 my_uart_tx:my_uart_tx|tx_complete_reg 
    Info (332119):    -1.252              -1.252 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -2.408
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.408              -4.321 clk 
    Info (332119):    -2.206              -2.206 speed_select:speed_select|buad_clk_tx_reg 
    Info (332119):    -1.013              -8.104 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.669               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     1.698               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     1.721               0.000 my_uart_tx:my_uart_tx|tx_complete_reg 
Info (332146): Worst-case recovery slack is -4.832
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.832              -4.832 check_pin:check_pin_instance|tx_start 
    Info (332119):    -4.366            -411.323 clk 
    Info (332119):    -4.226             -12.678 my_uart_tx:my_uart_tx|tx_complete_reg 
    Info (332119):    -4.122            -146.812 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -3.457              -3.457 rs232_rx 
    Info (332119):    -2.884             -10.716 speed_select:speed_select|buad_clk_tx_reg 
    Info (332119):     2.334               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -2.388
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.388              -2.388 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.597               0.000 check_pin:check_pin_instance|tx_start 
    Info (332119):     1.913               0.000 speed_select:speed_select|buad_clk_tx_reg 
    Info (332119):     2.973               0.000 clk 
    Info (332119):     3.754               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     3.903               0.000 rs232_rx 
    Info (332119):     4.672               0.000 my_uart_tx:my_uart_tx|tx_complete_reg 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 check_pin:check_pin_instance|tx_start 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 my_uart_tx:my_uart_tx|tx_complete_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_tx_reg 
    Info (332119):     0.234               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 726 megabytes
    Info: Processing ended: Wed Jul 05 14:44:58 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


