vhdl xil_defaultlib  \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/ip/batch_align2D_region_ap_dcmp_0_no_dsp_64.vhd" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/ip/batch_align2D_region_ap_dmul_6_max_dsp_64.vhd" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/ip/batch_align2D_region_ap_dsub_6_full_dsp_64.vhd" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/ip/batch_align2D_region_ap_fadd_5_full_dsp_32.vhd" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/ip/batch_align2D_region_ap_faddfsub_5_full_dsp_32.vhd" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/ip/batch_align2D_region_ap_fdiv_10_no_dsp_32.vhd" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/ip/batch_align2D_region_ap_fmul_2_max_dsp_32.vhd" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/ip/batch_align2D_region_ap_fpext_0_no_dsp_32.vhd" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/ip/batch_align2D_region_ap_fptrunc_0_no_dsp_64.vhd" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/ip/batch_align2D_region_ap_fsub_3_no_dsp_32.vhd" \
"../../../../batch_align2d_design.srcs/sources_1/bd/design_1/ipshared/61fd/hdl/ip/batch_align2D_region_ap_sitofp_4_no_dsp_32.vhd" \
"../../../bd/design_1/ip/design_1_batch_align2D_region_0_1/sim/design_1_batch_align2D_region_0_1.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps8_0_96M_0/sim/design_1_rst_ps8_0_96M_0.vhd" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_48ac_psr_aclk_0.vhd" \

nosort
