#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e2f30a7bc0 .scope module, "tb_alu" "tb_alu" 2 4;
 .timescale -9 -9;
v000001e2f310dd90_0 .var "A", 9 0;
v000001e2f310d4d0_0 .var "B", 9 0;
v000001e2f310d9d0_0 .var "clk", 0 0;
v000001e2f310da70_0 .net "out", 9 0, L_000001e2f30b9130;  1 drivers
v000001e2f310d2f0_0 .var "res", 0 0;
v000001e2f310dc50_0 .net "tready", 0 0, L_000001e2f310ded0;  1 drivers
S_000001e2f30ba0c0 .scope module, "DUT" "divider" 2 10, 3 1 0, S_000001e2f30a7bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 10 "divident";
    .port_info 3 /INPUT 10 "divider";
    .port_info 4 /OUTPUT 10 "quotient";
    .port_info 5 /OUTPUT 10 "reminder";
    .port_info 6 /OUTPUT 1 "ready";
P_000001e2f3066ad0 .param/l "M" 1 3 13, +C4<0000000000000000000000000000000000000000000000000000000000010100>;
P_000001e2f3066b08 .param/l "N" 0 3 2, +C4<00000000000000000000000000001010>;
L_000001e2f30b9130 .functor BUFZ 10, v000001e2f30b3a20_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001e2f310e080 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2f3066f10_0 .net/2u *"_ivl_10", 31 0, L_000001e2f310e080;  1 drivers
v000001e2f3066920_0 .net *"_ivl_6", 31 0, L_000001e2f310d890;  1 drivers
L_000001e2f310e038 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e2f30a77a0_0 .net *"_ivl_9", 27 0, L_000001e2f310e038;  1 drivers
v000001e2f30a7450_0 .net "clk", 0 0, v000001e2f310d9d0_0;  1 drivers
v000001e2f30a7d50_0 .var "cnt", 3 0;
v000001e2f30a7df0_0 .net "divident", 9 0, v000001e2f310dd90_0;  1 drivers
v000001e2f30ba250_0 .var/s "divident_copy", 19 0;
v000001e2f30ba2f0_0 .net "divider", 9 0, v000001e2f310d4d0_0;  1 drivers
v000001e2f30ba390_0 .var/s "divider_copy", 19 0;
v000001e2f30ba430_0 .net "quotient", 9 0, L_000001e2f30b9130;  alias, 1 drivers
v000001e2f30b3a20_0 .var/s "r_quotient", 9 0;
v000001e2f30b3ac0_0 .net "ready", 0 0, L_000001e2f310ded0;  alias, 1 drivers
v000001e2f30b3b60_0 .net "reminder", 9 0, L_000001e2f310df70;  1 drivers
v000001e2f310d390_0 .net "start", 0 0, v000001e2f310d2f0_0;  1 drivers
v000001e2f310d610_0 .net/s "w_diff", 19 0, L_000001e2f310dcf0;  1 drivers
E_000001e2f306baf0 .event posedge, v000001e2f30a7450_0;
L_000001e2f310dcf0 .arith/sub 20, v000001e2f30ba250_0, v000001e2f30ba390_0;
L_000001e2f310df70 .part v000001e2f30ba250_0, 0, 10;
L_000001e2f310d890 .concat [ 4 28 0 0], v000001e2f30a7d50_0, L_000001e2f310e038;
L_000001e2f310ded0 .cmp/eq 32, L_000001e2f310d890, L_000001e2f310e080;
    .scope S_000001e2f30ba0c0;
T_0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001e2f30b3a20_0, 0, 10;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001e2f30ba250_0, 0, 20;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001e2f30ba390_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e2f30a7d50_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_000001e2f30ba0c0;
T_1 ;
    %wait E_000001e2f306baf0;
    %load/vec4 v000001e2f30b3ac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v000001e2f310d390_0;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001e2f30a7d50_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001e2f30b3a20_0, 0;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v000001e2f30a7df0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e2f30ba250_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001e2f30ba2f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 9;
    %assign/vec4 v000001e2f30ba390_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e2f30a7d50_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001e2f30a7d50_0, 0;
    %load/vec4 v000001e2f30ba390_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001e2f30ba390_0, 0;
    %load/vec4 v000001e2f310d610_0;
    %parti/s 1, 19, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %load/vec4 v000001e2f310d610_0;
    %assign/vec4 v000001e2f30ba250_0, 0;
    %load/vec4 v000001e2f30ba430_0;
    %parti/s 9, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v000001e2f30b3a20_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v000001e2f30ba430_0;
    %parti/s 9, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001e2f30b3a20_0, 0;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e2f30a7bc0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2f310d9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2f310d2f0_0, 0, 1;
    %vpi_call 2 16 "$display", "Running testbench" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001e2f30a7bc0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v000001e2f310d9d0_0;
    %nor/r;
    %store/vec4 v000001e2f310d9d0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e2f30a7bc0;
T_4 ;
    %pushi/vec4 401, 0, 10;
    %store/vec4 v000001e2f310dd90_0, 0, 10;
    %pushi/vec4 33, 0, 10;
    %store/vec4 v000001e2f310d4d0_0, 0, 10;
    %end;
    .thread T_4;
    .scope S_000001e2f30a7bc0;
T_5 ;
    %vpi_call 2 33 "$monitor", "At time %t 'A'=%b and 'B'=%b and 'res'=%d  and 'out'=%b", $time, v000001e2f310dd90_0, v000001e2f310d4d0_0, v000001e2f310d2f0_0, v000001e2f310da70_0 {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 34 "$display", "Testbench is OK!" {0 0 0};
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001e2f30a7bc0;
T_6 ;
    %vpi_call 2 39 "$dumpfile", "qqq.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_top.v";
    "./divider.v";
