Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun 15 11:06:39 2023
| Host         : DESKTOP-AD02GFS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Generateur_Pattern_timing_summary_routed.rpt -pb Generateur_Pattern_timing_summary_routed.pb -rpx Generateur_Pattern_timing_summary_routed.rpx -warn_on_violation
| Design       : Generateur_Pattern
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (34)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (34)
-------------------------------
 There are 34 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.282        0.000                      0                   44        0.092        0.000                      0                   44        2.000        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk                      {0.000 4.000}        8.000           125.000         
  clk_25MHz_clock_VGA    {0.000 19.862}       39.724          25.174          
  clkfbout_clock_VGA     {0.000 28.000}       56.000          17.857          
sys_clk_pin              {0.000 4.000}        8.000           125.000         
  clk_25MHz_clock_VGA_1  {0.000 19.862}       39.724          25.174          
  clkfbout_clock_VGA_1   {0.000 28.000}       56.000          17.857          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_25MHz_clock_VGA         36.282        0.000                      0                   44        0.237        0.000                      0                   44       19.362        0.000                       0                    36  
  clkfbout_clock_VGA                                                                                                                                                      44.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                2.000        0.000                       0                     1  
  clk_25MHz_clock_VGA_1       36.284        0.000                      0                   44        0.237        0.000                      0                   44       19.362        0.000                       0                    36  
  clkfbout_clock_VGA_1                                                                                                                                                    44.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25MHz_clock_VGA_1  clk_25MHz_clock_VGA         36.282        0.000                      0                   44        0.092        0.000                      0                   44  
clk_25MHz_clock_VGA    clk_25MHz_clock_VGA_1       36.282        0.000                      0                   44        0.092        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clock_VGA
  To Clock:  clk_25MHz_clock_VGA

Setup :            0  Failing Endpoints,  Worst Slack       36.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.282ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.704ns (21.876%)  route 2.514ns (78.124%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.430 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.929     2.570    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.572    38.430    Pattern_Damier/CLK
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_9/C
                         clock pessimism              0.626    39.056    
                         clock uncertainty           -0.145    38.911    
    SLICE_X43Y33         FDCE (Setup_fdce_C_D)       -0.058    38.853    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -2.570    
  -------------------------------------------------------------------
                         slack                                 36.282    

Slack (MET) :             36.314ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.704ns (22.141%)  route 2.476ns (77.859%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.423 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.890     2.532    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    38.423    Pattern_Damier/CLK
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_6/C
                         clock pessimism              0.626    39.049    
                         clock uncertainty           -0.145    38.904    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)       -0.058    38.846    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                          -2.532    
  -------------------------------------------------------------------
                         slack                                 36.314    

Slack (MET) :             36.473ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.704ns (23.277%)  route 2.320ns (76.723%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.430 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.735     2.377    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.572    38.430    Pattern_Damier/CLK
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_8/C
                         clock pessimism              0.626    39.056    
                         clock uncertainty           -0.145    38.911    
    SLICE_X43Y33         FDCE (Setup_fdce_C_D)       -0.061    38.850    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         38.850    
                         arrival time                          -2.377    
  -------------------------------------------------------------------
                         slack                                 36.473    

Slack (MET) :             36.478ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.704ns (23.191%)  route 2.332ns (76.809%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.430 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.746     2.388    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X42Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.572    38.430    Pattern_Damier/CLK
    SLICE_X42Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_10/C
                         clock pessimism              0.626    39.056    
                         clock uncertainty           -0.145    38.911    
    SLICE_X42Y33         FDCE (Setup_fdce_C_D)       -0.045    38.866    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         38.866    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                 36.478    

Slack (MET) :             36.491ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.704ns (23.631%)  route 2.275ns (76.369%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.423 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.689     2.331    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    38.423    Pattern_Damier/CLK
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4/C
                         clock pessimism              0.626    39.049    
                         clock uncertainty           -0.145    38.904    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)       -0.081    38.823    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         38.823    
                         arrival time                          -2.331    
  -------------------------------------------------------------------
                         slack                                 36.491    

Slack (MET) :             36.500ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.704ns (23.542%)  route 2.286ns (76.458%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.423 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.701     2.343    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    38.423    Pattern_Damier/CLK
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5/C
                         clock pessimism              0.626    39.049    
                         clock uncertainty           -0.145    38.904    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)       -0.061    38.843    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         38.843    
                         arrival time                          -2.343    
  -------------------------------------------------------------------
                         slack                                 36.500    

Slack (MET) :             36.516ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.704ns (23.542%)  route 2.286ns (76.458%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.423 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.701     2.343    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X42Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    38.423    Pattern_Damier/CLK
    SLICE_X42Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2/C
                         clock pessimism              0.626    39.049    
                         clock uncertainty           -0.145    38.904    
    SLICE_X42Y27         FDCE (Setup_fdce_C_D)       -0.045    38.859    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.859    
                         arrival time                          -2.343    
  -------------------------------------------------------------------
                         slack                                 36.516    

Slack (MET) :             36.642ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.704ns (24.830%)  route 2.131ns (75.170%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.430 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.546     2.187    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.572    38.430    Pattern_Damier/CLK
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_7/C
                         clock pessimism              0.626    39.056    
                         clock uncertainty           -0.145    38.911    
    SLICE_X43Y33         FDCE (Setup_fdce_C_D)       -0.081    38.830    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         38.830    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                 36.642    

Slack (MET) :             36.692ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.704ns (24.830%)  route 2.131ns (75.170%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.430 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.546     2.187    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X42Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.572    38.430    Pattern_Damier/CLK
    SLICE_X42Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]/C
                         clock pessimism              0.626    39.056    
                         clock uncertainty           -0.145    38.911    
    SLICE_X42Y33         FDCE (Setup_fdce_C_D)       -0.031    38.880    Pattern_Damier/Rouge_Intensite_reg[3]
  -------------------------------------------------------------------
                         required time                         38.880    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                 36.692    

Slack (MET) :             36.695ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.704ns (25.234%)  route 2.086ns (74.766%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.423 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.500     2.142    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    38.423    Pattern_Damier/CLK
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3/C
                         clock pessimism              0.626    39.049    
                         clock uncertainty           -0.145    38.904    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)       -0.067    38.837    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                          -2.142    
  -------------------------------------------------------------------
                         slack                                 36.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Horizontal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.348%)  route 0.156ns (45.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.508    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.367 f  Synchro0/S_Position_Horizontal_reg[7]/Q
                         net (fo=13, routed)          0.156    -0.210    Synchro0/S_Position_Horizontal_reg[7]
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.165 r  Synchro0/S_Position_Horizontal[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    Synchro0/p_0_in__0[4]
    SLICE_X41Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.854    -0.743    Synchro0/CLK
    SLICE_X41Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[4]/C
                         clock pessimism              0.249    -0.494    
    SLICE_X41Y31         FDCE (Hold_fdce_C_D)         0.091    -0.403    Synchro0/S_Position_Horizontal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Horizontal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.349%)  route 0.169ns (47.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.588    -0.507    Synchro0/CLK
    SLICE_X40Y32         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.366 f  Synchro0/S_Position_Horizontal_reg[5]/Q
                         net (fo=7, routed)           0.169    -0.196    Synchro0/S_Position_Horizontal_reg[5]
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.151 r  Synchro0/S_Position_Horizontal[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Synchro0/p_0_in__0[0]
    SLICE_X40Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.854    -0.743    Synchro0/CLK
    SLICE_X40Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[0]/C
                         clock pessimism              0.249    -0.494    
    SLICE_X40Y31         FDCE (Hold_fdce_C_D)         0.091    -0.403    Synchro0/S_Position_Horizontal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Vertical_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.000%)  route 0.172ns (48.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.586    -0.509    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           0.172    -0.196    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X40Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.151 r  Synchro0/S_Position_Vertical[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.151    Synchro0/p_0_in__1[9]
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.853    -0.744    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[9]/C
                         clock pessimism              0.235    -0.509    
    SLICE_X40Y30         FDCE (Hold_fdce_C_D)         0.092    -0.417    Synchro0/S_Position_Vertical_reg[9]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Vertical_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Vertical_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.903%)  route 0.187ns (50.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.585    -0.510    Synchro0/CLK
    SLICE_X40Y29         FDCE                                         r  Synchro0/S_Position_Vertical_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  Synchro0/S_Position_Vertical_reg[0]/Q
                         net (fo=10, routed)          0.187    -0.182    Synchro0/S_Position_Vertical_reg_n_0_[0]
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.137 r  Synchro0/S_Position_Vertical[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    Synchro0/p_0_in__1[4]
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.853    -0.744    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[4]/C
                         clock pessimism              0.249    -0.495    
    SLICE_X40Y30         FDCE (Hold_fdce_C_D)         0.091    -0.404    Synchro0/S_Position_Vertical_reg[4]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/H_SYNCH_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.274%)  route 0.216ns (53.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.508    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.367 f  Synchro0/S_Position_Horizontal_reg[9]/Q
                         net (fo=13, routed)          0.216    -0.151    Synchro0/S_Position_Horizontal_reg[9]
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.106 r  Synchro0/H_SYNCH_i_1/O
                         net (fo=1, routed)           0.000    -0.106    Synchro0/p_0_in
    SLICE_X42Y32         FDCE                                         r  Synchro0/H_SYNCH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.855    -0.742    Synchro0/CLK
    SLICE_X42Y32         FDCE                                         r  Synchro0/H_SYNCH_reg/C
                         clock pessimism              0.249    -0.493    
    SLICE_X42Y32         FDCE (Hold_fdce_C_D)         0.120    -0.373    Synchro0/H_SYNCH_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Vertical_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Vertical_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.586    -0.509    Synchro0/CLK
    SLICE_X41Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Synchro0/S_Position_Vertical_reg[5]/Q
                         net (fo=7, routed)           0.180    -0.187    Synchro0/S_Position_Vertical_reg[5]
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.045    -0.142 r  Synchro0/S_Position_Vertical[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    Synchro0/p_0_in__1[5]
    SLICE_X41Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.853    -0.744    Synchro0/CLK
    SLICE_X41Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[5]/C
                         clock pessimism              0.235    -0.509    
    SLICE_X41Y30         FDCE (Hold_fdce_C_D)         0.091    -0.418    Synchro0/S_Position_Vertical_reg[5]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Horizontal_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.356%)  route 0.183ns (49.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.508    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Synchro0/S_Position_Horizontal_reg[7]/Q
                         net (fo=13, routed)          0.183    -0.183    Synchro0/S_Position_Horizontal_reg[7]
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.045    -0.138 r  Synchro0/S_Position_Horizontal[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    Synchro0/p_0_in__0[9]
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.854    -0.743    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[9]/C
                         clock pessimism              0.235    -0.508    
    SLICE_X43Y31         FDCE (Hold_fdce_C_D)         0.092    -0.416    Synchro0/S_Position_Horizontal_reg[9]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Vertical_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.327%)  route 0.184ns (49.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.586    -0.509    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           0.184    -0.184    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X40Y30         LUT6 (Prop_lut6_I3_O)        0.045    -0.139 r  Synchro0/S_Position_Vertical[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Synchro0/p_0_in__1[7]
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.853    -0.744    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
                         clock pessimism              0.235    -0.509    
    SLICE_X40Y30         FDCE (Hold_fdce_C_D)         0.092    -0.417    Synchro0/S_Position_Vertical_reg[7]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Vertical_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Vertical_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.864%)  route 0.187ns (50.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.586    -0.509    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.368 f  Synchro0/S_Position_Vertical_reg[9]/Q
                         net (fo=12, routed)          0.187    -0.181    Synchro0/S_Position_Vertical_reg[9]
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.045    -0.136 r  Synchro0/S_Position_Vertical[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    Synchro0/p_0_in__1[8]
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.853    -0.744    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[8]/C
                         clock pessimism              0.235    -0.509    
    SLICE_X40Y30         FDCE (Hold_fdce_C_D)         0.092    -0.417    Synchro0/S_Position_Vertical_reg[8]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Horizontal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.543%)  route 0.189ns (50.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.508    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Synchro0/S_Position_Horizontal_reg[6]/Q
                         net (fo=12, routed)          0.189    -0.177    Synchro0/S_Position_Horizontal_reg[6]
    SLICE_X43Y31         LUT5 (Prop_lut5_I4_O)        0.045    -0.132 r  Synchro0/S_Position_Horizontal[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    Synchro0/p_0_in__0[7]
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.854    -0.743    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[7]/C
                         clock pessimism              0.235    -0.508    
    SLICE_X43Y31         FDCE (Hold_fdce_C_D)         0.092    -0.416    Synchro0/S_Position_Horizontal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clock_VGA
Waveform(ns):       { 0.000 19.862 }
Period(ns):         39.724
Sources:            { clock_VGA0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.724      37.568     BUFGCTRL_X0Y16   clock_VGA0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.724      38.475     MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X42Y33     Pattern_Damier/Rouge_Intensite_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X42Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X42Y33     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_10/C
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X43Y33     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_11/C
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X42Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2/C
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3/C
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4/C
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.724      173.636    MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X42Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X42Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_6/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X42Y32     Synchro0/H_SYNCH_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X41Y32     Synchro0/S_Position_Horizontal_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X40Y32     Synchro0/S_Position_Horizontal_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X40Y30     Synchro0/S_Position_Vertical_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X42Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X42Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_6/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X42Y33     Pattern_Damier/Rouge_Intensite_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X42Y33     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_10/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X43Y33     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_11/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X43Y33     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_7/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_VGA
  To Clock:  clkfbout_clock_VGA

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_VGA
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { clock_VGA0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y17   clock_VGA0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clock_VGA_1
  To Clock:  clk_25MHz_clock_VGA_1

Setup :            0  Failing Endpoints,  Worst Slack       36.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.284ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.704ns (21.876%)  route 2.514ns (78.124%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.430 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.929     2.570    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.572    38.430    Pattern_Damier/CLK
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_9/C
                         clock pessimism              0.626    39.056    
                         clock uncertainty           -0.144    38.912    
    SLICE_X43Y33         FDCE (Setup_fdce_C_D)       -0.058    38.854    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -2.570    
  -------------------------------------------------------------------
                         slack                                 36.284    

Slack (MET) :             36.315ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.704ns (22.141%)  route 2.476ns (77.859%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.423 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.890     2.532    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    38.423    Pattern_Damier/CLK
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_6/C
                         clock pessimism              0.626    39.049    
                         clock uncertainty           -0.144    38.905    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)       -0.058    38.847    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         38.847    
                         arrival time                          -2.532    
  -------------------------------------------------------------------
                         slack                                 36.315    

Slack (MET) :             36.474ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.704ns (23.277%)  route 2.320ns (76.723%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.430 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.735     2.377    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.572    38.430    Pattern_Damier/CLK
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_8/C
                         clock pessimism              0.626    39.056    
                         clock uncertainty           -0.144    38.912    
    SLICE_X43Y33         FDCE (Setup_fdce_C_D)       -0.061    38.851    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         38.851    
                         arrival time                          -2.377    
  -------------------------------------------------------------------
                         slack                                 36.474    

Slack (MET) :             36.479ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.704ns (23.191%)  route 2.332ns (76.809%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.430 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.746     2.388    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X42Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.572    38.430    Pattern_Damier/CLK
    SLICE_X42Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_10/C
                         clock pessimism              0.626    39.056    
                         clock uncertainty           -0.144    38.912    
    SLICE_X42Y33         FDCE (Setup_fdce_C_D)       -0.045    38.867    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         38.867    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                 36.479    

Slack (MET) :             36.493ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.704ns (23.631%)  route 2.275ns (76.369%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.423 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.689     2.331    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    38.423    Pattern_Damier/CLK
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4/C
                         clock pessimism              0.626    39.049    
                         clock uncertainty           -0.144    38.905    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)       -0.081    38.824    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         38.824    
                         arrival time                          -2.331    
  -------------------------------------------------------------------
                         slack                                 36.493    

Slack (MET) :             36.502ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.704ns (23.542%)  route 2.286ns (76.458%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.423 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.701     2.343    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    38.423    Pattern_Damier/CLK
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5/C
                         clock pessimism              0.626    39.049    
                         clock uncertainty           -0.144    38.905    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)       -0.061    38.844    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -2.343    
  -------------------------------------------------------------------
                         slack                                 36.502    

Slack (MET) :             36.518ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.704ns (23.542%)  route 2.286ns (76.458%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.423 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.701     2.343    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X42Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    38.423    Pattern_Damier/CLK
    SLICE_X42Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2/C
                         clock pessimism              0.626    39.049    
                         clock uncertainty           -0.144    38.905    
    SLICE_X42Y27         FDCE (Setup_fdce_C_D)       -0.045    38.860    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.860    
                         arrival time                          -2.343    
  -------------------------------------------------------------------
                         slack                                 36.518    

Slack (MET) :             36.644ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.704ns (24.830%)  route 2.131ns (75.170%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.430 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.546     2.187    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.572    38.430    Pattern_Damier/CLK
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_7/C
                         clock pessimism              0.626    39.056    
                         clock uncertainty           -0.144    38.912    
    SLICE_X43Y33         FDCE (Setup_fdce_C_D)       -0.081    38.831    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         38.831    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                 36.644    

Slack (MET) :             36.694ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.704ns (24.830%)  route 2.131ns (75.170%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.430 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.546     2.187    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X42Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.572    38.430    Pattern_Damier/CLK
    SLICE_X42Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]/C
                         clock pessimism              0.626    39.056    
                         clock uncertainty           -0.144    38.912    
    SLICE_X42Y33         FDCE (Setup_fdce_C_D)       -0.031    38.881    Pattern_Damier/Rouge_Intensite_reg[3]
  -------------------------------------------------------------------
                         required time                         38.881    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                 36.694    

Slack (MET) :             36.696ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.704ns (25.234%)  route 2.086ns (74.766%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.423 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.500     2.142    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    38.423    Pattern_Damier/CLK
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3/C
                         clock pessimism              0.626    39.049    
                         clock uncertainty           -0.144    38.905    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)       -0.067    38.838    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.838    
                         arrival time                          -2.142    
  -------------------------------------------------------------------
                         slack                                 36.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Horizontal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.348%)  route 0.156ns (45.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.508    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.367 f  Synchro0/S_Position_Horizontal_reg[7]/Q
                         net (fo=13, routed)          0.156    -0.210    Synchro0/S_Position_Horizontal_reg[7]
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.165 r  Synchro0/S_Position_Horizontal[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    Synchro0/p_0_in__0[4]
    SLICE_X41Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.854    -0.743    Synchro0/CLK
    SLICE_X41Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[4]/C
                         clock pessimism              0.249    -0.494    
    SLICE_X41Y31         FDCE (Hold_fdce_C_D)         0.091    -0.403    Synchro0/S_Position_Horizontal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Horizontal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.349%)  route 0.169ns (47.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.588    -0.507    Synchro0/CLK
    SLICE_X40Y32         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.366 f  Synchro0/S_Position_Horizontal_reg[5]/Q
                         net (fo=7, routed)           0.169    -0.196    Synchro0/S_Position_Horizontal_reg[5]
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.151 r  Synchro0/S_Position_Horizontal[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Synchro0/p_0_in__0[0]
    SLICE_X40Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.854    -0.743    Synchro0/CLK
    SLICE_X40Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[0]/C
                         clock pessimism              0.249    -0.494    
    SLICE_X40Y31         FDCE (Hold_fdce_C_D)         0.091    -0.403    Synchro0/S_Position_Horizontal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Vertical_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.000%)  route 0.172ns (48.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.586    -0.509    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           0.172    -0.196    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X40Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.151 r  Synchro0/S_Position_Vertical[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.151    Synchro0/p_0_in__1[9]
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.853    -0.744    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[9]/C
                         clock pessimism              0.235    -0.509    
    SLICE_X40Y30         FDCE (Hold_fdce_C_D)         0.092    -0.417    Synchro0/S_Position_Vertical_reg[9]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Vertical_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Vertical_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.903%)  route 0.187ns (50.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.585    -0.510    Synchro0/CLK
    SLICE_X40Y29         FDCE                                         r  Synchro0/S_Position_Vertical_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  Synchro0/S_Position_Vertical_reg[0]/Q
                         net (fo=10, routed)          0.187    -0.182    Synchro0/S_Position_Vertical_reg_n_0_[0]
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.137 r  Synchro0/S_Position_Vertical[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    Synchro0/p_0_in__1[4]
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.853    -0.744    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[4]/C
                         clock pessimism              0.249    -0.495    
    SLICE_X40Y30         FDCE (Hold_fdce_C_D)         0.091    -0.404    Synchro0/S_Position_Vertical_reg[4]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/H_SYNCH_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.274%)  route 0.216ns (53.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.508    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.367 f  Synchro0/S_Position_Horizontal_reg[9]/Q
                         net (fo=13, routed)          0.216    -0.151    Synchro0/S_Position_Horizontal_reg[9]
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.106 r  Synchro0/H_SYNCH_i_1/O
                         net (fo=1, routed)           0.000    -0.106    Synchro0/p_0_in
    SLICE_X42Y32         FDCE                                         r  Synchro0/H_SYNCH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.855    -0.742    Synchro0/CLK
    SLICE_X42Y32         FDCE                                         r  Synchro0/H_SYNCH_reg/C
                         clock pessimism              0.249    -0.493    
    SLICE_X42Y32         FDCE (Hold_fdce_C_D)         0.120    -0.373    Synchro0/H_SYNCH_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Vertical_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Vertical_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.586    -0.509    Synchro0/CLK
    SLICE_X41Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Synchro0/S_Position_Vertical_reg[5]/Q
                         net (fo=7, routed)           0.180    -0.187    Synchro0/S_Position_Vertical_reg[5]
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.045    -0.142 r  Synchro0/S_Position_Vertical[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    Synchro0/p_0_in__1[5]
    SLICE_X41Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.853    -0.744    Synchro0/CLK
    SLICE_X41Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[5]/C
                         clock pessimism              0.235    -0.509    
    SLICE_X41Y30         FDCE (Hold_fdce_C_D)         0.091    -0.418    Synchro0/S_Position_Vertical_reg[5]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Horizontal_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.356%)  route 0.183ns (49.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.508    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Synchro0/S_Position_Horizontal_reg[7]/Q
                         net (fo=13, routed)          0.183    -0.183    Synchro0/S_Position_Horizontal_reg[7]
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.045    -0.138 r  Synchro0/S_Position_Horizontal[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    Synchro0/p_0_in__0[9]
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.854    -0.743    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[9]/C
                         clock pessimism              0.235    -0.508    
    SLICE_X43Y31         FDCE (Hold_fdce_C_D)         0.092    -0.416    Synchro0/S_Position_Horizontal_reg[9]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Vertical_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.327%)  route 0.184ns (49.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.586    -0.509    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           0.184    -0.184    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X40Y30         LUT6 (Prop_lut6_I3_O)        0.045    -0.139 r  Synchro0/S_Position_Vertical[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Synchro0/p_0_in__1[7]
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.853    -0.744    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
                         clock pessimism              0.235    -0.509    
    SLICE_X40Y30         FDCE (Hold_fdce_C_D)         0.092    -0.417    Synchro0/S_Position_Vertical_reg[7]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Vertical_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Vertical_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.864%)  route 0.187ns (50.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.586    -0.509    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.368 f  Synchro0/S_Position_Vertical_reg[9]/Q
                         net (fo=12, routed)          0.187    -0.181    Synchro0/S_Position_Vertical_reg[9]
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.045    -0.136 r  Synchro0/S_Position_Vertical[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    Synchro0/p_0_in__1[8]
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.853    -0.744    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[8]/C
                         clock pessimism              0.235    -0.509    
    SLICE_X40Y30         FDCE (Hold_fdce_C_D)         0.092    -0.417    Synchro0/S_Position_Vertical_reg[8]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Horizontal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.543%)  route 0.189ns (50.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.508    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Synchro0/S_Position_Horizontal_reg[6]/Q
                         net (fo=12, routed)          0.189    -0.177    Synchro0/S_Position_Horizontal_reg[6]
    SLICE_X43Y31         LUT5 (Prop_lut5_I4_O)        0.045    -0.132 r  Synchro0/S_Position_Horizontal[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    Synchro0/p_0_in__0[7]
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.854    -0.743    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[7]/C
                         clock pessimism              0.235    -0.508    
    SLICE_X43Y31         FDCE (Hold_fdce_C_D)         0.092    -0.416    Synchro0/S_Position_Horizontal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clock_VGA_1
Waveform(ns):       { 0.000 19.862 }
Period(ns):         39.724
Sources:            { clock_VGA0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.724      37.568     BUFGCTRL_X0Y16   clock_VGA0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.724      38.475     MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X42Y33     Pattern_Damier/Rouge_Intensite_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X42Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X42Y33     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_10/C
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X43Y33     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_11/C
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X42Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2/C
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3/C
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4/C
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.724      173.636    MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X42Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X42Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_6/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X42Y32     Synchro0/H_SYNCH_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X41Y32     Synchro0/S_Position_Horizontal_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X40Y32     Synchro0/S_Position_Horizontal_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X40Y30     Synchro0/S_Position_Vertical_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X42Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X42Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X43Y27     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_6/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X42Y33     Pattern_Damier/Rouge_Intensite_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X42Y33     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_10/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X43Y33     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_11/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X43Y33     Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_7/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_VGA_1
  To Clock:  clkfbout_clock_VGA_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_VGA_1
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { clock_VGA0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y17   clock_VGA0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clock_VGA_1
  To Clock:  clk_25MHz_clock_VGA

Setup :            0  Failing Endpoints,  Worst Slack       36.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.282ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.704ns (21.876%)  route 2.514ns (78.124%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.430 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.929     2.570    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.572    38.430    Pattern_Damier/CLK
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_9/C
                         clock pessimism              0.626    39.056    
                         clock uncertainty           -0.145    38.911    
    SLICE_X43Y33         FDCE (Setup_fdce_C_D)       -0.058    38.853    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -2.570    
  -------------------------------------------------------------------
                         slack                                 36.282    

Slack (MET) :             36.314ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.704ns (22.141%)  route 2.476ns (77.859%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.423 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.890     2.532    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    38.423    Pattern_Damier/CLK
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_6/C
                         clock pessimism              0.626    39.049    
                         clock uncertainty           -0.145    38.904    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)       -0.058    38.846    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                          -2.532    
  -------------------------------------------------------------------
                         slack                                 36.314    

Slack (MET) :             36.473ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.704ns (23.277%)  route 2.320ns (76.723%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.430 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.735     2.377    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.572    38.430    Pattern_Damier/CLK
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_8/C
                         clock pessimism              0.626    39.056    
                         clock uncertainty           -0.145    38.911    
    SLICE_X43Y33         FDCE (Setup_fdce_C_D)       -0.061    38.850    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         38.850    
                         arrival time                          -2.377    
  -------------------------------------------------------------------
                         slack                                 36.473    

Slack (MET) :             36.478ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.704ns (23.191%)  route 2.332ns (76.809%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.430 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.746     2.388    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X42Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.572    38.430    Pattern_Damier/CLK
    SLICE_X42Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_10/C
                         clock pessimism              0.626    39.056    
                         clock uncertainty           -0.145    38.911    
    SLICE_X42Y33         FDCE (Setup_fdce_C_D)       -0.045    38.866    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         38.866    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                 36.478    

Slack (MET) :             36.491ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.704ns (23.631%)  route 2.275ns (76.369%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.423 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.689     2.331    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    38.423    Pattern_Damier/CLK
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4/C
                         clock pessimism              0.626    39.049    
                         clock uncertainty           -0.145    38.904    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)       -0.081    38.823    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         38.823    
                         arrival time                          -2.331    
  -------------------------------------------------------------------
                         slack                                 36.491    

Slack (MET) :             36.500ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.704ns (23.542%)  route 2.286ns (76.458%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.423 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.701     2.343    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    38.423    Pattern_Damier/CLK
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5/C
                         clock pessimism              0.626    39.049    
                         clock uncertainty           -0.145    38.904    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)       -0.061    38.843    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         38.843    
                         arrival time                          -2.343    
  -------------------------------------------------------------------
                         slack                                 36.500    

Slack (MET) :             36.516ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.704ns (23.542%)  route 2.286ns (76.458%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.423 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.701     2.343    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X42Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    38.423    Pattern_Damier/CLK
    SLICE_X42Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2/C
                         clock pessimism              0.626    39.049    
                         clock uncertainty           -0.145    38.904    
    SLICE_X42Y27         FDCE (Setup_fdce_C_D)       -0.045    38.859    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.859    
                         arrival time                          -2.343    
  -------------------------------------------------------------------
                         slack                                 36.516    

Slack (MET) :             36.642ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.704ns (24.830%)  route 2.131ns (75.170%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.430 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.546     2.187    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.572    38.430    Pattern_Damier/CLK
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_7/C
                         clock pessimism              0.626    39.056    
                         clock uncertainty           -0.145    38.911    
    SLICE_X43Y33         FDCE (Setup_fdce_C_D)       -0.081    38.830    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         38.830    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                 36.642    

Slack (MET) :             36.692ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.704ns (24.830%)  route 2.131ns (75.170%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.430 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.546     2.187    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X42Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.572    38.430    Pattern_Damier/CLK
    SLICE_X42Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]/C
                         clock pessimism              0.626    39.056    
                         clock uncertainty           -0.145    38.911    
    SLICE_X42Y33         FDCE (Setup_fdce_C_D)       -0.031    38.880    Pattern_Damier/Rouge_Intensite_reg[3]
  -------------------------------------------------------------------
                         required time                         38.880    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                 36.692    

Slack (MET) :             36.695ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.704ns (25.234%)  route 2.086ns (74.766%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.423 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.500     2.142    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    38.423    Pattern_Damier/CLK
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3/C
                         clock pessimism              0.626    39.049    
                         clock uncertainty           -0.145    38.904    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)       -0.067    38.837    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                          -2.142    
  -------------------------------------------------------------------
                         slack                                 36.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Horizontal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.348%)  route 0.156ns (45.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.508    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.367 f  Synchro0/S_Position_Horizontal_reg[7]/Q
                         net (fo=13, routed)          0.156    -0.210    Synchro0/S_Position_Horizontal_reg[7]
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.165 r  Synchro0/S_Position_Horizontal[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    Synchro0/p_0_in__0[4]
    SLICE_X41Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.854    -0.743    Synchro0/CLK
    SLICE_X41Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[4]/C
                         clock pessimism              0.249    -0.494    
                         clock uncertainty            0.145    -0.349    
    SLICE_X41Y31         FDCE (Hold_fdce_C_D)         0.091    -0.258    Synchro0/S_Position_Horizontal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Horizontal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.349%)  route 0.169ns (47.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.588    -0.507    Synchro0/CLK
    SLICE_X40Y32         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.366 f  Synchro0/S_Position_Horizontal_reg[5]/Q
                         net (fo=7, routed)           0.169    -0.196    Synchro0/S_Position_Horizontal_reg[5]
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.151 r  Synchro0/S_Position_Horizontal[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Synchro0/p_0_in__0[0]
    SLICE_X40Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.854    -0.743    Synchro0/CLK
    SLICE_X40Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[0]/C
                         clock pessimism              0.249    -0.494    
                         clock uncertainty            0.145    -0.349    
    SLICE_X40Y31         FDCE (Hold_fdce_C_D)         0.091    -0.258    Synchro0/S_Position_Horizontal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Vertical_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.000%)  route 0.172ns (48.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.586    -0.509    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           0.172    -0.196    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X40Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.151 r  Synchro0/S_Position_Vertical[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.151    Synchro0/p_0_in__1[9]
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.853    -0.744    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[9]/C
                         clock pessimism              0.235    -0.509    
                         clock uncertainty            0.145    -0.364    
    SLICE_X40Y30         FDCE (Hold_fdce_C_D)         0.092    -0.272    Synchro0/S_Position_Vertical_reg[9]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Vertical_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Vertical_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.903%)  route 0.187ns (50.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.585    -0.510    Synchro0/CLK
    SLICE_X40Y29         FDCE                                         r  Synchro0/S_Position_Vertical_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  Synchro0/S_Position_Vertical_reg[0]/Q
                         net (fo=10, routed)          0.187    -0.182    Synchro0/S_Position_Vertical_reg_n_0_[0]
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.137 r  Synchro0/S_Position_Vertical[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    Synchro0/p_0_in__1[4]
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.853    -0.744    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[4]/C
                         clock pessimism              0.249    -0.495    
                         clock uncertainty            0.145    -0.350    
    SLICE_X40Y30         FDCE (Hold_fdce_C_D)         0.091    -0.259    Synchro0/S_Position_Vertical_reg[4]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/H_SYNCH_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.274%)  route 0.216ns (53.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.508    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.367 f  Synchro0/S_Position_Horizontal_reg[9]/Q
                         net (fo=13, routed)          0.216    -0.151    Synchro0/S_Position_Horizontal_reg[9]
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.106 r  Synchro0/H_SYNCH_i_1/O
                         net (fo=1, routed)           0.000    -0.106    Synchro0/p_0_in
    SLICE_X42Y32         FDCE                                         r  Synchro0/H_SYNCH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.855    -0.742    Synchro0/CLK
    SLICE_X42Y32         FDCE                                         r  Synchro0/H_SYNCH_reg/C
                         clock pessimism              0.249    -0.493    
                         clock uncertainty            0.145    -0.348    
    SLICE_X42Y32         FDCE (Hold_fdce_C_D)         0.120    -0.228    Synchro0/H_SYNCH_reg
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Vertical_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Vertical_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.586    -0.509    Synchro0/CLK
    SLICE_X41Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Synchro0/S_Position_Vertical_reg[5]/Q
                         net (fo=7, routed)           0.180    -0.187    Synchro0/S_Position_Vertical_reg[5]
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.045    -0.142 r  Synchro0/S_Position_Vertical[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    Synchro0/p_0_in__1[5]
    SLICE_X41Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.853    -0.744    Synchro0/CLK
    SLICE_X41Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[5]/C
                         clock pessimism              0.235    -0.509    
                         clock uncertainty            0.145    -0.364    
    SLICE_X41Y30         FDCE (Hold_fdce_C_D)         0.091    -0.273    Synchro0/S_Position_Vertical_reg[5]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Horizontal_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.356%)  route 0.183ns (49.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.508    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Synchro0/S_Position_Horizontal_reg[7]/Q
                         net (fo=13, routed)          0.183    -0.183    Synchro0/S_Position_Horizontal_reg[7]
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.045    -0.138 r  Synchro0/S_Position_Horizontal[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    Synchro0/p_0_in__0[9]
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.854    -0.743    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[9]/C
                         clock pessimism              0.235    -0.508    
                         clock uncertainty            0.145    -0.363    
    SLICE_X43Y31         FDCE (Hold_fdce_C_D)         0.092    -0.271    Synchro0/S_Position_Horizontal_reg[9]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Vertical_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.327%)  route 0.184ns (49.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.586    -0.509    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           0.184    -0.184    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X40Y30         LUT6 (Prop_lut6_I3_O)        0.045    -0.139 r  Synchro0/S_Position_Vertical[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Synchro0/p_0_in__1[7]
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.853    -0.744    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
                         clock pessimism              0.235    -0.509    
                         clock uncertainty            0.145    -0.364    
    SLICE_X40Y30         FDCE (Hold_fdce_C_D)         0.092    -0.272    Synchro0/S_Position_Vertical_reg[7]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Vertical_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Vertical_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.864%)  route 0.187ns (50.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.586    -0.509    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.368 f  Synchro0/S_Position_Vertical_reg[9]/Q
                         net (fo=12, routed)          0.187    -0.181    Synchro0/S_Position_Vertical_reg[9]
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.045    -0.136 r  Synchro0/S_Position_Vertical[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    Synchro0/p_0_in__1[8]
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.853    -0.744    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[8]/C
                         clock pessimism              0.235    -0.509    
                         clock uncertainty            0.145    -0.364    
    SLICE_X40Y30         FDCE (Hold_fdce_C_D)         0.092    -0.272    Synchro0/S_Position_Vertical_reg[8]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Horizontal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.543%)  route 0.189ns (50.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.508    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Synchro0/S_Position_Horizontal_reg[6]/Q
                         net (fo=12, routed)          0.189    -0.177    Synchro0/S_Position_Horizontal_reg[6]
    SLICE_X43Y31         LUT5 (Prop_lut5_I4_O)        0.045    -0.132 r  Synchro0/S_Position_Horizontal[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    Synchro0/p_0_in__0[7]
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.854    -0.743    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[7]/C
                         clock pessimism              0.235    -0.508    
                         clock uncertainty            0.145    -0.363    
    SLICE_X43Y31         FDCE (Hold_fdce_C_D)         0.092    -0.271    Synchro0/S_Position_Horizontal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clock_VGA
  To Clock:  clk_25MHz_clock_VGA_1

Setup :            0  Failing Endpoints,  Worst Slack       36.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.282ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.704ns (21.876%)  route 2.514ns (78.124%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.430 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.929     2.570    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.572    38.430    Pattern_Damier/CLK
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_9/C
                         clock pessimism              0.626    39.056    
                         clock uncertainty           -0.145    38.911    
    SLICE_X43Y33         FDCE (Setup_fdce_C_D)       -0.058    38.853    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -2.570    
  -------------------------------------------------------------------
                         slack                                 36.282    

Slack (MET) :             36.314ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.704ns (22.141%)  route 2.476ns (77.859%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.423 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.890     2.532    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    38.423    Pattern_Damier/CLK
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_6/C
                         clock pessimism              0.626    39.049    
                         clock uncertainty           -0.145    38.904    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)       -0.058    38.846    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                          -2.532    
  -------------------------------------------------------------------
                         slack                                 36.314    

Slack (MET) :             36.473ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.704ns (23.277%)  route 2.320ns (76.723%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.430 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.735     2.377    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.572    38.430    Pattern_Damier/CLK
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_8/C
                         clock pessimism              0.626    39.056    
                         clock uncertainty           -0.145    38.911    
    SLICE_X43Y33         FDCE (Setup_fdce_C_D)       -0.061    38.850    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         38.850    
                         arrival time                          -2.377    
  -------------------------------------------------------------------
                         slack                                 36.473    

Slack (MET) :             36.478ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.704ns (23.191%)  route 2.332ns (76.809%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.430 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.746     2.388    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X42Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.572    38.430    Pattern_Damier/CLK
    SLICE_X42Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_10/C
                         clock pessimism              0.626    39.056    
                         clock uncertainty           -0.145    38.911    
    SLICE_X42Y33         FDCE (Setup_fdce_C_D)       -0.045    38.866    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         38.866    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                 36.478    

Slack (MET) :             36.491ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.704ns (23.631%)  route 2.275ns (76.369%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.423 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.689     2.331    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    38.423    Pattern_Damier/CLK
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4/C
                         clock pessimism              0.626    39.049    
                         clock uncertainty           -0.145    38.904    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)       -0.081    38.823    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         38.823    
                         arrival time                          -2.331    
  -------------------------------------------------------------------
                         slack                                 36.491    

Slack (MET) :             36.500ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.704ns (23.542%)  route 2.286ns (76.458%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.423 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.701     2.343    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    38.423    Pattern_Damier/CLK
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5/C
                         clock pessimism              0.626    39.049    
                         clock uncertainty           -0.145    38.904    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)       -0.061    38.843    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         38.843    
                         arrival time                          -2.343    
  -------------------------------------------------------------------
                         slack                                 36.500    

Slack (MET) :             36.516ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.704ns (23.542%)  route 2.286ns (76.458%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.423 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.701     2.343    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X42Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    38.423    Pattern_Damier/CLK
    SLICE_X42Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2/C
                         clock pessimism              0.626    39.049    
                         clock uncertainty           -0.145    38.904    
    SLICE_X42Y27         FDCE (Setup_fdce_C_D)       -0.045    38.859    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.859    
                         arrival time                          -2.343    
  -------------------------------------------------------------------
                         slack                                 36.516    

Slack (MET) :             36.642ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.704ns (24.830%)  route 2.131ns (75.170%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.430 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.546     2.187    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.572    38.430    Pattern_Damier/CLK
    SLICE_X43Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_7/C
                         clock pessimism              0.626    39.056    
                         clock uncertainty           -0.145    38.911    
    SLICE_X43Y33         FDCE (Setup_fdce_C_D)       -0.081    38.830    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         38.830    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                 36.642    

Slack (MET) :             36.692ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.704ns (24.830%)  route 2.131ns (75.170%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 38.430 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.546     2.187    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X42Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.572    38.430    Pattern_Damier/CLK
    SLICE_X42Y33         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]/C
                         clock pessimism              0.626    39.056    
                         clock uncertainty           -0.145    38.911    
    SLICE_X42Y33         FDCE (Setup_fdce_C_D)       -0.031    38.880    Pattern_Damier/Rouge_Intensite_reg[3]
  -------------------------------------------------------------------
                         required time                         38.880    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                 36.692    

Slack (MET) :             36.695ns  (required time - arrival time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.704ns (25.234%)  route 2.086ns (74.766%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.423 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.745    -0.648    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.192 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           1.134     0.942    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.066 r  Synchro0/Rouge_Intensite[3]_i_3/O
                         net (fo=1, routed)           0.452     1.518    Synchro0/Rouge_Intensite[3]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     1.642 r  Synchro0/Rouge_Intensite[3]_i_1/O
                         net (fo=12, routed)          0.500     2.142    Pattern_Damier/Rouge_Intensite_reg[3]_0
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565    38.423    Pattern_Damier/CLK
    SLICE_X43Y27         FDCE                                         r  Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3/C
                         clock pessimism              0.626    39.049    
                         clock uncertainty           -0.145    38.904    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)       -0.067    38.837    Pattern_Damier/Rouge_Intensite_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                          -2.142    
  -------------------------------------------------------------------
                         slack                                 36.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Horizontal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.348%)  route 0.156ns (45.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.508    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.367 f  Synchro0/S_Position_Horizontal_reg[7]/Q
                         net (fo=13, routed)          0.156    -0.210    Synchro0/S_Position_Horizontal_reg[7]
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.165 r  Synchro0/S_Position_Horizontal[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    Synchro0/p_0_in__0[4]
    SLICE_X41Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.854    -0.743    Synchro0/CLK
    SLICE_X41Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[4]/C
                         clock pessimism              0.249    -0.494    
                         clock uncertainty            0.145    -0.349    
    SLICE_X41Y31         FDCE (Hold_fdce_C_D)         0.091    -0.258    Synchro0/S_Position_Horizontal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Horizontal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.349%)  route 0.169ns (47.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.588    -0.507    Synchro0/CLK
    SLICE_X40Y32         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.366 f  Synchro0/S_Position_Horizontal_reg[5]/Q
                         net (fo=7, routed)           0.169    -0.196    Synchro0/S_Position_Horizontal_reg[5]
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.151 r  Synchro0/S_Position_Horizontal[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Synchro0/p_0_in__0[0]
    SLICE_X40Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.854    -0.743    Synchro0/CLK
    SLICE_X40Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[0]/C
                         clock pessimism              0.249    -0.494    
                         clock uncertainty            0.145    -0.349    
    SLICE_X40Y31         FDCE (Hold_fdce_C_D)         0.091    -0.258    Synchro0/S_Position_Horizontal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Vertical_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.000%)  route 0.172ns (48.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.586    -0.509    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           0.172    -0.196    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X40Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.151 r  Synchro0/S_Position_Vertical[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.151    Synchro0/p_0_in__1[9]
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.853    -0.744    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[9]/C
                         clock pessimism              0.235    -0.509    
                         clock uncertainty            0.145    -0.364    
    SLICE_X40Y30         FDCE (Hold_fdce_C_D)         0.092    -0.272    Synchro0/S_Position_Vertical_reg[9]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Vertical_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Vertical_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.903%)  route 0.187ns (50.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.585    -0.510    Synchro0/CLK
    SLICE_X40Y29         FDCE                                         r  Synchro0/S_Position_Vertical_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  Synchro0/S_Position_Vertical_reg[0]/Q
                         net (fo=10, routed)          0.187    -0.182    Synchro0/S_Position_Vertical_reg_n_0_[0]
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.137 r  Synchro0/S_Position_Vertical[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    Synchro0/p_0_in__1[4]
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.853    -0.744    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[4]/C
                         clock pessimism              0.249    -0.495    
                         clock uncertainty            0.145    -0.350    
    SLICE_X40Y30         FDCE (Hold_fdce_C_D)         0.091    -0.259    Synchro0/S_Position_Vertical_reg[4]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/H_SYNCH_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.274%)  route 0.216ns (53.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.508    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.367 f  Synchro0/S_Position_Horizontal_reg[9]/Q
                         net (fo=13, routed)          0.216    -0.151    Synchro0/S_Position_Horizontal_reg[9]
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.106 r  Synchro0/H_SYNCH_i_1/O
                         net (fo=1, routed)           0.000    -0.106    Synchro0/p_0_in
    SLICE_X42Y32         FDCE                                         r  Synchro0/H_SYNCH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.855    -0.742    Synchro0/CLK
    SLICE_X42Y32         FDCE                                         r  Synchro0/H_SYNCH_reg/C
                         clock pessimism              0.249    -0.493    
                         clock uncertainty            0.145    -0.348    
    SLICE_X42Y32         FDCE (Hold_fdce_C_D)         0.120    -0.228    Synchro0/H_SYNCH_reg
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Vertical_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Vertical_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.586    -0.509    Synchro0/CLK
    SLICE_X41Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Synchro0/S_Position_Vertical_reg[5]/Q
                         net (fo=7, routed)           0.180    -0.187    Synchro0/S_Position_Vertical_reg[5]
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.045    -0.142 r  Synchro0/S_Position_Vertical[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    Synchro0/p_0_in__1[5]
    SLICE_X41Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.853    -0.744    Synchro0/CLK
    SLICE_X41Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[5]/C
                         clock pessimism              0.235    -0.509    
                         clock uncertainty            0.145    -0.364    
    SLICE_X41Y30         FDCE (Hold_fdce_C_D)         0.091    -0.273    Synchro0/S_Position_Vertical_reg[5]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Horizontal_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.356%)  route 0.183ns (49.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.508    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Synchro0/S_Position_Horizontal_reg[7]/Q
                         net (fo=13, routed)          0.183    -0.183    Synchro0/S_Position_Horizontal_reg[7]
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.045    -0.138 r  Synchro0/S_Position_Horizontal[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    Synchro0/p_0_in__0[9]
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.854    -0.743    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[9]/C
                         clock pessimism              0.235    -0.508    
                         clock uncertainty            0.145    -0.363    
    SLICE_X43Y31         FDCE (Hold_fdce_C_D)         0.092    -0.271    Synchro0/S_Position_Horizontal_reg[9]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Vertical_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Vertical_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.327%)  route 0.184ns (49.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.586    -0.509    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Synchro0/S_Position_Vertical_reg[7]/Q
                         net (fo=7, routed)           0.184    -0.184    Synchro0/S_Position_Vertical_reg[7]
    SLICE_X40Y30         LUT6 (Prop_lut6_I3_O)        0.045    -0.139 r  Synchro0/S_Position_Vertical[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Synchro0/p_0_in__1[7]
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.853    -0.744    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[7]/C
                         clock pessimism              0.235    -0.509    
                         clock uncertainty            0.145    -0.364    
    SLICE_X40Y30         FDCE (Hold_fdce_C_D)         0.092    -0.272    Synchro0/S_Position_Vertical_reg[7]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Vertical_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Vertical_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.864%)  route 0.187ns (50.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.586    -0.509    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.368 f  Synchro0/S_Position_Vertical_reg[9]/Q
                         net (fo=12, routed)          0.187    -0.181    Synchro0/S_Position_Vertical_reg[9]
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.045    -0.136 r  Synchro0/S_Position_Vertical[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    Synchro0/p_0_in__1[8]
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.853    -0.744    Synchro0/CLK
    SLICE_X40Y30         FDCE                                         r  Synchro0/S_Position_Vertical_reg[8]/C
                         clock pessimism              0.235    -0.509    
                         clock uncertainty            0.145    -0.364    
    SLICE_X40Y30         FDCE (Hold_fdce_C_D)         0.092    -0.272    Synchro0/S_Position_Vertical_reg[8]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Horizontal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.543%)  route 0.189ns (50.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.508    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Synchro0/S_Position_Horizontal_reg[6]/Q
                         net (fo=12, routed)          0.189    -0.177    Synchro0/S_Position_Horizontal_reg[6]
    SLICE_X43Y31         LUT5 (Prop_lut5_I4_O)        0.045    -0.132 r  Synchro0/S_Position_Horizontal[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    Synchro0/p_0_in__0[7]
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.854    -0.743    Synchro0/CLK
    SLICE_X43Y31         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[7]/C
                         clock pessimism              0.235    -0.508    
                         clock uncertainty            0.145    -0.363    
    SLICE_X43Y31         FDCE (Hold_fdce_C_D)         0.092    -0.271    Synchro0/S_Position_Horizontal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.138    





