<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.8.3" />
<title>simulator.register_file_utility API documentation</title>
<meta name="description" content="" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/highlight.min.js" integrity="sha256-eOgo0OtLL4cdq7RdwRUiGKLX9XsIJ7nGhWEKbohmVAQ=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>simulator.register_file_utility</code></h1>
</header>
<section id="section-intro">
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">import simpy
from copy import deepcopy

from simulator.register_file import RegReadReq, RegWriteReq, \
    RegReadResp, RegWriteAck


class OperandReadReq:
    def __init__(self, operand_id, 
                 base_reg_addr, total_reg_size):
        self.operand_id = operand_id
        self.base_reg_addr = base_reg_addr
        self.total_reg_size = total_reg_size


class OperandReadResp:
    def __init__(self, operand_id, 
                 base_reg_addr, total_reg_size, data):
        self.operand_id = operand_id
        self.base_reg_addr = base_reg_addr
        self.total_reg_size = total_reg_size
        self.data = data


class OperandWriteReq:
    def __init__(self, base_reg_addr, total_reg_size,
                 simt_mask, data):
        self.base_reg_addr = base_reg_addr
        self.total_reg_size = total_reg_size
        self.simt_mask = simt_mask
        self.data = data


class OperandWriteResp:
    def __init__(self, base_reg_addr, total_reg_size):
        self.base_reg_addr = base_reg_addr
        self.total_reg_size = total_reg_size


class RegFileOperandIOInterface:
    &#34;&#34;&#34;Operand reading / writing interface for register file
    &#34;&#34;&#34;
    
    def __init__(self, env, log, config, clock_unit, reg_file, interface_type):
        self.env = env
        self.log = log
        self.config = config
        self.clock_unit = clock_unit
        self.reg_file = reg_file
        self.interface_type = interface_type
        self.simt_len = self.config[&#34;num_threads_per_warp&#34;]
        self.alignment = self.reg_file.alignment
        self.all_1s = int(&#34;1&#34; * self.simt_len, 2)
        
        # the following read queues also contains queues for 
        # read-modify-write&#39;s read request
        self.read_req_queue = {}
        self.read_resp_queue = {}
        #  write queues
        self.write_req_queue = {}
        if interface_type == &#34;far-bank&#34;:
            for i in range(self.config[&#34;num_subcore_reg_file_read_port&#34;]):
                self.read_req_queue[i] = simpy.Store(env, capacity=1)
                self.read_resp_queue[i] = simpy.Store(env, capacity=1)
            for i in range(self.config[&#34;num_subcore_reg_file_read_port&#34;]):
                self.env.process(self._handle_operand_read_req(i))
            # for read-modify-write read ports only
            self.rmw_base_read_port_id = \
                self.config[&#34;base_regfile_read_port_id_fb_rmw&#34;]
            for i in range(self.config[&#34;num_subcore_reg_file_write_port&#34;]):
                self.write_req_queue[i] = simpy.Store(env, capacity=1)
            # TODO: model write response queue more accurate
            self.write_resp_queue = simpy.FilterStore(env, capacity=1)
            for i in range(self.config[&#34;num_subcore_reg_file_write_port&#34;]):
                self.env.process(self._handle_operand_write_req(i))
        elif interface_type == &#34;near-bank&#34;:
            for i in range(self.config[&#34;num_pg_reg_file_read_port&#34;]):
                self.read_req_queue[i] = simpy.Store(env, capacity=1)
                self.read_resp_queue[i] = simpy.Store(env, capacity=1)
            for i in range(self.config[&#34;num_pg_reg_file_read_port&#34;]):
                self.env.process(self._handle_operand_read_req(i))
            # for read-modify-write read ports only
            self.rmw_base_read_port_id = \
                self.config[&#34;base_regfile_read_port_id_nb_rmw&#34;]
            for i in range(self.config[&#34;num_pg_reg_file_write_port&#34;]):
                self.write_req_queue[i] = simpy.Store(env, capacity=1)
            # TODO: model write response queue more accurate
            self.write_resp_queue = simpy.FilterStore(env, capacity=1)
            for i in range(self.config[&#34;num_pg_reg_file_write_port&#34;]):
                self.env.process(self._handle_operand_write_req(i))
        else:
            raise NotImplementedError(
                &#34;Unknown register file interface type:{}&#34;
                .format(interface_type)
            )

    def _receive_reg_read_resp(self, regfile_read_port_id, operand_read_req, 
                               aligned_start_addr, num_req):
        cur_start_addr = aligned_start_addr
        temp_buf = bytearray(num_req * self.alignment)
        buf_start_addr = 0
        for i in range(num_req):
            resp = yield self.reg_file.read_resp_queue.get(
                lambda x: x.reg_addr == cur_start_addr
            )
            assert isinstance(resp, RegReadResp), &#34;The incorrect type&#34; \
                &#34; from the response queue&#34;
            temp_buf[buf_start_addr: buf_start_addr + self.alignment] = \
                deepcopy(resp.data)
            cur_start_addr = cur_start_addr + self.alignment
            buf_start_addr = buf_start_addr + self.alignment
        # calculate correct index into the array
        buf_start_addr = operand_read_req.base_reg_addr \
            % self.alignment
        buf_end_addr = buf_start_addr \
            + operand_read_req.total_reg_size
        assert buf_end_addr &lt;= num_req * self.alignment
        # prepare a read response
        operand_read_resp = OperandReadResp(
            operand_id=operand_read_req.operand_id,
            base_reg_addr=operand_read_req.base_reg_addr,
            total_reg_size=operand_read_req.total_reg_size,
            data=deepcopy(temp_buf[buf_start_addr: buf_end_addr])
        )
        yield self.read_resp_queue[regfile_read_port_id].put(operand_read_resp)

    def _handle_operand_read_req(self, regfile_read_port_id):
        while True:
            operand_read_req = \
                yield self.read_req_queue[regfile_read_port_id].get()
            assert isinstance(operand_read_req, OperandReadReq)
            ori_start_addr = operand_read_req.base_reg_addr
            ori_end_addr = ori_start_addr + operand_read_req.total_reg_size
            # calculate aligned address
            aligned_start_addr = self.reg_file._align_down(ori_start_addr)
            aligned_end_addr = self.reg_file._align_up(ori_end_addr)
            num_req = (aligned_end_addr - aligned_start_addr) \
                // self.alignment
            cur_start_addr = aligned_start_addr
            for i in range(num_req):
                # compose and issue reg file req
                bank_index = self.reg_file.calc_bank_index(cur_start_addr)
                req = RegReadReq(reg_addr=cur_start_addr)
                yield self.reg_file.read_req_queue[bank_index].put(req)
                cur_start_addr = cur_start_addr + self.alignment
            # spawn a process to handle returned read response
            self.env.process(
                self._receive_reg_read_resp(
                    regfile_read_port_id=regfile_read_port_id,
                    operand_read_req=operand_read_req,
                    aligned_start_addr=aligned_start_addr,
                    num_req=num_req
                )
            )

    def _receive_reg_write_resp(self, operand_write_req, aligned_start_addr,
                                num_req):
        cur_start_addr = aligned_start_addr
        for i in range(num_req):
            resp = yield self.reg_file.write_resp_queue.get(
                lambda x: x.reg_addr == cur_start_addr
            )
            assert isinstance(resp, RegWriteAck), &#34;The incorrect type&#34; \
                &#34; from the response queue&#34;
            cur_start_addr = cur_start_addr + self.alignment
        # prepare a write response
        operand_write_resp = OperandWriteResp(
            base_reg_addr=operand_write_req.base_reg_addr,
            total_reg_size=operand_write_req.total_reg_size
        )
        yield self.write_resp_queue.put(operand_write_resp)

    def _issue_aligned_uniform_write(self, operand_write_req, 
                                     aligned_start_addr, num_req,
                                     aligned_data):
        &#34;&#34;&#34;This function assumes: (1) write data and address are already 
        aligned to register file bank; (2) simt_mask are all 1s
        &#34;&#34;&#34;
        assert aligned_start_addr % self.alignment == 0
        cur_start_addr = aligned_start_addr
        buf_start_addr = 0
        for i in range(num_req):
            # compose and issue reg file req
            bank_index = self.reg_file.calc_bank_index(cur_start_addr)
            req = RegWriteReq(
                reg_addr=cur_start_addr,
                data=deepcopy(
                    aligned_data[buf_start_addr: 
                                 buf_start_addr + self.alignment]
                )
            )
            yield self.reg_file.write_req_queue[bank_index].put(req)
            cur_start_addr = cur_start_addr + self.alignment
            buf_start_addr = buf_start_addr + self.alignment
        # spawn a process to handle returned write response
        self.env.process(
            self._receive_reg_write_resp(
                operand_write_req=operand_write_req,
                aligned_start_addr=aligned_start_addr,
                num_req=num_req
            )
        )

    def _is_write_req_aligned(self, reg_addr, reg_size):
        if reg_addr % self.alignment != 0:
            return False
        if reg_size % self.alignment != 0:
            return False
        return True

    def _compose_preload_req(self, operand_write_req):
        # calculate aligned access addresses
        aligned_start_addr = self.reg_file._align_down(
            operand_write_req.base_reg_addr
        )
        aligned_end_addr = self.reg_file._align_up(
            operand_write_req.base_reg_addr
            + operand_write_req.total_reg_size
        )
        aligned_reg_size = aligned_end_addr\
            - aligned_start_addr
        # compose a read request
        operand_read_req = OperandReadReq(
            operand_id=None,
            base_reg_addr=aligned_start_addr,
            total_reg_size=aligned_reg_size
        )
        return operand_read_req

    def _handle_operand_write_req(self, regfile_write_port_id):
        regfile_rmw_read_port_id = self.rmw_base_read_port_id \
            + regfile_write_port_id
        while True:
            operand_write_req = \
                yield self.write_req_queue[regfile_write_port_id].get()
            assert isinstance(operand_write_req, OperandWriteReq)
            simt_mask = operand_write_req.simt_mask
            if simt_mask == self.all_1s:
                # uniform write
                if self._is_write_req_aligned(
                    reg_addr=operand_write_req.base_reg_addr,
                    reg_size=operand_write_req.total_reg_size
                ) is False:
                    # unaligned access
                    # read then modify: get original data first
                    operand_read_req = self._compose_preload_req(
                        operand_write_req=operand_write_req
                    )
                    # issue this to read interface
                    yield self.read_req_queue[regfile_rmw_read_port_id]\
                        .put(operand_read_req)
                    # get original data
                    operand_read_resp = yield self\
                        .read_resp_queue[regfile_rmw_read_port_id]\
                        .get()
                    # compose write data
                    write_data = deepcopy(operand_read_resp.data)
                    buf_start_addr = operand_write_req.base_reg_addr\
                        % self.alignment
                    buf_end_addr = buf_start_addr \
                        + operand_write_req.total_reg_size
                    assert buf_end_addr &lt;= len(write_data)
                    write_data[buf_start_addr: buf_end_addr] = \
                        deepcopy(operand_write_req.data)
                    # issue write request
                    num_req = len(write_data) // self.alignment
                    self.env.process(
                        self._issue_aligned_uniform_write(
                            operand_write_req=operand_write_req,
                            aligned_start_addr=operand_read_resp.base_reg_addr,
                            num_req=num_req,
                            aligned_data=write_data
                        )
                    )
                else:
                    # aligned access
                    # issue write request
                    num_req = operand_write_req.total_reg_size\
                        // self.alignment
                    # compose write data
                    write_data = deepcopy(operand_write_req.data)
                    self.env.process(
                        self._issue_aligned_uniform_write(
                            operand_write_req=operand_write_req,
                            aligned_start_addr=operand_write_req.base_reg_addr,
                            num_req=num_req,
                            aligned_data=write_data
                        )
                    )
            elif simt_mask &gt; 0:
                # divergent write
                # read then modify: get original data first
                operand_read_req = self._compose_preload_req(
                    operand_write_req=operand_write_req
                )
                # issue this to read interface
                yield self.read_req_queue[regfile_rmw_read_port_id]\
                    .put(operand_read_req)
                # get original data
                operand_read_resp = \
                    yield self.read_resp_queue[regfile_rmw_read_port_id].get()
                # compose write data
                write_data = deepcopy(operand_read_resp.data)
                assert operand_write_req.total_reg_size % self.simt_len == 0
                data_width = operand_write_req.total_reg_size // self.simt_len
                buf_start_addr = operand_write_req.base_reg_addr\
                    % self.alignment
                for i in range(self.simt_len):
                    valid = (simt_mask &gt;&gt; i) &amp; 1
                    base = data_width * i
                    buf_base = buf_start_addr + base
                    if valid:
                        write_data[buf_base: buf_base + data_width] = deepcopy(
                            operand_write_req.data[base: base + data_width]
                        )
                # issue write request
                num_req = len(write_data) // self.alignment
                self.env.process(
                    self._issue_aligned_uniform_write(
                        operand_write_req=operand_write_req,
                        aligned_start_addr=operand_read_resp.base_reg_addr,
                        num_req=num_req,
                        aligned_data=write_data
                    )
                )
            else:
                # empty request
                assert False, &#34;write simt mask is not allowed to be zero!&#34;</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-classes">Classes</h2>
<dl>
<dt id="simulator.register_file_utility.OperandReadReq"><code class="flex name class">
<span>class <span class="ident">OperandReadReq</span></span>
<span>(</span><span>operand_id, base_reg_addr, total_reg_size)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class OperandReadReq:
    def __init__(self, operand_id, 
                 base_reg_addr, total_reg_size):
        self.operand_id = operand_id
        self.base_reg_addr = base_reg_addr
        self.total_reg_size = total_reg_size</code></pre>
</details>
</dd>
<dt id="simulator.register_file_utility.OperandReadResp"><code class="flex name class">
<span>class <span class="ident">OperandReadResp</span></span>
<span>(</span><span>operand_id, base_reg_addr, total_reg_size, data)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class OperandReadResp:
    def __init__(self, operand_id, 
                 base_reg_addr, total_reg_size, data):
        self.operand_id = operand_id
        self.base_reg_addr = base_reg_addr
        self.total_reg_size = total_reg_size
        self.data = data</code></pre>
</details>
</dd>
<dt id="simulator.register_file_utility.OperandWriteReq"><code class="flex name class">
<span>class <span class="ident">OperandWriteReq</span></span>
<span>(</span><span>base_reg_addr, total_reg_size, simt_mask, data)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class OperandWriteReq:
    def __init__(self, base_reg_addr, total_reg_size,
                 simt_mask, data):
        self.base_reg_addr = base_reg_addr
        self.total_reg_size = total_reg_size
        self.simt_mask = simt_mask
        self.data = data</code></pre>
</details>
</dd>
<dt id="simulator.register_file_utility.OperandWriteResp"><code class="flex name class">
<span>class <span class="ident">OperandWriteResp</span></span>
<span>(</span><span>base_reg_addr, total_reg_size)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class OperandWriteResp:
    def __init__(self, base_reg_addr, total_reg_size):
        self.base_reg_addr = base_reg_addr
        self.total_reg_size = total_reg_size</code></pre>
</details>
</dd>
<dt id="simulator.register_file_utility.RegFileOperandIOInterface"><code class="flex name class">
<span>class <span class="ident">RegFileOperandIOInterface</span></span>
<span>(</span><span>env, log, config, clock_unit, reg_file, interface_type)</span>
</code></dt>
<dd>
<div class="desc"><p>Operand reading / writing interface for register file</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class RegFileOperandIOInterface:
    &#34;&#34;&#34;Operand reading / writing interface for register file
    &#34;&#34;&#34;
    
    def __init__(self, env, log, config, clock_unit, reg_file, interface_type):
        self.env = env
        self.log = log
        self.config = config
        self.clock_unit = clock_unit
        self.reg_file = reg_file
        self.interface_type = interface_type
        self.simt_len = self.config[&#34;num_threads_per_warp&#34;]
        self.alignment = self.reg_file.alignment
        self.all_1s = int(&#34;1&#34; * self.simt_len, 2)
        
        # the following read queues also contains queues for 
        # read-modify-write&#39;s read request
        self.read_req_queue = {}
        self.read_resp_queue = {}
        #  write queues
        self.write_req_queue = {}
        if interface_type == &#34;far-bank&#34;:
            for i in range(self.config[&#34;num_subcore_reg_file_read_port&#34;]):
                self.read_req_queue[i] = simpy.Store(env, capacity=1)
                self.read_resp_queue[i] = simpy.Store(env, capacity=1)
            for i in range(self.config[&#34;num_subcore_reg_file_read_port&#34;]):
                self.env.process(self._handle_operand_read_req(i))
            # for read-modify-write read ports only
            self.rmw_base_read_port_id = \
                self.config[&#34;base_regfile_read_port_id_fb_rmw&#34;]
            for i in range(self.config[&#34;num_subcore_reg_file_write_port&#34;]):
                self.write_req_queue[i] = simpy.Store(env, capacity=1)
            # TODO: model write response queue more accurate
            self.write_resp_queue = simpy.FilterStore(env, capacity=1)
            for i in range(self.config[&#34;num_subcore_reg_file_write_port&#34;]):
                self.env.process(self._handle_operand_write_req(i))
        elif interface_type == &#34;near-bank&#34;:
            for i in range(self.config[&#34;num_pg_reg_file_read_port&#34;]):
                self.read_req_queue[i] = simpy.Store(env, capacity=1)
                self.read_resp_queue[i] = simpy.Store(env, capacity=1)
            for i in range(self.config[&#34;num_pg_reg_file_read_port&#34;]):
                self.env.process(self._handle_operand_read_req(i))
            # for read-modify-write read ports only
            self.rmw_base_read_port_id = \
                self.config[&#34;base_regfile_read_port_id_nb_rmw&#34;]
            for i in range(self.config[&#34;num_pg_reg_file_write_port&#34;]):
                self.write_req_queue[i] = simpy.Store(env, capacity=1)
            # TODO: model write response queue more accurate
            self.write_resp_queue = simpy.FilterStore(env, capacity=1)
            for i in range(self.config[&#34;num_pg_reg_file_write_port&#34;]):
                self.env.process(self._handle_operand_write_req(i))
        else:
            raise NotImplementedError(
                &#34;Unknown register file interface type:{}&#34;
                .format(interface_type)
            )

    def _receive_reg_read_resp(self, regfile_read_port_id, operand_read_req, 
                               aligned_start_addr, num_req):
        cur_start_addr = aligned_start_addr
        temp_buf = bytearray(num_req * self.alignment)
        buf_start_addr = 0
        for i in range(num_req):
            resp = yield self.reg_file.read_resp_queue.get(
                lambda x: x.reg_addr == cur_start_addr
            )
            assert isinstance(resp, RegReadResp), &#34;The incorrect type&#34; \
                &#34; from the response queue&#34;
            temp_buf[buf_start_addr: buf_start_addr + self.alignment] = \
                deepcopy(resp.data)
            cur_start_addr = cur_start_addr + self.alignment
            buf_start_addr = buf_start_addr + self.alignment
        # calculate correct index into the array
        buf_start_addr = operand_read_req.base_reg_addr \
            % self.alignment
        buf_end_addr = buf_start_addr \
            + operand_read_req.total_reg_size
        assert buf_end_addr &lt;= num_req * self.alignment
        # prepare a read response
        operand_read_resp = OperandReadResp(
            operand_id=operand_read_req.operand_id,
            base_reg_addr=operand_read_req.base_reg_addr,
            total_reg_size=operand_read_req.total_reg_size,
            data=deepcopy(temp_buf[buf_start_addr: buf_end_addr])
        )
        yield self.read_resp_queue[regfile_read_port_id].put(operand_read_resp)

    def _handle_operand_read_req(self, regfile_read_port_id):
        while True:
            operand_read_req = \
                yield self.read_req_queue[regfile_read_port_id].get()
            assert isinstance(operand_read_req, OperandReadReq)
            ori_start_addr = operand_read_req.base_reg_addr
            ori_end_addr = ori_start_addr + operand_read_req.total_reg_size
            # calculate aligned address
            aligned_start_addr = self.reg_file._align_down(ori_start_addr)
            aligned_end_addr = self.reg_file._align_up(ori_end_addr)
            num_req = (aligned_end_addr - aligned_start_addr) \
                // self.alignment
            cur_start_addr = aligned_start_addr
            for i in range(num_req):
                # compose and issue reg file req
                bank_index = self.reg_file.calc_bank_index(cur_start_addr)
                req = RegReadReq(reg_addr=cur_start_addr)
                yield self.reg_file.read_req_queue[bank_index].put(req)
                cur_start_addr = cur_start_addr + self.alignment
            # spawn a process to handle returned read response
            self.env.process(
                self._receive_reg_read_resp(
                    regfile_read_port_id=regfile_read_port_id,
                    operand_read_req=operand_read_req,
                    aligned_start_addr=aligned_start_addr,
                    num_req=num_req
                )
            )

    def _receive_reg_write_resp(self, operand_write_req, aligned_start_addr,
                                num_req):
        cur_start_addr = aligned_start_addr
        for i in range(num_req):
            resp = yield self.reg_file.write_resp_queue.get(
                lambda x: x.reg_addr == cur_start_addr
            )
            assert isinstance(resp, RegWriteAck), &#34;The incorrect type&#34; \
                &#34; from the response queue&#34;
            cur_start_addr = cur_start_addr + self.alignment
        # prepare a write response
        operand_write_resp = OperandWriteResp(
            base_reg_addr=operand_write_req.base_reg_addr,
            total_reg_size=operand_write_req.total_reg_size
        )
        yield self.write_resp_queue.put(operand_write_resp)

    def _issue_aligned_uniform_write(self, operand_write_req, 
                                     aligned_start_addr, num_req,
                                     aligned_data):
        &#34;&#34;&#34;This function assumes: (1) write data and address are already 
        aligned to register file bank; (2) simt_mask are all 1s
        &#34;&#34;&#34;
        assert aligned_start_addr % self.alignment == 0
        cur_start_addr = aligned_start_addr
        buf_start_addr = 0
        for i in range(num_req):
            # compose and issue reg file req
            bank_index = self.reg_file.calc_bank_index(cur_start_addr)
            req = RegWriteReq(
                reg_addr=cur_start_addr,
                data=deepcopy(
                    aligned_data[buf_start_addr: 
                                 buf_start_addr + self.alignment]
                )
            )
            yield self.reg_file.write_req_queue[bank_index].put(req)
            cur_start_addr = cur_start_addr + self.alignment
            buf_start_addr = buf_start_addr + self.alignment
        # spawn a process to handle returned write response
        self.env.process(
            self._receive_reg_write_resp(
                operand_write_req=operand_write_req,
                aligned_start_addr=aligned_start_addr,
                num_req=num_req
            )
        )

    def _is_write_req_aligned(self, reg_addr, reg_size):
        if reg_addr % self.alignment != 0:
            return False
        if reg_size % self.alignment != 0:
            return False
        return True

    def _compose_preload_req(self, operand_write_req):
        # calculate aligned access addresses
        aligned_start_addr = self.reg_file._align_down(
            operand_write_req.base_reg_addr
        )
        aligned_end_addr = self.reg_file._align_up(
            operand_write_req.base_reg_addr
            + operand_write_req.total_reg_size
        )
        aligned_reg_size = aligned_end_addr\
            - aligned_start_addr
        # compose a read request
        operand_read_req = OperandReadReq(
            operand_id=None,
            base_reg_addr=aligned_start_addr,
            total_reg_size=aligned_reg_size
        )
        return operand_read_req

    def _handle_operand_write_req(self, regfile_write_port_id):
        regfile_rmw_read_port_id = self.rmw_base_read_port_id \
            + regfile_write_port_id
        while True:
            operand_write_req = \
                yield self.write_req_queue[regfile_write_port_id].get()
            assert isinstance(operand_write_req, OperandWriteReq)
            simt_mask = operand_write_req.simt_mask
            if simt_mask == self.all_1s:
                # uniform write
                if self._is_write_req_aligned(
                    reg_addr=operand_write_req.base_reg_addr,
                    reg_size=operand_write_req.total_reg_size
                ) is False:
                    # unaligned access
                    # read then modify: get original data first
                    operand_read_req = self._compose_preload_req(
                        operand_write_req=operand_write_req
                    )
                    # issue this to read interface
                    yield self.read_req_queue[regfile_rmw_read_port_id]\
                        .put(operand_read_req)
                    # get original data
                    operand_read_resp = yield self\
                        .read_resp_queue[regfile_rmw_read_port_id]\
                        .get()
                    # compose write data
                    write_data = deepcopy(operand_read_resp.data)
                    buf_start_addr = operand_write_req.base_reg_addr\
                        % self.alignment
                    buf_end_addr = buf_start_addr \
                        + operand_write_req.total_reg_size
                    assert buf_end_addr &lt;= len(write_data)
                    write_data[buf_start_addr: buf_end_addr] = \
                        deepcopy(operand_write_req.data)
                    # issue write request
                    num_req = len(write_data) // self.alignment
                    self.env.process(
                        self._issue_aligned_uniform_write(
                            operand_write_req=operand_write_req,
                            aligned_start_addr=operand_read_resp.base_reg_addr,
                            num_req=num_req,
                            aligned_data=write_data
                        )
                    )
                else:
                    # aligned access
                    # issue write request
                    num_req = operand_write_req.total_reg_size\
                        // self.alignment
                    # compose write data
                    write_data = deepcopy(operand_write_req.data)
                    self.env.process(
                        self._issue_aligned_uniform_write(
                            operand_write_req=operand_write_req,
                            aligned_start_addr=operand_write_req.base_reg_addr,
                            num_req=num_req,
                            aligned_data=write_data
                        )
                    )
            elif simt_mask &gt; 0:
                # divergent write
                # read then modify: get original data first
                operand_read_req = self._compose_preload_req(
                    operand_write_req=operand_write_req
                )
                # issue this to read interface
                yield self.read_req_queue[regfile_rmw_read_port_id]\
                    .put(operand_read_req)
                # get original data
                operand_read_resp = \
                    yield self.read_resp_queue[regfile_rmw_read_port_id].get()
                # compose write data
                write_data = deepcopy(operand_read_resp.data)
                assert operand_write_req.total_reg_size % self.simt_len == 0
                data_width = operand_write_req.total_reg_size // self.simt_len
                buf_start_addr = operand_write_req.base_reg_addr\
                    % self.alignment
                for i in range(self.simt_len):
                    valid = (simt_mask &gt;&gt; i) &amp; 1
                    base = data_width * i
                    buf_base = buf_start_addr + base
                    if valid:
                        write_data[buf_base: buf_base + data_width] = deepcopy(
                            operand_write_req.data[base: base + data_width]
                        )
                # issue write request
                num_req = len(write_data) // self.alignment
                self.env.process(
                    self._issue_aligned_uniform_write(
                        operand_write_req=operand_write_req,
                        aligned_start_addr=operand_read_resp.base_reg_addr,
                        num_req=num_req,
                        aligned_data=write_data
                    )
                )
            else:
                # empty request
                assert False, &#34;write simt mask is not allowed to be zero!&#34;</code></pre>
</details>
</dd>
</dl>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="simulator" href="index.html">simulator</a></code></li>
</ul>
</li>
<li><h3><a href="#header-classes">Classes</a></h3>
<ul>
<li>
<h4><code><a title="simulator.register_file_utility.OperandReadReq" href="#simulator.register_file_utility.OperandReadReq">OperandReadReq</a></code></h4>
</li>
<li>
<h4><code><a title="simulator.register_file_utility.OperandReadResp" href="#simulator.register_file_utility.OperandReadResp">OperandReadResp</a></code></h4>
</li>
<li>
<h4><code><a title="simulator.register_file_utility.OperandWriteReq" href="#simulator.register_file_utility.OperandWriteReq">OperandWriteReq</a></code></h4>
</li>
<li>
<h4><code><a title="simulator.register_file_utility.OperandWriteResp" href="#simulator.register_file_utility.OperandWriteResp">OperandWriteResp</a></code></h4>
</li>
<li>
<h4><code><a title="simulator.register_file_utility.RegFileOperandIOInterface" href="#simulator.register_file_utility.RegFileOperandIOInterface">RegFileOperandIOInterface</a></code></h4>
</li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc"><cite>pdoc</cite> 0.8.3</a>.</p>
</footer>
</body>
</html>