# Combo Module Project

This project demonstrates a **combo module** that integrates three fundamental digital components:  
- 2-to-1 Multiplexer (`mux_2_1`)
- Encoder
- Decoder

All modules are written in **Verilog HDL** and verified through simulation and waveform analysis.  
Synthesis is performed using **Yosys**.

---

##  Project Structure

  â”œâ”€â”€ src/
  â”‚   â”œâ”€â”€ combo.v         # Top-level combo module 
  â”‚   â”œâ”€â”€ mux_2_1.v       # 2-to-1 multiplexer
  â”‚   â”œâ”€â”€ encoder.v       # Encoder module
  â”‚   â””â”€â”€ decoder.v       # Decoder module
  â”œâ”€â”€ tb/
  â”‚   â””â”€â”€ combo_tb.v      # Testbench for the combo module
  â”œâ”€â”€ waveform/
  â”‚   â”œâ”€â”€ combo.vcd       # VCD file generated after simulation
  â”‚   â””â”€â”€ waveform.png    # Optional GTKWave snapshot image
  â”œâ”€â”€ synth/
  â”‚   â”œâ”€â”€ combo_script.ys # Yosys synthesis script
  â”‚   â””â”€â”€ combo_synth.v   # Synthesized netlist output from Yosys
  â””â”€â”€ README.md           # Project documentation (this file)

---

##  How to Simulate

1. **Compile and Simulate** with Icarus Verilog:
   ```bash
   iverilog -o combo.vvp -v src/*.v tb/combo_tb.v
   vvp combo.vvp

2. View Waveform with GTKWave:

   gtkwave waveform/combo.vcd




---

Testbench

File: tb/combo_tb.v

Applies stimulus to the combo module and dumps waveform data.

Outputs a .vcd file viewable in GTKWave.



---

Synthesis

Synthesis is performed using Yosys.

ðŸ”¹ Files

synth/combo_script.ys: Yosys script to read the Verilog source, synthesize, and write the netlist.

synth/combo_synth.v: Synthesized output netlist generated from Yosys.


ðŸ”¹ To Run Synthesis

yosys synth/combo_script.ys

This command reads the Verilog files, performs logic synthesis, and generates combo_synth.v.


---

Module Overview

ðŸ”¸ combo.v

Top-level module that instantiates and connects:

mux_2_1: 2-input MUX

encoder: Converts one-hot input to binary

decoder: Converts binary back to one-hot


ðŸ”¸ mux_2_1.v

Inputs: in0, in1, sel

Output: out


ðŸ”¸ encoder.v

Input: one-hot

Output: binary code


ðŸ”¸ decoder.v

Input: binary code

Output: one-hot



---

Waveform

combo.vcd: Simulation output for GTKWave

waveform.png: snapshot image of waveform view


> Sample Waveform
![Waveform](waveform/combo_waveform.png)
---

ðŸ“Œ Requirements

Icarus Verilog â€“ for simulation

GTKWave â€“ for waveform viewing

Yosys â€“ for synthesis



---

License

This project is for educational and demonstration purposes.
Feel free to reuse and modify for learning or integration into other projects.
