============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Lenovo
   Run Date =   Tue Aug 27 19:41:36 2024

   Run on =     LAPTOP-QRG7LJL6
============================================================
RUN-1002 : start command "open_project rx_top.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../rx_top.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../rx_bps_module.v
HDL-1007 : analyze verilog file ../../rx_control_module.v
HDL-1007 : analyze verilog file ../../LED_display_module.v
HDL-5007 WARNING: empty port in module declaration in ../../LED_display_module.v(3)
HDL-1007 : analyze verilog file ../../Digitron_NumDisplay.v
HDL-1007 : analyze verilog file ../../tx_control_module.v
HDL-1007 : undeclared symbol 'TX_Done_Sig', assumed default net type 'wire' in ../../tx_control_module.v(81)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/rx_top_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
SYN-5055 WARNING: The kept net U2/BPS_CLK_n will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U6/BPS_CLK will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U1/CLK will be merged to another kept net CLK_500K
SYN-5055 WARNING: The kept net U3/isCount will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U2/Count_Sig will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U3/isDone will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U4/RX_Done_Sig will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U5/isTX will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U6/TX_Data_Valid will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U1/neg_sig_n will be merged to another kept net neg_sig
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "CLK_500K" drives clk pins.
SYN-4024 : Net "U5/SingleNum_n" drives clk pins.
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_500K as clock net
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net U5/SingleNum_n as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net CLK_500K to drive 88 clock pins.
SYN-4015 : Create BUFG instance for clk Net U5/SingleNum_n to drive 8 clock pins.
PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 314 instances
RUN-0007 : 160 luts, 87 seqs, 23 mslices, 14 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 369 nets
RUN-1001 : 226 nets have 2 pins
RUN-1001 : 99 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     25      
RUN-1001 :   No   |  No   |  Yes  |     38      
RUN-1001 :   No   |  Yes  |  No   |     16      
RUN-1001 :   Yes  |  No   |  No   |      8      
RUN-1001 :   Yes  |  No   |  Yes  |      0      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   2   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 6
PHY-3001 : Initial placement ...
PHY-3001 : design contains 312 instances, 160 luts, 87 seqs, 37 slices, 8 macros(37 instances: 23 mslices 14 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 72435
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 312.
PHY-3001 : End clustering;  0.000043s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 44517.6, overlap = 0
PHY-3002 : Step(2): len = 33816.3, overlap = 0
PHY-3002 : Step(3): len = 25539.1, overlap = 0
PHY-3002 : Step(4): len = 21543.6, overlap = 0
PHY-3002 : Step(5): len = 18801.3, overlap = 0
PHY-3002 : Step(6): len = 17491.2, overlap = 0
PHY-3002 : Step(7): len = 16833.6, overlap = 0
PHY-3002 : Step(8): len = 15701.6, overlap = 0
PHY-3002 : Step(9): len = 14881, overlap = 0
PHY-3002 : Step(10): len = 14084.5, overlap = 0
PHY-3002 : Step(11): len = 13376.8, overlap = 0
PHY-3002 : Step(12): len = 13396.4, overlap = 0
PHY-3002 : Step(13): len = 12706.4, overlap = 0
PHY-3002 : Step(14): len = 12961.9, overlap = 0
PHY-3002 : Step(15): len = 12591.3, overlap = 0
PHY-3002 : Step(16): len = 11912.9, overlap = 0
PHY-3002 : Step(17): len = 12063.6, overlap = 0
PHY-3002 : Step(18): len = 12155, overlap = 0
PHY-3002 : Step(19): len = 11572.9, overlap = 0
PHY-3002 : Step(20): len = 11783.7, overlap = 0
PHY-3002 : Step(21): len = 11050.8, overlap = 0
PHY-3002 : Step(22): len = 11100.9, overlap = 0
PHY-3002 : Step(23): len = 11422.3, overlap = 0
PHY-3002 : Step(24): len = 10827.8, overlap = 0
PHY-3002 : Step(25): len = 10682.9, overlap = 0
PHY-3002 : Step(26): len = 9637.4, overlap = 0
PHY-3002 : Step(27): len = 9157.2, overlap = 0
PHY-3002 : Step(28): len = 8922.3, overlap = 0
PHY-3002 : Step(29): len = 7248.4, overlap = 0
PHY-3002 : Step(30): len = 6428.2, overlap = 0
PHY-3002 : Step(31): len = 6115.8, overlap = 0
PHY-3002 : Step(32): len = 5918.8, overlap = 0
PHY-3002 : Step(33): len = 5743.8, overlap = 0
PHY-3002 : Step(34): len = 5791.5, overlap = 0
PHY-3002 : Step(35): len = 5390.9, overlap = 0
PHY-3002 : Step(36): len = 5432.9, overlap = 0
PHY-3002 : Step(37): len = 5272.8, overlap = 0
PHY-3002 : Step(38): len = 5403.2, overlap = 0
PHY-3002 : Step(39): len = 5402.7, overlap = 0
PHY-3002 : Step(40): len = 5289.9, overlap = 0
PHY-3002 : Step(41): len = 5011.5, overlap = 0
PHY-3002 : Step(42): len = 5009.9, overlap = 0
PHY-3002 : Step(43): len = 4666.1, overlap = 0
PHY-3002 : Step(44): len = 4443.7, overlap = 0
PHY-3002 : Step(45): len = 4443.7, overlap = 0
PHY-3002 : Step(46): len = 4255.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002778s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(47): len = 4302.9, overlap = 0
PHY-3002 : Step(48): len = 4302.9, overlap = 0
PHY-3002 : Step(49): len = 4180.2, overlap = 0
PHY-3002 : Step(50): len = 4195.6, overlap = 0
PHY-3002 : Step(51): len = 4195.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.07494e-05
PHY-3002 : Step(52): len = 4308.6, overlap = 5.65625
PHY-3002 : Step(53): len = 4308.6, overlap = 5.65625
PHY-3002 : Step(54): len = 4243.2, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.14988e-05
PHY-3002 : Step(55): len = 4273.1, overlap = 6.15625
PHY-3002 : Step(56): len = 4273.1, overlap = 6.15625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000162998
PHY-3002 : Step(57): len = 4237.2, overlap = 6.15625
PHY-3002 : Step(58): len = 4237.2, overlap = 6.15625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000325995
PHY-3002 : Step(59): len = 4209.6, overlap = 6.8125
PHY-3002 : Step(60): len = 4232.7, overlap = 6.84375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 14.34 peak overflow 3.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/369.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 4408, over cnt = 20(0%), over = 62, worst = 8
PHY-1001 : End global iterations;  0.019017s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.2%)

PHY-1001 : Congestion index: top1 = 11.92, top5 = 3.39, top10 = 1.69, top15 = 1.13.
PHY-1001 : End incremental global routing;  0.068070s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (91.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1351, tnet num: 367, tinst num: 312, tnode num: 1642, tedge num: 2123.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.141613s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.213076s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (102.7%)

OPT-1001 : Current memory(MB): used = 145, reserve = 115, peak = 145.
OPT-1001 : End physical optimization;  0.216816s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (100.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 160 LUT to BLE ...
SYN-4008 : Packed 160 LUT and 61 SEQ to BLE.
SYN-4003 : Packing 26 remaining SEQ's ...
SYN-4005 : Packed 24 SEQ with LUT/SLICE
SYN-4006 : 79 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "rx_top" (AL_USER_NORMAL) with 162/241 primitive instances ...
PHY-3001 : End packing;  0.009492s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 155 instances
RUN-1001 : 62 mslices, 63 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 312 nets
RUN-1001 : 167 nets have 2 pins
RUN-1001 : 98 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : design contains 153 instances, 125 slices, 8 macros(37 instances: 23 mslices 14 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 4416.6, Over = 7.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.51808e-05
PHY-3002 : Step(61): len = 4280.3, overlap = 7
PHY-3002 : Step(62): len = 4299.6, overlap = 7
PHY-3002 : Step(63): len = 4314.3, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.03617e-05
PHY-3002 : Step(64): len = 4275.7, overlap = 6.25
PHY-3002 : Step(65): len = 4275.7, overlap = 6.25
PHY-3002 : Step(66): len = 4263.2, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100723
PHY-3002 : Step(67): len = 4344.9, overlap = 6
PHY-3002 : Step(68): len = 4344.9, overlap = 6
PHY-3002 : Step(69): len = 4290.9, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049579s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (315.2%)

PHY-3001 : Trial Legalized: Len = 6641.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0059363
PHY-3002 : Step(70): len = 5715.9, overlap = 1
PHY-3002 : Step(71): len = 5473, overlap = 1.75
PHY-3002 : Step(72): len = 5121.3, overlap = 2.75
PHY-3002 : Step(73): len = 4922.2, overlap = 3.25
PHY-3002 : Step(74): len = 4908.8, overlap = 3.25
PHY-3002 : Step(75): len = 4604.7, overlap = 3.75
PHY-3002 : Step(76): len = 4560.3, overlap = 4.25
PHY-3002 : Step(77): len = 4560.3, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0105158
PHY-3002 : Step(78): len = 4557.7, overlap = 4
PHY-3002 : Step(79): len = 4552.3, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0179274
PHY-3002 : Step(80): len = 4556.8, overlap = 4.25
PHY-3002 : Step(81): len = 4556.8, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003823s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6083.7, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.001924s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 6129.7, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 21/312.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 6512, over cnt = 27(0%), over = 50, worst = 5
PHY-1002 : len = 6896, over cnt = 7(0%), over = 13, worst = 5
PHY-1002 : len = 7040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033035s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.6%)

PHY-1001 : Congestion index: top1 = 16.27, top5 = 5.46, top10 = 2.72, top15 = 1.82.
PHY-1001 : End incremental global routing;  0.079723s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (98.0%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1204, tnet num: 310, tinst num: 153, tnode num: 1438, tedge num: 1993.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.107578s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.190862s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.2%)

OPT-1001 : Current memory(MB): used = 147, reserve = 116, peak = 147.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000183s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 236/312.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 7040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001656s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 16.27, top5 = 5.46, top10 = 2.72, top15 = 1.82.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000534s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 15.862069
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.242517s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (96.6%)

RUN-1003 : finish command "place" in  2.440190s wall, 3.078125s user + 3.562500s system = 6.640625s CPU (272.1%)

RUN-1004 : used memory is 131 MB, reserved memory is 101 MB, peak memory is 147 MB
RUN-1002 : start command "export_db rx_top_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 155 instances
RUN-1001 : 62 mslices, 63 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 312 nets
RUN-1001 : 167 nets have 2 pins
RUN-1001 : 98 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1204, tnet num: 310, tinst num: 153, tnode num: 1438, tedge num: 1993.
TMR-2508 : Levelizing timing graph completed, there are 26 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 62 mslices, 63 lslices, 25 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 310 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 234 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 6504, over cnt = 27(0%), over = 49, worst = 5
PHY-1002 : len = 6824, over cnt = 8(0%), over = 15, worst = 5
PHY-1002 : len = 6976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036043s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (346.8%)

PHY-1001 : Congestion index: top1 = 16.19, top5 = 5.40, top10 = 2.69, top15 = 1.80.
PHY-1001 : End global routing;  0.083528s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (187.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 170, reserve = 139, peak = 184.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net CLK_500K_syn_8 will be merged with clock CLK_500K
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : Current memory(MB): used = 439, reserve = 413, peak = 439.
PHY-1001 : End build detailed router design. 3.090039s wall, 3.031250s user + 0.062500s system = 3.093750s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 8424, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.689646s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 469, reserve = 444, peak = 469.
PHY-1001 : End phase 1; 0.695324s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (98.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 81% nets.
PHY-1022 : len = 25048, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 469, reserve = 444, peak = 469.
PHY-1001 : End initial routed; 0.127161s wall, 0.140625s user + 0.093750s system = 0.234375s CPU (184.3%)

PHY-1001 : Current memory(MB): used = 469, reserve = 444, peak = 469.
PHY-1001 : End phase 2; 0.127263s wall, 0.140625s user + 0.093750s system = 0.234375s CPU (184.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 24872, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.012373s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 24920, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.009247s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : End commit to database; 0.028587s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.3%)

PHY-1001 : Current memory(MB): used = 479, reserve = 453, peak = 479.
PHY-1001 : End phase 3; 0.151898s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.9%)

PHY-1003 : Routed, final wirelength = 24920
PHY-1001 : Current memory(MB): used = 479, reserve = 453, peak = 479.
PHY-1001 : End export database. 0.006208s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  4.262956s wall, 4.203125s user + 0.171875s system = 4.375000s CPU (102.6%)

RUN-1003 : finish command "route" in  4.518177s wall, 4.515625s user + 0.203125s system = 4.718750s CPU (104.4%)

RUN-1004 : used memory is 420 MB, reserved memory is 394 MB, peak memory is 479 MB
RUN-1002 : start command "report_area -io_info -file rx_top_phy.area"
RUN-1001 : standard
***Report Model: rx_top Device: EG4S20BG256***

IO Statistics
#IO                        25
  #input                    4
  #output                  21
  #inout                    0

Utilization Statistics
#lut                      241   out of  19600    1.23%
#reg                       93   out of  19600    0.47%
#le                       243
  #lut only               150   out of    243   61.73%
  #reg only                 2   out of    243    0.82%
  #lut&reg                 91   out of    243   37.45%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     1
  #oreg                    13
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet          Type               DriverType         Driver                     Fanout
#1        CLK_500K          GCLK               mslice             CLK_500K_reg_syn_5.q1      57
#2        CLK_dup_1         GCLK               io                 CLK_syn_2.di               8
#3        U5/SingleNum_n    GCLK               lslice             U5/SingleNum_n_syn_7.f0    7


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         CLK             INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
        RSTn             INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RX_En_Sig          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RX_Pin_In          INPUT        F12        LVCMOS33          N/A          PULLUP      IREG    
  DigitronCS_Out[3]     OUTPUT         A3        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[2]     OUTPUT         A5        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[1]     OUTPUT         B6        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[0]     OUTPUT         C9        LVCMOS33           8            NONE       OREG    
   Digitron_Out[7]      OUTPUT         C8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[6]      OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[5]      OUTPUT         B5        LVCMOS33           8            NONE       NONE    
   Digitron_Out[4]      OUTPUT         A7        LVCMOS33           8            NONE       NONE    
   Digitron_Out[3]      OUTPUT         E8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[2]      OUTPUT         B8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[1]      OUTPUT         A6        LVCMOS33           8            NONE       NONE    
   Digitron_Out[0]      OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     LED_Out[7]         OUTPUT        F16        LVCMOS33           8            NONE       OREG    
     LED_Out[6]         OUTPUT        E16        LVCMOS33           8            NONE       OREG    
     LED_Out[5]         OUTPUT        E13        LVCMOS33           8            NONE       OREG    
     LED_Out[4]         OUTPUT        C16        LVCMOS33           8            NONE       OREG    
     LED_Out[3]         OUTPUT        C15        LVCMOS33           8            NONE       OREG    
     LED_Out[2]         OUTPUT        B16        LVCMOS33           8            NONE       OREG    
     LED_Out[1]         OUTPUT        B15        LVCMOS33           8            NONE       OREG    
     LED_Out[0]         OUTPUT        B14        LVCMOS33           8            NONE       OREG    
     TX_Pin_Out         OUTPUT        D12        LVCMOS33           8            NONE       OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------+
|Instance |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------+
|top      |rx_top              |243    |204     |37      |107     |0       |0       |
|  U1     |detect_module       |1      |1       |0       |1       |0       |0       |
|  U2     |rx_bps_module       |27     |23      |4       |13      |0       |0       |
|  U3     |rx_control_module   |38     |33      |5       |18      |0       |0       |
|  U5     |Digitron_NumDisplay |130    |110     |18      |42      |0       |0       |
|  U6     |tx_control_module   |18     |18      |0       |7       |0       |0       |
+-----------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       142   
    #2         2        68   
    #3         3        20   
    #4         4        10   
    #5        5-10      28   
    #6       11-50      14   
  Average     2.83           

RUN-1002 : start command "export_db rx_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid rx_top_inst.bid"
RUN-1002 : start command "bitgen -bit rx_top.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 163 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 316
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 312, pip num: 2379
BIT-1002 : Init feedthrough completely, num: 2
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 480 valid insts, and 7935 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file rx_top.bit.
RUN-1003 : finish command "bitgen -bit rx_top.bit -unused_io_status pulldown" in  1.078812s wall, 3.703125s user + 0.093750s system = 3.796875s CPU (351.9%)

RUN-1004 : used memory is 426 MB, reserved memory is 402 MB, peak memory is 620 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240827_194136.log"
