#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May  8 23:27:52 2018
# Process ID: 15352
# Current directory: C:/git/SR/lab10/zad10_3/hdmi_vga_zybo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8572 C:\git\SR\lab10\zad10_3\hdmi_vga_zybo\hdmi_vga_zybo.xpr
# Log file: C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/vivado.log
# Journal file: C:/git/SR/lab10/zad10_3/hdmi_vga_zybo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  c:/git/SR/08/Resources [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/git/SR/IP [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/git/SR/IP C:/git/SR/lab10/Resources} [current_project]
update_ip_catalog
open_bd_design {C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
open_bd_design {C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
delete_bd_objs [get_bd_nets sw_1]
delete_bd_objs [get_bd_nets dvi2rgb_1_vid_pData] [get_bd_nets vp_0_de_out] [get_bd_nets vp_0_h_sync_out] [get_bd_nets vp_0_v_sync_out] [get_bd_nets vp_0_pixel_out] [get_bd_nets dvi2rgb_1_vid_pVDE] [get_bd_nets dvi2rgb_1_vid_pHSync] [get_bd_nets dvi2rgb_1_vid_pVSync] [get_bd_cells vp_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:rgb2ycbcr:1.0 rgb2ycbcr_0
endgroup
connect_bd_net [get_bd_pins rgb2ycbcr_0/pixel_in] [get_bd_pins dvi2rgb_1/vid_pData]
connect_bd_net [get_bd_pins rgb2ycbcr_0/vsync] [get_bd_pins dvi2rgb_1/vid_pVSync]
connect_bd_net [get_bd_pins rgb2ycbcr_0/hsync] [get_bd_pins dvi2rgb_1/vid_pHSync]
connect_bd_net [get_bd_pins rgb2ycbcr_0/de] [get_bd_pins dvi2rgb_1/vid_pVDE]
connect_bd_net [get_bd_pins rgb2ycbcr_0/clk] [get_bd_pins dvi2rgb_1/aPixelClkLckd]
connect_bd_net [get_bd_pins rgb2ycbcr_0/de_out] [get_bd_pins rgb2vga_1/rgb_pVDE]
connect_bd_net [get_bd_pins rgb2ycbcr_0/vsync_out] [get_bd_pins rgb2vga_1/rgb_pVSync]
connect_bd_net [get_bd_pins rgb2ycbcr_0/hsync_out] [get_bd_pins rgb2vga_1/rgb_pHSync]
connect_bd_net [get_bd_pins rgb2ycbcr_0/pixel_out] [get_bd_pins rgb2vga_1/rgb_pData]
save_bd_design
validate_bd_design
save_bd_design
launch_simulation
source tb_hdmi.tcl
close_sim
launch_simulation
source tb_hdmi.tcl
close_sim
export_ip_user_files -of_objects  [get_files C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci] -no_script -reset -force -quiet
remove_files  -fileset rgb2ycbcr_0 C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci
open_bd_design {C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
open_bd_design {C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
open_bd_design {C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
launch_simulation
source tb_hdmi.tcl
close_sim
open_bd_design {C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
generate_target all [get_files  C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
catch { config_ip_cache -export [get_ips -all hdmi_vga_rgb2ycbcr_0_0] }
export_ip_user_files -of_objects [get_files C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
launch_runs -jobs 8 hdmi_vga_rgb2ycbcr_0_0_synth_1
export_simulation -of_objects [get_files C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -directory C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb_hdmi.tcl
close_sim
launch_simulation
source tb_hdmi.tcl
close_sim
open_bd_design {C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
create_bd_cell -type ip -vlnv xilinx.com:user:rgb2ycbcr:1.0 rgb2ycbcr_1
delete_bd_objs [get_bd_cells rgb2ycbcr_1]
create_ip -name rgb2ycbcr -vendor xilinx.com -library user -version 1.0 -module_name rgb2ycbcr_0 -dir c:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0_1/rgb2ycbcr_0.xci]
generate_target all [get_files  c:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0_1/rgb2ycbcr_0.xci]
catch { config_ip_cache -export [get_ips -all rgb2ycbcr_0] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0_1/rgb2ycbcr_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0_1/rgb2ycbcr_0.xci]
export_simulation -of_objects [get_files c:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0_1/rgb2ycbcr_0.xci] -directory C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
save_bd_design
launch_simulation
source tb_hdmi.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/git/SR/lab10/Resources/hand.ppm
export_ip_user_files -of_objects  [get_files C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/Resources/hand.ppm] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/git/SR/lab10/zad10_3/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/Resources/hand.ppm
launch_simulation
source tb_hdmi.tcl
close_sim
launch_simulation
source tb_hdmi.tcl
