module RotatorUnit(
    input wire clk,
    input wire rst,
    input wire dir,
    input wire [7:0] data_in,
    output reg [7:0] data_out
);

always @(posedge clk or posedge rst) begin
    if (rst)
        data_out <= data_in;
    else if (dir)
        data_out <= {data_out[0], data_out[7:1]};  // right
    else
        data_out <= {data_out[6:0], data_out[7]};  // left
end

endmodule
