

================================================================
== Vitis HLS Report for 'kernel_proj'
================================================================
* Date:           Fri Sep 15 16:28:36 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        kernel_proj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.826 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   238606|   238606|  0.795 ms|  0.795 ms|  238607|  238607|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                        |                                              |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                        Instance                        |                    Module                    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_kernel_proj_Pipeline_init_in_VITIS_LOOP_42_1_fu_89  |kernel_proj_Pipeline_init_in_VITIS_LOOP_42_1  |      387|      387|  1.290 us|  1.290 us|     387|     387|       no|
        |grp_compute_conv_fu_98                                  |compute_conv                                  |   238145|   238145|  0.794 ms|  0.794 ms|  238145|  238145|       no|
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       2|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |       30|     5|    41374|  118423|    0|
|Memory               |        2|     -|        0|       0|    0|
|Multiplexer          |        -|     -|        -|     706|    -|
|Register             |        -|     -|      203|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       32|     5|    41577|  119131|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        2|    ~0|        4|      27|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        1|    ~0|        2|      13|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+----------------------------------------------+---------+----+-------+--------+-----+
    |                        Instance                        |                    Module                    | BRAM_18K| DSP|   FF  |   LUT  | URAM|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-------+--------+-----+
    |grp_compute_conv_fu_98                                  |compute_conv                                  |        0|   5|  39009|  115817|    0|
    |control_s_axi_U                                         |control_s_axi                                 |        0|   0|    183|     298|    0|
    |gmem0_m_axi_U                                           |gmem0_m_axi                                   |       30|   0|   1415|    1585|    0|
    |grp_kernel_proj_Pipeline_init_in_VITIS_LOOP_42_1_fu_89  |kernel_proj_Pipeline_init_in_VITIS_LOOP_42_1  |        0|   0|    767|     723|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-------+--------+-----+
    |Total                                                   |                                              |       30|   5|  41374|  118423|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |in_U    |in_RAM_AUTO_1R1W  |        1|  0|   0|    0|   384|   32|     1|        12288|
    |in_1_U  |in_RAM_AUTO_1R1W  |        1|  0|   0|    0|   384|   32|     1|        12288|
    +--------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                  |        2|  0|   0|    0|   768|   64|     2|        24576|
    +--------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm       |  351|         76|    1|         76|
    |ap_done         |    9|          2|    1|          2|
    |gmem0_ARADDR    |   20|          4|   64|        256|
    |gmem0_ARBURST   |   14|          3|    2|          6|
    |gmem0_ARCACHE   |   14|          3|    4|         12|
    |gmem0_ARID      |   14|          3|    1|          3|
    |gmem0_ARLEN     |   20|          4|   32|        128|
    |gmem0_ARLOCK    |   14|          3|    2|          6|
    |gmem0_ARPROT    |   14|          3|    3|          9|
    |gmem0_ARQOS     |   14|          3|    4|         12|
    |gmem0_ARREGION  |   14|          3|    4|         12|
    |gmem0_ARSIZE    |   14|          3|    3|          9|
    |gmem0_ARUSER    |   14|          3|    1|          3|
    |gmem0_ARVALID   |   20|          4|    1|          4|
    |gmem0_AWVALID   |    9|          2|    1|          2|
    |gmem0_BREADY    |    9|          2|    1|          2|
    |gmem0_RREADY    |   14|          3|    1|          3|
    |gmem0_WVALID    |    9|          2|    1|          2|
    |gmem0_blk_n_AR  |    9|          2|    1|          2|
    |in_1_address0   |   14|          3|    9|         27|
    |in_1_ce0        |   14|          3|    1|          3|
    |in_1_ce1        |    9|          2|    1|          2|
    |in_1_we0        |    9|          2|    1|          2|
    |in_1_we1        |    9|          2|    1|          2|
    |in_address0     |   14|          3|    9|         27|
    |in_ce0          |   14|          3|    1|          3|
    |in_ce1          |    9|          2|    1|          2|
    |in_we0          |    9|          2|    1|          2|
    |in_we1          |    9|          2|    1|          2|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  706|        152|  154|        621|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |  75|   0|   75|          0|
    |ap_done_reg                                                          |   1|   0|    1|          0|
    |ap_rst_n_inv                                                         |   1|   0|    1|          0|
    |ap_rst_reg_1                                                         |   1|   0|    1|          0|
    |ap_rst_reg_2                                                         |   1|   0|    1|          0|
    |buffer_result_read_reg_127                                           |  64|   0|   64|          0|
    |grp_compute_conv_fu_98_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_kernel_proj_Pipeline_init_in_VITIS_LOOP_42_1_fu_89_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_132                                                     |  58|   0|   58|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 203|   0|  203|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|   kernel_proj|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|   kernel_proj|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|   kernel_proj|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|   kernel_proj|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  512|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  512|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|         gmem0|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

