
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Thu Feb 06 09:59:48 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
WARNING: [HLS 200-40] In file included from kernel.cpp:1:
<stdin>:376:5: warning: expression result unused [-Wunused-value]
    0;
    ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 52483 ; free virtual = 55490
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 52482 ; free virtual = 55490
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 52488 ; free virtual = 55495
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_list_pop__dmemclass_node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemc' into '__dst_alloc_list_pop__dmemc' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'insert_node' (<stdin>:247) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'process_top' (<stdin>:425) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 52521 ; free virtual = 55550
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_list_pop__dmemclass_node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemc' into '__dst_alloc_list_pop__dmemc' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'insert_node' (<stdin>:247) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'process_top' (<stdin>:425) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 578.949 ; gain = 144.000 ; free physical = 52414 ; free virtual = 55489
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'substrings' as a bitwidth mismatch was detected between port 'substrings' and its bundle 'gmem' (8 vs. 32)(<stdin>:432:5). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemclass_node' to '__dst_alloc_malloc__' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemc' to '__dst_alloc_malloc__.1' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemclass_node' to '__dst_alloc_free__dm' (<stdin>:76:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 586.949 ; gain = 152.000 ; free physical = 52280 ; free virtual = 55401
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.1' to 'p_dst_alloc_malloc_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm' to 'p_dst_alloc_free_dm'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.8 seconds; current allocated memory: 138.957 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 139.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 139.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 140.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 141.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 142.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'build_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 142.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 142.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'query_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 142.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 143.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 143.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 144.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 144.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 144.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 145.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 145.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 146.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_1'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 149.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'node_count' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'process_top_mac_muladd_6ns_16s_9s_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_6ns_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_node'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 153.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'build_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_mac_muladd_6ns_16s_5ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_6ns_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'build_AhoCorasick'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 158.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'query_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_mac_muladd_6ns_16s_9s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'query_AhoCorasick'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 160.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 163.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_mac_muladd_6ns_16s_16ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 165.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/substring_length_p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/substrings' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/query' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/substring_indexes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/query_indexes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'substring_length_p', 'substrings', 'query', 'substring_indexes', 'query_indexes' and 'fallback' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_6ns_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 169.648 MB.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_1_p_dst_alloc_buckets_1_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_1_p_dmemc_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_4_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_5_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'build_AhoCorasick_queue_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemclass_node_da_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemclass_node_da_2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemc_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 658.949 ; gain = 224.000 ; free physical = 52207 ; free virtual = 55310
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 10:00:41 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1342.898 ; gain = 2.016 ; free physical = 51679 ; free virtual = 54840
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1343.898 ; gain = 1.000 ; free physical = 51489 ; free virtual = 54650
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Thu Feb  6 10:01:15 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Feb  6 10:01:15 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/runme.log
[Thu Feb  6 10:01:15 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1368.176 ; gain = 0.000 ; free physical = 49225 ; free virtual = 52612
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1144174 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1494.109 ; gain = 80.000 ; free physical = 49075 ; free virtual = 52495
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1143735-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1143735-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.859 ; gain = 133.750 ; free physical = 50916 ; free virtual = 54282
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.859 ; gain = 133.750 ; free physical = 50911 ; free virtual = 54278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.859 ; gain = 133.750 ; free physical = 50911 ; free virtual = 54278
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.578 ; gain = 0.000 ; free physical = 49466 ; free virtual = 52818
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.578 ; gain = 0.000 ; free physical = 49463 ; free virtual = 52815
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2523.578 ; gain = 0.000 ; free physical = 49462 ; free virtual = 52813
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2523.578 ; gain = 1109.469 ; free physical = 49458 ; free virtual = 52783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2523.578 ; gain = 1109.469 ; free physical = 49458 ; free virtual = 52783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2523.578 ; gain = 1109.469 ; free physical = 49460 ; free virtual = 52785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2523.578 ; gain = 1109.469 ; free physical = 49459 ; free virtual = 52785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2523.578 ; gain = 1109.469 ; free physical = 49436 ; free virtual = 52763
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2814.078 ; gain = 1399.969 ; free physical = 48234 ; free virtual = 51562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2814.078 ; gain = 1399.969 ; free physical = 48234 ; free virtual = 51562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2823.094 ; gain = 1408.984 ; free physical = 48234 ; free virtual = 51562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:47 . Memory (MB): peak = 2823.094 ; gain = 1408.984 ; free physical = 48232 ; free virtual = 51560
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:47 . Memory (MB): peak = 2823.094 ; gain = 1408.984 ; free physical = 48232 ; free virtual = 51560
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:01:47 . Memory (MB): peak = 2823.094 ; gain = 1408.984 ; free physical = 48232 ; free virtual = 51560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:01:47 . Memory (MB): peak = 2823.094 ; gain = 1408.984 ; free physical = 48232 ; free virtual = 51560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:01:47 . Memory (MB): peak = 2823.094 ; gain = 1408.984 ; free physical = 48232 ; free virtual = 51560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:01:47 . Memory (MB): peak = 2823.094 ; gain = 1408.984 ; free physical = 48232 ; free virtual = 51561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:01:47 . Memory (MB): peak = 2823.094 ; gain = 1408.984 ; free physical = 48232 ; free virtual = 51561
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:01:08 . Memory (MB): peak = 2823.094 ; gain = 433.266 ; free physical = 48261 ; free virtual = 51589
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:47 . Memory (MB): peak = 2823.102 ; gain = 1408.984 ; free physical = 48272 ; free virtual = 51600
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.008 ; gain = 0.000 ; free physical = 48164 ; free virtual = 51492
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:50 . Memory (MB): peak = 2888.008 ; gain = 1519.832 ; free physical = 48214 ; free virtual = 51542
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.008 ; gain = 0.000 ; free physical = 48214 ; free virtual = 51542
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 10:06:57 2020...
[Thu Feb  6 10:06:58 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:03:23 ; elapsed = 00:05:43 . Memory (MB): peak = 1610.871 ; gain = 0.000 ; free physical = 49882 ; free virtual = 53208
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 387 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2599.594 ; gain = 0.000 ; free physical = 50205 ; free virtual = 53522
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 10 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM64X1S => RAM64X1S (RAMS64E): 23 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 2599.594 ; gain = 988.723 ; free physical = 50205 ; free virtual = 53522
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb  6 10:07:41 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 5155 |     0 |   1182240 |  0.44 |
|   LUT as Logic             | 5000 |     0 |   1182240 |  0.42 |
|   LUT as Memory            |  155 |     0 |    591840 |  0.03 |
|     LUT as Distributed RAM |   87 |     0 |           |       |
|     LUT as Shift Register  |   68 |     0 |           |       |
| CLB Registers              | 5007 |     0 |   2364480 |  0.21 |
|   Register as Flip Flop    | 5007 |     0 |   2364480 |  0.21 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  243 |     0 |    147780 |  0.16 |
| F7 Muxes                   |   47 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 86    |          Yes |         Set |            - |
| 4921  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   57 |     0 |      2160 |  2.64 |
|   RAMB36/FIFO*    |   51 |     0 |      2160 |  2.36 |
|     RAMB36E2 only |   51 |       |           |       |
|   RAMB18          |   12 |     0 |      4320 |  0.28 |
|     RAMB18E2 only |   12 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   10 |     0 |      6840 |  0.15 |
|   DSP48E2 only |   10 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4921 |            Register |
| LUT6     | 1537 |                 CLB |
| LUT3     | 1344 |                 CLB |
| LUT4     | 1318 |                 CLB |
| LUT5     | 1101 |                 CLB |
| LUT2     |  568 |                 CLB |
| LUT1     |  246 |                 CLB |
| CARRY8   |  243 |                 CLB |
| FDSE     |   86 |            Register |
| SRL16E   |   68 |                 CLB |
| RAMS32   |   64 |                 CLB |
| RAMB36E2 |   51 |           Block Ram |
| MUXF7    |   47 |                 CLB |
| RAMS64E  |   23 |                 CLB |
| RAMB18E2 |   12 |           Block Ram |
| DSP48E2  |   10 |          Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:12 ; elapsed = 00:01:45 . Memory (MB): peak = 4144.965 ; gain = 1545.371 ; free physical = 47613 ; free virtual = 50930
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Thu Feb  6 10:09:26 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.553        0.000                      0                13763        0.048        0.000                      0                13763        1.155        0.000                       0                  5244  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.553        0.000                      0                13763        0.048        0.000                      0                13763        1.155        0.000                       0                  5244  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_31/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.140ns (48.285%)  route 1.221ns (51.715%))
  Logic Levels:           5  (LUT4=3 LUT5=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5293, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_31/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_31/DOUTADOUT[0]
                         net (fo=8, unplaced)         0.206     1.112    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_2_q0[31]
                         LUT4 (Prop_LUT4_I2_O)        0.048     1.160 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7/O
                         net (fo=1, unplaced)         0.187     1.347    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_7_n_6
                         LUT5 (Prop_LUT5_I4_O)        0.032     1.379 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3/O
                         net (fo=4, unplaced)         0.163     1.542    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3_n_6
                         LUT4 (Prop_LUT4_I0_O)        0.090     1.632 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_6_i_5/O
                         net (fo=8, unplaced)         0.215     1.847    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tail_fu_30_reg_0_sn_1
                         LUT4 (Prop_LUT4_I0_O)        0.032     1.879 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tail_fu_30[0]_i_2/O
                         net (fo=38, unplaced)        0.251     2.130    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tmp_78_reg_370_reg[0]
                         LUT5 (Prop_LUT5_I0_O)        0.032     2.162 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0_i_23/O
                         net (fo=4, unplaced)         0.199     2.361    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0_i_23_n_6
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5293, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                  0.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/p_rect_packed_top_L5_fu_54_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/p_rect_packed_var_L5_68_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_0_63_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.455%)  route 0.071ns (64.545%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5293, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/p_rect_packed_top_L5_fu_54_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/p_rect_packed_top_L5_fu_54_reg[3]/Q
                         net (fo=14, unplaced)        0.071     0.110    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/p_rect_packed_var_L5_68_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_0_63_0_0/A3
                         RAMS64E                                      r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/p_rect_packed_var_L5_68_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_0_63_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5293, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/p_rect_packed_var_L5_68_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_0_63_0_0/WCLK
                         RAMS64E                                      r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/p_rect_packed_var_L5_68_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.000     0.000    
                         RAMS64E (Hold_RAMS64E_CLK_ADR3)
                                                      0.062     0.062    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/p_rect_packed_var_L5_68_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_17/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_17/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_17/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4144.965 ; gain = 0.000 ; free physical = 47981 ; free virtual = 50920
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4176.980 ; gain = 0.000 ; free physical = 47953 ; free virtual = 50900
[Thu Feb  6 10:09:31 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/runme.log
[Thu Feb  6 10:09:31 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1372.148 ; gain = 0.000 ; free physical = 47331 ; free virtual = 50273
INFO: [Netlist 29-17] Analyzing 387 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.477 ; gain = 0.000 ; free physical = 45383 ; free virtual = 48330
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 10 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM64X1S => RAM64X1S (RAMS64E): 23 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 2608.477 ; gain = 1236.328 ; free physical = 45382 ; free virtual = 48329
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2772.191 ; gain = 88.031 ; free physical = 44860 ; free virtual = 47807

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 12e2f8aba

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2772.191 ; gain = 0.000 ; free physical = 44850 ; free virtual = 47797

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1229 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7d5a5e76

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2821.188 ; gain = 24.012 ; free physical = 44816 ; free virtual = 47763
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 12 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 3e77188e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2821.188 ; gain = 24.012 ; free physical = 44802 ; free virtual = 47750
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1175f7ddb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2821.188 ; gain = 24.012 ; free physical = 44805 ; free virtual = 47752
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1175f7ddb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2821.188 ; gain = 24.012 ; free physical = 44805 ; free virtual = 47752
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18fa0477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.188 ; gain = 24.012 ; free physical = 44803 ; free virtual = 47750
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18fa0477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2821.188 ; gain = 24.012 ; free physical = 44803 ; free virtual = 47750
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              12  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2821.188 ; gain = 0.000 ; free physical = 44803 ; free virtual = 47750
Ending Logic Optimization Task | Checksum: 18fa0477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2821.188 ; gain = 24.012 ; free physical = 44803 ; free virtual = 47750

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.553 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 63 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 126
Ending PowerOpt Patch Enables Task | Checksum: 1900e8b4c

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4517.129 ; gain = 0.000 ; free physical = 41980 ; free virtual = 44935
Ending Power Optimization Task | Checksum: 1900e8b4c

Time (s): cpu = 00:01:21 ; elapsed = 00:01:45 . Memory (MB): peak = 4517.129 ; gain = 1695.941 ; free physical = 41982 ; free virtual = 44937

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1900e8b4c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4517.129 ; gain = 0.000 ; free physical = 41979 ; free virtual = 44934

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4517.129 ; gain = 0.000 ; free physical = 41978 ; free virtual = 44933
Ending Netlist Obfuscation Task | Checksum: feddfe99

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4517.129 ; gain = 0.000 ; free physical = 41973 ; free virtual = 44929
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:55 . Memory (MB): peak = 4517.129 ; gain = 1883.902 ; free physical = 41971 ; free virtual = 44926
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4517.129 ; gain = 0.000 ; free physical = 41967 ; free virtual = 44923
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4517.129 ; gain = 0.000 ; free physical = 42074 ; free virtual = 45038
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4517.129 ; gain = 0.000 ; free physical = 42084 ; free virtual = 45042
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4517.129 ; gain = 0.000 ; free physical = 41691 ; free virtual = 44650
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4517.129 ; gain = 0.000 ; free physical = 41688 ; free virtual = 44646
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d907ccb7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4517.129 ; gain = 0.000 ; free physical = 41688 ; free virtual = 44646
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4517.129 ; gain = 0.000 ; free physical = 41687 ; free virtual = 44645

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3b1e457d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4517.129 ; gain = 0.000 ; free physical = 41579 ; free virtual = 44537

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: faf81df5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4517.129 ; gain = 0.000 ; free physical = 41500 ; free virtual = 44458

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: faf81df5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4517.129 ; gain = 0.000 ; free physical = 41500 ; free virtual = 44458
Phase 1 Placer Initialization | Checksum: faf81df5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4517.129 ; gain = 0.000 ; free physical = 41500 ; free virtual = 44458

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: dc0ffdb5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 4517.129 ; gain = 0.000 ; free physical = 41202 ; free virtual = 44160

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/queue_we0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_6_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_1[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_2__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_1[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_3__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_1[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_5__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/WEA[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_31__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_1[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_4__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ap_CS_fsm_reg[8]_rep__0_1[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_386/ram_reg_0_i_7__1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 4 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell bd_0_i/hls_inst/inst/tmp_12_reg_735_reg. No change.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_insert_node_fu_309/tmp_55_reg_1147_reg. 15 registers were pushed out.
INFO: [Physopt 32-457] Pass 2. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg. No change.
INFO: [Physopt 32-666] Processed cell bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 3 nets or cells. Created 46 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4517.129 ; gain = 0.000 ; free physical = 41739 ; free virtual = 44703
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4517.129 ; gain = 0.000 ; free physical = 41740 ; free virtual = 44704

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |           46  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           46  |              0  |                     3  |           0  |           7  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 135424f41

Time (s): cpu = 00:01:28 ; elapsed = 00:00:56 . Memory (MB): peak = 4517.129 ; gain = 0.000 ; free physical = 41736 ; free virtual = 44701
Phase 2 Global Placement | Checksum: cc05f638

Time (s): cpu = 00:01:36 ; elapsed = 00:00:59 . Memory (MB): peak = 4533.137 ; gain = 16.008 ; free physical = 41752 ; free virtual = 44717

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cc05f638

Time (s): cpu = 00:01:36 ; elapsed = 00:00:59 . Memory (MB): peak = 4533.137 ; gain = 16.008 ; free physical = 41756 ; free virtual = 44721

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12de40e41

Time (s): cpu = 00:01:39 ; elapsed = 00:01:00 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41709 ; free virtual = 44674

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 116d8e05f

Time (s): cpu = 00:01:40 ; elapsed = 00:01:01 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41699 ; free virtual = 44664

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 4eb2a2e9

Time (s): cpu = 00:01:40 ; elapsed = 00:01:01 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41700 ; free virtual = 44665

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 12868276d

Time (s): cpu = 00:01:42 ; elapsed = 00:01:02 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41701 ; free virtual = 44664

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 11bf84df8

Time (s): cpu = 00:01:45 ; elapsed = 00:01:04 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41672 ; free virtual = 44635

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1555a7931

Time (s): cpu = 00:01:45 ; elapsed = 00:01:04 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41676 ; free virtual = 44639

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 15ecc40e3

Time (s): cpu = 00:01:47 ; elapsed = 00:01:06 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41591 ; free virtual = 44554

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1a4391188

Time (s): cpu = 00:01:50 ; elapsed = 00:01:07 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41629 ; free virtual = 44592

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 2046878d0

Time (s): cpu = 00:01:51 ; elapsed = 00:01:08 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41691 ; free virtual = 44654

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 13db8ac03

Time (s): cpu = 00:01:52 ; elapsed = 00:01:08 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41691 ; free virtual = 44653

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: d9efa154

Time (s): cpu = 00:02:02 ; elapsed = 00:01:12 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41683 ; free virtual = 44646
Phase 3 Detail Placement | Checksum: d9efa154

Time (s): cpu = 00:02:02 ; elapsed = 00:01:12 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41683 ; free virtual = 44646

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: a4f140fe

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: a4f140fe

Time (s): cpu = 00:02:12 ; elapsed = 00:01:15 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41683 ; free virtual = 44645

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: a4f140fe

Time (s): cpu = 00:02:12 ; elapsed = 00:01:16 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41675 ; free virtual = 44638
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.036. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.036. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: f8869d62

Time (s): cpu = 00:02:57 ; elapsed = 00:02:02 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41206 ; free virtual = 44169
Phase 4.1.1 Post Placement Optimization | Checksum: f8869d62

Time (s): cpu = 00:02:58 ; elapsed = 00:02:02 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41273 ; free virtual = 44236
Phase 4.1 Post Commit Optimization | Checksum: f8869d62

Time (s): cpu = 00:02:58 ; elapsed = 00:02:02 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41273 ; free virtual = 44235

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f8869d62

Time (s): cpu = 00:02:58 ; elapsed = 00:02:03 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41323 ; free virtual = 44285

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f8869d62

Time (s): cpu = 00:03:30 ; elapsed = 00:02:35 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41150 ; free virtual = 44113

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41150 ; free virtual = 44113
Phase 4.4 Final Placement Cleanup | Checksum: e4e4e806

Time (s): cpu = 00:03:30 ; elapsed = 00:02:35 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41152 ; free virtual = 44115
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e4e4e806

Time (s): cpu = 00:03:30 ; elapsed = 00:02:35 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41163 ; free virtual = 44126
Ending Placer Task | Checksum: abcd6d15

Time (s): cpu = 00:03:31 ; elapsed = 00:02:35 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41432 ; free virtual = 44395
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:38 ; elapsed = 00:02:42 . Memory (MB): peak = 4597.168 ; gain = 80.039 ; free physical = 41432 ; free virtual = 44395
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41432 ; free virtual = 44395
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41424 ; free virtual = 44391
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41407 ; free virtual = 44387
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.81 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41370 ; free virtual = 44339
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.30 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41421 ; free virtual = 44390
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41396 ; free virtual = 44365

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.036 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2500724d0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41245 ; free virtual = 44214
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.036 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 2500724d0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41292 ; free virtual = 44261

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 2500724d0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41292 ; free virtual = 44261

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 2500724d0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41292 ; free virtual = 44261

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 2500724d0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41292 ; free virtual = 44261

Phase 6 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 6 DSP Register Optimization | Checksum: 2500724d0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41292 ; free virtual = 44261

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 7 BRAM Register Optimization | Checksum: 2500724d0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41292 ; free virtual = 44261

Phase 8 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 8 URAM Register Optimization | Checksum: 2500724d0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41292 ; free virtual = 44261

Phase 9 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 9 Shift Register Optimization | Checksum: 2500724d0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41292 ; free virtual = 44261

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 10 Critical Pin Optimization | Checksum: 2500724d0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41292 ; free virtual = 44261

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 2500724d0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41292 ; free virtual = 44261

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 2500724d0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41292 ; free virtual = 44261
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41292 ; free virtual = 44261
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.036 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41292 ; free virtual = 44261
Ending Physical Synthesis Task | Checksum: 2500724d0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41292 ; free virtual = 44261
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41348 ; free virtual = 44317
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41347 ; free virtual = 44316
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41342 ; free virtual = 44316
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 4597.168 ; gain = 0.000 ; free physical = 41437 ; free virtual = 44423
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9ff8a090 ConstDB: 0 ShapeSum: c47ce96d RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 11617c93c

Time (s): cpu = 00:04:08 ; elapsed = 00:02:58 . Memory (MB): peak = 5514.875 ; gain = 917.707 ; free physical = 40828 ; free virtual = 43772
Post Restoration Checksum: NetGraph: 91f39691 NumContArr: 842432ab Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11617c93c

Time (s): cpu = 00:04:09 ; elapsed = 00:02:58 . Memory (MB): peak = 5514.875 ; gain = 917.707 ; free physical = 40828 ; free virtual = 43773

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11617c93c

Time (s): cpu = 00:04:09 ; elapsed = 00:02:59 . Memory (MB): peak = 5514.875 ; gain = 917.707 ; free physical = 40692 ; free virtual = 43636

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11617c93c

Time (s): cpu = 00:04:09 ; elapsed = 00:02:59 . Memory (MB): peak = 5514.875 ; gain = 917.707 ; free physical = 40692 ; free virtual = 43636

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 11617c93c

Time (s): cpu = 00:04:15 ; elapsed = 00:03:06 . Memory (MB): peak = 5616.590 ; gain = 1019.422 ; free physical = 40670 ; free virtual = 43614

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1ff4868c8

Time (s): cpu = 00:04:23 ; elapsed = 00:03:08 . Memory (MB): peak = 5616.590 ; gain = 1019.422 ; free physical = 40674 ; free virtual = 43619
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.151  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 19fc9b3a3

Time (s): cpu = 00:04:27 ; elapsed = 00:03:09 . Memory (MB): peak = 5616.590 ; gain = 1019.422 ; free physical = 40662 ; free virtual = 43607

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14a59b600

Time (s): cpu = 00:04:50 ; elapsed = 00:03:21 . Memory (MB): peak = 5621.363 ; gain = 1024.195 ; free physical = 40595 ; free virtual = 43539

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1603
 Number of Nodes with overlaps = 165
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.069  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1562e8bb6

Time (s): cpu = 00:05:25 ; elapsed = 00:03:40 . Memory (MB): peak = 5621.363 ; gain = 1024.195 ; free physical = 40568 ; free virtual = 43512

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: f5a0818f

Time (s): cpu = 00:05:26 ; elapsed = 00:03:41 . Memory (MB): peak = 5621.363 ; gain = 1024.195 ; free physical = 40561 ; free virtual = 43506
Phase 4 Rip-up And Reroute | Checksum: f5a0818f

Time (s): cpu = 00:05:26 ; elapsed = 00:03:41 . Memory (MB): peak = 5621.363 ; gain = 1024.195 ; free physical = 40561 ; free virtual = 43506

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f5a0818f

Time (s): cpu = 00:05:26 ; elapsed = 00:03:41 . Memory (MB): peak = 5621.363 ; gain = 1024.195 ; free physical = 40561 ; free virtual = 43505

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f5a0818f

Time (s): cpu = 00:05:26 ; elapsed = 00:03:41 . Memory (MB): peak = 5621.363 ; gain = 1024.195 ; free physical = 40560 ; free virtual = 43505
Phase 5 Delay and Skew Optimization | Checksum: f5a0818f

Time (s): cpu = 00:05:26 ; elapsed = 00:03:41 . Memory (MB): peak = 5621.363 ; gain = 1024.195 ; free physical = 40560 ; free virtual = 43505

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14ac9d23a

Time (s): cpu = 00:05:30 ; elapsed = 00:03:42 . Memory (MB): peak = 5621.363 ; gain = 1024.195 ; free physical = 40575 ; free virtual = 43520
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.069  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14ac9d23a

Time (s): cpu = 00:05:30 ; elapsed = 00:03:42 . Memory (MB): peak = 5621.363 ; gain = 1024.195 ; free physical = 40575 ; free virtual = 43519
Phase 6 Post Hold Fix | Checksum: 14ac9d23a

Time (s): cpu = 00:05:30 ; elapsed = 00:03:42 . Memory (MB): peak = 5621.363 ; gain = 1024.195 ; free physical = 40575 ; free virtual = 43519

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.137761 %
  Global Horizontal Routing Utilization  = 0.135356 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e779b00c

Time (s): cpu = 00:05:34 ; elapsed = 00:03:44 . Memory (MB): peak = 5621.363 ; gain = 1024.195 ; free physical = 40525 ; free virtual = 43472

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e779b00c

Time (s): cpu = 00:05:34 ; elapsed = 00:03:44 . Memory (MB): peak = 5621.363 ; gain = 1024.195 ; free physical = 40521 ; free virtual = 43468

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e779b00c

Time (s): cpu = 00:05:35 ; elapsed = 00:03:45 . Memory (MB): peak = 5621.363 ; gain = 1024.195 ; free physical = 40537 ; free virtual = 43484

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.069  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e779b00c

Time (s): cpu = 00:05:35 ; elapsed = 00:03:45 . Memory (MB): peak = 5621.363 ; gain = 1024.195 ; free physical = 40551 ; free virtual = 43498
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:35 ; elapsed = 00:03:45 . Memory (MB): peak = 5621.363 ; gain = 1024.195 ; free physical = 40745 ; free virtual = 43692

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:43 ; elapsed = 00:03:52 . Memory (MB): peak = 5621.363 ; gain = 1024.195 ; free physical = 40745 ; free virtual = 43692
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5621.363 ; gain = 0.000 ; free physical = 40745 ; free virtual = 43692
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5621.363 ; gain = 0.000 ; free physical = 40739 ; free virtual = 43690
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5621.363 ; gain = 0.000 ; free physical = 40722 ; free virtual = 43690
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 5709.406 ; gain = 88.043 ; free physical = 40725 ; free virtual = 43678
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5709.406 ; gain = 0.000 ; free physical = 40683 ; free virtual = 43635
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
139 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 5709.406 ; gain = 0.000 ; free physical = 40663 ; free virtual = 43621
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 5709.406 ; gain = 0.000 ; free physical = 40675 ; free virtual = 43632
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 10:20:27 2020...
[Thu Feb  6 10:20:33 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:11:03 . Memory (MB): peak = 4176.980 ; gain = 0.000 ; free physical = 44031 ; free virtual = 46975
INFO: [Netlist 29-17] Analyzing 387 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.87 . Memory (MB): peak = 4232.988 ; gain = 11.000 ; free physical = 43733 ; free virtual = 46682
Restored from archive | CPU: 0.870000 secs | Memory: 12.525879 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.87 . Memory (MB): peak = 4232.988 ; gain = 11.000 ; free physical = 43733 ; free virtual = 46682
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4232.988 ; gain = 0.000 ; free physical = 43733 ; free virtual = 46682
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 10 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM64X1S => RAM64X1S (RAMS64E): 23 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 4232.988 ; gain = 56.008 ; free physical = 43733 ; free virtual = 46682
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       21786 :
       # of nets not needing routing.......... :       12075 :
           # of internally routed nets........ :       10440 :
           # of nets with no loads............ :        1470 :
           # of implicitly routed ports....... :         165 :
       # of routable nets..................... :        9711 :
           # of fully routed nets............. :        9711 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Thu Feb  6 10:20:47 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.815ns (27.901%)  route 2.106ns (72.099%))
  Logic Levels:           8  (CARRY8=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/ap_clk
    SLICE_X26Y243        FDRE                                         r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y243        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.070     0.070 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676_reg[14]/Q
                         net (fo=4, routed)           0.204     0.274    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676[14]
    SLICE_X25Y243        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.135     0.409 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_35/O
                         net (fo=3, routed)           0.309     0.718    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_35_n_6
    SLICE_X23Y248        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.081     0.799 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_21/O
                         net (fo=4, routed)           0.048     0.847    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_21_n_6
    SLICE_X23Y248        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.032     0.879 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_5/O
                         net (fo=2, routed)           0.154     1.033    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_5_n_6
    SLICE_X25Y248        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.113     1.146 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_13/O
                         net (fo=1, routed)           0.029     1.175    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_13_n_6
    SLICE_X25Y248        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.167     1.342 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry/O[5]
                         net (fo=2, routed)           0.121     1.463    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_143_i_fu_397_p4[1]
    SLICE_X26Y248        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.114     1.577 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/ram_reg_bram_0_i_62/O
                         net (fo=1, routed)           0.999     2.576    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/grp_insert_node_fu_309_p_dst_alloc_node_spl_address0[1]
    SLICE_X58Y247        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.048     2.624 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_29/O
                         net (fo=1, routed)           0.012     2.636    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_29_n_6
    SLICE_X58Y247        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.055     2.691 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_7__1/O
                         net (fo=1, routed)           0.230     2.921    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ADDRARDADDR[1]
    RAMB18_X4Y98         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ap_clk
    RAMB18_X4Y98         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB18_X4Y98         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.256     3.009    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          3.009    
                         arrival time                          -2.921    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.701ns (24.502%)  route 2.160ns (75.498%))
  Logic Levels:           8  (CARRY8=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/ap_clk
    SLICE_X26Y243        FDRE                                         r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y243        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.070     0.070 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676_reg[14]/Q
                         net (fo=4, routed)           0.204     0.274    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676[14]
    SLICE_X25Y243        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.135     0.409 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_35/O
                         net (fo=3, routed)           0.309     0.718    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_35_n_6
    SLICE_X23Y248        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.081     0.799 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_21/O
                         net (fo=4, routed)           0.048     0.847    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_21_n_6
    SLICE_X23Y248        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.032     0.879 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_5/O
                         net (fo=2, routed)           0.154     1.033    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_5_n_6
    SLICE_X25Y248        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.113     1.146 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_13/O
                         net (fo=1, routed)           0.029     1.175    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_13_n_6
    SLICE_X25Y248        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.137     1.312 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry/O[4]
                         net (fo=2, routed)           1.022     2.334    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_143_i_fu_397_p4[0]
    SLICE_X58Y248        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.032     2.366 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/ram_reg_bram_0_i_64/O
                         net (fo=1, routed)           0.132     2.498    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/grp_insert_node_fu_309_p_dst_alloc_node_spl_address0[0]
    SLICE_X58Y246        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.047     2.545 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_31__0/O
                         net (fo=1, routed)           0.012     2.557    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_31__0_n_6
    SLICE_X58Y246        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     2.611 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_8__1/O
                         net (fo=1, routed)           0.250     2.861    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ADDRARDADDR[0]
    RAMB18_X4Y98         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ap_clk
    RAMB18_X4Y98         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB18_X4Y98         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.302     2.963    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          2.963    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_3/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 1.081ns (38.483%)  route 1.728ns (61.517%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X1Y52         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_14/DOUTADOUT[0]
                         net (fo=9, routed)           0.546     1.452    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0[14]
    SLICE_X20Y231        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.047     1.499 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3/O
                         net (fo=4, routed)           0.263     1.762    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm[11]_i_3_n_6
    SLICE_X20Y220        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.048     1.810 f  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_6_i_5/O
                         net (fo=8, routed)           0.056     1.866    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tail_fu_30_reg_0_sn_1
    SLICE_X20Y220        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.031     1.897 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tail_fu_30[0]_i_2/O
                         net (fo=38, routed)          0.109     2.006    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/tmp_78_reg_370_reg[0]
    SLICE_X20Y222        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.049     2.055 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_3_i_3/O
                         net (fo=4, routed)           0.754     2.809    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_3_i_3_n_6
    RAMB36_X0Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ap_clk
    RAMB36_X0Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_3/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X0Y51         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/queue_U/build_AhoCorasick_queue_ram_U/ram_reg_bram_3
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/psdsp_7/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/psdsp_21/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 1.259ns (39.641%)  route 1.917ns (60.359%))
  Logic Levels:           6  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/ap_clk
    SLICE_X31Y230        FDRE                                         r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/psdsp_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y230        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     0.066 f  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/psdsp_7/Q
                         net (fo=1, routed)           1.009     1.075    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/A[8]
    DSP48E2_X8Y88        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[8]_A2_DATA[8])
                                                      0.155     1.230 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     1.230    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X8Y88        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.060     1.290 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     1.290    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X8Y88        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[9])
                                                      0.403     1.693 f  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     1.693    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_MULTIPLIER.U<9>
    DSP48E2_X8Y88        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.035     1.728 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     1.728    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_M_DATA.U_DATA<9>
    DSP48E2_X8Y88        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.451     2.179 f  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     2.179    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_ALU.ALU_OUT<9>
    DSP48E2_X8Y88        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.089     2.268 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.908     3.176    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/psdsp_n_21
    SLICE_X47Y221        FDRE                                         r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/psdsp_21/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/ap_clk
    SLICE_X47Y221        FDRE                                         r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/psdsp_21/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X47Y221        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.024     3.289    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/psdsp_21
  -------------------------------------------------------------------
                         required time                          3.289    
                         arrival time                          -3.176    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.798ns (27.584%)  route 2.095ns (72.416%))
  Logic Levels:           9  (CARRY8=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/ap_clk
    SLICE_X26Y243        FDRE                                         r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y243        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.070     0.070 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676_reg[14]/Q
                         net (fo=4, routed)           0.204     0.274    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676[14]
    SLICE_X25Y243        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.135     0.409 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_35/O
                         net (fo=3, routed)           0.309     0.718    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_35_n_6
    SLICE_X23Y248        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.081     0.799 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_21/O
                         net (fo=4, routed)           0.048     0.847    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_21_n_6
    SLICE_X23Y248        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.032     0.879 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_5/O
                         net (fo=2, routed)           0.154     1.033    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_5_n_6
    SLICE_X25Y248        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.113     1.146 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_13/O
                         net (fo=1, routed)           0.029     1.175    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_13_n_6
    SLICE_X25Y248        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.145     1.320 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry/CO[7]
                         net (fo=1, routed)           0.023     1.343    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_n_6
    SLICE_X25Y249        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     1.410 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry__0/O[2]
                         net (fo=2, routed)           0.174     1.584    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_143_i_fu_397_p4[6]
    SLICE_X27Y247        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.047     1.631 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/ram_reg_bram_0_i_52/O
                         net (fo=1, routed)           0.219     1.850    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/grp_insert_node_fu_309_p_dst_alloc_node_spl_address0[6]
    SLICE_X31Y247        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.047     1.897 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_19__1/O
                         net (fo=1, routed)           0.029     1.926    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_19__1_n_6
    SLICE_X31Y247        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.061     1.987 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_2__1/O
                         net (fo=1, routed)           0.906     2.893    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ADDRARDADDR[6]
    RAMB18_X4Y98         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ap_clk
    RAMB18_X4Y98         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB18_X4Y98         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.254     3.011    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          3.011    
                         arrival time                          -2.893    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.926ns (31.821%)  route 1.984ns (68.179%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ap_clk
    RAMB18_X4Y98         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y98         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[2])
                                                      0.790     0.790 r  bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/DOUTADOUT[2]
                         net (fo=4, routed)           0.973     1.763    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/DOUTADOUT[2]
    SLICE_X35Y244        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.031     1.794 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/ram_reg_bram_0_i_76/O
                         net (fo=1, routed)           0.146     1.940    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/grp_insert_node_fu_309_p_dst_alloc_node_spl_d0[2]
    SLICE_X36Y244        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.047     1.987 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_43__0/O
                         net (fo=1, routed)           0.020     2.007    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_43__0_n_6
    SLICE_X36Y244        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.058     2.065 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_14__1/O
                         net (fo=1, routed)           0.845     2.910    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/DINADIN[2]
    RAMB18_X4Y98         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ap_clk
    RAMB18_X4Y98         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB18_X4Y98         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[2])
                                                     -0.237     3.028    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          3.028    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/DINADIN[6]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.920ns (31.208%)  route 2.028ns (68.792%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ap_clk
    RAMB18_X4Y98         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y98         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[6])
                                                      0.783     0.783 r  bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/DOUTADOUT[6]
                         net (fo=4, routed)           0.918     1.701    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/DOUTADOUT[6]
    SLICE_X35Y244        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.032     1.733 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/ram_reg_bram_0_i_68/O
                         net (fo=1, routed)           0.187     1.920    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/grp_insert_node_fu_309_p_dst_alloc_node_spl_d0[6]
    SLICE_X36Y243        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.047     1.967 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_35__0/O
                         net (fo=1, routed)           0.020     1.987    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_35__0_n_6
    SLICE_X36Y243        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.058     2.045 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_10__1/O
                         net (fo=1, routed)           0.903     2.948    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/DINADIN[6]
    RAMB18_X4Y98         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ap_clk
    RAMB18_X4Y98         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB18_X4Y98         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[6])
                                                     -0.195     3.070    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          3.070    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.770ns (26.570%)  route 2.128ns (73.430%))
  Logic Levels:           8  (CARRY8=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/ap_clk
    SLICE_X26Y243        FDRE                                         r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y243        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.070     0.070 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676_reg[14]/Q
                         net (fo=4, routed)           0.204     0.274    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676[14]
    SLICE_X25Y243        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.135     0.409 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_35/O
                         net (fo=3, routed)           0.309     0.718    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_35_n_6
    SLICE_X23Y248        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.081     0.799 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_21/O
                         net (fo=4, routed)           0.048     0.847    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_21_n_6
    SLICE_X23Y248        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.032     0.879 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_5/O
                         net (fo=2, routed)           0.154     1.033    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_5_n_6
    SLICE_X25Y248        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.113     1.146 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_13/O
                         net (fo=1, routed)           0.029     1.175    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_13_n_6
    SLICE_X25Y248        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[6])
                                                      0.157     1.332 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry/O[6]
                         net (fo=2, routed)           0.219     1.551    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_143_i_fu_397_p4[2]
    SLICE_X26Y248        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.047     1.598 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/ram_reg_bram_0_i_60/O
                         net (fo=1, routed)           0.903     2.501    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/grp_insert_node_fu_309_p_dst_alloc_node_spl_address0[2]
    SLICE_X58Y247        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.081     2.582 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_27/O
                         net (fo=1, routed)           0.012     2.594    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_27_n_6
    SLICE_X58Y247        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     2.648 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_6__1/O
                         net (fo=1, routed)           0.250     2.898    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ADDRARDADDR[2]
    RAMB18_X4Y98         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ap_clk
    RAMB18_X4Y98         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB18_X4Y98         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.232     3.033    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          3.033    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.837ns (29.266%)  route 2.023ns (70.734%))
  Logic Levels:           9  (CARRY8=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/ap_clk
    SLICE_X26Y243        FDRE                                         r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y243        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.070     0.070 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676_reg[14]/Q
                         net (fo=4, routed)           0.204     0.274    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676[14]
    SLICE_X25Y243        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.135     0.409 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_35/O
                         net (fo=3, routed)           0.309     0.718    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_35_n_6
    SLICE_X23Y248        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.081     0.799 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_21/O
                         net (fo=4, routed)           0.048     0.847    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_21_n_6
    SLICE_X23Y248        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.032     0.879 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_5/O
                         net (fo=2, routed)           0.154     1.033    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_5_n_6
    SLICE_X25Y248        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.113     1.146 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_13/O
                         net (fo=1, routed)           0.029     1.175    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_13_n_6
    SLICE_X25Y248        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.145     1.320 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry/CO[7]
                         net (fo=1, routed)           0.023     1.343    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_n_6
    SLICE_X25Y249        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.073     1.416 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry__0/O[1]
                         net (fo=2, routed)           0.172     1.588    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_143_i_fu_397_p4[5]
    SLICE_X27Y247        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.049     1.637 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/ram_reg_bram_0_i_54/O
                         net (fo=1, routed)           0.215     1.852    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/grp_insert_node_fu_309_p_dst_alloc_node_spl_address0[5]
    SLICE_X31Y248        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.081     1.933 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_21__0/O
                         net (fo=1, routed)           0.020     1.953    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_21__0_n_6
    SLICE_X31Y248        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.058     2.011 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_3__1/O
                         net (fo=1, routed)           0.849     2.860    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ADDRARDADDR[5]
    RAMB18_X4Y98         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ap_clk
    RAMB18_X4Y98         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB18_X4Y98         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.241     3.024    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          3.024    
                         arrival time                          -2.860    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/psdsp_15/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/psdsp_22/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 1.262ns (40.462%)  route 1.857ns (59.538%))
  Logic Levels:           6  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/ap_clk
    SLICE_X30Y228        FDRE                                         r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/psdsp_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y228        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.069     0.069 f  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/psdsp_15/Q
                         net (fo=1, routed)           0.999     1.068    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/A[0]
    DSP48E2_X8Y88        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.155     1.223 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     1.223    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X8Y88        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.060     1.283 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     1.283    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X8Y88        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[8])
                                                      0.403     1.686 f  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     1.686    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_MULTIPLIER.U<8>
    DSP48E2_X8Y88        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.035     1.721 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     1.721    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_M_DATA.U_DATA<8>
    DSP48E2_X8Y88        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.451     2.172 f  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     2.172    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y88        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.089     2.261 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/tmp_81_reg_318_reg/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.858     3.119    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/psdsp_n_22
    SLICE_X47Y221        FDRE                                         r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/psdsp_22/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/ap_clk
    SLICE_X47Y221        FDRE                                         r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/psdsp_22/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X47Y221        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.023     3.288    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_398/psdsp_22
  -------------------------------------------------------------------
                         required time                          3.288    
                         arrival time                          -3.119    
  -------------------------------------------------------------------
                         slack                                  0.169    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb  6 10:20:48 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 5065 |     0 |   1182240 |  0.43 |
|   LUT as Logic             | 4970 |     0 |   1182240 |  0.42 |
|   LUT as Memory            |   95 |     0 |    591840 |  0.02 |
|     LUT as Distributed RAM |   55 |     0 |           |       |
|     LUT as Shift Register  |   40 |     0 |           |       |
| CLB Registers              | 5053 |     0 |   2364480 |  0.21 |
|   Register as Flip Flop    | 5053 |     0 |   2364480 |  0.21 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  243 |     0 |    147780 |  0.16 |
| F7 Muxes                   |   47 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 86    |          Yes |         Set |            - |
| 4967  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1143 |     0 |    147780 |  0.77 |
|   CLBL                                     |  540 |     0 |           |       |
|   CLBM                                     |  603 |     0 |           |       |
| LUT as Logic                               | 4970 |     0 |   1182240 |  0.42 |
|   using O5 output only                     |   43 |       |           |       |
|   using O6 output only                     | 3795 |       |           |       |
|   using O5 and O6                          | 1132 |       |           |       |
| LUT as Memory                              |   95 |     0 |    591840 |  0.02 |
|   LUT as Distributed RAM                   |   55 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   23 |       |           |       |
|     using O5 and O6                        |   32 |       |           |       |
|   LUT as Shift Register                    |   40 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   12 |       |           |       |
|     using O5 and O6                        |   28 |       |           |       |
| CLB Registers                              | 5053 |     0 |   2364480 |  0.21 |
|   Register driven from within the CLB      | 2735 |       |           |       |
|   Register driven from outside the CLB     | 2318 |       |           |       |
|     LUT in front of the register is unused | 1602 |       |           |       |
|     LUT in front of the register is used   |  716 |       |           |       |
| Unique Control Sets                        |  171 |       |    295560 |  0.06 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   57 |     0 |      2160 |  2.64 |
|   RAMB36/FIFO*    |   51 |     0 |      2160 |  2.36 |
|     RAMB36E2 only |   51 |       |           |       |
|   RAMB18          |   12 |     0 |      4320 |  0.28 |
|     RAMB18E2 only |   12 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   10 |     0 |      6840 |  0.15 |
|   DSP48E2 only |   10 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4967 |            Register |
| LUT6     | 1537 |                 CLB |
| LUT3     | 1344 |                 CLB |
| LUT4     | 1318 |                 CLB |
| LUT5     | 1101 |                 CLB |
| LUT2     |  568 |                 CLB |
| CARRY8   |  243 |                 CLB |
| LUT1     |  234 |                 CLB |
| FDSE     |   86 |            Register |
| SRL16E   |   68 |                 CLB |
| RAMS32   |   64 |                 CLB |
| RAMB36E2 |   51 |           Block Ram |
| MUXF7    |   47 |                 CLB |
| RAMS64E  |   23 |                 CLB |
| RAMB18E2 |   12 |           Block Ram |
| DSP48E2  |   10 |          Arithmetic |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        | 1143 |    0 |    0 |   2.32 |   0.00 |   0.00 |
|   CLBL                     |  540 |    0 |    0 |   2.20 |   0.00 |   0.00 |
|   CLBM                     |  603 |    0 |    0 |   2.45 |   0.00 |   0.00 |
| CLB LUTs                   | 5065 |    0 |    0 |   1.29 |   0.00 |   0.00 |
|   LUT as Logic             | 4970 |    0 |    0 |   1.26 |   0.00 |   0.00 |
|   LUT as Memory            |   95 |    0 |    0 |   0.05 |   0.00 |   0.00 |
|     LUT as Distributed RAM |   55 |    0 |    0 |   0.03 |   0.00 |   0.00 |
|     LUT as Shift Register  |   40 |    0 |    0 |   0.02 |   0.00 |   0.00 |
| CLB Registers              | 5053 |    0 |    0 |   0.64 |   0.00 |   0.00 |
| CARRY8                     |  243 |    0 |    0 |   0.49 |   0.00 |   0.00 |
| F7 Muxes                   |   47 |    0 |    0 |   0.02 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |   57 |    0 |    0 |   7.92 |   0.00 |   0.00 |
|   RAMB36/FIFO              |   51 |    0 |    0 |   7.08 |   0.00 |   0.00 |
|   RAMB18                   |   12 |    0 |    0 |   0.83 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |   10 |    0 |    0 |   0.44 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |  171 |    0 |    0 |   0.17 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Thu Feb  6 10:20:49 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.088        0.000                      0                13725        0.028        0.000                      0                13725        1.155        0.000                       0                  5288  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.088        0.000                      0                13725        0.028        0.000                      0                13725        1.155        0.000                       0                  5288  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.815ns (27.901%)  route 2.106ns (72.099%))
  Logic Levels:           8  (CARRY8=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/ap_clk
    SLICE_X26Y243        FDRE                                         r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y243        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.070     0.070 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676_reg[14]/Q
                         net (fo=4, routed)           0.204     0.274    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i6_reg_676[14]
    SLICE_X25Y243        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.135     0.409 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_35/O
                         net (fo=3, routed)           0.309     0.718    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_35_n_6
    SLICE_X23Y248        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.081     0.799 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_21/O
                         net (fo=4, routed)           0.048     0.847    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_21_n_6
    SLICE_X23Y248        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.032     0.879 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_5/O
                         net (fo=2, routed)           0.154     1.033    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_5_n_6
    SLICE_X25Y248        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.113     1.146 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_13/O
                         net (fo=1, routed)           0.029     1.175    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry_i_13_n_6
    SLICE_X25Y248        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.167     1.342 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_i7_cast_fu_391_p2_carry/O[5]
                         net (fo=2, routed)           0.121     1.463    bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/tmp_143_i_fu_397_p4[1]
    SLICE_X26Y248        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.114     1.577 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_309/grp_p_dst_alloc_malloc_s_fu_561/ram_reg_bram_0_i_62/O
                         net (fo=1, routed)           0.999     2.576    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/grp_insert_node_fu_309_p_dst_alloc_node_spl_address0[1]
    SLICE_X58Y247        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.048     2.624 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_29/O
                         net (fo=1, routed)           0.012     2.636    bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_29_n_6
    SLICE_X58Y247        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.055     2.691 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_338/grp_p_dst_alloc_free_dm_fu_193/ram_reg_bram_0_i_7__1/O
                         net (fo=1, routed)           0.230     2.921    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ADDRARDADDR[1]
    RAMB18_X4Y98         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ap_clk
    RAMB18_X4Y98         RAMB18E2                                     r  bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB18_X4Y98         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.256     3.009    bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          3.009    
                         arrival time                          -2.921    
  -------------------------------------------------------------------
                         slack                                  0.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/process_top_control_s_axi_U/int_fallback_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/fallback1_reg_676_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.075ns  (logic 0.039ns (52.000%)  route 0.036ns (48.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     0.000    bd_0_i/hls_inst/inst/process_top_control_s_axi_U/ap_clk
    SLICE_X26Y191        FDRE                                         r  bd_0_i/hls_inst/inst/process_top_control_s_axi_U/int_fallback_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y191        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/process_top_control_s_axi_U/int_fallback_reg[16]/Q
                         net (fo=3, routed)           0.036     0.075    bd_0_i/hls_inst/inst/fallback[16]
    SLICE_X26Y190        FDRE                                         r  bd_0_i/hls_inst/inst/fallback1_reg_676_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5339, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y190        FDRE                                         r  bd_0_i/hls_inst/inst/fallback1_reg_676_reg[14]/C
                         clock pessimism              0.000     0.000    
    SLICE_X26Y190        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/fallback1_reg_676_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X1Y38  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_17/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X1Y38  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_17/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X1Y38  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_17/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=0.087645, worst hold slack (WHS)=0.028000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (12 bram18) + 2 * (51 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 5065 5053 10 114 0 40 1143 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Thu Feb 06 10:20:49 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1143
LUT:           5065
FF:            5053
DSP:             10
BRAM:           114
SRL:             40
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.747
CP achieved post-implementation:    3.212
Timing met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_1024/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 10:20:49 2020...
INFO: [HLS 200-112] Total elapsed time: 1262.33 seconds; peak allocated memory: 169.648 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Feb  6 10:20:50 2020...
