REG = MIO_BOOT_REG_CFG0 0x8001180000000000    MEMORY   8
REG_FIELD = MIO_BOOT_REG_CFG0 dmack 43 42, tim_mult 41 40, rd_dly 39 37, sam 36 36, we_ext 35 34, oe_ext 33 32, en 31 31, orbit 30 30, ale 29 29, width 28 28, size 27 16, base 15 0

REG = LMC0_BIST_CTL 0x80011800880000F0 MEMORY 8
REG_FIELD = LMC0_BIST_CTL start 0 0

REG = LMC0_BIST_RESULT 0x80011800880000F8 MEMORY 8
REG_FIELD = LMC0_BIST_RESULT mwf 8 8, mwd 7 5, mwc 4 4, mrf 3 3, mrd 2 0

REG = LMC0_COMP_CTL 0x8001180088000028 MEMORY 8
REG_FIELD = LMC0_COMP_CTL nctl_csr 31 28, nctl_dat 19 16, pctl_csr 15 12, pctl_dat 4 0

REG = LMC0_CTL 0x8001180088000010 MEMORY 8
REG_FIELD = LMC0_CTL ddr__nctl 31 28, ddr__pctl 27 24, slow_scf 23 23, xor_bank 22 22, max_write_batch 21 18, pll_bypass 16 16, rdimm_ena 15 15, r2r_slot 14 14, inorder_mwf 13 13, inorder_mrf 12 12, dreset 11 11, mode32b 10 10, fprch2 9 9, bprch 8 8, sil_lat 7 6, tskw 5 4, qs_dic 3 2, dic 1 0

REG = LMC0_CTL1 0x8001180088000090 MEMORY 8
REG_FIELD = LMC0_CTL1 sil_mode 9 9, dcc_enable 8 8, data_layout 1 0

REG = LMC0_DCLK_CNT_HI 0x8001180088000070 MEMORY 8
REG_FIELD = LMC0_DCLK_CNT_HI dclkcnt_hi 31 0

REG = LMC0_DCLK_CNT_LO 0x8001180088000068 MEMORY 8
REG_FIELD = LMC0_DCLK_CNT_LO dclkcnt_lo 31 0

REG = LMC0_DDR2_CTL 0x8001180088000018 MEMORY 8
REG_FIELD = LMC0_DDR2_CTL bank8 31 31, burst8 30 30, addlat 29 27, pocas 26 26, bwcnt 25 25, twr 24 22, silo_hc 21 21, ddr_eof 20 17, tfaw 16 12, crip_mode 11 11, ddr2t 10 10, odt_ena 9 9, qdll_ena 8 8, dll90_vlu 7 3, dll90_byp 2 2, rdqs 1 1, ddr2 0 0

REG = LMC0_DELAY_CFG 0x8001180088000088 MEMORY 8
REG_FIELD = LMC0_DELAY_CFG dq 13 10, cmd 8 5, clk 3 0

REG = LMC0_DUAL_MEMCFG 0x8001180088000098 MEMORY 8
REG_FIELD = LMC0_DUAL_MEMCFG bank8 19 19, row_lsb 18 16, cs_mask 7 0

REG = LMC0_ECC_SYND 0x8001180088000038 MEMORY 8
REG_FIELD = LMC0_ECC_SYND mrdsyn3 31 24, mrdsyn2 23 16, mrdsyn1 15 8, mrdsyn0 7 0

REG = LMC0_FADR 0x8001180088000020 MEMORY 8
REG_FIELD = LMC0_FADR fdimm 31 30, fbunk 29 29, fbank 28 26, frow 25 12, fcol 11 0

REG = LMC0_IFB_CNT_HI 0x8001180088000050 MEMORY 8
REG_FIELD = LMC0_IFB_CNT_HI ifbcnt_hi 31 0

REG = LMC0_IFB_CNT_LO 0x8001180088000048 MEMORY 8
REG_FIELD = LMC0_IFB_CNT_LO ifbcnt_lo 31 0

REG = LMC0_MEM_CFG0 0x8001180088000000 MEMORY 8
REG_FIELD = LMC0_MEM_CFG0 reset 31 31, silo_qc 30 30, bunk_ena 29 29, ded_err 28 25, sec_err 24 21, intr_ded_ena 20 20, intr_sec_ena 19 19, tcl 18 15, ref_int 14 9, pbank_lsb 8 5, row_lsb 4 2, ecc_ena 1 1, init_start 0 0

REG = LMC0_MEM_CFG1 0x8001180088000008 MEMORY 8
REG_FIELD = LMC0_MEM_CFG1 comp_bypass 31 31, trrd 30 28, caslat 27 25, tmrd 24 22, trfc 21 17, trp 16 13, twtr 12 9, trcd 8 5, tras 4 0

REG = LMC0_OPS_CNT_HI 0x8001180088000060 MEMORY 8
REG_FIELD = LMC0_OPS_CNT_HI opscnt_hi 31 0

REG = LMC0_OPS_CNT_LO 0x8001180088000058 MEMORY 8
REG_FIELD = LMC0_OPS_CNT_LO opscnt_lo 31 0

REG = LMC0_PLL_CTL 0x80011800880000A8 MEMORY 8
REG_FIELD = LMC0_PLL_CTL fasten_n 28 28, div_reset 27 27, reset_n 26 26, clkf 25 14, clkr 13 8, en16 5 5, en12 4 4, en8 3 3, en6 2 2, en4 1 1, en2 0 0

REG = LMC0_PLL_STATUS 0x80011800880000B0 MEMORY 8
REG_FIELD = LMC0_PLL_STATUS ddr__nctl 31 27, ddr__pctl 26 22, rfslip 1 1, fbslip 0 0

REG = LMC0_RODT_COMP_CTL 0x80011800880000A0 MEMORY 8
REG_FIELD = LMC0_RODT_COMP_CTL enable 16 16, nctl 11 8, pctl 4 0

REG = LMC0_RODT_CTL 0x8001180088000078 MEMORY 8
REG_FIELD = LMC0_RODT_CTL rodt_hi3 31 28, rodt_hi2 27 24, rodt_hi1 23 20, rodt_hi0 19 16, rodt_lo3 15 12, rodt_lo2 11 8, rodt_lo1 7 4, rodt_lo0 3 0

REG = LMC0_WODT_CTL0 0x8001180088000030 MEMORY 8
REG_FIELD = LMC0_WODT_CTL0 wodt_hi3 31 28, wodt_hi2 27 24, wodt_hi1 23 20, wodt_hi0 19 16, wodt_lo3 15 12, wodt_lo2 11 8, wodt_lo1 7 4, wodt_lo0 3 0

REG_WINDOW = LMC0 MIO_BOOT_REG_CFG0, LMC0_BIST_CTL, LMC0_BIST_RESULT, LMC0_COMP_CTL, LMC0_CTL, LMC0_CTL1, LMC0_DCLK_CNT_HI, LMC0_DCLK_CNT_LO, LMC0_DDR2_CTL, LMC0_DELAY_CFG, LMC0_DUAL_MEMCFG, LMC0_ECC_SYND, LMC0_FADR, LMC0_IFB_CNT_HI, LMC0_IFB_CNT_LO, LMC0_MEM_CFG0, LMC0_MEM_CFG1, LMC0_OPS_CNT_HI, LMC0_OPS_CNT_LO, LMC0_PLL_CTL, LMC0_PLL_STATUS, LMC0_RODT_COMP_CTL, LMC0_RODT_CTL, LMC0_WODT_CTL0

