#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001c84b338930 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001c84b3cd350_0 .net "PC", 31 0, L_000001c84b450470;  1 drivers
v000001c84b3cd030_0 .net "cycles_consumed", 31 0, v000001c84b3cd170_0;  1 drivers
v000001c84b3cd210_0 .var "input_clk", 0 0;
v000001c84b3cd670_0 .var "rst", 0 0;
S_000001c84b169f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001c84b338930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001c84b309f30 .functor NOR 1, v000001c84b3cd210_0, v000001c84b3bac60_0, C4<0>, C4<0>;
L_000001c84b308e20 .functor AND 1, v000001c84b39f480_0, v000001c84b39f340_0, C4<1>, C4<1>;
L_000001c84b308aa0 .functor AND 1, L_000001c84b308e20, L_000001c84b3cd710, C4<1>, C4<1>;
L_000001c84b3099f0 .functor AND 1, v000001c84b38df80_0, v000001c84b38eca0_0, C4<1>, C4<1>;
L_000001c84b3092f0 .functor AND 1, L_000001c84b3099f0, L_000001c84b3cd7b0, C4<1>, C4<1>;
L_000001c84b309fa0 .functor AND 1, v000001c84b3bb700_0, v000001c84b3b92c0_0, C4<1>, C4<1>;
L_000001c84b308f00 .functor AND 1, L_000001c84b309fa0, L_000001c84b3cd850, C4<1>, C4<1>;
L_000001c84b3086b0 .functor AND 1, v000001c84b39f480_0, v000001c84b39f340_0, C4<1>, C4<1>;
L_000001c84b309520 .functor AND 1, L_000001c84b3086b0, L_000001c84b3cda30, C4<1>, C4<1>;
L_000001c84b309670 .functor AND 1, v000001c84b38df80_0, v000001c84b38eca0_0, C4<1>, C4<1>;
L_000001c84b309750 .functor AND 1, L_000001c84b309670, L_000001c84b3cdcb0, C4<1>, C4<1>;
L_000001c84b309a60 .functor AND 1, v000001c84b3bb700_0, v000001c84b3b92c0_0, C4<1>, C4<1>;
L_000001c84b309b40 .functor AND 1, L_000001c84b309a60, L_000001c84b3cdd50, C4<1>, C4<1>;
L_000001c84b3d6a50 .functor NOT 1, L_000001c84b309f30, C4<0>, C4<0>, C4<0>;
L_000001c84b3d5d30 .functor NOT 1, L_000001c84b309f30, C4<0>, C4<0>, C4<0>;
L_000001c84b3ec370 .functor NOT 1, L_000001c84b309f30, C4<0>, C4<0>, C4<0>;
L_000001c84b3ed090 .functor NOT 1, L_000001c84b309f30, C4<0>, C4<0>, C4<0>;
L_000001c84b3ecf40 .functor NOT 1, L_000001c84b309f30, C4<0>, C4<0>, C4<0>;
L_000001c84b450470 .functor BUFZ 32, v000001c84b3b7a60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c84b3bd320_0 .net "EX1_ALU_OPER1", 31 0, L_000001c84b3d6c80;  1 drivers
v000001c84b3bdb40_0 .net "EX1_ALU_OPER2", 31 0, L_000001c84b3ebff0;  1 drivers
v000001c84b3bc420_0 .net "EX1_PC", 31 0, v000001c84b3a1140_0;  1 drivers
v000001c84b3bbd40_0 .net "EX1_PFC", 31 0, v000001c84b3a0e20_0;  1 drivers
v000001c84b3bd5a0_0 .net "EX1_PFC_to_IF", 31 0, L_000001c84b3c9c50;  1 drivers
v000001c84b3be180_0 .net "EX1_forward_to_B", 31 0, v000001c84b3a02e0_0;  1 drivers
v000001c84b3bcd80_0 .net "EX1_is_beq", 0 0, v000001c84b3a16e0_0;  1 drivers
v000001c84b3bd0a0_0 .net "EX1_is_bne", 0 0, v000001c84b3a0920_0;  1 drivers
v000001c84b3bca60_0 .net "EX1_is_jal", 0 0, v000001c84b3a0380_0;  1 drivers
v000001c84b3bd640_0 .net "EX1_is_jr", 0 0, v000001c84b3a0a60_0;  1 drivers
v000001c84b3bc380_0 .net "EX1_is_oper2_immed", 0 0, v000001c84b3a0420_0;  1 drivers
v000001c84b3bcf60_0 .net "EX1_memread", 0 0, v000001c84b3a04c0_0;  1 drivers
v000001c84b3bc240_0 .net "EX1_memwrite", 0 0, v000001c84b3a0560_0;  1 drivers
v000001c84b3bdaa0_0 .net "EX1_opcode", 11 0, v000001c84b3a1000_0;  1 drivers
v000001c84b3bbf20_0 .net "EX1_predicted", 0 0, v000001c84b3a0600_0;  1 drivers
v000001c84b3bc560_0 .net "EX1_rd_ind", 4 0, v000001c84b3a0c40_0;  1 drivers
v000001c84b3bbde0_0 .net "EX1_rd_indzero", 0 0, v000001c84b3a0ec0_0;  1 drivers
v000001c84b3bde60_0 .net "EX1_regwrite", 0 0, v000001c84b3a06a0_0;  1 drivers
v000001c84b3bd000_0 .net "EX1_rs1", 31 0, v000001c84b3a0ce0_0;  1 drivers
v000001c84b3bd8c0_0 .net "EX1_rs1_ind", 4 0, v000001c84b3a10a0_0;  1 drivers
v000001c84b3bbb60_0 .net "EX1_rs2", 31 0, v000001c84b3a1320_0;  1 drivers
v000001c84b3bddc0_0 .net "EX1_rs2_ind", 4 0, v000001c84b3a11e0_0;  1 drivers
v000001c84b3bc4c0_0 .net "EX1_rs2_out", 31 0, L_000001c84b3ebc00;  1 drivers
v000001c84b3bd3c0_0 .net "EX2_ALU_OPER1", 31 0, v000001c84b39f2a0_0;  1 drivers
v000001c84b3bcb00_0 .net "EX2_ALU_OPER2", 31 0, v000001c84b39f200_0;  1 drivers
v000001c84b3be220_0 .net "EX2_ALU_OUT", 31 0, L_000001c84b3ca1f0;  1 drivers
v000001c84b3bd460_0 .net "EX2_PC", 31 0, v000001c84b39e120_0;  1 drivers
v000001c84b3bce20_0 .net "EX2_PFC_to_IF", 31 0, v000001c84b39e260_0;  1 drivers
v000001c84b3bd140_0 .net "EX2_forward_to_B", 31 0, v000001c84b39fde0_0;  1 drivers
v000001c84b3be0e0_0 .net "EX2_is_beq", 0 0, v000001c84b39ef80_0;  1 drivers
v000001c84b3bdf00_0 .net "EX2_is_bne", 0 0, v000001c84b39fe80_0;  1 drivers
v000001c84b3bcba0_0 .net "EX2_is_jal", 0 0, v000001c84b39e440_0;  1 drivers
v000001c84b3bdc80_0 .net "EX2_is_jr", 0 0, v000001c84b39dae0_0;  1 drivers
v000001c84b3bc600_0 .net "EX2_is_oper2_immed", 0 0, v000001c84b39dd60_0;  1 drivers
v000001c84b3bcc40_0 .net "EX2_memread", 0 0, v000001c84b39f020_0;  1 drivers
v000001c84b3bbe80_0 .net "EX2_memwrite", 0 0, v000001c84b39e300_0;  1 drivers
v000001c84b3be040_0 .net "EX2_opcode", 11 0, v000001c84b39f3e0_0;  1 drivers
v000001c84b3bc6a0_0 .net "EX2_predicted", 0 0, v000001c84b39f160_0;  1 drivers
v000001c84b3bc2e0_0 .net "EX2_rd_ind", 4 0, v000001c84b39e4e0_0;  1 drivers
v000001c84b3bda00_0 .net "EX2_rd_indzero", 0 0, v000001c84b39f340_0;  1 drivers
v000001c84b3bc740_0 .net "EX2_regwrite", 0 0, v000001c84b39f480_0;  1 drivers
v000001c84b3bbac0_0 .net "EX2_rs1", 31 0, v000001c84b39dc20_0;  1 drivers
v000001c84b3bbc00_0 .net "EX2_rs1_ind", 4 0, v000001c84b39dcc0_0;  1 drivers
v000001c84b3bdbe0_0 .net "EX2_rs2_ind", 4 0, v000001c84b39e3a0_0;  1 drivers
v000001c84b3bbfc0_0 .net "EX2_rs2_out", 31 0, v000001c84b39de00_0;  1 drivers
v000001c84b3bc7e0_0 .net "ID_INST", 31 0, v000001c84b3aa1b0_0;  1 drivers
v000001c84b3bd1e0_0 .net "ID_PC", 31 0, v000001c84b3a9d50_0;  1 drivers
v000001c84b3bc880_0 .net "ID_PFC_to_EX", 31 0, L_000001c84b3cfdd0;  1 drivers
v000001c84b3bbca0_0 .net "ID_PFC_to_IF", 31 0, L_000001c84b3d0370;  1 drivers
v000001c84b3bd820_0 .net "ID_forward_to_B", 31 0, L_000001c84b3d0410;  1 drivers
v000001c84b3bd280_0 .net "ID_is_beq", 0 0, L_000001c84b3d0050;  1 drivers
v000001c84b3bc060_0 .net "ID_is_bne", 0 0, L_000001c84b3d0190;  1 drivers
v000001c84b3bc920_0 .net "ID_is_j", 0 0, L_000001c84b3d0b90;  1 drivers
v000001c84b3bc100_0 .net "ID_is_jal", 0 0, L_000001c84b3d09b0;  1 drivers
v000001c84b3bcce0_0 .net "ID_is_jr", 0 0, L_000001c84b3d0230;  1 drivers
v000001c84b3bc9c0_0 .net "ID_is_oper2_immed", 0 0, L_000001c84b3d5b70;  1 drivers
v000001c84b3bd780_0 .net "ID_memread", 0 0, L_000001c84b3d0870;  1 drivers
v000001c84b3bd960_0 .net "ID_memwrite", 0 0, L_000001c84b3d0af0;  1 drivers
v000001c84b3bdd20_0 .net "ID_opcode", 11 0, v000001c84b3b8be0_0;  1 drivers
v000001c84b3bc1a0_0 .net "ID_predicted", 0 0, v000001c84b3a39f0_0;  1 drivers
v000001c84b3be9a0_0 .net "ID_rd_ind", 4 0, v000001c84b3b8aa0_0;  1 drivers
v000001c84b3be400_0 .net "ID_regwrite", 0 0, L_000001c84b3d0cd0;  1 drivers
v000001c84b3be540_0 .net "ID_rs1", 31 0, v000001c84b3a9850_0;  1 drivers
v000001c84b3be860_0 .net "ID_rs1_ind", 4 0, v000001c84b3b7b00_0;  1 drivers
v000001c84b3be2c0_0 .net "ID_rs2", 31 0, v000001c84b3a9210_0;  1 drivers
v000001c84b3be7c0_0 .net "ID_rs2_ind", 4 0, v000001c84b3b6f20_0;  1 drivers
v000001c84b3be360_0 .net "IF_INST", 31 0, L_000001c84b3d6660;  1 drivers
v000001c84b3be720_0 .net "IF_pc", 31 0, v000001c84b3b7a60_0;  1 drivers
v000001c84b3be5e0_0 .net "MEM_ALU_OUT", 31 0, v000001c84b38eb60_0;  1 drivers
v000001c84b3be4a0_0 .net "MEM_Data_mem_out", 31 0, v000001c84b3b9860_0;  1 drivers
v000001c84b3be680_0 .net "MEM_memread", 0 0, v000001c84b38f1a0_0;  1 drivers
v000001c84b3be900_0 .net "MEM_memwrite", 0 0, v000001c84b38e2a0_0;  1 drivers
v000001c84b3cd3f0_0 .net "MEM_opcode", 11 0, v000001c84b38e480_0;  1 drivers
v000001c84b3cdf30_0 .net "MEM_rd_ind", 4 0, v000001c84b390140_0;  1 drivers
v000001c84b3cbc30_0 .net "MEM_rd_indzero", 0 0, v000001c84b38eca0_0;  1 drivers
v000001c84b3cbeb0_0 .net "MEM_regwrite", 0 0, v000001c84b38df80_0;  1 drivers
v000001c84b3cd490_0 .net "MEM_rs2", 31 0, v000001c84b38e520_0;  1 drivers
v000001c84b3cce50_0 .net "PC", 31 0, L_000001c84b450470;  alias, 1 drivers
v000001c84b3cddf0_0 .net "STALL_ID1_FLUSH", 0 0, v000001c84b3a45d0_0;  1 drivers
v000001c84b3cc3b0_0 .net "STALL_ID2_FLUSH", 0 0, v000001c84b3a27d0_0;  1 drivers
v000001c84b3cde90_0 .net "STALL_IF_FLUSH", 0 0, v000001c84b3a6650_0;  1 drivers
v000001c84b3cc4f0_0 .net "WB_ALU_OUT", 31 0, v000001c84b3bb200_0;  1 drivers
v000001c84b3cd0d0_0 .net "WB_Data_mem_out", 31 0, v000001c84b3ba580_0;  1 drivers
v000001c84b3cd8f0_0 .net "WB_memread", 0 0, v000001c84b3bb840_0;  1 drivers
v000001c84b3cd5d0_0 .net "WB_rd_ind", 4 0, v000001c84b3bb660_0;  1 drivers
v000001c84b3cdfd0_0 .net "WB_rd_indzero", 0 0, v000001c84b3b92c0_0;  1 drivers
v000001c84b3cbaf0_0 .net "WB_regwrite", 0 0, v000001c84b3bb700_0;  1 drivers
v000001c84b3cb870_0 .net "Wrong_prediction", 0 0, L_000001c84b3ecfb0;  1 drivers
v000001c84b3cb910_0 .net *"_ivl_1", 0 0, L_000001c84b308e20;  1 drivers
v000001c84b3cbb90_0 .net *"_ivl_13", 0 0, L_000001c84b309fa0;  1 drivers
v000001c84b3cc770_0 .net *"_ivl_14", 0 0, L_000001c84b3cd850;  1 drivers
v000001c84b3ccd10_0 .net *"_ivl_19", 0 0, L_000001c84b3086b0;  1 drivers
v000001c84b3ccb30_0 .net *"_ivl_2", 0 0, L_000001c84b3cd710;  1 drivers
v000001c84b3ccef0_0 .net *"_ivl_20", 0 0, L_000001c84b3cda30;  1 drivers
v000001c84b3cc810_0 .net *"_ivl_25", 0 0, L_000001c84b309670;  1 drivers
v000001c84b3cc8b0_0 .net *"_ivl_26", 0 0, L_000001c84b3cdcb0;  1 drivers
v000001c84b3cc130_0 .net *"_ivl_31", 0 0, L_000001c84b309a60;  1 drivers
v000001c84b3cd530_0 .net *"_ivl_32", 0 0, L_000001c84b3cdd50;  1 drivers
v000001c84b3cc450_0 .net *"_ivl_40", 31 0, L_000001c84b3d0d70;  1 drivers
L_000001c84b3f0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3cbcd0_0 .net *"_ivl_43", 26 0, L_000001c84b3f0c58;  1 drivers
L_000001c84b3f0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3cc310_0 .net/2u *"_ivl_44", 31 0, L_000001c84b3f0ca0;  1 drivers
v000001c84b3cbd70_0 .net *"_ivl_52", 31 0, L_000001c84b442470;  1 drivers
L_000001c84b3f0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3cdc10_0 .net *"_ivl_55", 26 0, L_000001c84b3f0d30;  1 drivers
L_000001c84b3f0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3cc590_0 .net/2u *"_ivl_56", 31 0, L_000001c84b3f0d78;  1 drivers
v000001c84b3cb9b0_0 .net *"_ivl_7", 0 0, L_000001c84b3099f0;  1 drivers
v000001c84b3cba50_0 .net *"_ivl_8", 0 0, L_000001c84b3cd7b0;  1 drivers
v000001c84b3cdb70_0 .net "alu_selA", 1 0, L_000001c84b3cd990;  1 drivers
v000001c84b3cbe10_0 .net "alu_selB", 1 0, L_000001c84b3d02d0;  1 drivers
v000001c84b3cdad0_0 .net "clk", 0 0, L_000001c84b309f30;  1 drivers
v000001c84b3cd170_0 .var "cycles_consumed", 31 0;
v000001c84b3cc630_0 .net "exhaz", 0 0, L_000001c84b3092f0;  1 drivers
v000001c84b3cbff0_0 .net "exhaz2", 0 0, L_000001c84b309750;  1 drivers
v000001c84b3cc950_0 .net "hlt", 0 0, v000001c84b3bac60_0;  1 drivers
v000001c84b3cbf50_0 .net "idhaz", 0 0, L_000001c84b308aa0;  1 drivers
v000001c84b3cc090_0 .net "idhaz2", 0 0, L_000001c84b309520;  1 drivers
v000001c84b3cc1d0_0 .net "if_id_write", 0 0, v000001c84b3a5cf0_0;  1 drivers
v000001c84b3cc270_0 .net "input_clk", 0 0, v000001c84b3cd210_0;  1 drivers
v000001c84b3cc6d0_0 .net "is_branch_and_taken", 0 0, L_000001c84b3d5630;  1 drivers
v000001c84b3cc9f0_0 .net "memhaz", 0 0, L_000001c84b308f00;  1 drivers
v000001c84b3cca90_0 .net "memhaz2", 0 0, L_000001c84b309b40;  1 drivers
v000001c84b3cd2b0_0 .net "pc_src", 2 0, L_000001c84b3ceed0;  1 drivers
v000001c84b3ccbd0_0 .net "pc_write", 0 0, v000001c84b3a7230_0;  1 drivers
v000001c84b3ccc70_0 .net "rst", 0 0, v000001c84b3cd670_0;  1 drivers
v000001c84b3ccdb0_0 .net "store_rs2_forward", 1 0, L_000001c84b3ce9d0;  1 drivers
v000001c84b3ccf90_0 .net "wdata_to_reg_file", 31 0, L_000001c84b3ed1e0;  1 drivers
E_000001c84b32b230/0 .event negedge, v000001c84b3a2c30_0;
E_000001c84b32b230/1 .event posedge, v000001c84b38fd80_0;
E_000001c84b32b230 .event/or E_000001c84b32b230/0, E_000001c84b32b230/1;
L_000001c84b3cd710 .cmp/eq 5, v000001c84b39e4e0_0, v000001c84b3a10a0_0;
L_000001c84b3cd7b0 .cmp/eq 5, v000001c84b390140_0, v000001c84b3a10a0_0;
L_000001c84b3cd850 .cmp/eq 5, v000001c84b3bb660_0, v000001c84b3a10a0_0;
L_000001c84b3cda30 .cmp/eq 5, v000001c84b39e4e0_0, v000001c84b3a11e0_0;
L_000001c84b3cdcb0 .cmp/eq 5, v000001c84b390140_0, v000001c84b3a11e0_0;
L_000001c84b3cdd50 .cmp/eq 5, v000001c84b3bb660_0, v000001c84b3a11e0_0;
L_000001c84b3d0d70 .concat [ 5 27 0 0], v000001c84b3b8aa0_0, L_000001c84b3f0c58;
L_000001c84b3d0e10 .cmp/ne 32, L_000001c84b3d0d70, L_000001c84b3f0ca0;
L_000001c84b442470 .concat [ 5 27 0 0], v000001c84b39e4e0_0, L_000001c84b3f0d30;
L_000001c84b441930 .cmp/ne 32, L_000001c84b442470, L_000001c84b3f0d78;
S_000001c84b0ed800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001c84b169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001c84b309210 .functor NOT 1, L_000001c84b3092f0, C4<0>, C4<0>, C4<0>;
L_000001c84b309360 .functor AND 1, L_000001c84b308f00, L_000001c84b309210, C4<1>, C4<1>;
L_000001c84b309600 .functor OR 1, L_000001c84b308aa0, L_000001c84b309360, C4<0>, C4<0>;
L_000001c84b3093d0 .functor OR 1, L_000001c84b308aa0, L_000001c84b3092f0, C4<0>, C4<0>;
v000001c84b327640_0 .net *"_ivl_12", 0 0, L_000001c84b3093d0;  1 drivers
v000001c84b326c40_0 .net *"_ivl_2", 0 0, L_000001c84b309210;  1 drivers
v000001c84b3269c0_0 .net *"_ivl_5", 0 0, L_000001c84b309360;  1 drivers
v000001c84b326ec0_0 .net *"_ivl_7", 0 0, L_000001c84b309600;  1 drivers
v000001c84b327a00_0 .net "alu_selA", 1 0, L_000001c84b3cd990;  alias, 1 drivers
v000001c84b3282c0_0 .net "exhaz", 0 0, L_000001c84b3092f0;  alias, 1 drivers
v000001c84b327320_0 .net "idhaz", 0 0, L_000001c84b308aa0;  alias, 1 drivers
v000001c84b328540_0 .net "memhaz", 0 0, L_000001c84b308f00;  alias, 1 drivers
L_000001c84b3cd990 .concat8 [ 1 1 0 0], L_000001c84b309600, L_000001c84b3093d0;
S_000001c84b0ed990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001c84b169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001c84b309c20 .functor NOT 1, L_000001c84b309750, C4<0>, C4<0>, C4<0>;
L_000001c84b309c90 .functor AND 1, L_000001c84b309b40, L_000001c84b309c20, C4<1>, C4<1>;
L_000001c84b30a1d0 .functor OR 1, L_000001c84b309520, L_000001c84b309c90, C4<0>, C4<0>;
L_000001c84b30a080 .functor NOT 1, v000001c84b3a0420_0, C4<0>, C4<0>, C4<0>;
L_000001c84b308640 .functor AND 1, L_000001c84b30a1d0, L_000001c84b30a080, C4<1>, C4<1>;
L_000001c84b308720 .functor OR 1, L_000001c84b309520, L_000001c84b309750, C4<0>, C4<0>;
L_000001c84b308790 .functor NOT 1, v000001c84b3a0420_0, C4<0>, C4<0>, C4<0>;
L_000001c84b308870 .functor AND 1, L_000001c84b308720, L_000001c84b308790, C4<1>, C4<1>;
v000001c84b328360_0 .net "EX1_is_oper2_immed", 0 0, v000001c84b3a0420_0;  alias, 1 drivers
v000001c84b328180_0 .net *"_ivl_11", 0 0, L_000001c84b308640;  1 drivers
v000001c84b327aa0_0 .net *"_ivl_16", 0 0, L_000001c84b308720;  1 drivers
v000001c84b326920_0 .net *"_ivl_17", 0 0, L_000001c84b308790;  1 drivers
v000001c84b3266a0_0 .net *"_ivl_2", 0 0, L_000001c84b309c20;  1 drivers
v000001c84b327b40_0 .net *"_ivl_20", 0 0, L_000001c84b308870;  1 drivers
v000001c84b328040_0 .net *"_ivl_5", 0 0, L_000001c84b309c90;  1 drivers
v000001c84b327be0_0 .net *"_ivl_7", 0 0, L_000001c84b30a1d0;  1 drivers
v000001c84b327c80_0 .net *"_ivl_8", 0 0, L_000001c84b30a080;  1 drivers
v000001c84b327000_0 .net "alu_selB", 1 0, L_000001c84b3d02d0;  alias, 1 drivers
v000001c84b327d20_0 .net "exhaz", 0 0, L_000001c84b309750;  alias, 1 drivers
v000001c84b326740_0 .net "idhaz", 0 0, L_000001c84b309520;  alias, 1 drivers
v000001c84b326a60_0 .net "memhaz", 0 0, L_000001c84b309b40;  alias, 1 drivers
L_000001c84b3d02d0 .concat8 [ 1 1 0 0], L_000001c84b308640, L_000001c84b308870;
S_000001c84b0e69c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001c84b169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001c84b30a4e0 .functor NOT 1, L_000001c84b309750, C4<0>, C4<0>, C4<0>;
L_000001c84b30a550 .functor AND 1, L_000001c84b309b40, L_000001c84b30a4e0, C4<1>, C4<1>;
L_000001c84b30a240 .functor OR 1, L_000001c84b309520, L_000001c84b30a550, C4<0>, C4<0>;
L_000001c84b30a400 .functor OR 1, L_000001c84b309520, L_000001c84b309750, C4<0>, C4<0>;
v000001c84b326ba0_0 .net *"_ivl_12", 0 0, L_000001c84b30a400;  1 drivers
v000001c84b326ce0_0 .net *"_ivl_2", 0 0, L_000001c84b30a4e0;  1 drivers
v000001c84b327dc0_0 .net *"_ivl_5", 0 0, L_000001c84b30a550;  1 drivers
v000001c84b326d80_0 .net *"_ivl_7", 0 0, L_000001c84b30a240;  1 drivers
v000001c84b326e20_0 .net "exhaz", 0 0, L_000001c84b309750;  alias, 1 drivers
v000001c84b326f60_0 .net "idhaz", 0 0, L_000001c84b309520;  alias, 1 drivers
v000001c84b2b2f30_0 .net "memhaz", 0 0, L_000001c84b309b40;  alias, 1 drivers
v000001c84b2b3890_0 .net "store_rs2_forward", 1 0, L_000001c84b3ce9d0;  alias, 1 drivers
L_000001c84b3ce9d0 .concat8 [ 1 1 0 0], L_000001c84b30a240, L_000001c84b30a400;
S_000001c84b0e6b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001c84b169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001c84b2b2530_0 .net "EX_ALU_OUT", 31 0, L_000001c84b3ca1f0;  alias, 1 drivers
v000001c84b2b3930_0 .net "EX_memread", 0 0, v000001c84b39f020_0;  alias, 1 drivers
v000001c84b28eaf0_0 .net "EX_memwrite", 0 0, v000001c84b39e300_0;  alias, 1 drivers
v000001c84b28f1d0_0 .net "EX_opcode", 11 0, v000001c84b39f3e0_0;  alias, 1 drivers
v000001c84b38ed40_0 .net "EX_rd_ind", 4 0, v000001c84b39e4e0_0;  alias, 1 drivers
v000001c84b38f600_0 .net "EX_rd_indzero", 0 0, L_000001c84b441930;  1 drivers
v000001c84b38ede0_0 .net "EX_regwrite", 0 0, v000001c84b39f480_0;  alias, 1 drivers
v000001c84b38e660_0 .net "EX_rs2_out", 31 0, v000001c84b39de00_0;  alias, 1 drivers
v000001c84b38eb60_0 .var "MEM_ALU_OUT", 31 0;
v000001c84b38f1a0_0 .var "MEM_memread", 0 0;
v000001c84b38e2a0_0 .var "MEM_memwrite", 0 0;
v000001c84b38e480_0 .var "MEM_opcode", 11 0;
v000001c84b390140_0 .var "MEM_rd_ind", 4 0;
v000001c84b38eca0_0 .var "MEM_rd_indzero", 0 0;
v000001c84b38df80_0 .var "MEM_regwrite", 0 0;
v000001c84b38e520_0 .var "MEM_rs2", 31 0;
v000001c84b38ee80_0 .net "clk", 0 0, L_000001c84b3ed090;  1 drivers
v000001c84b38fd80_0 .net "rst", 0 0, v000001c84b3cd670_0;  alias, 1 drivers
E_000001c84b32ae70 .event posedge, v000001c84b38fd80_0, v000001c84b38ee80_0;
S_000001c84b159aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001c84b169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001c84b141490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c84b1414c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c84b141500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c84b141538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c84b141570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c84b1415a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c84b1415e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c84b141618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c84b141650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c84b141688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c84b1416c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c84b1416f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c84b141730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c84b141768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c84b1417a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c84b1417d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c84b141810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c84b141848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c84b141880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c84b1418b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c84b1418f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c84b141928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c84b141960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c84b141998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c84b1419d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001c84b3ec680 .functor XOR 1, L_000001c84b3ecd10, v000001c84b39f160_0, C4<0>, C4<0>;
L_000001c84b3eb340 .functor NOT 1, L_000001c84b3ec680, C4<0>, C4<0>, C4<0>;
L_000001c84b3ed250 .functor OR 1, v000001c84b3cd670_0, L_000001c84b3eb340, C4<0>, C4<0>;
L_000001c84b3ecfb0 .functor NOT 1, L_000001c84b3ed250, C4<0>, C4<0>, C4<0>;
v000001c84b394150_0 .net "ALU_OP", 3 0, v000001c84b393cf0_0;  1 drivers
v000001c84b392ad0_0 .net "BranchDecision", 0 0, L_000001c84b3ecd10;  1 drivers
v000001c84b3934d0_0 .net "CF", 0 0, v000001c84b392f30_0;  1 drivers
v000001c84b393430_0 .net "EX_opcode", 11 0, v000001c84b39f3e0_0;  alias, 1 drivers
v000001c84b3920d0_0 .net "Wrong_prediction", 0 0, L_000001c84b3ecfb0;  alias, 1 drivers
v000001c84b3925d0_0 .net "ZF", 0 0, L_000001c84b3eb570;  1 drivers
L_000001c84b3f0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c84b3936b0_0 .net/2u *"_ivl_0", 31 0, L_000001c84b3f0ce8;  1 drivers
v000001c84b391bd0_0 .net *"_ivl_11", 0 0, L_000001c84b3ed250;  1 drivers
v000001c84b392710_0 .net *"_ivl_2", 31 0, L_000001c84b3c9f70;  1 drivers
v000001c84b393570_0 .net *"_ivl_6", 0 0, L_000001c84b3ec680;  1 drivers
v000001c84b392170_0 .net *"_ivl_8", 0 0, L_000001c84b3eb340;  1 drivers
v000001c84b391ef0_0 .net "alu_out", 31 0, L_000001c84b3ca1f0;  alias, 1 drivers
v000001c84b393750_0 .net "alu_outw", 31 0, v000001c84b392030_0;  1 drivers
v000001c84b3941f0_0 .net "is_beq", 0 0, v000001c84b39ef80_0;  alias, 1 drivers
v000001c84b394290_0 .net "is_bne", 0 0, v000001c84b39fe80_0;  alias, 1 drivers
v000001c84b392c10_0 .net "is_jal", 0 0, v000001c84b39e440_0;  alias, 1 drivers
v000001c84b393390_0 .net "oper1", 31 0, v000001c84b39f2a0_0;  alias, 1 drivers
v000001c84b393d90_0 .net "oper2", 31 0, v000001c84b39f200_0;  alias, 1 drivers
v000001c84b393930_0 .net "pc", 31 0, v000001c84b39e120_0;  alias, 1 drivers
v000001c84b392210_0 .net "predicted", 0 0, v000001c84b39f160_0;  alias, 1 drivers
v000001c84b3939d0_0 .net "rst", 0 0, v000001c84b3cd670_0;  alias, 1 drivers
L_000001c84b3c9f70 .arith/sum 32, v000001c84b39e120_0, L_000001c84b3f0ce8;
L_000001c84b3ca1f0 .functor MUXZ 32, v000001c84b392030_0, L_000001c84b3c9f70, v000001c84b39e440_0, C4<>;
S_000001c84b159c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001c84b159aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001c84b3ebd50 .functor AND 1, v000001c84b39ef80_0, L_000001c84b3ec610, C4<1>, C4<1>;
L_000001c84b3ec5a0 .functor NOT 1, L_000001c84b3ec610, C4<0>, C4<0>, C4<0>;
L_000001c84b3ecca0 .functor AND 1, v000001c84b39fe80_0, L_000001c84b3ec5a0, C4<1>, C4<1>;
L_000001c84b3ecd10 .functor OR 1, L_000001c84b3ebd50, L_000001c84b3ecca0, C4<0>, C4<0>;
v000001c84b393610_0 .net "BranchDecision", 0 0, L_000001c84b3ecd10;  alias, 1 drivers
v000001c84b391b30_0 .net *"_ivl_2", 0 0, L_000001c84b3ec5a0;  1 drivers
v000001c84b393890_0 .net "is_beq", 0 0, v000001c84b39ef80_0;  alias, 1 drivers
v000001c84b3940b0_0 .net "is_beq_taken", 0 0, L_000001c84b3ebd50;  1 drivers
v000001c84b391f90_0 .net "is_bne", 0 0, v000001c84b39fe80_0;  alias, 1 drivers
v000001c84b391e50_0 .net "is_bne_taken", 0 0, L_000001c84b3ecca0;  1 drivers
v000001c84b391db0_0 .net "is_eq", 0 0, L_000001c84b3ec610;  1 drivers
v000001c84b393c50_0 .net "oper1", 31 0, v000001c84b39f2a0_0;  alias, 1 drivers
v000001c84b392670_0 .net "oper2", 31 0, v000001c84b39f200_0;  alias, 1 drivers
S_000001c84b1a0140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001c84b159c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001c84b3ec8b0 .functor XOR 1, L_000001c84b3ca290, L_000001c84b3cabf0, C4<0>, C4<0>;
L_000001c84b3ec760 .functor XOR 1, L_000001c84b3ca3d0, L_000001c84b3ca470, C4<0>, C4<0>;
L_000001c84b3ecd80 .functor XOR 1, L_000001c84b3ca510, L_000001c84b3ca8d0, C4<0>, C4<0>;
L_000001c84b3eca00 .functor XOR 1, L_000001c84b3ca6f0, L_000001c84b3ca790, C4<0>, C4<0>;
L_000001c84b3ec6f0 .functor XOR 1, L_000001c84b3caa10, L_000001c84b3ca970, C4<0>, C4<0>;
L_000001c84b3eb730 .functor XOR 1, L_000001c84b3ca830, L_000001c84b3caab0, C4<0>, C4<0>;
L_000001c84b3ec3e0 .functor XOR 1, L_000001c84b445670, L_000001c84b445e90, C4<0>, C4<0>;
L_000001c84b3ec0d0 .functor XOR 1, L_000001c84b445fd0, L_000001c84b446610, C4<0>, C4<0>;
L_000001c84b3ec920 .functor XOR 1, L_000001c84b444f90, L_000001c84b4471f0, C4<0>, C4<0>;
L_000001c84b3ec1b0 .functor XOR 1, L_000001c84b445f30, L_000001c84b447010, C4<0>, C4<0>;
L_000001c84b3eca70 .functor XOR 1, L_000001c84b4453f0, L_000001c84b447150, C4<0>, C4<0>;
L_000001c84b3eb5e0 .functor XOR 1, L_000001c84b445c10, L_000001c84b445b70, C4<0>, C4<0>;
L_000001c84b3eb6c0 .functor XOR 1, L_000001c84b4458f0, L_000001c84b446890, C4<0>, C4<0>;
L_000001c84b3eb7a0 .functor XOR 1, L_000001c84b447470, L_000001c84b445490, C4<0>, C4<0>;
L_000001c84b3ecae0 .functor XOR 1, L_000001c84b445030, L_000001c84b446e30, C4<0>, C4<0>;
L_000001c84b3eb810 .functor XOR 1, L_000001c84b447290, L_000001c84b447510, C4<0>, C4<0>;
L_000001c84b3eb650 .functor XOR 1, L_000001c84b446570, L_000001c84b4467f0, C4<0>, C4<0>;
L_000001c84b3eb880 .functor XOR 1, L_000001c84b445710, L_000001c84b4455d0, C4<0>, C4<0>;
L_000001c84b3eb8f0 .functor XOR 1, L_000001c84b446a70, L_000001c84b4470b0, C4<0>, C4<0>;
L_000001c84b3ebc70 .functor XOR 1, L_000001c84b445df0, L_000001c84b447330, C4<0>, C4<0>;
L_000001c84b3ec450 .functor XOR 1, L_000001c84b445530, L_000001c84b446070, C4<0>, C4<0>;
L_000001c84b3ebea0 .functor XOR 1, L_000001c84b446110, L_000001c84b445850, C4<0>, C4<0>;
L_000001c84b3ebe30 .functor XOR 1, L_000001c84b4473d0, L_000001c84b445990, C4<0>, C4<0>;
L_000001c84b3ec140 .functor XOR 1, L_000001c84b446b10, L_000001c84b4475b0, C4<0>, C4<0>;
L_000001c84b3ecb50 .functor XOR 1, L_000001c84b4457b0, L_000001c84b447650, C4<0>, C4<0>;
L_000001c84b3ecdf0 .functor XOR 1, L_000001c84b4476f0, L_000001c84b4450d0, C4<0>, C4<0>;
L_000001c84b3ebce0 .functor XOR 1, L_000001c84b446f70, L_000001c84b4461b0, C4<0>, C4<0>;
L_000001c84b3ec220 .functor XOR 1, L_000001c84b446bb0, L_000001c84b445a30, C4<0>, C4<0>;
L_000001c84b3ec4c0 .functor XOR 1, L_000001c84b446930, L_000001c84b445170, C4<0>, C4<0>;
L_000001c84b3ec530 .functor XOR 1, L_000001c84b445210, L_000001c84b4452b0, C4<0>, C4<0>;
L_000001c84b3eced0 .functor XOR 1, L_000001c84b445350, L_000001c84b446250, C4<0>, C4<0>;
L_000001c84b3ecbc0 .functor XOR 1, L_000001c84b446ed0, L_000001c84b445cb0, C4<0>, C4<0>;
L_000001c84b3ec610/0/0 .functor OR 1, L_000001c84b445d50, L_000001c84b4462f0, L_000001c84b446390, L_000001c84b446430;
L_000001c84b3ec610/0/4 .functor OR 1, L_000001c84b4464d0, L_000001c84b4466b0, L_000001c84b446750, L_000001c84b4469d0;
L_000001c84b3ec610/0/8 .functor OR 1, L_000001c84b446c50, L_000001c84b446cf0, L_000001c84b446d90, L_000001c84b447bf0;
L_000001c84b3ec610/0/12 .functor OR 1, L_000001c84b447c90, L_000001c84b447d30, L_000001c84b447790, L_000001c84b447dd0;
L_000001c84b3ec610/0/16 .functor OR 1, L_000001c84b447b50, L_000001c84b447ab0, L_000001c84b447e70, L_000001c84b447830;
L_000001c84b3ec610/0/20 .functor OR 1, L_000001c84b4478d0, L_000001c84b447970, L_000001c84b447a10, L_000001c84b440f30;
L_000001c84b3ec610/0/24 .functor OR 1, L_000001c84b440fd0, L_000001c84b4414d0, L_000001c84b441d90, L_000001c84b440030;
L_000001c84b3ec610/0/28 .functor OR 1, L_000001c84b440e90, L_000001c84b440530, L_000001c84b441e30, L_000001c84b440850;
L_000001c84b3ec610/1/0 .functor OR 1, L_000001c84b3ec610/0/0, L_000001c84b3ec610/0/4, L_000001c84b3ec610/0/8, L_000001c84b3ec610/0/12;
L_000001c84b3ec610/1/4 .functor OR 1, L_000001c84b3ec610/0/16, L_000001c84b3ec610/0/20, L_000001c84b3ec610/0/24, L_000001c84b3ec610/0/28;
L_000001c84b3ec610 .functor NOR 1, L_000001c84b3ec610/1/0, L_000001c84b3ec610/1/4, C4<0>, C4<0>;
v000001c84b38e700_0 .net *"_ivl_0", 0 0, L_000001c84b3ec8b0;  1 drivers
v000001c84b38fe20_0 .net *"_ivl_101", 0 0, L_000001c84b4467f0;  1 drivers
v000001c84b38ff60_0 .net *"_ivl_102", 0 0, L_000001c84b3eb880;  1 drivers
v000001c84b38fb00_0 .net *"_ivl_105", 0 0, L_000001c84b445710;  1 drivers
v000001c84b38f100_0 .net *"_ivl_107", 0 0, L_000001c84b4455d0;  1 drivers
v000001c84b38fce0_0 .net *"_ivl_108", 0 0, L_000001c84b3eb8f0;  1 drivers
v000001c84b38fec0_0 .net *"_ivl_11", 0 0, L_000001c84b3ca470;  1 drivers
v000001c84b38fc40_0 .net *"_ivl_111", 0 0, L_000001c84b446a70;  1 drivers
v000001c84b38f2e0_0 .net *"_ivl_113", 0 0, L_000001c84b4470b0;  1 drivers
v000001c84b38fba0_0 .net *"_ivl_114", 0 0, L_000001c84b3ebc70;  1 drivers
v000001c84b3901e0_0 .net *"_ivl_117", 0 0, L_000001c84b445df0;  1 drivers
v000001c84b38e7a0_0 .net *"_ivl_119", 0 0, L_000001c84b447330;  1 drivers
v000001c84b38f6a0_0 .net *"_ivl_12", 0 0, L_000001c84b3ecd80;  1 drivers
v000001c84b38db20_0 .net *"_ivl_120", 0 0, L_000001c84b3ec450;  1 drivers
v000001c84b390000_0 .net *"_ivl_123", 0 0, L_000001c84b445530;  1 drivers
v000001c84b38f420_0 .net *"_ivl_125", 0 0, L_000001c84b446070;  1 drivers
v000001c84b38e020_0 .net *"_ivl_126", 0 0, L_000001c84b3ebea0;  1 drivers
v000001c84b38e5c0_0 .net *"_ivl_129", 0 0, L_000001c84b446110;  1 drivers
v000001c84b3900a0_0 .net *"_ivl_131", 0 0, L_000001c84b445850;  1 drivers
v000001c84b38e840_0 .net *"_ivl_132", 0 0, L_000001c84b3ebe30;  1 drivers
v000001c84b38ec00_0 .net *"_ivl_135", 0 0, L_000001c84b4473d0;  1 drivers
v000001c84b38f9c0_0 .net *"_ivl_137", 0 0, L_000001c84b445990;  1 drivers
v000001c84b38e340_0 .net *"_ivl_138", 0 0, L_000001c84b3ec140;  1 drivers
v000001c84b390280_0 .net *"_ivl_141", 0 0, L_000001c84b446b10;  1 drivers
v000001c84b38f740_0 .net *"_ivl_143", 0 0, L_000001c84b4475b0;  1 drivers
v000001c84b38e3e0_0 .net *"_ivl_144", 0 0, L_000001c84b3ecb50;  1 drivers
v000001c84b38e8e0_0 .net *"_ivl_147", 0 0, L_000001c84b4457b0;  1 drivers
v000001c84b38ef20_0 .net *"_ivl_149", 0 0, L_000001c84b447650;  1 drivers
v000001c84b38dbc0_0 .net *"_ivl_15", 0 0, L_000001c84b3ca510;  1 drivers
v000001c84b38eac0_0 .net *"_ivl_150", 0 0, L_000001c84b3ecdf0;  1 drivers
v000001c84b38efc0_0 .net *"_ivl_153", 0 0, L_000001c84b4476f0;  1 drivers
v000001c84b38e980_0 .net *"_ivl_155", 0 0, L_000001c84b4450d0;  1 drivers
v000001c84b38dee0_0 .net *"_ivl_156", 0 0, L_000001c84b3ebce0;  1 drivers
v000001c84b38ea20_0 .net *"_ivl_159", 0 0, L_000001c84b446f70;  1 drivers
v000001c84b38de40_0 .net *"_ivl_161", 0 0, L_000001c84b4461b0;  1 drivers
v000001c84b38dc60_0 .net *"_ivl_162", 0 0, L_000001c84b3ec220;  1 drivers
v000001c84b38f240_0 .net *"_ivl_165", 0 0, L_000001c84b446bb0;  1 drivers
v000001c84b38dd00_0 .net *"_ivl_167", 0 0, L_000001c84b445a30;  1 drivers
v000001c84b38dda0_0 .net *"_ivl_168", 0 0, L_000001c84b3ec4c0;  1 drivers
v000001c84b38e0c0_0 .net *"_ivl_17", 0 0, L_000001c84b3ca8d0;  1 drivers
v000001c84b38f4c0_0 .net *"_ivl_171", 0 0, L_000001c84b446930;  1 drivers
v000001c84b38f380_0 .net *"_ivl_173", 0 0, L_000001c84b445170;  1 drivers
v000001c84b38e160_0 .net *"_ivl_174", 0 0, L_000001c84b3ec530;  1 drivers
v000001c84b38e200_0 .net *"_ivl_177", 0 0, L_000001c84b445210;  1 drivers
v000001c84b38f560_0 .net *"_ivl_179", 0 0, L_000001c84b4452b0;  1 drivers
v000001c84b38f7e0_0 .net *"_ivl_18", 0 0, L_000001c84b3eca00;  1 drivers
v000001c84b38f880_0 .net *"_ivl_180", 0 0, L_000001c84b3eced0;  1 drivers
v000001c84b38f920_0 .net *"_ivl_183", 0 0, L_000001c84b445350;  1 drivers
v000001c84b38fa60_0 .net *"_ivl_185", 0 0, L_000001c84b446250;  1 drivers
v000001c84b390b40_0 .net *"_ivl_186", 0 0, L_000001c84b3ecbc0;  1 drivers
v000001c84b390500_0 .net *"_ivl_190", 0 0, L_000001c84b446ed0;  1 drivers
v000001c84b391400_0 .net *"_ivl_192", 0 0, L_000001c84b445cb0;  1 drivers
v000001c84b390aa0_0 .net *"_ivl_194", 0 0, L_000001c84b445d50;  1 drivers
v000001c84b390a00_0 .net *"_ivl_196", 0 0, L_000001c84b4462f0;  1 drivers
v000001c84b390460_0 .net *"_ivl_198", 0 0, L_000001c84b446390;  1 drivers
v000001c84b390780_0 .net *"_ivl_200", 0 0, L_000001c84b446430;  1 drivers
v000001c84b390fa0_0 .net *"_ivl_202", 0 0, L_000001c84b4464d0;  1 drivers
v000001c84b3914a0_0 .net *"_ivl_204", 0 0, L_000001c84b4466b0;  1 drivers
v000001c84b390820_0 .net *"_ivl_206", 0 0, L_000001c84b446750;  1 drivers
v000001c84b390be0_0 .net *"_ivl_208", 0 0, L_000001c84b4469d0;  1 drivers
v000001c84b3906e0_0 .net *"_ivl_21", 0 0, L_000001c84b3ca6f0;  1 drivers
v000001c84b391720_0 .net *"_ivl_210", 0 0, L_000001c84b446c50;  1 drivers
v000001c84b391540_0 .net *"_ivl_212", 0 0, L_000001c84b446cf0;  1 drivers
v000001c84b390c80_0 .net *"_ivl_214", 0 0, L_000001c84b446d90;  1 drivers
v000001c84b390d20_0 .net *"_ivl_216", 0 0, L_000001c84b447bf0;  1 drivers
v000001c84b3917c0_0 .net *"_ivl_218", 0 0, L_000001c84b447c90;  1 drivers
v000001c84b390e60_0 .net *"_ivl_220", 0 0, L_000001c84b447d30;  1 drivers
v000001c84b390dc0_0 .net *"_ivl_222", 0 0, L_000001c84b447790;  1 drivers
v000001c84b3910e0_0 .net *"_ivl_224", 0 0, L_000001c84b447dd0;  1 drivers
v000001c84b3905a0_0 .net *"_ivl_226", 0 0, L_000001c84b447b50;  1 drivers
v000001c84b390f00_0 .net *"_ivl_228", 0 0, L_000001c84b447ab0;  1 drivers
v000001c84b391900_0 .net *"_ivl_23", 0 0, L_000001c84b3ca790;  1 drivers
v000001c84b390640_0 .net *"_ivl_230", 0 0, L_000001c84b447e70;  1 drivers
v000001c84b3908c0_0 .net *"_ivl_232", 0 0, L_000001c84b447830;  1 drivers
v000001c84b391040_0 .net *"_ivl_234", 0 0, L_000001c84b4478d0;  1 drivers
v000001c84b390960_0 .net *"_ivl_236", 0 0, L_000001c84b447970;  1 drivers
v000001c84b391180_0 .net *"_ivl_238", 0 0, L_000001c84b447a10;  1 drivers
v000001c84b391680_0 .net *"_ivl_24", 0 0, L_000001c84b3ec6f0;  1 drivers
v000001c84b391220_0 .net *"_ivl_240", 0 0, L_000001c84b440f30;  1 drivers
v000001c84b3919a0_0 .net *"_ivl_242", 0 0, L_000001c84b440fd0;  1 drivers
v000001c84b3912c0_0 .net *"_ivl_244", 0 0, L_000001c84b4414d0;  1 drivers
v000001c84b391360_0 .net *"_ivl_246", 0 0, L_000001c84b441d90;  1 drivers
v000001c84b391860_0 .net *"_ivl_248", 0 0, L_000001c84b440030;  1 drivers
v000001c84b3915e0_0 .net *"_ivl_250", 0 0, L_000001c84b440e90;  1 drivers
v000001c84b390320_0 .net *"_ivl_252", 0 0, L_000001c84b440530;  1 drivers
v000001c84b3903c0_0 .net *"_ivl_254", 0 0, L_000001c84b441e30;  1 drivers
v000001c84b2b3250_0 .net *"_ivl_256", 0 0, L_000001c84b440850;  1 drivers
v000001c84b394ab0_0 .net *"_ivl_27", 0 0, L_000001c84b3caa10;  1 drivers
v000001c84b3946f0_0 .net *"_ivl_29", 0 0, L_000001c84b3ca970;  1 drivers
v000001c84b394a10_0 .net *"_ivl_3", 0 0, L_000001c84b3ca290;  1 drivers
v000001c84b394470_0 .net *"_ivl_30", 0 0, L_000001c84b3eb730;  1 drivers
v000001c84b394790_0 .net *"_ivl_33", 0 0, L_000001c84b3ca830;  1 drivers
v000001c84b394fb0_0 .net *"_ivl_35", 0 0, L_000001c84b3caab0;  1 drivers
v000001c84b395410_0 .net *"_ivl_36", 0 0, L_000001c84b3ec3e0;  1 drivers
v000001c84b394830_0 .net *"_ivl_39", 0 0, L_000001c84b445670;  1 drivers
v000001c84b394b50_0 .net *"_ivl_41", 0 0, L_000001c84b445e90;  1 drivers
v000001c84b3948d0_0 .net *"_ivl_42", 0 0, L_000001c84b3ec0d0;  1 drivers
v000001c84b395730_0 .net *"_ivl_45", 0 0, L_000001c84b445fd0;  1 drivers
v000001c84b3954b0_0 .net *"_ivl_47", 0 0, L_000001c84b446610;  1 drivers
v000001c84b394bf0_0 .net *"_ivl_48", 0 0, L_000001c84b3ec920;  1 drivers
v000001c84b394c90_0 .net *"_ivl_5", 0 0, L_000001c84b3cabf0;  1 drivers
v000001c84b3957d0_0 .net *"_ivl_51", 0 0, L_000001c84b444f90;  1 drivers
v000001c84b394e70_0 .net *"_ivl_53", 0 0, L_000001c84b4471f0;  1 drivers
v000001c84b394d30_0 .net *"_ivl_54", 0 0, L_000001c84b3ec1b0;  1 drivers
v000001c84b3950f0_0 .net *"_ivl_57", 0 0, L_000001c84b445f30;  1 drivers
v000001c84b3945b0_0 .net *"_ivl_59", 0 0, L_000001c84b447010;  1 drivers
v000001c84b394f10_0 .net *"_ivl_6", 0 0, L_000001c84b3ec760;  1 drivers
v000001c84b395910_0 .net *"_ivl_60", 0 0, L_000001c84b3eca70;  1 drivers
v000001c84b394650_0 .net *"_ivl_63", 0 0, L_000001c84b4453f0;  1 drivers
v000001c84b394970_0 .net *"_ivl_65", 0 0, L_000001c84b447150;  1 drivers
v000001c84b395050_0 .net *"_ivl_66", 0 0, L_000001c84b3eb5e0;  1 drivers
v000001c84b394dd0_0 .net *"_ivl_69", 0 0, L_000001c84b445c10;  1 drivers
v000001c84b395190_0 .net *"_ivl_71", 0 0, L_000001c84b445b70;  1 drivers
v000001c84b395690_0 .net *"_ivl_72", 0 0, L_000001c84b3eb6c0;  1 drivers
v000001c84b395230_0 .net *"_ivl_75", 0 0, L_000001c84b4458f0;  1 drivers
v000001c84b3959b0_0 .net *"_ivl_77", 0 0, L_000001c84b446890;  1 drivers
v000001c84b3952d0_0 .net *"_ivl_78", 0 0, L_000001c84b3eb7a0;  1 drivers
v000001c84b395370_0 .net *"_ivl_81", 0 0, L_000001c84b447470;  1 drivers
v000001c84b395870_0 .net *"_ivl_83", 0 0, L_000001c84b445490;  1 drivers
v000001c84b395550_0 .net *"_ivl_84", 0 0, L_000001c84b3ecae0;  1 drivers
v000001c84b3955f0_0 .net *"_ivl_87", 0 0, L_000001c84b445030;  1 drivers
v000001c84b394330_0 .net *"_ivl_89", 0 0, L_000001c84b446e30;  1 drivers
v000001c84b3943d0_0 .net *"_ivl_9", 0 0, L_000001c84b3ca3d0;  1 drivers
v000001c84b394510_0 .net *"_ivl_90", 0 0, L_000001c84b3eb810;  1 drivers
v000001c84b3937f0_0 .net *"_ivl_93", 0 0, L_000001c84b447290;  1 drivers
v000001c84b392a30_0 .net *"_ivl_95", 0 0, L_000001c84b447510;  1 drivers
v000001c84b393e30_0 .net *"_ivl_96", 0 0, L_000001c84b3eb650;  1 drivers
v000001c84b394010_0 .net *"_ivl_99", 0 0, L_000001c84b446570;  1 drivers
v000001c84b392490_0 .net "a", 31 0, v000001c84b39f2a0_0;  alias, 1 drivers
v000001c84b393bb0_0 .net "b", 31 0, v000001c84b39f200_0;  alias, 1 drivers
v000001c84b393b10_0 .net "out", 0 0, L_000001c84b3ec610;  alias, 1 drivers
v000001c84b393a70_0 .net "temp", 31 0, L_000001c84b445ad0;  1 drivers
L_000001c84b3ca290 .part v000001c84b39f2a0_0, 0, 1;
L_000001c84b3cabf0 .part v000001c84b39f200_0, 0, 1;
L_000001c84b3ca3d0 .part v000001c84b39f2a0_0, 1, 1;
L_000001c84b3ca470 .part v000001c84b39f200_0, 1, 1;
L_000001c84b3ca510 .part v000001c84b39f2a0_0, 2, 1;
L_000001c84b3ca8d0 .part v000001c84b39f200_0, 2, 1;
L_000001c84b3ca6f0 .part v000001c84b39f2a0_0, 3, 1;
L_000001c84b3ca790 .part v000001c84b39f200_0, 3, 1;
L_000001c84b3caa10 .part v000001c84b39f2a0_0, 4, 1;
L_000001c84b3ca970 .part v000001c84b39f200_0, 4, 1;
L_000001c84b3ca830 .part v000001c84b39f2a0_0, 5, 1;
L_000001c84b3caab0 .part v000001c84b39f200_0, 5, 1;
L_000001c84b445670 .part v000001c84b39f2a0_0, 6, 1;
L_000001c84b445e90 .part v000001c84b39f200_0, 6, 1;
L_000001c84b445fd0 .part v000001c84b39f2a0_0, 7, 1;
L_000001c84b446610 .part v000001c84b39f200_0, 7, 1;
L_000001c84b444f90 .part v000001c84b39f2a0_0, 8, 1;
L_000001c84b4471f0 .part v000001c84b39f200_0, 8, 1;
L_000001c84b445f30 .part v000001c84b39f2a0_0, 9, 1;
L_000001c84b447010 .part v000001c84b39f200_0, 9, 1;
L_000001c84b4453f0 .part v000001c84b39f2a0_0, 10, 1;
L_000001c84b447150 .part v000001c84b39f200_0, 10, 1;
L_000001c84b445c10 .part v000001c84b39f2a0_0, 11, 1;
L_000001c84b445b70 .part v000001c84b39f200_0, 11, 1;
L_000001c84b4458f0 .part v000001c84b39f2a0_0, 12, 1;
L_000001c84b446890 .part v000001c84b39f200_0, 12, 1;
L_000001c84b447470 .part v000001c84b39f2a0_0, 13, 1;
L_000001c84b445490 .part v000001c84b39f200_0, 13, 1;
L_000001c84b445030 .part v000001c84b39f2a0_0, 14, 1;
L_000001c84b446e30 .part v000001c84b39f200_0, 14, 1;
L_000001c84b447290 .part v000001c84b39f2a0_0, 15, 1;
L_000001c84b447510 .part v000001c84b39f200_0, 15, 1;
L_000001c84b446570 .part v000001c84b39f2a0_0, 16, 1;
L_000001c84b4467f0 .part v000001c84b39f200_0, 16, 1;
L_000001c84b445710 .part v000001c84b39f2a0_0, 17, 1;
L_000001c84b4455d0 .part v000001c84b39f200_0, 17, 1;
L_000001c84b446a70 .part v000001c84b39f2a0_0, 18, 1;
L_000001c84b4470b0 .part v000001c84b39f200_0, 18, 1;
L_000001c84b445df0 .part v000001c84b39f2a0_0, 19, 1;
L_000001c84b447330 .part v000001c84b39f200_0, 19, 1;
L_000001c84b445530 .part v000001c84b39f2a0_0, 20, 1;
L_000001c84b446070 .part v000001c84b39f200_0, 20, 1;
L_000001c84b446110 .part v000001c84b39f2a0_0, 21, 1;
L_000001c84b445850 .part v000001c84b39f200_0, 21, 1;
L_000001c84b4473d0 .part v000001c84b39f2a0_0, 22, 1;
L_000001c84b445990 .part v000001c84b39f200_0, 22, 1;
L_000001c84b446b10 .part v000001c84b39f2a0_0, 23, 1;
L_000001c84b4475b0 .part v000001c84b39f200_0, 23, 1;
L_000001c84b4457b0 .part v000001c84b39f2a0_0, 24, 1;
L_000001c84b447650 .part v000001c84b39f200_0, 24, 1;
L_000001c84b4476f0 .part v000001c84b39f2a0_0, 25, 1;
L_000001c84b4450d0 .part v000001c84b39f200_0, 25, 1;
L_000001c84b446f70 .part v000001c84b39f2a0_0, 26, 1;
L_000001c84b4461b0 .part v000001c84b39f200_0, 26, 1;
L_000001c84b446bb0 .part v000001c84b39f2a0_0, 27, 1;
L_000001c84b445a30 .part v000001c84b39f200_0, 27, 1;
L_000001c84b446930 .part v000001c84b39f2a0_0, 28, 1;
L_000001c84b445170 .part v000001c84b39f200_0, 28, 1;
L_000001c84b445210 .part v000001c84b39f2a0_0, 29, 1;
L_000001c84b4452b0 .part v000001c84b39f200_0, 29, 1;
L_000001c84b445350 .part v000001c84b39f2a0_0, 30, 1;
L_000001c84b446250 .part v000001c84b39f200_0, 30, 1;
LS_000001c84b445ad0_0_0 .concat8 [ 1 1 1 1], L_000001c84b3ec8b0, L_000001c84b3ec760, L_000001c84b3ecd80, L_000001c84b3eca00;
LS_000001c84b445ad0_0_4 .concat8 [ 1 1 1 1], L_000001c84b3ec6f0, L_000001c84b3eb730, L_000001c84b3ec3e0, L_000001c84b3ec0d0;
LS_000001c84b445ad0_0_8 .concat8 [ 1 1 1 1], L_000001c84b3ec920, L_000001c84b3ec1b0, L_000001c84b3eca70, L_000001c84b3eb5e0;
LS_000001c84b445ad0_0_12 .concat8 [ 1 1 1 1], L_000001c84b3eb6c0, L_000001c84b3eb7a0, L_000001c84b3ecae0, L_000001c84b3eb810;
LS_000001c84b445ad0_0_16 .concat8 [ 1 1 1 1], L_000001c84b3eb650, L_000001c84b3eb880, L_000001c84b3eb8f0, L_000001c84b3ebc70;
LS_000001c84b445ad0_0_20 .concat8 [ 1 1 1 1], L_000001c84b3ec450, L_000001c84b3ebea0, L_000001c84b3ebe30, L_000001c84b3ec140;
LS_000001c84b445ad0_0_24 .concat8 [ 1 1 1 1], L_000001c84b3ecb50, L_000001c84b3ecdf0, L_000001c84b3ebce0, L_000001c84b3ec220;
LS_000001c84b445ad0_0_28 .concat8 [ 1 1 1 1], L_000001c84b3ec4c0, L_000001c84b3ec530, L_000001c84b3eced0, L_000001c84b3ecbc0;
LS_000001c84b445ad0_1_0 .concat8 [ 4 4 4 4], LS_000001c84b445ad0_0_0, LS_000001c84b445ad0_0_4, LS_000001c84b445ad0_0_8, LS_000001c84b445ad0_0_12;
LS_000001c84b445ad0_1_4 .concat8 [ 4 4 4 4], LS_000001c84b445ad0_0_16, LS_000001c84b445ad0_0_20, LS_000001c84b445ad0_0_24, LS_000001c84b445ad0_0_28;
L_000001c84b445ad0 .concat8 [ 16 16 0 0], LS_000001c84b445ad0_1_0, LS_000001c84b445ad0_1_4;
L_000001c84b446ed0 .part v000001c84b39f2a0_0, 31, 1;
L_000001c84b445cb0 .part v000001c84b39f200_0, 31, 1;
L_000001c84b445d50 .part L_000001c84b445ad0, 0, 1;
L_000001c84b4462f0 .part L_000001c84b445ad0, 1, 1;
L_000001c84b446390 .part L_000001c84b445ad0, 2, 1;
L_000001c84b446430 .part L_000001c84b445ad0, 3, 1;
L_000001c84b4464d0 .part L_000001c84b445ad0, 4, 1;
L_000001c84b4466b0 .part L_000001c84b445ad0, 5, 1;
L_000001c84b446750 .part L_000001c84b445ad0, 6, 1;
L_000001c84b4469d0 .part L_000001c84b445ad0, 7, 1;
L_000001c84b446c50 .part L_000001c84b445ad0, 8, 1;
L_000001c84b446cf0 .part L_000001c84b445ad0, 9, 1;
L_000001c84b446d90 .part L_000001c84b445ad0, 10, 1;
L_000001c84b447bf0 .part L_000001c84b445ad0, 11, 1;
L_000001c84b447c90 .part L_000001c84b445ad0, 12, 1;
L_000001c84b447d30 .part L_000001c84b445ad0, 13, 1;
L_000001c84b447790 .part L_000001c84b445ad0, 14, 1;
L_000001c84b447dd0 .part L_000001c84b445ad0, 15, 1;
L_000001c84b447b50 .part L_000001c84b445ad0, 16, 1;
L_000001c84b447ab0 .part L_000001c84b445ad0, 17, 1;
L_000001c84b447e70 .part L_000001c84b445ad0, 18, 1;
L_000001c84b447830 .part L_000001c84b445ad0, 19, 1;
L_000001c84b4478d0 .part L_000001c84b445ad0, 20, 1;
L_000001c84b447970 .part L_000001c84b445ad0, 21, 1;
L_000001c84b447a10 .part L_000001c84b445ad0, 22, 1;
L_000001c84b440f30 .part L_000001c84b445ad0, 23, 1;
L_000001c84b440fd0 .part L_000001c84b445ad0, 24, 1;
L_000001c84b4414d0 .part L_000001c84b445ad0, 25, 1;
L_000001c84b441d90 .part L_000001c84b445ad0, 26, 1;
L_000001c84b440030 .part L_000001c84b445ad0, 27, 1;
L_000001c84b440e90 .part L_000001c84b445ad0, 28, 1;
L_000001c84b440530 .part L_000001c84b445ad0, 29, 1;
L_000001c84b441e30 .part L_000001c84b445ad0, 30, 1;
L_000001c84b440850 .part L_000001c84b445ad0, 31, 1;
S_000001c84b1a02d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001c84b159aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001c84b32b8f0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001c84b3eb570 .functor NOT 1, L_000001c84b3c9d90, C4<0>, C4<0>, C4<0>;
v000001c84b392530_0 .net "A", 31 0, v000001c84b39f2a0_0;  alias, 1 drivers
v000001c84b393ed0_0 .net "ALUOP", 3 0, v000001c84b393cf0_0;  alias, 1 drivers
v000001c84b393070_0 .net "B", 31 0, v000001c84b39f200_0;  alias, 1 drivers
v000001c84b392f30_0 .var "CF", 0 0;
v000001c84b3922b0_0 .net "ZF", 0 0, L_000001c84b3eb570;  alias, 1 drivers
v000001c84b392e90_0 .net *"_ivl_1", 0 0, L_000001c84b3c9d90;  1 drivers
v000001c84b392030_0 .var "res", 31 0;
E_000001c84b32ad30 .event anyedge, v000001c84b393ed0_0, v000001c84b392490_0, v000001c84b393bb0_0, v000001c84b392f30_0;
L_000001c84b3c9d90 .reduce/or v000001c84b392030_0;
S_000001c84b19d8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001c84b159aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001c84b3962f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c84b396328 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c84b396360 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c84b396398 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c84b3963d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c84b396408 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c84b396440 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c84b396478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c84b3964b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c84b3964e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c84b396520 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c84b396558 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c84b396590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c84b3965c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c84b396600 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c84b396638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c84b396670 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c84b3966a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c84b3966e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c84b396718 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c84b396750 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c84b396788 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c84b3967c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c84b3967f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c84b396830 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c84b393cf0_0 .var "ALU_OP", 3 0;
v000001c84b392b70_0 .net "opcode", 11 0, v000001c84b39f3e0_0;  alias, 1 drivers
E_000001c84b32b3f0 .event anyedge, v000001c84b28f1d0_0;
S_000001c84b19da30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001c84b169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001c84b3a0d80_0 .net "EX1_forward_to_B", 31 0, v000001c84b3a02e0_0;  alias, 1 drivers
v000001c84b3a09c0_0 .net "EX_PFC", 31 0, v000001c84b3a0e20_0;  alias, 1 drivers
v000001c84b3a0100_0 .net "EX_PFC_to_IF", 31 0, L_000001c84b3c9c50;  alias, 1 drivers
v000001c84b3a1500_0 .net "alu_selA", 1 0, L_000001c84b3cd990;  alias, 1 drivers
v000001c84b3a0f60_0 .net "alu_selB", 1 0, L_000001c84b3d02d0;  alias, 1 drivers
v000001c84b3a13c0_0 .net "ex_haz", 31 0, v000001c84b38eb60_0;  alias, 1 drivers
v000001c84b3a01a0_0 .net "id_haz", 31 0, L_000001c84b3ca1f0;  alias, 1 drivers
v000001c84b3a0b00_0 .net "is_jr", 0 0, v000001c84b3a0a60_0;  alias, 1 drivers
v000001c84b3a07e0_0 .net "mem_haz", 31 0, L_000001c84b3ed1e0;  alias, 1 drivers
v000001c84b3a15a0_0 .net "oper1", 31 0, L_000001c84b3d6c80;  alias, 1 drivers
v000001c84b3a0ba0_0 .net "oper2", 31 0, L_000001c84b3ebff0;  alias, 1 drivers
v000001c84b3a1280_0 .net "pc", 31 0, v000001c84b3a1140_0;  alias, 1 drivers
v000001c84b3a0240_0 .net "rs1", 31 0, v000001c84b3a0ce0_0;  alias, 1 drivers
v000001c84b3a0740_0 .net "rs2_in", 31 0, v000001c84b3a1320_0;  alias, 1 drivers
v000001c84b3a0880_0 .net "rs2_out", 31 0, L_000001c84b3ebc00;  alias, 1 drivers
v000001c84b3a1640_0 .net "store_rs2_forward", 1 0, L_000001c84b3ce9d0;  alias, 1 drivers
L_000001c84b3c9c50 .functor MUXZ 32, v000001c84b3a0e20_0, L_000001c84b3d6c80, v000001c84b3a0a60_0, C4<>;
S_000001c84b158200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001c84b19da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001c84b32b5f0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001c84b3d6120 .functor NOT 1, L_000001c84b3cadd0, C4<0>, C4<0>, C4<0>;
L_000001c84b3d6740 .functor NOT 1, L_000001c84b3c9070, C4<0>, C4<0>, C4<0>;
L_000001c84b3d5da0 .functor NOT 1, L_000001c84b3cb2d0, C4<0>, C4<0>, C4<0>;
L_000001c84b3d5e10 .functor NOT 1, L_000001c84b3cb7d0, C4<0>, C4<0>, C4<0>;
L_000001c84b3d57f0 .functor AND 32, L_000001c84b3d5400, v000001c84b3a0ce0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c84b3d6200 .functor AND 32, L_000001c84b3d5470, L_000001c84b3ed1e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c84b3d6270 .functor OR 32, L_000001c84b3d57f0, L_000001c84b3d6200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c84b3d62e0 .functor AND 32, L_000001c84b3d6190, v000001c84b38eb60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c84b3d63c0 .functor OR 32, L_000001c84b3d6270, L_000001c84b3d62e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c84b3d6eb0 .functor AND 32, L_000001c84b3d5e80, L_000001c84b3ca1f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c84b3d6c80 .functor OR 32, L_000001c84b3d63c0, L_000001c84b3d6eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c84b392d50_0 .net *"_ivl_1", 0 0, L_000001c84b3cadd0;  1 drivers
v000001c84b392df0_0 .net *"_ivl_13", 0 0, L_000001c84b3cb2d0;  1 drivers
v000001c84b392fd0_0 .net *"_ivl_14", 0 0, L_000001c84b3d5da0;  1 drivers
v000001c84b3931b0_0 .net *"_ivl_19", 0 0, L_000001c84b3cac90;  1 drivers
v000001c84b393250_0 .net *"_ivl_2", 0 0, L_000001c84b3d6120;  1 drivers
v000001c84b39a7c0_0 .net *"_ivl_23", 0 0, L_000001c84b3c99d0;  1 drivers
v000001c84b39aa40_0 .net *"_ivl_27", 0 0, L_000001c84b3cb7d0;  1 drivers
v000001c84b39aea0_0 .net *"_ivl_28", 0 0, L_000001c84b3d5e10;  1 drivers
v000001c84b39a360_0 .net *"_ivl_33", 0 0, L_000001c84b3c9b10;  1 drivers
v000001c84b39ad60_0 .net *"_ivl_37", 0 0, L_000001c84b3cb550;  1 drivers
v000001c84b39b580_0 .net *"_ivl_40", 31 0, L_000001c84b3d57f0;  1 drivers
v000001c84b39b440_0 .net *"_ivl_42", 31 0, L_000001c84b3d6200;  1 drivers
v000001c84b39a860_0 .net *"_ivl_44", 31 0, L_000001c84b3d6270;  1 drivers
v000001c84b39b120_0 .net *"_ivl_46", 31 0, L_000001c84b3d62e0;  1 drivers
v000001c84b39a4a0_0 .net *"_ivl_48", 31 0, L_000001c84b3d63c0;  1 drivers
v000001c84b39a680_0 .net *"_ivl_50", 31 0, L_000001c84b3d6eb0;  1 drivers
v000001c84b39ab80_0 .net *"_ivl_7", 0 0, L_000001c84b3c9070;  1 drivers
v000001c84b39a9a0_0 .net *"_ivl_8", 0 0, L_000001c84b3d6740;  1 drivers
v000001c84b39afe0_0 .net "ina", 31 0, v000001c84b3a0ce0_0;  alias, 1 drivers
v000001c84b39b1c0_0 .net "inb", 31 0, L_000001c84b3ed1e0;  alias, 1 drivers
v000001c84b39b300_0 .net "inc", 31 0, v000001c84b38eb60_0;  alias, 1 drivers
v000001c84b39a400_0 .net "ind", 31 0, L_000001c84b3ca1f0;  alias, 1 drivers
v000001c84b39b4e0_0 .net "out", 31 0, L_000001c84b3d6c80;  alias, 1 drivers
v000001c84b39af40_0 .net "s0", 31 0, L_000001c84b3d5400;  1 drivers
v000001c84b39b260_0 .net "s1", 31 0, L_000001c84b3d5470;  1 drivers
v000001c84b39aae0_0 .net "s2", 31 0, L_000001c84b3d6190;  1 drivers
v000001c84b39a540_0 .net "s3", 31 0, L_000001c84b3d5e80;  1 drivers
v000001c84b39b620_0 .net "sel", 1 0, L_000001c84b3cd990;  alias, 1 drivers
L_000001c84b3cadd0 .part L_000001c84b3cd990, 1, 1;
LS_000001c84b3ca010_0_0 .concat [ 1 1 1 1], L_000001c84b3d6120, L_000001c84b3d6120, L_000001c84b3d6120, L_000001c84b3d6120;
LS_000001c84b3ca010_0_4 .concat [ 1 1 1 1], L_000001c84b3d6120, L_000001c84b3d6120, L_000001c84b3d6120, L_000001c84b3d6120;
LS_000001c84b3ca010_0_8 .concat [ 1 1 1 1], L_000001c84b3d6120, L_000001c84b3d6120, L_000001c84b3d6120, L_000001c84b3d6120;
LS_000001c84b3ca010_0_12 .concat [ 1 1 1 1], L_000001c84b3d6120, L_000001c84b3d6120, L_000001c84b3d6120, L_000001c84b3d6120;
LS_000001c84b3ca010_0_16 .concat [ 1 1 1 1], L_000001c84b3d6120, L_000001c84b3d6120, L_000001c84b3d6120, L_000001c84b3d6120;
LS_000001c84b3ca010_0_20 .concat [ 1 1 1 1], L_000001c84b3d6120, L_000001c84b3d6120, L_000001c84b3d6120, L_000001c84b3d6120;
LS_000001c84b3ca010_0_24 .concat [ 1 1 1 1], L_000001c84b3d6120, L_000001c84b3d6120, L_000001c84b3d6120, L_000001c84b3d6120;
LS_000001c84b3ca010_0_28 .concat [ 1 1 1 1], L_000001c84b3d6120, L_000001c84b3d6120, L_000001c84b3d6120, L_000001c84b3d6120;
LS_000001c84b3ca010_1_0 .concat [ 4 4 4 4], LS_000001c84b3ca010_0_0, LS_000001c84b3ca010_0_4, LS_000001c84b3ca010_0_8, LS_000001c84b3ca010_0_12;
LS_000001c84b3ca010_1_4 .concat [ 4 4 4 4], LS_000001c84b3ca010_0_16, LS_000001c84b3ca010_0_20, LS_000001c84b3ca010_0_24, LS_000001c84b3ca010_0_28;
L_000001c84b3ca010 .concat [ 16 16 0 0], LS_000001c84b3ca010_1_0, LS_000001c84b3ca010_1_4;
L_000001c84b3c9070 .part L_000001c84b3cd990, 0, 1;
LS_000001c84b3cb0f0_0_0 .concat [ 1 1 1 1], L_000001c84b3d6740, L_000001c84b3d6740, L_000001c84b3d6740, L_000001c84b3d6740;
LS_000001c84b3cb0f0_0_4 .concat [ 1 1 1 1], L_000001c84b3d6740, L_000001c84b3d6740, L_000001c84b3d6740, L_000001c84b3d6740;
LS_000001c84b3cb0f0_0_8 .concat [ 1 1 1 1], L_000001c84b3d6740, L_000001c84b3d6740, L_000001c84b3d6740, L_000001c84b3d6740;
LS_000001c84b3cb0f0_0_12 .concat [ 1 1 1 1], L_000001c84b3d6740, L_000001c84b3d6740, L_000001c84b3d6740, L_000001c84b3d6740;
LS_000001c84b3cb0f0_0_16 .concat [ 1 1 1 1], L_000001c84b3d6740, L_000001c84b3d6740, L_000001c84b3d6740, L_000001c84b3d6740;
LS_000001c84b3cb0f0_0_20 .concat [ 1 1 1 1], L_000001c84b3d6740, L_000001c84b3d6740, L_000001c84b3d6740, L_000001c84b3d6740;
LS_000001c84b3cb0f0_0_24 .concat [ 1 1 1 1], L_000001c84b3d6740, L_000001c84b3d6740, L_000001c84b3d6740, L_000001c84b3d6740;
LS_000001c84b3cb0f0_0_28 .concat [ 1 1 1 1], L_000001c84b3d6740, L_000001c84b3d6740, L_000001c84b3d6740, L_000001c84b3d6740;
LS_000001c84b3cb0f0_1_0 .concat [ 4 4 4 4], LS_000001c84b3cb0f0_0_0, LS_000001c84b3cb0f0_0_4, LS_000001c84b3cb0f0_0_8, LS_000001c84b3cb0f0_0_12;
LS_000001c84b3cb0f0_1_4 .concat [ 4 4 4 4], LS_000001c84b3cb0f0_0_16, LS_000001c84b3cb0f0_0_20, LS_000001c84b3cb0f0_0_24, LS_000001c84b3cb0f0_0_28;
L_000001c84b3cb0f0 .concat [ 16 16 0 0], LS_000001c84b3cb0f0_1_0, LS_000001c84b3cb0f0_1_4;
L_000001c84b3cb2d0 .part L_000001c84b3cd990, 1, 1;
LS_000001c84b3cb730_0_0 .concat [ 1 1 1 1], L_000001c84b3d5da0, L_000001c84b3d5da0, L_000001c84b3d5da0, L_000001c84b3d5da0;
LS_000001c84b3cb730_0_4 .concat [ 1 1 1 1], L_000001c84b3d5da0, L_000001c84b3d5da0, L_000001c84b3d5da0, L_000001c84b3d5da0;
LS_000001c84b3cb730_0_8 .concat [ 1 1 1 1], L_000001c84b3d5da0, L_000001c84b3d5da0, L_000001c84b3d5da0, L_000001c84b3d5da0;
LS_000001c84b3cb730_0_12 .concat [ 1 1 1 1], L_000001c84b3d5da0, L_000001c84b3d5da0, L_000001c84b3d5da0, L_000001c84b3d5da0;
LS_000001c84b3cb730_0_16 .concat [ 1 1 1 1], L_000001c84b3d5da0, L_000001c84b3d5da0, L_000001c84b3d5da0, L_000001c84b3d5da0;
LS_000001c84b3cb730_0_20 .concat [ 1 1 1 1], L_000001c84b3d5da0, L_000001c84b3d5da0, L_000001c84b3d5da0, L_000001c84b3d5da0;
LS_000001c84b3cb730_0_24 .concat [ 1 1 1 1], L_000001c84b3d5da0, L_000001c84b3d5da0, L_000001c84b3d5da0, L_000001c84b3d5da0;
LS_000001c84b3cb730_0_28 .concat [ 1 1 1 1], L_000001c84b3d5da0, L_000001c84b3d5da0, L_000001c84b3d5da0, L_000001c84b3d5da0;
LS_000001c84b3cb730_1_0 .concat [ 4 4 4 4], LS_000001c84b3cb730_0_0, LS_000001c84b3cb730_0_4, LS_000001c84b3cb730_0_8, LS_000001c84b3cb730_0_12;
LS_000001c84b3cb730_1_4 .concat [ 4 4 4 4], LS_000001c84b3cb730_0_16, LS_000001c84b3cb730_0_20, LS_000001c84b3cb730_0_24, LS_000001c84b3cb730_0_28;
L_000001c84b3cb730 .concat [ 16 16 0 0], LS_000001c84b3cb730_1_0, LS_000001c84b3cb730_1_4;
L_000001c84b3cac90 .part L_000001c84b3cd990, 0, 1;
LS_000001c84b3ca330_0_0 .concat [ 1 1 1 1], L_000001c84b3cac90, L_000001c84b3cac90, L_000001c84b3cac90, L_000001c84b3cac90;
LS_000001c84b3ca330_0_4 .concat [ 1 1 1 1], L_000001c84b3cac90, L_000001c84b3cac90, L_000001c84b3cac90, L_000001c84b3cac90;
LS_000001c84b3ca330_0_8 .concat [ 1 1 1 1], L_000001c84b3cac90, L_000001c84b3cac90, L_000001c84b3cac90, L_000001c84b3cac90;
LS_000001c84b3ca330_0_12 .concat [ 1 1 1 1], L_000001c84b3cac90, L_000001c84b3cac90, L_000001c84b3cac90, L_000001c84b3cac90;
LS_000001c84b3ca330_0_16 .concat [ 1 1 1 1], L_000001c84b3cac90, L_000001c84b3cac90, L_000001c84b3cac90, L_000001c84b3cac90;
LS_000001c84b3ca330_0_20 .concat [ 1 1 1 1], L_000001c84b3cac90, L_000001c84b3cac90, L_000001c84b3cac90, L_000001c84b3cac90;
LS_000001c84b3ca330_0_24 .concat [ 1 1 1 1], L_000001c84b3cac90, L_000001c84b3cac90, L_000001c84b3cac90, L_000001c84b3cac90;
LS_000001c84b3ca330_0_28 .concat [ 1 1 1 1], L_000001c84b3cac90, L_000001c84b3cac90, L_000001c84b3cac90, L_000001c84b3cac90;
LS_000001c84b3ca330_1_0 .concat [ 4 4 4 4], LS_000001c84b3ca330_0_0, LS_000001c84b3ca330_0_4, LS_000001c84b3ca330_0_8, LS_000001c84b3ca330_0_12;
LS_000001c84b3ca330_1_4 .concat [ 4 4 4 4], LS_000001c84b3ca330_0_16, LS_000001c84b3ca330_0_20, LS_000001c84b3ca330_0_24, LS_000001c84b3ca330_0_28;
L_000001c84b3ca330 .concat [ 16 16 0 0], LS_000001c84b3ca330_1_0, LS_000001c84b3ca330_1_4;
L_000001c84b3c99d0 .part L_000001c84b3cd990, 1, 1;
LS_000001c84b3c92f0_0_0 .concat [ 1 1 1 1], L_000001c84b3c99d0, L_000001c84b3c99d0, L_000001c84b3c99d0, L_000001c84b3c99d0;
LS_000001c84b3c92f0_0_4 .concat [ 1 1 1 1], L_000001c84b3c99d0, L_000001c84b3c99d0, L_000001c84b3c99d0, L_000001c84b3c99d0;
LS_000001c84b3c92f0_0_8 .concat [ 1 1 1 1], L_000001c84b3c99d0, L_000001c84b3c99d0, L_000001c84b3c99d0, L_000001c84b3c99d0;
LS_000001c84b3c92f0_0_12 .concat [ 1 1 1 1], L_000001c84b3c99d0, L_000001c84b3c99d0, L_000001c84b3c99d0, L_000001c84b3c99d0;
LS_000001c84b3c92f0_0_16 .concat [ 1 1 1 1], L_000001c84b3c99d0, L_000001c84b3c99d0, L_000001c84b3c99d0, L_000001c84b3c99d0;
LS_000001c84b3c92f0_0_20 .concat [ 1 1 1 1], L_000001c84b3c99d0, L_000001c84b3c99d0, L_000001c84b3c99d0, L_000001c84b3c99d0;
LS_000001c84b3c92f0_0_24 .concat [ 1 1 1 1], L_000001c84b3c99d0, L_000001c84b3c99d0, L_000001c84b3c99d0, L_000001c84b3c99d0;
LS_000001c84b3c92f0_0_28 .concat [ 1 1 1 1], L_000001c84b3c99d0, L_000001c84b3c99d0, L_000001c84b3c99d0, L_000001c84b3c99d0;
LS_000001c84b3c92f0_1_0 .concat [ 4 4 4 4], LS_000001c84b3c92f0_0_0, LS_000001c84b3c92f0_0_4, LS_000001c84b3c92f0_0_8, LS_000001c84b3c92f0_0_12;
LS_000001c84b3c92f0_1_4 .concat [ 4 4 4 4], LS_000001c84b3c92f0_0_16, LS_000001c84b3c92f0_0_20, LS_000001c84b3c92f0_0_24, LS_000001c84b3c92f0_0_28;
L_000001c84b3c92f0 .concat [ 16 16 0 0], LS_000001c84b3c92f0_1_0, LS_000001c84b3c92f0_1_4;
L_000001c84b3cb7d0 .part L_000001c84b3cd990, 0, 1;
LS_000001c84b3ca5b0_0_0 .concat [ 1 1 1 1], L_000001c84b3d5e10, L_000001c84b3d5e10, L_000001c84b3d5e10, L_000001c84b3d5e10;
LS_000001c84b3ca5b0_0_4 .concat [ 1 1 1 1], L_000001c84b3d5e10, L_000001c84b3d5e10, L_000001c84b3d5e10, L_000001c84b3d5e10;
LS_000001c84b3ca5b0_0_8 .concat [ 1 1 1 1], L_000001c84b3d5e10, L_000001c84b3d5e10, L_000001c84b3d5e10, L_000001c84b3d5e10;
LS_000001c84b3ca5b0_0_12 .concat [ 1 1 1 1], L_000001c84b3d5e10, L_000001c84b3d5e10, L_000001c84b3d5e10, L_000001c84b3d5e10;
LS_000001c84b3ca5b0_0_16 .concat [ 1 1 1 1], L_000001c84b3d5e10, L_000001c84b3d5e10, L_000001c84b3d5e10, L_000001c84b3d5e10;
LS_000001c84b3ca5b0_0_20 .concat [ 1 1 1 1], L_000001c84b3d5e10, L_000001c84b3d5e10, L_000001c84b3d5e10, L_000001c84b3d5e10;
LS_000001c84b3ca5b0_0_24 .concat [ 1 1 1 1], L_000001c84b3d5e10, L_000001c84b3d5e10, L_000001c84b3d5e10, L_000001c84b3d5e10;
LS_000001c84b3ca5b0_0_28 .concat [ 1 1 1 1], L_000001c84b3d5e10, L_000001c84b3d5e10, L_000001c84b3d5e10, L_000001c84b3d5e10;
LS_000001c84b3ca5b0_1_0 .concat [ 4 4 4 4], LS_000001c84b3ca5b0_0_0, LS_000001c84b3ca5b0_0_4, LS_000001c84b3ca5b0_0_8, LS_000001c84b3ca5b0_0_12;
LS_000001c84b3ca5b0_1_4 .concat [ 4 4 4 4], LS_000001c84b3ca5b0_0_16, LS_000001c84b3ca5b0_0_20, LS_000001c84b3ca5b0_0_24, LS_000001c84b3ca5b0_0_28;
L_000001c84b3ca5b0 .concat [ 16 16 0 0], LS_000001c84b3ca5b0_1_0, LS_000001c84b3ca5b0_1_4;
L_000001c84b3c9b10 .part L_000001c84b3cd990, 1, 1;
LS_000001c84b3c9390_0_0 .concat [ 1 1 1 1], L_000001c84b3c9b10, L_000001c84b3c9b10, L_000001c84b3c9b10, L_000001c84b3c9b10;
LS_000001c84b3c9390_0_4 .concat [ 1 1 1 1], L_000001c84b3c9b10, L_000001c84b3c9b10, L_000001c84b3c9b10, L_000001c84b3c9b10;
LS_000001c84b3c9390_0_8 .concat [ 1 1 1 1], L_000001c84b3c9b10, L_000001c84b3c9b10, L_000001c84b3c9b10, L_000001c84b3c9b10;
LS_000001c84b3c9390_0_12 .concat [ 1 1 1 1], L_000001c84b3c9b10, L_000001c84b3c9b10, L_000001c84b3c9b10, L_000001c84b3c9b10;
LS_000001c84b3c9390_0_16 .concat [ 1 1 1 1], L_000001c84b3c9b10, L_000001c84b3c9b10, L_000001c84b3c9b10, L_000001c84b3c9b10;
LS_000001c84b3c9390_0_20 .concat [ 1 1 1 1], L_000001c84b3c9b10, L_000001c84b3c9b10, L_000001c84b3c9b10, L_000001c84b3c9b10;
LS_000001c84b3c9390_0_24 .concat [ 1 1 1 1], L_000001c84b3c9b10, L_000001c84b3c9b10, L_000001c84b3c9b10, L_000001c84b3c9b10;
LS_000001c84b3c9390_0_28 .concat [ 1 1 1 1], L_000001c84b3c9b10, L_000001c84b3c9b10, L_000001c84b3c9b10, L_000001c84b3c9b10;
LS_000001c84b3c9390_1_0 .concat [ 4 4 4 4], LS_000001c84b3c9390_0_0, LS_000001c84b3c9390_0_4, LS_000001c84b3c9390_0_8, LS_000001c84b3c9390_0_12;
LS_000001c84b3c9390_1_4 .concat [ 4 4 4 4], LS_000001c84b3c9390_0_16, LS_000001c84b3c9390_0_20, LS_000001c84b3c9390_0_24, LS_000001c84b3c9390_0_28;
L_000001c84b3c9390 .concat [ 16 16 0 0], LS_000001c84b3c9390_1_0, LS_000001c84b3c9390_1_4;
L_000001c84b3cb550 .part L_000001c84b3cd990, 0, 1;
LS_000001c84b3c9570_0_0 .concat [ 1 1 1 1], L_000001c84b3cb550, L_000001c84b3cb550, L_000001c84b3cb550, L_000001c84b3cb550;
LS_000001c84b3c9570_0_4 .concat [ 1 1 1 1], L_000001c84b3cb550, L_000001c84b3cb550, L_000001c84b3cb550, L_000001c84b3cb550;
LS_000001c84b3c9570_0_8 .concat [ 1 1 1 1], L_000001c84b3cb550, L_000001c84b3cb550, L_000001c84b3cb550, L_000001c84b3cb550;
LS_000001c84b3c9570_0_12 .concat [ 1 1 1 1], L_000001c84b3cb550, L_000001c84b3cb550, L_000001c84b3cb550, L_000001c84b3cb550;
LS_000001c84b3c9570_0_16 .concat [ 1 1 1 1], L_000001c84b3cb550, L_000001c84b3cb550, L_000001c84b3cb550, L_000001c84b3cb550;
LS_000001c84b3c9570_0_20 .concat [ 1 1 1 1], L_000001c84b3cb550, L_000001c84b3cb550, L_000001c84b3cb550, L_000001c84b3cb550;
LS_000001c84b3c9570_0_24 .concat [ 1 1 1 1], L_000001c84b3cb550, L_000001c84b3cb550, L_000001c84b3cb550, L_000001c84b3cb550;
LS_000001c84b3c9570_0_28 .concat [ 1 1 1 1], L_000001c84b3cb550, L_000001c84b3cb550, L_000001c84b3cb550, L_000001c84b3cb550;
LS_000001c84b3c9570_1_0 .concat [ 4 4 4 4], LS_000001c84b3c9570_0_0, LS_000001c84b3c9570_0_4, LS_000001c84b3c9570_0_8, LS_000001c84b3c9570_0_12;
LS_000001c84b3c9570_1_4 .concat [ 4 4 4 4], LS_000001c84b3c9570_0_16, LS_000001c84b3c9570_0_20, LS_000001c84b3c9570_0_24, LS_000001c84b3c9570_0_28;
L_000001c84b3c9570 .concat [ 16 16 0 0], LS_000001c84b3c9570_1_0, LS_000001c84b3c9570_1_4;
S_000001c84b158390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001c84b158200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c84b3d5400 .functor AND 32, L_000001c84b3ca010, L_000001c84b3cb0f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c84b393110_0 .net "in1", 31 0, L_000001c84b3ca010;  1 drivers
v000001c84b393f70_0 .net "in2", 31 0, L_000001c84b3cb0f0;  1 drivers
v000001c84b392cb0_0 .net "out", 31 0, L_000001c84b3d5400;  alias, 1 drivers
S_000001c84b190940 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001c84b158200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c84b3d5470 .functor AND 32, L_000001c84b3cb730, L_000001c84b3ca330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c84b391c70_0 .net "in1", 31 0, L_000001c84b3cb730;  1 drivers
v000001c84b392350_0 .net "in2", 31 0, L_000001c84b3ca330;  1 drivers
v000001c84b391d10_0 .net "out", 31 0, L_000001c84b3d5470;  alias, 1 drivers
S_000001c84b190ad0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001c84b158200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c84b3d6190 .functor AND 32, L_000001c84b3c92f0, L_000001c84b3ca5b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c84b3923f0_0 .net "in1", 31 0, L_000001c84b3c92f0;  1 drivers
v000001c84b3927b0_0 .net "in2", 31 0, L_000001c84b3ca5b0;  1 drivers
v000001c84b3932f0_0 .net "out", 31 0, L_000001c84b3d6190;  alias, 1 drivers
S_000001c84b397540 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001c84b158200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c84b3d5e80 .functor AND 32, L_000001c84b3c9390, L_000001c84b3c9570, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c84b392850_0 .net "in1", 31 0, L_000001c84b3c9390;  1 drivers
v000001c84b3928f0_0 .net "in2", 31 0, L_000001c84b3c9570;  1 drivers
v000001c84b392990_0 .net "out", 31 0, L_000001c84b3d5e80;  alias, 1 drivers
S_000001c84b396a50 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001c84b19da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001c84b32b8b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001c84b3d6e40 .functor NOT 1, L_000001c84b3cb5f0, C4<0>, C4<0>, C4<0>;
L_000001c84b3d6cf0 .functor NOT 1, L_000001c84b3ca150, C4<0>, C4<0>, C4<0>;
L_000001c84b3d6f90 .functor NOT 1, L_000001c84b3cb370, C4<0>, C4<0>, C4<0>;
L_000001c84b30a160 .functor NOT 1, L_000001c84b3c9610, C4<0>, C4<0>, C4<0>;
L_000001c84b3eb420 .functor AND 32, L_000001c84b3d6dd0, v000001c84b3a02e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c84b3ec7d0 .functor AND 32, L_000001c84b3d6f20, L_000001c84b3ed1e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c84b3ebf10 .functor OR 32, L_000001c84b3eb420, L_000001c84b3ec7d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c84b3ebf80 .functor AND 32, L_000001c84b3d6d60, v000001c84b38eb60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c84b3eb3b0 .functor OR 32, L_000001c84b3ebf10, L_000001c84b3ebf80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c84b3eb960 .functor AND 32, L_000001c84b3ec990, L_000001c84b3ca1f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c84b3ebff0 .functor OR 32, L_000001c84b3eb3b0, L_000001c84b3eb960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c84b39a2c0_0 .net *"_ivl_1", 0 0, L_000001c84b3cb5f0;  1 drivers
v000001c84b39a720_0 .net *"_ivl_13", 0 0, L_000001c84b3cb370;  1 drivers
v000001c84b397d40_0 .net *"_ivl_14", 0 0, L_000001c84b3d6f90;  1 drivers
v000001c84b397b60_0 .net *"_ivl_19", 0 0, L_000001c84b3cab50;  1 drivers
v000001c84b399820_0 .net *"_ivl_2", 0 0, L_000001c84b3d6e40;  1 drivers
v000001c84b399320_0 .net *"_ivl_23", 0 0, L_000001c84b3c91b0;  1 drivers
v000001c84b399500_0 .net *"_ivl_27", 0 0, L_000001c84b3c9610;  1 drivers
v000001c84b398240_0 .net *"_ivl_28", 0 0, L_000001c84b30a160;  1 drivers
v000001c84b3996e0_0 .net *"_ivl_33", 0 0, L_000001c84b3c9250;  1 drivers
v000001c84b399780_0 .net *"_ivl_37", 0 0, L_000001c84b3c9e30;  1 drivers
v000001c84b398880_0 .net *"_ivl_40", 31 0, L_000001c84b3eb420;  1 drivers
v000001c84b399b40_0 .net *"_ivl_42", 31 0, L_000001c84b3ec7d0;  1 drivers
v000001c84b399140_0 .net *"_ivl_44", 31 0, L_000001c84b3ebf10;  1 drivers
v000001c84b3986a0_0 .net *"_ivl_46", 31 0, L_000001c84b3ebf80;  1 drivers
v000001c84b3995a0_0 .net *"_ivl_48", 31 0, L_000001c84b3eb3b0;  1 drivers
v000001c84b3987e0_0 .net *"_ivl_50", 31 0, L_000001c84b3eb960;  1 drivers
v000001c84b399be0_0 .net *"_ivl_7", 0 0, L_000001c84b3ca150;  1 drivers
v000001c84b399640_0 .net *"_ivl_8", 0 0, L_000001c84b3d6cf0;  1 drivers
v000001c84b398920_0 .net "ina", 31 0, v000001c84b3a02e0_0;  alias, 1 drivers
v000001c84b399280_0 .net "inb", 31 0, L_000001c84b3ed1e0;  alias, 1 drivers
v000001c84b3991e0_0 .net "inc", 31 0, v000001c84b38eb60_0;  alias, 1 drivers
v000001c84b397e80_0 .net "ind", 31 0, L_000001c84b3ca1f0;  alias, 1 drivers
v000001c84b398420_0 .net "out", 31 0, L_000001c84b3ebff0;  alias, 1 drivers
v000001c84b3993c0_0 .net "s0", 31 0, L_000001c84b3d6dd0;  1 drivers
v000001c84b3978e0_0 .net "s1", 31 0, L_000001c84b3d6f20;  1 drivers
v000001c84b3998c0_0 .net "s2", 31 0, L_000001c84b3d6d60;  1 drivers
v000001c84b399460_0 .net "s3", 31 0, L_000001c84b3ec990;  1 drivers
v000001c84b397de0_0 .net "sel", 1 0, L_000001c84b3d02d0;  alias, 1 drivers
L_000001c84b3cb5f0 .part L_000001c84b3d02d0, 1, 1;
LS_000001c84b3ca650_0_0 .concat [ 1 1 1 1], L_000001c84b3d6e40, L_000001c84b3d6e40, L_000001c84b3d6e40, L_000001c84b3d6e40;
LS_000001c84b3ca650_0_4 .concat [ 1 1 1 1], L_000001c84b3d6e40, L_000001c84b3d6e40, L_000001c84b3d6e40, L_000001c84b3d6e40;
LS_000001c84b3ca650_0_8 .concat [ 1 1 1 1], L_000001c84b3d6e40, L_000001c84b3d6e40, L_000001c84b3d6e40, L_000001c84b3d6e40;
LS_000001c84b3ca650_0_12 .concat [ 1 1 1 1], L_000001c84b3d6e40, L_000001c84b3d6e40, L_000001c84b3d6e40, L_000001c84b3d6e40;
LS_000001c84b3ca650_0_16 .concat [ 1 1 1 1], L_000001c84b3d6e40, L_000001c84b3d6e40, L_000001c84b3d6e40, L_000001c84b3d6e40;
LS_000001c84b3ca650_0_20 .concat [ 1 1 1 1], L_000001c84b3d6e40, L_000001c84b3d6e40, L_000001c84b3d6e40, L_000001c84b3d6e40;
LS_000001c84b3ca650_0_24 .concat [ 1 1 1 1], L_000001c84b3d6e40, L_000001c84b3d6e40, L_000001c84b3d6e40, L_000001c84b3d6e40;
LS_000001c84b3ca650_0_28 .concat [ 1 1 1 1], L_000001c84b3d6e40, L_000001c84b3d6e40, L_000001c84b3d6e40, L_000001c84b3d6e40;
LS_000001c84b3ca650_1_0 .concat [ 4 4 4 4], LS_000001c84b3ca650_0_0, LS_000001c84b3ca650_0_4, LS_000001c84b3ca650_0_8, LS_000001c84b3ca650_0_12;
LS_000001c84b3ca650_1_4 .concat [ 4 4 4 4], LS_000001c84b3ca650_0_16, LS_000001c84b3ca650_0_20, LS_000001c84b3ca650_0_24, LS_000001c84b3ca650_0_28;
L_000001c84b3ca650 .concat [ 16 16 0 0], LS_000001c84b3ca650_1_0, LS_000001c84b3ca650_1_4;
L_000001c84b3ca150 .part L_000001c84b3d02d0, 0, 1;
LS_000001c84b3caf10_0_0 .concat [ 1 1 1 1], L_000001c84b3d6cf0, L_000001c84b3d6cf0, L_000001c84b3d6cf0, L_000001c84b3d6cf0;
LS_000001c84b3caf10_0_4 .concat [ 1 1 1 1], L_000001c84b3d6cf0, L_000001c84b3d6cf0, L_000001c84b3d6cf0, L_000001c84b3d6cf0;
LS_000001c84b3caf10_0_8 .concat [ 1 1 1 1], L_000001c84b3d6cf0, L_000001c84b3d6cf0, L_000001c84b3d6cf0, L_000001c84b3d6cf0;
LS_000001c84b3caf10_0_12 .concat [ 1 1 1 1], L_000001c84b3d6cf0, L_000001c84b3d6cf0, L_000001c84b3d6cf0, L_000001c84b3d6cf0;
LS_000001c84b3caf10_0_16 .concat [ 1 1 1 1], L_000001c84b3d6cf0, L_000001c84b3d6cf0, L_000001c84b3d6cf0, L_000001c84b3d6cf0;
LS_000001c84b3caf10_0_20 .concat [ 1 1 1 1], L_000001c84b3d6cf0, L_000001c84b3d6cf0, L_000001c84b3d6cf0, L_000001c84b3d6cf0;
LS_000001c84b3caf10_0_24 .concat [ 1 1 1 1], L_000001c84b3d6cf0, L_000001c84b3d6cf0, L_000001c84b3d6cf0, L_000001c84b3d6cf0;
LS_000001c84b3caf10_0_28 .concat [ 1 1 1 1], L_000001c84b3d6cf0, L_000001c84b3d6cf0, L_000001c84b3d6cf0, L_000001c84b3d6cf0;
LS_000001c84b3caf10_1_0 .concat [ 4 4 4 4], LS_000001c84b3caf10_0_0, LS_000001c84b3caf10_0_4, LS_000001c84b3caf10_0_8, LS_000001c84b3caf10_0_12;
LS_000001c84b3caf10_1_4 .concat [ 4 4 4 4], LS_000001c84b3caf10_0_16, LS_000001c84b3caf10_0_20, LS_000001c84b3caf10_0_24, LS_000001c84b3caf10_0_28;
L_000001c84b3caf10 .concat [ 16 16 0 0], LS_000001c84b3caf10_1_0, LS_000001c84b3caf10_1_4;
L_000001c84b3cb370 .part L_000001c84b3d02d0, 1, 1;
LS_000001c84b3cb410_0_0 .concat [ 1 1 1 1], L_000001c84b3d6f90, L_000001c84b3d6f90, L_000001c84b3d6f90, L_000001c84b3d6f90;
LS_000001c84b3cb410_0_4 .concat [ 1 1 1 1], L_000001c84b3d6f90, L_000001c84b3d6f90, L_000001c84b3d6f90, L_000001c84b3d6f90;
LS_000001c84b3cb410_0_8 .concat [ 1 1 1 1], L_000001c84b3d6f90, L_000001c84b3d6f90, L_000001c84b3d6f90, L_000001c84b3d6f90;
LS_000001c84b3cb410_0_12 .concat [ 1 1 1 1], L_000001c84b3d6f90, L_000001c84b3d6f90, L_000001c84b3d6f90, L_000001c84b3d6f90;
LS_000001c84b3cb410_0_16 .concat [ 1 1 1 1], L_000001c84b3d6f90, L_000001c84b3d6f90, L_000001c84b3d6f90, L_000001c84b3d6f90;
LS_000001c84b3cb410_0_20 .concat [ 1 1 1 1], L_000001c84b3d6f90, L_000001c84b3d6f90, L_000001c84b3d6f90, L_000001c84b3d6f90;
LS_000001c84b3cb410_0_24 .concat [ 1 1 1 1], L_000001c84b3d6f90, L_000001c84b3d6f90, L_000001c84b3d6f90, L_000001c84b3d6f90;
LS_000001c84b3cb410_0_28 .concat [ 1 1 1 1], L_000001c84b3d6f90, L_000001c84b3d6f90, L_000001c84b3d6f90, L_000001c84b3d6f90;
LS_000001c84b3cb410_1_0 .concat [ 4 4 4 4], LS_000001c84b3cb410_0_0, LS_000001c84b3cb410_0_4, LS_000001c84b3cb410_0_8, LS_000001c84b3cb410_0_12;
LS_000001c84b3cb410_1_4 .concat [ 4 4 4 4], LS_000001c84b3cb410_0_16, LS_000001c84b3cb410_0_20, LS_000001c84b3cb410_0_24, LS_000001c84b3cb410_0_28;
L_000001c84b3cb410 .concat [ 16 16 0 0], LS_000001c84b3cb410_1_0, LS_000001c84b3cb410_1_4;
L_000001c84b3cab50 .part L_000001c84b3d02d0, 0, 1;
LS_000001c84b3c94d0_0_0 .concat [ 1 1 1 1], L_000001c84b3cab50, L_000001c84b3cab50, L_000001c84b3cab50, L_000001c84b3cab50;
LS_000001c84b3c94d0_0_4 .concat [ 1 1 1 1], L_000001c84b3cab50, L_000001c84b3cab50, L_000001c84b3cab50, L_000001c84b3cab50;
LS_000001c84b3c94d0_0_8 .concat [ 1 1 1 1], L_000001c84b3cab50, L_000001c84b3cab50, L_000001c84b3cab50, L_000001c84b3cab50;
LS_000001c84b3c94d0_0_12 .concat [ 1 1 1 1], L_000001c84b3cab50, L_000001c84b3cab50, L_000001c84b3cab50, L_000001c84b3cab50;
LS_000001c84b3c94d0_0_16 .concat [ 1 1 1 1], L_000001c84b3cab50, L_000001c84b3cab50, L_000001c84b3cab50, L_000001c84b3cab50;
LS_000001c84b3c94d0_0_20 .concat [ 1 1 1 1], L_000001c84b3cab50, L_000001c84b3cab50, L_000001c84b3cab50, L_000001c84b3cab50;
LS_000001c84b3c94d0_0_24 .concat [ 1 1 1 1], L_000001c84b3cab50, L_000001c84b3cab50, L_000001c84b3cab50, L_000001c84b3cab50;
LS_000001c84b3c94d0_0_28 .concat [ 1 1 1 1], L_000001c84b3cab50, L_000001c84b3cab50, L_000001c84b3cab50, L_000001c84b3cab50;
LS_000001c84b3c94d0_1_0 .concat [ 4 4 4 4], LS_000001c84b3c94d0_0_0, LS_000001c84b3c94d0_0_4, LS_000001c84b3c94d0_0_8, LS_000001c84b3c94d0_0_12;
LS_000001c84b3c94d0_1_4 .concat [ 4 4 4 4], LS_000001c84b3c94d0_0_16, LS_000001c84b3c94d0_0_20, LS_000001c84b3c94d0_0_24, LS_000001c84b3c94d0_0_28;
L_000001c84b3c94d0 .concat [ 16 16 0 0], LS_000001c84b3c94d0_1_0, LS_000001c84b3c94d0_1_4;
L_000001c84b3c91b0 .part L_000001c84b3d02d0, 1, 1;
LS_000001c84b3c9110_0_0 .concat [ 1 1 1 1], L_000001c84b3c91b0, L_000001c84b3c91b0, L_000001c84b3c91b0, L_000001c84b3c91b0;
LS_000001c84b3c9110_0_4 .concat [ 1 1 1 1], L_000001c84b3c91b0, L_000001c84b3c91b0, L_000001c84b3c91b0, L_000001c84b3c91b0;
LS_000001c84b3c9110_0_8 .concat [ 1 1 1 1], L_000001c84b3c91b0, L_000001c84b3c91b0, L_000001c84b3c91b0, L_000001c84b3c91b0;
LS_000001c84b3c9110_0_12 .concat [ 1 1 1 1], L_000001c84b3c91b0, L_000001c84b3c91b0, L_000001c84b3c91b0, L_000001c84b3c91b0;
LS_000001c84b3c9110_0_16 .concat [ 1 1 1 1], L_000001c84b3c91b0, L_000001c84b3c91b0, L_000001c84b3c91b0, L_000001c84b3c91b0;
LS_000001c84b3c9110_0_20 .concat [ 1 1 1 1], L_000001c84b3c91b0, L_000001c84b3c91b0, L_000001c84b3c91b0, L_000001c84b3c91b0;
LS_000001c84b3c9110_0_24 .concat [ 1 1 1 1], L_000001c84b3c91b0, L_000001c84b3c91b0, L_000001c84b3c91b0, L_000001c84b3c91b0;
LS_000001c84b3c9110_0_28 .concat [ 1 1 1 1], L_000001c84b3c91b0, L_000001c84b3c91b0, L_000001c84b3c91b0, L_000001c84b3c91b0;
LS_000001c84b3c9110_1_0 .concat [ 4 4 4 4], LS_000001c84b3c9110_0_0, LS_000001c84b3c9110_0_4, LS_000001c84b3c9110_0_8, LS_000001c84b3c9110_0_12;
LS_000001c84b3c9110_1_4 .concat [ 4 4 4 4], LS_000001c84b3c9110_0_16, LS_000001c84b3c9110_0_20, LS_000001c84b3c9110_0_24, LS_000001c84b3c9110_0_28;
L_000001c84b3c9110 .concat [ 16 16 0 0], LS_000001c84b3c9110_1_0, LS_000001c84b3c9110_1_4;
L_000001c84b3c9610 .part L_000001c84b3d02d0, 0, 1;
LS_000001c84b3c96b0_0_0 .concat [ 1 1 1 1], L_000001c84b30a160, L_000001c84b30a160, L_000001c84b30a160, L_000001c84b30a160;
LS_000001c84b3c96b0_0_4 .concat [ 1 1 1 1], L_000001c84b30a160, L_000001c84b30a160, L_000001c84b30a160, L_000001c84b30a160;
LS_000001c84b3c96b0_0_8 .concat [ 1 1 1 1], L_000001c84b30a160, L_000001c84b30a160, L_000001c84b30a160, L_000001c84b30a160;
LS_000001c84b3c96b0_0_12 .concat [ 1 1 1 1], L_000001c84b30a160, L_000001c84b30a160, L_000001c84b30a160, L_000001c84b30a160;
LS_000001c84b3c96b0_0_16 .concat [ 1 1 1 1], L_000001c84b30a160, L_000001c84b30a160, L_000001c84b30a160, L_000001c84b30a160;
LS_000001c84b3c96b0_0_20 .concat [ 1 1 1 1], L_000001c84b30a160, L_000001c84b30a160, L_000001c84b30a160, L_000001c84b30a160;
LS_000001c84b3c96b0_0_24 .concat [ 1 1 1 1], L_000001c84b30a160, L_000001c84b30a160, L_000001c84b30a160, L_000001c84b30a160;
LS_000001c84b3c96b0_0_28 .concat [ 1 1 1 1], L_000001c84b30a160, L_000001c84b30a160, L_000001c84b30a160, L_000001c84b30a160;
LS_000001c84b3c96b0_1_0 .concat [ 4 4 4 4], LS_000001c84b3c96b0_0_0, LS_000001c84b3c96b0_0_4, LS_000001c84b3c96b0_0_8, LS_000001c84b3c96b0_0_12;
LS_000001c84b3c96b0_1_4 .concat [ 4 4 4 4], LS_000001c84b3c96b0_0_16, LS_000001c84b3c96b0_0_20, LS_000001c84b3c96b0_0_24, LS_000001c84b3c96b0_0_28;
L_000001c84b3c96b0 .concat [ 16 16 0 0], LS_000001c84b3c96b0_1_0, LS_000001c84b3c96b0_1_4;
L_000001c84b3c9250 .part L_000001c84b3d02d0, 1, 1;
LS_000001c84b3c9430_0_0 .concat [ 1 1 1 1], L_000001c84b3c9250, L_000001c84b3c9250, L_000001c84b3c9250, L_000001c84b3c9250;
LS_000001c84b3c9430_0_4 .concat [ 1 1 1 1], L_000001c84b3c9250, L_000001c84b3c9250, L_000001c84b3c9250, L_000001c84b3c9250;
LS_000001c84b3c9430_0_8 .concat [ 1 1 1 1], L_000001c84b3c9250, L_000001c84b3c9250, L_000001c84b3c9250, L_000001c84b3c9250;
LS_000001c84b3c9430_0_12 .concat [ 1 1 1 1], L_000001c84b3c9250, L_000001c84b3c9250, L_000001c84b3c9250, L_000001c84b3c9250;
LS_000001c84b3c9430_0_16 .concat [ 1 1 1 1], L_000001c84b3c9250, L_000001c84b3c9250, L_000001c84b3c9250, L_000001c84b3c9250;
LS_000001c84b3c9430_0_20 .concat [ 1 1 1 1], L_000001c84b3c9250, L_000001c84b3c9250, L_000001c84b3c9250, L_000001c84b3c9250;
LS_000001c84b3c9430_0_24 .concat [ 1 1 1 1], L_000001c84b3c9250, L_000001c84b3c9250, L_000001c84b3c9250, L_000001c84b3c9250;
LS_000001c84b3c9430_0_28 .concat [ 1 1 1 1], L_000001c84b3c9250, L_000001c84b3c9250, L_000001c84b3c9250, L_000001c84b3c9250;
LS_000001c84b3c9430_1_0 .concat [ 4 4 4 4], LS_000001c84b3c9430_0_0, LS_000001c84b3c9430_0_4, LS_000001c84b3c9430_0_8, LS_000001c84b3c9430_0_12;
LS_000001c84b3c9430_1_4 .concat [ 4 4 4 4], LS_000001c84b3c9430_0_16, LS_000001c84b3c9430_0_20, LS_000001c84b3c9430_0_24, LS_000001c84b3c9430_0_28;
L_000001c84b3c9430 .concat [ 16 16 0 0], LS_000001c84b3c9430_1_0, LS_000001c84b3c9430_1_4;
L_000001c84b3c9e30 .part L_000001c84b3d02d0, 0, 1;
LS_000001c84b3c9cf0_0_0 .concat [ 1 1 1 1], L_000001c84b3c9e30, L_000001c84b3c9e30, L_000001c84b3c9e30, L_000001c84b3c9e30;
LS_000001c84b3c9cf0_0_4 .concat [ 1 1 1 1], L_000001c84b3c9e30, L_000001c84b3c9e30, L_000001c84b3c9e30, L_000001c84b3c9e30;
LS_000001c84b3c9cf0_0_8 .concat [ 1 1 1 1], L_000001c84b3c9e30, L_000001c84b3c9e30, L_000001c84b3c9e30, L_000001c84b3c9e30;
LS_000001c84b3c9cf0_0_12 .concat [ 1 1 1 1], L_000001c84b3c9e30, L_000001c84b3c9e30, L_000001c84b3c9e30, L_000001c84b3c9e30;
LS_000001c84b3c9cf0_0_16 .concat [ 1 1 1 1], L_000001c84b3c9e30, L_000001c84b3c9e30, L_000001c84b3c9e30, L_000001c84b3c9e30;
LS_000001c84b3c9cf0_0_20 .concat [ 1 1 1 1], L_000001c84b3c9e30, L_000001c84b3c9e30, L_000001c84b3c9e30, L_000001c84b3c9e30;
LS_000001c84b3c9cf0_0_24 .concat [ 1 1 1 1], L_000001c84b3c9e30, L_000001c84b3c9e30, L_000001c84b3c9e30, L_000001c84b3c9e30;
LS_000001c84b3c9cf0_0_28 .concat [ 1 1 1 1], L_000001c84b3c9e30, L_000001c84b3c9e30, L_000001c84b3c9e30, L_000001c84b3c9e30;
LS_000001c84b3c9cf0_1_0 .concat [ 4 4 4 4], LS_000001c84b3c9cf0_0_0, LS_000001c84b3c9cf0_0_4, LS_000001c84b3c9cf0_0_8, LS_000001c84b3c9cf0_0_12;
LS_000001c84b3c9cf0_1_4 .concat [ 4 4 4 4], LS_000001c84b3c9cf0_0_16, LS_000001c84b3c9cf0_0_20, LS_000001c84b3c9cf0_0_24, LS_000001c84b3c9cf0_0_28;
L_000001c84b3c9cf0 .concat [ 16 16 0 0], LS_000001c84b3c9cf0_1_0, LS_000001c84b3c9cf0_1_4;
S_000001c84b396be0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001c84b396a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c84b3d6dd0 .functor AND 32, L_000001c84b3ca650, L_000001c84b3caf10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c84b39a5e0_0 .net "in1", 31 0, L_000001c84b3ca650;  1 drivers
v000001c84b39b080_0 .net "in2", 31 0, L_000001c84b3caf10;  1 drivers
v000001c84b39a900_0 .net "out", 31 0, L_000001c84b3d6dd0;  alias, 1 drivers
S_000001c84b3976d0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001c84b396a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c84b3d6f20 .functor AND 32, L_000001c84b3cb410, L_000001c84b3c94d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c84b39b6c0_0 .net "in1", 31 0, L_000001c84b3cb410;  1 drivers
v000001c84b39b760_0 .net "in2", 31 0, L_000001c84b3c94d0;  1 drivers
v000001c84b39ae00_0 .net "out", 31 0, L_000001c84b3d6f20;  alias, 1 drivers
S_000001c84b397220 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001c84b396a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c84b3d6d60 .functor AND 32, L_000001c84b3c9110, L_000001c84b3c96b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c84b39ac20_0 .net "in1", 31 0, L_000001c84b3c9110;  1 drivers
v000001c84b39a0e0_0 .net "in2", 31 0, L_000001c84b3c96b0;  1 drivers
v000001c84b39acc0_0 .net "out", 31 0, L_000001c84b3d6d60;  alias, 1 drivers
S_000001c84b396d70 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001c84b396a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c84b3ec990 .functor AND 32, L_000001c84b3c9430, L_000001c84b3c9cf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c84b39b3a0_0 .net "in1", 31 0, L_000001c84b3c9430;  1 drivers
v000001c84b39a180_0 .net "in2", 31 0, L_000001c84b3c9cf0;  1 drivers
v000001c84b39a220_0 .net "out", 31 0, L_000001c84b3ec990;  alias, 1 drivers
S_000001c84b396f00 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001c84b19da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001c84b32b4b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001c84b3ecc30 .functor NOT 1, L_000001c84b3c9750, C4<0>, C4<0>, C4<0>;
L_000001c84b3eb9d0 .functor NOT 1, L_000001c84b3cb4b0, C4<0>, C4<0>, C4<0>;
L_000001c84b3ebab0 .functor NOT 1, L_000001c84b3cb690, C4<0>, C4<0>, C4<0>;
L_000001c84b3ece60 .functor NOT 1, L_000001c84b3cafb0, C4<0>, C4<0>, C4<0>;
L_000001c84b3eb490 .functor AND 32, L_000001c84b3ec290, v000001c84b3a1320_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c84b3eb500 .functor AND 32, L_000001c84b3eba40, L_000001c84b3ed1e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c84b3ec840 .functor OR 32, L_000001c84b3eb490, L_000001c84b3eb500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c84b3ebb90 .functor AND 32, L_000001c84b3ebb20, v000001c84b38eb60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c84b3ec060 .functor OR 32, L_000001c84b3ec840, L_000001c84b3ebb90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c84b3ebdc0 .functor AND 32, L_000001c84b3ec300, L_000001c84b3ca1f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c84b3ebc00 .functor OR 32, L_000001c84b3ec060, L_000001c84b3ebdc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c84b399aa0_0 .net *"_ivl_1", 0 0, L_000001c84b3c9750;  1 drivers
v000001c84b399dc0_0 .net *"_ivl_13", 0 0, L_000001c84b3cb690;  1 drivers
v000001c84b3981a0_0 .net *"_ivl_14", 0 0, L_000001c84b3ebab0;  1 drivers
v000001c84b398060_0 .net *"_ivl_19", 0 0, L_000001c84b3ca0b0;  1 drivers
v000001c84b398a60_0 .net *"_ivl_2", 0 0, L_000001c84b3ecc30;  1 drivers
v000001c84b399e60_0 .net *"_ivl_23", 0 0, L_000001c84b3cb050;  1 drivers
v000001c84b39a040_0 .net *"_ivl_27", 0 0, L_000001c84b3cafb0;  1 drivers
v000001c84b397980_0 .net *"_ivl_28", 0 0, L_000001c84b3ece60;  1 drivers
v000001c84b397a20_0 .net *"_ivl_33", 0 0, L_000001c84b3cb190;  1 drivers
v000001c84b398600_0 .net *"_ivl_37", 0 0, L_000001c84b3c9bb0;  1 drivers
v000001c84b398b00_0 .net *"_ivl_40", 31 0, L_000001c84b3eb490;  1 drivers
v000001c84b397ac0_0 .net *"_ivl_42", 31 0, L_000001c84b3eb500;  1 drivers
v000001c84b397fc0_0 .net *"_ivl_44", 31 0, L_000001c84b3ec840;  1 drivers
v000001c84b398d80_0 .net *"_ivl_46", 31 0, L_000001c84b3ebb90;  1 drivers
v000001c84b397ca0_0 .net *"_ivl_48", 31 0, L_000001c84b3ec060;  1 drivers
v000001c84b398100_0 .net *"_ivl_50", 31 0, L_000001c84b3ebdc0;  1 drivers
v000001c84b3982e0_0 .net *"_ivl_7", 0 0, L_000001c84b3cb4b0;  1 drivers
v000001c84b398380_0 .net *"_ivl_8", 0 0, L_000001c84b3eb9d0;  1 drivers
v000001c84b3984c0_0 .net "ina", 31 0, v000001c84b3a1320_0;  alias, 1 drivers
v000001c84b398ba0_0 .net "inb", 31 0, L_000001c84b3ed1e0;  alias, 1 drivers
v000001c84b398ce0_0 .net "inc", 31 0, v000001c84b38eb60_0;  alias, 1 drivers
v000001c84b398e20_0 .net "ind", 31 0, L_000001c84b3ca1f0;  alias, 1 drivers
v000001c84b398ec0_0 .net "out", 31 0, L_000001c84b3ebc00;  alias, 1 drivers
v000001c84b398f60_0 .net "s0", 31 0, L_000001c84b3ec290;  1 drivers
v000001c84b399000_0 .net "s1", 31 0, L_000001c84b3eba40;  1 drivers
v000001c84b3990a0_0 .net "s2", 31 0, L_000001c84b3ebb20;  1 drivers
v000001c84b3a1460_0 .net "s3", 31 0, L_000001c84b3ec300;  1 drivers
v000001c84b3a1780_0 .net "sel", 1 0, L_000001c84b3ce9d0;  alias, 1 drivers
L_000001c84b3c9750 .part L_000001c84b3ce9d0, 1, 1;
LS_000001c84b3c97f0_0_0 .concat [ 1 1 1 1], L_000001c84b3ecc30, L_000001c84b3ecc30, L_000001c84b3ecc30, L_000001c84b3ecc30;
LS_000001c84b3c97f0_0_4 .concat [ 1 1 1 1], L_000001c84b3ecc30, L_000001c84b3ecc30, L_000001c84b3ecc30, L_000001c84b3ecc30;
LS_000001c84b3c97f0_0_8 .concat [ 1 1 1 1], L_000001c84b3ecc30, L_000001c84b3ecc30, L_000001c84b3ecc30, L_000001c84b3ecc30;
LS_000001c84b3c97f0_0_12 .concat [ 1 1 1 1], L_000001c84b3ecc30, L_000001c84b3ecc30, L_000001c84b3ecc30, L_000001c84b3ecc30;
LS_000001c84b3c97f0_0_16 .concat [ 1 1 1 1], L_000001c84b3ecc30, L_000001c84b3ecc30, L_000001c84b3ecc30, L_000001c84b3ecc30;
LS_000001c84b3c97f0_0_20 .concat [ 1 1 1 1], L_000001c84b3ecc30, L_000001c84b3ecc30, L_000001c84b3ecc30, L_000001c84b3ecc30;
LS_000001c84b3c97f0_0_24 .concat [ 1 1 1 1], L_000001c84b3ecc30, L_000001c84b3ecc30, L_000001c84b3ecc30, L_000001c84b3ecc30;
LS_000001c84b3c97f0_0_28 .concat [ 1 1 1 1], L_000001c84b3ecc30, L_000001c84b3ecc30, L_000001c84b3ecc30, L_000001c84b3ecc30;
LS_000001c84b3c97f0_1_0 .concat [ 4 4 4 4], LS_000001c84b3c97f0_0_0, LS_000001c84b3c97f0_0_4, LS_000001c84b3c97f0_0_8, LS_000001c84b3c97f0_0_12;
LS_000001c84b3c97f0_1_4 .concat [ 4 4 4 4], LS_000001c84b3c97f0_0_16, LS_000001c84b3c97f0_0_20, LS_000001c84b3c97f0_0_24, LS_000001c84b3c97f0_0_28;
L_000001c84b3c97f0 .concat [ 16 16 0 0], LS_000001c84b3c97f0_1_0, LS_000001c84b3c97f0_1_4;
L_000001c84b3cb4b0 .part L_000001c84b3ce9d0, 0, 1;
LS_000001c84b3c9930_0_0 .concat [ 1 1 1 1], L_000001c84b3eb9d0, L_000001c84b3eb9d0, L_000001c84b3eb9d0, L_000001c84b3eb9d0;
LS_000001c84b3c9930_0_4 .concat [ 1 1 1 1], L_000001c84b3eb9d0, L_000001c84b3eb9d0, L_000001c84b3eb9d0, L_000001c84b3eb9d0;
LS_000001c84b3c9930_0_8 .concat [ 1 1 1 1], L_000001c84b3eb9d0, L_000001c84b3eb9d0, L_000001c84b3eb9d0, L_000001c84b3eb9d0;
LS_000001c84b3c9930_0_12 .concat [ 1 1 1 1], L_000001c84b3eb9d0, L_000001c84b3eb9d0, L_000001c84b3eb9d0, L_000001c84b3eb9d0;
LS_000001c84b3c9930_0_16 .concat [ 1 1 1 1], L_000001c84b3eb9d0, L_000001c84b3eb9d0, L_000001c84b3eb9d0, L_000001c84b3eb9d0;
LS_000001c84b3c9930_0_20 .concat [ 1 1 1 1], L_000001c84b3eb9d0, L_000001c84b3eb9d0, L_000001c84b3eb9d0, L_000001c84b3eb9d0;
LS_000001c84b3c9930_0_24 .concat [ 1 1 1 1], L_000001c84b3eb9d0, L_000001c84b3eb9d0, L_000001c84b3eb9d0, L_000001c84b3eb9d0;
LS_000001c84b3c9930_0_28 .concat [ 1 1 1 1], L_000001c84b3eb9d0, L_000001c84b3eb9d0, L_000001c84b3eb9d0, L_000001c84b3eb9d0;
LS_000001c84b3c9930_1_0 .concat [ 4 4 4 4], LS_000001c84b3c9930_0_0, LS_000001c84b3c9930_0_4, LS_000001c84b3c9930_0_8, LS_000001c84b3c9930_0_12;
LS_000001c84b3c9930_1_4 .concat [ 4 4 4 4], LS_000001c84b3c9930_0_16, LS_000001c84b3c9930_0_20, LS_000001c84b3c9930_0_24, LS_000001c84b3c9930_0_28;
L_000001c84b3c9930 .concat [ 16 16 0 0], LS_000001c84b3c9930_1_0, LS_000001c84b3c9930_1_4;
L_000001c84b3cb690 .part L_000001c84b3ce9d0, 1, 1;
LS_000001c84b3cae70_0_0 .concat [ 1 1 1 1], L_000001c84b3ebab0, L_000001c84b3ebab0, L_000001c84b3ebab0, L_000001c84b3ebab0;
LS_000001c84b3cae70_0_4 .concat [ 1 1 1 1], L_000001c84b3ebab0, L_000001c84b3ebab0, L_000001c84b3ebab0, L_000001c84b3ebab0;
LS_000001c84b3cae70_0_8 .concat [ 1 1 1 1], L_000001c84b3ebab0, L_000001c84b3ebab0, L_000001c84b3ebab0, L_000001c84b3ebab0;
LS_000001c84b3cae70_0_12 .concat [ 1 1 1 1], L_000001c84b3ebab0, L_000001c84b3ebab0, L_000001c84b3ebab0, L_000001c84b3ebab0;
LS_000001c84b3cae70_0_16 .concat [ 1 1 1 1], L_000001c84b3ebab0, L_000001c84b3ebab0, L_000001c84b3ebab0, L_000001c84b3ebab0;
LS_000001c84b3cae70_0_20 .concat [ 1 1 1 1], L_000001c84b3ebab0, L_000001c84b3ebab0, L_000001c84b3ebab0, L_000001c84b3ebab0;
LS_000001c84b3cae70_0_24 .concat [ 1 1 1 1], L_000001c84b3ebab0, L_000001c84b3ebab0, L_000001c84b3ebab0, L_000001c84b3ebab0;
LS_000001c84b3cae70_0_28 .concat [ 1 1 1 1], L_000001c84b3ebab0, L_000001c84b3ebab0, L_000001c84b3ebab0, L_000001c84b3ebab0;
LS_000001c84b3cae70_1_0 .concat [ 4 4 4 4], LS_000001c84b3cae70_0_0, LS_000001c84b3cae70_0_4, LS_000001c84b3cae70_0_8, LS_000001c84b3cae70_0_12;
LS_000001c84b3cae70_1_4 .concat [ 4 4 4 4], LS_000001c84b3cae70_0_16, LS_000001c84b3cae70_0_20, LS_000001c84b3cae70_0_24, LS_000001c84b3cae70_0_28;
L_000001c84b3cae70 .concat [ 16 16 0 0], LS_000001c84b3cae70_1_0, LS_000001c84b3cae70_1_4;
L_000001c84b3ca0b0 .part L_000001c84b3ce9d0, 0, 1;
LS_000001c84b3cad30_0_0 .concat [ 1 1 1 1], L_000001c84b3ca0b0, L_000001c84b3ca0b0, L_000001c84b3ca0b0, L_000001c84b3ca0b0;
LS_000001c84b3cad30_0_4 .concat [ 1 1 1 1], L_000001c84b3ca0b0, L_000001c84b3ca0b0, L_000001c84b3ca0b0, L_000001c84b3ca0b0;
LS_000001c84b3cad30_0_8 .concat [ 1 1 1 1], L_000001c84b3ca0b0, L_000001c84b3ca0b0, L_000001c84b3ca0b0, L_000001c84b3ca0b0;
LS_000001c84b3cad30_0_12 .concat [ 1 1 1 1], L_000001c84b3ca0b0, L_000001c84b3ca0b0, L_000001c84b3ca0b0, L_000001c84b3ca0b0;
LS_000001c84b3cad30_0_16 .concat [ 1 1 1 1], L_000001c84b3ca0b0, L_000001c84b3ca0b0, L_000001c84b3ca0b0, L_000001c84b3ca0b0;
LS_000001c84b3cad30_0_20 .concat [ 1 1 1 1], L_000001c84b3ca0b0, L_000001c84b3ca0b0, L_000001c84b3ca0b0, L_000001c84b3ca0b0;
LS_000001c84b3cad30_0_24 .concat [ 1 1 1 1], L_000001c84b3ca0b0, L_000001c84b3ca0b0, L_000001c84b3ca0b0, L_000001c84b3ca0b0;
LS_000001c84b3cad30_0_28 .concat [ 1 1 1 1], L_000001c84b3ca0b0, L_000001c84b3ca0b0, L_000001c84b3ca0b0, L_000001c84b3ca0b0;
LS_000001c84b3cad30_1_0 .concat [ 4 4 4 4], LS_000001c84b3cad30_0_0, LS_000001c84b3cad30_0_4, LS_000001c84b3cad30_0_8, LS_000001c84b3cad30_0_12;
LS_000001c84b3cad30_1_4 .concat [ 4 4 4 4], LS_000001c84b3cad30_0_16, LS_000001c84b3cad30_0_20, LS_000001c84b3cad30_0_24, LS_000001c84b3cad30_0_28;
L_000001c84b3cad30 .concat [ 16 16 0 0], LS_000001c84b3cad30_1_0, LS_000001c84b3cad30_1_4;
L_000001c84b3cb050 .part L_000001c84b3ce9d0, 1, 1;
LS_000001c84b3c9890_0_0 .concat [ 1 1 1 1], L_000001c84b3cb050, L_000001c84b3cb050, L_000001c84b3cb050, L_000001c84b3cb050;
LS_000001c84b3c9890_0_4 .concat [ 1 1 1 1], L_000001c84b3cb050, L_000001c84b3cb050, L_000001c84b3cb050, L_000001c84b3cb050;
LS_000001c84b3c9890_0_8 .concat [ 1 1 1 1], L_000001c84b3cb050, L_000001c84b3cb050, L_000001c84b3cb050, L_000001c84b3cb050;
LS_000001c84b3c9890_0_12 .concat [ 1 1 1 1], L_000001c84b3cb050, L_000001c84b3cb050, L_000001c84b3cb050, L_000001c84b3cb050;
LS_000001c84b3c9890_0_16 .concat [ 1 1 1 1], L_000001c84b3cb050, L_000001c84b3cb050, L_000001c84b3cb050, L_000001c84b3cb050;
LS_000001c84b3c9890_0_20 .concat [ 1 1 1 1], L_000001c84b3cb050, L_000001c84b3cb050, L_000001c84b3cb050, L_000001c84b3cb050;
LS_000001c84b3c9890_0_24 .concat [ 1 1 1 1], L_000001c84b3cb050, L_000001c84b3cb050, L_000001c84b3cb050, L_000001c84b3cb050;
LS_000001c84b3c9890_0_28 .concat [ 1 1 1 1], L_000001c84b3cb050, L_000001c84b3cb050, L_000001c84b3cb050, L_000001c84b3cb050;
LS_000001c84b3c9890_1_0 .concat [ 4 4 4 4], LS_000001c84b3c9890_0_0, LS_000001c84b3c9890_0_4, LS_000001c84b3c9890_0_8, LS_000001c84b3c9890_0_12;
LS_000001c84b3c9890_1_4 .concat [ 4 4 4 4], LS_000001c84b3c9890_0_16, LS_000001c84b3c9890_0_20, LS_000001c84b3c9890_0_24, LS_000001c84b3c9890_0_28;
L_000001c84b3c9890 .concat [ 16 16 0 0], LS_000001c84b3c9890_1_0, LS_000001c84b3c9890_1_4;
L_000001c84b3cafb0 .part L_000001c84b3ce9d0, 0, 1;
LS_000001c84b3c9a70_0_0 .concat [ 1 1 1 1], L_000001c84b3ece60, L_000001c84b3ece60, L_000001c84b3ece60, L_000001c84b3ece60;
LS_000001c84b3c9a70_0_4 .concat [ 1 1 1 1], L_000001c84b3ece60, L_000001c84b3ece60, L_000001c84b3ece60, L_000001c84b3ece60;
LS_000001c84b3c9a70_0_8 .concat [ 1 1 1 1], L_000001c84b3ece60, L_000001c84b3ece60, L_000001c84b3ece60, L_000001c84b3ece60;
LS_000001c84b3c9a70_0_12 .concat [ 1 1 1 1], L_000001c84b3ece60, L_000001c84b3ece60, L_000001c84b3ece60, L_000001c84b3ece60;
LS_000001c84b3c9a70_0_16 .concat [ 1 1 1 1], L_000001c84b3ece60, L_000001c84b3ece60, L_000001c84b3ece60, L_000001c84b3ece60;
LS_000001c84b3c9a70_0_20 .concat [ 1 1 1 1], L_000001c84b3ece60, L_000001c84b3ece60, L_000001c84b3ece60, L_000001c84b3ece60;
LS_000001c84b3c9a70_0_24 .concat [ 1 1 1 1], L_000001c84b3ece60, L_000001c84b3ece60, L_000001c84b3ece60, L_000001c84b3ece60;
LS_000001c84b3c9a70_0_28 .concat [ 1 1 1 1], L_000001c84b3ece60, L_000001c84b3ece60, L_000001c84b3ece60, L_000001c84b3ece60;
LS_000001c84b3c9a70_1_0 .concat [ 4 4 4 4], LS_000001c84b3c9a70_0_0, LS_000001c84b3c9a70_0_4, LS_000001c84b3c9a70_0_8, LS_000001c84b3c9a70_0_12;
LS_000001c84b3c9a70_1_4 .concat [ 4 4 4 4], LS_000001c84b3c9a70_0_16, LS_000001c84b3c9a70_0_20, LS_000001c84b3c9a70_0_24, LS_000001c84b3c9a70_0_28;
L_000001c84b3c9a70 .concat [ 16 16 0 0], LS_000001c84b3c9a70_1_0, LS_000001c84b3c9a70_1_4;
L_000001c84b3cb190 .part L_000001c84b3ce9d0, 1, 1;
LS_000001c84b3cb230_0_0 .concat [ 1 1 1 1], L_000001c84b3cb190, L_000001c84b3cb190, L_000001c84b3cb190, L_000001c84b3cb190;
LS_000001c84b3cb230_0_4 .concat [ 1 1 1 1], L_000001c84b3cb190, L_000001c84b3cb190, L_000001c84b3cb190, L_000001c84b3cb190;
LS_000001c84b3cb230_0_8 .concat [ 1 1 1 1], L_000001c84b3cb190, L_000001c84b3cb190, L_000001c84b3cb190, L_000001c84b3cb190;
LS_000001c84b3cb230_0_12 .concat [ 1 1 1 1], L_000001c84b3cb190, L_000001c84b3cb190, L_000001c84b3cb190, L_000001c84b3cb190;
LS_000001c84b3cb230_0_16 .concat [ 1 1 1 1], L_000001c84b3cb190, L_000001c84b3cb190, L_000001c84b3cb190, L_000001c84b3cb190;
LS_000001c84b3cb230_0_20 .concat [ 1 1 1 1], L_000001c84b3cb190, L_000001c84b3cb190, L_000001c84b3cb190, L_000001c84b3cb190;
LS_000001c84b3cb230_0_24 .concat [ 1 1 1 1], L_000001c84b3cb190, L_000001c84b3cb190, L_000001c84b3cb190, L_000001c84b3cb190;
LS_000001c84b3cb230_0_28 .concat [ 1 1 1 1], L_000001c84b3cb190, L_000001c84b3cb190, L_000001c84b3cb190, L_000001c84b3cb190;
LS_000001c84b3cb230_1_0 .concat [ 4 4 4 4], LS_000001c84b3cb230_0_0, LS_000001c84b3cb230_0_4, LS_000001c84b3cb230_0_8, LS_000001c84b3cb230_0_12;
LS_000001c84b3cb230_1_4 .concat [ 4 4 4 4], LS_000001c84b3cb230_0_16, LS_000001c84b3cb230_0_20, LS_000001c84b3cb230_0_24, LS_000001c84b3cb230_0_28;
L_000001c84b3cb230 .concat [ 16 16 0 0], LS_000001c84b3cb230_1_0, LS_000001c84b3cb230_1_4;
L_000001c84b3c9bb0 .part L_000001c84b3ce9d0, 0, 1;
LS_000001c84b3c9ed0_0_0 .concat [ 1 1 1 1], L_000001c84b3c9bb0, L_000001c84b3c9bb0, L_000001c84b3c9bb0, L_000001c84b3c9bb0;
LS_000001c84b3c9ed0_0_4 .concat [ 1 1 1 1], L_000001c84b3c9bb0, L_000001c84b3c9bb0, L_000001c84b3c9bb0, L_000001c84b3c9bb0;
LS_000001c84b3c9ed0_0_8 .concat [ 1 1 1 1], L_000001c84b3c9bb0, L_000001c84b3c9bb0, L_000001c84b3c9bb0, L_000001c84b3c9bb0;
LS_000001c84b3c9ed0_0_12 .concat [ 1 1 1 1], L_000001c84b3c9bb0, L_000001c84b3c9bb0, L_000001c84b3c9bb0, L_000001c84b3c9bb0;
LS_000001c84b3c9ed0_0_16 .concat [ 1 1 1 1], L_000001c84b3c9bb0, L_000001c84b3c9bb0, L_000001c84b3c9bb0, L_000001c84b3c9bb0;
LS_000001c84b3c9ed0_0_20 .concat [ 1 1 1 1], L_000001c84b3c9bb0, L_000001c84b3c9bb0, L_000001c84b3c9bb0, L_000001c84b3c9bb0;
LS_000001c84b3c9ed0_0_24 .concat [ 1 1 1 1], L_000001c84b3c9bb0, L_000001c84b3c9bb0, L_000001c84b3c9bb0, L_000001c84b3c9bb0;
LS_000001c84b3c9ed0_0_28 .concat [ 1 1 1 1], L_000001c84b3c9bb0, L_000001c84b3c9bb0, L_000001c84b3c9bb0, L_000001c84b3c9bb0;
LS_000001c84b3c9ed0_1_0 .concat [ 4 4 4 4], LS_000001c84b3c9ed0_0_0, LS_000001c84b3c9ed0_0_4, LS_000001c84b3c9ed0_0_8, LS_000001c84b3c9ed0_0_12;
LS_000001c84b3c9ed0_1_4 .concat [ 4 4 4 4], LS_000001c84b3c9ed0_0_16, LS_000001c84b3c9ed0_0_20, LS_000001c84b3c9ed0_0_24, LS_000001c84b3c9ed0_0_28;
L_000001c84b3c9ed0 .concat [ 16 16 0 0], LS_000001c84b3c9ed0_1_0, LS_000001c84b3c9ed0_1_4;
S_000001c84b397090 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001c84b396f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c84b3ec290 .functor AND 32, L_000001c84b3c97f0, L_000001c84b3c9930, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c84b399f00_0 .net "in1", 31 0, L_000001c84b3c97f0;  1 drivers
v000001c84b399960_0 .net "in2", 31 0, L_000001c84b3c9930;  1 drivers
v000001c84b398c40_0 .net "out", 31 0, L_000001c84b3ec290;  alias, 1 drivers
S_000001c84b3973b0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001c84b396f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c84b3eba40 .functor AND 32, L_000001c84b3cae70, L_000001c84b3cad30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c84b398560_0 .net "in1", 31 0, L_000001c84b3cae70;  1 drivers
v000001c84b397f20_0 .net "in2", 31 0, L_000001c84b3cad30;  1 drivers
v000001c84b399a00_0 .net "out", 31 0, L_000001c84b3eba40;  alias, 1 drivers
S_000001c84b3968c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001c84b396f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c84b3ebb20 .functor AND 32, L_000001c84b3c9890, L_000001c84b3c9a70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c84b399fa0_0 .net "in1", 31 0, L_000001c84b3c9890;  1 drivers
v000001c84b397c00_0 .net "in2", 31 0, L_000001c84b3c9a70;  1 drivers
v000001c84b399d20_0 .net "out", 31 0, L_000001c84b3ebb20;  alias, 1 drivers
S_000001c84b39d500 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001c84b396f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c84b3ec300 .functor AND 32, L_000001c84b3cb230, L_000001c84b3c9ed0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c84b3989c0_0 .net "in1", 31 0, L_000001c84b3cb230;  1 drivers
v000001c84b398740_0 .net "in2", 31 0, L_000001c84b3c9ed0;  1 drivers
v000001c84b399c80_0 .net "out", 31 0, L_000001c84b3ec300;  alias, 1 drivers
S_000001c84b39c560 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001c84b169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001c84b3a18b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c84b3a18e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c84b3a1920 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c84b3a1958 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c84b3a1990 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c84b3a19c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c84b3a1a00 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c84b3a1a38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c84b3a1a70 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c84b3a1aa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c84b3a1ae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c84b3a1b18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c84b3a1b50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c84b3a1b88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c84b3a1bc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c84b3a1bf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c84b3a1c30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c84b3a1c68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c84b3a1ca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c84b3a1cd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c84b3a1d10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c84b3a1d48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c84b3a1d80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c84b3a1db8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c84b3a1df0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c84b3a1140_0 .var "EX1_PC", 31 0;
v000001c84b3a0e20_0 .var "EX1_PFC", 31 0;
v000001c84b3a02e0_0 .var "EX1_forward_to_B", 31 0;
v000001c84b3a16e0_0 .var "EX1_is_beq", 0 0;
v000001c84b3a0920_0 .var "EX1_is_bne", 0 0;
v000001c84b3a0380_0 .var "EX1_is_jal", 0 0;
v000001c84b3a0a60_0 .var "EX1_is_jr", 0 0;
v000001c84b3a0420_0 .var "EX1_is_oper2_immed", 0 0;
v000001c84b3a04c0_0 .var "EX1_memread", 0 0;
v000001c84b3a0560_0 .var "EX1_memwrite", 0 0;
v000001c84b3a1000_0 .var "EX1_opcode", 11 0;
v000001c84b3a0600_0 .var "EX1_predicted", 0 0;
v000001c84b3a0c40_0 .var "EX1_rd_ind", 4 0;
v000001c84b3a0ec0_0 .var "EX1_rd_indzero", 0 0;
v000001c84b3a06a0_0 .var "EX1_regwrite", 0 0;
v000001c84b3a0ce0_0 .var "EX1_rs1", 31 0;
v000001c84b3a10a0_0 .var "EX1_rs1_ind", 4 0;
v000001c84b3a1320_0 .var "EX1_rs2", 31 0;
v000001c84b3a11e0_0 .var "EX1_rs2_ind", 4 0;
v000001c84b39dfe0_0 .net "FLUSH", 0 0, v000001c84b3a45d0_0;  alias, 1 drivers
v000001c84b39e9e0_0 .net "ID_PC", 31 0, v000001c84b3a9d50_0;  alias, 1 drivers
v000001c84b39e080_0 .net "ID_PFC_to_EX", 31 0, L_000001c84b3cfdd0;  alias, 1 drivers
v000001c84b39ea80_0 .net "ID_forward_to_B", 31 0, L_000001c84b3d0410;  alias, 1 drivers
v000001c84b39e800_0 .net "ID_is_beq", 0 0, L_000001c84b3d0050;  alias, 1 drivers
v000001c84b39f660_0 .net "ID_is_bne", 0 0, L_000001c84b3d0190;  alias, 1 drivers
v000001c84b39f520_0 .net "ID_is_jal", 0 0, L_000001c84b3d09b0;  alias, 1 drivers
v000001c84b39dea0_0 .net "ID_is_jr", 0 0, L_000001c84b3d0230;  alias, 1 drivers
v000001c84b39f700_0 .net "ID_is_oper2_immed", 0 0, L_000001c84b3d5b70;  alias, 1 drivers
v000001c84b39fa20_0 .net "ID_memread", 0 0, L_000001c84b3d0870;  alias, 1 drivers
v000001c84b39e940_0 .net "ID_memwrite", 0 0, L_000001c84b3d0af0;  alias, 1 drivers
v000001c84b39e580_0 .net "ID_opcode", 11 0, v000001c84b3b8be0_0;  alias, 1 drivers
v000001c84b39eb20_0 .net "ID_predicted", 0 0, v000001c84b3a39f0_0;  alias, 1 drivers
v000001c84b3a0060_0 .net "ID_rd_ind", 4 0, v000001c84b3b8aa0_0;  alias, 1 drivers
v000001c84b39e620_0 .net "ID_rd_indzero", 0 0, L_000001c84b3d0e10;  1 drivers
v000001c84b39ebc0_0 .net "ID_regwrite", 0 0, L_000001c84b3d0cd0;  alias, 1 drivers
v000001c84b39eda0_0 .net "ID_rs1", 31 0, v000001c84b3a9850_0;  alias, 1 drivers
v000001c84b39ff20_0 .net "ID_rs1_ind", 4 0, v000001c84b3b7b00_0;  alias, 1 drivers
v000001c84b39df40_0 .net "ID_rs2", 31 0, v000001c84b3a9210_0;  alias, 1 drivers
v000001c84b39e1c0_0 .net "ID_rs2_ind", 4 0, v000001c84b3b6f20_0;  alias, 1 drivers
v000001c84b39eee0_0 .net "clk", 0 0, L_000001c84b3d5d30;  1 drivers
v000001c84b39e6c0_0 .net "rst", 0 0, v000001c84b3cd670_0;  alias, 1 drivers
E_000001c84b32aab0 .event posedge, v000001c84b38fd80_0, v000001c84b39eee0_0;
S_000001c84b39c3d0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001c84b169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001c84b3a1e30 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c84b3a1e68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c84b3a1ea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c84b3a1ed8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c84b3a1f10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c84b3a1f48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c84b3a1f80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c84b3a1fb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c84b3a1ff0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c84b3a2028 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c84b3a2060 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c84b3a2098 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c84b3a20d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c84b3a2108 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c84b3a2140 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c84b3a2178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c84b3a21b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c84b3a21e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c84b3a2220 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c84b3a2258 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c84b3a2290 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c84b3a22c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c84b3a2300 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c84b3a2338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c84b3a2370 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c84b39db80_0 .net "EX1_ALU_OPER1", 31 0, L_000001c84b3d6c80;  alias, 1 drivers
v000001c84b39ffc0_0 .net "EX1_ALU_OPER2", 31 0, L_000001c84b3ebff0;  alias, 1 drivers
v000001c84b39fac0_0 .net "EX1_PC", 31 0, v000001c84b3a1140_0;  alias, 1 drivers
v000001c84b39fc00_0 .net "EX1_PFC_to_IF", 31 0, L_000001c84b3c9c50;  alias, 1 drivers
v000001c84b39d900_0 .net "EX1_forward_to_B", 31 0, v000001c84b3a02e0_0;  alias, 1 drivers
v000001c84b39f840_0 .net "EX1_is_beq", 0 0, v000001c84b3a16e0_0;  alias, 1 drivers
v000001c84b39ec60_0 .net "EX1_is_bne", 0 0, v000001c84b3a0920_0;  alias, 1 drivers
v000001c84b39f7a0_0 .net "EX1_is_jal", 0 0, v000001c84b3a0380_0;  alias, 1 drivers
v000001c84b39e760_0 .net "EX1_is_jr", 0 0, v000001c84b3a0a60_0;  alias, 1 drivers
v000001c84b39fb60_0 .net "EX1_is_oper2_immed", 0 0, v000001c84b3a0420_0;  alias, 1 drivers
v000001c84b39d9a0_0 .net "EX1_memread", 0 0, v000001c84b3a04c0_0;  alias, 1 drivers
v000001c84b39fca0_0 .net "EX1_memwrite", 0 0, v000001c84b3a0560_0;  alias, 1 drivers
v000001c84b39f8e0_0 .net "EX1_opcode", 11 0, v000001c84b3a1000_0;  alias, 1 drivers
v000001c84b39f0c0_0 .net "EX1_predicted", 0 0, v000001c84b3a0600_0;  alias, 1 drivers
v000001c84b39e8a0_0 .net "EX1_rd_ind", 4 0, v000001c84b3a0c40_0;  alias, 1 drivers
v000001c84b39f5c0_0 .net "EX1_rd_indzero", 0 0, v000001c84b3a0ec0_0;  alias, 1 drivers
v000001c84b39ed00_0 .net "EX1_regwrite", 0 0, v000001c84b3a06a0_0;  alias, 1 drivers
v000001c84b39fd40_0 .net "EX1_rs1", 31 0, v000001c84b3a0ce0_0;  alias, 1 drivers
v000001c84b39da40_0 .net "EX1_rs1_ind", 4 0, v000001c84b3a10a0_0;  alias, 1 drivers
v000001c84b39f980_0 .net "EX1_rs2_ind", 4 0, v000001c84b3a11e0_0;  alias, 1 drivers
v000001c84b39ee40_0 .net "EX1_rs2_out", 31 0, L_000001c84b3ebc00;  alias, 1 drivers
v000001c84b39f2a0_0 .var "EX2_ALU_OPER1", 31 0;
v000001c84b39f200_0 .var "EX2_ALU_OPER2", 31 0;
v000001c84b39e120_0 .var "EX2_PC", 31 0;
v000001c84b39e260_0 .var "EX2_PFC_to_IF", 31 0;
v000001c84b39fde0_0 .var "EX2_forward_to_B", 31 0;
v000001c84b39ef80_0 .var "EX2_is_beq", 0 0;
v000001c84b39fe80_0 .var "EX2_is_bne", 0 0;
v000001c84b39e440_0 .var "EX2_is_jal", 0 0;
v000001c84b39dae0_0 .var "EX2_is_jr", 0 0;
v000001c84b39dd60_0 .var "EX2_is_oper2_immed", 0 0;
v000001c84b39f020_0 .var "EX2_memread", 0 0;
v000001c84b39e300_0 .var "EX2_memwrite", 0 0;
v000001c84b39f3e0_0 .var "EX2_opcode", 11 0;
v000001c84b39f160_0 .var "EX2_predicted", 0 0;
v000001c84b39e4e0_0 .var "EX2_rd_ind", 4 0;
v000001c84b39f340_0 .var "EX2_rd_indzero", 0 0;
v000001c84b39f480_0 .var "EX2_regwrite", 0 0;
v000001c84b39dc20_0 .var "EX2_rs1", 31 0;
v000001c84b39dcc0_0 .var "EX2_rs1_ind", 4 0;
v000001c84b39e3a0_0 .var "EX2_rs2_ind", 4 0;
v000001c84b39de00_0 .var "EX2_rs2_out", 31 0;
v000001c84b3a3310_0 .net "FLUSH", 0 0, v000001c84b3a27d0_0;  alias, 1 drivers
v000001c84b3a38b0_0 .net "clk", 0 0, L_000001c84b3ec370;  1 drivers
v000001c84b3a36d0_0 .net "rst", 0 0, v000001c84b3cd670_0;  alias, 1 drivers
E_000001c84b32b4f0 .event posedge, v000001c84b38fd80_0, v000001c84b3a38b0_0;
S_000001c84b39c6f0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001c84b169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001c84b3aa3c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c84b3aa3f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c84b3aa430 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c84b3aa468 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c84b3aa4a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c84b3aa4d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c84b3aa510 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c84b3aa548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c84b3aa580 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c84b3aa5b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c84b3aa5f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c84b3aa628 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c84b3aa660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c84b3aa698 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c84b3aa6d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c84b3aa708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c84b3aa740 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c84b3aa778 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c84b3aa7b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c84b3aa7e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c84b3aa820 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c84b3aa858 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c84b3aa890 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c84b3aa8c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c84b3aa900 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001c84b3d6ba0 .functor OR 1, L_000001c84b3d0050, L_000001c84b3d0190, C4<0>, C4<0>;
L_000001c84b3d5630 .functor AND 1, L_000001c84b3d6ba0, L_000001c84b3d51d0, C4<1>, C4<1>;
L_000001c84b3d5080 .functor OR 1, L_000001c84b3d0050, L_000001c84b3d0190, C4<0>, C4<0>;
L_000001c84b3d6ac0 .functor AND 1, L_000001c84b3d5080, L_000001c84b3d51d0, C4<1>, C4<1>;
L_000001c84b3d5550 .functor OR 1, L_000001c84b3d0050, L_000001c84b3d0190, C4<0>, C4<0>;
L_000001c84b3d6040 .functor AND 1, L_000001c84b3d5550, v000001c84b3a39f0_0, C4<1>, C4<1>;
v000001c84b3a7a50_0 .net "EX1_memread", 0 0, v000001c84b3a04c0_0;  alias, 1 drivers
v000001c84b3a7af0_0 .net "EX1_opcode", 11 0, v000001c84b3a1000_0;  alias, 1 drivers
v000001c84b3a7d70_0 .net "EX1_rd_ind", 4 0, v000001c84b3a0c40_0;  alias, 1 drivers
v000001c84b3a8810_0 .net "EX1_rd_indzero", 0 0, v000001c84b3a0ec0_0;  alias, 1 drivers
v000001c84b3a9b70_0 .net "EX2_memread", 0 0, v000001c84b39f020_0;  alias, 1 drivers
v000001c84b3a98f0_0 .net "EX2_opcode", 11 0, v000001c84b39f3e0_0;  alias, 1 drivers
v000001c84b3a93f0_0 .net "EX2_rd_ind", 4 0, v000001c84b39e4e0_0;  alias, 1 drivers
v000001c84b3a7b90_0 .net "EX2_rd_indzero", 0 0, v000001c84b39f340_0;  alias, 1 drivers
v000001c84b3a7e10_0 .net "ID_EX1_flush", 0 0, v000001c84b3a45d0_0;  alias, 1 drivers
v000001c84b3a7870_0 .net "ID_EX2_flush", 0 0, v000001c84b3a27d0_0;  alias, 1 drivers
v000001c84b3a89f0_0 .net "ID_is_beq", 0 0, L_000001c84b3d0050;  alias, 1 drivers
v000001c84b3a8c70_0 .net "ID_is_bne", 0 0, L_000001c84b3d0190;  alias, 1 drivers
v000001c84b3a8130_0 .net "ID_is_j", 0 0, L_000001c84b3d0b90;  alias, 1 drivers
v000001c84b3a86d0_0 .net "ID_is_jal", 0 0, L_000001c84b3d09b0;  alias, 1 drivers
v000001c84b3a88b0_0 .net "ID_is_jr", 0 0, L_000001c84b3d0230;  alias, 1 drivers
v000001c84b3a8270_0 .net "ID_opcode", 11 0, v000001c84b3b8be0_0;  alias, 1 drivers
v000001c84b3a9990_0 .net "ID_rs1_ind", 4 0, v000001c84b3b7b00_0;  alias, 1 drivers
v000001c84b3a95d0_0 .net "ID_rs2_ind", 4 0, v000001c84b3b6f20_0;  alias, 1 drivers
v000001c84b3a7eb0_0 .net "IF_ID_flush", 0 0, v000001c84b3a6650_0;  alias, 1 drivers
v000001c84b3a8450_0 .net "IF_ID_write", 0 0, v000001c84b3a5cf0_0;  alias, 1 drivers
v000001c84b3a7730_0 .net "PC_src", 2 0, L_000001c84b3ceed0;  alias, 1 drivers
v000001c84b3a74b0_0 .net "PFC_to_EX", 31 0, L_000001c84b3cfdd0;  alias, 1 drivers
v000001c84b3a77d0_0 .net "PFC_to_IF", 31 0, L_000001c84b3d0370;  alias, 1 drivers
v000001c84b3a9350_0 .net "WB_rd_ind", 4 0, v000001c84b3bb660_0;  alias, 1 drivers
v000001c84b3a97b0_0 .net "Wrong_prediction", 0 0, L_000001c84b3ecfb0;  alias, 1 drivers
v000001c84b3a9ad0_0 .net *"_ivl_11", 0 0, L_000001c84b3d6ac0;  1 drivers
v000001c84b3a9030_0 .net *"_ivl_13", 9 0, L_000001c84b3d05f0;  1 drivers
v000001c84b3a7f50_0 .net *"_ivl_15", 9 0, L_000001c84b3ce070;  1 drivers
v000001c84b3a92b0_0 .net *"_ivl_16", 9 0, L_000001c84b3cebb0;  1 drivers
v000001c84b3a9a30_0 .net *"_ivl_19", 9 0, L_000001c84b3cf290;  1 drivers
v000001c84b3a7ff0_0 .net *"_ivl_20", 9 0, L_000001c84b3cf790;  1 drivers
v000001c84b3a7410_0 .net *"_ivl_25", 0 0, L_000001c84b3d5550;  1 drivers
v000001c84b3a9170_0 .net *"_ivl_27", 0 0, L_000001c84b3d6040;  1 drivers
v000001c84b3a8d10_0 .net *"_ivl_29", 9 0, L_000001c84b3d0690;  1 drivers
v000001c84b3a83b0_0 .net *"_ivl_3", 0 0, L_000001c84b3d6ba0;  1 drivers
L_000001c84b3f01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001c84b3a8a90_0 .net/2u *"_ivl_30", 9 0, L_000001c84b3f01f0;  1 drivers
v000001c84b3a8590_0 .net *"_ivl_32", 9 0, L_000001c84b3cf8d0;  1 drivers
v000001c84b3a75f0_0 .net *"_ivl_35", 9 0, L_000001c84b3cec50;  1 drivers
v000001c84b3a7910_0 .net *"_ivl_37", 9 0, L_000001c84b3ce2f0;  1 drivers
v000001c84b3a9530_0 .net *"_ivl_38", 9 0, L_000001c84b3cfb50;  1 drivers
v000001c84b3a8bd0_0 .net *"_ivl_40", 9 0, L_000001c84b3cf330;  1 drivers
L_000001c84b3f0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a8090_0 .net/2s *"_ivl_45", 21 0, L_000001c84b3f0238;  1 drivers
L_000001c84b3f0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a9490_0 .net/2s *"_ivl_50", 21 0, L_000001c84b3f0280;  1 drivers
v000001c84b3a8630_0 .net *"_ivl_9", 0 0, L_000001c84b3d5080;  1 drivers
v000001c84b3a8770_0 .net "clk", 0 0, L_000001c84b309f30;  alias, 1 drivers
v000001c84b3a8950_0 .net "forward_to_B", 31 0, L_000001c84b3d0410;  alias, 1 drivers
v000001c84b3a90d0_0 .net "imm", 31 0, v000001c84b3a6b50_0;  1 drivers
v000001c84b3a8b30_0 .net "inst", 31 0, v000001c84b3aa1b0_0;  alias, 1 drivers
v000001c84b3a8db0_0 .net "is_branch_and_taken", 0 0, L_000001c84b3d5630;  alias, 1 drivers
v000001c84b3a8e50_0 .net "is_oper2_immed", 0 0, L_000001c84b3d5b70;  alias, 1 drivers
v000001c84b3a8ef0_0 .net "mem_read", 0 0, L_000001c84b3d0870;  alias, 1 drivers
v000001c84b3a8f90_0 .net "mem_write", 0 0, L_000001c84b3d0af0;  alias, 1 drivers
v000001c84b3aa110_0 .net "pc", 31 0, v000001c84b3a9d50_0;  alias, 1 drivers
v000001c84b3a9fd0_0 .net "pc_write", 0 0, v000001c84b3a7230_0;  alias, 1 drivers
v000001c84b3aa2f0_0 .net "predicted", 0 0, L_000001c84b3d51d0;  1 drivers
v000001c84b3a9c10_0 .net "predicted_to_EX", 0 0, v000001c84b3a39f0_0;  alias, 1 drivers
v000001c84b3a9e90_0 .net "reg_write", 0 0, L_000001c84b3d0cd0;  alias, 1 drivers
v000001c84b3a9f30_0 .net "reg_write_from_wb", 0 0, v000001c84b3bb700_0;  alias, 1 drivers
v000001c84b3aa250_0 .net "rs1", 31 0, v000001c84b3a9850_0;  alias, 1 drivers
v000001c84b3a9df0_0 .net "rs2", 31 0, v000001c84b3a9210_0;  alias, 1 drivers
v000001c84b3a9cb0_0 .net "rst", 0 0, v000001c84b3cd670_0;  alias, 1 drivers
v000001c84b3aa070_0 .net "wr_reg_data", 31 0, L_000001c84b3ed1e0;  alias, 1 drivers
L_000001c84b3d0410 .functor MUXZ 32, v000001c84b3a9210_0, v000001c84b3a6b50_0, L_000001c84b3d5b70, C4<>;
L_000001c84b3d05f0 .part v000001c84b3a9d50_0, 0, 10;
L_000001c84b3ce070 .part v000001c84b3aa1b0_0, 0, 10;
L_000001c84b3cebb0 .arith/sum 10, L_000001c84b3d05f0, L_000001c84b3ce070;
L_000001c84b3cf290 .part v000001c84b3aa1b0_0, 0, 10;
L_000001c84b3cf790 .functor MUXZ 10, L_000001c84b3cf290, L_000001c84b3cebb0, L_000001c84b3d6ac0, C4<>;
L_000001c84b3d0690 .part v000001c84b3a9d50_0, 0, 10;
L_000001c84b3cf8d0 .arith/sum 10, L_000001c84b3d0690, L_000001c84b3f01f0;
L_000001c84b3cec50 .part v000001c84b3a9d50_0, 0, 10;
L_000001c84b3ce2f0 .part v000001c84b3aa1b0_0, 0, 10;
L_000001c84b3cfb50 .arith/sum 10, L_000001c84b3cec50, L_000001c84b3ce2f0;
L_000001c84b3cf330 .functor MUXZ 10, L_000001c84b3cfb50, L_000001c84b3cf8d0, L_000001c84b3d6040, C4<>;
L_000001c84b3d0370 .concat8 [ 10 22 0 0], L_000001c84b3cf790, L_000001c84b3f0238;
L_000001c84b3cfdd0 .concat8 [ 10 22 0 0], L_000001c84b3cf330, L_000001c84b3f0280;
S_000001c84b39d050 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001c84b39c6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001c84b3aa940 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c84b3aa978 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c84b3aa9b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c84b3aa9e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c84b3aaa20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c84b3aaa58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c84b3aaa90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c84b3aaac8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c84b3aab00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c84b3aab38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c84b3aab70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c84b3aaba8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c84b3aabe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c84b3aac18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c84b3aac50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c84b3aac88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c84b3aacc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c84b3aacf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c84b3aad30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c84b3aad68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c84b3aada0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c84b3aadd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c84b3aae10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c84b3aae48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c84b3aae80 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001c84b3d60b0 .functor OR 1, L_000001c84b3d51d0, L_000001c84b3ce390, C4<0>, C4<0>;
L_000001c84b3d56a0 .functor OR 1, L_000001c84b3d60b0, L_000001c84b3cf3d0, C4<0>, C4<0>;
v000001c84b3a48f0_0 .net "EX1_opcode", 11 0, v000001c84b3a1000_0;  alias, 1 drivers
v000001c84b3a3a90_0 .net "EX2_opcode", 11 0, v000001c84b39f3e0_0;  alias, 1 drivers
v000001c84b3a2910_0 .net "ID_opcode", 11 0, v000001c84b3b8be0_0;  alias, 1 drivers
v000001c84b3a4a30_0 .net "PC_src", 2 0, L_000001c84b3ceed0;  alias, 1 drivers
v000001c84b3a2cd0_0 .net "Wrong_prediction", 0 0, L_000001c84b3ecfb0;  alias, 1 drivers
L_000001c84b3f03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001c84b3a2e10_0 .net/2u *"_ivl_0", 2 0, L_000001c84b3f03e8;  1 drivers
v000001c84b3a4490_0 .net *"_ivl_10", 0 0, L_000001c84b3cecf0;  1 drivers
L_000001c84b3f0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001c84b3a4ad0_0 .net/2u *"_ivl_12", 2 0, L_000001c84b3f0508;  1 drivers
L_000001c84b3f0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a3090_0 .net/2u *"_ivl_14", 11 0, L_000001c84b3f0550;  1 drivers
v000001c84b3a42b0_0 .net *"_ivl_16", 0 0, L_000001c84b3ce390;  1 drivers
v000001c84b3a4530_0 .net *"_ivl_19", 0 0, L_000001c84b3d60b0;  1 drivers
L_000001c84b3f0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a4210_0 .net/2u *"_ivl_2", 11 0, L_000001c84b3f0430;  1 drivers
L_000001c84b3f0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a2eb0_0 .net/2u *"_ivl_20", 11 0, L_000001c84b3f0598;  1 drivers
v000001c84b3a2410_0 .net *"_ivl_22", 0 0, L_000001c84b3cf3d0;  1 drivers
v000001c84b3a2690_0 .net *"_ivl_25", 0 0, L_000001c84b3d56a0;  1 drivers
L_000001c84b3f05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001c84b3a3450_0 .net/2u *"_ivl_26", 2 0, L_000001c84b3f05e0;  1 drivers
L_000001c84b3f0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a3630_0 .net/2u *"_ivl_28", 2 0, L_000001c84b3f0628;  1 drivers
v000001c84b3a4670_0 .net *"_ivl_30", 2 0, L_000001c84b3ce570;  1 drivers
v000001c84b3a3770_0 .net *"_ivl_32", 2 0, L_000001c84b3ced90;  1 drivers
v000001c84b3a3b30_0 .net *"_ivl_34", 2 0, L_000001c84b3ce750;  1 drivers
v000001c84b3a2f50_0 .net *"_ivl_4", 0 0, L_000001c84b3cf970;  1 drivers
L_000001c84b3f0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001c84b3a3bd0_0 .net/2u *"_ivl_6", 2 0, L_000001c84b3f0478;  1 drivers
L_000001c84b3f04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a2730_0 .net/2u *"_ivl_8", 11 0, L_000001c84b3f04c0;  1 drivers
v000001c84b3a3db0_0 .net "clk", 0 0, L_000001c84b309f30;  alias, 1 drivers
v000001c84b3a3e50_0 .net "predicted", 0 0, L_000001c84b3d51d0;  alias, 1 drivers
v000001c84b3a47b0_0 .net "predicted_to_EX", 0 0, v000001c84b3a39f0_0;  alias, 1 drivers
v000001c84b3a3ef0_0 .net "rst", 0 0, v000001c84b3cd670_0;  alias, 1 drivers
v000001c84b3a3270_0 .net "state", 1 0, v000001c84b3a3130_0;  1 drivers
L_000001c84b3cf970 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f0430;
L_000001c84b3cecf0 .cmp/eq 12, v000001c84b3a1000_0, L_000001c84b3f04c0;
L_000001c84b3ce390 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f0550;
L_000001c84b3cf3d0 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f0598;
L_000001c84b3ce570 .functor MUXZ 3, L_000001c84b3f0628, L_000001c84b3f05e0, L_000001c84b3d56a0, C4<>;
L_000001c84b3ced90 .functor MUXZ 3, L_000001c84b3ce570, L_000001c84b3f0508, L_000001c84b3cecf0, C4<>;
L_000001c84b3ce750 .functor MUXZ 3, L_000001c84b3ced90, L_000001c84b3f0478, L_000001c84b3cf970, C4<>;
L_000001c84b3ceed0 .functor MUXZ 3, L_000001c84b3ce750, L_000001c84b3f03e8, L_000001c84b3ecfb0, C4<>;
S_000001c84b39d690 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001c84b39d050;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001c84b3aaec0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c84b3aaef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c84b3aaf30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c84b3aaf68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c84b3aafa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c84b3aafd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c84b3ab010 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c84b3ab048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c84b3ab080 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c84b3ab0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c84b3ab0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c84b3ab128 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c84b3ab160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c84b3ab198 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c84b3ab1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c84b3ab208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c84b3ab240 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c84b3ab278 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c84b3ab2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c84b3ab2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c84b3ab320 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c84b3ab358 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c84b3ab390 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c84b3ab3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c84b3ab400 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001c84b3d6b30 .functor OR 1, L_000001c84b3cf0b0, L_000001c84b3ce430, C4<0>, C4<0>;
L_000001c84b3d6c10 .functor OR 1, L_000001c84b3cfbf0, L_000001c84b3ce6b0, C4<0>, C4<0>;
L_000001c84b3d50f0 .functor AND 1, L_000001c84b3d6b30, L_000001c84b3d6c10, C4<1>, C4<1>;
L_000001c84b3d5f60 .functor NOT 1, L_000001c84b3d50f0, C4<0>, C4<0>, C4<0>;
L_000001c84b3d6430 .functor OR 1, v000001c84b3cd670_0, L_000001c84b3d5f60, C4<0>, C4<0>;
L_000001c84b3d51d0 .functor NOT 1, L_000001c84b3d6430, C4<0>, C4<0>, C4<0>;
v000001c84b3a29b0_0 .net "EX_opcode", 11 0, v000001c84b39f3e0_0;  alias, 1 drivers
v000001c84b3a31d0_0 .net "ID_opcode", 11 0, v000001c84b3b8be0_0;  alias, 1 drivers
v000001c84b3a4990_0 .net "Wrong_prediction", 0 0, L_000001c84b3ecfb0;  alias, 1 drivers
L_000001c84b3f02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a34f0_0 .net/2u *"_ivl_0", 11 0, L_000001c84b3f02c8;  1 drivers
L_000001c84b3f0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c84b3a4170_0 .net/2u *"_ivl_10", 1 0, L_000001c84b3f0358;  1 drivers
v000001c84b3a3c70_0 .net *"_ivl_12", 0 0, L_000001c84b3cfbf0;  1 drivers
L_000001c84b3f03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001c84b3a25f0_0 .net/2u *"_ivl_14", 1 0, L_000001c84b3f03a0;  1 drivers
v000001c84b3a3590_0 .net *"_ivl_16", 0 0, L_000001c84b3ce6b0;  1 drivers
v000001c84b3a2ff0_0 .net *"_ivl_19", 0 0, L_000001c84b3d6c10;  1 drivers
v000001c84b3a2a50_0 .net *"_ivl_2", 0 0, L_000001c84b3cf0b0;  1 drivers
v000001c84b3a2af0_0 .net *"_ivl_21", 0 0, L_000001c84b3d50f0;  1 drivers
v000001c84b3a33b0_0 .net *"_ivl_22", 0 0, L_000001c84b3d5f60;  1 drivers
v000001c84b3a3810_0 .net *"_ivl_25", 0 0, L_000001c84b3d6430;  1 drivers
L_000001c84b3f0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a3950_0 .net/2u *"_ivl_4", 11 0, L_000001c84b3f0310;  1 drivers
v000001c84b3a43f0_0 .net *"_ivl_6", 0 0, L_000001c84b3ce430;  1 drivers
v000001c84b3a2b90_0 .net *"_ivl_9", 0 0, L_000001c84b3d6b30;  1 drivers
v000001c84b3a2c30_0 .net "clk", 0 0, L_000001c84b309f30;  alias, 1 drivers
v000001c84b3a2870_0 .net "predicted", 0 0, L_000001c84b3d51d0;  alias, 1 drivers
v000001c84b3a39f0_0 .var "predicted_to_EX", 0 0;
v000001c84b3a3d10_0 .net "rst", 0 0, v000001c84b3cd670_0;  alias, 1 drivers
v000001c84b3a3130_0 .var "state", 1 0;
E_000001c84b32b870 .event posedge, v000001c84b3a2c30_0, v000001c84b38fd80_0;
L_000001c84b3cf0b0 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f02c8;
L_000001c84b3ce430 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f0310;
L_000001c84b3cfbf0 .cmp/eq 2, v000001c84b3a3130_0, L_000001c84b3f0358;
L_000001c84b3ce6b0 .cmp/eq 2, v000001c84b3a3130_0, L_000001c84b3f03a0;
S_000001c84b39d1e0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001c84b39c6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001c84b3ad450 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c84b3ad488 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c84b3ad4c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c84b3ad4f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c84b3ad530 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c84b3ad568 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c84b3ad5a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c84b3ad5d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c84b3ad610 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c84b3ad648 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c84b3ad680 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c84b3ad6b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c84b3ad6f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c84b3ad728 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c84b3ad760 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c84b3ad798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c84b3ad7d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c84b3ad808 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c84b3ad840 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c84b3ad878 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c84b3ad8b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c84b3ad8e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c84b3ad920 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c84b3ad958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c84b3ad990 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c84b3a4b70_0 .net "EX1_memread", 0 0, v000001c84b3a04c0_0;  alias, 1 drivers
v000001c84b3a3f90_0 .net "EX1_rd_ind", 4 0, v000001c84b3a0c40_0;  alias, 1 drivers
v000001c84b3a4030_0 .net "EX1_rd_indzero", 0 0, v000001c84b3a0ec0_0;  alias, 1 drivers
v000001c84b3a24b0_0 .net "EX2_memread", 0 0, v000001c84b39f020_0;  alias, 1 drivers
v000001c84b3a40d0_0 .net "EX2_rd_ind", 4 0, v000001c84b39e4e0_0;  alias, 1 drivers
v000001c84b3a4350_0 .net "EX2_rd_indzero", 0 0, v000001c84b39f340_0;  alias, 1 drivers
v000001c84b3a45d0_0 .var "ID_EX1_flush", 0 0;
v000001c84b3a27d0_0 .var "ID_EX2_flush", 0 0;
v000001c84b3a4710_0 .net "ID_opcode", 11 0, v000001c84b3b8be0_0;  alias, 1 drivers
v000001c84b3a4850_0 .net "ID_rs1_ind", 4 0, v000001c84b3b7b00_0;  alias, 1 drivers
v000001c84b3a2550_0 .net "ID_rs2_ind", 4 0, v000001c84b3b6f20_0;  alias, 1 drivers
v000001c84b3a5cf0_0 .var "IF_ID_Write", 0 0;
v000001c84b3a6650_0 .var "IF_ID_flush", 0 0;
v000001c84b3a7230_0 .var "PC_Write", 0 0;
v000001c84b3a5750_0 .net "Wrong_prediction", 0 0, L_000001c84b3ecfb0;  alias, 1 drivers
E_000001c84b32b9b0/0 .event anyedge, v000001c84b3920d0_0, v000001c84b3a04c0_0, v000001c84b3a0ec0_0, v000001c84b39ff20_0;
E_000001c84b32b9b0/1 .event anyedge, v000001c84b3a0c40_0, v000001c84b39e1c0_0, v000001c84b2b3930_0, v000001c84b39f340_0;
E_000001c84b32b9b0/2 .event anyedge, v000001c84b38ed40_0, v000001c84b39e580_0;
E_000001c84b32b9b0 .event/or E_000001c84b32b9b0/0, E_000001c84b32b9b0/1, E_000001c84b32b9b0/2;
S_000001c84b39c0b0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001c84b39c6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001c84b3ad9d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c84b3ada08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c84b3ada40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c84b3ada78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c84b3adab0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c84b3adae8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c84b3adb20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c84b3adb58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c84b3adb90 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c84b3adbc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c84b3adc00 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c84b3adc38 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c84b3adc70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c84b3adca8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c84b3adce0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c84b3add18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c84b3add50 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c84b3add88 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c84b3addc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c84b3addf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c84b3ade30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c84b3ade68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c84b3adea0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c84b3aded8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c84b3adf10 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001c84b3d5240 .functor OR 1, L_000001c84b3cf470, L_000001c84b3ce110, C4<0>, C4<0>;
L_000001c84b3d6510 .functor OR 1, L_000001c84b3d5240, L_000001c84b3cf650, C4<0>, C4<0>;
L_000001c84b3d5320 .functor OR 1, L_000001c84b3d6510, L_000001c84b3cfd30, C4<0>, C4<0>;
L_000001c84b3d66d0 .functor OR 1, L_000001c84b3d5320, L_000001c84b3cf6f0, C4<0>, C4<0>;
L_000001c84b3d59b0 .functor OR 1, L_000001c84b3d66d0, L_000001c84b3cf830, C4<0>, C4<0>;
L_000001c84b3d6350 .functor OR 1, L_000001c84b3d59b0, L_000001c84b3cfe70, C4<0>, C4<0>;
L_000001c84b3d5b00 .functor OR 1, L_000001c84b3d6350, L_000001c84b3cff10, C4<0>, C4<0>;
L_000001c84b3d5b70 .functor OR 1, L_000001c84b3d5b00, L_000001c84b3cffb0, C4<0>, C4<0>;
L_000001c84b3d5780 .functor OR 1, L_000001c84b3d0f50, L_000001c84b3d0a50, C4<0>, C4<0>;
L_000001c84b3d5a20 .functor OR 1, L_000001c84b3d5780, L_000001c84b3d0c30, C4<0>, C4<0>;
L_000001c84b3d5390 .functor OR 1, L_000001c84b3d5a20, L_000001c84b3d0eb0, C4<0>, C4<0>;
L_000001c84b3d5cc0 .functor OR 1, L_000001c84b3d5390, L_000001c84b3d0910, C4<0>, C4<0>;
v000001c84b3a70f0_0 .net "ID_opcode", 11 0, v000001c84b3b8be0_0;  alias, 1 drivers
L_000001c84b3f0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a5b10_0 .net/2u *"_ivl_0", 11 0, L_000001c84b3f0670;  1 drivers
L_000001c84b3f0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a7190_0 .net/2u *"_ivl_10", 11 0, L_000001c84b3f0700;  1 drivers
L_000001c84b3f0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a72d0_0 .net/2u *"_ivl_102", 11 0, L_000001c84b3f0bc8;  1 drivers
L_000001c84b3f0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a57f0_0 .net/2u *"_ivl_106", 11 0, L_000001c84b3f0c10;  1 drivers
v000001c84b3a6e70_0 .net *"_ivl_12", 0 0, L_000001c84b3cf650;  1 drivers
v000001c84b3a4c10_0 .net *"_ivl_15", 0 0, L_000001c84b3d6510;  1 drivers
L_000001c84b3f0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a5890_0 .net/2u *"_ivl_16", 11 0, L_000001c84b3f0748;  1 drivers
v000001c84b3a5930_0 .net *"_ivl_18", 0 0, L_000001c84b3cfd30;  1 drivers
v000001c84b3a61f0_0 .net *"_ivl_2", 0 0, L_000001c84b3cf470;  1 drivers
v000001c84b3a5430_0 .net *"_ivl_21", 0 0, L_000001c84b3d5320;  1 drivers
L_000001c84b3f0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a6830_0 .net/2u *"_ivl_22", 11 0, L_000001c84b3f0790;  1 drivers
v000001c84b3a6010_0 .net *"_ivl_24", 0 0, L_000001c84b3cf6f0;  1 drivers
v000001c84b3a7370_0 .net *"_ivl_27", 0 0, L_000001c84b3d66d0;  1 drivers
L_000001c84b3f07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a4cb0_0 .net/2u *"_ivl_28", 11 0, L_000001c84b3f07d8;  1 drivers
v000001c84b3a5c50_0 .net *"_ivl_30", 0 0, L_000001c84b3cf830;  1 drivers
v000001c84b3a6ab0_0 .net *"_ivl_33", 0 0, L_000001c84b3d59b0;  1 drivers
L_000001c84b3f0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a5390_0 .net/2u *"_ivl_34", 11 0, L_000001c84b3f0820;  1 drivers
v000001c84b3a4d50_0 .net *"_ivl_36", 0 0, L_000001c84b3cfe70;  1 drivers
v000001c84b3a4e90_0 .net *"_ivl_39", 0 0, L_000001c84b3d6350;  1 drivers
L_000001c84b3f06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a4df0_0 .net/2u *"_ivl_4", 11 0, L_000001c84b3f06b8;  1 drivers
L_000001c84b3f0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001c84b3a6f10_0 .net/2u *"_ivl_40", 11 0, L_000001c84b3f0868;  1 drivers
v000001c84b3a60b0_0 .net *"_ivl_42", 0 0, L_000001c84b3cff10;  1 drivers
v000001c84b3a5ed0_0 .net *"_ivl_45", 0 0, L_000001c84b3d5b00;  1 drivers
L_000001c84b3f08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a6290_0 .net/2u *"_ivl_46", 11 0, L_000001c84b3f08b0;  1 drivers
v000001c84b3a6150_0 .net *"_ivl_48", 0 0, L_000001c84b3cffb0;  1 drivers
L_000001c84b3f08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a66f0_0 .net/2u *"_ivl_52", 11 0, L_000001c84b3f08f8;  1 drivers
L_000001c84b3f0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a68d0_0 .net/2u *"_ivl_56", 11 0, L_000001c84b3f0940;  1 drivers
v000001c84b3a6bf0_0 .net *"_ivl_6", 0 0, L_000001c84b3ce110;  1 drivers
L_000001c84b3f0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a4fd0_0 .net/2u *"_ivl_60", 11 0, L_000001c84b3f0988;  1 drivers
L_000001c84b3f09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a56b0_0 .net/2u *"_ivl_64", 11 0, L_000001c84b3f09d0;  1 drivers
L_000001c84b3f0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a4f30_0 .net/2u *"_ivl_68", 11 0, L_000001c84b3f0a18;  1 drivers
L_000001c84b3f0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a6fb0_0 .net/2u *"_ivl_72", 11 0, L_000001c84b3f0a60;  1 drivers
v000001c84b3a59d0_0 .net *"_ivl_74", 0 0, L_000001c84b3d0f50;  1 drivers
L_000001c84b3f0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a6a10_0 .net/2u *"_ivl_76", 11 0, L_000001c84b3f0aa8;  1 drivers
v000001c84b3a5070_0 .net *"_ivl_78", 0 0, L_000001c84b3d0a50;  1 drivers
v000001c84b3a7050_0 .net *"_ivl_81", 0 0, L_000001c84b3d5780;  1 drivers
L_000001c84b3f0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a5110_0 .net/2u *"_ivl_82", 11 0, L_000001c84b3f0af0;  1 drivers
v000001c84b3a6510_0 .net *"_ivl_84", 0 0, L_000001c84b3d0c30;  1 drivers
v000001c84b3a51b0_0 .net *"_ivl_87", 0 0, L_000001c84b3d5a20;  1 drivers
L_000001c84b3f0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a6330_0 .net/2u *"_ivl_88", 11 0, L_000001c84b3f0b38;  1 drivers
v000001c84b3a5bb0_0 .net *"_ivl_9", 0 0, L_000001c84b3d5240;  1 drivers
v000001c84b3a5250_0 .net *"_ivl_90", 0 0, L_000001c84b3d0eb0;  1 drivers
v000001c84b3a52f0_0 .net *"_ivl_93", 0 0, L_000001c84b3d5390;  1 drivers
L_000001c84b3f0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3a54d0_0 .net/2u *"_ivl_94", 11 0, L_000001c84b3f0b80;  1 drivers
v000001c84b3a5570_0 .net *"_ivl_96", 0 0, L_000001c84b3d0910;  1 drivers
v000001c84b3a5a70_0 .net *"_ivl_99", 0 0, L_000001c84b3d5cc0;  1 drivers
v000001c84b3a5610_0 .net "is_beq", 0 0, L_000001c84b3d0050;  alias, 1 drivers
v000001c84b3a6790_0 .net "is_bne", 0 0, L_000001c84b3d0190;  alias, 1 drivers
v000001c84b3a5d90_0 .net "is_j", 0 0, L_000001c84b3d0b90;  alias, 1 drivers
v000001c84b3a5e30_0 .net "is_jal", 0 0, L_000001c84b3d09b0;  alias, 1 drivers
v000001c84b3a5f70_0 .net "is_jr", 0 0, L_000001c84b3d0230;  alias, 1 drivers
v000001c84b3a63d0_0 .net "is_oper2_immed", 0 0, L_000001c84b3d5b70;  alias, 1 drivers
v000001c84b3a6470_0 .net "memread", 0 0, L_000001c84b3d0870;  alias, 1 drivers
v000001c84b3a65b0_0 .net "memwrite", 0 0, L_000001c84b3d0af0;  alias, 1 drivers
v000001c84b3a6970_0 .net "regwrite", 0 0, L_000001c84b3d0cd0;  alias, 1 drivers
L_000001c84b3cf470 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f0670;
L_000001c84b3ce110 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f06b8;
L_000001c84b3cf650 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f0700;
L_000001c84b3cfd30 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f0748;
L_000001c84b3cf6f0 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f0790;
L_000001c84b3cf830 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f07d8;
L_000001c84b3cfe70 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f0820;
L_000001c84b3cff10 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f0868;
L_000001c84b3cffb0 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f08b0;
L_000001c84b3d0050 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f08f8;
L_000001c84b3d0190 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f0940;
L_000001c84b3d0230 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f0988;
L_000001c84b3d09b0 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f09d0;
L_000001c84b3d0b90 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f0a18;
L_000001c84b3d0f50 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f0a60;
L_000001c84b3d0a50 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f0aa8;
L_000001c84b3d0c30 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f0af0;
L_000001c84b3d0eb0 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f0b38;
L_000001c84b3d0910 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f0b80;
L_000001c84b3d0cd0 .reduce/nor L_000001c84b3d5cc0;
L_000001c84b3d0870 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f0bc8;
L_000001c84b3d0af0 .cmp/eq 12, v000001c84b3b8be0_0, L_000001c84b3f0c10;
S_000001c84b39d370 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001c84b39c6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001c84b3b5f60 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c84b3b5f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c84b3b5fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c84b3b6008 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c84b3b6040 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c84b3b6078 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c84b3b60b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c84b3b60e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c84b3b6120 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c84b3b6158 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c84b3b6190 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c84b3b61c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c84b3b6200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c84b3b6238 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c84b3b6270 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c84b3b62a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c84b3b62e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c84b3b6318 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c84b3b6350 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c84b3b6388 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c84b3b63c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c84b3b63f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c84b3b6430 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c84b3b6468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c84b3b64a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c84b3a6b50_0 .var "Immed", 31 0;
v000001c84b3a6c90_0 .net "Inst", 31 0, v000001c84b3aa1b0_0;  alias, 1 drivers
v000001c84b3a6d30_0 .net "opcode", 11 0, v000001c84b3b8be0_0;  alias, 1 drivers
E_000001c84b32beb0 .event anyedge, v000001c84b39e580_0, v000001c84b3a6c90_0;
S_000001c84b39bc00 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001c84b39c6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001c84b3a9850_0 .var "Read_data1", 31 0;
v000001c84b3a9210_0 .var "Read_data2", 31 0;
v000001c84b3a7c30_0 .net "Read_reg1", 4 0, v000001c84b3b7b00_0;  alias, 1 drivers
v000001c84b3a8310_0 .net "Read_reg2", 4 0, v000001c84b3b6f20_0;  alias, 1 drivers
v000001c84b3a79b0_0 .net "Write_data", 31 0, L_000001c84b3ed1e0;  alias, 1 drivers
v000001c84b3a81d0_0 .net "Write_en", 0 0, v000001c84b3bb700_0;  alias, 1 drivers
v000001c84b3a9670_0 .net "Write_reg", 4 0, v000001c84b3bb660_0;  alias, 1 drivers
v000001c84b3a7cd0_0 .net "clk", 0 0, L_000001c84b309f30;  alias, 1 drivers
v000001c84b3a84f0_0 .var/i "i", 31 0;
v000001c84b3a7550 .array "reg_file", 0 31, 31 0;
v000001c84b3a9710_0 .net "rst", 0 0, v000001c84b3cd670_0;  alias, 1 drivers
E_000001c84b32bff0 .event posedge, v000001c84b3a2c30_0;
S_000001c84b39bd90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001c84b39bc00;
 .timescale 0 0;
v000001c84b3a7690_0 .var/i "i", 31 0;
S_000001c84b39b8e0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001c84b169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001c84b3b64e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c84b3b6518 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c84b3b6550 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c84b3b6588 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c84b3b65c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c84b3b65f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c84b3b6630 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c84b3b6668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c84b3b66a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c84b3b66d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c84b3b6710 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c84b3b6748 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c84b3b6780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c84b3b67b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c84b3b67f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c84b3b6828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c84b3b6860 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c84b3b6898 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c84b3b68d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c84b3b6908 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c84b3b6940 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c84b3b6978 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c84b3b69b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c84b3b69e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c84b3b6a20 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c84b3aa1b0_0 .var "ID_INST", 31 0;
v000001c84b3a9d50_0 .var "ID_PC", 31 0;
v000001c84b3b8be0_0 .var "ID_opcode", 11 0;
v000001c84b3b8aa0_0 .var "ID_rd_ind", 4 0;
v000001c84b3b7b00_0 .var "ID_rs1_ind", 4 0;
v000001c84b3b6f20_0 .var "ID_rs2_ind", 4 0;
v000001c84b3b9220_0 .net "IF_FLUSH", 0 0, v000001c84b3a6650_0;  alias, 1 drivers
v000001c84b3b83c0_0 .net "IF_INST", 31 0, L_000001c84b3d6660;  alias, 1 drivers
v000001c84b3b7d80_0 .net "IF_PC", 31 0, v000001c84b3b7a60_0;  alias, 1 drivers
v000001c84b3b77e0_0 .net "clk", 0 0, L_000001c84b3d6a50;  1 drivers
v000001c84b3b8f00_0 .net "if_id_Write", 0 0, v000001c84b3a5cf0_0;  alias, 1 drivers
v000001c84b3b7100_0 .net "rst", 0 0, v000001c84b3cd670_0;  alias, 1 drivers
E_000001c84b32bcf0 .event posedge, v000001c84b38fd80_0, v000001c84b3b77e0_0;
S_000001c84b39ba70 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001c84b169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001c84b3bb8e0_0 .net "EX1_PFC", 31 0, L_000001c84b3c9c50;  alias, 1 drivers
v000001c84b3ba080_0 .net "EX2_PFC", 31 0, v000001c84b39e260_0;  alias, 1 drivers
v000001c84b3baf80_0 .net "ID_PFC", 31 0, L_000001c84b3d0370;  alias, 1 drivers
v000001c84b3bb520_0 .net "PC_src", 2 0, L_000001c84b3ceed0;  alias, 1 drivers
v000001c84b3bada0_0 .net "PC_write", 0 0, v000001c84b3a7230_0;  alias, 1 drivers
L_000001c84b3f0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c84b3b9f40_0 .net/2u *"_ivl_0", 31 0, L_000001c84b3f0088;  1 drivers
v000001c84b3b94a0_0 .net "clk", 0 0, L_000001c84b309f30;  alias, 1 drivers
v000001c84b3ba440_0 .net "inst", 31 0, L_000001c84b3d6660;  alias, 1 drivers
v000001c84b3bb020_0 .net "inst_mem_in", 31 0, v000001c84b3b7a60_0;  alias, 1 drivers
v000001c84b3bab20_0 .net "pc_reg_in", 31 0, L_000001c84b3d5be0;  1 drivers
v000001c84b3b99a0_0 .net "rst", 0 0, v000001c84b3cd670_0;  alias, 1 drivers
L_000001c84b3ce930 .arith/sum 32, v000001c84b3b7a60_0, L_000001c84b3f0088;
S_000001c84b39bf20 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001c84b39ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001c84b3d6660 .functor BUFZ 32, L_000001c84b3cea70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c84b3b7600_0 .net "Data_Out", 31 0, L_000001c84b3d6660;  alias, 1 drivers
v000001c84b3b6fc0 .array "InstMem", 0 1023, 31 0;
v000001c84b3b7740_0 .net *"_ivl_0", 31 0, L_000001c84b3cea70;  1 drivers
v000001c84b3b7560_0 .net *"_ivl_3", 9 0, L_000001c84b3ceb10;  1 drivers
v000001c84b3b8e60_0 .net *"_ivl_4", 11 0, L_000001c84b3d07d0;  1 drivers
L_000001c84b3f01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c84b3b8320_0 .net *"_ivl_7", 1 0, L_000001c84b3f01a8;  1 drivers
v000001c84b3b7880_0 .net "addr", 31 0, v000001c84b3b7a60_0;  alias, 1 drivers
v000001c84b3b8780_0 .net "clk", 0 0, L_000001c84b309f30;  alias, 1 drivers
v000001c84b3b7c40_0 .var/i "i", 31 0;
L_000001c84b3cea70 .array/port v000001c84b3b6fc0, L_000001c84b3d07d0;
L_000001c84b3ceb10 .part v000001c84b3b7a60_0, 0, 10;
L_000001c84b3d07d0 .concat [ 10 2 0 0], L_000001c84b3ceb10, L_000001c84b3f01a8;
S_000001c84b39c240 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001c84b39ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001c84b32c030 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001c84b3b8460_0 .net "DataIn", 31 0, L_000001c84b3d5be0;  alias, 1 drivers
v000001c84b3b7a60_0 .var "DataOut", 31 0;
v000001c84b3b85a0_0 .net "PC_Write", 0 0, v000001c84b3a7230_0;  alias, 1 drivers
v000001c84b3b6ac0_0 .net "clk", 0 0, L_000001c84b309f30;  alias, 1 drivers
v000001c84b3b7ce0_0 .net "rst", 0 0, v000001c84b3cd670_0;  alias, 1 drivers
S_000001c84b39ca10 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001c84b39ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001c84b32b9f0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001c84b30a470 .functor NOT 1, L_000001c84b3ce610, C4<0>, C4<0>, C4<0>;
L_000001c84b30a2b0 .functor NOT 1, L_000001c84b3cfc90, C4<0>, C4<0>, C4<0>;
L_000001c84b30a320 .functor AND 1, L_000001c84b30a470, L_000001c84b30a2b0, C4<1>, C4<1>;
L_000001c84b30a390 .functor NOT 1, L_000001c84b3d00f0, C4<0>, C4<0>, C4<0>;
L_000001c84b29c280 .functor AND 1, L_000001c84b30a320, L_000001c84b30a390, C4<1>, C4<1>;
L_000001c84b29c910 .functor AND 32, L_000001c84b3cf510, L_000001c84b3ce930, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c84b29cd70 .functor NOT 1, L_000001c84b3ce7f0, C4<0>, C4<0>, C4<0>;
L_000001c84b29cb40 .functor NOT 1, L_000001c84b3cf5b0, C4<0>, C4<0>, C4<0>;
L_000001c84b3d58d0 .functor AND 1, L_000001c84b29cd70, L_000001c84b29cb40, C4<1>, C4<1>;
L_000001c84b3d6890 .functor AND 1, L_000001c84b3d58d0, L_000001c84b3cfa10, C4<1>, C4<1>;
L_000001c84b3d67b0 .functor AND 32, L_000001c84b3ce890, L_000001c84b3d0370, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c84b3d5940 .functor OR 32, L_000001c84b29c910, L_000001c84b3d67b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c84b3d5fd0 .functor NOT 1, L_000001c84b3cf150, C4<0>, C4<0>, C4<0>;
L_000001c84b3d64a0 .functor AND 1, L_000001c84b3d5fd0, L_000001c84b3cfab0, C4<1>, C4<1>;
L_000001c84b3d6820 .functor NOT 1, L_000001c84b3ce4d0, C4<0>, C4<0>, C4<0>;
L_000001c84b3d6970 .functor AND 1, L_000001c84b3d64a0, L_000001c84b3d6820, C4<1>, C4<1>;
L_000001c84b3d5710 .functor AND 32, L_000001c84b3ce1b0, v000001c84b3b7a60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c84b3d5860 .functor OR 32, L_000001c84b3d5940, L_000001c84b3d5710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c84b3d6900 .functor NOT 1, L_000001c84b3d0730, C4<0>, C4<0>, C4<0>;
L_000001c84b3d52b0 .functor AND 1, L_000001c84b3d6900, L_000001c84b3d04b0, C4<1>, C4<1>;
L_000001c84b3d65f0 .functor AND 1, L_000001c84b3d52b0, L_000001c84b3cf010, C4<1>, C4<1>;
L_000001c84b3d5c50 .functor AND 32, L_000001c84b3cee30, L_000001c84b3c9c50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c84b3d5160 .functor OR 32, L_000001c84b3d5860, L_000001c84b3d5c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c84b3d55c0 .functor NOT 1, L_000001c84b3cf1f0, C4<0>, C4<0>, C4<0>;
L_000001c84b3d54e0 .functor AND 1, L_000001c84b3ce250, L_000001c84b3d55c0, C4<1>, C4<1>;
L_000001c84b3d69e0 .functor NOT 1, L_000001c84b3cef70, C4<0>, C4<0>, C4<0>;
L_000001c84b3d5ef0 .functor AND 1, L_000001c84b3d54e0, L_000001c84b3d69e0, C4<1>, C4<1>;
L_000001c84b3d6580 .functor AND 32, L_000001c84b3d0550, v000001c84b39e260_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c84b3d5be0 .functor OR 32, L_000001c84b3d5160, L_000001c84b3d6580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c84b3b9040_0 .net *"_ivl_1", 0 0, L_000001c84b3ce610;  1 drivers
v000001c84b3b7e20_0 .net *"_ivl_11", 0 0, L_000001c84b3d00f0;  1 drivers
v000001c84b3b8140_0 .net *"_ivl_12", 0 0, L_000001c84b30a390;  1 drivers
v000001c84b3b7420_0 .net *"_ivl_14", 0 0, L_000001c84b29c280;  1 drivers
v000001c84b3b6d40_0 .net *"_ivl_16", 31 0, L_000001c84b3cf510;  1 drivers
v000001c84b3b6de0_0 .net *"_ivl_18", 31 0, L_000001c84b29c910;  1 drivers
v000001c84b3b8c80_0 .net *"_ivl_2", 0 0, L_000001c84b30a470;  1 drivers
v000001c84b3b7ec0_0 .net *"_ivl_21", 0 0, L_000001c84b3ce7f0;  1 drivers
v000001c84b3b9180_0 .net *"_ivl_22", 0 0, L_000001c84b29cd70;  1 drivers
v000001c84b3b8a00_0 .net *"_ivl_25", 0 0, L_000001c84b3cf5b0;  1 drivers
v000001c84b3b7060_0 .net *"_ivl_26", 0 0, L_000001c84b29cb40;  1 drivers
v000001c84b3b7920_0 .net *"_ivl_28", 0 0, L_000001c84b3d58d0;  1 drivers
v000001c84b3b8d20_0 .net *"_ivl_31", 0 0, L_000001c84b3cfa10;  1 drivers
v000001c84b3b6b60_0 .net *"_ivl_32", 0 0, L_000001c84b3d6890;  1 drivers
v000001c84b3b8820_0 .net *"_ivl_34", 31 0, L_000001c84b3ce890;  1 drivers
v000001c84b3b8280_0 .net *"_ivl_36", 31 0, L_000001c84b3d67b0;  1 drivers
v000001c84b3b8b40_0 .net *"_ivl_38", 31 0, L_000001c84b3d5940;  1 drivers
v000001c84b3b8960_0 .net *"_ivl_41", 0 0, L_000001c84b3cf150;  1 drivers
v000001c84b3b8640_0 .net *"_ivl_42", 0 0, L_000001c84b3d5fd0;  1 drivers
v000001c84b3b8fa0_0 .net *"_ivl_45", 0 0, L_000001c84b3cfab0;  1 drivers
v000001c84b3b74c0_0 .net *"_ivl_46", 0 0, L_000001c84b3d64a0;  1 drivers
v000001c84b3b8dc0_0 .net *"_ivl_49", 0 0, L_000001c84b3ce4d0;  1 drivers
v000001c84b3b90e0_0 .net *"_ivl_5", 0 0, L_000001c84b3cfc90;  1 drivers
v000001c84b3b6c00_0 .net *"_ivl_50", 0 0, L_000001c84b3d6820;  1 drivers
v000001c84b3b76a0_0 .net *"_ivl_52", 0 0, L_000001c84b3d6970;  1 drivers
v000001c84b3b86e0_0 .net *"_ivl_54", 31 0, L_000001c84b3ce1b0;  1 drivers
v000001c84b3b6ca0_0 .net *"_ivl_56", 31 0, L_000001c84b3d5710;  1 drivers
v000001c84b3b6e80_0 .net *"_ivl_58", 31 0, L_000001c84b3d5860;  1 drivers
v000001c84b3b8500_0 .net *"_ivl_6", 0 0, L_000001c84b30a2b0;  1 drivers
v000001c84b3b71a0_0 .net *"_ivl_61", 0 0, L_000001c84b3d0730;  1 drivers
v000001c84b3b7240_0 .net *"_ivl_62", 0 0, L_000001c84b3d6900;  1 drivers
v000001c84b3b80a0_0 .net *"_ivl_65", 0 0, L_000001c84b3d04b0;  1 drivers
v000001c84b3b72e0_0 .net *"_ivl_66", 0 0, L_000001c84b3d52b0;  1 drivers
v000001c84b3b79c0_0 .net *"_ivl_69", 0 0, L_000001c84b3cf010;  1 drivers
v000001c84b3b88c0_0 .net *"_ivl_70", 0 0, L_000001c84b3d65f0;  1 drivers
v000001c84b3b7380_0 .net *"_ivl_72", 31 0, L_000001c84b3cee30;  1 drivers
v000001c84b3b7f60_0 .net *"_ivl_74", 31 0, L_000001c84b3d5c50;  1 drivers
v000001c84b3b8000_0 .net *"_ivl_76", 31 0, L_000001c84b3d5160;  1 drivers
v000001c84b3b81e0_0 .net *"_ivl_79", 0 0, L_000001c84b3ce250;  1 drivers
v000001c84b3ba1c0_0 .net *"_ivl_8", 0 0, L_000001c84b30a320;  1 drivers
v000001c84b3ba3a0_0 .net *"_ivl_81", 0 0, L_000001c84b3cf1f0;  1 drivers
v000001c84b3ba8a0_0 .net *"_ivl_82", 0 0, L_000001c84b3d55c0;  1 drivers
v000001c84b3ba800_0 .net *"_ivl_84", 0 0, L_000001c84b3d54e0;  1 drivers
v000001c84b3b9b80_0 .net *"_ivl_87", 0 0, L_000001c84b3cef70;  1 drivers
v000001c84b3b9a40_0 .net *"_ivl_88", 0 0, L_000001c84b3d69e0;  1 drivers
v000001c84b3ba620_0 .net *"_ivl_90", 0 0, L_000001c84b3d5ef0;  1 drivers
v000001c84b3b9540_0 .net *"_ivl_92", 31 0, L_000001c84b3d0550;  1 drivers
v000001c84b3ba940_0 .net *"_ivl_94", 31 0, L_000001c84b3d6580;  1 drivers
v000001c84b3b9ea0_0 .net "ina", 31 0, L_000001c84b3ce930;  1 drivers
v000001c84b3ba9e0_0 .net "inb", 31 0, L_000001c84b3d0370;  alias, 1 drivers
v000001c84b3bb0c0_0 .net "inc", 31 0, v000001c84b3b7a60_0;  alias, 1 drivers
v000001c84b3b97c0_0 .net "ind", 31 0, L_000001c84b3c9c50;  alias, 1 drivers
v000001c84b3bb5c0_0 .net "ine", 31 0, v000001c84b39e260_0;  alias, 1 drivers
L_000001c84b3f00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3b9c20_0 .net "inf", 31 0, L_000001c84b3f00d0;  1 drivers
L_000001c84b3f0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3bb340_0 .net "ing", 31 0, L_000001c84b3f0118;  1 drivers
L_000001c84b3f0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c84b3ba6c0_0 .net "inh", 31 0, L_000001c84b3f0160;  1 drivers
v000001c84b3ba260_0 .net "out", 31 0, L_000001c84b3d5be0;  alias, 1 drivers
v000001c84b3b9720_0 .net "sel", 2 0, L_000001c84b3ceed0;  alias, 1 drivers
L_000001c84b3ce610 .part L_000001c84b3ceed0, 2, 1;
L_000001c84b3cfc90 .part L_000001c84b3ceed0, 1, 1;
L_000001c84b3d00f0 .part L_000001c84b3ceed0, 0, 1;
LS_000001c84b3cf510_0_0 .concat [ 1 1 1 1], L_000001c84b29c280, L_000001c84b29c280, L_000001c84b29c280, L_000001c84b29c280;
LS_000001c84b3cf510_0_4 .concat [ 1 1 1 1], L_000001c84b29c280, L_000001c84b29c280, L_000001c84b29c280, L_000001c84b29c280;
LS_000001c84b3cf510_0_8 .concat [ 1 1 1 1], L_000001c84b29c280, L_000001c84b29c280, L_000001c84b29c280, L_000001c84b29c280;
LS_000001c84b3cf510_0_12 .concat [ 1 1 1 1], L_000001c84b29c280, L_000001c84b29c280, L_000001c84b29c280, L_000001c84b29c280;
LS_000001c84b3cf510_0_16 .concat [ 1 1 1 1], L_000001c84b29c280, L_000001c84b29c280, L_000001c84b29c280, L_000001c84b29c280;
LS_000001c84b3cf510_0_20 .concat [ 1 1 1 1], L_000001c84b29c280, L_000001c84b29c280, L_000001c84b29c280, L_000001c84b29c280;
LS_000001c84b3cf510_0_24 .concat [ 1 1 1 1], L_000001c84b29c280, L_000001c84b29c280, L_000001c84b29c280, L_000001c84b29c280;
LS_000001c84b3cf510_0_28 .concat [ 1 1 1 1], L_000001c84b29c280, L_000001c84b29c280, L_000001c84b29c280, L_000001c84b29c280;
LS_000001c84b3cf510_1_0 .concat [ 4 4 4 4], LS_000001c84b3cf510_0_0, LS_000001c84b3cf510_0_4, LS_000001c84b3cf510_0_8, LS_000001c84b3cf510_0_12;
LS_000001c84b3cf510_1_4 .concat [ 4 4 4 4], LS_000001c84b3cf510_0_16, LS_000001c84b3cf510_0_20, LS_000001c84b3cf510_0_24, LS_000001c84b3cf510_0_28;
L_000001c84b3cf510 .concat [ 16 16 0 0], LS_000001c84b3cf510_1_0, LS_000001c84b3cf510_1_4;
L_000001c84b3ce7f0 .part L_000001c84b3ceed0, 2, 1;
L_000001c84b3cf5b0 .part L_000001c84b3ceed0, 1, 1;
L_000001c84b3cfa10 .part L_000001c84b3ceed0, 0, 1;
LS_000001c84b3ce890_0_0 .concat [ 1 1 1 1], L_000001c84b3d6890, L_000001c84b3d6890, L_000001c84b3d6890, L_000001c84b3d6890;
LS_000001c84b3ce890_0_4 .concat [ 1 1 1 1], L_000001c84b3d6890, L_000001c84b3d6890, L_000001c84b3d6890, L_000001c84b3d6890;
LS_000001c84b3ce890_0_8 .concat [ 1 1 1 1], L_000001c84b3d6890, L_000001c84b3d6890, L_000001c84b3d6890, L_000001c84b3d6890;
LS_000001c84b3ce890_0_12 .concat [ 1 1 1 1], L_000001c84b3d6890, L_000001c84b3d6890, L_000001c84b3d6890, L_000001c84b3d6890;
LS_000001c84b3ce890_0_16 .concat [ 1 1 1 1], L_000001c84b3d6890, L_000001c84b3d6890, L_000001c84b3d6890, L_000001c84b3d6890;
LS_000001c84b3ce890_0_20 .concat [ 1 1 1 1], L_000001c84b3d6890, L_000001c84b3d6890, L_000001c84b3d6890, L_000001c84b3d6890;
LS_000001c84b3ce890_0_24 .concat [ 1 1 1 1], L_000001c84b3d6890, L_000001c84b3d6890, L_000001c84b3d6890, L_000001c84b3d6890;
LS_000001c84b3ce890_0_28 .concat [ 1 1 1 1], L_000001c84b3d6890, L_000001c84b3d6890, L_000001c84b3d6890, L_000001c84b3d6890;
LS_000001c84b3ce890_1_0 .concat [ 4 4 4 4], LS_000001c84b3ce890_0_0, LS_000001c84b3ce890_0_4, LS_000001c84b3ce890_0_8, LS_000001c84b3ce890_0_12;
LS_000001c84b3ce890_1_4 .concat [ 4 4 4 4], LS_000001c84b3ce890_0_16, LS_000001c84b3ce890_0_20, LS_000001c84b3ce890_0_24, LS_000001c84b3ce890_0_28;
L_000001c84b3ce890 .concat [ 16 16 0 0], LS_000001c84b3ce890_1_0, LS_000001c84b3ce890_1_4;
L_000001c84b3cf150 .part L_000001c84b3ceed0, 2, 1;
L_000001c84b3cfab0 .part L_000001c84b3ceed0, 1, 1;
L_000001c84b3ce4d0 .part L_000001c84b3ceed0, 0, 1;
LS_000001c84b3ce1b0_0_0 .concat [ 1 1 1 1], L_000001c84b3d6970, L_000001c84b3d6970, L_000001c84b3d6970, L_000001c84b3d6970;
LS_000001c84b3ce1b0_0_4 .concat [ 1 1 1 1], L_000001c84b3d6970, L_000001c84b3d6970, L_000001c84b3d6970, L_000001c84b3d6970;
LS_000001c84b3ce1b0_0_8 .concat [ 1 1 1 1], L_000001c84b3d6970, L_000001c84b3d6970, L_000001c84b3d6970, L_000001c84b3d6970;
LS_000001c84b3ce1b0_0_12 .concat [ 1 1 1 1], L_000001c84b3d6970, L_000001c84b3d6970, L_000001c84b3d6970, L_000001c84b3d6970;
LS_000001c84b3ce1b0_0_16 .concat [ 1 1 1 1], L_000001c84b3d6970, L_000001c84b3d6970, L_000001c84b3d6970, L_000001c84b3d6970;
LS_000001c84b3ce1b0_0_20 .concat [ 1 1 1 1], L_000001c84b3d6970, L_000001c84b3d6970, L_000001c84b3d6970, L_000001c84b3d6970;
LS_000001c84b3ce1b0_0_24 .concat [ 1 1 1 1], L_000001c84b3d6970, L_000001c84b3d6970, L_000001c84b3d6970, L_000001c84b3d6970;
LS_000001c84b3ce1b0_0_28 .concat [ 1 1 1 1], L_000001c84b3d6970, L_000001c84b3d6970, L_000001c84b3d6970, L_000001c84b3d6970;
LS_000001c84b3ce1b0_1_0 .concat [ 4 4 4 4], LS_000001c84b3ce1b0_0_0, LS_000001c84b3ce1b0_0_4, LS_000001c84b3ce1b0_0_8, LS_000001c84b3ce1b0_0_12;
LS_000001c84b3ce1b0_1_4 .concat [ 4 4 4 4], LS_000001c84b3ce1b0_0_16, LS_000001c84b3ce1b0_0_20, LS_000001c84b3ce1b0_0_24, LS_000001c84b3ce1b0_0_28;
L_000001c84b3ce1b0 .concat [ 16 16 0 0], LS_000001c84b3ce1b0_1_0, LS_000001c84b3ce1b0_1_4;
L_000001c84b3d0730 .part L_000001c84b3ceed0, 2, 1;
L_000001c84b3d04b0 .part L_000001c84b3ceed0, 1, 1;
L_000001c84b3cf010 .part L_000001c84b3ceed0, 0, 1;
LS_000001c84b3cee30_0_0 .concat [ 1 1 1 1], L_000001c84b3d65f0, L_000001c84b3d65f0, L_000001c84b3d65f0, L_000001c84b3d65f0;
LS_000001c84b3cee30_0_4 .concat [ 1 1 1 1], L_000001c84b3d65f0, L_000001c84b3d65f0, L_000001c84b3d65f0, L_000001c84b3d65f0;
LS_000001c84b3cee30_0_8 .concat [ 1 1 1 1], L_000001c84b3d65f0, L_000001c84b3d65f0, L_000001c84b3d65f0, L_000001c84b3d65f0;
LS_000001c84b3cee30_0_12 .concat [ 1 1 1 1], L_000001c84b3d65f0, L_000001c84b3d65f0, L_000001c84b3d65f0, L_000001c84b3d65f0;
LS_000001c84b3cee30_0_16 .concat [ 1 1 1 1], L_000001c84b3d65f0, L_000001c84b3d65f0, L_000001c84b3d65f0, L_000001c84b3d65f0;
LS_000001c84b3cee30_0_20 .concat [ 1 1 1 1], L_000001c84b3d65f0, L_000001c84b3d65f0, L_000001c84b3d65f0, L_000001c84b3d65f0;
LS_000001c84b3cee30_0_24 .concat [ 1 1 1 1], L_000001c84b3d65f0, L_000001c84b3d65f0, L_000001c84b3d65f0, L_000001c84b3d65f0;
LS_000001c84b3cee30_0_28 .concat [ 1 1 1 1], L_000001c84b3d65f0, L_000001c84b3d65f0, L_000001c84b3d65f0, L_000001c84b3d65f0;
LS_000001c84b3cee30_1_0 .concat [ 4 4 4 4], LS_000001c84b3cee30_0_0, LS_000001c84b3cee30_0_4, LS_000001c84b3cee30_0_8, LS_000001c84b3cee30_0_12;
LS_000001c84b3cee30_1_4 .concat [ 4 4 4 4], LS_000001c84b3cee30_0_16, LS_000001c84b3cee30_0_20, LS_000001c84b3cee30_0_24, LS_000001c84b3cee30_0_28;
L_000001c84b3cee30 .concat [ 16 16 0 0], LS_000001c84b3cee30_1_0, LS_000001c84b3cee30_1_4;
L_000001c84b3ce250 .part L_000001c84b3ceed0, 2, 1;
L_000001c84b3cf1f0 .part L_000001c84b3ceed0, 1, 1;
L_000001c84b3cef70 .part L_000001c84b3ceed0, 0, 1;
LS_000001c84b3d0550_0_0 .concat [ 1 1 1 1], L_000001c84b3d5ef0, L_000001c84b3d5ef0, L_000001c84b3d5ef0, L_000001c84b3d5ef0;
LS_000001c84b3d0550_0_4 .concat [ 1 1 1 1], L_000001c84b3d5ef0, L_000001c84b3d5ef0, L_000001c84b3d5ef0, L_000001c84b3d5ef0;
LS_000001c84b3d0550_0_8 .concat [ 1 1 1 1], L_000001c84b3d5ef0, L_000001c84b3d5ef0, L_000001c84b3d5ef0, L_000001c84b3d5ef0;
LS_000001c84b3d0550_0_12 .concat [ 1 1 1 1], L_000001c84b3d5ef0, L_000001c84b3d5ef0, L_000001c84b3d5ef0, L_000001c84b3d5ef0;
LS_000001c84b3d0550_0_16 .concat [ 1 1 1 1], L_000001c84b3d5ef0, L_000001c84b3d5ef0, L_000001c84b3d5ef0, L_000001c84b3d5ef0;
LS_000001c84b3d0550_0_20 .concat [ 1 1 1 1], L_000001c84b3d5ef0, L_000001c84b3d5ef0, L_000001c84b3d5ef0, L_000001c84b3d5ef0;
LS_000001c84b3d0550_0_24 .concat [ 1 1 1 1], L_000001c84b3d5ef0, L_000001c84b3d5ef0, L_000001c84b3d5ef0, L_000001c84b3d5ef0;
LS_000001c84b3d0550_0_28 .concat [ 1 1 1 1], L_000001c84b3d5ef0, L_000001c84b3d5ef0, L_000001c84b3d5ef0, L_000001c84b3d5ef0;
LS_000001c84b3d0550_1_0 .concat [ 4 4 4 4], LS_000001c84b3d0550_0_0, LS_000001c84b3d0550_0_4, LS_000001c84b3d0550_0_8, LS_000001c84b3d0550_0_12;
LS_000001c84b3d0550_1_4 .concat [ 4 4 4 4], LS_000001c84b3d0550_0_16, LS_000001c84b3d0550_0_20, LS_000001c84b3d0550_0_24, LS_000001c84b3d0550_0_28;
L_000001c84b3d0550 .concat [ 16 16 0 0], LS_000001c84b3d0550_1_0, LS_000001c84b3d0550_1_4;
S_000001c84b39cba0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001c84b169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001c84b3b9cc0_0 .net "Write_Data", 31 0, v000001c84b38e520_0;  alias, 1 drivers
v000001c84b3b95e0_0 .net "addr", 31 0, v000001c84b38eb60_0;  alias, 1 drivers
v000001c84b3b9360_0 .net "clk", 0 0, L_000001c84b309f30;  alias, 1 drivers
v000001c84b3b9900_0 .net "mem_out", 31 0, v000001c84b3b9860_0;  alias, 1 drivers
v000001c84b3b9ae0_0 .net "mem_read", 0 0, v000001c84b38f1a0_0;  alias, 1 drivers
v000001c84b3bb7a0_0 .net "mem_write", 0 0, v000001c84b38e2a0_0;  alias, 1 drivers
S_000001c84b39c880 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001c84b39cba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001c84b3bb2a0 .array "DataMem", 1023 0, 31 0;
v000001c84b3ba300_0 .net "Data_In", 31 0, v000001c84b38e520_0;  alias, 1 drivers
v000001c84b3b9860_0 .var "Data_Out", 31 0;
v000001c84b3babc0_0 .net "Write_en", 0 0, v000001c84b38e2a0_0;  alias, 1 drivers
v000001c84b3b9fe0_0 .net "addr", 31 0, v000001c84b38eb60_0;  alias, 1 drivers
v000001c84b3bb980_0 .net "clk", 0 0, L_000001c84b309f30;  alias, 1 drivers
v000001c84b3ba760_0 .var/i "i", 31 0;
S_000001c84b39cd30 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001c84b169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001c84b3c0a80 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c84b3c0ab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c84b3c0af0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c84b3c0b28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c84b3c0b60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c84b3c0b98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c84b3c0bd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c84b3c0c08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c84b3c0c40 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c84b3c0c78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c84b3c0cb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c84b3c0ce8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c84b3c0d20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c84b3c0d58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c84b3c0d90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c84b3c0dc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c84b3c0e00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c84b3c0e38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c84b3c0e70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c84b3c0ea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c84b3c0ee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c84b3c0f18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c84b3c0f50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c84b3c0f88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c84b3c0fc0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c84b3ba120_0 .net "MEM_ALU_OUT", 31 0, v000001c84b38eb60_0;  alias, 1 drivers
v000001c84b3b9680_0 .net "MEM_Data_mem_out", 31 0, v000001c84b3b9860_0;  alias, 1 drivers
v000001c84b3b9d60_0 .net "MEM_memread", 0 0, v000001c84b38f1a0_0;  alias, 1 drivers
v000001c84b3ba4e0_0 .net "MEM_opcode", 11 0, v000001c84b38e480_0;  alias, 1 drivers
v000001c84b3b9e00_0 .net "MEM_rd_ind", 4 0, v000001c84b390140_0;  alias, 1 drivers
v000001c84b3bba20_0 .net "MEM_rd_indzero", 0 0, v000001c84b38eca0_0;  alias, 1 drivers
v000001c84b3baee0_0 .net "MEM_regwrite", 0 0, v000001c84b38df80_0;  alias, 1 drivers
v000001c84b3bb200_0 .var "WB_ALU_OUT", 31 0;
v000001c84b3ba580_0 .var "WB_Data_mem_out", 31 0;
v000001c84b3bb840_0 .var "WB_memread", 0 0;
v000001c84b3bb660_0 .var "WB_rd_ind", 4 0;
v000001c84b3b92c0_0 .var "WB_rd_indzero", 0 0;
v000001c84b3bb700_0 .var "WB_regwrite", 0 0;
v000001c84b3baa80_0 .net "clk", 0 0, L_000001c84b3ecf40;  1 drivers
v000001c84b3bac60_0 .var "hlt", 0 0;
v000001c84b3bad00_0 .net "rst", 0 0, v000001c84b3cd670_0;  alias, 1 drivers
E_000001c84b32c770 .event posedge, v000001c84b38fd80_0, v000001c84b3baa80_0;
S_000001c84b39cec0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001c84b169f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001c84b3ed020 .functor AND 32, v000001c84b3ba580_0, L_000001c84b4408f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c84b3ed100 .functor NOT 1, v000001c84b3bb840_0, C4<0>, C4<0>, C4<0>;
L_000001c84b3ed170 .functor AND 32, v000001c84b3bb200_0, L_000001c84b440670, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c84b3ed1e0 .functor OR 32, L_000001c84b3ed020, L_000001c84b3ed170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c84b3bae40_0 .net "Write_Data_RegFile", 31 0, L_000001c84b3ed1e0;  alias, 1 drivers
v000001c84b3bb160_0 .net *"_ivl_0", 31 0, L_000001c84b4408f0;  1 drivers
v000001c84b3b9400_0 .net *"_ivl_2", 31 0, L_000001c84b3ed020;  1 drivers
v000001c84b3bb3e0_0 .net *"_ivl_4", 0 0, L_000001c84b3ed100;  1 drivers
v000001c84b3bb480_0 .net *"_ivl_6", 31 0, L_000001c84b440670;  1 drivers
v000001c84b3bdfa0_0 .net *"_ivl_8", 31 0, L_000001c84b3ed170;  1 drivers
v000001c84b3bd500_0 .net "alu_out", 31 0, v000001c84b3bb200_0;  alias, 1 drivers
v000001c84b3bd6e0_0 .net "mem_out", 31 0, v000001c84b3ba580_0;  alias, 1 drivers
v000001c84b3bcec0_0 .net "mem_read", 0 0, v000001c84b3bb840_0;  alias, 1 drivers
LS_000001c84b4408f0_0_0 .concat [ 1 1 1 1], v000001c84b3bb840_0, v000001c84b3bb840_0, v000001c84b3bb840_0, v000001c84b3bb840_0;
LS_000001c84b4408f0_0_4 .concat [ 1 1 1 1], v000001c84b3bb840_0, v000001c84b3bb840_0, v000001c84b3bb840_0, v000001c84b3bb840_0;
LS_000001c84b4408f0_0_8 .concat [ 1 1 1 1], v000001c84b3bb840_0, v000001c84b3bb840_0, v000001c84b3bb840_0, v000001c84b3bb840_0;
LS_000001c84b4408f0_0_12 .concat [ 1 1 1 1], v000001c84b3bb840_0, v000001c84b3bb840_0, v000001c84b3bb840_0, v000001c84b3bb840_0;
LS_000001c84b4408f0_0_16 .concat [ 1 1 1 1], v000001c84b3bb840_0, v000001c84b3bb840_0, v000001c84b3bb840_0, v000001c84b3bb840_0;
LS_000001c84b4408f0_0_20 .concat [ 1 1 1 1], v000001c84b3bb840_0, v000001c84b3bb840_0, v000001c84b3bb840_0, v000001c84b3bb840_0;
LS_000001c84b4408f0_0_24 .concat [ 1 1 1 1], v000001c84b3bb840_0, v000001c84b3bb840_0, v000001c84b3bb840_0, v000001c84b3bb840_0;
LS_000001c84b4408f0_0_28 .concat [ 1 1 1 1], v000001c84b3bb840_0, v000001c84b3bb840_0, v000001c84b3bb840_0, v000001c84b3bb840_0;
LS_000001c84b4408f0_1_0 .concat [ 4 4 4 4], LS_000001c84b4408f0_0_0, LS_000001c84b4408f0_0_4, LS_000001c84b4408f0_0_8, LS_000001c84b4408f0_0_12;
LS_000001c84b4408f0_1_4 .concat [ 4 4 4 4], LS_000001c84b4408f0_0_16, LS_000001c84b4408f0_0_20, LS_000001c84b4408f0_0_24, LS_000001c84b4408f0_0_28;
L_000001c84b4408f0 .concat [ 16 16 0 0], LS_000001c84b4408f0_1_0, LS_000001c84b4408f0_1_4;
LS_000001c84b440670_0_0 .concat [ 1 1 1 1], L_000001c84b3ed100, L_000001c84b3ed100, L_000001c84b3ed100, L_000001c84b3ed100;
LS_000001c84b440670_0_4 .concat [ 1 1 1 1], L_000001c84b3ed100, L_000001c84b3ed100, L_000001c84b3ed100, L_000001c84b3ed100;
LS_000001c84b440670_0_8 .concat [ 1 1 1 1], L_000001c84b3ed100, L_000001c84b3ed100, L_000001c84b3ed100, L_000001c84b3ed100;
LS_000001c84b440670_0_12 .concat [ 1 1 1 1], L_000001c84b3ed100, L_000001c84b3ed100, L_000001c84b3ed100, L_000001c84b3ed100;
LS_000001c84b440670_0_16 .concat [ 1 1 1 1], L_000001c84b3ed100, L_000001c84b3ed100, L_000001c84b3ed100, L_000001c84b3ed100;
LS_000001c84b440670_0_20 .concat [ 1 1 1 1], L_000001c84b3ed100, L_000001c84b3ed100, L_000001c84b3ed100, L_000001c84b3ed100;
LS_000001c84b440670_0_24 .concat [ 1 1 1 1], L_000001c84b3ed100, L_000001c84b3ed100, L_000001c84b3ed100, L_000001c84b3ed100;
LS_000001c84b440670_0_28 .concat [ 1 1 1 1], L_000001c84b3ed100, L_000001c84b3ed100, L_000001c84b3ed100, L_000001c84b3ed100;
LS_000001c84b440670_1_0 .concat [ 4 4 4 4], LS_000001c84b440670_0_0, LS_000001c84b440670_0_4, LS_000001c84b440670_0_8, LS_000001c84b440670_0_12;
LS_000001c84b440670_1_4 .concat [ 4 4 4 4], LS_000001c84b440670_0_16, LS_000001c84b440670_0_20, LS_000001c84b440670_0_24, LS_000001c84b440670_0_28;
L_000001c84b440670 .concat [ 16 16 0 0], LS_000001c84b440670_1_0, LS_000001c84b440670_1_4;
    .scope S_000001c84b39c240;
T_0 ;
    %wait E_000001c84b32b870;
    %load/vec4 v000001c84b3b7ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c84b3b7a60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c84b3b85a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001c84b3b8460_0;
    %assign/vec4 v000001c84b3b7a60_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c84b39bf20;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c84b3b7c40_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001c84b3b7c40_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c84b3b7c40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c84b3b6fc0, 0, 4;
    %load/vec4 v000001c84b3b7c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c84b3b7c40_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c84b3b6fc0, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c84b3b6fc0, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c84b3b6fc0, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c84b3b6fc0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c84b3b6fc0, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c84b3b6fc0, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c84b3b6fc0, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c84b3b6fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c84b3b6fc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c84b3b6fc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c84b3b6fc0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c84b3b6fc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c84b3b6fc0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001c84b39b8e0;
T_2 ;
    %wait E_000001c84b32bcf0;
    %load/vec4 v000001c84b3b7100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001c84b3a9d50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b3aa1b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c84b3b8aa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c84b3b6f20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c84b3b7b00_0, 0;
    %assign/vec4 v000001c84b3b8be0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c84b3b8f00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001c84b3b9220_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001c84b3a9d50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b3aa1b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c84b3b8aa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c84b3b6f20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c84b3b7b00_0, 0;
    %assign/vec4 v000001c84b3b8be0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001c84b3b8f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001c84b3b83c0_0;
    %assign/vec4 v000001c84b3aa1b0_0, 0;
    %load/vec4 v000001c84b3b7d80_0;
    %assign/vec4 v000001c84b3a9d50_0, 0;
    %load/vec4 v000001c84b3b83c0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001c84b3b6f20_0, 0;
    %load/vec4 v000001c84b3b83c0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c84b3b8be0_0, 4, 5;
    %load/vec4 v000001c84b3b83c0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001c84b3b83c0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c84b3b8be0_0, 4, 5;
    %load/vec4 v000001c84b3b83c0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001c84b3b83c0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c84b3b83c0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001c84b3b83c0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001c84b3b83c0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001c84b3b83c0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001c84b3b7b00_0, 0;
    %load/vec4 v000001c84b3b83c0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001c84b3b83c0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001c84b3b8aa0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001c84b3b83c0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001c84b3b8aa0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001c84b3b83c0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001c84b3b8aa0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c84b39bc00;
T_3 ;
    %wait E_000001c84b32b870;
    %load/vec4 v000001c84b3a9710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c84b3a84f0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001c84b3a84f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c84b3a84f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c84b3a7550, 0, 4;
    %load/vec4 v000001c84b3a84f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c84b3a84f0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c84b3a9670_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001c84b3a81d0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001c84b3a79b0_0;
    %load/vec4 v000001c84b3a9670_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c84b3a7550, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c84b3a7550, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c84b39bc00;
T_4 ;
    %wait E_000001c84b32bff0;
    %load/vec4 v000001c84b3a9670_0;
    %load/vec4 v000001c84b3a7c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001c84b3a9670_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001c84b3a81d0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001c84b3a79b0_0;
    %assign/vec4 v000001c84b3a9850_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c84b3a7c30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c84b3a7550, 4;
    %assign/vec4 v000001c84b3a9850_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c84b39bc00;
T_5 ;
    %wait E_000001c84b32bff0;
    %load/vec4 v000001c84b3a9670_0;
    %load/vec4 v000001c84b3a8310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001c84b3a9670_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001c84b3a81d0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001c84b3a79b0_0;
    %assign/vec4 v000001c84b3a9210_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001c84b3a8310_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c84b3a7550, 4;
    %assign/vec4 v000001c84b3a9210_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c84b39bc00;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001c84b39bd90;
    %jmp t_0;
    .scope S_000001c84b39bd90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c84b3a7690_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001c84b3a7690_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001c84b3a7690_0;
    %ix/getv/s 4, v000001c84b3a7690_0;
    %load/vec4a v000001c84b3a7550, 4;
    %ix/getv/s 4, v000001c84b3a7690_0;
    %load/vec4a v000001c84b3a7550, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001c84b3a7690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c84b3a7690_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001c84b39bc00;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001c84b39d370;
T_7 ;
    %wait E_000001c84b32beb0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c84b3a6b50_0, 0, 32;
    %load/vec4 v000001c84b3a6d30_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c84b3a6d30_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c84b3a6c90_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001c84b3a6b50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001c84b3a6d30_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c84b3a6d30_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c84b3a6d30_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c84b3a6c90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001c84b3a6b50_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001c84b3a6c90_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001c84b3a6c90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001c84b3a6b50_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001c84b39d690;
T_8 ;
    %wait E_000001c84b32b870;
    %load/vec4 v000001c84b3a3d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c84b3a3130_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001c84b3a29b0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c84b3a29b0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001c84b3a3130_0;
    %load/vec4 v000001c84b3a4990_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001c84b3a3130_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c84b3a3130_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001c84b3a3130_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001c84b3a3130_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001c84b3a3130_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001c84b3a3130_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001c84b39d690;
T_9 ;
    %wait E_000001c84b32b870;
    %load/vec4 v000001c84b3a3d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c84b3a39f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001c84b3a2870_0;
    %assign/vec4 v000001c84b3a39f0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c84b39d1e0;
T_10 ;
    %wait E_000001c84b32b9b0;
    %load/vec4 v000001c84b3a5750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c84b3a7230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c84b3a5cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c84b3a6650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c84b3a45d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c84b3a27d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001c84b3a4b70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001c84b3a4030_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001c84b3a4850_0;
    %load/vec4 v000001c84b3a3f90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001c84b3a2550_0;
    %load/vec4 v000001c84b3a3f90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001c84b3a24b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001c84b3a4350_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001c84b3a4850_0;
    %load/vec4 v000001c84b3a40d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001c84b3a2550_0;
    %load/vec4 v000001c84b3a40d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c84b3a7230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c84b3a5cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c84b3a6650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c84b3a45d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c84b3a27d0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001c84b3a4710_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c84b3a7230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c84b3a5cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c84b3a6650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c84b3a45d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c84b3a27d0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c84b3a7230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c84b3a5cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c84b3a6650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c84b3a45d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c84b3a27d0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001c84b39c560;
T_11 ;
    %wait E_000001c84b32aab0;
    %load/vec4 v000001c84b39e6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001c84b3a0ec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b3a02e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b3a0380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b3a0a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b3a0920_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b3a16e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b3a0420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b3a0600_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b3a0e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b3a0560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b3a04c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b3a06a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b3a1320_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b3a0ce0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b3a1140_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c84b3a0c40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c84b3a11e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c84b3a10a0_0, 0;
    %assign/vec4 v000001c84b3a1000_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001c84b39dfe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001c84b39e580_0;
    %assign/vec4 v000001c84b3a1000_0, 0;
    %load/vec4 v000001c84b39ff20_0;
    %assign/vec4 v000001c84b3a10a0_0, 0;
    %load/vec4 v000001c84b39e1c0_0;
    %assign/vec4 v000001c84b3a11e0_0, 0;
    %load/vec4 v000001c84b3a0060_0;
    %assign/vec4 v000001c84b3a0c40_0, 0;
    %load/vec4 v000001c84b39e9e0_0;
    %assign/vec4 v000001c84b3a1140_0, 0;
    %load/vec4 v000001c84b39eda0_0;
    %assign/vec4 v000001c84b3a0ce0_0, 0;
    %load/vec4 v000001c84b39df40_0;
    %assign/vec4 v000001c84b3a1320_0, 0;
    %load/vec4 v000001c84b39ebc0_0;
    %assign/vec4 v000001c84b3a06a0_0, 0;
    %load/vec4 v000001c84b39fa20_0;
    %assign/vec4 v000001c84b3a04c0_0, 0;
    %load/vec4 v000001c84b39e940_0;
    %assign/vec4 v000001c84b3a0560_0, 0;
    %load/vec4 v000001c84b39e080_0;
    %assign/vec4 v000001c84b3a0e20_0, 0;
    %load/vec4 v000001c84b39eb20_0;
    %assign/vec4 v000001c84b3a0600_0, 0;
    %load/vec4 v000001c84b39f700_0;
    %assign/vec4 v000001c84b3a0420_0, 0;
    %load/vec4 v000001c84b39e800_0;
    %assign/vec4 v000001c84b3a16e0_0, 0;
    %load/vec4 v000001c84b39f660_0;
    %assign/vec4 v000001c84b3a0920_0, 0;
    %load/vec4 v000001c84b39dea0_0;
    %assign/vec4 v000001c84b3a0a60_0, 0;
    %load/vec4 v000001c84b39f520_0;
    %assign/vec4 v000001c84b3a0380_0, 0;
    %load/vec4 v000001c84b39ea80_0;
    %assign/vec4 v000001c84b3a02e0_0, 0;
    %load/vec4 v000001c84b39e620_0;
    %assign/vec4 v000001c84b3a0ec0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001c84b3a0ec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b3a02e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b3a0380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b3a0a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b3a0920_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b3a16e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b3a0420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b3a0600_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b3a0e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b3a0560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b3a04c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b3a06a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b3a1320_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b3a0ce0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b3a1140_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c84b3a0c40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c84b3a11e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c84b3a10a0_0, 0;
    %assign/vec4 v000001c84b3a1000_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001c84b39c3d0;
T_12 ;
    %wait E_000001c84b32b4f0;
    %load/vec4 v000001c84b3a36d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001c84b39f340_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b39e260_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b39fde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b39e440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b39dae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b39fe80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b39ef80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b39dd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b39f160_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b39e300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b39f020_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b39f480_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b39de00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b39dc20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b39e120_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c84b39e4e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c84b39e3a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c84b39dcc0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001c84b39f3e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b39f200_0, 0;
    %assign/vec4 v000001c84b39f2a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001c84b3a3310_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001c84b39db80_0;
    %assign/vec4 v000001c84b39f2a0_0, 0;
    %load/vec4 v000001c84b39ffc0_0;
    %assign/vec4 v000001c84b39f200_0, 0;
    %load/vec4 v000001c84b39f8e0_0;
    %assign/vec4 v000001c84b39f3e0_0, 0;
    %load/vec4 v000001c84b39da40_0;
    %assign/vec4 v000001c84b39dcc0_0, 0;
    %load/vec4 v000001c84b39f980_0;
    %assign/vec4 v000001c84b39e3a0_0, 0;
    %load/vec4 v000001c84b39e8a0_0;
    %assign/vec4 v000001c84b39e4e0_0, 0;
    %load/vec4 v000001c84b39fac0_0;
    %assign/vec4 v000001c84b39e120_0, 0;
    %load/vec4 v000001c84b39fd40_0;
    %assign/vec4 v000001c84b39dc20_0, 0;
    %load/vec4 v000001c84b39ee40_0;
    %assign/vec4 v000001c84b39de00_0, 0;
    %load/vec4 v000001c84b39ed00_0;
    %assign/vec4 v000001c84b39f480_0, 0;
    %load/vec4 v000001c84b39d9a0_0;
    %assign/vec4 v000001c84b39f020_0, 0;
    %load/vec4 v000001c84b39fca0_0;
    %assign/vec4 v000001c84b39e300_0, 0;
    %load/vec4 v000001c84b39f0c0_0;
    %assign/vec4 v000001c84b39f160_0, 0;
    %load/vec4 v000001c84b39fb60_0;
    %assign/vec4 v000001c84b39dd60_0, 0;
    %load/vec4 v000001c84b39f840_0;
    %assign/vec4 v000001c84b39ef80_0, 0;
    %load/vec4 v000001c84b39ec60_0;
    %assign/vec4 v000001c84b39fe80_0, 0;
    %load/vec4 v000001c84b39e760_0;
    %assign/vec4 v000001c84b39dae0_0, 0;
    %load/vec4 v000001c84b39f7a0_0;
    %assign/vec4 v000001c84b39e440_0, 0;
    %load/vec4 v000001c84b39d900_0;
    %assign/vec4 v000001c84b39fde0_0, 0;
    %load/vec4 v000001c84b39fc00_0;
    %assign/vec4 v000001c84b39e260_0, 0;
    %load/vec4 v000001c84b39f5c0_0;
    %assign/vec4 v000001c84b39f340_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001c84b39f340_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b39e260_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b39fde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b39e440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b39dae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b39fe80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b39ef80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b39dd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b39f160_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b39e300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b39f020_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b39f480_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b39de00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b39dc20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b39e120_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c84b39e4e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c84b39e3a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c84b39dcc0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001c84b39f3e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b39f200_0, 0;
    %assign/vec4 v000001c84b39f2a0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c84b19d8a0;
T_13 ;
    %wait E_000001c84b32b3f0;
    %load/vec4 v000001c84b392b70_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001c84b393cf0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001c84b1a02d0;
T_14 ;
    %wait E_000001c84b32ad30;
    %load/vec4 v000001c84b393ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001c84b392530_0;
    %pad/u 33;
    %load/vec4 v000001c84b393070_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001c84b392030_0, 0;
    %assign/vec4 v000001c84b392f30_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001c84b392530_0;
    %pad/u 33;
    %load/vec4 v000001c84b393070_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001c84b392030_0, 0;
    %assign/vec4 v000001c84b392f30_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001c84b392530_0;
    %pad/u 33;
    %load/vec4 v000001c84b393070_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001c84b392030_0, 0;
    %assign/vec4 v000001c84b392f30_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001c84b392530_0;
    %pad/u 33;
    %load/vec4 v000001c84b393070_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001c84b392030_0, 0;
    %assign/vec4 v000001c84b392f30_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001c84b392530_0;
    %pad/u 33;
    %load/vec4 v000001c84b393070_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001c84b392030_0, 0;
    %assign/vec4 v000001c84b392f30_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001c84b392530_0;
    %pad/u 33;
    %load/vec4 v000001c84b393070_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001c84b392030_0, 0;
    %assign/vec4 v000001c84b392f30_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001c84b393070_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001c84b392f30_0;
    %load/vec4 v000001c84b393070_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001c84b392530_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001c84b393070_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001c84b393070_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001c84b392f30_0, 0;
    %load/vec4 v000001c84b392530_0;
    %ix/getv 4, v000001c84b393070_0;
    %shiftl 4;
    %assign/vec4 v000001c84b392030_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001c84b393070_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001c84b392f30_0;
    %load/vec4 v000001c84b393070_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001c84b392530_0;
    %load/vec4 v000001c84b393070_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001c84b393070_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001c84b392f30_0, 0;
    %load/vec4 v000001c84b392530_0;
    %ix/getv 4, v000001c84b393070_0;
    %shiftr 4;
    %assign/vec4 v000001c84b392030_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c84b392f30_0, 0;
    %load/vec4 v000001c84b392530_0;
    %load/vec4 v000001c84b393070_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001c84b392030_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c84b392f30_0, 0;
    %load/vec4 v000001c84b393070_0;
    %load/vec4 v000001c84b392530_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001c84b392030_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001c84b0e6b50;
T_15 ;
    %wait E_000001c84b32ae70;
    %load/vec4 v000001c84b38fd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001c84b38eca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b38df80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b38e2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b38f1a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001c84b38e480_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c84b390140_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b38e520_0, 0;
    %assign/vec4 v000001c84b38eb60_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001c84b2b2530_0;
    %assign/vec4 v000001c84b38eb60_0, 0;
    %load/vec4 v000001c84b38e660_0;
    %assign/vec4 v000001c84b38e520_0, 0;
    %load/vec4 v000001c84b38ed40_0;
    %assign/vec4 v000001c84b390140_0, 0;
    %load/vec4 v000001c84b28f1d0_0;
    %assign/vec4 v000001c84b38e480_0, 0;
    %load/vec4 v000001c84b2b3930_0;
    %assign/vec4 v000001c84b38f1a0_0, 0;
    %load/vec4 v000001c84b28eaf0_0;
    %assign/vec4 v000001c84b38e2a0_0, 0;
    %load/vec4 v000001c84b38ede0_0;
    %assign/vec4 v000001c84b38df80_0, 0;
    %load/vec4 v000001c84b38f600_0;
    %assign/vec4 v000001c84b38eca0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001c84b39c880;
T_16 ;
    %wait E_000001c84b32bff0;
    %load/vec4 v000001c84b3babc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001c84b3ba300_0;
    %load/vec4 v000001c84b3b9fe0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c84b3bb2a0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001c84b39c880;
T_17 ;
    %wait E_000001c84b32bff0;
    %load/vec4 v000001c84b3b9fe0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001c84b3bb2a0, 4;
    %assign/vec4 v000001c84b3b9860_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001c84b39c880;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c84b3ba760_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001c84b3ba760_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c84b3ba760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c84b3bb2a0, 0, 4;
    %load/vec4 v000001c84b3ba760_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c84b3ba760_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001c84b39c880;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c84b3ba760_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001c84b3ba760_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001c84b3ba760_0;
    %load/vec4a v000001c84b3bb2a0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001c84b3ba760_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001c84b3ba760_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c84b3ba760_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001c84b39cd30;
T_20 ;
    %wait E_000001c84b32c770;
    %load/vec4 v000001c84b3bad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001c84b3b92c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b3bac60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b3bb700_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c84b3bb840_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c84b3bb660_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c84b3ba580_0, 0;
    %assign/vec4 v000001c84b3bb200_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001c84b3ba120_0;
    %assign/vec4 v000001c84b3bb200_0, 0;
    %load/vec4 v000001c84b3b9680_0;
    %assign/vec4 v000001c84b3ba580_0, 0;
    %load/vec4 v000001c84b3b9d60_0;
    %assign/vec4 v000001c84b3bb840_0, 0;
    %load/vec4 v000001c84b3b9e00_0;
    %assign/vec4 v000001c84b3bb660_0, 0;
    %load/vec4 v000001c84b3baee0_0;
    %assign/vec4 v000001c84b3bb700_0, 0;
    %load/vec4 v000001c84b3bba20_0;
    %assign/vec4 v000001c84b3b92c0_0, 0;
    %load/vec4 v000001c84b3ba4e0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001c84b3bac60_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001c84b169f50;
T_21 ;
    %wait E_000001c84b32b230;
    %load/vec4 v000001c84b3ccc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c84b3cd170_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001c84b3cd170_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c84b3cd170_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001c84b338930;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c84b3cd210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c84b3cd670_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001c84b338930;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001c84b3cd210_0;
    %inv;
    %assign/vec4 v000001c84b3cd210_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001c84b338930;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SumOfNumbers/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c84b3cd670_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c84b3cd670_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001c84b3cd030_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
