--
-- VHDL Architecture Cursor.comparateur_consi_cptr.struct
--
-- Created:
--          by - Julie.UNKNOWN (LAPTOP-J400VU4F)
--          at - 09:22:34 07.12.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;

LIBRARY Cursor;

ARCHITECTURE struct OF comparateur_consi_cptr IS

    -- Architecture declarations

    -- Internal signal declarations
    SIGNAL cin             : std_ulogic;
    SIGNAL cout            : std_ulogic;
    SIGNAL cout1           : std_ulogic;
    SIGNAL cout2           : std_ulogic;
    SIGNAL cout3           : std_ulogic;
    SIGNAL cout4           : std_ulogic;
    SIGNAL cout5           : std_ulogic;
    SIGNAL cout6           : std_ulogic;
    SIGNAL cout7           : std_ulogic;
    SIGNAL cout8           : std_ulogic;
    SIGNAL val_cont_10bits : unsigned(9 DOWNTO 0);


    -- Component Declarations
    COMPONENT comparator_1bit
    PORT (
        cin              : IN     std_ulogic ;
        consigne_vitesse : IN     std_logic ;
        val_cont_10bits  : IN     std_logic ;
        cout             : OUT    std_ulogic 
    );
    END COMPONENT;
    COMPONENT bufferUnsigned
    GENERIC (
        dataBitNb : positive := 8;
        delay     : time     := gateDelay
    );
    PORT (
        in1  : IN     unsigned (dataBitNb-1 DOWNTO 0);
        out1 : OUT    unsigned (dataBitNb-1 DOWNTO 0)
    );
    END COMPONENT;
    COMPONENT logic0
    PORT (
        logic_0 : OUT    std_uLogic 
    );
    END COMPONENT;

    -- Optional embedded configurations
    -- pragma synthesis_off
    FOR ALL : bufferUnsigned USE ENTITY gates.bufferUnsigned;
    FOR ALL : comparator_1bit USE ENTITY Cursor.comparator_1bit;
    FOR ALL : logic0 USE ENTITY gates.logic0;
    -- pragma synthesis_on


BEGIN

    -- Instance port mappings.
    U_0 : comparator_1bit
        PORT MAP (
            cin              => cin,
            consigne_vitesse => consigne_vitesse(0),
            val_cont_10bits  => val_cont_10bits(0),
            cout             => cout
        );
    U_1 : comparator_1bit
        PORT MAP (
            cin              => cout,
            consigne_vitesse => consigne_vitesse(1),
            val_cont_10bits  => val_cont_10bits(1),
            cout             => cout1
        );
    U_2 : comparator_1bit
        PORT MAP (
            cin              => cout1,
            consigne_vitesse => consigne_vitesse(2),
            val_cont_10bits  => val_cont_10bits(2),
            cout             => cout2
        );
    U_3 : comparator_1bit
        PORT MAP (
            cin              => cout2,
            consigne_vitesse => consigne_vitesse(3),
            val_cont_10bits  => val_cont_10bits(3),
            cout             => cout3
        );
    U_5 : comparator_1bit
        PORT MAP (
            cin              => cout3,
            consigne_vitesse => consigne_vitesse(4),
            val_cont_10bits  => val_cont_10bits(4),
            cout             => cout4
        );
    U_6 : comparator_1bit
        PORT MAP (
            cin              => cout4,
            consigne_vitesse => consigne_vitesse(5),
            val_cont_10bits  => val_cont_10bits(5),
            cout             => cout5
        );
    U_7 : comparator_1bit
        PORT MAP (
            cin              => cout5,
            consigne_vitesse => consigne_vitesse(6),
            val_cont_10bits  => val_cont_10bits(6),
            cout             => cout6
        );
    U_8 : comparator_1bit
        PORT MAP (
            cin              => cout6,
            consigne_vitesse => consigne_vitesse(7),
            val_cont_10bits  => val_cont_10bits(7),
            cout             => cout7
        );
    U_9 : comparator_1bit
        PORT MAP (
            cin              => cout7,
            consigne_vitesse => consigne_vitesse(8),
            val_cont_10bits  => val_cont_10bits(8),
            cout             => cout8
        );
    U_10 : comparator_1bit
        PORT MAP (
            cin              => cout8,
            consigne_vitesse => consigne_vitesse(9),
            val_cont_10bits  => val_cont_10bits(9),
            cout             => pwm_sig
        );
    U_11 : bufferUnsigned
        GENERIC MAP (
            dataBitNb => 10,
            delay     => gateDelay
        )
        PORT MAP (
            in1  => val_cont,
            out1 => val_cont_10bits
        );
    U_4 : logic0
        PORT MAP (
            logic_0 => cin
        );

END struct;
