# RTL-to-GDS2-flow
 Performed the rtl to gds2 flow of 1bit full adder design which includes functional verification, logic synthesis,  physical design, floorplanning.
