
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//bc_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401210 <.init>:
  401210:	stp	x29, x30, [sp, #-16]!
  401214:	mov	x29, sp
  401218:	bl	401600 <ferror@plt+0x60>
  40121c:	ldp	x29, x30, [sp], #16
  401220:	ret

Disassembly of section .plt:

0000000000401230 <memcpy@plt-0x20>:
  401230:	stp	x16, x30, [sp, #-16]!
  401234:	adrp	x16, 42d000 <ferror@plt+0x2ba60>
  401238:	ldr	x17, [x16, #4088]
  40123c:	add	x16, x16, #0xff8
  401240:	br	x17
  401244:	nop
  401248:	nop
  40124c:	nop

0000000000401250 <memcpy@plt>:
  401250:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401254:	ldr	x17, [x16]
  401258:	add	x16, x16, #0x0
  40125c:	br	x17

0000000000401260 <memmove@plt>:
  401260:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401264:	ldr	x17, [x16, #8]
  401268:	add	x16, x16, #0x8
  40126c:	br	x17

0000000000401270 <strlen@plt>:
  401270:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401274:	ldr	x17, [x16, #16]
  401278:	add	x16, x16, #0x10
  40127c:	br	x17

0000000000401280 <fputs@plt>:
  401280:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401284:	ldr	x17, [x16, #24]
  401288:	add	x16, x16, #0x18
  40128c:	br	x17

0000000000401290 <exit@plt>:
  401290:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401294:	ldr	x17, [x16, #32]
  401298:	add	x16, x16, #0x20
  40129c:	br	x17

00000000004012a0 <ftell@plt>:
  4012a0:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  4012a4:	ldr	x17, [x16, #40]
  4012a8:	add	x16, x16, #0x28
  4012ac:	br	x17

00000000004012b0 <fputc@plt>:
  4012b0:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  4012b4:	ldr	x17, [x16, #48]
  4012b8:	add	x16, x16, #0x30
  4012bc:	br	x17

00000000004012c0 <snprintf@plt>:
  4012c0:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  4012c4:	ldr	x17, [x16, #56]
  4012c8:	add	x16, x16, #0x38
  4012cc:	br	x17

00000000004012d0 <tcgetattr@plt>:
  4012d0:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  4012d4:	ldr	x17, [x16, #64]
  4012d8:	add	x16, x16, #0x40
  4012dc:	br	x17

00000000004012e0 <fileno@plt>:
  4012e0:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  4012e4:	ldr	x17, [x16, #72]
  4012e8:	add	x16, x16, #0x48
  4012ec:	br	x17

00000000004012f0 <fclose@plt>:
  4012f0:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  4012f4:	ldr	x17, [x16, #80]
  4012f8:	add	x16, x16, #0x50
  4012fc:	br	x17

0000000000401300 <fopen@plt>:
  401300:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401304:	ldr	x17, [x16, #88]
  401308:	add	x16, x16, #0x58
  40130c:	br	x17

0000000000401310 <malloc@plt>:
  401310:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401314:	ldr	x17, [x16, #96]
  401318:	add	x16, x16, #0x60
  40131c:	br	x17

0000000000401320 <sigemptyset@plt>:
  401320:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401324:	ldr	x17, [x16, #104]
  401328:	add	x16, x16, #0x68
  40132c:	br	x17

0000000000401330 <strncmp@plt>:
  401330:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401334:	ldr	x17, [x16, #112]
  401338:	add	x16, x16, #0x70
  40133c:	br	x17

0000000000401340 <__libc_start_main@plt>:
  401340:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401344:	ldr	x17, [x16, #120]
  401348:	add	x16, x16, #0x78
  40134c:	br	x17

0000000000401350 <fgetc@plt>:
  401350:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401354:	ldr	x17, [x16, #128]
  401358:	add	x16, x16, #0x80
  40135c:	br	x17

0000000000401360 <memset@plt>:
  401360:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401364:	ldr	x17, [x16, #136]
  401368:	add	x16, x16, #0x88
  40136c:	br	x17

0000000000401370 <catclose@plt>:
  401370:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401374:	ldr	x17, [x16, #144]
  401378:	add	x16, x16, #0x90
  40137c:	br	x17

0000000000401380 <pselect@plt>:
  401380:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401384:	ldr	x17, [x16, #152]
  401388:	add	x16, x16, #0x98
  40138c:	br	x17

0000000000401390 <calloc@plt>:
  401390:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401394:	ldr	x17, [x16, #160]
  401398:	add	x16, x16, #0xa0
  40139c:	br	x17

00000000004013a0 <strcasecmp@plt>:
  4013a0:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  4013a4:	ldr	x17, [x16, #168]
  4013a8:	add	x16, x16, #0xa8
  4013ac:	br	x17

00000000004013b0 <realloc@plt>:
  4013b0:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  4013b4:	ldr	x17, [x16, #176]
  4013b8:	add	x16, x16, #0xb0
  4013bc:	br	x17

00000000004013c0 <strdup@plt>:
  4013c0:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  4013c4:	ldr	x17, [x16, #184]
  4013c8:	add	x16, x16, #0xb8
  4013cc:	br	x17

00000000004013d0 <sigaction@plt>:
  4013d0:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  4013d4:	ldr	x17, [x16, #192]
  4013d8:	add	x16, x16, #0xc0
  4013dc:	br	x17

00000000004013e0 <strrchr@plt>:
  4013e0:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  4013e4:	ldr	x17, [x16, #200]
  4013e8:	add	x16, x16, #0xc8
  4013ec:	br	x17

00000000004013f0 <__gmon_start__@plt>:
  4013f0:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  4013f4:	ldr	x17, [x16, #208]
  4013f8:	add	x16, x16, #0xd0
  4013fc:	br	x17

0000000000401400 <write@plt>:
  401400:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401404:	ldr	x17, [x16, #216]
  401408:	add	x16, x16, #0xd8
  40140c:	br	x17

0000000000401410 <fseek@plt>:
  401410:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401414:	ldr	x17, [x16, #224]
  401418:	add	x16, x16, #0xe0
  40141c:	br	x17

0000000000401420 <abort@plt>:
  401420:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401424:	ldr	x17, [x16, #232]
  401428:	add	x16, x16, #0xe8
  40142c:	br	x17

0000000000401430 <fread_unlocked@plt>:
  401430:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401434:	ldr	x17, [x16, #240]
  401438:	add	x16, x16, #0xf0
  40143c:	br	x17

0000000000401440 <getopt_long@plt>:
  401440:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401444:	ldr	x17, [x16, #248]
  401448:	add	x16, x16, #0xf8
  40144c:	br	x17

0000000000401450 <strcmp@plt>:
  401450:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401454:	ldr	x17, [x16, #256]
  401458:	add	x16, x16, #0x100
  40145c:	br	x17

0000000000401460 <__ctype_b_loc@plt>:
  401460:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401464:	ldr	x17, [x16, #264]
  401468:	add	x16, x16, #0x108
  40146c:	br	x17

0000000000401470 <strtol@plt>:
  401470:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401474:	ldr	x17, [x16, #272]
  401478:	add	x16, x16, #0x110
  40147c:	br	x17

0000000000401480 <free@plt>:
  401480:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401484:	ldr	x17, [x16, #280]
  401488:	add	x16, x16, #0x118
  40148c:	br	x17

0000000000401490 <catgets@plt>:
  401490:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401494:	ldr	x17, [x16, #288]
  401498:	add	x16, x16, #0x120
  40149c:	br	x17

00000000004014a0 <catopen@plt>:
  4014a0:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  4014a4:	ldr	x17, [x16, #296]
  4014a8:	add	x16, x16, #0x128
  4014ac:	br	x17

00000000004014b0 <strchr@plt>:
  4014b0:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  4014b4:	ldr	x17, [x16, #304]
  4014b8:	add	x16, x16, #0x130
  4014bc:	br	x17

00000000004014c0 <fwrite@plt>:
  4014c0:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  4014c4:	ldr	x17, [x16, #312]
  4014c8:	add	x16, x16, #0x138
  4014cc:	br	x17

00000000004014d0 <fflush@plt>:
  4014d0:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  4014d4:	ldr	x17, [x16, #320]
  4014d8:	add	x16, x16, #0x140
  4014dc:	br	x17

00000000004014e0 <read@plt>:
  4014e0:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  4014e4:	ldr	x17, [x16, #328]
  4014e8:	add	x16, x16, #0x148
  4014ec:	br	x17

00000000004014f0 <tcsetattr@plt>:
  4014f0:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  4014f4:	ldr	x17, [x16, #336]
  4014f8:	add	x16, x16, #0x150
  4014fc:	br	x17

0000000000401500 <isatty@plt>:
  401500:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401504:	ldr	x17, [x16, #344]
  401508:	add	x16, x16, #0x158
  40150c:	br	x17

0000000000401510 <__fxstat@plt>:
  401510:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401514:	ldr	x17, [x16, #352]
  401518:	add	x16, x16, #0x160
  40151c:	br	x17

0000000000401520 <__isoc99_sscanf@plt>:
  401520:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401524:	ldr	x17, [x16, #360]
  401528:	add	x16, x16, #0x168
  40152c:	br	x17

0000000000401530 <sigaddset@plt>:
  401530:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401534:	ldr	x17, [x16, #368]
  401538:	add	x16, x16, #0x170
  40153c:	br	x17

0000000000401540 <vfprintf@plt>:
  401540:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401544:	ldr	x17, [x16, #376]
  401548:	add	x16, x16, #0x178
  40154c:	br	x17

0000000000401550 <__errno_location@plt>:
  401550:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401554:	ldr	x17, [x16, #384]
  401558:	add	x16, x16, #0x180
  40155c:	br	x17

0000000000401560 <getenv@plt>:
  401560:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401564:	ldr	x17, [x16, #392]
  401568:	add	x16, x16, #0x188
  40156c:	br	x17

0000000000401570 <fprintf@plt>:
  401570:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401574:	ldr	x17, [x16, #400]
  401578:	add	x16, x16, #0x190
  40157c:	br	x17

0000000000401580 <ioctl@plt>:
  401580:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401584:	ldr	x17, [x16, #408]
  401588:	add	x16, x16, #0x198
  40158c:	br	x17

0000000000401590 <setlocale@plt>:
  401590:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  401594:	ldr	x17, [x16, #416]
  401598:	add	x16, x16, #0x1a0
  40159c:	br	x17

00000000004015a0 <ferror@plt>:
  4015a0:	adrp	x16, 42e000 <ferror@plt+0x2ca60>
  4015a4:	ldr	x17, [x16, #424]
  4015a8:	add	x16, x16, #0x1a8
  4015ac:	br	x17

Disassembly of section .text:

00000000004015b0 <.text>:
  4015b0:	mov	x29, #0x0                   	// #0
  4015b4:	mov	x30, #0x0                   	// #0
  4015b8:	mov	x5, x0
  4015bc:	ldr	x1, [sp]
  4015c0:	add	x2, sp, #0x8
  4015c4:	mov	x6, sp
  4015c8:	movz	x0, #0x0, lsl #48
  4015cc:	movk	x0, #0x0, lsl #32
  4015d0:	movk	x0, #0x40, lsl #16
  4015d4:	movk	x0, #0x4850
  4015d8:	movz	x3, #0x0, lsl #48
  4015dc:	movk	x3, #0x0, lsl #32
  4015e0:	movk	x3, #0x41, lsl #16
  4015e4:	movk	x3, #0x7940
  4015e8:	movz	x4, #0x0, lsl #48
  4015ec:	movk	x4, #0x0, lsl #32
  4015f0:	movk	x4, #0x41, lsl #16
  4015f4:	movk	x4, #0x79c0
  4015f8:	bl	401340 <__libc_start_main@plt>
  4015fc:	bl	401420 <abort@plt>
  401600:	adrp	x0, 42d000 <ferror@plt+0x2ba60>
  401604:	ldr	x0, [x0, #4064]
  401608:	cbz	x0, 401610 <ferror@plt+0x70>
  40160c:	b	4013f0 <__gmon_start__@plt>
  401610:	ret
  401614:	nop
  401618:	adrp	x0, 42e000 <ferror@plt+0x2ca60>
  40161c:	add	x0, x0, #0x218
  401620:	adrp	x1, 42e000 <ferror@plt+0x2ca60>
  401624:	add	x1, x1, #0x218
  401628:	cmp	x1, x0
  40162c:	b.eq	401644 <ferror@plt+0xa4>  // b.none
  401630:	adrp	x1, 417000 <ferror@plt+0x15a60>
  401634:	ldr	x1, [x1, #2536]
  401638:	cbz	x1, 401644 <ferror@plt+0xa4>
  40163c:	mov	x16, x1
  401640:	br	x16
  401644:	ret
  401648:	adrp	x0, 42e000 <ferror@plt+0x2ca60>
  40164c:	add	x0, x0, #0x218
  401650:	adrp	x1, 42e000 <ferror@plt+0x2ca60>
  401654:	add	x1, x1, #0x218
  401658:	sub	x1, x1, x0
  40165c:	lsr	x2, x1, #63
  401660:	add	x1, x2, x1, asr #3
  401664:	cmp	xzr, x1, asr #1
  401668:	asr	x1, x1, #1
  40166c:	b.eq	401684 <ferror@plt+0xe4>  // b.none
  401670:	adrp	x2, 417000 <ferror@plt+0x15a60>
  401674:	ldr	x2, [x2, #2544]
  401678:	cbz	x2, 401684 <ferror@plt+0xe4>
  40167c:	mov	x16, x2
  401680:	br	x16
  401684:	ret
  401688:	stp	x29, x30, [sp, #-32]!
  40168c:	mov	x29, sp
  401690:	str	x19, [sp, #16]
  401694:	adrp	x19, 42e000 <ferror@plt+0x2ca60>
  401698:	ldrb	w0, [x19, #576]
  40169c:	cbnz	w0, 4016ac <ferror@plt+0x10c>
  4016a0:	bl	401618 <ferror@plt+0x78>
  4016a4:	mov	w0, #0x1                   	// #1
  4016a8:	strb	w0, [x19, #576]
  4016ac:	ldr	x19, [sp, #16]
  4016b0:	ldp	x29, x30, [sp], #32
  4016b4:	ret
  4016b8:	b	401648 <ferror@plt+0xa8>
  4016bc:	stp	x29, x30, [sp, #-32]!
  4016c0:	adrp	x8, 417000 <ferror@plt+0x15a60>
  4016c4:	ldr	q0, [x8, #2560]
  4016c8:	str	x19, [sp, #16]
  4016cc:	mov	x19, x0
  4016d0:	stp	x1, x2, [x0, #24]
  4016d4:	stur	q0, [x0, #8]
  4016d8:	mov	w0, #0x20                  	// #32
  4016dc:	mov	x29, sp
  4016e0:	bl	402f5c <ferror@plt+0x19bc>
  4016e4:	bl	402fe0 <ferror@plt+0x1a40>
  4016e8:	str	x0, [x19]
  4016ec:	ldr	x19, [sp, #16]
  4016f0:	ldp	x29, x30, [sp], #32
  4016f4:	ret
  4016f8:	stp	x29, x30, [sp, #-48]!
  4016fc:	ldr	x8, [x0, #16]
  401700:	str	x21, [sp, #16]
  401704:	stp	x20, x19, [sp, #32]
  401708:	mov	x29, sp
  40170c:	cmp	x8, x1
  401710:	b.cs	401740 <ferror@plt+0x1a0>  // b.hs, b.nlast
  401714:	mov	x20, x1
  401718:	ldr	x1, [x0, #24]
  40171c:	ldr	x21, [x0]
  401720:	mov	x19, x0
  401724:	mov	x0, x20
  401728:	bl	402f5c <ferror@plt+0x19bc>
  40172c:	mov	x1, x0
  401730:	mov	x0, x21
  401734:	bl	403000 <ferror@plt+0x1a60>
  401738:	str	x0, [x19]
  40173c:	str	x20, [x19, #16]
  401740:	ldp	x20, x19, [sp, #32]
  401744:	ldr	x21, [sp, #16]
  401748:	ldp	x29, x30, [sp], #48
  40174c:	ret
  401750:	stp	x29, x30, [sp, #-64]!
  401754:	stp	x24, x23, [sp, #16]
  401758:	ldr	x23, [x0, #8]
  40175c:	stp	x22, x21, [sp, #32]
  401760:	ldr	x22, [x0, #32]
  401764:	stp	x20, x19, [sp, #48]
  401768:	mov	x19, x0
  40176c:	sub	x21, x23, x1
  401770:	mov	x29, sp
  401774:	cbz	x22, 4017b4 <ferror@plt+0x214>
  401778:	cmp	x23, x21
  40177c:	b.ls	4017b8 <ferror@plt+0x218>  // b.plast
  401780:	ldr	x8, [x19]
  401784:	ldr	x9, [x19, #24]
  401788:	sub	x10, x23, #0x1
  40178c:	madd	x20, x9, x10, x8
  401790:	neg	x24, x9
  401794:	sub	x23, x23, #0x1
  401798:	mov	x0, x20
  40179c:	str	x23, [x19, #8]
  4017a0:	blr	x22
  4017a4:	cmp	x23, x21
  4017a8:	add	x20, x20, x24
  4017ac:	b.hi	401794 <ferror@plt+0x1f4>  // b.pmore
  4017b0:	b	4017b8 <ferror@plt+0x218>
  4017b4:	str	x21, [x19, #8]
  4017b8:	ldp	x20, x19, [sp, #48]
  4017bc:	ldp	x22, x21, [sp, #32]
  4017c0:	ldp	x24, x23, [sp, #16]
  4017c4:	ldp	x29, x30, [sp], #64
  4017c8:	ret
  4017cc:	stp	x29, x30, [sp, #-80]!
  4017d0:	stp	x24, x23, [sp, #32]
  4017d4:	stp	x20, x19, [sp, #64]
  4017d8:	ldp	x20, x23, [x0, #8]
  4017dc:	stp	x26, x25, [sp, #16]
  4017e0:	stp	x22, x21, [sp, #48]
  4017e4:	mov	x19, x0
  4017e8:	add	x26, x20, x1
  4017ec:	mov	x22, x1
  4017f0:	cmp	x26, x23
  4017f4:	mov	x21, x2
  4017f8:	mov	x29, sp
  4017fc:	b.ls	40185c <ferror@plt+0x2bc>  // b.plast
  401800:	mov	x0, x20
  401804:	mov	x1, x22
  401808:	bl	402fb0 <ferror@plt+0x1a10>
  40180c:	cmp	x23, x0
  401810:	b.cs	401830 <ferror@plt+0x290>  // b.hs, b.nlast
  401814:	mov	x24, x0
  401818:	mov	x0, x23
  40181c:	mov	x1, x23
  401820:	bl	402fb0 <ferror@plt+0x1a10>
  401824:	mov	x23, x0
  401828:	cmp	x0, x24
  40182c:	b.cc	401818 <ferror@plt+0x278>  // b.lo, b.ul, b.last
  401830:	ldr	x24, [x19, #24]
  401834:	ldr	x25, [x19]
  401838:	mov	x0, x23
  40183c:	mov	x1, x24
  401840:	bl	402f5c <ferror@plt+0x19bc>
  401844:	mov	x1, x0
  401848:	mov	x0, x25
  40184c:	bl	403000 <ferror@plt+0x1a60>
  401850:	str	x0, [x19]
  401854:	str	x23, [x19, #16]
  401858:	b	401864 <ferror@plt+0x2c4>
  40185c:	ldr	x0, [x19]
  401860:	ldr	x24, [x19, #24]
  401864:	madd	x0, x24, x20, x0
  401868:	mul	x2, x24, x22
  40186c:	mov	x1, x21
  401870:	bl	401250 <memcpy@plt>
  401874:	str	x26, [x19, #8]
  401878:	ldp	x20, x19, [sp, #64]
  40187c:	ldp	x22, x21, [sp, #48]
  401880:	ldp	x24, x23, [sp, #32]
  401884:	ldp	x26, x25, [sp, #16]
  401888:	ldp	x29, x30, [sp], #80
  40188c:	ret
  401890:	stp	x29, x30, [sp, #-80]!
  401894:	stp	x22, x21, [sp, #48]
  401898:	stp	x20, x19, [sp, #64]
  40189c:	ldp	x20, x22, [x0, #8]
  4018a0:	str	x25, [sp, #16]
  4018a4:	mov	x19, x0
  4018a8:	mov	x21, x1
  4018ac:	add	x25, x20, #0x1
  4018b0:	cmp	x25, x22
  4018b4:	stp	x24, x23, [sp, #32]
  4018b8:	mov	x29, sp
  4018bc:	b.ls	40191c <ferror@plt+0x37c>  // b.plast
  4018c0:	mov	w1, #0x1                   	// #1
  4018c4:	mov	x0, x20
  4018c8:	bl	402fb0 <ferror@plt+0x1a10>
  4018cc:	cmp	x22, x0
  4018d0:	b.cs	4018f0 <ferror@plt+0x350>  // b.hs, b.nlast
  4018d4:	mov	x23, x0
  4018d8:	mov	x0, x22
  4018dc:	mov	x1, x22
  4018e0:	bl	402fb0 <ferror@plt+0x1a10>
  4018e4:	mov	x22, x0
  4018e8:	cmp	x0, x23
  4018ec:	b.cc	4018d8 <ferror@plt+0x338>  // b.lo, b.ul, b.last
  4018f0:	ldr	x23, [x19, #24]
  4018f4:	ldr	x24, [x19]
  4018f8:	mov	x0, x22
  4018fc:	mov	x1, x23
  401900:	bl	402f5c <ferror@plt+0x19bc>
  401904:	mov	x1, x0
  401908:	mov	x0, x24
  40190c:	bl	403000 <ferror@plt+0x1a60>
  401910:	str	x0, [x19]
  401914:	str	x22, [x19, #16]
  401918:	b	401924 <ferror@plt+0x384>
  40191c:	ldr	x0, [x19]
  401920:	ldr	x23, [x19, #24]
  401924:	madd	x0, x23, x20, x0
  401928:	mov	x1, x21
  40192c:	mov	x2, x23
  401930:	bl	401250 <memcpy@plt>
  401934:	str	x25, [x19, #8]
  401938:	ldp	x20, x19, [sp, #64]
  40193c:	ldp	x22, x21, [sp, #48]
  401940:	ldp	x24, x23, [sp, #32]
  401944:	ldr	x25, [sp, #16]
  401948:	ldp	x29, x30, [sp], #80
  40194c:	ret
  401950:	sub	sp, sp, #0x50
  401954:	stp	x22, x21, [sp, #48]
  401958:	stp	x20, x19, [sp, #64]
  40195c:	ldp	x20, x21, [x0, #8]
  401960:	stp	x24, x23, [sp, #32]
  401964:	stp	x29, x30, [sp, #16]
  401968:	add	x29, sp, #0x10
  40196c:	add	x24, x20, #0x1
  401970:	mov	x19, x0
  401974:	cmp	x24, x21
  401978:	sturb	w1, [x29, #-4]
  40197c:	b.ls	4019dc <ferror@plt+0x43c>  // b.plast
  401980:	mov	w1, #0x1                   	// #1
  401984:	mov	x0, x20
  401988:	bl	402fb0 <ferror@plt+0x1a10>
  40198c:	cmp	x21, x0
  401990:	b.cs	4019b0 <ferror@plt+0x410>  // b.hs, b.nlast
  401994:	mov	x22, x0
  401998:	mov	x0, x21
  40199c:	mov	x1, x21
  4019a0:	bl	402fb0 <ferror@plt+0x1a10>
  4019a4:	mov	x21, x0
  4019a8:	cmp	x0, x22
  4019ac:	b.cc	401998 <ferror@plt+0x3f8>  // b.lo, b.ul, b.last
  4019b0:	ldr	x22, [x19, #24]
  4019b4:	ldr	x23, [x19]
  4019b8:	mov	x0, x21
  4019bc:	mov	x1, x22
  4019c0:	bl	402f5c <ferror@plt+0x19bc>
  4019c4:	mov	x1, x0
  4019c8:	mov	x0, x23
  4019cc:	bl	403000 <ferror@plt+0x1a60>
  4019d0:	str	x0, [x19]
  4019d4:	str	x21, [x19, #16]
  4019d8:	b	4019e4 <ferror@plt+0x444>
  4019dc:	ldr	x0, [x19]
  4019e0:	ldr	x22, [x19, #24]
  4019e4:	madd	x0, x22, x20, x0
  4019e8:	sub	x1, x29, #0x4
  4019ec:	mov	x2, x22
  4019f0:	bl	401250 <memcpy@plt>
  4019f4:	str	x24, [x19, #8]
  4019f8:	ldp	x20, x19, [sp, #64]
  4019fc:	ldp	x22, x21, [sp, #48]
  401a00:	ldp	x24, x23, [sp, #32]
  401a04:	ldp	x29, x30, [sp, #16]
  401a08:	add	sp, sp, #0x50
  401a0c:	ret
  401a10:	sub	sp, sp, #0x60
  401a14:	stp	x29, x30, [sp, #16]
  401a18:	stp	x20, x19, [sp, #80]
  401a1c:	add	x29, sp, #0x10
  401a20:	mov	x19, x0
  401a24:	mov	x20, xzr
  401a28:	stp	x26, x25, [sp, #32]
  401a2c:	stp	x24, x23, [sp, #48]
  401a30:	stp	x22, x21, [sp, #64]
  401a34:	sturb	wzr, [x29, #-4]
  401a38:	cbz	x1, 401a54 <ferror@plt+0x4b4>
  401a3c:	add	x8, sp, #0x4
  401a40:	strb	w1, [x8, x20]
  401a44:	lsr	x1, x1, #8
  401a48:	add	x20, x20, #0x1
  401a4c:	cbnz	x1, 401a40 <ferror@plt+0x4a0>
  401a50:	sturb	w20, [x29, #-4]
  401a54:	ldp	x25, x22, [x19, #8]
  401a58:	add	x21, x25, #0x1
  401a5c:	cmp	x21, x22
  401a60:	b.ls	401ac4 <ferror@plt+0x524>  // b.plast
  401a64:	mov	w1, #0x1                   	// #1
  401a68:	mov	x0, x25
  401a6c:	bl	402fb0 <ferror@plt+0x1a10>
  401a70:	cmp	x22, x0
  401a74:	b.cs	401a94 <ferror@plt+0x4f4>  // b.hs, b.nlast
  401a78:	mov	x23, x0
  401a7c:	mov	x0, x22
  401a80:	mov	x1, x22
  401a84:	bl	402fb0 <ferror@plt+0x1a10>
  401a88:	mov	x22, x0
  401a8c:	cmp	x0, x23
  401a90:	b.cc	401a7c <ferror@plt+0x4dc>  // b.lo, b.ul, b.last
  401a94:	ldr	x23, [x19, #24]
  401a98:	ldr	x24, [x19]
  401a9c:	mov	x0, x22
  401aa0:	mov	x1, x23
  401aa4:	bl	402f5c <ferror@plt+0x19bc>
  401aa8:	mov	x1, x0
  401aac:	mov	x0, x24
  401ab0:	bl	403000 <ferror@plt+0x1a60>
  401ab4:	mov	x24, x0
  401ab8:	str	x0, [x19]
  401abc:	str	x22, [x19, #16]
  401ac0:	b	401acc <ferror@plt+0x52c>
  401ac4:	ldr	x24, [x19]
  401ac8:	ldr	x23, [x19, #24]
  401acc:	madd	x0, x23, x25, x24
  401ad0:	sub	x1, x29, #0x4
  401ad4:	mov	x2, x23
  401ad8:	bl	401250 <memcpy@plt>
  401adc:	add	x26, x21, x20
  401ae0:	cmp	x26, x22
  401ae4:	str	x21, [x19, #8]
  401ae8:	b.ls	401b40 <ferror@plt+0x5a0>  // b.plast
  401aec:	mov	x0, x21
  401af0:	mov	x1, x20
  401af4:	bl	402fb0 <ferror@plt+0x1a10>
  401af8:	cmp	x22, x0
  401afc:	b.cs	401b1c <ferror@plt+0x57c>  // b.hs, b.nlast
  401b00:	mov	x25, x0
  401b04:	mov	x0, x22
  401b08:	mov	x1, x22
  401b0c:	bl	402fb0 <ferror@plt+0x1a10>
  401b10:	mov	x22, x0
  401b14:	cmp	x0, x25
  401b18:	b.cc	401b04 <ferror@plt+0x564>  // b.lo, b.ul, b.last
  401b1c:	mov	x0, x22
  401b20:	mov	x1, x23
  401b24:	bl	402f5c <ferror@plt+0x19bc>
  401b28:	mov	x1, x0
  401b2c:	mov	x0, x24
  401b30:	bl	403000 <ferror@plt+0x1a60>
  401b34:	mov	x24, x0
  401b38:	str	x0, [x19]
  401b3c:	str	x22, [x19, #16]
  401b40:	madd	x0, x23, x21, x24
  401b44:	mul	x2, x23, x20
  401b48:	add	x1, sp, #0x4
  401b4c:	bl	401250 <memcpy@plt>
  401b50:	str	x26, [x19, #8]
  401b54:	ldp	x20, x19, [sp, #80]
  401b58:	ldp	x22, x21, [sp, #64]
  401b5c:	ldp	x24, x23, [sp, #48]
  401b60:	ldp	x26, x25, [sp, #32]
  401b64:	ldp	x29, x30, [sp, #16]
  401b68:	add	sp, sp, #0x60
  401b6c:	ret
  401b70:	stp	x29, x30, [sp, #-80]!
  401b74:	stp	x24, x23, [sp, #32]
  401b78:	ldr	x23, [x0, #32]
  401b7c:	stp	x22, x21, [sp, #48]
  401b80:	stp	x20, x19, [sp, #64]
  401b84:	mov	x22, x2
  401b88:	mov	x19, x0
  401b8c:	mov	x20, x1
  401b90:	str	x25, [sp, #16]
  401b94:	mov	x29, sp
  401b98:	cbz	x23, 401bd8 <ferror@plt+0x638>
  401b9c:	ldr	x8, [x19, #8]
  401ba0:	cbz	x8, 401bdc <ferror@plt+0x63c>
  401ba4:	ldr	x9, [x19]
  401ba8:	ldr	x10, [x19, #24]
  401bac:	sub	x24, x8, #0x1
  401bb0:	madd	x21, x10, x24, x9
  401bb4:	neg	x25, x10
  401bb8:	mov	x0, x21
  401bbc:	str	x24, [x19, #8]
  401bc0:	blr	x23
  401bc4:	sub	x24, x24, #0x1
  401bc8:	cmn	x24, #0x1
  401bcc:	add	x21, x21, x25
  401bd0:	b.ne	401bb8 <ferror@plt+0x618>  // b.any
  401bd4:	b	401bdc <ferror@plt+0x63c>
  401bd8:	str	xzr, [x19, #8]
  401bdc:	mov	w1, #0x1                   	// #1
  401be0:	mov	x0, x20
  401be4:	bl	402fb0 <ferror@plt+0x1a10>
  401be8:	ldr	x23, [x19, #16]
  401bec:	ldr	x21, [x19]
  401bf0:	cmp	x23, x0
  401bf4:	b.cs	401c20 <ferror@plt+0x680>  // b.hs, b.nlast
  401bf8:	ldr	x1, [x19, #24]
  401bfc:	mov	x24, x0
  401c00:	bl	402f5c <ferror@plt+0x19bc>
  401c04:	mov	x1, x0
  401c08:	mov	x0, x21
  401c0c:	bl	403000 <ferror@plt+0x1a60>
  401c10:	mov	x21, x0
  401c14:	mov	x23, x24
  401c18:	str	x0, [x19]
  401c1c:	str	x24, [x19, #16]
  401c20:	mov	x0, x21
  401c24:	mov	x1, x22
  401c28:	mov	x2, x20
  401c2c:	bl	401250 <memcpy@plt>
  401c30:	add	x24, x20, #0x1
  401c34:	cmp	x24, x23
  401c38:	str	x20, [x19, #8]
  401c3c:	strb	wzr, [x29, #28]
  401c40:	b.ls	401ca0 <ferror@plt+0x700>  // b.plast
  401c44:	mov	w1, #0x1                   	// #1
  401c48:	mov	x0, x20
  401c4c:	bl	402fb0 <ferror@plt+0x1a10>
  401c50:	cmp	x23, x0
  401c54:	b.cs	401c74 <ferror@plt+0x6d4>  // b.hs, b.nlast
  401c58:	mov	x22, x0
  401c5c:	mov	x0, x23
  401c60:	mov	x1, x23
  401c64:	bl	402fb0 <ferror@plt+0x1a10>
  401c68:	mov	x23, x0
  401c6c:	cmp	x0, x22
  401c70:	b.cc	401c5c <ferror@plt+0x6bc>  // b.lo, b.ul, b.last
  401c74:	ldr	x22, [x19, #24]
  401c78:	mov	x0, x23
  401c7c:	mov	x1, x22
  401c80:	bl	402f5c <ferror@plt+0x19bc>
  401c84:	mov	x1, x0
  401c88:	mov	x0, x21
  401c8c:	bl	403000 <ferror@plt+0x1a60>
  401c90:	mov	x21, x0
  401c94:	str	x0, [x19]
  401c98:	str	x23, [x19, #16]
  401c9c:	b	401ca4 <ferror@plt+0x704>
  401ca0:	ldr	x22, [x19, #24]
  401ca4:	madd	x0, x22, x20, x21
  401ca8:	add	x1, x29, #0x1c
  401cac:	mov	x2, x22
  401cb0:	bl	401250 <memcpy@plt>
  401cb4:	str	x24, [x19, #8]
  401cb8:	ldp	x20, x19, [sp, #64]
  401cbc:	ldp	x22, x21, [sp, #48]
  401cc0:	ldp	x24, x23, [sp, #32]
  401cc4:	ldr	x25, [sp, #16]
  401cc8:	ldp	x29, x30, [sp], #80
  401ccc:	ret
  401cd0:	stp	x29, x30, [sp, #-80]!
  401cd4:	ldr	x9, [x0, #8]
  401cd8:	stp	x20, x19, [sp, #64]
  401cdc:	mov	x19, x0
  401ce0:	mov	x20, x1
  401ce4:	stp	x26, x25, [sp, #16]
  401ce8:	stp	x24, x23, [sp, #32]
  401cec:	stp	x22, x21, [sp, #48]
  401cf0:	mov	x29, sp
  401cf4:	cbz	x9, 401d1c <ferror@plt+0x77c>
  401cf8:	ldr	x8, [x19, #32]
  401cfc:	sub	x21, x9, #0x1
  401d00:	cbz	x8, 401d24 <ferror@plt+0x784>
  401d04:	ldr	x9, [x19]
  401d08:	ldr	x10, [x19, #24]
  401d0c:	str	x21, [x19, #8]
  401d10:	madd	x0, x21, x10, x9
  401d14:	blr	x8
  401d18:	b	401d28 <ferror@plt+0x788>
  401d1c:	mov	x21, xzr
  401d20:	b	401d28 <ferror@plt+0x788>
  401d24:	str	x21, [x19, #8]
  401d28:	mov	x0, x20
  401d2c:	bl	401270 <strlen@plt>
  401d30:	ldr	x23, [x19, #16]
  401d34:	add	x22, x0, #0x1
  401d38:	add	x26, x21, x22
  401d3c:	cmp	x26, x23
  401d40:	b.ls	401da0 <ferror@plt+0x800>  // b.plast
  401d44:	mov	x0, x21
  401d48:	mov	x1, x22
  401d4c:	bl	402fb0 <ferror@plt+0x1a10>
  401d50:	cmp	x23, x0
  401d54:	b.cs	401d74 <ferror@plt+0x7d4>  // b.hs, b.nlast
  401d58:	mov	x24, x0
  401d5c:	mov	x0, x23
  401d60:	mov	x1, x23
  401d64:	bl	402fb0 <ferror@plt+0x1a10>
  401d68:	mov	x23, x0
  401d6c:	cmp	x0, x24
  401d70:	b.cc	401d5c <ferror@plt+0x7bc>  // b.lo, b.ul, b.last
  401d74:	ldr	x24, [x19, #24]
  401d78:	ldr	x25, [x19]
  401d7c:	mov	x0, x23
  401d80:	mov	x1, x24
  401d84:	bl	402f5c <ferror@plt+0x19bc>
  401d88:	mov	x1, x0
  401d8c:	mov	x0, x25
  401d90:	bl	403000 <ferror@plt+0x1a60>
  401d94:	str	x0, [x19]
  401d98:	str	x23, [x19, #16]
  401d9c:	b	401da8 <ferror@plt+0x808>
  401da0:	ldr	x0, [x19]
  401da4:	ldr	x24, [x19, #24]
  401da8:	madd	x0, x24, x21, x0
  401dac:	mul	x2, x24, x22
  401db0:	mov	x1, x20
  401db4:	bl	401250 <memcpy@plt>
  401db8:	str	x26, [x19, #8]
  401dbc:	ldp	x20, x19, [sp, #64]
  401dc0:	ldp	x22, x21, [sp, #48]
  401dc4:	ldp	x24, x23, [sp, #32]
  401dc8:	ldp	x26, x25, [sp, #16]
  401dcc:	ldp	x29, x30, [sp], #80
  401dd0:	ret
  401dd4:	stp	x29, x30, [sp, #-64]!
  401dd8:	stp	x22, x21, [sp, #32]
  401ddc:	ldr	x21, [x0, #32]
  401de0:	stp	x20, x19, [sp, #48]
  401de4:	mov	x19, x0
  401de8:	str	x23, [sp, #16]
  401dec:	mov	x29, sp
  401df0:	cbz	x21, 401e44 <ferror@plt+0x8a4>
  401df4:	ldr	x8, [x19, #8]
  401df8:	cbz	x8, 401e2c <ferror@plt+0x88c>
  401dfc:	ldr	x9, [x19]
  401e00:	ldr	x10, [x19, #24]
  401e04:	sub	x22, x8, #0x1
  401e08:	madd	x20, x10, x22, x9
  401e0c:	neg	x23, x10
  401e10:	mov	x0, x20
  401e14:	str	x22, [x19, #8]
  401e18:	blr	x21
  401e1c:	sub	x22, x22, #0x1
  401e20:	cmn	x22, #0x1
  401e24:	add	x20, x20, x23
  401e28:	b.ne	401e10 <ferror@plt+0x870>  // b.any
  401e2c:	ldr	x20, [x19, #16]
  401e30:	strb	wzr, [x29, #28]
  401e34:	cbz	x20, 401e54 <ferror@plt+0x8b4>
  401e38:	ldr	x0, [x19]
  401e3c:	ldr	x21, [x19, #24]
  401e40:	b	401eb0 <ferror@plt+0x910>
  401e44:	str	xzr, [x19, #8]
  401e48:	ldr	x20, [x19, #16]
  401e4c:	strb	wzr, [x29, #28]
  401e50:	cbnz	x20, 401e38 <ferror@plt+0x898>
  401e54:	mov	w1, #0x1                   	// #1
  401e58:	mov	x0, xzr
  401e5c:	bl	402fb0 <ferror@plt+0x1a10>
  401e60:	cmp	x20, x0
  401e64:	b.cs	401e88 <ferror@plt+0x8e8>  // b.hs, b.nlast
  401e68:	mov	x21, x0
  401e6c:	mov	x20, xzr
  401e70:	mov	x0, x20
  401e74:	mov	x1, x20
  401e78:	bl	402fb0 <ferror@plt+0x1a10>
  401e7c:	mov	x20, x0
  401e80:	cmp	x0, x21
  401e84:	b.cc	401e70 <ferror@plt+0x8d0>  // b.lo, b.ul, b.last
  401e88:	ldr	x21, [x19, #24]
  401e8c:	ldr	x22, [x19]
  401e90:	mov	x0, x20
  401e94:	mov	x1, x21
  401e98:	bl	402f5c <ferror@plt+0x19bc>
  401e9c:	mov	x1, x0
  401ea0:	mov	x0, x22
  401ea4:	bl	403000 <ferror@plt+0x1a60>
  401ea8:	str	x0, [x19]
  401eac:	str	x20, [x19, #16]
  401eb0:	add	x1, x29, #0x1c
  401eb4:	mov	x2, x21
  401eb8:	bl	401250 <memcpy@plt>
  401ebc:	mov	w8, #0x1                   	// #1
  401ec0:	str	x8, [x19, #8]
  401ec4:	ldp	x20, x19, [sp, #48]
  401ec8:	ldp	x22, x21, [sp, #32]
  401ecc:	ldr	x23, [sp, #16]
  401ed0:	ldp	x29, x30, [sp], #64
  401ed4:	ret
  401ed8:	stp	x29, x30, [sp, #-48]!
  401edc:	stp	x22, x21, [sp, #16]
  401ee0:	stp	x20, x19, [sp, #32]
  401ee4:	ldr	x9, [x0]
  401ee8:	ldp	x22, x8, [x0, #24]
  401eec:	add	x10, x1, #0x1
  401ef0:	mov	x19, x0
  401ef4:	mov	x29, sp
  401ef8:	madd	x21, x22, x1, x9
  401efc:	madd	x20, x22, x10, x9
  401f00:	cbz	x8, 401f0c <ferror@plt+0x96c>
  401f04:	mov	x0, x21
  401f08:	blr	x8
  401f0c:	ldr	x8, [x19, #8]
  401f10:	mov	x0, x21
  401f14:	mov	x1, x20
  401f18:	sub	x8, x8, #0x1
  401f1c:	str	x8, [x19, #8]
  401f20:	mul	x2, x8, x22
  401f24:	ldp	x20, x19, [sp, #32]
  401f28:	ldp	x22, x21, [sp, #16]
  401f2c:	ldp	x29, x30, [sp], #48
  401f30:	b	401260 <memmove@plt>
  401f34:	ldr	x8, [x0]
  401f38:	ldr	x9, [x0, #24]
  401f3c:	madd	x0, x9, x1, x8
  401f40:	ret
  401f44:	stp	x29, x30, [sp, #-48]!
  401f48:	str	x21, [sp, #16]
  401f4c:	stp	x20, x19, [sp, #32]
  401f50:	ldr	x9, [x0]
  401f54:	ldp	x20, x8, [x0, #24]
  401f58:	mov	x19, x2
  401f5c:	mov	x29, sp
  401f60:	madd	x21, x20, x1, x9
  401f64:	cbz	x8, 401f70 <ferror@plt+0x9d0>
  401f68:	mov	x0, x21
  401f6c:	blr	x8
  401f70:	mov	x0, x21
  401f74:	mov	x1, x19
  401f78:	mov	x2, x20
  401f7c:	ldp	x20, x19, [sp, #32]
  401f80:	ldr	x21, [sp, #16]
  401f84:	ldp	x29, x30, [sp], #48
  401f88:	b	401250 <memcpy@plt>
  401f8c:	ldp	x8, x9, [x0]
  401f90:	ldr	x10, [x0, #24]
  401f94:	mvn	x11, x1
  401f98:	add	x9, x9, x11
  401f9c:	madd	x0, x9, x10, x8
  401fa0:	ret
  401fa4:	stp	x29, x30, [sp, #-64]!
  401fa8:	stp	x22, x21, [sp, #32]
  401fac:	stp	x20, x19, [sp, #48]
  401fb0:	ldr	x21, [x0, #32]
  401fb4:	mov	x19, x0
  401fb8:	str	x23, [sp, #16]
  401fbc:	mov	x29, sp
  401fc0:	cbz	x21, 402000 <ferror@plt+0xa60>
  401fc4:	ldr	x8, [x19, #8]
  401fc8:	cbz	x8, 402004 <ferror@plt+0xa64>
  401fcc:	ldr	x9, [x19]
  401fd0:	ldr	x10, [x19, #24]
  401fd4:	sub	x22, x8, #0x1
  401fd8:	madd	x20, x10, x22, x9
  401fdc:	neg	x23, x10
  401fe0:	mov	x0, x20
  401fe4:	str	x22, [x19, #8]
  401fe8:	blr	x21
  401fec:	sub	x22, x22, #0x1
  401ff0:	cmn	x22, #0x1
  401ff4:	add	x20, x20, x23
  401ff8:	b.ne	401fe0 <ferror@plt+0xa40>  // b.any
  401ffc:	b	402004 <ferror@plt+0xa64>
  402000:	str	xzr, [x19, #8]
  402004:	ldr	x0, [x19]
  402008:	ldp	x20, x19, [sp, #48]
  40200c:	ldp	x22, x21, [sp, #32]
  402010:	ldr	x23, [sp, #16]
  402014:	ldp	x29, x30, [sp], #64
  402018:	b	401480 <free@plt>
  40201c:	stp	x29, x30, [sp, #-96]!
  402020:	stp	x22, x21, [sp, #64]
  402024:	ldr	x21, [x0, #8]
  402028:	stp	x20, x19, [sp, #80]
  40202c:	mov	x22, x2
  402030:	mov	x20, x0
  402034:	mov	x19, x1
  402038:	str	x27, [sp, #16]
  40203c:	stp	x26, x25, [sp, #32]
  402040:	stp	x24, x23, [sp, #48]
  402044:	mov	x29, sp
  402048:	cbz	x21, 402100 <ferror@plt+0xb60>
  40204c:	ldr	x23, [x20]
  402050:	ldr	x25, [x20, #24]
  402054:	mov	x24, xzr
  402058:	mov	x26, x21
  40205c:	add	x8, x26, x24
  402060:	lsr	x27, x8, #1
  402064:	madd	x1, x27, x25, x23
  402068:	mov	x0, x19
  40206c:	bl	411c84 <ferror@plt+0x106e4>
  402070:	cbz	w0, 402134 <ferror@plt+0xb94>
  402074:	cmp	w0, #0x0
  402078:	csel	x26, x27, x26, lt  // lt = tstop
  40207c:	csinc	x24, x24, x27, lt  // lt = tstop
  402080:	cmp	x24, x26
  402084:	b.cc	40205c <ferror@plt+0xabc>  // b.lo, b.ul, b.last
  402088:	subs	x26, x21, x24
  40208c:	str	x24, [x22]
  402090:	b.ne	402144 <ferror@plt+0xba4>  // b.any
  402094:	ldr	x22, [x20, #16]
  402098:	add	x25, x21, #0x1
  40209c:	cmp	x25, x22
  4020a0:	b.ls	402114 <ferror@plt+0xb74>  // b.plast
  4020a4:	mov	w1, #0x1                   	// #1
  4020a8:	mov	x0, x21
  4020ac:	bl	402fb0 <ferror@plt+0x1a10>
  4020b0:	cmp	x22, x0
  4020b4:	b.cs	4020d4 <ferror@plt+0xb34>  // b.hs, b.nlast
  4020b8:	mov	x23, x0
  4020bc:	mov	x0, x22
  4020c0:	mov	x1, x22
  4020c4:	bl	402fb0 <ferror@plt+0x1a10>
  4020c8:	mov	x22, x0
  4020cc:	cmp	x0, x23
  4020d0:	b.cc	4020bc <ferror@plt+0xb1c>  // b.lo, b.ul, b.last
  4020d4:	ldr	x23, [x20, #24]
  4020d8:	ldr	x24, [x20]
  4020dc:	mov	x0, x22
  4020e0:	mov	x1, x23
  4020e4:	bl	402f5c <ferror@plt+0x19bc>
  4020e8:	mov	x1, x0
  4020ec:	mov	x0, x24
  4020f0:	bl	403000 <ferror@plt+0x1a60>
  4020f4:	str	x0, [x20]
  4020f8:	str	x22, [x20, #16]
  4020fc:	b	40211c <ferror@plt+0xb7c>
  402100:	str	xzr, [x22]
  402104:	ldr	x22, [x20, #16]
  402108:	add	x25, x21, #0x1
  40210c:	cmp	x25, x22
  402110:	b.hi	4020a4 <ferror@plt+0xb04>  // b.pmore
  402114:	ldr	x0, [x20]
  402118:	ldr	x23, [x20, #24]
  40211c:	madd	x0, x23, x21, x0
  402120:	mov	x1, x19
  402124:	mov	x2, x23
  402128:	bl	401250 <memcpy@plt>
  40212c:	str	x25, [x20, #8]
  402130:	b	4021f8 <ferror@plt+0xc58>
  402134:	mov	x24, x27
  402138:	subs	x26, x21, x24
  40213c:	str	x24, [x22]
  402140:	b.eq	402094 <ferror@plt+0xaf4>  // b.none
  402144:	ldr	x22, [x20, #24]
  402148:	ldr	x23, [x20]
  40214c:	mov	x0, x19
  402150:	mul	x27, x22, x24
  402154:	add	x1, x23, x27
  402158:	bl	411c84 <ferror@plt+0x106e4>
  40215c:	cbz	w0, 4021fc <ferror@plt+0xc5c>
  402160:	ldr	x8, [x20, #16]
  402164:	cmp	x21, x8
  402168:	b.ne	4021cc <ferror@plt+0xc2c>  // b.any
  40216c:	mov	w1, #0x1                   	// #1
  402170:	mov	x0, x21
  402174:	bl	402fb0 <ferror@plt+0x1a10>
  402178:	cmp	x21, x0
  40217c:	b.cs	4021a4 <ferror@plt+0xc04>  // b.hs, b.nlast
  402180:	mov	x25, x0
  402184:	mov	x24, x21
  402188:	mov	x0, x24
  40218c:	mov	x1, x24
  402190:	bl	402fb0 <ferror@plt+0x1a10>
  402194:	mov	x24, x0
  402198:	cmp	x0, x25
  40219c:	b.cc	402188 <ferror@plt+0xbe8>  // b.lo, b.ul, b.last
  4021a0:	b	4021a8 <ferror@plt+0xc08>
  4021a4:	mov	x24, x21
  4021a8:	mov	x0, x24
  4021ac:	mov	x1, x22
  4021b0:	bl	402f5c <ferror@plt+0x19bc>
  4021b4:	mov	x1, x0
  4021b8:	mov	x0, x23
  4021bc:	bl	403000 <ferror@plt+0x1a60>
  4021c0:	mov	x23, x0
  4021c4:	str	x0, [x20]
  4021c8:	str	x24, [x20, #16]
  4021cc:	add	x23, x23, x27
  4021d0:	add	x8, x21, #0x1
  4021d4:	add	x0, x23, x22
  4021d8:	mul	x2, x22, x26
  4021dc:	mov	x1, x23
  4021e0:	str	x8, [x20, #8]
  4021e4:	bl	401260 <memmove@plt>
  4021e8:	mov	x0, x23
  4021ec:	mov	x1, x19
  4021f0:	mov	x2, x22
  4021f4:	bl	401260 <memmove@plt>
  4021f8:	mov	w0, #0x1                   	// #1
  4021fc:	ldp	x20, x19, [sp, #80]
  402200:	ldp	x22, x21, [sp, #64]
  402204:	ldp	x24, x23, [sp, #48]
  402208:	ldp	x26, x25, [sp, #32]
  40220c:	ldr	x27, [sp, #16]
  402210:	ldp	x29, x30, [sp], #96
  402214:	ret
  402218:	stp	x29, x30, [sp, #-80]!
  40221c:	stp	x22, x21, [sp, #48]
  402220:	ldr	x22, [x0, #8]
  402224:	stp	x20, x19, [sp, #64]
  402228:	mov	x20, x0
  40222c:	mov	x19, x1
  402230:	mov	x21, xzr
  402234:	stp	x26, x25, [sp, #16]
  402238:	stp	x24, x23, [sp, #32]
  40223c:	mov	x29, sp
  402240:	cbz	x22, 40227c <ferror@plt+0xcdc>
  402244:	ldr	x23, [x20]
  402248:	ldr	x24, [x20, #24]
  40224c:	mov	x25, x22
  402250:	add	x8, x25, x21
  402254:	lsr	x26, x8, #1
  402258:	madd	x1, x26, x24, x23
  40225c:	mov	x0, x19
  402260:	bl	411c84 <ferror@plt+0x106e4>
  402264:	cbz	w0, 4022a4 <ferror@plt+0xd04>
  402268:	cmp	w0, #0x0
  40226c:	csel	x25, x26, x25, lt  // lt = tstop
  402270:	csinc	x21, x21, x26, lt  // lt = tstop
  402274:	cmp	x21, x25
  402278:	b.cc	402250 <ferror@plt+0xcb0>  // b.lo, b.ul, b.last
  40227c:	cmp	x21, x22
  402280:	b.cs	4022b0 <ferror@plt+0xd10>  // b.hs, b.nlast
  402284:	ldr	x8, [x20]
  402288:	ldr	x9, [x20, #24]
  40228c:	mov	x0, x19
  402290:	madd	x1, x9, x21, x8
  402294:	bl	411c84 <ferror@plt+0x106e4>
  402298:	cmp	w0, #0x0
  40229c:	csinv	x0, x21, xzr, eq  // eq = none
  4022a0:	b	4022b4 <ferror@plt+0xd14>
  4022a4:	mov	x21, x26
  4022a8:	cmp	x21, x22
  4022ac:	b.cc	402284 <ferror@plt+0xce4>  // b.lo, b.ul, b.last
  4022b0:	mov	x0, #0xffffffffffffffff    	// #-1
  4022b4:	ldp	x20, x19, [sp, #64]
  4022b8:	ldp	x22, x21, [sp, #48]
  4022bc:	ldp	x24, x23, [sp, #32]
  4022c0:	ldp	x26, x25, [sp, #16]
  4022c4:	ldp	x29, x30, [sp], #80
  4022c8:	ret
  4022cc:	ldr	x9, [x0, #16]
  4022d0:	mov	x8, x0
  4022d4:	mov	w10, #0x1                   	// #1
  4022d8:	and	w2, w1, #0xff
  4022dc:	mov	w0, #0x15                  	// #21
  4022e0:	mov	x1, x9
  4022e4:	str	w10, [x8, #32]
  4022e8:	b	402d44 <ferror@plt+0x17a4>
  4022ec:	ldr	x8, [x0, #8]
  4022f0:	ldr	x9, [x0, #24]
  4022f4:	mov	w10, #0x23                  	// #35
  4022f8:	str	w10, [x0, #32]
  4022fc:	cmp	x8, x9
  402300:	b.cs	402324 <ferror@plt+0xd84>  // b.hs, b.nlast
  402304:	ldr	x10, [x0]
  402308:	ldrb	w11, [x10, x8]
  40230c:	cmp	w11, #0xa
  402310:	b.eq	402324 <ferror@plt+0xd84>  // b.none
  402314:	add	x8, x8, #0x1
  402318:	cmp	x8, x9
  40231c:	str	x8, [x0, #8]
  402320:	b.cc	402308 <ferror@plt+0xd68>  // b.lo, b.ul, b.last
  402324:	ret
  402328:	ldp	x11, x10, [x0]
  40232c:	mov	x8, x0
  402330:	mov	x9, xzr
  402334:	mov	w12, #0x23                  	// #35
  402338:	add	x10, x10, #0x1
  40233c:	str	x10, [x0, #8]
  402340:	str	w12, [x0, #32]
  402344:	ldrb	w12, [x11, x10]
  402348:	cmp	w12, #0x2a
  40234c:	b.ne	40236c <ferror@plt+0xdcc>  // b.any
  402350:	add	x12, x11, x10
  402354:	ldrb	w12, [x12, #1]
  402358:	cbz	w12, 402380 <ferror@plt+0xde0>
  40235c:	cmp	w12, #0x2f
  402360:	add	x10, x10, #0x1
  402364:	b.ne	402344 <ferror@plt+0xda4>  // b.any
  402368:	b	402390 <ferror@plt+0xdf0>
  40236c:	cbz	w12, 402380 <ferror@plt+0xde0>
  402370:	cmp	w12, #0xa
  402374:	cinc	x9, x9, eq  // eq = none
  402378:	add	x10, x10, #0x1
  40237c:	b	402344 <ferror@plt+0xda4>
  402380:	ldr	x1, [x8, #16]
  402384:	mov	w0, #0x17                  	// #23
  402388:	str	x10, [x8, #8]
  40238c:	b	402d44 <ferror@plt+0x17a4>
  402390:	mov	w11, #0x2                   	// #2
  402394:	ldr	x12, [x8, #16]
  402398:	csinc	w11, w11, wzr, eq  // eq = none
  40239c:	and	x11, x11, #0x1
  4023a0:	add	x10, x11, x10
  4023a4:	add	x10, x10, #0x1
  4023a8:	add	x9, x12, x9
  4023ac:	mov	w0, wzr
  4023b0:	stp	x10, x9, [x8, #8]
  4023b4:	ret
  4023b8:	stp	x29, x30, [sp, #-48]!
  4023bc:	stp	x22, x21, [sp, #16]
  4023c0:	stp	x20, x19, [sp, #32]
  4023c4:	ldp	x20, x22, [x0]
  4023c8:	mov	w8, #0x23                  	// #35
  4023cc:	str	w8, [x0, #32]
  4023d0:	mov	x29, sp
  4023d4:	ldrb	w21, [x20, x22]
  4023d8:	cmp	w21, #0xa
  4023dc:	b.eq	402410 <ferror@plt+0xe70>  // b.none
  4023e0:	mov	x19, x0
  4023e4:	bl	401460 <__ctype_b_loc@plt>
  4023e8:	ldr	x8, [x0]
  4023ec:	add	x9, x22, #0x1
  4023f0:	and	x10, x21, #0xff
  4023f4:	ldrh	w10, [x8, x10, lsl #1]
  4023f8:	tbz	w10, #13, 402410 <ferror@plt+0xe70>
  4023fc:	str	x9, [x19, #8]
  402400:	ldrb	w21, [x20, x9]
  402404:	add	x9, x9, #0x1
  402408:	cmp	w21, #0xa
  40240c:	b.ne	4023f0 <ferror@plt+0xe50>  // b.any
  402410:	ldp	x20, x19, [sp, #32]
  402414:	ldp	x22, x21, [sp, #16]
  402418:	ldp	x29, x30, [sp], #48
  40241c:	ret
  402420:	stp	x29, x30, [sp, #-48]!
  402424:	and	w8, w1, #0xff
  402428:	stp	x20, x19, [sp, #32]
  40242c:	cmp	w8, #0xa
  402430:	mov	x19, x0
  402434:	stp	x22, x21, [sp, #16]
  402438:	mov	x29, sp
  40243c:	b.eq	402458 <ferror@plt+0xeb8>  // b.none
  402440:	cbnz	w8, 402470 <ferror@plt+0xed0>
  402444:	str	wzr, [x19, #32]
  402448:	ldp	x20, x19, [sp, #32]
  40244c:	ldp	x22, x21, [sp, #16]
  402450:	ldp	x29, x30, [sp], #48
  402454:	ret
  402458:	mov	w8, #0x22                  	// #34
  40245c:	str	w8, [x19, #32]
  402460:	ldp	x20, x19, [sp, #32]
  402464:	ldp	x22, x21, [sp, #16]
  402468:	ldp	x29, x30, [sp], #48
  40246c:	ret
  402470:	ldp	x20, x22, [x19]
  402474:	mov	w8, #0x23                  	// #35
  402478:	str	w8, [x19, #32]
  40247c:	ldrb	w21, [x20, x22]
  402480:	cmp	w21, #0xa
  402484:	b.eq	402448 <ferror@plt+0xea8>  // b.none
  402488:	bl	401460 <__ctype_b_loc@plt>
  40248c:	ldr	x8, [x0]
  402490:	add	x9, x22, #0x1
  402494:	and	x10, x21, #0xff
  402498:	ldrh	w10, [x8, x10, lsl #1]
  40249c:	tbz	w10, #13, 402448 <ferror@plt+0xea8>
  4024a0:	str	x9, [x19, #8]
  4024a4:	ldrb	w21, [x20, x9]
  4024a8:	add	x9, x9, #0x1
  4024ac:	cmp	w21, #0xa
  4024b0:	b.ne	402494 <ferror@plt+0xef4>  // b.any
  4024b4:	b	402448 <ferror@plt+0xea8>
  4024b8:	sub	sp, sp, #0x40
  4024bc:	stp	x29, x30, [sp, #16]
  4024c0:	add	x29, sp, #0x10
  4024c4:	stp	x22, x21, [sp, #32]
  4024c8:	stp	x20, x19, [sp, #48]
  4024cc:	sturb	w1, [x29, #-4]
  4024d0:	ldr	x1, [x0, #48]
  4024d4:	mov	w8, #0x2e                  	// #46
  4024d8:	add	x20, x0, #0x28
  4024dc:	mov	x19, x0
  4024e0:	str	w8, [x0, #32]
  4024e4:	mov	x0, x20
  4024e8:	bl	401750 <ferror@plt+0x1b0>
  4024ec:	sub	x1, x29, #0x4
  4024f0:	mov	x0, x20
  4024f4:	bl	401890 <ferror@plt+0x2f0>
  4024f8:	ldurb	w1, [x29, #-4]
  4024fc:	mov	x0, x19
  402500:	mov	w2, wzr
  402504:	bl	40263c <ferror@plt+0x109c>
  402508:	ldp	x9, x8, [x19]
  40250c:	add	x8, x8, x0
  402510:	str	x8, [x19, #8]
  402514:	ldrb	w8, [x9, x8]
  402518:	cmp	w8, #0x65
  40251c:	strb	w8, [sp, #8]
  402520:	b.ne	402618 <ferror@plt+0x1078>  // b.any
  402524:	adrp	x22, 42e000 <ferror@plt+0x2ca60>
  402528:	ldr	x8, [x22, #584]
  40252c:	ldrb	w8, [x8, #1138]
  402530:	tst	w8, #0x6
  402534:	b.eq	402548 <ferror@plt+0xfa8>  // b.none
  402538:	ldr	x1, [x19, #16]
  40253c:	mov	w0, #0x2c                  	// #44
  402540:	bl	402d44 <ferror@plt+0x17a4>
  402544:	cbnz	w0, 402628 <ferror@plt+0x1088>
  402548:	add	x1, sp, #0x8
  40254c:	mov	x0, x20
  402550:	bl	401890 <ferror@plt+0x2f0>
  402554:	ldp	x9, x8, [x19]
  402558:	add	x8, x8, #0x1
  40255c:	str	x8, [x19, #8]
  402560:	ldrb	w21, [x9, x8]
  402564:	ldr	x8, [x22, #584]
  402568:	mov	w9, #0x2d                  	// #45
  40256c:	strb	w21, [sp, #8]
  402570:	ldr	x8, [x8, #1248]
  402574:	ldrb	w8, [x8]
  402578:	cmp	w8, #0x64
  40257c:	mov	w8, #0x5f                  	// #95
  402580:	csel	w8, w8, w9, eq  // eq = none
  402584:	cmp	w8, w21
  402588:	b.ne	4025ac <ferror@plt+0x100c>  // b.any
  40258c:	add	x1, sp, #0x8
  402590:	mov	x0, x20
  402594:	bl	401890 <ferror@plt+0x2f0>
  402598:	ldp	x9, x8, [x19]
  40259c:	add	x8, x8, #0x1
  4025a0:	str	x8, [x19, #8]
  4025a4:	ldrb	w21, [x9, x8]
  4025a8:	strb	w21, [sp, #8]
  4025ac:	bl	401460 <__ctype_b_loc@plt>
  4025b0:	ldr	x8, [x0]
  4025b4:	ldrh	w8, [x8, w21, uxtw #1]
  4025b8:	tbnz	w8, #11, 4025fc <ferror@plt+0x105c>
  4025bc:	cmp	w21, #0x41
  4025c0:	b.cc	4025e8 <ferror@plt+0x1048>  // b.lo, b.ul, b.last
  4025c4:	ldr	x8, [x22, #584]
  4025c8:	mov	w9, #0x5a                  	// #90
  4025cc:	ldr	x8, [x8, #1248]
  4025d0:	ldrb	w8, [x8]
  4025d4:	cmp	w8, #0x64
  4025d8:	mov	w8, #0x46                  	// #70
  4025dc:	csel	w8, w8, w9, eq  // eq = none
  4025e0:	cmp	w8, w21
  4025e4:	b.cs	4025fc <ferror@plt+0x105c>  // b.hs, b.nlast
  4025e8:	ldr	x1, [x19, #16]
  4025ec:	mov	w0, #0x15                  	// #21
  4025f0:	mov	w2, w21
  4025f4:	bl	402d44 <ferror@plt+0x17a4>
  4025f8:	b	402628 <ferror@plt+0x1088>
  4025fc:	mov	w2, #0x1                   	// #1
  402600:	mov	x0, x19
  402604:	mov	w1, wzr
  402608:	bl	40263c <ferror@plt+0x109c>
  40260c:	ldr	x8, [x19, #8]
  402610:	add	x8, x8, x0
  402614:	str	x8, [x19, #8]
  402618:	mov	x0, x20
  40261c:	mov	w1, wzr
  402620:	bl	401950 <ferror@plt+0x3b0>
  402624:	mov	w0, wzr
  402628:	ldp	x20, x19, [sp, #48]
  40262c:	ldp	x22, x21, [sp, #32]
  402630:	ldp	x29, x30, [sp, #16]
  402634:	add	sp, sp, #0x40
  402638:	ret
  40263c:	sub	sp, sp, #0x70
  402640:	stp	x29, x30, [sp, #16]
  402644:	stp	x28, x27, [sp, #32]
  402648:	stp	x26, x25, [sp, #48]
  40264c:	stp	x24, x23, [sp, #64]
  402650:	stp	x22, x21, [sp, #80]
  402654:	stp	x20, x19, [sp, #96]
  402658:	ldp	x25, x26, [x0]
  40265c:	and	w8, w1, #0xff
  402660:	cmp	w8, #0x2e
  402664:	add	x29, sp, #0x10
  402668:	add	x22, x25, x26
  40266c:	ldrb	w24, [x22]
  402670:	cset	w23, eq  // eq = none
  402674:	sturb	w24, [x29, #-4]
  402678:	cbz	w24, 4027c4 <ferror@plt+0x1224>
  40267c:	mov	w21, w2
  402680:	mov	x20, x0
  402684:	bl	401460 <__ctype_b_loc@plt>
  402688:	mov	x19, x0
  40268c:	add	x20, x20, #0x28
  402690:	mov	x8, xzr
  402694:	add	x9, x26, x25
  402698:	tbz	w21, #0, 4027cc <ferror@plt+0x122c>
  40269c:	adrp	x21, 42e000 <ferror@plt+0x2ca60>
  4026a0:	mov	w25, #0x5a                  	// #90
  4026a4:	add	x26, x9, #0x2
  4026a8:	mov	w27, #0x46                  	// #70
  4026ac:	b	4026f0 <ferror@plt+0x1150>
  4026b0:	mov	x28, x8
  4026b4:	and	w8, w24, #0xff
  4026b8:	cmp	w8, #0x2e
  4026bc:	cset	w8, eq  // eq = none
  4026c0:	and	w9, w23, w8
  4026c4:	mov	x0, x28
  4026c8:	tbnz	w9, #0, 402918 <ferror@plt+0x1378>
  4026cc:	sub	x1, x29, #0x4
  4026d0:	mov	x0, x20
  4026d4:	orr	w23, w23, w8
  4026d8:	bl	401890 <ferror@plt+0x2f0>
  4026dc:	add	x8, x28, #0x1
  4026e0:	ldrb	w24, [x22, x8]
  4026e4:	mov	x0, x8
  4026e8:	sturb	w24, [x29, #-4]
  4026ec:	cbz	w24, 402918 <ferror@plt+0x1378>
  4026f0:	ldr	x9, [x19]
  4026f4:	and	x10, x24, #0xff
  4026f8:	ldrh	w10, [x9, x10, lsl #1]
  4026fc:	tbnz	w10, #11, 402748 <ferror@plt+0x11a8>
  402700:	and	w10, w24, #0xff
  402704:	cmp	w10, #0x41
  402708:	b.cc	402914 <ferror@plt+0x1374>  // b.lo, b.ul, b.last
  40270c:	ldr	x10, [x21, #584]
  402710:	ldr	x10, [x10, #1248]
  402714:	ldrb	w10, [x10]
  402718:	cmp	w10, #0x64
  40271c:	csel	w10, w27, w25, eq  // eq = none
  402720:	cmp	w10, w24
  402724:	b.cs	402748 <ferror@plt+0x11a8>  // b.hs, b.nlast
  402728:	and	w10, w24, #0xff
  40272c:	cmp	w10, #0x5c
  402730:	b.ne	402914 <ferror@plt+0x1374>  // b.any
  402734:	add	x10, x8, x22
  402738:	ldrb	w10, [x10, #1]
  40273c:	cmp	w10, #0xa
  402740:	b.eq	402764 <ferror@plt+0x11c4>  // b.none
  402744:	b	402914 <ferror@plt+0x1374>
  402748:	and	w10, w24, #0xff
  40274c:	cmp	w10, #0x5c
  402750:	b.ne	4026b0 <ferror@plt+0x1110>  // b.any
  402754:	add	x10, x8, x22
  402758:	ldrb	w10, [x10, #1]
  40275c:	cmp	w10, #0xa
  402760:	b.ne	402914 <ferror@plt+0x1374>  // b.any
  402764:	add	x10, x8, #0x2
  402768:	ldrb	w24, [x26, x8]
  40276c:	mov	x0, x10
  402770:	add	x8, x8, #0x1
  402774:	cmp	x24, #0xa
  402778:	b.eq	402788 <ferror@plt+0x11e8>  // b.none
  40277c:	ldrh	w11, [x9, x24, lsl #1]
  402780:	add	x10, x0, #0x1
  402784:	tbnz	w11, #13, 402768 <ferror@plt+0x11c8>
  402788:	sturb	w24, [x29, #-4]
  40278c:	ldrh	w9, [x9, x24, lsl #1]
  402790:	add	x28, x8, #0x1
  402794:	tbnz	w9, #11, 4026b4 <ferror@plt+0x1114>
  402798:	cmp	w24, #0x40
  40279c:	b.ls	402938 <ferror@plt+0x1398>  // b.plast
  4027a0:	ldr	x8, [x21, #584]
  4027a4:	ldr	x8, [x8, #1248]
  4027a8:	ldrb	w8, [x8]
  4027ac:	cmp	w8, #0x64
  4027b0:	csel	w8, w27, w25, eq  // eq = none
  4027b4:	cmp	w8, w24
  4027b8:	b.cc	402918 <ferror@plt+0x1378>  // b.lo, b.ul, b.last
  4027bc:	mov	w8, wzr
  4027c0:	b	4026cc <ferror@plt+0x112c>
  4027c4:	mov	x0, xzr
  4027c8:	b	402918 <ferror@plt+0x1378>
  4027cc:	adrp	x21, 42e000 <ferror@plt+0x2ca60>
  4027d0:	mov	w25, #0x5a                  	// #90
  4027d4:	add	x26, x9, #0x2
  4027d8:	mov	w27, #0x46                  	// #70
  4027dc:	ldr	x9, [x19]
  4027e0:	and	x10, x24, #0xff
  4027e4:	ldrh	w10, [x9, x10, lsl #1]
  4027e8:	tbnz	w10, #11, 402824 <ferror@plt+0x1284>
  4027ec:	and	w10, w24, #0xff
  4027f0:	cmp	w10, #0x41
  4027f4:	b.cc	4028a0 <ferror@plt+0x1300>  // b.lo, b.ul, b.last
  4027f8:	ldr	x10, [x21, #584]
  4027fc:	ldr	x10, [x10, #1248]
  402800:	ldrb	w10, [x10]
  402804:	cmp	w10, #0x64
  402808:	csel	w10, w27, w25, eq  // eq = none
  40280c:	cmp	w10, w24
  402810:	b.cs	402824 <ferror@plt+0x1284>  // b.hs, b.nlast
  402814:	and	w10, w24, #0xff
  402818:	cmp	w10, #0x5c
  40281c:	b.eq	402830 <ferror@plt+0x1290>  // b.none
  402820:	b	402914 <ferror@plt+0x1374>
  402824:	and	w10, w24, #0xff
  402828:	cmp	w10, #0x5c
  40282c:	b.ne	4028d0 <ferror@plt+0x1330>  // b.any
  402830:	add	x10, x8, x22
  402834:	ldrb	w10, [x10, #1]
  402838:	cmp	w10, #0xa
  40283c:	b.ne	402914 <ferror@plt+0x1374>  // b.any
  402840:	add	x10, x8, #0x2
  402844:	ldrb	w24, [x26, x8]
  402848:	mov	x0, x10
  40284c:	add	x8, x8, #0x1
  402850:	cmp	x24, #0xa
  402854:	b.eq	402864 <ferror@plt+0x12c4>  // b.none
  402858:	ldrh	w11, [x9, x24, lsl #1]
  40285c:	add	x10, x0, #0x1
  402860:	tbnz	w11, #13, 402844 <ferror@plt+0x12a4>
  402864:	sturb	w24, [x29, #-4]
  402868:	ldrh	w9, [x9, x24, lsl #1]
  40286c:	add	x28, x8, #0x1
  402870:	tbnz	w9, #11, 4028cc <ferror@plt+0x132c>
  402874:	cmp	w24, #0x41
  402878:	b.cc	4028b8 <ferror@plt+0x1318>  // b.lo, b.ul, b.last
  40287c:	ldr	x8, [x21, #584]
  402880:	ldr	x8, [x8, #1248]
  402884:	ldrb	w8, [x8]
  402888:	cmp	w8, #0x64
  40288c:	csel	w8, w27, w25, eq  // eq = none
  402890:	cmp	w8, w24
  402894:	b.cc	402918 <ferror@plt+0x1378>  // b.lo, b.ul, b.last
  402898:	mov	w9, wzr
  40289c:	b	4028ec <ferror@plt+0x134c>
  4028a0:	cmp	w10, #0x2e
  4028a4:	cset	w9, ne  // ne = any
  4028a8:	orr	w9, w23, w9
  4028ac:	tbnz	w9, #0, 402914 <ferror@plt+0x1374>
  4028b0:	mov	w24, #0x2e                  	// #46
  4028b4:	b	4028d0 <ferror@plt+0x1330>
  4028b8:	cmp	w24, #0x2e
  4028bc:	cset	w9, eq  // eq = none
  4028c0:	bic	w9, w9, w23
  4028c4:	tbz	w9, #0, 402938 <ferror@plt+0x1398>
  4028c8:	mov	w24, #0x2e                  	// #46
  4028cc:	mov	x8, x28
  4028d0:	and	w9, w24, #0xff
  4028d4:	cmp	w9, #0x2e
  4028d8:	cset	w9, eq  // eq = none
  4028dc:	and	w10, w23, w9
  4028e0:	mov	x28, x8
  4028e4:	mov	x0, x8
  4028e8:	tbnz	w10, #0, 402918 <ferror@plt+0x1378>
  4028ec:	sub	x1, x29, #0x4
  4028f0:	mov	x0, x20
  4028f4:	orr	w23, w23, w9
  4028f8:	bl	401890 <ferror@plt+0x2f0>
  4028fc:	add	x8, x28, #0x1
  402900:	ldrb	w24, [x22, x8]
  402904:	mov	x0, x8
  402908:	sturb	w24, [x29, #-4]
  40290c:	cbnz	w24, 4027dc <ferror@plt+0x123c>
  402910:	b	402918 <ferror@plt+0x1378>
  402914:	mov	x0, x8
  402918:	ldp	x20, x19, [sp, #96]
  40291c:	ldp	x22, x21, [sp, #80]
  402920:	ldp	x24, x23, [sp, #64]
  402924:	ldp	x26, x25, [sp, #48]
  402928:	ldp	x28, x27, [sp, #32]
  40292c:	ldp	x29, x30, [sp, #16]
  402930:	add	sp, sp, #0x70
  402934:	ret
  402938:	add	x0, x8, #0x1
  40293c:	b	402918 <ferror@plt+0x1378>
  402940:	stp	x29, x30, [sp, #-64]!
  402944:	str	x23, [sp, #16]
  402948:	stp	x22, x21, [sp, #32]
  40294c:	stp	x20, x19, [sp, #48]
  402950:	ldp	x8, x9, [x0]
  402954:	mov	x19, x0
  402958:	mov	x20, xzr
  40295c:	mov	x29, sp
  402960:	add	x22, x8, x9
  402964:	mov	x21, x22
  402968:	ldrb	w23, [x21, #-1]!
  40296c:	mov	w8, #0x2d                  	// #45
  402970:	str	w8, [x0, #32]
  402974:	b	402980 <ferror@plt+0x13e0>
  402978:	ldrb	w23, [x22, x20]
  40297c:	add	x20, x20, #0x1
  402980:	sub	w8, w23, #0x61
  402984:	and	w8, w8, #0xff
  402988:	cmp	w8, #0x1a
  40298c:	b.cc	402978 <ferror@plt+0x13d8>  // b.lo, b.ul, b.last
  402990:	bl	401460 <__ctype_b_loc@plt>
  402994:	ldr	x8, [x0]
  402998:	and	x9, x23, #0xff
  40299c:	ldrh	w8, [x8, x9, lsl #1]
  4029a0:	and	w9, w23, #0xff
  4029a4:	cmp	w9, #0x5f
  4029a8:	and	w8, w8, #0x800
  4029ac:	b.eq	402978 <ferror@plt+0x13d8>  // b.none
  4029b0:	cbnz	w8, 402978 <ferror@plt+0x13d8>
  4029b4:	add	x0, x19, #0x28
  4029b8:	mov	x1, x20
  4029bc:	mov	x2, x21
  4029c0:	bl	401b70 <ferror@plt+0x5d0>
  4029c4:	ldr	x8, [x19, #8]
  4029c8:	ldr	x23, [sp, #16]
  4029cc:	add	x8, x8, x20
  4029d0:	sub	x8, x8, #0x1
  4029d4:	str	x8, [x19, #8]
  4029d8:	ldp	x20, x19, [sp, #48]
  4029dc:	ldp	x22, x21, [sp, #32]
  4029e0:	ldp	x29, x30, [sp], #64
  4029e4:	ret
  4029e8:	add	x0, x0, #0x28
  4029ec:	mov	w1, #0x1                   	// #1
  4029f0:	mov	x2, xzr
  4029f4:	b	4016bc <ferror@plt+0x11c>
  4029f8:	add	x0, x0, #0x28
  4029fc:	b	401fa4 <ferror@plt+0xa04>
  402a00:	mov	w8, #0x1                   	// #1
  402a04:	str	x8, [x0, #16]
  402a08:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  402a0c:	ldr	x8, [x8, #584]
  402a10:	str	x1, [x8, #1112]
  402a14:	ret
  402a18:	stp	x29, x30, [sp, #-32]!
  402a1c:	stp	x20, x19, [sp, #16]
  402a20:	ldr	w9, [x0, #32]
  402a24:	ldr	x8, [x0, #8]
  402a28:	mov	x19, x0
  402a2c:	mov	x29, sp
  402a30:	str	w9, [x0, #36]
  402a34:	cbz	x8, 402aa4 <ferror@plt+0x1504>
  402a38:	ldr	x10, [x19]
  402a3c:	add	x10, x8, x10
  402a40:	ldurb	w10, [x10, #-1]
  402a44:	cmp	w10, #0xa
  402a48:	cset	w10, eq  // eq = none
  402a4c:	ldr	x11, [x19, #16]
  402a50:	add	x1, x11, x10
  402a54:	str	x1, [x19, #16]
  402a58:	cbz	w9, 402ab8 <ferror@plt+0x1518>
  402a5c:	ldr	x9, [x19, #24]
  402a60:	mov	w0, wzr
  402a64:	str	wzr, [x19, #32]
  402a68:	cmp	x8, x9
  402a6c:	b.eq	402a98 <ferror@plt+0x14f8>  // b.none
  402a70:	adrp	x20, 42e000 <ferror@plt+0x2ca60>
  402a74:	ldr	x8, [x20, #584]
  402a78:	mov	x0, x19
  402a7c:	ldr	x8, [x8, #1784]
  402a80:	blr	x8
  402a84:	cbnz	w0, 402a98 <ferror@plt+0x14f8>
  402a88:	ldr	w8, [x19, #32]
  402a8c:	cmp	w8, #0x23
  402a90:	b.eq	402a74 <ferror@plt+0x14d4>  // b.none
  402a94:	mov	w0, wzr
  402a98:	ldp	x20, x19, [sp, #16]
  402a9c:	ldp	x29, x30, [sp], #32
  402aa0:	ret
  402aa4:	mov	x10, xzr
  402aa8:	ldr	x11, [x19, #16]
  402aac:	add	x1, x11, x10
  402ab0:	str	x1, [x19, #16]
  402ab4:	cbnz	w9, 402a5c <ferror@plt+0x14bc>
  402ab8:	ldp	x20, x19, [sp, #16]
  402abc:	mov	w0, #0x14                  	// #20
  402ac0:	ldp	x29, x30, [sp], #32
  402ac4:	b	402d44 <ferror@plt+0x17a4>
  402ac8:	stp	x29, x30, [sp, #-32]!
  402acc:	stp	x20, x19, [sp, #16]
  402ad0:	mov	x19, x0
  402ad4:	stp	x1, xzr, [x0]
  402ad8:	mov	x0, x1
  402adc:	mov	x29, sp
  402ae0:	bl	401270 <strlen@plt>
  402ae4:	adrp	x8, 417000 <ferror@plt+0x15a60>
  402ae8:	ldr	d0, [x8, #2576]
  402aec:	str	x0, [x19, #24]
  402af0:	str	d0, [x19, #32]
  402af4:	cbz	x0, 402b20 <ferror@plt+0x1580>
  402af8:	adrp	x20, 42e000 <ferror@plt+0x2ca60>
  402afc:	ldr	x8, [x20, #584]
  402b00:	mov	x0, x19
  402b04:	ldr	x8, [x8, #1784]
  402b08:	blr	x8
  402b0c:	cbnz	w0, 402b20 <ferror@plt+0x1580>
  402b10:	ldr	w8, [x19, #32]
  402b14:	cmp	w8, #0x23
  402b18:	b.eq	402afc <ferror@plt+0x155c>  // b.none
  402b1c:	mov	w0, wzr
  402b20:	ldp	x20, x19, [sp, #16]
  402b24:	ldp	x29, x30, [sp], #32
  402b28:	ret
  402b2c:	stp	x29, x30, [sp, #-48]!
  402b30:	stp	x22, x21, [sp, #16]
  402b34:	stp	x20, x19, [sp, #32]
  402b38:	adrp	x21, 42e000 <ferror@plt+0x2ca60>
  402b3c:	ldr	x8, [x21, #584]
  402b40:	mov	x19, x0
  402b44:	adrp	x0, 417000 <ferror@plt+0x15a60>
  402b48:	adrp	x2, 417000 <ferror@plt+0x15a60>
  402b4c:	ldr	x1, [x8, #1248]
  402b50:	add	x0, x0, #0xa30
  402b54:	add	x2, x2, #0xa37
  402b58:	mov	x29, sp
  402b5c:	bl	402be4 <ferror@plt+0x1644>
  402b60:	adrp	x22, 42e000 <ferror@plt+0x2ca60>
  402b64:	ldr	x20, [x22, #560]
  402b68:	adrp	x0, 417000 <ferror@plt+0x15a60>
  402b6c:	add	x0, x0, #0xd59
  402b70:	mov	x1, x20
  402b74:	bl	401280 <fputs@plt>
  402b78:	tbnz	w0, #31, 402bdc <ferror@plt+0x163c>
  402b7c:	mov	x0, x20
  402b80:	bl	4015a0 <ferror@plt>
  402b84:	cbnz	w0, 402bdc <ferror@plt+0x163c>
  402b88:	cbz	x19, 402bcc <ferror@plt+0x162c>
  402b8c:	ldr	x1, [x22, #560]
  402b90:	mov	w0, #0xa                   	// #10
  402b94:	bl	4012b0 <fputc@plt>
  402b98:	tbnz	w0, #31, 402bdc <ferror@plt+0x163c>
  402b9c:	ldr	x0, [x22, #560]
  402ba0:	bl	4015a0 <ferror@plt>
  402ba4:	cbnz	w0, 402bdc <ferror@plt+0x163c>
  402ba8:	ldr	x8, [x21, #584]
  402bac:	mov	x0, x19
  402bb0:	ldr	x1, [x8, #1248]
  402bb4:	str	xzr, [x8, #1104]
  402bb8:	ldp	x20, x19, [sp, #32]
  402bbc:	ldp	x22, x21, [sp, #16]
  402bc0:	mov	x2, x1
  402bc4:	ldp	x29, x30, [sp], #48
  402bc8:	b	402be4 <ferror@plt+0x1644>
  402bcc:	ldp	x20, x19, [sp, #32]
  402bd0:	ldp	x22, x21, [sp, #16]
  402bd4:	ldp	x29, x30, [sp], #48
  402bd8:	ret
  402bdc:	mov	w0, #0x5                   	// #5
  402be0:	bl	402f8c <ferror@plt+0x19ec>
  402be4:	sub	sp, sp, #0x130
  402be8:	stp	x29, x30, [sp, #256]
  402bec:	add	x29, sp, #0x100
  402bf0:	mov	x9, #0xffffffffffffffc8    	// #-56
  402bf4:	mov	x10, sp
  402bf8:	sub	x11, x29, #0x78
  402bfc:	movk	x9, #0xff80, lsl #32
  402c00:	add	x12, x29, #0x30
  402c04:	add	x10, x10, #0x80
  402c08:	add	x11, x11, #0x38
  402c0c:	stp	x20, x19, [sp, #288]
  402c10:	adrp	x20, 42e000 <ferror@plt+0x2ca60>
  402c14:	stp	x10, x9, [x29, #-16]
  402c18:	stp	x12, x11, [x29, #-32]
  402c1c:	mov	x8, x0
  402c20:	stp	x1, x2, [x29, #-120]
  402c24:	stp	x3, x4, [x29, #-104]
  402c28:	stp	x5, x6, [x29, #-88]
  402c2c:	stur	x7, [x29, #-72]
  402c30:	stp	q0, q1, [sp]
  402c34:	ldr	x0, [x20, #560]
  402c38:	ldp	q0, q1, [x29, #-32]
  402c3c:	sub	x2, x29, #0x40
  402c40:	mov	x1, x8
  402c44:	str	x28, [sp, #272]
  402c48:	stp	q2, q3, [sp, #32]
  402c4c:	stp	q4, q5, [sp, #64]
  402c50:	stp	q6, q7, [sp, #96]
  402c54:	stp	q0, q1, [x29, #-64]
  402c58:	bl	401540 <vfprintf@plt>
  402c5c:	tbnz	w0, #31, 402c94 <ferror@plt+0x16f4>
  402c60:	mov	w19, w0
  402c64:	ldr	x0, [x20, #560]
  402c68:	bl	4015a0 <ferror@plt>
  402c6c:	cbnz	w0, 402c94 <ferror@plt+0x16f4>
  402c70:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  402c74:	ldr	x8, [x8, #584]
  402c78:	mov	w0, w19
  402c7c:	ldr	x28, [sp, #272]
  402c80:	str	xzr, [x8, #1104]
  402c84:	ldp	x20, x19, [sp, #288]
  402c88:	ldp	x29, x30, [sp, #256]
  402c8c:	add	sp, sp, #0x130
  402c90:	ret
  402c94:	mov	w0, #0x5                   	// #5
  402c98:	bl	402f8c <ferror@plt+0x19ec>
  402c9c:	stp	x29, x30, [sp, #-32]!
  402ca0:	str	x19, [sp, #16]
  402ca4:	mov	x29, sp
  402ca8:	mov	x19, x1
  402cac:	bl	401280 <fputs@plt>
  402cb0:	tbnz	w0, #31, 402ccc <ferror@plt+0x172c>
  402cb4:	mov	x0, x19
  402cb8:	bl	4015a0 <ferror@plt>
  402cbc:	cbnz	w0, 402ccc <ferror@plt+0x172c>
  402cc0:	ldr	x19, [sp, #16]
  402cc4:	ldp	x29, x30, [sp], #32
  402cc8:	ret
  402ccc:	mov	w0, #0x5                   	// #5
  402cd0:	bl	402f8c <ferror@plt+0x19ec>
  402cd4:	stp	x29, x30, [sp, #-32]!
  402cd8:	stp	x20, x19, [sp, #16]
  402cdc:	adrp	x20, 42e000 <ferror@plt+0x2ca60>
  402ce0:	ldr	x1, [x20, #560]
  402ce4:	mov	x29, sp
  402ce8:	mov	w19, w0
  402cec:	bl	4012b0 <fputc@plt>
  402cf0:	tbnz	w0, #31, 402d3c <ferror@plt+0x179c>
  402cf4:	ldr	x0, [x20, #560]
  402cf8:	bl	4015a0 <ferror@plt>
  402cfc:	cbnz	w0, 402d3c <ferror@plt+0x179c>
  402d00:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  402d04:	ldr	x8, [x8, #584]
  402d08:	cmp	w19, #0xa
  402d0c:	b.ne	402d24 <ferror@plt+0x1784>  // b.any
  402d10:	mov	x9, xzr
  402d14:	str	x9, [x8, #1104]
  402d18:	ldp	x20, x19, [sp, #16]
  402d1c:	ldp	x29, x30, [sp], #32
  402d20:	ret
  402d24:	ldr	x9, [x8, #1104]
  402d28:	add	x9, x9, #0x1
  402d2c:	str	x9, [x8, #1104]
  402d30:	ldp	x20, x19, [sp, #16]
  402d34:	ldp	x29, x30, [sp], #32
  402d38:	ret
  402d3c:	mov	w0, #0x5                   	// #5
  402d40:	bl	402f8c <ferror@plt+0x19ec>
  402d44:	sub	sp, sp, #0x140
  402d48:	adrp	x8, 417000 <ferror@plt+0x15a60>
  402d4c:	stp	x24, x23, [sp, #272]
  402d50:	mov	w24, w0
  402d54:	add	x8, x8, #0xe10
  402d58:	adrp	x23, 42e000 <ferror@plt+0x2ca60>
  402d5c:	stp	x22, x21, [sp, #288]
  402d60:	ldrb	w21, [x8, x24]
  402d64:	ldr	x9, [x23, #584]
  402d68:	stp	x29, x30, [sp, #240]
  402d6c:	stp	x20, x19, [sp, #304]
  402d70:	add	x29, sp, #0xf0
  402d74:	add	x8, x9, x21, lsl #3
  402d78:	mov	x19, x1
  402d7c:	cmp	w0, #0x23
  402d80:	add	x8, x8, #0x718
  402d84:	str	x28, [sp, #256]
  402d88:	stp	x2, x3, [x29, #-112]
  402d8c:	stp	x4, x5, [x29, #-96]
  402d90:	stp	x6, x7, [x29, #-80]
  402d94:	stp	q1, q2, [sp, #16]
  402d98:	stp	q3, q4, [sp, #48]
  402d9c:	str	q0, [sp]
  402da0:	stp	q5, q6, [sp, #80]
  402da4:	str	q7, [sp, #112]
  402da8:	b.cc	402de0 <ferror@plt+0x1840>  // b.lo, b.ul, b.last
  402dac:	ldrh	w10, [x9, #1138]
  402db0:	tbnz	w10, #2, 402de0 <ferror@plt+0x1840>
  402db4:	tbnz	w10, #1, 402dd8 <ferror@plt+0x1838>
  402db8:	mov	w0, wzr
  402dbc:	ldp	x20, x19, [sp, #304]
  402dc0:	ldp	x22, x21, [sp, #288]
  402dc4:	ldp	x24, x23, [sp, #272]
  402dc8:	ldr	x28, [sp, #256]
  402dcc:	ldp	x29, x30, [sp, #240]
  402dd0:	add	sp, sp, #0x140
  402dd4:	ret
  402dd8:	add	x8, x9, #0x738
  402ddc:	mov	w21, #0xff                  	// #255
  402de0:	ldr	x20, [x8]
  402de4:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  402de8:	ldr	x0, [x8, #560]
  402dec:	bl	4014d0 <fflush@plt>
  402df0:	adrp	x22, 42e000 <ferror@plt+0x2ca60>
  402df4:	sub	x9, x29, #0x70
  402df8:	ldr	x0, [x22, #536]
  402dfc:	add	x8, x29, #0x50
  402e00:	add	x9, x9, #0x30
  402e04:	mov	x10, sp
  402e08:	stp	x8, x9, [x29, #-32]
  402e0c:	mov	x8, #0xffffffffffffffd0    	// #-48
  402e10:	adrp	x1, 417000 <ferror@plt+0x15a60>
  402e14:	add	x10, x10, #0x80
  402e18:	movk	x8, #0xff80, lsl #32
  402e1c:	add	x1, x1, #0xa3d
  402e20:	mov	x2, x20
  402e24:	stp	x10, x8, [x29, #-16]
  402e28:	bl	401570 <fprintf@plt>
  402e2c:	ldr	x8, [x23, #584]
  402e30:	ldr	x0, [x22, #536]
  402e34:	ldp	q0, q1, [x29, #-32]
  402e38:	sub	x2, x29, #0x40
  402e3c:	add	x8, x8, x24, lsl #3
  402e40:	ldr	x1, [x8, #1856]
  402e44:	stp	q0, q1, [x29, #-64]
  402e48:	bl	401540 <vfprintf@plt>
  402e4c:	ldr	x8, [x23, #584]
  402e50:	ldr	x2, [x8, #1112]
  402e54:	cbz	x2, 402efc <ferror@plt+0x195c>
  402e58:	cbnz	x19, 402ed8 <ferror@plt+0x1938>
  402e5c:	add	x0, x8, #0x1f0
  402e60:	mov	x1, xzr
  402e64:	bl	401f8c <ferror@plt+0x9ec>
  402e68:	ldr	x8, [x23, #584]
  402e6c:	ldr	x1, [x0]
  402e70:	mov	x19, x0
  402e74:	add	x0, x8, #0x218
  402e78:	bl	401f34 <ferror@plt+0x994>
  402e7c:	ldr	x9, [x23, #584]
  402e80:	ldr	x8, [x22, #536]
  402e84:	ldr	x3, [x0, #208]
  402e88:	adrp	x1, 417000 <ferror@plt+0x15a60>
  402e8c:	ldr	x2, [x9, #1808]
  402e90:	add	x1, x1, #0xa4a
  402e94:	mov	x0, x8
  402e98:	bl	401570 <fprintf@plt>
  402e9c:	ldr	x8, [x23, #584]
  402ea0:	ldr	x8, [x8, #1248]
  402ea4:	ldrb	w8, [x8]
  402ea8:	cmp	w8, #0x64
  402eac:	b.eq	402efc <ferror@plt+0x195c>  // b.none
  402eb0:	ldr	x8, [x19]
  402eb4:	cmp	x8, #0x2
  402eb8:	b.cc	402efc <ferror@plt+0x195c>  // b.lo, b.ul, b.last
  402ebc:	ldr	x3, [x22, #536]
  402ec0:	adrp	x0, 41a000 <ferror@plt+0x18a60>
  402ec4:	add	x0, x0, #0x35a
  402ec8:	mov	w1, #0x2                   	// #2
  402ecc:	mov	w2, #0x1                   	// #1
  402ed0:	bl	4014c0 <fwrite@plt>
  402ed4:	b	402efc <ferror@plt+0x195c>
  402ed8:	ldr	x0, [x22, #536]
  402edc:	adrp	x1, 417000 <ferror@plt+0x15a60>
  402ee0:	add	x1, x1, #0xa42
  402ee4:	bl	401570 <fprintf@plt>
  402ee8:	adrp	x8, 417000 <ferror@plt+0x15a60>
  402eec:	ldr	x0, [x22, #536]
  402ef0:	ldr	x1, [x8, #3592]
  402ef4:	mov	x2, x19
  402ef8:	bl	401570 <fprintf@plt>
  402efc:	ldr	x3, [x22, #536]
  402f00:	adrp	x0, 417000 <ferror@plt+0x15a60>
  402f04:	add	x0, x0, #0xa55
  402f08:	mov	w1, #0x2                   	// #2
  402f0c:	mov	w2, #0x1                   	// #1
  402f10:	bl	4014c0 <fwrite@plt>
  402f14:	ldr	x0, [x22, #536]
  402f18:	bl	4014d0 <fflush@plt>
  402f1c:	add	w0, w21, #0x1
  402f20:	b	402dbc <ferror@plt+0x181c>
  402f24:	stp	x29, x30, [sp, #-32]!
  402f28:	str	x19, [sp, #16]
  402f2c:	adrp	x19, 42e000 <ferror@plt+0x2ca60>
  402f30:	ldr	x8, [x19, #584]
  402f34:	mov	x29, sp
  402f38:	ldr	x0, [x8, #2280]
  402f3c:	cmn	x0, #0x1
  402f40:	b.eq	402f4c <ferror@plt+0x19ac>  // b.none
  402f44:	bl	401370 <catclose@plt>
  402f48:	ldr	x8, [x19, #584]
  402f4c:	ldr	x19, [sp, #16]
  402f50:	add	x0, x8, #0x4f0
  402f54:	ldp	x29, x30, [sp], #32
  402f58:	b	416c08 <ferror@plt+0x15668>
  402f5c:	umulh	x8, x0, x1
  402f60:	mul	x0, x0, x1
  402f64:	cmp	xzr, x8
  402f68:	cset	w8, ne  // ne = any
  402f6c:	cmn	x0, #0x1
  402f70:	b.eq	402f7c <ferror@plt+0x19dc>  // b.none
  402f74:	cbnz	w8, 402f7c <ferror@plt+0x19dc>
  402f78:	ret
  402f7c:	stp	x29, x30, [sp, #-16]!
  402f80:	mov	w0, #0x4                   	// #4
  402f84:	mov	x29, sp
  402f88:	bl	402f8c <ferror@plt+0x19ec>
  402f8c:	stp	x29, x30, [sp, #-32]!
  402f90:	mov	x1, xzr
  402f94:	str	x19, [sp, #16]
  402f98:	mov	x29, sp
  402f9c:	bl	402d44 <ferror@plt+0x17a4>
  402fa0:	mov	w19, w0
  402fa4:	bl	402f24 <ferror@plt+0x1984>
  402fa8:	mov	w0, w19
  402fac:	bl	401290 <exit@plt>
  402fb0:	adds	x0, x1, x0
  402fb4:	cset	w8, cs  // cs = hs, nlast
  402fb8:	cmp	x0, x1
  402fbc:	b.cc	402fd0 <ferror@plt+0x1a30>  // b.lo, b.ul, b.last
  402fc0:	cmn	x0, #0x1
  402fc4:	b.eq	402fd0 <ferror@plt+0x1a30>  // b.none
  402fc8:	cbnz	w8, 402fd0 <ferror@plt+0x1a30>
  402fcc:	ret
  402fd0:	stp	x29, x30, [sp, #-16]!
  402fd4:	mov	w0, #0x4                   	// #4
  402fd8:	mov	x29, sp
  402fdc:	bl	402f8c <ferror@plt+0x19ec>
  402fe0:	stp	x29, x30, [sp, #-16]!
  402fe4:	mov	x29, sp
  402fe8:	bl	401310 <malloc@plt>
  402fec:	cbz	x0, 402ff8 <ferror@plt+0x1a58>
  402ff0:	ldp	x29, x30, [sp], #16
  402ff4:	ret
  402ff8:	mov	w0, #0x4                   	// #4
  402ffc:	bl	402f8c <ferror@plt+0x19ec>
  403000:	stp	x29, x30, [sp, #-16]!
  403004:	mov	x29, sp
  403008:	bl	4013b0 <realloc@plt>
  40300c:	cbz	x0, 403018 <ferror@plt+0x1a78>
  403010:	ldp	x29, x30, [sp], #16
  403014:	ret
  403018:	mov	w0, #0x4                   	// #4
  40301c:	bl	402f8c <ferror@plt+0x19ec>
  403020:	stp	x29, x30, [sp, #-16]!
  403024:	mov	x29, sp
  403028:	bl	4013c0 <strdup@plt>
  40302c:	cbz	x0, 403038 <ferror@plt+0x1a98>
  403030:	ldp	x29, x30, [sp], #16
  403034:	ret
  403038:	mov	w0, #0x4                   	// #4
  40303c:	bl	402f8c <ferror@plt+0x19ec>
  403040:	stp	x29, x30, [sp, #-32]!
  403044:	str	x19, [sp, #16]
  403048:	mov	x29, sp
  40304c:	mov	x19, x0
  403050:	bl	4014d0 <fflush@plt>
  403054:	tbnz	w0, #31, 403070 <ferror@plt+0x1ad0>
  403058:	mov	x0, x19
  40305c:	bl	4015a0 <ferror@plt>
  403060:	cbnz	w0, 403070 <ferror@plt+0x1ad0>
  403064:	ldr	x19, [sp, #16]
  403068:	ldp	x29, x30, [sp], #32
  40306c:	ret
  403070:	mov	w0, #0x5                   	// #5
  403074:	bl	402f8c <ferror@plt+0x19ec>
  403078:	sub	sp, sp, #0x170
  40307c:	add	x8, sp, #0x18
  403080:	str	w0, [sp, #12]
  403084:	add	x0, x8, #0x8
  403088:	stp	x29, x30, [sp, #272]
  40308c:	stp	x28, x27, [sp, #288]
  403090:	stp	x26, x25, [sp, #304]
  403094:	stp	x24, x23, [sp, #320]
  403098:	stp	x22, x21, [sp, #336]
  40309c:	stp	x20, x19, [sp, #352]
  4030a0:	add	x29, sp, #0x110
  4030a4:	str	x4, [sp]
  4030a8:	mov	x22, x3
  4030ac:	mov	x23, x2
  4030b0:	str	x1, [sp, #16]
  4030b4:	bl	401320 <sigemptyset@plt>
  4030b8:	adrp	x8, 403000 <ferror@plt+0x1a60>
  4030bc:	add	x8, x8, #0xae4
  4030c0:	add	x1, sp, #0x18
  4030c4:	mov	w0, #0x2                   	// #2
  4030c8:	mov	x2, xzr
  4030cc:	str	x8, [sp, #24]
  4030d0:	str	wzr, [sp, #160]
  4030d4:	bl	4013d0 <sigaction@plt>
  4030d8:	add	x1, sp, #0x18
  4030dc:	mov	w0, #0xf                   	// #15
  4030e0:	mov	x2, xzr
  4030e4:	bl	4013d0 <sigaction@plt>
  4030e8:	add	x1, sp, #0x18
  4030ec:	mov	w0, #0x3                   	// #3
  4030f0:	mov	x2, xzr
  4030f4:	bl	4013d0 <sigaction@plt>
  4030f8:	adrp	x26, 42e000 <ferror@plt+0x2ca60>
  4030fc:	ldr	x8, [x26, #584]
  403100:	ldr	x9, [x8, #2240]
  403104:	str	xzr, [x8, #1112]
  403108:	cbz	x9, 403264 <ferror@plt+0x1cc4>
  40310c:	adrp	x0, 41c000 <ferror@plt+0x1aa60>
  403110:	add	x0, x0, #0x5c8
  403114:	mov	w1, #0x1                   	// #1
  403118:	bl	4014a0 <catopen@plt>
  40311c:	ldr	x8, [x26, #584]
  403120:	cmn	x0, #0x1
  403124:	str	x0, [x8, #2280]
  403128:	b.eq	40326c <ferror@plt+0x1ccc>  // b.none
  40312c:	adrp	x8, 417000 <ferror@plt+0x15a60>
  403130:	ldr	x3, [x8, #3584]
  403134:	mov	w1, #0x1                   	// #1
  403138:	mov	w2, #0x1                   	// #1
  40313c:	mov	w25, #0x1                   	// #1
  403140:	bl	401490 <catgets@plt>
  403144:	ldr	x8, [x26, #584]
  403148:	adrp	x19, 42e000 <ferror@plt+0x2ca60>
  40314c:	add	x19, x19, #0x1c0
  403150:	mov	w1, #0x2                   	// #2
  403154:	str	x0, [x8, #1808]
  403158:	ldr	x0, [x8, #2280]
  40315c:	ldr	x3, [x19]
  403160:	mov	w2, #0x1                   	// #1
  403164:	bl	401490 <catgets@plt>
  403168:	ldr	x8, [x26, #584]
  40316c:	mov	w1, #0x2                   	// #2
  403170:	mov	w2, #0x2                   	// #2
  403174:	str	x0, [x8, #1816]
  403178:	ldr	x0, [x8, #2280]
  40317c:	ldr	x3, [x19, #8]
  403180:	bl	401490 <catgets@plt>
  403184:	ldr	x8, [x26, #584]
  403188:	mov	w1, #0x2                   	// #2
  40318c:	mov	w2, #0x3                   	// #3
  403190:	str	x0, [x8, #1824]
  403194:	ldr	x0, [x8, #2280]
  403198:	ldr	x3, [x19, #16]
  40319c:	bl	401490 <catgets@plt>
  4031a0:	ldr	x8, [x26, #584]
  4031a4:	mov	w1, #0x2                   	// #2
  4031a8:	mov	w2, #0x4                   	// #4
  4031ac:	str	x0, [x8, #1832]
  4031b0:	ldr	x0, [x8, #2280]
  4031b4:	ldr	x3, [x19, #24]
  4031b8:	bl	401490 <catgets@plt>
  4031bc:	ldr	x8, [x26, #584]
  4031c0:	mov	w1, #0x2                   	// #2
  4031c4:	mov	w2, #0x5                   	// #5
  4031c8:	str	x0, [x8, #1840]
  4031cc:	ldr	x0, [x8, #2280]
  4031d0:	ldr	x3, [x19, #32]
  4031d4:	bl	401490 <catgets@plt>
  4031d8:	adrp	x9, 417000 <ferror@plt+0x15a60>
  4031dc:	ldrb	w9, [x9, #3600]
  4031e0:	ldr	x8, [x26, #584]
  4031e4:	adrp	x28, 417000 <ferror@plt+0x15a60>
  4031e8:	adrp	x19, 417000 <ferror@plt+0x15a60>
  4031ec:	mov	x27, xzr
  4031f0:	add	x28, x28, #0xe40
  4031f4:	add	w24, w9, #0x3
  4031f8:	add	x19, x19, #0xe10
  4031fc:	mov	w20, w9
  403200:	str	x0, [x8, #1848]
  403204:	lsl	x21, x27, #3
  403208:	and	w10, w20, #0xff
  40320c:	mov	w20, w9
  403210:	and	w9, w9, #0xff
  403214:	ldr	x0, [x8, #2280]
  403218:	ldr	x3, [x28, x21]
  40321c:	add	w8, w9, #0x3
  403220:	cmp	w10, w9
  403224:	csel	w24, w24, w8, eq  // eq = none
  403228:	csinc	w25, w25, wzr, eq  // eq = none
  40322c:	mov	w1, w24
  403230:	mov	w2, w25
  403234:	bl	401490 <catgets@plt>
  403238:	ldr	x8, [x26, #584]
  40323c:	cmp	x27, #0x2f
  403240:	add	x8, x8, x21
  403244:	str	x0, [x8, #1856]
  403248:	b.eq	403270 <ferror@plt+0x1cd0>  // b.none
  40324c:	add	x8, x19, x27
  403250:	ldrb	w9, [x8, #1]
  403254:	ldr	x8, [x26, #584]
  403258:	add	x27, x27, #0x1
  40325c:	add	w25, w25, #0x1
  403260:	b	403204 <ferror@plt+0x1c64>
  403264:	mov	x9, #0xffffffffffffffff    	// #-1
  403268:	str	x9, [x8, #2280]
  40326c:	bl	403b74 <ferror@plt+0x25d4>
  403270:	mov	x0, x23
  403274:	bl	401560 <getenv@plt>
  403278:	cbz	x0, 4032e4 <ferror@plt+0x1d44>
  40327c:	mov	x23, x0
  403280:	bl	401270 <strlen@plt>
  403284:	cbz	x0, 4032b4 <ferror@plt+0x1d14>
  403288:	mov	x24, x0
  40328c:	bl	401460 <__ctype_b_loc@plt>
  403290:	ldr	x8, [x0]
  403294:	mov	x9, xzr
  403298:	ldrb	w10, [x23, x9]
  40329c:	add	x9, x9, #0x1
  4032a0:	cmp	x9, x24
  4032a4:	ldrh	w10, [x8, x10, lsl #1]
  4032a8:	b.cs	4032b0 <ferror@plt+0x1d10>  // b.hs, b.nlast
  4032ac:	tbnz	w10, #11, 403298 <ferror@plt+0x1cf8>
  4032b0:	tbz	w10, #11, 4032e4 <ferror@plt+0x1d44>
  4032b4:	mov	w2, #0xa                   	// #10
  4032b8:	mov	x0, x23
  4032bc:	mov	x1, xzr
  4032c0:	bl	401470 <strtol@plt>
  4032c4:	sxtw	x8, w0
  4032c8:	mov	w9, #0xfffc                	// #65532
  4032cc:	sub	x10, x8, #0x1
  4032d0:	sub	x8, x8, #0x3
  4032d4:	cmp	x8, x9
  4032d8:	mov	w8, #0x45                  	// #69
  4032dc:	csel	x8, x8, x10, hi  // hi = pmore
  4032e0:	b	4032e8 <ferror@plt+0x1d48>
  4032e4:	mov	w8, #0x45                  	// #69
  4032e8:	ldr	x9, [x26, #584]
  4032ec:	mov	w1, #0x8                   	// #8
  4032f0:	mov	x2, xzr
  4032f4:	add	x0, x9, #0x490
  4032f8:	strh	w8, [x9, #1142]
  4032fc:	bl	4016bc <ferror@plt+0x11c>
  403300:	ldr	x8, [x26, #584]
  403304:	mov	w1, #0x1                   	// #1
  403308:	mov	x2, xzr
  40330c:	add	x0, x8, #0x4b8
  403310:	bl	4016bc <ferror@plt+0x11c>
  403314:	ldr	x8, [x26, #584]
  403318:	add	x0, x8, #0x138
  40331c:	bl	40e1a4 <ferror@plt+0xcc04>
  403320:	ldr	x0, [x26, #584]
  403324:	mov	x2, xzr
  403328:	add	x1, x0, #0x138
  40332c:	bl	40438c <ferror@plt+0x2dec>
  403330:	ldr	x8, [x26, #584]
  403334:	add	x0, x8, #0x4f0
  403338:	bl	416b00 <ferror@plt+0x15560>
  40333c:	ldr	x19, [x26, #584]
  403340:	ldr	x8, [x19, #1248]
  403344:	ldrb	w8, [x8]
  403348:	cmp	w8, #0x64
  40334c:	b.eq	403370 <ferror@plt+0x1dd0>  // b.none
  403350:	adrp	x0, 417000 <ferror@plt+0x15a60>
  403354:	add	x0, x0, #0xa58
  403358:	bl	401560 <getenv@plt>
  40335c:	ldrh	w8, [x19, #1138]
  403360:	cmp	x0, #0x0
  403364:	cset	w9, ne  // ne = any
  403368:	orr	w8, w8, w9, lsl #2
  40336c:	strh	w8, [x19, #1138]
  403370:	mov	x0, x22
  403374:	stur	x22, [x29, #-88]
  403378:	bl	401560 <getenv@plt>
  40337c:	cbz	x0, 4033c4 <ferror@plt+0x1e24>
  403380:	bl	4013c0 <strdup@plt>
  403384:	cbz	x0, 403ad4 <ferror@plt+0x2534>
  403388:	mov	x23, x0
  40338c:	stur	x0, [x29, #-96]
  403390:	sub	x0, x29, #0x30
  403394:	mov	w1, #0x8                   	// #8
  403398:	mov	x2, xzr
  40339c:	bl	4016bc <ferror@plt+0x11c>
  4033a0:	sub	x0, x29, #0x30
  4033a4:	sub	x1, x29, #0x58
  4033a8:	bl	401890 <ferror@plt+0x2f0>
  4033ac:	ldrb	w19, [x23]
  4033b0:	cbz	w19, 403434 <ferror@plt+0x1e94>
  4033b4:	bl	401460 <__ctype_b_loc@plt>
  4033b8:	mov	x22, x0
  4033bc:	mov	x8, x23
  4033c0:	b	4033ec <ferror@plt+0x1e4c>
  4033c4:	mov	w22, wzr
  4033c8:	cbnz	w22, 403490 <ferror@plt+0x1ef0>
  4033cc:	b	40347c <ferror@plt+0x1edc>
  4033d0:	sturb	wzr, [x8, #-1]
  4033d4:	ldur	x8, [x29, #-96]
  4033d8:	add	x9, x8, #0x1
  4033dc:	stur	x9, [x29, #-96]
  4033e0:	ldrb	w19, [x8, #1]
  4033e4:	mov	x8, x9
  4033e8:	cbz	w19, 403434 <ferror@plt+0x1e94>
  4033ec:	ldr	x9, [x22]
  4033f0:	and	x10, x19, #0xff
  4033f4:	ldrh	w9, [x9, x10, lsl #1]
  4033f8:	tbnz	w9, #13, 4033d8 <ferror@plt+0x1e38>
  4033fc:	sub	x0, x29, #0x30
  403400:	sub	x1, x29, #0x60
  403404:	bl	401890 <ferror@plt+0x2f0>
  403408:	ldur	x8, [x29, #-96]
  40340c:	ldrb	w9, [x8]
  403410:	cbz	w9, 403434 <ferror@plt+0x1e94>
  403414:	add	x8, x8, #0x1
  403418:	ldr	x10, [x22]
  40341c:	and	x9, x9, #0xff
  403420:	ldrh	w9, [x10, x9, lsl #1]
  403424:	tbnz	w9, #13, 4033d0 <ferror@plt+0x1e30>
  403428:	stur	x8, [x29, #-96]
  40342c:	ldrb	w9, [x8], #1
  403430:	cbnz	w9, 403418 <ferror@plt+0x1e78>
  403434:	sub	x0, x29, #0x30
  403438:	sub	x1, x29, #0x60
  40343c:	stur	xzr, [x29, #-96]
  403440:	bl	401890 <ferror@plt+0x2f0>
  403444:	ldur	w8, [x29, #-40]
  403448:	sub	x0, x29, #0x30
  40344c:	mov	x1, xzr
  403450:	sub	w22, w8, #0x1
  403454:	bl	401f34 <ferror@plt+0x994>
  403458:	mov	x1, x0
  40345c:	mov	w0, w22
  403460:	bl	40dc40 <ferror@plt+0xc6a0>
  403464:	mov	w22, w0
  403468:	sub	x0, x29, #0x30
  40346c:	bl	401fa4 <ferror@plt+0xa04>
  403470:	mov	x0, x23
  403474:	bl	401480 <free@plt>
  403478:	cbnz	w22, 403490 <ferror@plt+0x1ef0>
  40347c:	ldr	w0, [sp, #12]
  403480:	ldr	x1, [sp, #16]
  403484:	bl	40dc40 <ferror@plt+0xc6a0>
  403488:	mov	w22, w0
  40348c:	cbz	w0, 4034dc <ferror@plt+0x1f3c>
  403490:	ldr	x8, [x26, #584]
  403494:	ldr	x0, [x8, #2280]
  403498:	cmn	x0, #0x1
  40349c:	b.eq	4034a8 <ferror@plt+0x1f08>  // b.none
  4034a0:	bl	401370 <catclose@plt>
  4034a4:	ldr	x8, [x26, #584]
  4034a8:	add	x0, x8, #0x4f0
  4034ac:	bl	416c08 <ferror@plt+0x15668>
  4034b0:	sub	w8, w22, #0x1
  4034b4:	cmp	w8, #0x4
  4034b8:	csel	w0, w22, wzr, cc  // cc = lo, ul, last
  4034bc:	ldp	x20, x19, [sp, #352]
  4034c0:	ldp	x22, x21, [sp, #336]
  4034c4:	ldp	x24, x23, [sp, #320]
  4034c8:	ldp	x26, x25, [sp, #304]
  4034cc:	ldp	x28, x27, [sp, #288]
  4034d0:	ldp	x29, x30, [sp, #272]
  4034d4:	add	sp, sp, #0x170
  4034d8:	ret
  4034dc:	bl	401500 <isatty@plt>
  4034e0:	mov	w20, w0
  4034e4:	mov	w0, #0x1                   	// #1
  4034e8:	bl	401500 <isatty@plt>
  4034ec:	mov	w21, w0
  4034f0:	mov	w0, #0x2                   	// #2
  4034f4:	bl	401500 <isatty@plt>
  4034f8:	mov	w8, w0
  4034fc:	ldr	x0, [x26, #584]
  403500:	cmp	w20, #0x0
  403504:	cset	w10, ne  // ne = any
  403508:	cmp	w21, #0x0
  40350c:	cset	w11, ne  // ne = any
  403510:	tst	w10, w11
  403514:	ldrh	w11, [x0, #1138]
  403518:	mov	w9, #0x20                  	// #32
  40351c:	csel	w9, w9, wzr, ne  // ne = any
  403520:	cmp	w8, #0x0
  403524:	cset	w8, ne  // ne = any
  403528:	and	w12, w10, w8
  40352c:	orr	w8, w11, w10, lsl #8
  403530:	tst	w11, #0x6
  403534:	orr	w8, w8, w9
  403538:	strh	w8, [x0, #1138]
  40353c:	strb	w12, [x0, #1141]
  403540:	b.eq	40354c <ferror@plt+0x1fac>  // b.none
  403544:	and	w8, w8, #0xffffffbf
  403548:	strh	w8, [x0, #1138]
  40354c:	adrp	x9, 417000 <ferror@plt+0x15a60>
  403550:	ldr	q0, [x9, #2592]
  403554:	add	x9, x0, #0x478
  403558:	mov	x10, #0xfffffffffffffffe    	// #-2
  40355c:	str	x10, [x9, #16]
  403560:	str	q0, [x9]
  403564:	ldr	x1, [x0, #1248]
  403568:	ldrb	w10, [x1]
  40356c:	cmp	w10, #0x64
  403570:	b.eq	4035f8 <ferror@plt+0x2058>  // b.none
  403574:	tst	w8, #0x6
  403578:	b.ne	403590 <ferror@plt+0x1ff0>  // b.any
  40357c:	mov	w10, #0x24                  	// #36
  403580:	str	x10, [x9]
  403584:	ldrb	w9, [x1]
  403588:	cmp	w9, #0x64
  40358c:	b.eq	4035f8 <ferror@plt+0x2058>  // b.none
  403590:	mov	w9, #0x28                  	// #40
  403594:	and	w8, w8, w9
  403598:	cmp	w8, #0x20
  40359c:	b.ne	4035f0 <ferror@plt+0x2050>  // b.any
  4035a0:	adrp	x0, 417000 <ferror@plt+0x15a60>
  4035a4:	adrp	x2, 417000 <ferror@plt+0x15a60>
  4035a8:	add	x0, x0, #0xa30
  4035ac:	add	x2, x2, #0xa37
  4035b0:	bl	402be4 <ferror@plt+0x1644>
  4035b4:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  4035b8:	ldr	x20, [x8, #560]
  4035bc:	adrp	x0, 417000 <ferror@plt+0x15a60>
  4035c0:	add	x0, x0, #0xd59
  4035c4:	mov	x1, x20
  4035c8:	bl	401280 <fputs@plt>
  4035cc:	tbnz	w0, #31, 403adc <ferror@plt+0x253c>
  4035d0:	mov	x0, x20
  4035d4:	bl	4015a0 <ferror@plt>
  4035d8:	cbnz	w0, 403adc <ferror@plt+0x253c>
  4035dc:	ldr	x0, [x26, #584]
  4035e0:	ldr	x8, [x0, #1248]
  4035e4:	ldrb	w8, [x8]
  4035e8:	cmp	w8, #0x64
  4035ec:	b.eq	4035f8 <ferror@plt+0x2058>  // b.none
  4035f0:	ldrb	w8, [x0, #1138]
  4035f4:	tbnz	w8, #4, 40372c <ferror@plt+0x218c>
  4035f8:	ldr	x8, [x0, #1216]
  4035fc:	cbz	x8, 403630 <ferror@plt+0x2090>
  403600:	adrp	x1, 41a000 <ferror@plt+0x18a60>
  403604:	add	x1, x1, #0xd0
  403608:	bl	402a00 <ferror@plt+0x1460>
  40360c:	ldr	x8, [x26, #584]
  403610:	mov	w1, wzr
  403614:	ldr	x0, [x8, #1208]
  403618:	bl	403c74 <ferror@plt+0x26d4>
  40361c:	mov	w22, w0
  403620:	cbnz	w0, 403490 <ferror@plt+0x1ef0>
  403624:	ldr	x0, [sp]
  403628:	bl	401560 <getenv@plt>
  40362c:	cbnz	x0, 403724 <ferror@plt+0x2184>
  403630:	mov	w21, wzr
  403634:	mov	x19, xzr
  403638:	b	403654 <ferror@plt+0x20b4>
  40363c:	mov	w22, wzr
  403640:	ldur	x0, [x29, #-48]
  403644:	bl	401480 <free@plt>
  403648:	mov	w21, #0x1                   	// #1
  40364c:	add	x19, x19, #0x1
  403650:	cbnz	w22, 403490 <ferror@plt+0x1ef0>
  403654:	ldr	x0, [x26, #584]
  403658:	ldr	x8, [x0, #1176]
  40365c:	cmp	x19, x8
  403660:	b.cs	40370c <ferror@plt+0x216c>  // b.hs, b.nlast
  403664:	add	x0, x0, #0x490
  403668:	mov	x1, x19
  40366c:	bl	401f34 <ferror@plt+0x994>
  403670:	ldr	x20, [x0]
  403674:	ldrb	w8, [x20]
  403678:	cbz	w8, 4036fc <ferror@plt+0x215c>
  40367c:	ldr	x0, [x26, #584]
  403680:	mov	x1, x20
  403684:	bl	402a00 <ferror@plt+0x1460>
  403688:	sub	x1, x29, #0x30
  40368c:	mov	x0, x20
  403690:	bl	4046d8 <ferror@plt+0x3138>
  403694:	mov	w22, w0
  403698:	cbnz	w0, 403648 <ferror@plt+0x20a8>
  40369c:	ldur	x0, [x29, #-48]
  4036a0:	mov	w1, wzr
  4036a4:	bl	403c74 <ferror@plt+0x26d4>
  4036a8:	mov	w22, w0
  4036ac:	cbnz	w0, 403640 <ferror@plt+0x20a0>
  4036b0:	ldr	x8, [x26, #584]
  4036b4:	ldr	x9, [x8, #1248]
  4036b8:	ldrb	w9, [x9]
  4036bc:	cmp	w9, #0x64
  4036c0:	b.eq	40363c <ferror@plt+0x209c>  // b.none
  4036c4:	ldr	x9, [x8, #88]
  4036c8:	cmp	x9, #0x1
  4036cc:	b.ne	4036e8 <ferror@plt+0x2148>  // b.any
  4036d0:	add	x0, x8, #0x50
  4036d4:	mov	x1, xzr
  4036d8:	bl	401f8c <ferror@plt+0x9ec>
  4036dc:	ldrh	w8, [x0]
  4036e0:	cbz	w8, 40363c <ferror@plt+0x209c>
  4036e4:	ldr	x8, [x26, #584]
  4036e8:	ldr	x1, [x8, #16]
  4036ec:	mov	w0, #0x20                  	// #32
  4036f0:	bl	402d44 <ferror@plt+0x17a4>
  4036f4:	mov	w22, w0
  4036f8:	b	403640 <ferror@plt+0x20a0>
  4036fc:	mov	w22, wzr
  403700:	add	x19, x19, #0x1
  403704:	cbz	w22, 403654 <ferror@plt+0x20b4>
  403708:	b	403490 <ferror@plt+0x1ef0>
  40370c:	ldr	x8, [x0, #1248]
  403710:	ldrb	w8, [x8]
  403714:	cmp	w8, #0x64
  403718:	b.ne	403770 <ferror@plt+0x21d0>  // b.any
  40371c:	eor	w8, w21, #0x1
  403720:	tbnz	w8, #0, 403770 <ferror@plt+0x21d0>
  403724:	mov	w22, wzr
  403728:	b	403490 <ferror@plt+0x1ef0>
  40372c:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  403730:	ldr	x1, [x8, #520]
  403734:	bl	402a00 <ferror@plt+0x1460>
  403738:	ldr	x0, [x26, #584]
  40373c:	adrp	x1, 41b000 <ferror@plt+0x19a60>
  403740:	add	x1, x1, #0xf7f
  403744:	bl	404244 <ferror@plt+0x2ca4>
  403748:	mov	w22, w0
  40374c:	cbnz	w0, 403490 <ferror@plt+0x1ef0>
  403750:	ldr	x0, [x26, #584]
  403754:	ldr	w8, [x0, #32]
  403758:	cbz	w8, 403a0c <ferror@plt+0x246c>
  40375c:	ldr	x8, [x0, #1792]
  403760:	blr	x8
  403764:	mov	w22, w0
  403768:	cbz	w0, 403750 <ferror@plt+0x21b0>
  40376c:	b	403490 <ferror@plt+0x1ef0>
  403770:	adrp	x1, 41a000 <ferror@plt+0x18a60>
  403774:	add	x1, x1, #0xd8
  403778:	bl	402a00 <ferror@plt+0x1460>
  40377c:	sub	x0, x29, #0x58
  403780:	mov	w1, #0x1                   	// #1
  403784:	mov	x2, xzr
  403788:	bl	4016bc <ferror@plt+0x11c>
  40378c:	sub	x0, x29, #0x30
  403790:	mov	w1, #0x1                   	// #1
  403794:	mov	x2, xzr
  403798:	bl	4016bc <ferror@plt+0x11c>
  40379c:	sub	x0, x29, #0x58
  4037a0:	mov	w1, wzr
  4037a4:	bl	401950 <ferror@plt+0x3b0>
  4037a8:	adrp	x1, 417000 <ferror@plt+0x15a60>
  4037ac:	add	x1, x1, #0xa68
  4037b0:	sub	x0, x29, #0x30
  4037b4:	bl	404610 <ferror@plt+0x3070>
  4037b8:	sub	w8, w0, #0x1
  4037bc:	mov	w22, w0
  4037c0:	cmp	w8, #0x4
  4037c4:	b.cs	403810 <ferror@plt+0x2270>  // b.hs, b.nlast
  4037c8:	mov	w23, wzr
  4037cc:	mov	x21, xzr
  4037d0:	mov	x8, x21
  4037d4:	mov	w9, w23
  4037d8:	cmp	w22, #0x5
  4037dc:	b.eq	4037fc <ferror@plt+0x225c>  // b.none
  4037e0:	cbnz	w22, 403a90 <ferror@plt+0x24f0>
  4037e4:	ldr	x10, [x26, #584]
  4037e8:	ldr	w11, [x10, #1128]
  4037ec:	ldr	w10, [x10, #1132]
  4037f0:	cmp	w11, w10
  4037f4:	b.ne	403a78 <ferror@plt+0x24d8>  // b.any
  4037f8:	mov	w22, wzr
  4037fc:	tbz	w9, #0, 403a5c <ferror@plt+0x24bc>
  403800:	ldr	x8, [x26, #584]
  403804:	mov	w0, #0x17                  	// #23
  403808:	ldr	x1, [x8, #16]
  40380c:	b	403a6c <ferror@plt+0x24cc>
  403810:	adrp	x19, 417000 <ferror@plt+0x15a60>
  403814:	mov	x21, xzr
  403818:	mov	w23, wzr
  40381c:	add	x19, x19, #0xa68
  403820:	b	403850 <ferror@plt+0x22b0>
  403824:	sub	x0, x29, #0x58
  403828:	mov	x1, x20
  40382c:	bl	401cd0 <ferror@plt+0x730>
  403830:	mov	w23, #0x1                   	// #1
  403834:	sub	x0, x29, #0x30
  403838:	mov	x1, x19
  40383c:	bl	404610 <ferror@plt+0x3070>
  403840:	sub	w8, w0, #0x1
  403844:	mov	w22, w0
  403848:	cmp	w8, #0x3
  40384c:	b.ls	4037d0 <ferror@plt+0x2230>  // b.plast
  403850:	ldur	x24, [x29, #-40]
  403854:	cmp	x24, #0x2
  403858:	b.cc	4037d0 <ferror@plt+0x2230>  // b.lo, b.ul, b.last
  40385c:	ldr	x8, [x26, #584]
  403860:	cmp	w22, #0x8
  403864:	ldr	w9, [x8, #1128]
  403868:	b.eq	4037d0 <ferror@plt+0x2230>  // b.none
  40386c:	ldr	w10, [x8, #1132]
  403870:	cmp	w9, w10
  403874:	b.ne	4037d0 <ferror@plt+0x2230>  // b.any
  403878:	ldr	x8, [x8, #1248]
  40387c:	ldur	x20, [x29, #-48]
  403880:	sub	x25, x24, #0x1
  403884:	ldrb	w8, [x8]
  403888:	cmp	w8, #0x64
  40388c:	b.ne	4038e4 <ferror@plt+0x2344>  // b.any
  403890:	tbnz	w23, #0, 403824 <ferror@plt+0x2284>
  403894:	mov	x8, xzr
  403898:	b	4038ac <ferror@plt+0x230c>
  40389c:	sub	x21, x21, #0x1
  4038a0:	add	x8, x8, #0x1
  4038a4:	cmp	x25, x8
  4038a8:	b.eq	403984 <ferror@plt+0x23e4>  // b.none
  4038ac:	ldrb	w9, [x20, x8]
  4038b0:	sub	x10, x8, #0x1
  4038b4:	cmp	x10, x25
  4038b8:	b.hi	4038cc <ferror@plt+0x232c>  // b.pmore
  4038bc:	add	x10, x20, x8
  4038c0:	ldurb	w10, [x10, #-1]
  4038c4:	cmp	w10, #0x5c
  4038c8:	b.eq	4038a0 <ferror@plt+0x2300>  // b.none
  4038cc:	cmp	w9, #0x5d
  4038d0:	b.eq	40389c <ferror@plt+0x22fc>  // b.none
  4038d4:	cmp	w9, #0x5b
  4038d8:	b.ne	4038a0 <ferror@plt+0x2300>  // b.any
  4038dc:	add	x21, x21, #0x1
  4038e0:	b	4038a0 <ferror@plt+0x2300>
  4038e4:	mov	x8, xzr
  4038e8:	b	4038fc <ferror@plt+0x235c>
  4038ec:	mov	x9, x8
  4038f0:	add	x8, x9, #0x1
  4038f4:	cmp	x8, x25
  4038f8:	b.cs	403988 <ferror@plt+0x23e8>  // b.hs, b.nlast
  4038fc:	ldrb	w10, [x20, x8]
  403900:	add	x9, x8, #0x1
  403904:	tbnz	w23, #0, 40392c <ferror@plt+0x238c>
  403908:	sub	x11, x8, #0x1
  40390c:	cmp	x11, x25
  403910:	b.hi	403920 <ferror@plt+0x2380>  // b.pmore
  403914:	ldrb	w11, [x20, x11]
  403918:	cmp	w11, #0x5c
  40391c:	b.eq	40392c <ferror@plt+0x238c>  // b.none
  403920:	cmp	w10, #0x22
  403924:	cset	w11, eq  // eq = none
  403928:	eor	x21, x21, x11
  40392c:	cmp	x25, x9
  403930:	b.ls	4038ec <ferror@plt+0x234c>  // b.plast
  403934:	cbnz	x21, 4038ec <ferror@plt+0x234c>
  403938:	ldrb	w11, [x20, x9]
  40393c:	cmp	w10, #0x2f
  403940:	cset	w12, ne  // ne = any
  403944:	cmp	w11, #0x2a
  403948:	b.ne	40395c <ferror@plt+0x23bc>  // b.any
  40394c:	orr	w12, w23, w12
  403950:	tbnz	w12, #0, 40395c <ferror@plt+0x23bc>
  403954:	mov	w23, #0x1                   	// #1
  403958:	b	4038f0 <ferror@plt+0x2350>
  40395c:	cmp	w10, #0x2a
  403960:	cset	w10, eq  // eq = none
  403964:	cmp	w11, #0x2f
  403968:	and	w10, w23, w10
  40396c:	cset	w11, eq  // eq = none
  403970:	and	w12, w10, w11
  403974:	tst	w10, w11
  403978:	eor	w23, w23, w12
  40397c:	csel	x9, x9, x8, ne  // ne = any
  403980:	b	4038f0 <ferror@plt+0x2350>
  403984:	mov	w23, wzr
  403988:	sub	x0, x29, #0x58
  40398c:	mov	x1, x20
  403990:	bl	401cd0 <ferror@plt+0x730>
  403994:	tbnz	w23, #0, 403834 <ferror@plt+0x2294>
  403998:	cbnz	x21, 403834 <ferror@plt+0x2294>
  40399c:	cmp	x25, #0x2
  4039a0:	b.cc	4039c0 <ferror@plt+0x2420>  // b.lo, b.ul, b.last
  4039a4:	add	x8, x24, x20
  4039a8:	ldurb	w9, [x8, #-3]
  4039ac:	cmp	w9, #0x5c
  4039b0:	b.ne	4039c0 <ferror@plt+0x2420>  // b.any
  4039b4:	ldurb	w8, [x8, #-2]
  4039b8:	cmp	w8, #0xa
  4039bc:	b.eq	4039cc <ferror@plt+0x242c>  // b.none
  4039c0:	ldr	x8, [x26, #584]
  4039c4:	ldrb	w8, [x8, #1776]
  4039c8:	cbz	w8, 4039d8 <ferror@plt+0x2438>
  4039cc:	mov	x21, xzr
  4039d0:	mov	w23, wzr
  4039d4:	b	403834 <ferror@plt+0x2294>
  4039d8:	ldur	x0, [x29, #-88]
  4039dc:	mov	w1, #0x1                   	// #1
  4039e0:	bl	403c74 <ferror@plt+0x26d4>
  4039e4:	cbnz	w0, 403a70 <ferror@plt+0x24d0>
  4039e8:	sub	x0, x29, #0x58
  4039ec:	bl	401dd4 <ferror@plt+0x834>
  4039f0:	mov	x21, xzr
  4039f4:	mov	w23, wzr
  4039f8:	mov	x8, xzr
  4039fc:	cmp	w22, #0x5
  403a00:	mov	w9, wzr
  403a04:	b.ne	403834 <ferror@plt+0x2294>  // b.any
  403a08:	b	4037e4 <ferror@plt+0x2244>
  403a0c:	ldrb	w8, [x0, #1138]
  403a10:	tst	w8, #0x6
  403a14:	b.ne	4035f8 <ferror@plt+0x2058>  // b.any
  403a18:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  403a1c:	ldr	x1, [x8, #528]
  403a20:	bl	402a00 <ferror@plt+0x1460>
  403a24:	ldr	x0, [x26, #584]
  403a28:	adrp	x1, 41c000 <ferror@plt+0x1aa60>
  403a2c:	add	x1, x1, #0x5cb
  403a30:	bl	404244 <ferror@plt+0x2ca4>
  403a34:	mov	w22, w0
  403a38:	cbnz	w0, 403490 <ferror@plt+0x1ef0>
  403a3c:	ldr	x0, [x26, #584]
  403a40:	ldr	w8, [x0, #32]
  403a44:	cbz	w8, 4035f8 <ferror@plt+0x2058>
  403a48:	ldr	x8, [x0, #1792]
  403a4c:	blr	x8
  403a50:	mov	w22, w0
  403a54:	cbz	w0, 403a3c <ferror@plt+0x249c>
  403a58:	b	403490 <ferror@plt+0x1ef0>
  403a5c:	ldr	x9, [x26, #584]
  403a60:	cbz	x8, 403a80 <ferror@plt+0x24e0>
  403a64:	ldr	x1, [x9, #16]
  403a68:	mov	w0, #0x16                  	// #22
  403a6c:	bl	402d44 <ferror@plt+0x17a4>
  403a70:	mov	w22, w0
  403a74:	b	403a90 <ferror@plt+0x24f0>
  403a78:	mov	w22, #0x8                   	// #8
  403a7c:	b	403a90 <ferror@plt+0x24f0>
  403a80:	ldr	x8, [x9, #1248]
  403a84:	ldrb	w8, [x8]
  403a88:	cmp	w8, #0x64
  403a8c:	b.ne	403aa4 <ferror@plt+0x2504>  // b.any
  403a90:	sub	x0, x29, #0x30
  403a94:	bl	401fa4 <ferror@plt+0xa04>
  403a98:	sub	x0, x29, #0x58
  403a9c:	bl	401fa4 <ferror@plt+0xa04>
  403aa0:	b	403490 <ferror@plt+0x1ef0>
  403aa4:	ldr	x8, [x9, #88]
  403aa8:	cmp	x8, #0x1
  403aac:	b.ne	403ac8 <ferror@plt+0x2528>  // b.any
  403ab0:	add	x0, x9, #0x50
  403ab4:	mov	x1, xzr
  403ab8:	bl	401f8c <ferror@plt+0x9ec>
  403abc:	ldrh	w8, [x0]
  403ac0:	cbz	w8, 403a90 <ferror@plt+0x24f0>
  403ac4:	ldr	x9, [x26, #584]
  403ac8:	ldr	x1, [x9, #16]
  403acc:	mov	w0, #0x20                  	// #32
  403ad0:	b	403a6c <ferror@plt+0x24cc>
  403ad4:	mov	w0, #0x4                   	// #4
  403ad8:	bl	402f8c <ferror@plt+0x19ec>
  403adc:	mov	w0, #0x5                   	// #5
  403ae0:	bl	402f8c <ferror@plt+0x19ec>
  403ae4:	stp	x29, x30, [sp, #-48]!
  403ae8:	stp	x22, x21, [sp, #16]
  403aec:	stp	x20, x19, [sp, #32]
  403af0:	mov	x29, sp
  403af4:	mov	w20, w0
  403af8:	bl	401550 <__errno_location@plt>
  403afc:	adrp	x22, 42e000 <ferror@plt+0x2ca60>
  403b00:	ldr	w21, [x0]
  403b04:	ldr	x8, [x22, #584]
  403b08:	mov	x19, x0
  403b0c:	cmp	w20, #0x2
  403b10:	b.ne	403b58 <ferror@plt+0x25b8>  // b.any
  403b14:	ldrb	w20, [x8, #1136]
  403b18:	ldr	x1, [x8, #1120]
  403b1c:	mov	w0, #0x2                   	// #2
  403b20:	mov	x2, x20
  403b24:	bl	401400 <write@plt>
  403b28:	ldr	x8, [x22, #584]
  403b2c:	cmp	x0, x20
  403b30:	b.ne	403b40 <ferror@plt+0x25a0>  // b.any
  403b34:	ldr	w9, [x8, #1128]
  403b38:	add	w9, w9, #0x1
  403b3c:	str	w9, [x8, #1128]
  403b40:	ldr	w9, [x8, #1128]
  403b44:	mov	w10, #0x7fffffff            	// #2147483647
  403b48:	cmp	w9, w10
  403b4c:	b.ne	403b60 <ferror@plt+0x25c0>  // b.any
  403b50:	mov	w9, #0x1                   	// #1
  403b54:	b	403b5c <ferror@plt+0x25bc>
  403b58:	mov	w9, #0x7fffffff            	// #2147483647
  403b5c:	str	w9, [x8, #1128]
  403b60:	str	w21, [x19]
  403b64:	ldp	x20, x19, [sp, #32]
  403b68:	ldp	x22, x21, [sp, #16]
  403b6c:	ldp	x29, x30, [sp], #48
  403b70:	ret
  403b74:	adrp	x9, 417000 <ferror@plt+0x15a60>
  403b78:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  403b7c:	ldr	x9, [x9, #3584]
  403b80:	ldr	x10, [x8, #584]
  403b84:	adrp	x11, 42e000 <ferror@plt+0x2ca60>
  403b88:	add	x11, x11, #0x1c0
  403b8c:	str	x9, [x10, #1808]
  403b90:	ldr	q0, [x11]
  403b94:	add	x12, x10, #0x718
  403b98:	adrp	x9, 417000 <ferror@plt+0x15a60>
  403b9c:	add	x9, x9, #0xe40
  403ba0:	str	q0, [x12]
  403ba4:	ldr	q0, [x11, #16]
  403ba8:	ldp	q1, q2, [x9]
  403bac:	ldp	q3, q4, [x9, #32]
  403bb0:	ldp	q6, q7, [x9, #96]
  403bb4:	str	q0, [x12, #16]
  403bb8:	ldr	x11, [x11, #32]
  403bbc:	ldp	q0, q5, [x9, #64]
  403bc0:	str	x11, [x12, #32]
  403bc4:	str	q1, [x10, #1856]
  403bc8:	ldr	q1, [x9, #128]
  403bcc:	ldr	x11, [x9, #144]
  403bd0:	str	q2, [x10, #1872]
  403bd4:	str	q3, [x10, #1888]
  403bd8:	str	q4, [x10, #1904]
  403bdc:	str	q0, [x10, #1920]
  403be0:	str	q5, [x10, #1936]
  403be4:	str	q6, [x10, #1952]
  403be8:	str	q7, [x10, #1968]
  403bec:	str	q1, [x10, #1984]
  403bf0:	str	x11, [x10, #2000]
  403bf4:	ldr	x10, [x8, #584]
  403bf8:	ldur	q2, [x9, #152]
  403bfc:	ldur	q3, [x9, #168]
  403c00:	ldur	q4, [x9, #184]
  403c04:	ldur	q0, [x9, #200]
  403c08:	add	x11, x9, #0x108
  403c0c:	ldur	q7, [x9, #248]
  403c10:	add	x12, x9, #0x118
  403c14:	ldr	q1, [x11]
  403c18:	add	x11, x10, #0x7d8
  403c1c:	stp	q2, q3, [x11]
  403c20:	ldr	q2, [x12]
  403c24:	add	x12, x9, #0x128
  403c28:	stp	q4, q0, [x11, #32]
  403c2c:	ldr	q0, [x12]
  403c30:	add	x12, x9, #0x138
  403c34:	ldr	q3, [x12]
  403c38:	add	x12, x9, #0x148
  403c3c:	ldur	q5, [x9, #216]
  403c40:	ldur	q6, [x9, #232]
  403c44:	stp	q7, q1, [x11, #96]
  403c48:	ldr	q1, [x12]
  403c4c:	ldr	x12, [x9, #344]
  403c50:	stp	q5, q6, [x11, #64]
  403c54:	stp	q2, q0, [x11, #128]
  403c58:	stp	q3, q1, [x11, #160]
  403c5c:	str	x12, [x10, #2200]
  403c60:	ldr	x8, [x8, #584]
  403c64:	ldp	q0, q1, [x9, #352]
  403c68:	str	q0, [x8, #2208]
  403c6c:	str	q1, [x8, #2224]
  403c70:	ret
  403c74:	stp	x29, x30, [sp, #-96]!
  403c78:	stp	x28, x27, [sp, #16]
  403c7c:	adrp	x27, 42e000 <ferror@plt+0x2ca60>
  403c80:	ldr	x8, [x27, #584]
  403c84:	stp	x20, x19, [sp, #80]
  403c88:	mov	w19, w1
  403c8c:	mov	x1, x0
  403c90:	mov	x0, x8
  403c94:	stp	x26, x25, [sp, #32]
  403c98:	stp	x24, x23, [sp, #48]
  403c9c:	stp	x22, x21, [sp, #64]
  403ca0:	mov	x29, sp
  403ca4:	bl	404244 <ferror@plt+0x2ca4>
  403ca8:	mov	w20, w0
  403cac:	cbnz	w0, 403d80 <ferror@plt+0x27e0>
  403cb0:	b	403cc0 <ferror@plt+0x2720>
  403cb4:	ldr	x8, [x0, #1792]
  403cb8:	blr	x8
  403cbc:	cbnz	w0, 403d1c <ferror@plt+0x277c>
  403cc0:	ldr	x0, [x27, #584]
  403cc4:	ldr	w8, [x0, #32]
  403cc8:	cbnz	w8, 403cb4 <ferror@plt+0x2714>
  403ccc:	ldr	x8, [x0, #1248]
  403cd0:	ldrb	w8, [x8]
  403cd4:	cmp	w8, #0x64
  403cd8:	b.ne	403d24 <ferror@plt+0x2784>  // b.any
  403cdc:	add	x0, x0, #0x138
  403ce0:	bl	40e5d8 <ferror@plt+0xd038>
  403ce4:	ldr	x8, [x27, #584]
  403ce8:	mov	w20, w0
  403cec:	ldrb	w8, [x8, #1138]
  403cf0:	tbz	w8, #5, 403d80 <ferror@plt+0x27e0>
  403cf4:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  403cf8:	ldr	x21, [x8, #560]
  403cfc:	mov	x0, x21
  403d00:	bl	4014d0 <fflush@plt>
  403d04:	tbnz	w0, #31, 403d14 <ferror@plt+0x2774>
  403d08:	mov	x0, x21
  403d0c:	bl	4015a0 <ferror@plt>
  403d10:	cbz	w0, 403d80 <ferror@plt+0x27e0>
  403d14:	mov	w0, #0x5                   	// #5
  403d18:	bl	402f8c <ferror@plt+0x19ec>
  403d1c:	mov	w20, w0
  403d20:	b	403d80 <ferror@plt+0x27e0>
  403d24:	add	x0, x0, #0x50
  403d28:	mov	x1, xzr
  403d2c:	bl	401f8c <ferror@plt+0x9ec>
  403d30:	tbnz	w19, #0, 403d58 <ferror@plt+0x27b8>
  403d34:	mov	x8, x0
  403d38:	ldr	x0, [x27, #584]
  403d3c:	ldr	x9, [x0, #88]
  403d40:	cmp	x9, #0x1
  403d44:	b.ne	403d58 <ferror@plt+0x27b8>  // b.any
  403d48:	ldrh	w8, [x8]
  403d4c:	cmp	w8, #0x100
  403d50:	b.ne	403d58 <ferror@plt+0x27b8>  // b.any
  403d54:	bl	4130a0 <ferror@plt+0x11b00>
  403d58:	ldr	x8, [x27, #584]
  403d5c:	ldr	x9, [x8, #88]
  403d60:	cmp	x9, #0x1
  403d64:	b.ne	403d7c <ferror@plt+0x27dc>  // b.any
  403d68:	add	x0, x8, #0x50
  403d6c:	mov	x1, xzr
  403d70:	bl	401f8c <ferror@plt+0x9ec>
  403d74:	ldrh	w8, [x0]
  403d78:	cbz	w8, 403fc8 <ferror@plt+0x2a28>
  403d7c:	mov	w20, wzr
  403d80:	ldr	x28, [x27, #584]
  403d84:	mov	x1, xzr
  403d88:	add	x21, x28, #0x218
  403d8c:	mov	x0, x21
  403d90:	bl	401f34 <ferror@plt+0x994>
  403d94:	mov	x22, x0
  403d98:	add	x0, x28, #0x1f0
  403d9c:	mov	x1, xzr
  403da0:	bl	401f34 <ferror@plt+0x994>
  403da4:	ldr	x8, [x27, #584]
  403da8:	mov	x23, x0
  403dac:	ldr	x9, [x8, #1248]
  403db0:	ldrb	w9, [x9]
  403db4:	cmp	w9, #0x64
  403db8:	b.ne	403eb0 <ferror@plt+0x2910>  // b.any
  403dbc:	mov	w26, wzr
  403dc0:	ldr	x9, [x8, #624]
  403dc4:	cbz	x9, 403e28 <ferror@plt+0x2888>
  403dc8:	mov	x24, xzr
  403dcc:	b	403de4 <ferror@plt+0x2844>
  403dd0:	ldr	x8, [x27, #584]
  403dd4:	add	x24, x24, #0x1
  403dd8:	ldr	x9, [x8, #624]
  403ddc:	cmp	x24, x9
  403de0:	b.cs	403e18 <ferror@plt+0x2878>  // b.hs, b.nlast
  403de4:	add	x0, x8, #0x268
  403de8:	mov	x1, x24
  403dec:	bl	401f34 <ferror@plt+0x994>
  403df0:	mov	x1, xzr
  403df4:	mov	x25, x0
  403df8:	bl	401f8c <ferror@plt+0x9ec>
  403dfc:	ldr	x8, [x25, #8]
  403e00:	cmp	x8, #0x1
  403e04:	b.ne	403e18 <ferror@plt+0x2878>  // b.any
  403e08:	ldr	x8, [x0]
  403e0c:	cbnz	x8, 403dd0 <ferror@plt+0x2830>
  403e10:	ldr	x8, [x0, #32]
  403e14:	cbnz	x8, 403dd0 <ferror@plt+0x2830>
  403e18:	ldr	x8, [x27, #584]
  403e1c:	ldr	x9, [x8, #624]
  403e20:	cmp	x24, x9
  403e24:	b.ne	403ee8 <ferror@plt+0x2948>  // b.any
  403e28:	ldr	x9, [x8, #704]
  403e2c:	cbz	x9, 403f00 <ferror@plt+0x2960>
  403e30:	mov	x24, xzr
  403e34:	b	403e54 <ferror@plt+0x28b4>
  403e38:	cmp	x25, x8
  403e3c:	b.ne	403ef0 <ferror@plt+0x2950>  // b.any
  403e40:	ldr	x8, [x27, #584]
  403e44:	add	x24, x24, #0x1
  403e48:	ldr	x9, [x8, #704]
  403e4c:	cmp	x24, x9
  403e50:	b.cs	403ef8 <ferror@plt+0x2958>  // b.hs, b.nlast
  403e54:	add	x0, x8, #0x2b8
  403e58:	mov	x1, x24
  403e5c:	bl	401f34 <ferror@plt+0x994>
  403e60:	mov	x1, xzr
  403e64:	bl	401f8c <ferror@plt+0x9ec>
  403e68:	ldr	x8, [x0, #8]
  403e6c:	cbz	x8, 403e40 <ferror@plt+0x28a0>
  403e70:	mov	x26, x0
  403e74:	mov	x25, xzr
  403e78:	b	403e8c <ferror@plt+0x28ec>
  403e7c:	ldr	x8, [x26, #8]
  403e80:	add	x25, x25, #0x1
  403e84:	cmp	x25, x8
  403e88:	b.cs	403e38 <ferror@plt+0x2898>  // b.hs, b.nlast
  403e8c:	mov	x0, x26
  403e90:	mov	x1, x25
  403e94:	bl	401f34 <ferror@plt+0x994>
  403e98:	ldr	x8, [x0]
  403e9c:	cbnz	x8, 403e7c <ferror@plt+0x28dc>
  403ea0:	ldr	x8, [x0, #32]
  403ea4:	cbnz	x8, 403e7c <ferror@plt+0x28dc>
  403ea8:	ldr	x8, [x26, #8]
  403eac:	b	403e38 <ferror@plt+0x2898>
  403eb0:	ldr	x9, [x8, #88]
  403eb4:	cmp	x9, #0x1
  403eb8:	b.ne	403f8c <ferror@plt+0x29ec>  // b.any
  403ebc:	add	x0, x8, #0x50
  403ec0:	mov	x1, xzr
  403ec4:	bl	401f8c <ferror@plt+0x9ec>
  403ec8:	ldr	x8, [x27, #584]
  403ecc:	ldrh	w10, [x0]
  403ed0:	ldr	x9, [x8, #1248]
  403ed4:	cmp	w10, #0x0
  403ed8:	cset	w26, eq  // eq = none
  403edc:	ldrb	w9, [x9]
  403ee0:	cmp	w9, #0x64
  403ee4:	b.eq	403dc0 <ferror@plt+0x2820>  // b.none
  403ee8:	cbnz	w26, 403f00 <ferror@plt+0x2960>
  403eec:	b	403f8c <ferror@plt+0x29ec>
  403ef0:	ldr	x8, [x27, #584]
  403ef4:	ldr	x9, [x8, #704]
  403ef8:	cmp	x24, x9
  403efc:	b.ne	403f8c <ferror@plt+0x29ec>  // b.any
  403f00:	ldr	x9, [x28, #504]
  403f04:	cmp	x9, #0x1
  403f08:	b.ne	403f8c <ferror@plt+0x29ec>  // b.any
  403f0c:	ldr	x9, [x28, #464]
  403f10:	cbnz	x9, 403f8c <ferror@plt+0x29ec>
  403f14:	ldr	x9, [x23, #8]
  403f18:	ldr	x10, [x22, #8]
  403f1c:	cmp	x9, x10
  403f20:	b.ne	403f8c <ferror@plt+0x29ec>  // b.any
  403f24:	ldr	x8, [x8, #1248]
  403f28:	ldrb	w8, [x8]
  403f2c:	cmp	w8, #0x64
  403f30:	b.eq	403f40 <ferror@plt+0x29a0>  // b.none
  403f34:	ldr	x1, [x22, #48]
  403f38:	add	x0, x22, #0x28
  403f3c:	bl	401750 <ferror@plt+0x1b0>
  403f40:	ldr	x1, [x22, #136]
  403f44:	add	x0, x22, #0x80
  403f48:	bl	401750 <ferror@plt+0x1b0>
  403f4c:	ldr	x1, [x22, #176]
  403f50:	add	x0, x22, #0xa8
  403f54:	bl	401750 <ferror@plt+0x1b0>
  403f58:	ldr	x1, [x22, #8]
  403f5c:	mov	x0, x22
  403f60:	bl	401750 <ferror@plt+0x1b0>
  403f64:	str	xzr, [x23, #8]
  403f68:	ldr	x8, [x27, #584]
  403f6c:	ldr	x8, [x8, #1248]
  403f70:	ldrb	w8, [x8]
  403f74:	cmp	w8, #0x64
  403f78:	b.ne	403f8c <ferror@plt+0x29ec>  // b.any
  403f7c:	ldr	x8, [x28, #544]
  403f80:	mov	x0, x21
  403f84:	sub	x1, x8, #0x2
  403f88:	bl	401750 <ferror@plt+0x1b0>
  403f8c:	cmp	w20, #0x7
  403f90:	b.eq	403fa8 <ferror@plt+0x2a08>  // b.none
  403f94:	ldr	x8, [x27, #584]
  403f98:	ldrb	w8, [x8, #1138]
  403f9c:	tbz	w8, #5, 403fa8 <ferror@plt+0x2a08>
  403fa0:	tbz	w19, #0, 403fa8 <ferror@plt+0x2a08>
  403fa4:	mov	w20, wzr
  403fa8:	mov	w0, w20
  403fac:	ldp	x20, x19, [sp, #80]
  403fb0:	ldp	x22, x21, [sp, #64]
  403fb4:	ldp	x24, x23, [sp, #48]
  403fb8:	ldp	x26, x25, [sp, #32]
  403fbc:	ldp	x28, x27, [sp, #16]
  403fc0:	ldp	x29, x30, [sp], #96
  403fc4:	ret
  403fc8:	ldr	x0, [x27, #584]
  403fcc:	b	403cdc <ferror@plt+0x273c>
  403fd0:	stp	x29, x30, [sp, #-32]!
  403fd4:	ldr	x8, [x0, #280]
  403fd8:	str	x19, [sp, #16]
  403fdc:	mov	x19, x0
  403fe0:	str	x1, [x0, #296]
  403fe4:	add	x0, x8, #0xe0
  403fe8:	mov	x29, sp
  403fec:	bl	401f34 <ferror@plt+0x994>
  403ff0:	str	x0, [x19, #288]
  403ff4:	ldr	x19, [sp, #16]
  403ff8:	ldp	x29, x30, [sp], #32
  403ffc:	ret
  404000:	stp	x29, x30, [sp, #-32]!
  404004:	str	x19, [sp, #16]
  404008:	mov	x19, x0
  40400c:	ldr	x0, [x0, #280]
  404010:	and	w2, w2, #0x1
  404014:	mov	x29, sp
  404018:	bl	40e050 <ferror@plt+0xcab0>
  40401c:	ldr	x8, [x19, #288]
  404020:	ldr	x19, [sp, #16]
  404024:	mov	x1, x0
  404028:	mov	x0, x8
  40402c:	ldp	x29, x30, [sp], #32
  404030:	b	401a10 <ferror@plt+0x470>
  404034:	sub	sp, sp, #0x80
  404038:	stp	x29, x30, [sp, #64]
  40403c:	stp	x22, x21, [sp, #96]
  404040:	stp	x20, x19, [sp, #112]
  404044:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  404048:	ldr	x8, [x8, #584]
  40404c:	mov	w19, w2
  404050:	mov	x22, x1
  404054:	mov	x20, x0
  404058:	ldr	x8, [x8, #1248]
  40405c:	str	x23, [sp, #80]
  404060:	add	x29, sp, #0x40
  404064:	ldrb	w8, [x8]
  404068:	cmp	w8, #0x64
  40406c:	b.ne	404084 <ferror@plt+0x2ae4>  // b.any
  404070:	ldr	x8, [x20, #280]
  404074:	mov	x1, xzr
  404078:	add	x0, x8, #0xe0
  40407c:	bl	401f34 <ferror@plt+0x994>
  404080:	b	404088 <ferror@plt+0x2ae8>
  404084:	ldr	x0, [x20, #288]
  404088:	and	w8, w19, #0xff
  40408c:	mov	w9, #0x80                  	// #128
  404090:	cmp	w8, #0x2e
  404094:	mov	w8, #0xa8                  	// #168
  404098:	csel	x8, x8, x9, eq  // eq = none
  40409c:	add	x23, x0, x8
  4040a0:	ldr	x21, [x23, #8]
  4040a4:	b.ne	4040f4 <ferror@plt+0x2b54>  // b.any
  4040a8:	adrp	x8, 419000 <ferror@plt+0x17a60>
  4040ac:	ldrb	w8, [x8, #4033]
  4040b0:	ldrb	w9, [x22]
  4040b4:	cmp	w8, w9
  4040b8:	b.ne	404104 <ferror@plt+0x2b64>  // b.any
  4040bc:	adrp	x8, 419000 <ferror@plt+0x17a60>
  4040c0:	add	x8, x8, #0xfc1
  4040c4:	ldrb	w8, [x8, #1]
  4040c8:	ldrb	w9, [x22, #1]
  4040cc:	cmp	w8, w9
  4040d0:	b.ne	404104 <ferror@plt+0x2b64>  // b.any
  4040d4:	ldr	x0, [x20, #288]
  4040d8:	ldp	x20, x19, [sp, #112]
  4040dc:	ldp	x22, x21, [sp, #96]
  4040e0:	ldr	x23, [sp, #80]
  4040e4:	ldp	x29, x30, [sp, #64]
  4040e8:	mov	w1, #0x32                  	// #50
  4040ec:	add	sp, sp, #0x80
  4040f0:	b	401950 <ferror@plt+0x3b0>
  4040f4:	mov	x0, x22
  4040f8:	bl	403020 <ferror@plt+0x1a80>
  4040fc:	str	x0, [sp]
  404100:	b	404120 <ferror@plt+0x2b80>
  404104:	mov	x0, x22
  404108:	bl	403020 <ferror@plt+0x1a80>
  40410c:	mov	x8, #0xffffffffffffffff    	// #-1
  404110:	movi	v0.2d, #0x0
  404114:	stp	x0, x8, [sp]
  404118:	stp	q0, q0, [sp, #16]
  40411c:	str	q0, [sp, #48]
  404120:	mov	x1, sp
  404124:	mov	x0, x23
  404128:	bl	401890 <ferror@plt+0x2f0>
  40412c:	ldr	x8, [x20, #280]
  404130:	ldr	x1, [x20, #296]
  404134:	add	x0, x8, #0xe0
  404138:	bl	401f34 <ferror@plt+0x994>
  40413c:	mov	w1, w19
  404140:	str	x0, [x20, #288]
  404144:	bl	401950 <ferror@plt+0x3b0>
  404148:	ldr	x0, [x20, #288]
  40414c:	mov	x1, x21
  404150:	bl	401a10 <ferror@plt+0x470>
  404154:	ldp	x20, x19, [sp, #112]
  404158:	ldp	x22, x21, [sp, #96]
  40415c:	ldr	x23, [sp, #80]
  404160:	ldp	x29, x30, [sp, #64]
  404164:	add	sp, sp, #0x80
  404168:	ret
  40416c:	stp	x29, x30, [sp, #-48]!
  404170:	stp	x22, x21, [sp, #16]
  404174:	stp	x20, x19, [sp, #32]
  404178:	mov	x20, x0
  40417c:	ldr	x21, [x20, #40]!
  404180:	mov	x19, x0
  404184:	mov	w1, #0x65                  	// #101
  404188:	mov	x29, sp
  40418c:	mov	x0, x21
  404190:	bl	4014b0 <strchr@plt>
  404194:	cbz	x0, 404228 <ferror@plt+0x2c88>
  404198:	strb	wzr, [x0]
  40419c:	ldr	x1, [x19, #40]
  4041a0:	sub	x22, x0, x21
  4041a4:	mov	w2, #0x2e                  	// #46
  4041a8:	mov	x0, x19
  4041ac:	add	x21, x22, #0x1
  4041b0:	bl	404034 <ferror@plt+0x2a94>
  4041b4:	mov	x0, x20
  4041b8:	mov	x1, x21
  4041bc:	bl	401f34 <ferror@plt+0x994>
  4041c0:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  4041c4:	ldr	x8, [x8, #584]
  4041c8:	ldrb	w9, [x0]
  4041cc:	mov	w10, #0x2d                  	// #45
  4041d0:	mov	w11, #0x5f                  	// #95
  4041d4:	ldr	x8, [x8, #1248]
  4041d8:	mov	x0, x20
  4041dc:	ldrb	w8, [x8]
  4041e0:	cmp	w8, #0x64
  4041e4:	csel	w8, w11, w10, eq  // eq = none
  4041e8:	add	x10, x22, #0x2
  4041ec:	cmp	w8, w9
  4041f0:	csinc	x1, x10, x22, eq  // eq = none
  4041f4:	mov	w8, #0xe                   	// #14
  4041f8:	cinc	w21, w8, eq  // eq = none
  4041fc:	bl	401f34 <ferror@plt+0x994>
  404200:	mov	x1, x0
  404204:	mov	w2, #0x2e                  	// #46
  404208:	mov	x0, x19
  40420c:	bl	404034 <ferror@plt+0x2a94>
  404210:	ldr	x0, [x19, #288]
  404214:	mov	w1, w21
  404218:	ldp	x20, x19, [sp, #32]
  40421c:	ldp	x22, x21, [sp, #16]
  404220:	ldp	x29, x30, [sp], #48
  404224:	b	401950 <ferror@plt+0x3b0>
  404228:	mov	x0, x19
  40422c:	mov	x1, x21
  404230:	ldp	x20, x19, [sp, #32]
  404234:	ldp	x22, x21, [sp, #16]
  404238:	mov	w2, #0x2e                  	// #46
  40423c:	ldp	x29, x30, [sp], #48
  404240:	b	404034 <ferror@plt+0x2a94>
  404244:	stp	x29, x30, [sp, #-32]!
  404248:	stp	x20, x19, [sp, #16]
  40424c:	ldr	x8, [x0, #280]
  404250:	mov	x19, x1
  404254:	ldr	x1, [x0, #296]
  404258:	mov	x20, x0
  40425c:	add	x0, x8, #0xe0
  404260:	mov	x29, sp
  404264:	bl	401f34 <ferror@plt+0x994>
  404268:	str	x0, [x20, #288]
  40426c:	mov	x0, x20
  404270:	mov	x1, x19
  404274:	ldp	x20, x19, [sp, #16]
  404278:	ldp	x29, x30, [sp], #32
  40427c:	b	402ac8 <ferror@plt+0x1528>
  404280:	stp	x29, x30, [sp, #-32]!
  404284:	stp	x20, x19, [sp, #16]
  404288:	ldr	x8, [x0, #296]
  40428c:	mov	x20, x0
  404290:	mov	w19, w1
  404294:	mov	x29, sp
  404298:	cbz	x8, 4042bc <ferror@plt+0x2d1c>
  40429c:	ldr	x0, [x20, #288]
  4042a0:	bl	411e44 <ferror@plt+0x108a4>
  4042a4:	ldr	x8, [x20, #280]
  4042a8:	mov	x1, xzr
  4042ac:	str	xzr, [x20, #296]
  4042b0:	add	x0, x8, #0xe0
  4042b4:	bl	401f34 <ferror@plt+0x994>
  4042b8:	str	x0, [x20, #288]
  4042bc:	ldr	x8, [x20, #24]
  4042c0:	str	wzr, [x20, #32]
  4042c4:	strb	wzr, [x20, #304]
  4042c8:	str	x8, [x20, #8]
  4042cc:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  4042d0:	ldr	x8, [x8, #584]
  4042d4:	ldr	x8, [x8, #1248]
  4042d8:	ldrb	w8, [x8]
  4042dc:	cmp	w8, #0x64
  4042e0:	b.eq	404318 <ferror@plt+0x2d78>  // b.none
  4042e4:	ldr	x8, [x20, #88]
  4042e8:	add	x0, x20, #0x50
  4042ec:	sub	x1, x8, #0x1
  4042f0:	bl	401750 <ferror@plt+0x1b0>
  4042f4:	ldr	x1, [x20, #128]
  4042f8:	add	x0, x20, #0x78
  4042fc:	bl	401750 <ferror@plt+0x1b0>
  404300:	ldr	x1, [x20, #168]
  404304:	add	x0, x20, #0xa0
  404308:	bl	401750 <ferror@plt+0x1b0>
  40430c:	ldr	x1, [x20, #208]
  404310:	add	x0, x20, #0xc8
  404314:	bl	401750 <ferror@plt+0x1b0>
  404318:	ldr	x0, [x20, #280]
  40431c:	mov	w1, w19
  404320:	ldp	x20, x19, [sp, #16]
  404324:	ldp	x29, x30, [sp], #32
  404328:	b	40e4cc <ferror@plt+0xcf2c>
  40432c:	stp	x29, x30, [sp, #-32]!
  404330:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  404334:	ldr	x8, [x8, #584]
  404338:	str	x19, [sp, #16]
  40433c:	mov	x19, x0
  404340:	mov	x29, sp
  404344:	ldr	x8, [x8, #1248]
  404348:	ldrb	w8, [x8]
  40434c:	cmp	w8, #0x64
  404350:	b.eq	40437c <ferror@plt+0x2ddc>  // b.none
  404354:	add	x0, x19, #0x50
  404358:	bl	401fa4 <ferror@plt+0xa04>
  40435c:	add	x0, x19, #0x78
  404360:	bl	401fa4 <ferror@plt+0xa04>
  404364:	add	x0, x19, #0xa0
  404368:	bl	401fa4 <ferror@plt+0xa04>
  40436c:	add	x0, x19, #0xc8
  404370:	bl	401fa4 <ferror@plt+0xa04>
  404374:	add	x0, x19, #0xf0
  404378:	bl	401fa4 <ferror@plt+0xa04>
  40437c:	mov	x0, x19
  404380:	ldr	x19, [sp, #16]
  404384:	ldp	x29, x30, [sp], #32
  404388:	b	4029f8 <ferror@plt+0x1458>
  40438c:	sub	sp, sp, #0x40
  404390:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  404394:	ldr	x8, [x8, #584]
  404398:	stp	x29, x30, [sp, #16]
  40439c:	add	x29, sp, #0x10
  4043a0:	stp	x22, x21, [sp, #32]
  4043a4:	stp	x20, x19, [sp, #48]
  4043a8:	sturh	wzr, [x29, #-4]
  4043ac:	ldr	x8, [x8, #1248]
  4043b0:	mov	x19, x2
  4043b4:	mov	x20, x1
  4043b8:	mov	x21, x0
  4043bc:	ldrb	w8, [x8]
  4043c0:	cmp	w8, #0x64
  4043c4:	b.eq	404428 <ferror@plt+0x2e88>  // b.none
  4043c8:	add	x22, x21, #0x50
  4043cc:	mov	w1, #0x2                   	// #2
  4043d0:	mov	x0, x22
  4043d4:	mov	x2, xzr
  4043d8:	bl	4016bc <ferror@plt+0x11c>
  4043dc:	sub	x1, x29, #0x4
  4043e0:	mov	x0, x22
  4043e4:	bl	401890 <ferror@plt+0x2f0>
  4043e8:	add	x0, x21, #0x78
  4043ec:	mov	w1, #0x18                  	// #24
  4043f0:	mov	x2, xzr
  4043f4:	bl	4016bc <ferror@plt+0x11c>
  4043f8:	add	x0, x21, #0xa0
  4043fc:	mov	w1, #0x8                   	// #8
  404400:	mov	x2, xzr
  404404:	bl	4016bc <ferror@plt+0x11c>
  404408:	add	x0, x21, #0xc8
  40440c:	mov	w1, #0x4                   	// #4
  404410:	mov	x2, xzr
  404414:	bl	4016bc <ferror@plt+0x11c>
  404418:	add	x0, x21, #0xf0
  40441c:	mov	w1, #0x1                   	// #1
  404420:	mov	x2, xzr
  404424:	bl	4016bc <ferror@plt+0x11c>
  404428:	mov	x0, x21
  40442c:	bl	4029e8 <ferror@plt+0x1448>
  404430:	add	x0, x20, #0xe0
  404434:	mov	x1, x19
  404438:	str	x20, [x21, #280]
  40443c:	strb	wzr, [x21, #304]
  404440:	str	x19, [x21, #296]
  404444:	bl	401f34 <ferror@plt+0x994>
  404448:	str	x0, [x21, #288]
  40444c:	ldp	x20, x19, [sp, #48]
  404450:	ldp	x22, x21, [sp, #32]
  404454:	ldp	x29, x30, [sp, #16]
  404458:	add	sp, sp, #0x40
  40445c:	ret
  404460:	sub	sp, sp, #0x60
  404464:	stp	x29, x30, [sp, #16]
  404468:	add	x29, sp, #0x10
  40446c:	stp	x26, x25, [sp, #32]
  404470:	stp	x24, x23, [sp, #48]
  404474:	stp	x22, x21, [sp, #64]
  404478:	stp	x20, x19, [sp, #80]
  40447c:	sturb	wzr, [x29, #-4]
  404480:	ldr	x8, [x0, #8]
  404484:	mov	x20, x1
  404488:	mov	x19, x0
  40448c:	mov	x1, x8
  404490:	bl	401750 <ferror@plt+0x1b0>
  404494:	adrp	x22, 42e000 <ferror@plt+0x2ca60>
  404498:	ldr	x8, [x22, #584]
  40449c:	ldrh	w9, [x8, #1138]
  4044a0:	tbnz	w9, #7, 4044d0 <ferror@plt+0x2f30>
  4044a4:	tst	x9, #0x6
  4044a8:	b.ne	4044d0 <ferror@plt+0x2f30>  // b.any
  4044ac:	ldrb	w9, [x8, #1141]
  4044b0:	cbz	w9, 4044d0 <ferror@plt+0x2f30>
  4044b4:	adrp	x21, 42e000 <ferror@plt+0x2ca60>
  4044b8:	ldr	x1, [x21, #536]
  4044bc:	mov	x0, x20
  4044c0:	bl	402c9c <ferror@plt+0x16fc>
  4044c4:	ldr	x0, [x21, #536]
  4044c8:	bl	403040 <ferror@plt+0x1aa0>
  4044cc:	ldr	x8, [x22, #584]
  4044d0:	ldr	w9, [x8, #1128]
  4044d4:	ldr	w8, [x8, #1132]
  4044d8:	cmp	w9, w8
  4044dc:	b.ne	4045ac <ferror@plt+0x300c>  // b.any
  4044e0:	adrp	x21, 41a000 <ferror@plt+0x18a60>
  4044e4:	adrp	x23, 42e000 <ferror@plt+0x2ca60>
  4044e8:	mov	w24, #0x7fffffff            	// #2147483647
  4044ec:	mov	w25, #0x120                 	// #288
  4044f0:	adrp	x26, 42e000 <ferror@plt+0x2ca60>
  4044f4:	add	x21, x21, #0xe0
  4044f8:	ldr	x0, [x23, #568]
  4044fc:	bl	401350 <fgetc@plt>
  404500:	cmn	w0, #0x1
  404504:	b.eq	40451c <ferror@plt+0x2f7c>  // b.none
  404508:	sturb	w0, [x29, #-4]
  40450c:	sub	x1, x29, #0x4
  404510:	mov	x0, x19
  404514:	bl	401890 <ferror@plt+0x2f0>
  404518:	b	40458c <ferror@plt+0x2fec>
  40451c:	bl	401550 <__errno_location@plt>
  404520:	ldr	w8, [x0]
  404524:	cmp	w8, #0x4
  404528:	b.ne	4045ec <ferror@plt+0x304c>  // b.any
  40452c:	ldr	x8, [x22, #584]
  404530:	ldr	w9, [x8, #1128]
  404534:	cmp	w9, w24
  404538:	b.eq	404600 <ferror@plt+0x3060>  // b.none
  40453c:	ldr	w9, [x8, #1128]
  404540:	ldrh	w10, [x8, #1138]
  404544:	str	w9, [x8, #1132]
  404548:	tst	w10, w25
  40454c:	b.eq	404608 <ferror@plt+0x3068>  // b.none
  404550:	ldr	x1, [x26, #536]
  404554:	mov	x0, x21
  404558:	bl	402c9c <ferror@plt+0x16fc>
  40455c:	ldr	x8, [x22, #584]
  404560:	ldrh	w9, [x8, #1138]
  404564:	tbnz	w9, #7, 404584 <ferror@plt+0x2fe4>
  404568:	tst	x9, #0x6
  40456c:	b.ne	404584 <ferror@plt+0x2fe4>  // b.any
  404570:	ldrb	w8, [x8, #1141]
  404574:	cbz	w8, 404584 <ferror@plt+0x2fe4>
  404578:	ldr	x1, [x26, #536]
  40457c:	mov	x0, x20
  404580:	bl	402c9c <ferror@plt+0x16fc>
  404584:	ldr	x0, [x26, #536]
  404588:	bl	403040 <ferror@plt+0x1aa0>
  40458c:	ldr	x8, [x22, #584]
  404590:	ldr	w9, [x8, #1128]
  404594:	ldr	w8, [x8, #1132]
  404598:	cmp	w9, w8
  40459c:	b.ne	4045ac <ferror@plt+0x300c>  // b.any
  4045a0:	ldurb	w8, [x29, #-4]
  4045a4:	cmp	w8, #0xa
  4045a8:	b.ne	4044f8 <ferror@plt+0x2f58>  // b.any
  4045ac:	mov	x0, x19
  4045b0:	mov	w1, wzr
  4045b4:	bl	401950 <ferror@plt+0x3b0>
  4045b8:	ldr	x8, [x22, #584]
  4045bc:	ldr	w9, [x8, #1128]
  4045c0:	ldr	w8, [x8, #1132]
  4045c4:	cmp	w9, w8
  4045c8:	cset	w8, ne  // ne = any
  4045cc:	lsl	w0, w8, #3
  4045d0:	ldp	x20, x19, [sp, #80]
  4045d4:	ldp	x22, x21, [sp, #64]
  4045d8:	ldp	x24, x23, [sp, #48]
  4045dc:	ldp	x26, x25, [sp, #32]
  4045e0:	ldp	x29, x30, [sp, #16]
  4045e4:	add	sp, sp, #0x60
  4045e8:	ret
  4045ec:	mov	x0, x19
  4045f0:	mov	w1, wzr
  4045f4:	bl	401950 <ferror@plt+0x3b0>
  4045f8:	mov	w0, #0x5                   	// #5
  4045fc:	b	4045d0 <ferror@plt+0x3030>
  404600:	mov	w0, #0x7                   	// #7
  404604:	b	4045d0 <ferror@plt+0x3030>
  404608:	mov	w0, #0x8                   	// #8
  40460c:	b	4045d0 <ferror@plt+0x3030>
  404610:	stp	x29, x30, [sp, #-48]!
  404614:	stp	x22, x21, [sp, #16]
  404618:	stp	x20, x19, [sp, #32]
  40461c:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  404620:	ldr	x8, [x8, #560]
  404624:	mov	x20, x0
  404628:	mov	x29, sp
  40462c:	mov	x19, x1
  404630:	mov	x0, x8
  404634:	bl	403040 <ferror@plt+0x1aa0>
  404638:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  40463c:	ldr	x8, [x8, #584]
  404640:	mov	x1, x20
  404644:	mov	x2, x19
  404648:	add	x0, x8, #0x4f0
  40464c:	bl	4159e4 <ferror@plt+0x14444>
  404650:	mov	w19, w0
  404654:	cmp	w0, #0x5
  404658:	b.eq	404660 <ferror@plt+0x30c0>  // b.none
  40465c:	cbnz	w19, 4046c4 <ferror@plt+0x3124>
  404660:	ldr	x8, [x20, #8]
  404664:	subs	x21, x8, #0x1
  404668:	b.eq	4046c4 <ferror@plt+0x3124>  // b.none
  40466c:	ldr	x20, [x20]
  404670:	b	404688 <ferror@plt+0x30e8>
  404674:	cmp	w22, #0x7e
  404678:	b.hi	4046a4 <ferror@plt+0x3104>  // b.pmore
  40467c:	subs	x21, x21, #0x1
  404680:	add	x20, x20, #0x1
  404684:	b.eq	4046c4 <ferror@plt+0x3124>  // b.none
  404688:	ldrb	w22, [x20]
  40468c:	cmp	x22, #0x1f
  404690:	b.hi	404674 <ferror@plt+0x30d4>  // b.pmore
  404694:	bl	401460 <__ctype_b_loc@plt>
  404698:	ldr	x8, [x0]
  40469c:	ldrh	w8, [x8, x22, lsl #1]
  4046a0:	tbnz	w8, #13, 40467c <ferror@plt+0x30dc>
  4046a4:	ldp	x20, x19, [sp, #32]
  4046a8:	ldp	x22, x21, [sp, #16]
  4046ac:	adrp	x2, 41a000 <ferror@plt+0x18a60>
  4046b0:	add	x2, x2, #0xd8
  4046b4:	mov	w0, #0x7                   	// #7
  4046b8:	mov	x1, xzr
  4046bc:	ldp	x29, x30, [sp], #48
  4046c0:	b	402d44 <ferror@plt+0x17a4>
  4046c4:	mov	w0, w19
  4046c8:	ldp	x20, x19, [sp, #32]
  4046cc:	ldp	x22, x21, [sp, #16]
  4046d0:	ldp	x29, x30, [sp], #48
  4046d4:	ret
  4046d8:	sub	sp, sp, #0xc0
  4046dc:	stp	x22, x21, [sp, #160]
  4046e0:	mov	x21, x1
  4046e4:	adrp	x1, 41a000 <ferror@plt+0x18a60>
  4046e8:	add	x1, x1, #0x16f
  4046ec:	stp	x29, x30, [sp, #128]
  4046f0:	stp	x24, x23, [sp, #144]
  4046f4:	stp	x20, x19, [sp, #176]
  4046f8:	add	x29, sp, #0x80
  4046fc:	mov	x19, x0
  404700:	bl	401300 <fopen@plt>
  404704:	cbz	x0, 404740 <ferror@plt+0x31a0>
  404708:	mov	x20, x0
  40470c:	bl	4012e0 <fileno@plt>
  404710:	mov	w1, w0
  404714:	mov	x2, sp
  404718:	mov	w0, wzr
  40471c:	bl	401510 <__fxstat@plt>
  404720:	cmn	w0, #0x1
  404724:	b.eq	4047c4 <ferror@plt+0x3224>  // b.none
  404728:	ldr	w8, [sp, #16]
  40472c:	and	w8, w8, #0xf000
  404730:	cmp	w8, #0x4, lsl #12
  404734:	b.ne	404748 <ferror@plt+0x31a8>  // b.any
  404738:	mov	w21, #0x8                   	// #8
  40473c:	b	4047c8 <ferror@plt+0x3228>
  404740:	mov	w0, #0x6                   	// #6
  404744:	b	4047d4 <ferror@plt+0x3234>
  404748:	mov	w2, #0x2                   	// #2
  40474c:	mov	x0, x20
  404750:	mov	x1, xzr
  404754:	bl	401410 <fseek@plt>
  404758:	cmn	w0, #0x1
  40475c:	b.eq	4047c4 <ferror@plt+0x3224>  // b.none
  404760:	mov	x0, x20
  404764:	bl	4012a0 <ftell@plt>
  404768:	tbnz	x0, #63, 4047c4 <ferror@plt+0x3224>
  40476c:	mov	x22, x0
  404770:	mov	x0, x20
  404774:	mov	x1, xzr
  404778:	mov	w2, wzr
  40477c:	bl	401410 <fseek@plt>
  404780:	cmn	w0, #0x1
  404784:	b.eq	4047c4 <ferror@plt+0x3224>  // b.none
  404788:	add	x0, x22, #0x1
  40478c:	bl	402fe0 <ferror@plt+0x1a40>
  404790:	mov	w1, #0x1                   	// #1
  404794:	mov	x2, x22
  404798:	mov	x3, x20
  40479c:	str	x0, [x21]
  4047a0:	bl	401430 <fread_unlocked@plt>
  4047a4:	ldr	x23, [x21]
  4047a8:	cmp	x0, x22
  4047ac:	b.ne	404830 <ferror@plt+0x3290>  // b.any
  4047b0:	strb	wzr, [x23, x22]
  4047b4:	cbz	x22, 404840 <ferror@plt+0x32a0>
  4047b8:	ldr	x23, [x21]
  4047bc:	mov	x21, xzr
  4047c0:	b	40480c <ferror@plt+0x326c>
  4047c4:	mov	w21, #0x5                   	// #5
  4047c8:	mov	x0, x20
  4047cc:	bl	4012f0 <fclose@plt>
  4047d0:	mov	w0, w21
  4047d4:	mov	x1, xzr
  4047d8:	mov	x2, x19
  4047dc:	bl	402d44 <ferror@plt+0x17a4>
  4047e0:	ldp	x20, x19, [sp, #176]
  4047e4:	ldp	x22, x21, [sp, #160]
  4047e8:	ldp	x24, x23, [sp, #144]
  4047ec:	ldp	x29, x30, [sp, #128]
  4047f0:	add	sp, sp, #0xc0
  4047f4:	ret
  4047f8:	cmp	w24, #0x7e
  4047fc:	b.hi	404828 <ferror@plt+0x3288>  // b.pmore
  404800:	add	x21, x21, #0x1
  404804:	cmp	x22, x21
  404808:	b.eq	404840 <ferror@plt+0x32a0>  // b.none
  40480c:	ldrb	w24, [x23, x21]
  404810:	cmp	x24, #0x1f
  404814:	b.hi	4047f8 <ferror@plt+0x3258>  // b.pmore
  404818:	bl	401460 <__ctype_b_loc@plt>
  40481c:	ldr	x8, [x0]
  404820:	ldrh	w8, [x8, x24, lsl #1]
  404824:	tbnz	w8, #13, 404800 <ferror@plt+0x3260>
  404828:	mov	w21, #0x7                   	// #7
  40482c:	b	404834 <ferror@plt+0x3294>
  404830:	mov	w21, #0x5                   	// #5
  404834:	mov	x0, x23
  404838:	bl	401480 <free@plt>
  40483c:	b	4047c8 <ferror@plt+0x3228>
  404840:	mov	x0, x20
  404844:	bl	4012f0 <fclose@plt>
  404848:	mov	w0, wzr
  40484c:	b	4047e0 <ferror@plt+0x3240>
  404850:	stp	x29, x30, [sp, #-48]!
  404854:	stp	x20, x19, [sp, #32]
  404858:	mov	x19, x1
  40485c:	mov	w20, w0
  404860:	mov	w0, #0x1                   	// #1
  404864:	mov	w1, #0x8f0                 	// #2288
  404868:	stp	x22, x21, [sp, #16]
  40486c:	mov	x29, sp
  404870:	bl	401390 <calloc@plt>
  404874:	adrp	x21, 42e000 <ferror@plt+0x2ca60>
  404878:	str	x0, [x21, #584]
  40487c:	cbz	x0, 4048d8 <ferror@plt+0x3338>
  404880:	adrp	x1, 417000 <ferror@plt+0x15a60>
  404884:	add	x1, x1, #0xa57
  404888:	mov	w0, #0x6                   	// #6
  40488c:	bl	401590 <setlocale@plt>
  404890:	ldr	x22, [x21, #584]
  404894:	mov	w1, #0x2f                  	// #47
  404898:	str	x0, [x22, #2240]
  40489c:	ldr	x21, [x19]
  4048a0:	mov	x0, x21
  4048a4:	bl	4013e0 <strrchr@plt>
  4048a8:	cmp	x0, #0x0
  4048ac:	csinc	x8, x21, x0, eq  // eq = none
  4048b0:	str	x8, [x22, #1248]
  4048b4:	ldrb	w8, [x8]
  4048b8:	mov	w0, w20
  4048bc:	mov	x1, x19
  4048c0:	cmp	w8, #0x64
  4048c4:	b.ne	4048f0 <ferror@plt+0x3350>  // b.any
  4048c8:	ldp	x20, x19, [sp, #32]
  4048cc:	ldp	x22, x21, [sp, #16]
  4048d0:	ldp	x29, x30, [sp], #48
  4048d4:	b	41219c <ferror@plt+0x10bfc>
  4048d8:	ldp	x20, x19, [sp, #32]
  4048dc:	ldp	x22, x21, [sp, #16]
  4048e0:	mov	w0, #0x4                   	// #4
  4048e4:	mov	x1, xzr
  4048e8:	ldp	x29, x30, [sp], #48
  4048ec:	b	402d44 <ferror@plt+0x17a4>
  4048f0:	ldp	x20, x19, [sp, #32]
  4048f4:	ldp	x22, x21, [sp, #16]
  4048f8:	ldp	x29, x30, [sp], #48
  4048fc:	b	412a64 <ferror@plt+0x114c4>
  404900:	ldr	x8, [x0, #24]
  404904:	ldrb	w9, [x0, #40]
  404908:	cmp	x8, #0x0
  40490c:	sbfx	w8, w9, #0, #1
  404910:	cset	w10, ne  // ne = any
  404914:	sxtw	x8, w8
  404918:	eor	x8, x8, x10
  40491c:	add	x0, x8, x9
  404920:	ret
  404924:	ldr	x8, [x0]
  404928:	mov	w9, #0x1                   	// #1
  40492c:	strb	wzr, [x0, #40]
  404930:	stp	xzr, xzr, [x0, #8]
  404934:	str	x9, [x0, #24]
  404938:	str	w9, [x8]
  40493c:	ret
  404940:	cmp	x0, x1
  404944:	b.eq	404970 <ferror@plt+0x33d0>  // b.none
  404948:	ldr	x11, [x0, #24]
  40494c:	ldr	x14, [x1, #24]
  404950:	cbz	x11, 404978 <ferror@plt+0x33d8>
  404954:	ldrb	w8, [x0, #40]
  404958:	cbz	x14, 404998 <ferror@plt+0x33f8>
  40495c:	ldrb	w9, [x1, #40]
  404960:	cbz	w8, 4049a8 <ferror@plt+0x3408>
  404964:	cbz	w9, 4049b4 <ferror@plt+0x3414>
  404968:	mov	w8, #0x1                   	// #1
  40496c:	b	4049c0 <ferror@plt+0x3420>
  404970:	mov	x0, xzr
  404974:	ret
  404978:	ldrb	w8, [x1, #40]
  40497c:	cmp	x14, #0x0
  404980:	cset	w9, ne  // ne = any
  404984:	eor	x10, x8, #0x1
  404988:	sub	x8, x8, #0x1
  40498c:	eor	x8, x8, x9
  404990:	add	x0, x8, x10
  404994:	ret
  404998:	sbfx	w9, w8, #0, #1
  40499c:	eor	w9, w9, #0x1
  4049a0:	add	x0, x8, w9, sxtw
  4049a4:	ret
  4049a8:	cbz	w9, 4049bc <ferror@plt+0x341c>
  4049ac:	mov	w0, #0x1                   	// #1
  4049b0:	ret
  4049b4:	mov	x0, #0xffffffffffffffff    	// #-1
  4049b8:	ret
  4049bc:	mov	w8, wzr
  4049c0:	ldr	x9, [x0, #8]
  4049c4:	ldr	x10, [x1, #8]
  4049c8:	sub	x11, x11, x9
  4049cc:	sub	x15, x14, x10
  4049d0:	subs	x11, x11, x15
  4049d4:	b.eq	4049e4 <ferror@plt+0x3444>  // b.none
  4049d8:	cmp	w8, #0x0
  4049dc:	cneg	x0, x11, ne  // ne = any
  4049e0:	ret
  4049e4:	subs	x11, x9, x10
  4049e8:	b.ls	4049f8 <ferror@plt+0x3458>  // b.plast
  4049ec:	mov	x12, x0
  4049f0:	mov	x18, x10
  4049f4:	b	404a08 <ferror@plt+0x3468>
  4049f8:	sub	x11, x10, x9
  4049fc:	mov	x12, x1
  404a00:	mov	x18, x9
  404a04:	mov	x1, x0
  404a08:	adrp	x13, 42e000 <ferror@plt+0x2ca60>
  404a0c:	ldr	x13, [x13, #584]
  404a10:	ldr	x12, [x12]
  404a14:	ldr	x17, [x1]
  404a18:	add	x16, x18, x15
  404a1c:	add	x15, x11, x14
  404a20:	ldr	w14, [x13, #1132]
  404a24:	add	x15, x15, x18
  404a28:	sub	x15, x15, x10
  404a2c:	add	x15, x12, x15, lsl #2
  404a30:	sub	x17, x17, #0x4
  404a34:	sub	x0, x15, #0x4
  404a38:	mov	x1, x16
  404a3c:	ldr	w2, [x13, #1128]
  404a40:	mov	x15, x1
  404a44:	sub	x1, x1, #0x1
  404a48:	cmp	x1, x16
  404a4c:	mov	w18, wzr
  404a50:	b.cs	404a6c <ferror@plt+0x34cc>  // b.hs, b.nlast
  404a54:	cmp	w2, w14
  404a58:	b.ne	404a6c <ferror@plt+0x34cc>  // b.any
  404a5c:	ldr	w18, [x0], #-4
  404a60:	ldr	w2, [x17, x15, lsl #2]
  404a64:	subs	w18, w18, w2
  404a68:	b.eq	404a3c <ferror@plt+0x349c>  // b.none
  404a6c:	ldr	w17, [x13, #1128]
  404a70:	mov	x16, #0x8000000000000000    	// #-9223372036854775808
  404a74:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  404a78:	cmp	w17, w14
  404a7c:	b.ne	404b10 <ferror@plt+0x3570>  // b.any
  404a80:	lsr	w17, w18, #31
  404a84:	sbfx	x18, x18, #31, #1
  404a88:	eor	x15, x15, x18
  404a8c:	add	x0, x15, x17
  404a90:	cmp	x0, x16
  404a94:	b.eq	404b10 <ferror@plt+0x3570>  // b.none
  404a98:	cbnz	x0, 404ae0 <ferror@plt+0x3540>
  404a9c:	sub	x15, x11, #0x1
  404aa0:	ldr	w16, [x13, #1128]
  404aa4:	cmp	w16, w14
  404aa8:	b.ne	404b00 <ferror@plt+0x3560>  // b.any
  404aac:	cmp	x15, x11
  404ab0:	b.cs	404b00 <ferror@plt+0x3560>  // b.hs, b.nlast
  404ab4:	ldr	w16, [x12, x15, lsl #2]
  404ab8:	sub	x15, x15, #0x1
  404abc:	cbz	w16, 404aa0 <ferror@plt+0x3500>
  404ac0:	cmp	x9, x10
  404ac4:	cset	w9, hi  // hi = pmore
  404ac8:	eor	w8, w9, w8
  404acc:	eor	w8, w8, #0x1
  404ad0:	sbfx	x9, x8, #0, #1
  404ad4:	eor	x9, x9, #0x1
  404ad8:	add	x0, x9, x8
  404adc:	ret
  404ae0:	cmp	x9, x10
  404ae4:	cset	w9, hi  // hi = pmore
  404ae8:	eor	w8, w9, w8
  404aec:	eor	w8, w8, #0x1
  404af0:	sbfx	x9, x8, #0, #1
  404af4:	eor	x9, x0, x9
  404af8:	add	x0, x9, x8
  404afc:	ret
  404b00:	ldr	w8, [x13, #1128]
  404b04:	cmp	w8, w14
  404b08:	cset	w8, ne  // ne = any
  404b0c:	lsl	x0, x8, #63
  404b10:	ret
  404b14:	stp	x29, x30, [sp, #-64]!
  404b18:	str	x23, [sp, #16]
  404b1c:	stp	x22, x21, [sp, #32]
  404b20:	stp	x20, x19, [sp, #48]
  404b24:	mov	x29, sp
  404b28:	cbz	x1, 404c0c <ferror@plt+0x366c>
  404b2c:	ldp	x21, x8, [x0, #8]
  404b30:	mov	x19, x0
  404b34:	sub	x20, x8, x1
  404b38:	cbz	x21, 404b74 <ferror@plt+0x35d4>
  404b3c:	mov	w1, #0x8                   	// #8
  404b40:	mov	x0, x20
  404b44:	bl	402fb0 <ferror@plt+0x1a10>
  404b48:	mov	x8, #0xe38f                	// #58255
  404b4c:	movk	x8, #0x8e38, lsl #16
  404b50:	movk	x8, #0x38e3, lsl #32
  404b54:	movk	x8, #0xe38e, lsl #48
  404b58:	umulh	x8, x0, x8
  404b5c:	sub	x8, x21, x8, lsr #3
  404b60:	ldr	x9, [x19, #24]
  404b64:	sub	x22, x21, x8
  404b68:	stp	x22, x20, [x19, #8]
  404b6c:	cbnz	x9, 404b88 <ferror@plt+0x35e8>
  404b70:	b	404c0c <ferror@plt+0x366c>
  404b74:	mov	x8, xzr
  404b78:	ldr	x9, [x19, #24]
  404b7c:	sub	x22, x21, x8
  404b80:	stp	x22, x20, [x19, #8]
  404b84:	cbz	x9, 404c0c <ferror@plt+0x366c>
  404b88:	mov	x10, #0xe38f                	// #58255
  404b8c:	movk	x10, #0x8e38, lsl #16
  404b90:	movk	x10, #0x38e3, lsl #32
  404b94:	movk	x10, #0xe38e, lsl #48
  404b98:	sub	x23, x9, x8
  404b9c:	ldr	x21, [x19]
  404ba0:	umulh	x9, x20, x10
  404ba4:	lsr	x9, x9, #3
  404ba8:	add	x9, x9, x9, lsl #3
  404bac:	mov	w11, #0x9                   	// #9
  404bb0:	subs	x9, x20, x9
  404bb4:	add	x1, x21, x8, lsl #2
  404bb8:	sub	x8, x11, x9
  404bbc:	lsl	x2, x23, #2
  404bc0:	mov	x0, x21
  404bc4:	str	x23, [x19, #24]
  404bc8:	csel	x20, xzr, x8, eq  // eq = none
  404bcc:	bl	401260 <memmove@plt>
  404bd0:	cbz	x23, 404c04 <ferror@plt+0x3664>
  404bd4:	adrp	x8, 419000 <ferror@plt+0x17a60>
  404bd8:	add	x8, x8, #0xfd8
  404bdc:	ldr	x8, [x8, x20, lsl #3]
  404be0:	ldr	w9, [x21]
  404be4:	sdiv	w9, w9, w8
  404be8:	mul	w8, w9, w8
  404bec:	str	w8, [x21], #-4
  404bf0:	ldr	w8, [x21, x23, lsl #2]
  404bf4:	cbnz	w8, 404c20 <ferror@plt+0x3680>
  404bf8:	sub	x23, x23, #0x1
  404bfc:	str	x23, [x19, #24]
  404c00:	cbnz	x23, 404bf0 <ferror@plt+0x3650>
  404c04:	strb	wzr, [x19, #40]
  404c08:	str	xzr, [x19, #8]
  404c0c:	ldp	x20, x19, [sp, #48]
  404c10:	ldp	x22, x21, [sp, #32]
  404c14:	ldr	x23, [sp, #16]
  404c18:	ldp	x29, x30, [sp], #64
  404c1c:	ret
  404c20:	cmp	x23, x22
  404c24:	b.cs	404c0c <ferror@plt+0x366c>  // b.hs, b.nlast
  404c28:	str	x22, [x19, #24]
  404c2c:	b	404c0c <ferror@plt+0x366c>
  404c30:	adrp	x3, 405000 <ferror@plt+0x3a60>
  404c34:	add	x3, x3, #0x8a0
  404c38:	mov	w2, #0x1                   	// #1
  404c3c:	b	404c40 <ferror@plt+0x36a0>
  404c40:	stp	x29, x30, [sp, #-96]!
  404c44:	stp	x28, x27, [sp, #16]
  404c48:	stp	x26, x25, [sp, #32]
  404c4c:	stp	x24, x23, [sp, #48]
  404c50:	stp	x22, x21, [sp, #64]
  404c54:	stp	x20, x19, [sp, #80]
  404c58:	mov	x29, sp
  404c5c:	sub	sp, sp, #0x210
  404c60:	ldr	x8, [x0, #24]
  404c64:	mov	x26, x3
  404c68:	mov	x22, x2
  404c6c:	str	xzr, [sp, #184]
  404c70:	cbz	x8, 404d78 <ferror@plt+0x37d8>
  404c74:	mov	x21, x0
  404c78:	str	x1, [sp, #40]
  404c7c:	sub	x0, x29, #0x30
  404c80:	mov	w1, #0x8                   	// #8
  404c84:	mov	x2, xzr
  404c88:	bl	4016bc <ferror@plt+0x11c>
  404c8c:	ldr	x8, [x21, #8]
  404c90:	mov	w19, #0x2                   	// #2
  404c94:	cmp	x8, #0x2
  404c98:	csel	x20, x8, x19, hi  // hi = pmore
  404c9c:	lsl	x0, x20, #2
  404ca0:	bl	402fe0 <ferror@plt+0x1a40>
  404ca4:	ldr	x8, [x21, #24]
  404ca8:	stp	x0, xzr, [x29, #-144]
  404cac:	stp	xzr, x20, [x29, #-120]
  404cb0:	sturb	wzr, [x29, #-104]
  404cb4:	cmp	x8, #0x2
  404cb8:	csel	x19, x8, x19, hi  // hi = pmore
  404cbc:	lsl	x0, x19, #2
  404cc0:	stur	xzr, [x29, #-128]
  404cc4:	bl	402fe0 <ferror@plt+0x1a40>
  404cc8:	sub	x8, x29, #0x60
  404ccc:	cmp	x8, x21
  404cd0:	stp	xzr, x19, [x29, #-72]
  404cd4:	sturb	wzr, [x29, #-56]
  404cd8:	stp	x0, xzr, [x29, #-96]
  404cdc:	stur	xzr, [x29, #-80]
  404ce0:	b.eq	404df8 <ferror@plt+0x3858>  // b.none
  404ce4:	ldr	x8, [x21, #24]
  404ce8:	mov	w9, #0x2                   	// #2
  404cec:	cmp	x8, #0x2
  404cf0:	csel	x20, x8, x9, hi  // hi = pmore
  404cf4:	cmp	x20, x19
  404cf8:	b.ls	404d10 <ferror@plt+0x3770>  // b.plast
  404cfc:	lsl	x1, x20, #2
  404d00:	bl	403000 <ferror@plt+0x1a60>
  404d04:	ldr	x8, [x21, #24]
  404d08:	stur	x0, [x29, #-96]
  404d0c:	stur	x20, [x29, #-64]
  404d10:	ldrb	w9, [x21, #40]
  404d14:	ldur	q0, [x21, #8]
  404d18:	ldr	x1, [x21]
  404d1c:	lsl	x2, x8, #2
  404d20:	stur	x8, [x29, #-72]
  404d24:	sturb	w9, [x29, #-56]
  404d28:	stur	q0, [x29, #-88]
  404d2c:	bl	401250 <memcpy@plt>
  404d30:	ldur	x8, [x29, #-80]
  404d34:	cbz	x8, 404df8 <ferror@plt+0x3858>
  404d38:	ldur	x19, [x29, #-88]
  404d3c:	cbz	x19, 404d90 <ferror@plt+0x37f0>
  404d40:	mov	w1, #0x8                   	// #8
  404d44:	mov	x0, xzr
  404d48:	bl	402fb0 <ferror@plt+0x1a10>
  404d4c:	mov	x8, #0xe38f                	// #58255
  404d50:	movk	x8, #0x8e38, lsl #16
  404d54:	movk	x8, #0x38e3, lsl #32
  404d58:	movk	x8, #0xe38e, lsl #48
  404d5c:	umulh	x8, x0, x8
  404d60:	sub	x8, x19, x8, lsr #3
  404d64:	ldur	x9, [x29, #-72]
  404d68:	sub	x19, x19, x8
  404d6c:	stp	x19, xzr, [x29, #-88]
  404d70:	cbnz	x9, 404da4 <ferror@plt+0x3804>
  404d74:	b	404df8 <ferror@plt+0x3858>
  404d78:	mov	x0, xzr
  404d7c:	mov	x1, x22
  404d80:	mov	w2, wzr
  404d84:	blr	x26
  404d88:	mov	w24, wzr
  404d8c:	b	40587c <ferror@plt+0x42dc>
  404d90:	mov	x8, xzr
  404d94:	ldur	x9, [x29, #-72]
  404d98:	sub	x19, x19, x8
  404d9c:	stp	x19, xzr, [x29, #-88]
  404da0:	cbz	x9, 404df8 <ferror@plt+0x3858>
  404da4:	ldur	x23, [x29, #-96]
  404da8:	sub	x20, x9, x8
  404dac:	lsl	x2, x20, #2
  404db0:	stur	x20, [x29, #-72]
  404db4:	add	x1, x23, x8, lsl #2
  404db8:	mov	x0, x23
  404dbc:	bl	401260 <memmove@plt>
  404dc0:	cbz	x20, 404df0 <ferror@plt+0x3850>
  404dc4:	adrp	x8, 419000 <ferror@plt+0x17a60>
  404dc8:	ldr	x8, [x8, #4056]
  404dcc:	ldr	w9, [x23]
  404dd0:	sdiv	w9, w9, w8
  404dd4:	mul	w8, w9, w8
  404dd8:	str	w8, [x23], #-4
  404ddc:	ldr	w8, [x23, x20, lsl #2]
  404de0:	cbnz	w8, 405060 <ferror@plt+0x3ac0>
  404de4:	sub	x20, x20, #0x1
  404de8:	stur	x20, [x29, #-72]
  404dec:	cbnz	x20, 404ddc <ferror@plt+0x383c>
  404df0:	sturb	wzr, [x29, #-56]
  404df4:	stur	xzr, [x29, #-88]
  404df8:	sub	x1, x29, #0x60
  404dfc:	sub	x2, x29, #0x90
  404e00:	mov	x0, x21
  404e04:	str	x21, [sp, #32]
  404e08:	bl	407cc0 <ferror@plt+0x6720>
  404e0c:	mov	w24, w0
  404e10:	cbnz	w0, 405864 <ferror@plt+0x42c4>
  404e14:	adrp	x28, 42e000 <ferror@plt+0x2ca60>
  404e18:	ldr	x8, [x28, #584]
  404e1c:	ldr	x24, [sp, #40]
  404e20:	ldr	x9, [x8, #2248]
  404e24:	cmp	x9, x24
  404e28:	b.ne	404e3c <ferror@plt+0x389c>  // b.any
  404e2c:	ldr	x27, [x8, #2264]
  404e30:	ldr	x14, [x8, #2272]
  404e34:	cbnz	x14, 404eac <ferror@plt+0x390c>
  404e38:	b	405160 <ferror@plt+0x3bc0>
  404e3c:	adrp	x9, 417000 <ferror@plt+0x15a60>
  404e40:	ldr	q0, [x9, #2672]
  404e44:	mov	w9, #0xca00                	// #51712
  404e48:	movk	w9, #0x3b9a, lsl #16
  404e4c:	orr	x10, x9, #0x1
  404e50:	cmp	x24, x10
  404e54:	mov	x27, xzr
  404e58:	str	q0, [x8, #2256]
  404e5c:	b.cs	404e98 <ferror@plt+0x38f8>  // b.hs, b.nlast
  404e60:	mov	x11, x24
  404e64:	mov	x10, x11
  404e68:	mul	x11, x11, x24
  404e6c:	add	x12, x9, #0x1
  404e70:	cmp	x11, x12
  404e74:	add	x27, x27, #0x1
  404e78:	b.cc	404e64 <ferror@plt+0x38c4>  // b.lo, b.ul, b.last
  404e7c:	str	x10, [x8, #2256]
  404e80:	str	x27, [x8, #2264]
  404e84:	sub	x14, x9, x10
  404e88:	str	x14, [x8, #2272]
  404e8c:	str	x24, [x8, #2248]
  404e90:	cbnz	x14, 404eac <ferror@plt+0x390c>
  404e94:	b	405160 <ferror@plt+0x3bc0>
  404e98:	mov	w10, #0x1                   	// #1
  404e9c:	sub	x14, x9, x10
  404ea0:	str	x14, [x8, #2272]
  404ea4:	str	x24, [x8, #2248]
  404ea8:	cbz	x14, 405160 <ferror@plt+0x3bc0>
  404eac:	ldr	x28, [x8, #2256]
  404eb0:	ldr	w12, [x8, #1128]
  404eb4:	ldr	w9, [x8, #1132]
  404eb8:	str	x22, [sp, #24]
  404ebc:	cmp	w12, w9
  404ec0:	b.ne	405074 <ferror@plt+0x3ad4>  // b.any
  404ec4:	ldur	x11, [x29, #-72]
  404ec8:	mov	w15, #0xca00                	// #51712
  404ecc:	mov	x13, xzr
  404ed0:	mov	x23, xzr
  404ed4:	add	x10, x8, #0x468
  404ed8:	movk	w15, #0x3b9a, lsl #16
  404edc:	mov	x16, #0xffffffffffffffff    	// #-1
  404ee0:	mov	w9, w12
  404ee4:	str	x26, [sp]
  404ee8:	subs	x24, x11, x23
  404eec:	b.ls	405070 <ferror@plt+0x3ad0>  // b.plast
  404ef0:	cmp	x24, #0x2
  404ef4:	b.cs	404f00 <ferror@plt+0x3960>  // b.hs, b.nlast
  404ef8:	mov	w24, wzr
  404efc:	b	405034 <ferror@plt+0x3a94>
  404f00:	ldur	x25, [x29, #-96]
  404f04:	ldr	w12, [x10]
  404f08:	cmp	x24, #0x1
  404f0c:	b.eq	405018 <ferror@plt+0x3a78>  // b.none
  404f10:	cmp	w12, w9
  404f14:	b.ne	405018 <ferror@plt+0x3a78>  // b.any
  404f18:	add	x9, x11, x16
  404f1c:	add	x10, x25, x23, lsl #2
  404f20:	add	x21, x11, x13
  404f24:	lsl	x20, x9, #2
  404f28:	stp	x16, x13, [sp, #8]
  404f2c:	add	x9, x10, x20
  404f30:	ldpsw	x12, x11, [x9, #-4]
  404f34:	madd	x12, x14, x11, x12
  404f38:	udiv	x13, x12, x28
  404f3c:	add	x22, x13, x11
  404f40:	sub	x11, x15, #0x1
  404f44:	msub	w12, w13, w28, w12
  404f48:	cmp	x22, x11
  404f4c:	stur	w12, [x9, #-4]
  404f50:	b.ls	404fe0 <ferror@plt+0x3a40>  // b.plast
  404f54:	cmp	x21, x24
  404f58:	b.ne	404fc8 <ferror@plt+0x3a28>  // b.any
  404f5c:	mov	w1, #0x1                   	// #1
  404f60:	mov	x0, x24
  404f64:	mov	x26, x14
  404f68:	bl	402fb0 <ferror@plt+0x1a10>
  404f6c:	mov	x1, x23
  404f70:	mov	x24, x0
  404f74:	bl	402fb0 <ferror@plt+0x1a10>
  404f78:	ldur	x8, [x29, #-64]
  404f7c:	cmp	x0, #0x2
  404f80:	mov	w9, #0x2                   	// #2
  404f84:	csel	x19, x0, x9, hi  // hi = pmore
  404f88:	cmp	x19, x8
  404f8c:	b.ls	404fa8 <ferror@plt+0x3a08>  // b.plast
  404f90:	lsl	x1, x19, #2
  404f94:	mov	x0, x25
  404f98:	bl	403000 <ferror@plt+0x1a60>
  404f9c:	mov	x25, x0
  404fa0:	stur	x0, [x29, #-96]
  404fa4:	stur	x19, [x29, #-64]
  404fa8:	add	x10, x25, x23, lsl #2
  404fac:	add	x8, x10, x24, lsl #2
  404fb0:	stur	wzr, [x8, #-4]
  404fb4:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  404fb8:	ldr	x8, [x8, #584]
  404fbc:	mov	w15, #0xca00                	// #51712
  404fc0:	mov	x14, x26
  404fc4:	movk	w15, #0x3b9a, lsl #16
  404fc8:	lsl	x9, x21, #2
  404fcc:	ldr	w11, [x10, x9]
  404fd0:	udiv	x12, x22, x15
  404fd4:	msub	x22, x12, x15, x22
  404fd8:	add	w11, w11, w12
  404fdc:	str	w11, [x10, x9]
  404fe0:	str	w22, [x10, x20]
  404fe4:	ldr	w11, [x8, #1128]
  404fe8:	ldr	w9, [x8, #1132]
  404fec:	cmp	x21, #0x2
  404ff0:	b.eq	405004 <ferror@plt+0x3a64>  // b.none
  404ff4:	sub	x21, x21, #0x1
  404ff8:	cmp	w11, w9
  404ffc:	sub	x20, x20, #0x4
  405000:	b.eq	404f2c <ferror@plt+0x398c>  // b.none
  405004:	add	x10, x8, #0x468
  405008:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  40500c:	ldr	x8, [x8, #584]
  405010:	ldp	x13, x22, [sp, #16]
  405014:	ldr	x16, [sp, #8]
  405018:	add	x11, x24, x23
  40501c:	stur	x11, [x29, #-72]
  405020:	ldr	w10, [x10]
  405024:	cmp	w10, w9
  405028:	ldr	w9, [x8, #1132]
  40502c:	cset	w10, ne  // ne = any
  405030:	lsl	w24, w10, #3
  405034:	ldr	w12, [x8, #1128]
  405038:	cbnz	w24, 405054 <ferror@plt+0x3ab4>
  40503c:	add	x23, x23, #0x1
  405040:	add	x10, x8, #0x468
  405044:	sub	x13, x13, #0x1
  405048:	cmp	w12, w9
  40504c:	sub	x16, x16, #0x1
  405050:	b.eq	404ee8 <ferror@plt+0x3948>  // b.none
  405054:	ldr	x26, [sp]
  405058:	cbnz	w24, 405864 <ferror@plt+0x42c4>
  40505c:	b	405074 <ferror@plt+0x3ad4>
  405060:	cmp	x20, x19
  405064:	b.cs	404df8 <ferror@plt+0x3858>  // b.hs, b.nlast
  405068:	stur	x19, [x29, #-72]
  40506c:	b	404df8 <ferror@plt+0x3858>
  405070:	ldr	x26, [sp]
  405074:	ldr	w10, [x8, #1128]
  405078:	cmp	w10, w9
  40507c:	add	x10, x8, #0x468
  405080:	b.ne	405148 <ferror@plt+0x3ba8>  // b.any
  405084:	ldur	x23, [x29, #-72]
  405088:	cbz	x23, 405148 <ferror@plt+0x3ba8>
  40508c:	mov	x20, xzr
  405090:	mov	w19, #0x2                   	// #2
  405094:	ldur	x24, [x29, #-96]
  405098:	add	x21, x20, #0x1
  40509c:	ldr	w9, [x24, x20, lsl #2]
  4050a0:	cmp	w9, w28
  4050a4:	b.lt	405120 <ferror@plt+0x3b80>  // b.tstop
  4050a8:	cmp	x21, x23
  4050ac:	b.ne	405108 <ferror@plt+0x3b68>  // b.any
  4050b0:	mov	w1, #0x1                   	// #1
  4050b4:	mov	x0, x23
  4050b8:	bl	402fb0 <ferror@plt+0x1a10>
  4050bc:	ldur	x8, [x29, #-64]
  4050c0:	cmp	x0, #0x2
  4050c4:	csel	x22, x0, x19, hi  // hi = pmore
  4050c8:	mov	x25, x0
  4050cc:	cmp	x22, x8
  4050d0:	stur	x0, [x29, #-72]
  4050d4:	b.ls	4050f0 <ferror@plt+0x3b50>  // b.plast
  4050d8:	lsl	x1, x22, #2
  4050dc:	mov	x0, x24
  4050e0:	bl	403000 <ferror@plt+0x1a60>
  4050e4:	mov	x24, x0
  4050e8:	stur	x0, [x29, #-96]
  4050ec:	stur	x22, [x29, #-64]
  4050f0:	str	wzr, [x24, x23, lsl #2]
  4050f4:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  4050f8:	ldr	x22, [sp, #24]
  4050fc:	ldr	w9, [x24, x20, lsl #2]
  405100:	ldr	x8, [x8, #584]
  405104:	mov	x23, x25
  405108:	add	x10, x24, x20, lsl #2
  40510c:	ldr	w11, [x10, #4]
  405110:	sdiv	w12, w9, w28
  405114:	msub	w9, w12, w28, w9
  405118:	add	w11, w11, w12
  40511c:	stp	w9, w11, [x10]
  405120:	ldr	w9, [x8, #1128]
  405124:	ldr	w10, [x8, #1132]
  405128:	cmp	w9, w10
  40512c:	b.ne	405140 <ferror@plt+0x3ba0>  // b.any
  405130:	cmp	x21, x23
  405134:	mov	x20, x21
  405138:	b.cc	405094 <ferror@plt+0x3af4>  // b.lo, b.ul, b.last
  40513c:	b	405144 <ferror@plt+0x3ba4>
  405140:	mov	w9, w10
  405144:	add	x10, x8, #0x468
  405148:	ldr	w8, [x10]
  40514c:	cmp	w8, w9
  405150:	b.ne	4057d4 <ferror@plt+0x4234>  // b.any
  405154:	adrp	x28, 42e000 <ferror@plt+0x2ca60>
  405158:	ldr	x8, [x28, #584]
  40515c:	ldr	x24, [sp, #40]
  405160:	ldr	w10, [x8, #1128]
  405164:	ldr	w11, [x8, #1132]
  405168:	cmp	w10, w11
  40516c:	b.ne	405228 <ferror@plt+0x3c88>  // b.any
  405170:	ldur	x9, [x29, #-72]
  405174:	cbz	x9, 405228 <ferror@plt+0x3c88>
  405178:	cbz	x27, 4057dc <ferror@plt+0x423c>
  40517c:	mov	x19, xzr
  405180:	ldur	x11, [x29, #-96]
  405184:	ldrsw	x20, [x11, x19, lsl #2]
  405188:	ldr	w11, [x8, #1128]
  40518c:	cmp	w11, w10
  405190:	b.ne	40520c <ferror@plt+0x3c6c>  // b.any
  405194:	cbnz	w20, 4051a4 <ferror@plt+0x3c04>
  405198:	sub	x10, x9, #0x1
  40519c:	cmp	x19, x10
  4051a0:	b.cs	40520c <ferror@plt+0x3c6c>  // b.hs, b.nlast
  4051a4:	mov	w21, #0x1                   	// #1
  4051a8:	cmp	x27, x21
  4051ac:	b.ne	4051bc <ferror@plt+0x3c1c>  // b.any
  4051b0:	str	x20, [sp, #184]
  4051b4:	mov	x20, xzr
  4051b8:	b	4051cc <ferror@plt+0x3c2c>
  4051bc:	udiv	x8, x20, x24
  4051c0:	msub	x9, x8, x24, x20
  4051c4:	str	x9, [sp, #184]
  4051c8:	mov	x20, x8
  4051cc:	sub	x0, x29, #0x30
  4051d0:	add	x1, sp, #0xb8
  4051d4:	bl	401890 <ferror@plt+0x2f0>
  4051d8:	ldr	x8, [x28, #584]
  4051dc:	cmp	x21, x27
  4051e0:	ldr	w10, [x8, #1128]
  4051e4:	ldur	x9, [x29, #-72]
  4051e8:	b.cs	40520c <ferror@plt+0x3c6c>  // b.hs, b.nlast
  4051ec:	ldr	w11, [x8, #1132]
  4051f0:	cmp	w10, w11
  4051f4:	b.ne	40520c <ferror@plt+0x3c6c>  // b.any
  4051f8:	add	x21, x21, #0x1
  4051fc:	cbnz	x20, 4051a8 <ferror@plt+0x3c08>
  405200:	sub	x10, x9, #0x1
  405204:	cmp	x19, x10
  405208:	b.cc	4051a8 <ferror@plt+0x3c08>  // b.lo, b.ul, b.last
  40520c:	ldr	w10, [x8, #1128]
  405210:	ldr	w11, [x8, #1132]
  405214:	cmp	w10, w11
  405218:	b.ne	405228 <ferror@plt+0x3c88>  // b.any
  40521c:	add	x19, x19, #0x1
  405220:	cmp	x19, x9
  405224:	b.cc	405180 <ferror@plt+0x3be0>  // b.lo, b.ul, b.last
  405228:	ldr	w9, [x8, #1128]
  40522c:	cmp	w9, w11
  405230:	b.ne	405850 <ferror@plt+0x42b0>  // b.any
  405234:	ldr	w10, [x8, #1128]
  405238:	ldr	w9, [x8, #1132]
  40523c:	cmp	w10, w9
  405240:	b.ne	405290 <ferror@plt+0x3cf0>  // b.any
  405244:	ldur	x10, [x29, #-40]
  405248:	cbz	x10, 405290 <ferror@plt+0x3cf0>
  40524c:	mov	x23, xzr
  405250:	sub	x0, x29, #0x30
  405254:	mov	x1, x23
  405258:	bl	401f8c <ferror@plt+0x9ec>
  40525c:	ldr	x0, [x0]
  405260:	mov	x1, x22
  405264:	mov	w2, wzr
  405268:	blr	x26
  40526c:	ldr	x8, [x28, #584]
  405270:	ldr	w10, [x8, #1128]
  405274:	ldr	w9, [x8, #1132]
  405278:	cmp	w10, w9
  40527c:	b.ne	405290 <ferror@plt+0x3cf0>  // b.any
  405280:	ldur	x10, [x29, #-40]
  405284:	add	x23, x23, #0x1
  405288:	cmp	x23, x10
  40528c:	b.cc	405250 <ferror@plt+0x3cb0>  // b.lo, b.ul, b.last
  405290:	ldr	w10, [x8, #1128]
  405294:	cmp	w10, w9
  405298:	b.ne	405850 <ferror@plt+0x42b0>  // b.any
  40529c:	ldr	x20, [sp, #32]
  4052a0:	ldr	x8, [x20, #16]
  4052a4:	cbz	x8, 405810 <ferror@plt+0x4270>
  4052a8:	ldr	x8, [x20, #8]
  4052ac:	mov	w9, #0x2                   	// #2
  4052b0:	mov	w25, #0xca00                	// #51712
  4052b4:	movk	w25, #0x3b9a, lsl #16
  4052b8:	cmp	x8, #0x2
  4052bc:	csel	x19, x8, x9, hi  // hi = pmore
  4052c0:	lsl	x0, x19, #2
  4052c4:	bl	402fe0 <ferror@plt+0x1a40>
  4052c8:	sub	x9, x29, #0xf0
  4052cc:	stp	xzr, x19, [x29, #-168]
  4052d0:	stp	x0, xzr, [x29, #-192]
  4052d4:	add	x8, sp, #0x30
  4052d8:	mov	w19, #0x22                  	// #34
  4052dc:	add	x9, x9, #0x8
  4052e0:	mov	w0, #0x88                  	// #136
  4052e4:	sturb	wzr, [x29, #-152]
  4052e8:	stur	xzr, [x29, #-176]
  4052ec:	sturb	wzr, [x29, #-200]
  4052f0:	stp	xzr, x19, [x29, #-216]
  4052f4:	str	x9, [sp, #24]
  4052f8:	stp	x8, xzr, [x29, #-240]
  4052fc:	stur	xzr, [x29, #-224]
  405300:	bl	402fe0 <ferror@plt+0x1a40>
  405304:	mov	x23, x0
  405308:	str	x0, [sp, #240]
  40530c:	mov	w0, #0x88                  	// #136
  405310:	str	x19, [sp, #272]
  405314:	bl	402fe0 <ferror@plt+0x1a40>
  405318:	stp	xzr, x19, [sp, #216]
  40531c:	mov	w19, #0x1                   	// #1
  405320:	strb	wzr, [sp, #232]
  405324:	stp	x0, xzr, [sp, #192]
  405328:	str	xzr, [sp, #208]
  40532c:	strb	wzr, [sp, #280]
  405330:	stp	xzr, xzr, [sp, #248]
  405334:	str	x19, [sp, #264]
  405338:	str	w19, [x23]
  40533c:	ldr	x0, [x20, #16]
  405340:	mov	w1, #0x8                   	// #8
  405344:	stur	x0, [x29, #-176]
  405348:	bl	402fb0 <ferror@plt+0x1a10>
  40534c:	mov	x10, #0xe38f                	// #58255
  405350:	movk	x10, #0x8e38, lsl #16
  405354:	movk	x10, #0x38e3, lsl #32
  405358:	movk	x10, #0xe38e, lsl #48
  40535c:	ldr	x8, [x28, #584]
  405360:	umulh	x10, x0, x10
  405364:	lsr	x10, x10, #3
  405368:	stur	x10, [x29, #-184]
  40536c:	ldr	w10, [x8, #1132]
  405370:	mov	x12, #0xcccccccccccccccc    	// #-3689348814741910324
  405374:	mov	x9, xzr
  405378:	add	x27, sp, #0xf0
  40537c:	add	x11, sp, #0xc0
  405380:	movk	x12, #0xcccd
  405384:	mov	w21, #0x1                   	// #1
  405388:	b	4053b4 <ferror@plt+0x3e14>
  40538c:	mov	x9, xzr
  405390:	mov	x19, xzr
  405394:	strb	wzr, [x27, #40]
  405398:	str	xzr, [x27, #8]
  40539c:	ldr	w10, [x8, #1128]
  4053a0:	ldr	w11, [x8, #1132]
  4053a4:	mov	w21, wzr
  4053a8:	cmp	w10, w11
  4053ac:	mov	x11, x28
  4053b0:	b.ne	405820 <ferror@plt+0x4280>  // b.any
  4053b4:	ldr	w8, [x8, #1128]
  4053b8:	cmp	w8, w10
  4053bc:	b.ne	405818 <ferror@plt+0x4278>  // b.any
  4053c0:	mov	x28, x27
  4053c4:	mov	x27, x11
  4053c8:	cbz	x19, 405400 <ferror@plt+0x3e60>
  4053cc:	sub	x8, x19, x9
  4053d0:	adds	x8, x8, x8, lsl #3
  4053d4:	b.eq	405414 <ferror@plt+0x3e74>  // b.none
  4053d8:	add	x9, x23, x19, lsl #2
  4053dc:	ldursw	x9, [x9, #-4]
  4053e0:	cbz	w9, 405408 <ferror@plt+0x3e68>
  4053e4:	mov	x10, xzr
  4053e8:	umulh	x11, x9, x12
  4053ec:	cmp	x9, #0x9
  4053f0:	lsr	x9, x11, #3
  4053f4:	add	x10, x10, #0x1
  4053f8:	b.hi	4053e8 <ferror@plt+0x3e48>  // b.pmore
  4053fc:	b	40540c <ferror@plt+0x3e6c>
  405400:	mov	x8, xzr
  405404:	b	405414 <ferror@plt+0x3e74>
  405408:	mov	x10, xzr
  40540c:	add	x8, x8, x10
  405410:	sub	x8, x8, #0x9
  405414:	ldr	x9, [sp, #32]
  405418:	ldr	x9, [x9, #16]
  40541c:	add	x9, x9, #0x1
  405420:	cmp	x8, x9
  405424:	b.cs	405818 <ferror@plt+0x4278>  // b.hs, b.nlast
  405428:	ldur	x19, [x29, #-120]
  40542c:	ldur	x8, [x29, #-160]
  405430:	mov	w10, #0x2                   	// #2
  405434:	add	x9, x19, #0x1
  405438:	cmp	x9, #0x2
  40543c:	csinc	x20, x10, x19, ls  // ls = plast
  405440:	cmp	x20, x8
  405444:	b.ls	405468 <ferror@plt+0x3ec8>  // b.plast
  405448:	ldur	x0, [x29, #-192]
  40544c:	lsl	x1, x20, #2
  405450:	bl	403000 <ferror@plt+0x1a60>
  405454:	ldur	x19, [x29, #-120]
  405458:	mov	x8, x20
  40545c:	stur	x0, [x29, #-192]
  405460:	stur	x20, [x29, #-160]
  405464:	add	x9, x19, #0x1
  405468:	cmp	x9, x8
  40546c:	b.ls	40549c <ferror@plt+0x3efc>  // b.plast
  405470:	cmp	x9, #0x2
  405474:	mov	w10, #0x2                   	// #2
  405478:	csel	x20, x9, x10, hi  // hi = pmore
  40547c:	cmp	x20, x8
  405480:	b.ls	40549c <ferror@plt+0x3efc>  // b.plast
  405484:	ldur	x0, [x29, #-192]
  405488:	lsl	x1, x20, #2
  40548c:	bl	403000 <ferror@plt+0x1a60>
  405490:	mov	x8, x20
  405494:	stur	x0, [x29, #-192]
  405498:	stur	x20, [x29, #-160]
  40549c:	ldur	x23, [x29, #-192]
  4054a0:	lsl	x2, x8, #2
  4054a4:	mov	w1, wzr
  4054a8:	mov	x0, x23
  4054ac:	bl	401360 <memset@plt>
  4054b0:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  4054b4:	ldr	x8, [x8, #584]
  4054b8:	mov	x9, xzr
  4054bc:	ldr	w10, [x8, #1128]
  4054c0:	ldr	w11, [x8, #1132]
  4054c4:	cbz	x19, 405538 <ferror@plt+0x3f98>
  4054c8:	cmp	w10, w11
  4054cc:	mov	x10, x9
  4054d0:	b.ne	405514 <ferror@plt+0x3f74>  // b.any
  4054d4:	ldur	x12, [x29, #-144]
  4054d8:	mov	x10, xzr
  4054dc:	mov	x9, xzr
  4054e0:	lsl	x11, x10, #2
  4054e4:	ldrsw	x13, [x12, x11]
  4054e8:	add	x10, x10, #0x1
  4054ec:	cmp	x10, x19
  4054f0:	madd	x13, x13, x24, x9
  4054f4:	udiv	x9, x13, x25
  4054f8:	msub	w13, w9, w25, w13
  4054fc:	str	w13, [x23, x11]
  405500:	ldr	w13, [x8, #1128]
  405504:	ldr	w11, [x8, #1132]
  405508:	b.cs	405514 <ferror@plt+0x3f74>  // b.hs, b.nlast
  40550c:	cmp	w13, w11
  405510:	b.eq	4054e0 <ferror@plt+0x3f40>  // b.none
  405514:	ldr	w12, [x8, #1128]
  405518:	cmp	w12, w11
  40551c:	b.ne	405548 <ferror@plt+0x3fa8>  // b.any
  405520:	cmp	x9, #0x0
  405524:	str	w9, [x23, x10, lsl #2]
  405528:	cinc	x9, x19, ne  // ne = any
  40552c:	stur	x9, [x29, #-168]
  405530:	cbnz	x9, 405550 <ferror@plt+0x3fb0>
  405534:	b	40556c <ferror@plt+0x3fcc>
  405538:	mov	x10, x9
  40553c:	ldr	w12, [x8, #1128]
  405540:	cmp	w12, w11
  405544:	b.eq	405520 <ferror@plt+0x3f80>  // b.none
  405548:	ldur	x9, [x29, #-168]
  40554c:	cbz	x9, 40556c <ferror@plt+0x3fcc>
  405550:	ldur	x10, [x29, #-192]
  405554:	sub	x10, x10, #0x4
  405558:	ldr	w11, [x10, x9, lsl #2]
  40555c:	cbnz	w11, 40563c <ferror@plt+0x409c>
  405560:	sub	x9, x9, #0x1
  405564:	stur	x9, [x29, #-168]
  405568:	cbnz	x9, 405558 <ferror@plt+0x3fb8>
  40556c:	mov	x10, xzr
  405570:	mov	x9, xzr
  405574:	sturb	wzr, [x29, #-152]
  405578:	stur	xzr, [x29, #-184]
  40557c:	ldr	w11, [x8, #1128]
  405580:	ldr	w8, [x8, #1132]
  405584:	cmp	w11, w8
  405588:	b.ne	405820 <ferror@plt+0x4280>  // b.any
  40558c:	cmp	x9, x10
  405590:	b.cs	40559c <ferror@plt+0x3ffc>  // b.hs, b.nlast
  405594:	mov	x9, x10
  405598:	stur	x10, [x29, #-168]
  40559c:	ldurb	w8, [x29, #-152]
  4055a0:	cbz	w8, 4055b8 <ferror@plt+0x4018>
  4055a4:	mov	w0, wzr
  4055a8:	mov	x1, xzr
  4055ac:	bl	402d44 <ferror@plt+0x17a4>
  4055b0:	cbz	w0, 4055fc <ferror@plt+0x405c>
  4055b4:	b	405828 <ferror@plt+0x4288>
  4055b8:	ldur	x8, [x29, #-192]
  4055bc:	mov	x19, xzr
  4055c0:	sub	x8, x8, #0x4
  4055c4:	cmp	x9, x10
  4055c8:	b.ls	4057cc <ferror@plt+0x422c>  // b.plast
  4055cc:	umulh	x11, x19, x25
  4055d0:	cmp	xzr, x11
  4055d4:	b.ne	4055ec <ferror@plt+0x404c>  // b.any
  4055d8:	ldrsw	x11, [x8, x9, lsl #2]
  4055dc:	mul	x12, x19, x25
  4055e0:	sub	x9, x9, #0x1
  4055e4:	adds	x19, x12, x11
  4055e8:	b.cc	4055c4 <ferror@plt+0x4024>  // b.lo, b.ul, b.last
  4055ec:	mov	w0, #0x2                   	// #2
  4055f0:	mov	x1, xzr
  4055f4:	bl	402d44 <ferror@plt+0x17a4>
  4055f8:	cbnz	w0, 405828 <ferror@plt+0x4288>
  4055fc:	ldr	x19, [sp, #184]
  405600:	ldr	x8, [sp, #24]
  405604:	sturb	wzr, [x29, #-200]
  405608:	stp	xzr, xzr, [x8]
  40560c:	str	xzr, [x8, #16]
  405610:	cbz	x19, 40567c <ferror@plt+0x40dc>
  405614:	ldur	x8, [x29, #-208]
  405618:	cmp	x8, #0x21
  40561c:	b.cs	405654 <ferror@plt+0x40b4>  // b.hs, b.nlast
  405620:	ldur	x0, [x29, #-240]
  405624:	mov	w1, #0x84                  	// #132
  405628:	bl	403000 <ferror@plt+0x1a60>
  40562c:	mov	w8, #0x21                  	// #33
  405630:	stur	x0, [x29, #-240]
  405634:	stur	x8, [x29, #-208]
  405638:	b	405658 <ferror@plt+0x40b8>
  40563c:	ldur	x10, [x29, #-184]
  405640:	cmp	x9, x10
  405644:	b.cs	40557c <ferror@plt+0x3fdc>  // b.hs, b.nlast
  405648:	mov	x9, x10
  40564c:	stur	x10, [x29, #-168]
  405650:	b	40557c <ferror@plt+0x3fdc>
  405654:	ldur	x0, [x29, #-240]
  405658:	mov	x8, xzr
  40565c:	udiv	x9, x19, x25
  405660:	msub	w10, w9, w25, w19
  405664:	cmp	x19, x25
  405668:	str	w10, [x0, x8, lsl #2]
  40566c:	add	x8, x8, #0x1
  405670:	mov	x19, x9
  405674:	b.cs	40565c <ferror@plt+0x40bc>  // b.hs, b.nlast
  405678:	stur	x8, [x29, #-216]
  40567c:	sub	x0, x29, #0xc0
  405680:	sub	x1, x29, #0xf0
  405684:	sub	x2, x29, #0x90
  405688:	bl	407cc0 <ferror@plt+0x6720>
  40568c:	cbnz	w0, 405828 <ferror@plt+0x4288>
  405690:	ldr	x0, [sp, #184]
  405694:	and	w2, w21, #0x1
  405698:	mov	x1, x22
  40569c:	blr	x26
  4056a0:	ldr	x19, [x28, #24]
  4056a4:	ldr	x8, [x27, #32]
  4056a8:	add	x9, x19, #0x1
  4056ac:	cmp	x9, x8
  4056b0:	b.ls	4056e8 <ferror@plt+0x4148>  // b.plast
  4056b4:	ldr	x24, [sp, #40]
  4056b8:	cmp	x9, #0x2
  4056bc:	mov	w10, #0x2                   	// #2
  4056c0:	csel	x20, x9, x10, hi  // hi = pmore
  4056c4:	cmp	x20, x8
  4056c8:	b.ls	4056ec <ferror@plt+0x414c>  // b.plast
  4056cc:	ldr	x0, [x27]
  4056d0:	lsl	x1, x20, #2
  4056d4:	bl	403000 <ferror@plt+0x1a60>
  4056d8:	mov	x8, x20
  4056dc:	str	x0, [x27]
  4056e0:	str	x20, [x27, #32]
  4056e4:	b	4056ec <ferror@plt+0x414c>
  4056e8:	ldr	x24, [sp, #40]
  4056ec:	ldr	x23, [x27]
  4056f0:	lsl	x2, x8, #2
  4056f4:	mov	w1, wzr
  4056f8:	mov	x0, x23
  4056fc:	bl	401360 <memset@plt>
  405700:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  405704:	ldr	x8, [x8, #584]
  405708:	mov	x9, xzr
  40570c:	ldr	w10, [x8, #1128]
  405710:	ldr	w11, [x8, #1132]
  405714:	cbz	x19, 405768 <ferror@plt+0x41c8>
  405718:	cmp	w10, w11
  40571c:	mov	x10, x9
  405720:	b.ne	40576c <ferror@plt+0x41cc>  // b.any
  405724:	ldr	x12, [x28]
  405728:	mov	x10, xzr
  40572c:	mov	x9, xzr
  405730:	lsl	x11, x10, #2
  405734:	ldrsw	x13, [x12, x11]
  405738:	add	x10, x10, #0x1
  40573c:	cmp	x10, x19
  405740:	madd	x13, x13, x24, x9
  405744:	udiv	x9, x13, x25
  405748:	msub	w13, w9, w25, w13
  40574c:	str	w13, [x23, x11]
  405750:	ldr	w13, [x8, #1128]
  405754:	ldr	w11, [x8, #1132]
  405758:	b.cs	40576c <ferror@plt+0x41cc>  // b.hs, b.nlast
  40575c:	cmp	w13, w11
  405760:	b.eq	405730 <ferror@plt+0x4190>  // b.none
  405764:	b	40576c <ferror@plt+0x41cc>
  405768:	mov	x10, x9
  40576c:	ldr	w12, [x8, #1128]
  405770:	cmp	w12, w11
  405774:	b.ne	405788 <ferror@plt+0x41e8>  // b.any
  405778:	cmp	x9, #0x0
  40577c:	str	w9, [x23, x10, lsl #2]
  405780:	cinc	x9, x19, ne  // ne = any
  405784:	str	x9, [x27, #24]
  405788:	ldr	x19, [x27, #24]
  40578c:	mov	x12, #0xcccccccccccccccc    	// #-3689348814741910324
  405790:	movk	x12, #0xcccd
  405794:	cbz	x19, 40538c <ferror@plt+0x3dec>
  405798:	sub	x9, x23, #0x4
  40579c:	ldr	w10, [x9, x19, lsl #2]
  4057a0:	cbnz	w10, 4057b4 <ferror@plt+0x4214>
  4057a4:	sub	x19, x19, #0x1
  4057a8:	str	x19, [x27, #24]
  4057ac:	cbnz	x19, 40579c <ferror@plt+0x41fc>
  4057b0:	b	40538c <ferror@plt+0x3dec>
  4057b4:	ldr	x9, [x27, #8]
  4057b8:	cmp	x19, x9
  4057bc:	b.cs	40539c <ferror@plt+0x3dfc>  // b.hs, b.nlast
  4057c0:	mov	x19, x9
  4057c4:	str	x9, [x27, #24]
  4057c8:	b	40539c <ferror@plt+0x3dfc>
  4057cc:	str	x19, [sp, #184]
  4057d0:	b	405600 <ferror@plt+0x4060>
  4057d4:	mov	w24, #0x8                   	// #8
  4057d8:	b	405864 <ferror@plt+0x42c4>
  4057dc:	mov	w11, #0x1                   	// #1
  4057e0:	ldr	wzr, [x8, #1128]
  4057e4:	ldr	w12, [x8, #1128]
  4057e8:	cmp	w12, w10
  4057ec:	b.ne	4057fc <ferror@plt+0x425c>  // b.any
  4057f0:	cmp	x11, x9
  4057f4:	add	x11, x11, #0x1
  4057f8:	b.cc	4057e0 <ferror@plt+0x4240>  // b.lo, b.ul, b.last
  4057fc:	mov	w11, w10
  405800:	ldr	w9, [x8, #1128]
  405804:	cmp	w9, w11
  405808:	b.eq	405234 <ferror@plt+0x3c94>  // b.none
  40580c:	b	405850 <ferror@plt+0x42b0>
  405810:	mov	w24, wzr
  405814:	b	405864 <ferror@plt+0x42c4>
  405818:	mov	w24, wzr
  40581c:	b	40582c <ferror@plt+0x428c>
  405820:	mov	w24, #0x8                   	// #8
  405824:	b	40582c <ferror@plt+0x428c>
  405828:	mov	w24, w0
  40582c:	ldr	x0, [sp, #192]
  405830:	bl	401480 <free@plt>
  405834:	ldr	x0, [sp, #240]
  405838:	bl	401480 <free@plt>
  40583c:	ldur	x0, [x29, #-192]
  405840:	bl	401480 <free@plt>
  405844:	cbnz	w24, 405864 <ferror@plt+0x42c4>
  405848:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  40584c:	ldr	x8, [x8, #584]
  405850:	ldr	w9, [x8, #1128]
  405854:	ldr	w8, [x8, #1132]
  405858:	cmp	w9, w8
  40585c:	cset	w8, ne  // ne = any
  405860:	lsl	w24, w8, #3
  405864:	ldur	x0, [x29, #-144]
  405868:	bl	401480 <free@plt>
  40586c:	ldur	x0, [x29, #-96]
  405870:	bl	401480 <free@plt>
  405874:	sub	x0, x29, #0x30
  405878:	bl	401fa4 <ferror@plt+0xa04>
  40587c:	mov	w0, w24
  405880:	add	sp, sp, #0x210
  405884:	ldp	x20, x19, [sp, #80]
  405888:	ldp	x22, x21, [sp, #64]
  40588c:	ldp	x24, x23, [sp, #48]
  405890:	ldp	x26, x25, [sp, #32]
  405894:	ldp	x28, x27, [sp, #16]
  405898:	ldp	x29, x30, [sp], #96
  40589c:	ret
  4058a0:	and	w0, w0, #0xff
  4058a4:	b	402cd4 <ferror@plt+0x1734>
  4058a8:	stp	xzr, x2, [x0, #24]
  4058ac:	strb	wzr, [x0, #40]
  4058b0:	stp	x1, xzr, [x0]
  4058b4:	str	xzr, [x0, #16]
  4058b8:	ret
  4058bc:	stp	x29, x30, [sp, #-32]!
  4058c0:	cmp	x1, #0x2
  4058c4:	mov	w8, #0x2                   	// #2
  4058c8:	stp	x20, x19, [sp, #16]
  4058cc:	csel	x20, x1, x8, hi  // hi = pmore
  4058d0:	mov	x19, x0
  4058d4:	lsl	x0, x20, #2
  4058d8:	mov	x29, sp
  4058dc:	bl	402fe0 <ferror@plt+0x1a40>
  4058e0:	stp	xzr, x20, [x19, #24]
  4058e4:	strb	wzr, [x19, #40]
  4058e8:	stp	x0, xzr, [x19]
  4058ec:	str	xzr, [x19, #16]
  4058f0:	ldp	x20, x19, [sp, #16]
  4058f4:	ldp	x29, x30, [sp], #32
  4058f8:	ret
  4058fc:	ldr	x0, [x0]
  405900:	b	401480 <free@plt>
  405904:	cmp	x0, x1
  405908:	b.eq	405984 <ferror@plt+0x43e4>  // b.none
  40590c:	stp	x29, x30, [sp, #-48]!
  405910:	stp	x20, x19, [sp, #32]
  405914:	ldr	x8, [x1, #24]
  405918:	ldr	x10, [x0, #32]
  40591c:	mov	x20, x0
  405920:	ldr	x0, [x0]
  405924:	mov	w9, #0x2                   	// #2
  405928:	cmp	x8, #0x2
  40592c:	str	x21, [sp, #16]
  405930:	csel	x21, x8, x9, hi  // hi = pmore
  405934:	mov	x19, x1
  405938:	cmp	x21, x10
  40593c:	mov	x29, sp
  405940:	b.ls	405958 <ferror@plt+0x43b8>  // b.plast
  405944:	lsl	x1, x21, #2
  405948:	bl	403000 <ferror@plt+0x1a60>
  40594c:	str	x0, [x20]
  405950:	str	x21, [x20, #32]
  405954:	ldr	x8, [x19, #24]
  405958:	str	x8, [x20, #24]
  40595c:	ldrb	w9, [x19, #40]
  405960:	ldr	x21, [sp, #16]
  405964:	lsl	x2, x8, #2
  405968:	strb	w9, [x20, #40]
  40596c:	ldur	q0, [x19, #8]
  405970:	stur	q0, [x20, #8]
  405974:	ldr	x1, [x19]
  405978:	ldp	x20, x19, [sp, #32]
  40597c:	ldp	x29, x30, [sp], #48
  405980:	b	401250 <memcpy@plt>
  405984:	ret
  405988:	stp	x29, x30, [sp, #-48]!
  40598c:	stp	x22, x21, [sp, #16]
  405990:	stp	x20, x19, [sp, #32]
  405994:	ldr	x8, [x1, #24]
  405998:	mov	w9, #0x2                   	// #2
  40599c:	mov	x20, x0
  4059a0:	mov	x29, sp
  4059a4:	cmp	x8, #0x2
  4059a8:	csel	x21, x8, x9, hi  // hi = pmore
  4059ac:	lsl	x0, x21, #2
  4059b0:	mov	x19, x1
  4059b4:	bl	402fe0 <ferror@plt+0x1a40>
  4059b8:	cmp	x20, x19
  4059bc:	stp	xzr, x21, [x20, #24]
  4059c0:	strb	wzr, [x20, #40]
  4059c4:	stp	x0, xzr, [x20]
  4059c8:	str	xzr, [x20, #16]
  4059cc:	b.eq	405a28 <ferror@plt+0x4488>  // b.none
  4059d0:	ldr	x8, [x19, #24]
  4059d4:	mov	w9, #0x2                   	// #2
  4059d8:	cmp	x8, #0x2
  4059dc:	csel	x22, x8, x9, hi  // hi = pmore
  4059e0:	cmp	x22, x21
  4059e4:	b.ls	4059fc <ferror@plt+0x445c>  // b.plast
  4059e8:	lsl	x1, x22, #2
  4059ec:	bl	403000 <ferror@plt+0x1a60>
  4059f0:	str	x0, [x20]
  4059f4:	str	x22, [x20, #32]
  4059f8:	ldr	x8, [x19, #24]
  4059fc:	str	x8, [x20, #24]
  405a00:	ldrb	w9, [x19, #40]
  405a04:	lsl	x2, x8, #2
  405a08:	strb	w9, [x20, #40]
  405a0c:	ldur	q0, [x19, #8]
  405a10:	stur	q0, [x20, #8]
  405a14:	ldr	x1, [x19]
  405a18:	ldp	x20, x19, [sp, #32]
  405a1c:	ldp	x22, x21, [sp, #16]
  405a20:	ldp	x29, x30, [sp], #48
  405a24:	b	401250 <memcpy@plt>
  405a28:	ldp	x20, x19, [sp, #32]
  405a2c:	ldp	x22, x21, [sp, #16]
  405a30:	ldp	x29, x30, [sp], #48
  405a34:	ret
  405a38:	stp	x29, x30, [sp, #-48]!
  405a3c:	stp	x20, x19, [sp, #32]
  405a40:	mov	x19, x0
  405a44:	mov	w0, #0x10                  	// #16
  405a48:	str	x21, [sp, #16]
  405a4c:	mov	x29, sp
  405a50:	mov	x20, x1
  405a54:	bl	402fe0 <ferror@plt+0x1a40>
  405a58:	mov	w8, #0x4                   	// #4
  405a5c:	strb	wzr, [x19, #40]
  405a60:	stp	x0, xzr, [x19]
  405a64:	stp	xzr, x8, [x19, #24]
  405a68:	str	xzr, [x19, #16]
  405a6c:	cbz	x20, 405ab0 <ferror@plt+0x4510>
  405a70:	mov	w21, #0xca00                	// #51712
  405a74:	mov	w1, #0x84                  	// #132
  405a78:	movk	w21, #0x3b9a, lsl #16
  405a7c:	bl	403000 <ferror@plt+0x1a60>
  405a80:	mov	x8, xzr
  405a84:	mov	w9, #0x21                  	// #33
  405a88:	str	x0, [x19]
  405a8c:	str	x9, [x19, #32]
  405a90:	udiv	x9, x20, x21
  405a94:	msub	w10, w9, w21, w20
  405a98:	cmp	x20, x21
  405a9c:	str	w10, [x0, x8, lsl #2]
  405aa0:	add	x8, x8, #0x1
  405aa4:	mov	x20, x9
  405aa8:	b.cs	405a90 <ferror@plt+0x44f0>  // b.hs, b.nlast
  405aac:	str	x8, [x19, #24]
  405ab0:	ldp	x20, x19, [sp, #32]
  405ab4:	ldr	x21, [sp, #16]
  405ab8:	ldp	x29, x30, [sp], #48
  405abc:	ret
  405ac0:	stp	x29, x30, [sp, #-32]!
  405ac4:	stp	x20, x19, [sp, #16]
  405ac8:	mov	x29, sp
  405acc:	strb	wzr, [x0, #40]
  405ad0:	stp	xzr, xzr, [x0, #16]
  405ad4:	str	xzr, [x0, #8]
  405ad8:	cbz	x1, 405b3c <ferror@plt+0x459c>
  405adc:	ldr	x8, [x0, #32]
  405ae0:	mov	x20, x1
  405ae4:	mov	x19, x0
  405ae8:	cmp	x8, #0x21
  405aec:	b.cs	405b0c <ferror@plt+0x456c>  // b.hs, b.nlast
  405af0:	ldr	x0, [x19]
  405af4:	mov	w1, #0x84                  	// #132
  405af8:	bl	403000 <ferror@plt+0x1a60>
  405afc:	mov	w8, #0x21                  	// #33
  405b00:	str	x0, [x19]
  405b04:	str	x8, [x19, #32]
  405b08:	b	405b10 <ferror@plt+0x4570>
  405b0c:	ldr	x0, [x19]
  405b10:	mov	w9, #0xca00                	// #51712
  405b14:	mov	x8, xzr
  405b18:	movk	w9, #0x3b9a, lsl #16
  405b1c:	udiv	x10, x20, x9
  405b20:	msub	w11, w10, w9, w20
  405b24:	cmp	x20, x9
  405b28:	str	w11, [x0, x8, lsl #2]
  405b2c:	add	x8, x8, #0x1
  405b30:	mov	x20, x10
  405b34:	b.cs	405b1c <ferror@plt+0x457c>  // b.hs, b.nlast
  405b38:	str	x8, [x19, #24]
  405b3c:	ldp	x20, x19, [sp, #16]
  405b40:	ldp	x29, x30, [sp], #32
  405b44:	ret
  405b48:	ldr	x0, [x0, #16]
  405b4c:	ret
  405b50:	ldr	x9, [x0, #24]
  405b54:	cbz	x9, 405bf8 <ferror@plt+0x4658>
  405b58:	ldr	x8, [x0, #8]
  405b5c:	subs	x8, x9, x8
  405b60:	b.ne	405c00 <ferror@plt+0x4660>  // b.any
  405b64:	ldr	x10, [x0]
  405b68:	add	x8, x9, x9, lsl #3
  405b6c:	sub	x12, x9, #0x1
  405b70:	sub	x13, x8, #0x9
  405b74:	mov	x11, x12
  405b78:	cmp	x12, x9
  405b7c:	mov	x8, x13
  405b80:	b.cs	405b94 <ferror@plt+0x45f4>  // b.hs, b.nlast
  405b84:	ldr	w14, [x10, x11, lsl #2]
  405b88:	sub	x12, x11, #0x1
  405b8c:	sub	x13, x8, #0x9
  405b90:	cbz	w14, 405b74 <ferror@plt+0x45d4>
  405b94:	ldr	x9, [x0, #16]
  405b98:	mov	x12, #0xe38f                	// #58255
  405b9c:	movk	x12, #0x8e38, lsl #16
  405ba0:	movk	x12, #0x38e3, lsl #32
  405ba4:	movk	x12, #0xe38e, lsl #48
  405ba8:	ldrsw	x11, [x10, x11, lsl #2]
  405bac:	umulh	x10, x9, x12
  405bb0:	lsr	x10, x10, #3
  405bb4:	add	x10, x10, x10, lsl #3
  405bb8:	sub	x9, x9, x10
  405bbc:	mov	x10, xzr
  405bc0:	cbz	w11, 405be0 <ferror@plt+0x4640>
  405bc4:	mov	x12, #0xcccccccccccccccc    	// #-3689348814741910324
  405bc8:	movk	x12, #0xcccd
  405bcc:	umulh	x13, x11, x12
  405bd0:	cmp	x11, #0x9
  405bd4:	lsr	x11, x13, #3
  405bd8:	add	x10, x10, #0x1
  405bdc:	b.hi	405bcc <ferror@plt+0x462c>  // b.pmore
  405be0:	sub	x11, x9, #0x9
  405be4:	cmp	x9, #0x0
  405be8:	csel	x9, xzr, x11, eq  // eq = none
  405bec:	add	x9, x9, x10
  405bf0:	add	x0, x9, x8
  405bf4:	ret
  405bf8:	mov	x0, xzr
  405bfc:	ret
  405c00:	adds	x8, x8, x8, lsl #3
  405c04:	b.eq	405c48 <ferror@plt+0x46a8>  // b.none
  405c08:	ldr	x10, [x0]
  405c0c:	add	x9, x10, x9, lsl #2
  405c10:	ldursw	x10, [x9, #-4]
  405c14:	cbz	w10, 405c3c <ferror@plt+0x469c>
  405c18:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  405c1c:	mov	x9, xzr
  405c20:	movk	x11, #0xcccd
  405c24:	umulh	x12, x10, x11
  405c28:	cmp	x10, #0x9
  405c2c:	lsr	x10, x12, #3
  405c30:	add	x9, x9, #0x1
  405c34:	b.hi	405c24 <ferror@plt+0x4684>  // b.pmore
  405c38:	b	405c40 <ferror@plt+0x46a0>
  405c3c:	mov	x9, xzr
  405c40:	add	x8, x8, x9
  405c44:	sub	x8, x8, #0x9
  405c48:	ldr	x9, [x0, #16]
  405c4c:	add	x0, x9, x8
  405c50:	ret
  405c54:	sub	sp, sp, #0x1c0
  405c58:	stp	x20, x19, [sp, #432]
  405c5c:	mov	x20, x1
  405c60:	mov	x19, x0
  405c64:	stp	x29, x30, [sp, #352]
  405c68:	stp	x28, x27, [sp, #368]
  405c6c:	stp	x26, x25, [sp, #384]
  405c70:	stp	x24, x23, [sp, #400]
  405c74:	stp	x22, x21, [sp, #416]
  405c78:	add	x29, sp, #0x160
  405c7c:	tbz	w3, #0, 405cec <ferror@plt+0x474c>
  405c80:	ldrb	w20, [x20]
  405c84:	bl	401460 <__ctype_b_loc@plt>
  405c88:	ldr	x8, [x0]
  405c8c:	sub	w9, w20, #0x37
  405c90:	and	w10, w9, #0xff
  405c94:	cmp	w10, #0x64
  405c98:	ldrh	w8, [x8, x20, lsl #1]
  405c9c:	mov	w10, #0x64                  	// #100
  405ca0:	sub	w11, w20, #0x30
  405ca4:	csel	w9, w9, w10, cc  // cc = lo, ul, last
  405ca8:	tst	w8, #0x100
  405cac:	csel	w20, w11, w9, eq  // eq = none
  405cb0:	tst	w20, #0xff
  405cb4:	strb	wzr, [x19, #40]
  405cb8:	stp	xzr, xzr, [x19, #16]
  405cbc:	str	xzr, [x19, #8]
  405cc0:	b.eq	4061e8 <ferror@plt+0x4c48>  // b.none
  405cc4:	ldr	x8, [x19, #32]
  405cc8:	cmp	x8, #0x21
  405ccc:	b.cs	40600c <ferror@plt+0x4a6c>  // b.hs, b.nlast
  405cd0:	ldr	x0, [x19]
  405cd4:	mov	w1, #0x84                  	// #132
  405cd8:	bl	403000 <ferror@plt+0x1a60>
  405cdc:	mov	w8, #0x21                  	// #33
  405ce0:	str	x0, [x19]
  405ce4:	str	x8, [x19, #32]
  405ce8:	b	406010 <ferror@plt+0x4a70>
  405cec:	mov	x21, x2
  405cf0:	cmp	x2, #0xa
  405cf4:	b.ne	405d78 <ferror@plt+0x47d8>  // b.any
  405cf8:	mov	x25, xzr
  405cfc:	ldrb	w24, [x20, x25]
  405d00:	cmp	w24, #0x30
  405d04:	b.ne	405d18 <ferror@plt+0x4778>  // b.any
  405d08:	add	x25, x25, #0x1
  405d0c:	ldrb	w24, [x20, x25]
  405d10:	cmp	w24, #0x30
  405d14:	b.eq	405d08 <ferror@plt+0x4768>  // b.none
  405d18:	cbz	w24, 4061e8 <ferror@plt+0x4c48>
  405d1c:	add	x22, x20, x25
  405d20:	mov	x0, x22
  405d24:	bl	401270 <strlen@plt>
  405d28:	mov	x21, x0
  405d2c:	mov	w1, #0x2e                  	// #46
  405d30:	mov	x0, x22
  405d34:	bl	4014b0 <strchr@plt>
  405d38:	mov	x23, x0
  405d3c:	cbz	x21, 406028 <ferror@plt+0x4a88>
  405d40:	mov	w8, #0x1                   	// #1
  405d44:	and	w9, w24, #0xff
  405d48:	cmp	w9, #0x30
  405d4c:	b.eq	405d58 <ferror@plt+0x47b8>  // b.none
  405d50:	cmp	w9, #0x2e
  405d54:	b.ne	406038 <ferror@plt+0x4a98>  // b.any
  405d58:	cmp	x21, x8
  405d5c:	b.eq	406044 <ferror@plt+0x4aa4>  // b.none
  405d60:	ldrb	w24, [x22, x8]
  405d64:	add	x8, x8, #0x1
  405d68:	and	w9, w24, #0xff
  405d6c:	cmp	w9, #0x30
  405d70:	b.ne	405d50 <ferror@plt+0x47b0>  // b.any
  405d74:	b	405d58 <ferror@plt+0x47b8>
  405d78:	mov	x0, x20
  405d7c:	bl	401270 <strlen@plt>
  405d80:	cbz	x0, 4061e8 <ferror@plt+0x4c48>
  405d84:	mov	x22, x0
  405d88:	mov	x9, xzr
  405d8c:	ldrb	w8, [x20, x9]
  405d90:	add	x9, x9, #0x1
  405d94:	cmp	w8, #0x30
  405d98:	cset	w10, eq  // eq = none
  405d9c:	cmp	w8, #0x2e
  405da0:	cset	w11, eq  // eq = none
  405da4:	cmp	x9, x22
  405da8:	b.cs	405db4 <ferror@plt+0x4814>  // b.hs, b.nlast
  405dac:	orr	w10, w11, w10
  405db0:	tbnz	w10, #0, 405d8c <ferror@plt+0x47ec>
  405db4:	cmp	w8, #0x2e
  405db8:	mov	w26, wzr
  405dbc:	b.eq	4061ec <ferror@plt+0x4c4c>  // b.none
  405dc0:	cmp	w8, #0x30
  405dc4:	b.eq	4061ec <ferror@plt+0x4c4c>  // b.none
  405dc8:	mov	w27, #0xca00                	// #51712
  405dcc:	mov	w0, #0x84                  	// #132
  405dd0:	movk	w27, #0x3b9a, lsl #16
  405dd4:	bl	402fe0 <ferror@plt+0x1a40>
  405dd8:	mov	w23, #0x21                  	// #33
  405ddc:	sub	x8, x29, #0x70
  405de0:	stp	x0, xzr, [x29, #-112]
  405de4:	mov	w0, #0x84                  	// #132
  405de8:	sturb	wzr, [x29, #-72]
  405dec:	stp	xzr, x23, [x29, #-88]
  405df0:	add	x28, x8, #0x8
  405df4:	stur	xzr, [x29, #-96]
  405df8:	bl	402fe0 <ferror@plt+0x1a40>
  405dfc:	sub	x8, x29, #0xa0
  405e00:	mov	x24, xzr
  405e04:	sub	w9, w21, #0x1
  405e08:	add	x8, x8, #0x8
  405e0c:	stp	xzr, x23, [x29, #-136]
  405e10:	sturb	wzr, [x29, #-120]
  405e14:	stp	x0, xzr, [x29, #-160]
  405e18:	stur	xzr, [x29, #-144]
  405e1c:	str	w9, [sp, #44]
  405e20:	str	x8, [sp, #32]
  405e24:	ldrb	w23, [x20, x24]
  405e28:	cbz	w23, 406210 <ferror@plt+0x4c70>
  405e2c:	cmp	w23, #0x2e
  405e30:	b.eq	406210 <ferror@plt+0x4c70>  // b.none
  405e34:	bl	401460 <__ctype_b_loc@plt>
  405e38:	ldr	x8, [x0]
  405e3c:	ldrh	w8, [x8, x23, lsl #1]
  405e40:	tbnz	w8, #8, 405e4c <ferror@plt+0x48ac>
  405e44:	sub	w26, w23, #0x30
  405e48:	b	405e5c <ferror@plt+0x48bc>
  405e4c:	ldr	w9, [sp, #44]
  405e50:	sub	w8, w23, #0x37
  405e54:	cmp	x21, w8, uxtb
  405e58:	csel	w26, w8, w9, hi  // hi = pmore
  405e5c:	ldr	x25, [x19, #24]
  405e60:	ldur	x8, [x29, #-128]
  405e64:	add	x9, x25, #0x1
  405e68:	cmp	x9, x8
  405e6c:	b.ls	405e9c <ferror@plt+0x48fc>  // b.plast
  405e70:	cmp	x9, #0x2
  405e74:	mov	w10, #0x2                   	// #2
  405e78:	csel	x23, x9, x10, hi  // hi = pmore
  405e7c:	cmp	x23, x8
  405e80:	b.ls	405e9c <ferror@plt+0x48fc>  // b.plast
  405e84:	ldur	x0, [x29, #-160]
  405e88:	lsl	x1, x23, #2
  405e8c:	bl	403000 <ferror@plt+0x1a60>
  405e90:	mov	x8, x23
  405e94:	stur	x0, [x29, #-160]
  405e98:	stur	x23, [x29, #-128]
  405e9c:	ldur	x23, [x29, #-160]
  405ea0:	lsl	x2, x8, #2
  405ea4:	mov	w1, wzr
  405ea8:	mov	x0, x23
  405eac:	bl	401360 <memset@plt>
  405eb0:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  405eb4:	ldr	x8, [x8, #584]
  405eb8:	mov	x9, xzr
  405ebc:	ldr	w10, [x8, #1128]
  405ec0:	ldr	w11, [x8, #1132]
  405ec4:	cbz	x25, 405f38 <ferror@plt+0x4998>
  405ec8:	cmp	w10, w11
  405ecc:	mov	x10, x9
  405ed0:	b.ne	405f14 <ferror@plt+0x4974>  // b.any
  405ed4:	ldr	x12, [x19]
  405ed8:	mov	x10, xzr
  405edc:	mov	x9, xzr
  405ee0:	lsl	x11, x10, #2
  405ee4:	ldrsw	x13, [x12, x11]
  405ee8:	add	x10, x10, #0x1
  405eec:	cmp	x10, x25
  405ef0:	madd	x13, x13, x21, x9
  405ef4:	udiv	x9, x13, x27
  405ef8:	msub	w13, w9, w27, w13
  405efc:	str	w13, [x23, x11]
  405f00:	ldr	w13, [x8, #1128]
  405f04:	ldr	w11, [x8, #1132]
  405f08:	b.cs	405f14 <ferror@plt+0x4974>  // b.hs, b.nlast
  405f0c:	cmp	w13, w11
  405f10:	b.eq	405ee0 <ferror@plt+0x4940>  // b.none
  405f14:	ldr	w12, [x8, #1128]
  405f18:	cmp	w12, w11
  405f1c:	b.ne	405f48 <ferror@plt+0x49a8>  // b.any
  405f20:	cmp	x9, #0x0
  405f24:	str	w9, [x23, x10, lsl #2]
  405f28:	cinc	x9, x25, ne  // ne = any
  405f2c:	stur	x9, [x29, #-136]
  405f30:	cbnz	x9, 405f50 <ferror@plt+0x49b0>
  405f34:	b	405f6c <ferror@plt+0x49cc>
  405f38:	mov	x10, x9
  405f3c:	ldr	w12, [x8, #1128]
  405f40:	cmp	w12, w11
  405f44:	b.eq	405f20 <ferror@plt+0x4980>  // b.none
  405f48:	ldur	x9, [x29, #-136]
  405f4c:	cbz	x9, 405f6c <ferror@plt+0x49cc>
  405f50:	ldur	x10, [x29, #-160]
  405f54:	sub	x10, x10, #0x4
  405f58:	ldr	w11, [x10, x9, lsl #2]
  405f5c:	cbnz	w11, 405fc0 <ferror@plt+0x4a20>
  405f60:	sub	x9, x9, #0x1
  405f64:	stur	x9, [x29, #-136]
  405f68:	cbnz	x9, 405f58 <ferror@plt+0x49b8>
  405f6c:	sturb	wzr, [x29, #-120]
  405f70:	stur	xzr, [x29, #-152]
  405f74:	ldr	w9, [x8, #1128]
  405f78:	ldr	w8, [x8, #1132]
  405f7c:	cmp	w9, w8
  405f80:	b.ne	406638 <ferror@plt+0x5098>  // b.any
  405f84:	tst	w26, #0xff
  405f88:	sturb	wzr, [x29, #-72]
  405f8c:	stp	xzr, xzr, [x28]
  405f90:	str	xzr, [x28, #16]
  405f94:	b.eq	405fe8 <ferror@plt+0x4a48>  // b.none
  405f98:	ldur	x8, [x29, #-80]
  405f9c:	cmp	x8, #0x21
  405fa0:	b.cs	405fd4 <ferror@plt+0x4a34>  // b.hs, b.nlast
  405fa4:	ldur	x0, [x29, #-112]
  405fa8:	mov	w1, #0x84                  	// #132
  405fac:	bl	403000 <ferror@plt+0x1a60>
  405fb0:	mov	w8, #0x21                  	// #33
  405fb4:	stur	x0, [x29, #-112]
  405fb8:	stur	x8, [x29, #-80]
  405fbc:	b	405fd8 <ferror@plt+0x4a38>
  405fc0:	ldur	x10, [x29, #-152]
  405fc4:	cmp	x9, x10
  405fc8:	b.cs	405f74 <ferror@plt+0x49d4>  // b.hs, b.nlast
  405fcc:	stur	x10, [x29, #-136]
  405fd0:	b	405f74 <ferror@plt+0x49d4>
  405fd4:	ldur	x0, [x29, #-112]
  405fd8:	and	w8, w26, #0xff
  405fdc:	str	w8, [x0]
  405fe0:	mov	w8, #0x1                   	// #1
  405fe4:	stur	x8, [x29, #-88]
  405fe8:	sub	x0, x29, #0xa0
  405fec:	sub	x1, x29, #0x70
  405ff0:	mov	x2, x19
  405ff4:	bl	4073f8 <ferror@plt+0x5e58>
  405ff8:	cbnz	w0, 406640 <ferror@plt+0x50a0>
  405ffc:	add	x24, x24, #0x1
  406000:	cmp	x24, x22
  406004:	b.ne	405e24 <ferror@plt+0x4884>  // b.any
  406008:	b	406218 <ferror@plt+0x4c78>
  40600c:	ldr	x0, [x19]
  406010:	and	w8, w20, #0xff
  406014:	mov	w9, #0x1                   	// #1
  406018:	mov	w26, wzr
  40601c:	str	w8, [x0]
  406020:	str	x9, [x19, #24]
  406024:	b	4061ec <ferror@plt+0x4c4c>
  406028:	mov	w8, #0x1                   	// #1
  40602c:	mov	x27, xzr
  406030:	str	w8, [sp, #44]
  406034:	b	406050 <ferror@plt+0x4ab0>
  406038:	sub	x27, x8, #0x1
  40603c:	str	wzr, [sp, #44]
  406040:	b	406050 <ferror@plt+0x4ab0>
  406044:	mov	w8, #0x1                   	// #1
  406048:	str	w8, [sp, #44]
  40604c:	mov	x27, x21
  406050:	add	x8, x22, x21
  406054:	mvn	x9, x23
  406058:	cmp	x23, #0x0
  40605c:	add	x8, x9, x8
  406060:	csel	x24, x8, xzr, ne  // ne = any
  406064:	mov	w1, #0x8                   	// #8
  406068:	mov	x0, x24
  40606c:	cset	w28, ne  // ne = any
  406070:	str	x24, [x19, #16]
  406074:	bl	402fb0 <ferror@plt+0x1a10>
  406078:	mov	x26, #0xe38f                	// #58255
  40607c:	movk	x26, #0x8e38, lsl #16
  406080:	movk	x26, #0x38e3, lsl #32
  406084:	movk	x26, #0xe38e, lsl #48
  406088:	cmp	x22, x23
  40608c:	sub	x8, x21, x28
  406090:	umulh	x9, x0, x26
  406094:	csneg	x10, xzr, x27, eq  // eq = none
  406098:	lsr	x9, x9, #3
  40609c:	add	x0, x8, x10
  4060a0:	mov	w1, #0x8                   	// #8
  4060a4:	str	x9, [x19, #8]
  4060a8:	bl	402fb0 <ferror@plt+0x1a10>
  4060ac:	umulh	x8, x24, x26
  4060b0:	lsr	x8, x8, #3
  4060b4:	add	x8, x8, x8, lsl #3
  4060b8:	mov	w9, #0x9                   	// #9
  4060bc:	subs	x8, x24, x8
  4060c0:	sub	x8, x9, x8
  4060c4:	csel	x23, xzr, x8, eq  // eq = none
  4060c8:	add	x8, x0, x23
  4060cc:	ldr	x9, [x19, #32]
  4060d0:	umulh	x8, x8, x26
  4060d4:	lsr	x24, x8, #3
  4060d8:	ldr	x22, [x19]
  4060dc:	mov	w10, #0x2                   	// #2
  4060e0:	cmp	x24, #0x2
  4060e4:	csel	x27, x24, x10, hi  // hi = pmore
  4060e8:	cmp	x27, x9
  4060ec:	str	x24, [x19, #24]
  4060f0:	b.ls	40610c <ferror@plt+0x4b6c>  // b.plast
  4060f4:	lsl	x1, x27, #2
  4060f8:	mov	x0, x22
  4060fc:	bl	403000 <ferror@plt+0x1a60>
  406100:	mov	x22, x0
  406104:	str	x0, [x19]
  406108:	str	x27, [x19, #32]
  40610c:	ldr	w26, [sp, #44]
  406110:	lsl	x2, x24, #2
  406114:	mov	x0, x22
  406118:	mov	w1, wzr
  40611c:	bl	401360 <memset@plt>
  406120:	cbz	w26, 406134 <ferror@plt+0x4b94>
  406124:	mov	w26, wzr
  406128:	str	xzr, [x19, #8]
  40612c:	str	xzr, [x19, #24]
  406130:	b	4061ec <ferror@plt+0x4c4c>
  406134:	cbz	x21, 4061e8 <ferror@plt+0x4c48>
  406138:	adrp	x8, 419000 <ferror@plt+0x17a60>
  40613c:	add	x8, x8, #0xfd8
  406140:	ldr	x24, [x8, x23, lsl #3]
  406144:	mov	x27, #0x8e39                	// #36409
  406148:	mov	x28, #0x1c72                	// #7282
  40614c:	movk	x27, #0x38e3, lsl #16
  406150:	movk	x28, #0x71c7, lsl #16
  406154:	movk	x27, #0xe38e, lsl #32
  406158:	movk	x28, #0xc71c, lsl #32
  40615c:	sub	x19, x21, #0x1
  406160:	add	x20, x20, x25
  406164:	movk	x27, #0x8e38, lsl #48
  406168:	movk	x28, #0x1c71, lsl #48
  40616c:	b	40617c <ferror@plt+0x4bdc>
  406170:	sub	x19, x19, #0x1
  406174:	cmp	x19, x21
  406178:	b.cs	4061e8 <ferror@plt+0x4c48>  // b.hs, b.nlast
  40617c:	ldrb	w25, [x20, x19]
  406180:	cmp	x25, #0x2e
  406184:	b.eq	406170 <ferror@plt+0x4bd0>  // b.none
  406188:	mov	x8, #0xe38f                	// #58255
  40618c:	movk	x8, #0x8e38, lsl #16
  406190:	movk	x8, #0x38e3, lsl #32
  406194:	movk	x8, #0xe38e, lsl #48
  406198:	umulh	x8, x23, x8
  40619c:	lsr	x8, x8, #1
  4061a0:	and	x26, x8, #0x7ffffffffffffffc
  4061a4:	bl	401460 <__ctype_b_loc@plt>
  4061a8:	ldr	x8, [x0]
  4061ac:	ldr	w10, [x22, x26]
  4061b0:	add	x23, x23, #0x1
  4061b4:	sub	w9, w25, #0x30
  4061b8:	ldrh	w8, [x8, x25, lsl #1]
  4061bc:	add	x11, x24, x24, lsl #2
  4061c0:	mul	x12, x23, x27
  4061c4:	lsl	x11, x11, #1
  4061c8:	tst	w8, #0x100
  4061cc:	mov	w8, #0x9                   	// #9
  4061d0:	csel	w8, w9, w8, eq  // eq = none
  4061d4:	cmp	x12, x28
  4061d8:	madd	w8, w8, w24, w10
  4061dc:	csinc	x24, x11, xzr, cs  // cs = hs, nlast
  4061e0:	str	w8, [x22, x26]
  4061e4:	b	406170 <ferror@plt+0x4bd0>
  4061e8:	mov	w26, wzr
  4061ec:	mov	w0, w26
  4061f0:	ldp	x20, x19, [sp, #432]
  4061f4:	ldp	x22, x21, [sp, #416]
  4061f8:	ldp	x24, x23, [sp, #400]
  4061fc:	ldp	x26, x25, [sp, #384]
  406200:	ldp	x28, x27, [sp, #368]
  406204:	ldp	x29, x30, [sp, #352]
  406208:	add	sp, sp, #0x1c0
  40620c:	ret
  406210:	cmp	x24, x22
  406214:	b.ne	406224 <ferror@plt+0x4c84>  // b.any
  406218:	ldrb	w8, [x20, x22]
  40621c:	mov	x24, x22
  406220:	cbz	w8, 406648 <ferror@plt+0x50a8>
  406224:	mov	w0, #0x84                  	// #132
  406228:	bl	402fe0 <ferror@plt+0x1a40>
  40622c:	mov	w8, #0x21                  	// #33
  406230:	stp	x0, xzr, [sp, #144]
  406234:	mov	w0, #0x8                   	// #8
  406238:	strb	wzr, [sp, #184]
  40623c:	stp	xzr, x8, [sp, #168]
  406240:	str	xzr, [sp, #160]
  406244:	bl	402fe0 <ferror@plt+0x1a40>
  406248:	mov	w23, #0x2                   	// #2
  40624c:	stp	x0, xzr, [sp, #96]
  406250:	mov	w0, #0x8                   	// #8
  406254:	strb	wzr, [sp, #136]
  406258:	stp	xzr, x23, [sp, #120]
  40625c:	str	xzr, [sp, #112]
  406260:	bl	402fe0 <ferror@plt+0x1a40>
  406264:	ldr	x8, [sp, #32]
  406268:	sturb	wzr, [x29, #-120]
  40626c:	mov	w9, #0x1                   	// #1
  406270:	stp	xzr, x23, [sp, #72]
  406274:	stp	xzr, xzr, [x8]
  406278:	ldur	x8, [x29, #-160]
  40627c:	strb	wzr, [sp, #88]
  406280:	stp	x0, xzr, [sp, #48]
  406284:	str	xzr, [sp, #64]
  406288:	stur	x9, [x29, #-136]
  40628c:	str	w9, [x8]
  406290:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  406294:	ldr	x8, [x8, #584]
  406298:	add	x23, x24, #0x1
  40629c:	mov	x11, xzr
  4062a0:	cmp	x23, x22
  4062a4:	ldr	w9, [x8, #1128]
  4062a8:	ldr	w10, [x8, #1132]
  4062ac:	add	x8, x8, #0x468
  4062b0:	sub	x24, x29, #0xa0
  4062b4:	b.cs	40665c <ferror@plt+0x50bc>  // b.hs, b.nlast
  4062b8:	cmp	w9, w10
  4062bc:	b.ne	40665c <ferror@plt+0x50bc>  // b.any
  4062c0:	ldrb	w25, [x20, x23]
  4062c4:	cbz	w25, 406650 <ferror@plt+0x50b0>
  4062c8:	add	x8, sp, #0x90
  4062cc:	str	x8, [sp, #32]
  4062d0:	sub	x26, x29, #0xa0
  4062d4:	bl	401460 <__ctype_b_loc@plt>
  4062d8:	str	x0, [sp, #8]
  4062dc:	mov	x11, xzr
  4062e0:	ldr	x8, [sp, #8]
  4062e4:	and	x9, x25, #0xff
  4062e8:	ldr	x24, [sp, #32]
  4062ec:	str	x26, [sp, #32]
  4062f0:	ldr	x8, [x8]
  4062f4:	ldrh	w8, [x8, x9, lsl #1]
  4062f8:	tbnz	w8, #8, 406304 <ferror@plt+0x4d64>
  4062fc:	sub	w8, w25, #0x30
  406300:	b	406314 <ferror@plt+0x4d74>
  406304:	ldr	w9, [sp, #44]
  406308:	sub	w8, w25, #0x37
  40630c:	cmp	x21, w8, uxtb
  406310:	csel	w8, w8, w9, hi  // hi = pmore
  406314:	ldr	x25, [sp, #120]
  406318:	str	w8, [sp, #28]
  40631c:	ldr	x8, [sp, #80]
  406320:	str	x11, [sp, #16]
  406324:	add	x9, x25, #0x1
  406328:	cmp	x9, x8
  40632c:	b.ls	40635c <ferror@plt+0x4dbc>  // b.plast
  406330:	cmp	x9, #0x2
  406334:	mov	w10, #0x2                   	// #2
  406338:	csel	x26, x9, x10, hi  // hi = pmore
  40633c:	cmp	x26, x8
  406340:	b.ls	40635c <ferror@plt+0x4dbc>  // b.plast
  406344:	ldr	x0, [sp, #48]
  406348:	lsl	x1, x26, #2
  40634c:	bl	403000 <ferror@plt+0x1a60>
  406350:	mov	x8, x26
  406354:	str	x0, [sp, #48]
  406358:	str	x26, [sp, #80]
  40635c:	ldr	x26, [sp, #48]
  406360:	lsl	x2, x8, #2
  406364:	mov	w1, wzr
  406368:	mov	x0, x26
  40636c:	bl	401360 <memset@plt>
  406370:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  406374:	ldr	x8, [x8, #584]
  406378:	mov	x9, xzr
  40637c:	ldr	w10, [x8, #1128]
  406380:	ldr	w11, [x8, #1132]
  406384:	cbz	x25, 4063d8 <ferror@plt+0x4e38>
  406388:	cmp	w10, w11
  40638c:	mov	x10, x9
  406390:	b.ne	4063dc <ferror@plt+0x4e3c>  // b.any
  406394:	ldr	x12, [sp, #96]
  406398:	mov	x10, xzr
  40639c:	mov	x9, xzr
  4063a0:	lsl	x11, x10, #2
  4063a4:	ldrsw	x13, [x12, x11]
  4063a8:	add	x10, x10, #0x1
  4063ac:	cmp	x10, x25
  4063b0:	madd	x13, x13, x21, x9
  4063b4:	udiv	x9, x13, x27
  4063b8:	msub	w13, w9, w27, w13
  4063bc:	str	w13, [x26, x11]
  4063c0:	ldr	w13, [x8, #1128]
  4063c4:	ldr	w11, [x8, #1132]
  4063c8:	b.cs	4063dc <ferror@plt+0x4e3c>  // b.hs, b.nlast
  4063cc:	cmp	w13, w11
  4063d0:	b.eq	4063a0 <ferror@plt+0x4e00>  // b.none
  4063d4:	b	4063dc <ferror@plt+0x4e3c>
  4063d8:	mov	x10, x9
  4063dc:	ldr	w12, [x8, #1128]
  4063e0:	cmp	w12, w11
  4063e4:	b.ne	4063fc <ferror@plt+0x4e5c>  // b.any
  4063e8:	cmp	x9, #0x0
  4063ec:	str	w9, [x26, x10, lsl #2]
  4063f0:	cinc	x9, x25, ne  // ne = any
  4063f4:	str	x9, [sp, #72]
  4063f8:	b	406400 <ferror@plt+0x4e60>
  4063fc:	ldr	x9, [sp, #72]
  406400:	ldr	w25, [sp, #28]
  406404:	cbz	x9, 406424 <ferror@plt+0x4e84>
  406408:	ldr	x10, [sp, #48]
  40640c:	sub	x10, x10, #0x4
  406410:	ldr	w11, [x10, x9, lsl #2]
  406414:	cbnz	w11, 406478 <ferror@plt+0x4ed8>
  406418:	sub	x9, x9, #0x1
  40641c:	str	x9, [sp, #72]
  406420:	cbnz	x9, 406410 <ferror@plt+0x4e70>
  406424:	strb	wzr, [sp, #88]
  406428:	str	xzr, [sp, #56]
  40642c:	ldr	w9, [x8, #1128]
  406430:	ldr	w8, [x8, #1132]
  406434:	cmp	w9, w8
  406438:	b.ne	4066c4 <ferror@plt+0x5124>  // b.any
  40643c:	tst	w25, #0xff
  406440:	sturb	wzr, [x29, #-72]
  406444:	stp	xzr, xzr, [x28]
  406448:	str	xzr, [x28, #16]
  40644c:	b.eq	4064a0 <ferror@plt+0x4f00>  // b.none
  406450:	ldur	x8, [x29, #-80]
  406454:	cmp	x8, #0x21
  406458:	b.cs	40648c <ferror@plt+0x4eec>  // b.hs, b.nlast
  40645c:	ldur	x0, [x29, #-112]
  406460:	mov	w1, #0x84                  	// #132
  406464:	bl	403000 <ferror@plt+0x1a60>
  406468:	mov	w8, #0x21                  	// #33
  40646c:	stur	x0, [x29, #-112]
  406470:	stur	x8, [x29, #-80]
  406474:	b	406490 <ferror@plt+0x4ef0>
  406478:	ldr	x10, [sp, #56]
  40647c:	cmp	x9, x10
  406480:	b.cs	40642c <ferror@plt+0x4e8c>  // b.hs, b.nlast
  406484:	str	x10, [sp, #72]
  406488:	b	40642c <ferror@plt+0x4e8c>
  40648c:	ldur	x0, [x29, #-112]
  406490:	and	w8, w25, #0xff
  406494:	str	w8, [x0]
  406498:	mov	w8, #0x1                   	// #1
  40649c:	stur	x8, [x29, #-88]
  4064a0:	add	x0, sp, #0x30
  4064a4:	sub	x1, x29, #0x70
  4064a8:	add	x2, sp, #0x60
  4064ac:	bl	4073f8 <ferror@plt+0x5e58>
  4064b0:	cbnz	w0, 4066f4 <ferror@plt+0x5154>
  4064b4:	ldr	x8, [sp, #32]
  4064b8:	ldr	x25, [x8, #24]
  4064bc:	ldr	x8, [x24, #32]
  4064c0:	add	x9, x25, #0x1
  4064c4:	cmp	x9, x8
  4064c8:	b.ls	4064f8 <ferror@plt+0x4f58>  // b.plast
  4064cc:	cmp	x9, #0x2
  4064d0:	mov	w10, #0x2                   	// #2
  4064d4:	csel	x26, x9, x10, hi  // hi = pmore
  4064d8:	cmp	x26, x8
  4064dc:	b.ls	4064f8 <ferror@plt+0x4f58>  // b.plast
  4064e0:	ldr	x0, [x24]
  4064e4:	lsl	x1, x26, #2
  4064e8:	bl	403000 <ferror@plt+0x1a60>
  4064ec:	mov	x8, x26
  4064f0:	str	x0, [x24]
  4064f4:	str	x26, [x24, #32]
  4064f8:	ldr	x26, [x24]
  4064fc:	lsl	x2, x8, #2
  406500:	mov	w1, wzr
  406504:	mov	x0, x26
  406508:	bl	401360 <memset@plt>
  40650c:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  406510:	ldr	x9, [x8, #584]
  406514:	mov	x10, xzr
  406518:	ldr	w11, [x9, #1128]
  40651c:	ldr	w12, [x9, #1132]
  406520:	add	x8, x9, #0x468
  406524:	cbz	x25, 40657c <ferror@plt+0x4fdc>
  406528:	cmp	w11, w12
  40652c:	mov	x11, x10
  406530:	b.ne	406580 <ferror@plt+0x4fe0>  // b.any
  406534:	ldr	x10, [sp, #32]
  406538:	mov	x11, xzr
  40653c:	ldr	x13, [x10]
  406540:	mov	x10, xzr
  406544:	lsl	x12, x11, #2
  406548:	ldrsw	x14, [x13, x12]
  40654c:	add	x11, x11, #0x1
  406550:	cmp	x11, x25
  406554:	madd	x14, x14, x21, x10
  406558:	udiv	x10, x14, x27
  40655c:	msub	w14, w10, w27, w14
  406560:	str	w14, [x26, x12]
  406564:	ldr	w14, [x9, #1128]
  406568:	ldr	w12, [x9, #1132]
  40656c:	b.cs	406580 <ferror@plt+0x4fe0>  // b.hs, b.nlast
  406570:	cmp	w14, w12
  406574:	b.eq	406544 <ferror@plt+0x4fa4>  // b.none
  406578:	b	406580 <ferror@plt+0x4fe0>
  40657c:	mov	x11, x10
  406580:	ldr	w13, [x8]
  406584:	cmp	w13, w12
  406588:	b.ne	4065a0 <ferror@plt+0x5000>  // b.any
  40658c:	cmp	x10, #0x0
  406590:	str	w10, [x26, x11, lsl #2]
  406594:	cinc	x11, x25, ne  // ne = any
  406598:	str	x11, [x24, #24]
  40659c:	b	4065a4 <ferror@plt+0x5004>
  4065a0:	ldr	x11, [x24, #24]
  4065a4:	cbz	x11, 4065c4 <ferror@plt+0x5024>
  4065a8:	ldr	x10, [x24]
  4065ac:	sub	x10, x10, #0x4
  4065b0:	ldr	w12, [x10, x11, lsl #2]
  4065b4:	cbnz	w12, 406620 <ferror@plt+0x5080>
  4065b8:	sub	x11, x11, #0x1
  4065bc:	str	x11, [x24, #24]
  4065c0:	cbnz	x11, 4065b0 <ferror@plt+0x5010>
  4065c4:	mov	x12, xzr
  4065c8:	mov	x11, xzr
  4065cc:	strb	wzr, [x24, #40]
  4065d0:	str	xzr, [x24, #8]
  4065d4:	ldr	w10, [x9, #1128]
  4065d8:	ldr	w9, [x9, #1132]
  4065dc:	cmp	w10, w9
  4065e0:	b.ne	4066c4 <ferror@plt+0x5124>  // b.any
  4065e4:	cmp	x11, x12
  4065e8:	b.cs	4065f0 <ferror@plt+0x5050>  // b.hs, b.nlast
  4065ec:	str	x12, [x24, #24]
  4065f0:	ldr	w9, [x8]
  4065f4:	ldr	x11, [sp, #16]
  4065f8:	add	x23, x23, #0x1
  4065fc:	cmp	x23, x22
  406600:	add	x11, x11, #0x1
  406604:	b.cs	40665c <ferror@plt+0x50bc>  // b.hs, b.nlast
  406608:	cmp	w9, w10
  40660c:	b.ne	40665c <ferror@plt+0x50bc>  // b.any
  406610:	ldrb	w25, [x20, x23]
  406614:	mov	x26, x24
  406618:	cbnz	w25, 4062e0 <ferror@plt+0x4d40>
  40661c:	b	40665c <ferror@plt+0x50bc>
  406620:	ldr	x12, [x24, #8]
  406624:	cmp	x11, x12
  406628:	b.cs	4065d4 <ferror@plt+0x5034>  // b.hs, b.nlast
  40662c:	mov	x11, x12
  406630:	str	x12, [x24, #24]
  406634:	b	4065d4 <ferror@plt+0x5034>
  406638:	mov	w26, #0x8                   	// #8
  40663c:	b	4066e0 <ferror@plt+0x5140>
  406640:	mov	w26, w0
  406644:	b	4066e0 <ferror@plt+0x5140>
  406648:	mov	w26, wzr
  40664c:	b	4066e0 <ferror@plt+0x5140>
  406650:	mov	x11, xzr
  406654:	sub	x24, x29, #0xa0
  406658:	mov	w10, w9
  40665c:	ldr	w8, [x8]
  406660:	cmp	w8, w10
  406664:	b.ne	4066c4 <ferror@plt+0x5124>  // b.any
  406668:	lsl	x3, x11, #1
  40666c:	add	x0, sp, #0x60
  406670:	add	x2, sp, #0x30
  406674:	mov	x1, x24
  406678:	mov	x20, x11
  40667c:	bl	409358 <ferror@plt+0x7db8>
  406680:	mov	w26, w0
  406684:	cbnz	w0, 4066c8 <ferror@plt+0x5128>
  406688:	mov	x25, x20
  40668c:	cbz	x20, 406794 <ferror@plt+0x51f4>
  406690:	ldp	x21, x8, [sp, #56]
  406694:	sub	x20, x8, x20
  406698:	cbz	x21, 4066fc <ferror@plt+0x515c>
  40669c:	mov	w1, #0x8                   	// #8
  4066a0:	mov	x0, x20
  4066a4:	bl	402fb0 <ferror@plt+0x1a10>
  4066a8:	mov	x8, #0xe38f                	// #58255
  4066ac:	movk	x8, #0x8e38, lsl #16
  4066b0:	movk	x8, #0x38e3, lsl #32
  4066b4:	movk	x8, #0xe38e, lsl #48
  4066b8:	umulh	x8, x0, x8
  4066bc:	sub	x8, x21, x8, lsr #3
  4066c0:	b	406700 <ferror@plt+0x5160>
  4066c4:	mov	w26, #0x8                   	// #8
  4066c8:	ldr	x0, [sp, #48]
  4066cc:	bl	401480 <free@plt>
  4066d0:	ldr	x0, [sp, #96]
  4066d4:	bl	401480 <free@plt>
  4066d8:	ldr	x0, [sp, #144]
  4066dc:	bl	401480 <free@plt>
  4066e0:	ldur	x0, [x29, #-160]
  4066e4:	bl	401480 <free@plt>
  4066e8:	ldur	x0, [x29, #-112]
  4066ec:	bl	401480 <free@plt>
  4066f0:	b	4061ec <ferror@plt+0x4c4c>
  4066f4:	mov	w26, w0
  4066f8:	b	4066c8 <ferror@plt+0x5128>
  4066fc:	mov	x8, xzr
  406700:	ldr	x9, [sp, #72]
  406704:	sub	x22, x21, x8
  406708:	stp	x22, x20, [sp, #56]
  40670c:	cbz	x9, 406794 <ferror@plt+0x51f4>
  406710:	mov	x10, #0xe38f                	// #58255
  406714:	movk	x10, #0x8e38, lsl #16
  406718:	movk	x10, #0x38e3, lsl #32
  40671c:	movk	x10, #0xe38e, lsl #48
  406720:	sub	x23, x9, x8
  406724:	ldr	x21, [sp, #48]
  406728:	umulh	x9, x20, x10
  40672c:	lsr	x9, x9, #3
  406730:	add	x9, x9, x9, lsl #3
  406734:	mov	w11, #0x9                   	// #9
  406738:	subs	x9, x20, x9
  40673c:	add	x1, x21, x8, lsl #2
  406740:	sub	x8, x11, x9
  406744:	lsl	x2, x23, #2
  406748:	mov	x0, x21
  40674c:	str	x23, [sp, #72]
  406750:	csel	x20, xzr, x8, eq  // eq = none
  406754:	bl	401260 <memmove@plt>
  406758:	cbz	x23, 40678c <ferror@plt+0x51ec>
  40675c:	adrp	x8, 419000 <ferror@plt+0x17a60>
  406760:	add	x8, x8, #0xfd8
  406764:	ldr	x8, [x8, x20, lsl #3]
  406768:	ldr	w9, [x21]
  40676c:	sdiv	w9, w9, w8
  406770:	mul	w8, w9, w8
  406774:	str	w8, [x21], #-4
  406778:	ldr	w8, [x21, x23, lsl #2]
  40677c:	cbnz	w8, 4068f0 <ferror@plt+0x5350>
  406780:	sub	x23, x23, #0x1
  406784:	str	x23, [sp, #72]
  406788:	cbnz	x23, 406778 <ferror@plt+0x51d8>
  40678c:	strb	wzr, [sp, #88]
  406790:	str	xzr, [sp, #56]
  406794:	mov	x22, x19
  406798:	ldr	x8, [x22, #8]!
  40679c:	ldr	x9, [x19, #24]
  4067a0:	ldr	x10, [sp, #56]
  4067a4:	ldr	x11, [sp, #72]
  4067a8:	sub	x12, x9, x8
  4067ac:	cmp	x9, #0x0
  4067b0:	sub	x9, x11, x10
  4067b4:	csel	x12, xzr, x12, eq  // eq = none
  4067b8:	cmp	x11, #0x0
  4067bc:	csel	x9, xzr, x9, eq  // eq = none
  4067c0:	cmp	x8, x10
  4067c4:	csel	x0, x8, x10, hi  // hi = pmore
  4067c8:	cmp	x12, x9
  4067cc:	csel	x1, x12, x9, hi  // hi = pmore
  4067d0:	bl	402fb0 <ferror@plt+0x1a10>
  4067d4:	mov	w1, #0x1                   	// #1
  4067d8:	bl	402fb0 <ferror@plt+0x1a10>
  4067dc:	add	x8, sp, #0x30
  4067e0:	ldp	q0, q1, [x19]
  4067e4:	ldr	q2, [x19, #32]
  4067e8:	sub	x9, x29, #0x40
  4067ec:	cmp	x8, x19
  4067f0:	mov	w10, #0x2                   	// #2
  4067f4:	csel	x20, x9, x8, eq  // eq = none
  4067f8:	cmp	x0, #0x2
  4067fc:	csel	x21, x0, x10, hi  // hi = pmore
  406800:	lsl	x0, x21, #2
  406804:	stp	q1, q2, [x29, #-48]
  406808:	stur	q0, [x29, #-64]
  40680c:	bl	402fe0 <ferror@plt+0x1a40>
  406810:	str	x0, [x19]
  406814:	sub	x0, x29, #0x40
  406818:	mov	x1, x20
  40681c:	mov	x2, x19
  406820:	mov	x3, xzr
  406824:	stp	xzr, x21, [x19, #24]
  406828:	strb	wzr, [x19, #40]
  40682c:	str	xzr, [x22]
  406830:	str	xzr, [x19, #16]
  406834:	bl	407550 <ferror@plt+0x5fb0>
  406838:	ldur	x8, [x29, #-64]
  40683c:	mov	w26, w0
  406840:	mov	x0, x8
  406844:	bl	401480 <free@plt>
  406848:	cbnz	w26, 4066c8 <ferror@plt+0x5128>
  40684c:	ldr	x21, [x19, #24]
  406850:	cbz	x21, 4068dc <ferror@plt+0x533c>
  406854:	ldr	x8, [x19, #16]
  406858:	subs	x24, x25, x8
  40685c:	b.ls	4068d4 <ferror@plt+0x5334>  // b.plast
  406860:	b.eq	4068d4 <ferror@plt+0x5334>  // b.none
  406864:	mov	x0, x25
  406868:	mov	w1, #0x8                   	// #8
  40686c:	bl	402fb0 <ferror@plt+0x1a10>
  406870:	mov	x9, #0xe38f                	// #58255
  406874:	movk	x9, #0x8e38, lsl #16
  406878:	ldr	x8, [x22]
  40687c:	movk	x9, #0x38e3, lsl #32
  406880:	movk	x9, #0xe38e, lsl #48
  406884:	umulh	x9, x0, x9
  406888:	lsr	x9, x9, #3
  40688c:	subs	x20, x9, x8
  406890:	b.eq	406934 <ferror@plt+0x5394>  // b.none
  406894:	mov	x0, x21
  406898:	mov	x1, x20
  40689c:	bl	402fb0 <ferror@plt+0x1a10>
  4068a0:	ldr	x8, [x19, #32]
  4068a4:	cmp	x0, #0x2
  4068a8:	mov	w9, #0x2                   	// #2
  4068ac:	csel	x21, x0, x9, hi  // hi = pmore
  4068b0:	cmp	x21, x8
  4068b4:	b.ls	406900 <ferror@plt+0x5360>  // b.plast
  4068b8:	ldr	x0, [x19]
  4068bc:	lsl	x1, x21, #2
  4068c0:	bl	403000 <ferror@plt+0x1a60>
  4068c4:	mov	x22, x0
  4068c8:	str	x0, [x19]
  4068cc:	str	x21, [x19, #32]
  4068d0:	b	406904 <ferror@plt+0x5364>
  4068d4:	mov	w26, wzr
  4068d8:	b	4066c8 <ferror@plt+0x5128>
  4068dc:	mov	w26, wzr
  4068e0:	strb	wzr, [x19, #40]
  4068e4:	stp	xzr, xzr, [x22]
  4068e8:	str	xzr, [x22, #16]
  4068ec:	b	4066c8 <ferror@plt+0x5128>
  4068f0:	cmp	x23, x22
  4068f4:	b.cs	406794 <ferror@plt+0x51f4>  // b.hs, b.nlast
  4068f8:	str	x22, [sp, #72]
  4068fc:	b	406794 <ferror@plt+0x51f4>
  406900:	ldr	x22, [x19]
  406904:	ldr	x21, [x19, #24]
  406908:	lsl	x23, x20, #2
  40690c:	add	x0, x22, x23
  406910:	mov	x1, x22
  406914:	lsl	x2, x21, #2
  406918:	bl	401260 <memmove@plt>
  40691c:	mov	x0, x22
  406920:	mov	w1, wzr
  406924:	mov	x2, x23
  406928:	bl	401360 <memset@plt>
  40692c:	ldp	x8, x9, [x19, #8]
  406930:	add	x25, x9, x24
  406934:	add	x8, x8, x20
  406938:	add	x9, x21, x20
  40693c:	mov	w26, wzr
  406940:	stp	x8, x25, [x19, #8]
  406944:	str	x9, [x19, #24]
  406948:	b	4066c8 <ferror@plt+0x5128>
  40694c:	sub	sp, sp, #0x150
  406950:	stp	x22, x21, [sp, #304]
  406954:	adrp	x22, 42e000 <ferror@plt+0x2ca60>
  406958:	ldr	x8, [x22, #584]
  40695c:	stp	x29, x30, [sp, #240]
  406960:	stp	x26, x25, [sp, #272]
  406964:	stp	x24, x23, [sp, #288]
  406968:	stp	x20, x19, [sp, #320]
  40696c:	ldrh	w9, [x8, #1142]
  406970:	ldr	x8, [x8, #1104]
  406974:	mov	w19, w2
  406978:	mov	x20, x1
  40697c:	sub	x9, x9, #0x1
  406980:	cmp	x8, x9
  406984:	mov	x21, x0
  406988:	str	x28, [sp, #256]
  40698c:	add	x29, sp, #0xf0
  406990:	b.cc	4069a4 <ferror@plt+0x5404>  // b.lo, b.ul, b.last
  406994:	mov	w0, #0x5c                  	// #92
  406998:	bl	402cd4 <ferror@plt+0x1734>
  40699c:	mov	w0, #0xa                   	// #10
  4069a0:	bl	402cd4 <ferror@plt+0x1734>
  4069a4:	ldr	x24, [x21, #24]
  4069a8:	cbz	x24, 4069c8 <ferror@plt+0x5428>
  4069ac:	cmp	x20, #0xa
  4069b0:	b.ne	406a14 <ferror@plt+0x5474>  // b.any
  4069b4:	mov	x0, x21
  4069b8:	bl	406ef4 <ferror@plt+0x5954>
  4069bc:	mov	w20, wzr
  4069c0:	cbz	w20, 406e30 <ferror@plt+0x5890>
  4069c4:	b	406e3c <ferror@plt+0x589c>
  4069c8:	adrp	x8, 419000 <ferror@plt+0x17a60>
  4069cc:	ldrb	w20, [x8, #4035]
  4069d0:	cmp	w20, #0xa
  4069d4:	b.eq	406a00 <ferror@plt+0x5460>  // b.none
  4069d8:	ldr	x8, [x22, #584]
  4069dc:	ldrh	w9, [x8, #1142]
  4069e0:	ldr	x8, [x8, #1104]
  4069e4:	sub	x9, x9, #0x1
  4069e8:	cmp	x8, x9
  4069ec:	b.cc	406a00 <ferror@plt+0x5460>  // b.lo, b.ul, b.last
  4069f0:	mov	w0, #0x5c                  	// #92
  4069f4:	bl	402cd4 <ferror@plt+0x1734>
  4069f8:	mov	w0, #0xa                   	// #10
  4069fc:	bl	402cd4 <ferror@plt+0x1734>
  406a00:	mov	w0, w20
  406a04:	bl	402cd4 <ferror@plt+0x1734>
  406a08:	mov	w20, wzr
  406a0c:	cbz	w20, 406e30 <ferror@plt+0x5890>
  406a10:	b	406e3c <ferror@plt+0x589c>
  406a14:	subs	x25, x20, #0x1
  406a18:	b.hi	406b40 <ferror@plt+0x55a0>  // b.pmore
  406a1c:	ldr	x25, [x21, #8]
  406a20:	cmp	x24, #0x2
  406a24:	mov	w8, #0x2                   	// #2
  406a28:	csel	x26, x24, x8, hi  // hi = pmore
  406a2c:	lsl	x0, x26, #2
  406a30:	sub	x23, x29, #0x60
  406a34:	bl	402fe0 <ferror@plt+0x1a40>
  406a38:	sub	x8, x29, #0x30
  406a3c:	cmp	x8, x21
  406a40:	stp	x0, xzr, [x23, #48]
  406a44:	stp	xzr, x26, [x23, #72]
  406a48:	sturb	wzr, [x29, #-8]
  406a4c:	str	xzr, [x23, #64]
  406a50:	b.eq	406bd8 <ferror@plt+0x5638>  // b.none
  406a54:	ldrb	w8, [x21, #40]
  406a58:	ldr	x9, [x21, #16]
  406a5c:	ldr	x1, [x21]
  406a60:	lsl	x2, x24, #2
  406a64:	stp	x9, x24, [x23, #64]
  406a68:	sturb	w8, [x29, #-8]
  406a6c:	str	x25, [x23, #56]
  406a70:	bl	401250 <memcpy@plt>
  406a74:	ldr	x9, [x21, #24]
  406a78:	cmp	x24, x25
  406a7c:	b.hi	406be4 <ferror@plt+0x5644>  // b.pmore
  406a80:	ldr	x8, [x21]
  406a84:	mov	x12, x9
  406a88:	sub	x10, x8, #0x4
  406a8c:	ldr	w11, [x10, x12, lsl #2]
  406a90:	sub	x8, x12, #0x1
  406a94:	cmp	x8, x9
  406a98:	b.cs	406aa4 <ferror@plt+0x5504>  // b.hs, b.nlast
  406a9c:	mov	x12, x8
  406aa0:	cbz	w11, 406a8c <ferror@plt+0x54ec>
  406aa4:	adrp	x9, 41a000 <ferror@plt+0x18a60>
  406aa8:	ldr	x10, [x9, #24]
  406aac:	sxtw	x9, w11
  406ab0:	cmp	x10, x9
  406ab4:	b.ls	406c34 <ferror@plt+0x5694>  // b.plast
  406ab8:	adrp	x10, 41a000 <ferror@plt+0x18a60>
  406abc:	ldr	x10, [x10, #16]
  406ac0:	cmp	x10, x9
  406ac4:	b.ls	406c3c <ferror@plt+0x569c>  // b.plast
  406ac8:	adrp	x10, 41a000 <ferror@plt+0x18a60>
  406acc:	ldr	x10, [x10, #8]
  406ad0:	cmp	x10, x9
  406ad4:	b.ls	406c8c <ferror@plt+0x56ec>  // b.plast
  406ad8:	adrp	x10, 41a000 <ferror@plt+0x18a60>
  406adc:	ldr	x10, [x10]
  406ae0:	cmp	x10, x9
  406ae4:	b.ls	406c94 <ferror@plt+0x56f4>  // b.plast
  406ae8:	adrp	x10, 419000 <ferror@plt+0x17a60>
  406aec:	ldr	x10, [x10, #4088]
  406af0:	cmp	x10, x9
  406af4:	b.ls	406c9c <ferror@plt+0x56fc>  // b.plast
  406af8:	adrp	x10, 419000 <ferror@plt+0x17a60>
  406afc:	ldr	x10, [x10, #4080]
  406b00:	cmp	x10, x9
  406b04:	b.ls	406ca4 <ferror@plt+0x5704>  // b.plast
  406b08:	adrp	x10, 419000 <ferror@plt+0x17a60>
  406b0c:	ldr	x10, [x10, #4072]
  406b10:	cmp	x10, x9
  406b14:	b.ls	406cac <ferror@plt+0x570c>  // b.plast
  406b18:	adrp	x10, 419000 <ferror@plt+0x17a60>
  406b1c:	ldr	x10, [x10, #4064]
  406b20:	cmp	x10, x9
  406b24:	b.ls	406cb4 <ferror@plt+0x5714>  // b.plast
  406b28:	adrp	x10, 419000 <ferror@plt+0x17a60>
  406b2c:	ldr	x10, [x10, #4056]
  406b30:	cmp	x10, x9
  406b34:	mov	w9, #0x9                   	// #9
  406b38:	cinc	x9, x9, hi  // hi = pmore
  406b3c:	b	406cb8 <ferror@plt+0x5718>
  406b40:	ldrb	w23, [x21, #40]
  406b44:	cbz	w23, 406b78 <ferror@plt+0x55d8>
  406b48:	ldr	x8, [x22, #584]
  406b4c:	ldrh	w9, [x8, #1142]
  406b50:	ldr	x8, [x8, #1104]
  406b54:	sub	x9, x9, #0x1
  406b58:	cmp	x8, x9
  406b5c:	b.cc	406b70 <ferror@plt+0x55d0>  // b.lo, b.ul, b.last
  406b60:	mov	w0, #0x5c                  	// #92
  406b64:	bl	402cd4 <ferror@plt+0x1734>
  406b68:	mov	w0, #0xa                   	// #10
  406b6c:	bl	402cd4 <ferror@plt+0x1734>
  406b70:	mov	w0, #0x2d                  	// #45
  406b74:	bl	402cd4 <ferror@plt+0x1734>
  406b78:	cmp	x20, #0x10
  406b7c:	strb	wzr, [x21, #40]
  406b80:	b.hi	406b94 <ferror@plt+0x55f4>  // b.pmore
  406b84:	adrp	x3, 406000 <ferror@plt+0x4a60>
  406b88:	add	x3, x3, #0xe60
  406b8c:	mov	w2, #0x1                   	// #1
  406b90:	b	406bbc <ferror@plt+0x561c>
  406b94:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  406b98:	mov	x2, xzr
  406b9c:	movk	x8, #0xcccd
  406ba0:	umulh	x9, x25, x8
  406ba4:	cmp	x25, #0x9
  406ba8:	lsr	x25, x9, #3
  406bac:	add	x2, x2, #0x1
  406bb0:	b.hi	406ba0 <ferror@plt+0x5600>  // b.pmore
  406bb4:	adrp	x3, 40d000 <ferror@plt+0xba60>
  406bb8:	add	x3, x3, #0x910
  406bbc:	mov	x0, x21
  406bc0:	mov	x1, x20
  406bc4:	bl	404c40 <ferror@plt+0x36a0>
  406bc8:	mov	w20, w0
  406bcc:	strb	w23, [x21, #40]
  406bd0:	cbz	w20, 406e30 <ferror@plt+0x5890>
  406bd4:	b	406e3c <ferror@plt+0x589c>
  406bd8:	mov	x9, x24
  406bdc:	cmp	x24, x25
  406be0:	b.ls	406a80 <ferror@plt+0x54e0>  // b.plast
  406be4:	cbz	x9, 406c2c <ferror@plt+0x568c>
  406be8:	ldr	x8, [x21, #8]
  406bec:	sub	x8, x9, x8
  406bf0:	adds	x8, x8, x8, lsl #3
  406bf4:	b.eq	406c2c <ferror@plt+0x568c>  // b.none
  406bf8:	ldr	x10, [x21]
  406bfc:	add	x9, x10, x9, lsl #2
  406c00:	ldursw	x10, [x9, #-4]
  406c04:	cbz	w10, 406c44 <ferror@plt+0x56a4>
  406c08:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  406c0c:	mov	x9, xzr
  406c10:	movk	x11, #0xcccd
  406c14:	umulh	x12, x10, x11
  406c18:	cmp	x10, #0x9
  406c1c:	lsr	x10, x12, #3
  406c20:	add	x9, x9, #0x1
  406c24:	b.hi	406c14 <ferror@plt+0x5674>  // b.pmore
  406c28:	b	406c48 <ferror@plt+0x56a8>
  406c2c:	mov	x8, #0xffffffffffffffff    	// #-1
  406c30:	b	406c50 <ferror@plt+0x56b0>
  406c34:	mov	w9, #0x1                   	// #1
  406c38:	b	406cb8 <ferror@plt+0x5718>
  406c3c:	mov	w9, #0x2                   	// #2
  406c40:	b	406cb8 <ferror@plt+0x5718>
  406c44:	mov	x9, xzr
  406c48:	add	x8, x8, x9
  406c4c:	sub	x8, x8, #0xa
  406c50:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  406c54:	movk	x9, #0xaaab
  406c58:	umulh	x9, x8, x9
  406c5c:	lsr	x9, x9, #1
  406c60:	add	x9, x9, x9, lsl #1
  406c64:	sub	x9, x8, x9
  406c68:	cmp	x9, #0x0
  406c6c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  406c70:	csel	x9, x9, xzr, ne  // ne = any
  406c74:	sub	x20, x8, x9
  406c78:	sub	x0, x29, #0x30
  406c7c:	mov	x1, x20
  406c80:	bl	40d5c8 <ferror@plt+0xc028>
  406c84:	cbnz	w0, 406e0c <ferror@plt+0x586c>
  406c88:	b	406d08 <ferror@plt+0x5768>
  406c8c:	mov	w9, #0x3                   	// #3
  406c90:	b	406cb8 <ferror@plt+0x5718>
  406c94:	mov	w9, #0x4                   	// #4
  406c98:	b	406cb8 <ferror@plt+0x5718>
  406c9c:	mov	w9, #0x5                   	// #5
  406ca0:	b	406cb8 <ferror@plt+0x5718>
  406ca4:	mov	w9, #0x6                   	// #6
  406ca8:	b	406cb8 <ferror@plt+0x5718>
  406cac:	mov	w9, #0x7                   	// #7
  406cb0:	b	406cb8 <ferror@plt+0x5718>
  406cb4:	mov	w9, #0x8                   	// #8
  406cb8:	ldr	x10, [x21, #8]
  406cbc:	mov	x11, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  406cc0:	movk	x11, #0xaaab
  406cc4:	sub	x0, x29, #0x30
  406cc8:	sub	x8, x10, x8
  406ccc:	add	x8, x8, x8, lsl #3
  406cd0:	add	x8, x8, x9
  406cd4:	sub	x8, x8, #0x9
  406cd8:	umulh	x9, x8, x11
  406cdc:	lsr	x9, x9, #1
  406ce0:	add	x9, x9, x9, lsl #1
  406ce4:	sub	x9, x8, x9
  406ce8:	cmp	x9, #0x0
  406cec:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  406cf0:	eor	x9, x9, #0x3
  406cf4:	csel	x9, x9, xzr, ne  // ne = any
  406cf8:	add	x20, x9, x8
  406cfc:	mov	x1, x20
  406d00:	bl	40c660 <ferror@plt+0xb0c0>
  406d04:	cbnz	w0, 406e0c <ferror@plt+0x586c>
  406d08:	sub	x0, x29, #0x30
  406d0c:	bl	406ef4 <ferror@plt+0x5954>
  406d10:	ldr	x8, [x22, #584]
  406d14:	ldrh	w9, [x8, #1142]
  406d18:	ldr	x8, [x8, #1104]
  406d1c:	sub	x9, x9, #0x1
  406d20:	cmp	x8, x9
  406d24:	b.cc	406d38 <ferror@plt+0x5798>  // b.lo, b.ul, b.last
  406d28:	mov	w0, #0x5c                  	// #92
  406d2c:	bl	402cd4 <ferror@plt+0x1734>
  406d30:	mov	w0, #0xa                   	// #10
  406d34:	bl	402cd4 <ferror@plt+0x1734>
  406d38:	mov	w0, #0x65                  	// #101
  406d3c:	bl	402cd4 <ferror@plt+0x1734>
  406d40:	cbz	x20, 406dcc <ferror@plt+0x582c>
  406d44:	cmp	x24, x25
  406d48:	b.hi	406d7c <ferror@plt+0x57dc>  // b.pmore
  406d4c:	ldr	x8, [x22, #584]
  406d50:	ldrh	w9, [x8, #1142]
  406d54:	ldr	x8, [x8, #1104]
  406d58:	sub	x9, x9, #0x1
  406d5c:	cmp	x8, x9
  406d60:	b.cc	406d74 <ferror@plt+0x57d4>  // b.lo, b.ul, b.last
  406d64:	mov	w0, #0x5c                  	// #92
  406d68:	bl	402cd4 <ferror@plt+0x1734>
  406d6c:	mov	w0, #0xa                   	// #10
  406d70:	bl	402cd4 <ferror@plt+0x1734>
  406d74:	mov	w0, #0x2d                  	// #45
  406d78:	bl	402cd4 <ferror@plt+0x1734>
  406d7c:	mov	w9, #0xca00                	// #51712
  406d80:	mov	x8, xzr
  406d84:	movk	w9, #0x3b9a, lsl #16
  406d88:	add	x10, sp, #0xc
  406d8c:	mov	w11, #0x21                  	// #33
  406d90:	stp	x10, xzr, [x23]
  406d94:	stp	xzr, x11, [x23, #24]
  406d98:	sturb	wzr, [x29, #-56]
  406d9c:	str	xzr, [x23, #16]
  406da0:	udiv	x11, x20, x9
  406da4:	msub	w12, w11, w9, w20
  406da8:	cmp	x20, x9
  406dac:	str	w12, [x10, x8, lsl #2]
  406db0:	add	x8, x8, #0x1
  406db4:	mov	x20, x11
  406db8:	b.cs	406da0 <ferror@plt+0x5800>  // b.hs, b.nlast
  406dbc:	sub	x0, x29, #0x60
  406dc0:	str	x8, [x23, #24]
  406dc4:	bl	406ef4 <ferror@plt+0x5954>
  406dc8:	b	406e0c <ferror@plt+0x586c>
  406dcc:	adrp	x8, 419000 <ferror@plt+0x17a60>
  406dd0:	ldrb	w20, [x8, #4035]
  406dd4:	cmp	w20, #0xa
  406dd8:	b.eq	406e04 <ferror@plt+0x5864>  // b.none
  406ddc:	ldr	x8, [x22, #584]
  406de0:	ldrh	w9, [x8, #1142]
  406de4:	ldr	x8, [x8, #1104]
  406de8:	sub	x9, x9, #0x1
  406dec:	cmp	x8, x9
  406df0:	b.cc	406e04 <ferror@plt+0x5864>  // b.lo, b.ul, b.last
  406df4:	mov	w0, #0x5c                  	// #92
  406df8:	bl	402cd4 <ferror@plt+0x1734>
  406dfc:	mov	w0, #0xa                   	// #10
  406e00:	bl	402cd4 <ferror@plt+0x1734>
  406e04:	mov	w0, w20
  406e08:	bl	402cd4 <ferror@plt+0x1734>
  406e0c:	ldr	x0, [x23, #48]
  406e10:	bl	401480 <free@plt>
  406e14:	ldr	x8, [x22, #584]
  406e18:	ldr	w9, [x8, #1128]
  406e1c:	ldr	w8, [x8, #1132]
  406e20:	cmp	w9, w8
  406e24:	cset	w8, ne  // ne = any
  406e28:	lsl	w20, w8, #3
  406e2c:	cbnz	w20, 406e3c <ferror@plt+0x589c>
  406e30:	tbz	w19, #0, 406e3c <ferror@plt+0x589c>
  406e34:	mov	w0, #0xa                   	// #10
  406e38:	bl	402cd4 <ferror@plt+0x1734>
  406e3c:	mov	w0, w20
  406e40:	ldp	x20, x19, [sp, #320]
  406e44:	ldp	x22, x21, [sp, #304]
  406e48:	ldp	x24, x23, [sp, #288]
  406e4c:	ldp	x26, x25, [sp, #272]
  406e50:	ldr	x28, [sp, #256]
  406e54:	ldp	x29, x30, [sp, #240]
  406e58:	add	sp, sp, #0x150
  406e5c:	ret
  406e60:	stp	x29, x30, [sp, #-32]!
  406e64:	stp	x20, x19, [sp, #16]
  406e68:	mov	x19, x0
  406e6c:	adrp	x20, 42e000 <ferror@plt+0x2ca60>
  406e70:	mov	x29, sp
  406e74:	tbz	w2, #0, 406ea8 <ferror@plt+0x5908>
  406e78:	ldr	x8, [x20, #584]
  406e7c:	ldrh	w9, [x8, #1142]
  406e80:	ldr	x8, [x8, #1104]
  406e84:	sub	x9, x9, #0x1
  406e88:	cmp	x8, x9
  406e8c:	b.cc	406ea0 <ferror@plt+0x5900>  // b.lo, b.ul, b.last
  406e90:	mov	w0, #0x5c                  	// #92
  406e94:	bl	402cd4 <ferror@plt+0x1734>
  406e98:	mov	w0, #0xa                   	// #10
  406e9c:	bl	402cd4 <ferror@plt+0x1734>
  406ea0:	mov	w0, #0x2e                  	// #46
  406ea4:	bl	402cd4 <ferror@plt+0x1734>
  406ea8:	adrp	x8, 419000 <ferror@plt+0x17a60>
  406eac:	add	x8, x8, #0xfc3
  406eb0:	ldrb	w19, [x8, x19]
  406eb4:	cmp	w19, #0xa
  406eb8:	b.eq	406ee4 <ferror@plt+0x5944>  // b.none
  406ebc:	ldr	x8, [x20, #584]
  406ec0:	ldrh	w9, [x8, #1142]
  406ec4:	ldr	x8, [x8, #1104]
  406ec8:	sub	x9, x9, #0x1
  406ecc:	cmp	x8, x9
  406ed0:	b.cc	406ee4 <ferror@plt+0x5944>  // b.lo, b.ul, b.last
  406ed4:	mov	w0, #0x5c                  	// #92
  406ed8:	bl	402cd4 <ferror@plt+0x1734>
  406edc:	mov	w0, #0xa                   	// #10
  406ee0:	bl	402cd4 <ferror@plt+0x1734>
  406ee4:	mov	w0, w19
  406ee8:	ldp	x20, x19, [sp, #16]
  406eec:	ldp	x29, x30, [sp], #32
  406ef0:	b	402cd4 <ferror@plt+0x1734>
  406ef4:	sub	sp, sp, #0xc0
  406ef8:	stp	x20, x19, [sp, #176]
  406efc:	ldrb	w8, [x0, #40]
  406f00:	ldr	x20, [x0, #8]
  406f04:	mov	x19, x0
  406f08:	stp	x29, x30, [sp, #96]
  406f0c:	stp	x28, x27, [sp, #112]
  406f10:	stp	x26, x25, [sp, #128]
  406f14:	stp	x24, x23, [sp, #144]
  406f18:	stp	x22, x21, [sp, #160]
  406f1c:	add	x29, sp, #0x60
  406f20:	cbz	w8, 406f58 <ferror@plt+0x59b8>
  406f24:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  406f28:	ldr	x8, [x8, #584]
  406f2c:	ldrh	w9, [x8, #1142]
  406f30:	ldr	x8, [x8, #1104]
  406f34:	sub	x9, x9, #0x1
  406f38:	cmp	x8, x9
  406f3c:	b.cc	406f50 <ferror@plt+0x59b0>  // b.lo, b.ul, b.last
  406f40:	mov	w0, #0x5c                  	// #92
  406f44:	bl	402cd4 <ferror@plt+0x1734>
  406f48:	mov	w0, #0xa                   	// #10
  406f4c:	bl	402cd4 <ferror@plt+0x1734>
  406f50:	mov	w0, #0x2d                  	// #45
  406f54:	bl	402cd4 <ferror@plt+0x1734>
  406f58:	ldr	x21, [x19, #24]
  406f5c:	cbz	x21, 40722c <ferror@plt+0x5c8c>
  406f60:	ldr	x9, [x19]
  406f64:	ldr	x8, [x19, #16]
  406f68:	str	x9, [sp, #8]
  406f6c:	mov	x9, #0xe38f                	// #58255
  406f70:	movk	x9, #0x8e38, lsl #16
  406f74:	movk	x9, #0x38e3, lsl #32
  406f78:	movk	x9, #0xe38e, lsl #48
  406f7c:	umulh	x9, x8, x9
  406f80:	lsr	x9, x9, #3
  406f84:	add	x9, x9, x9, lsl #3
  406f88:	sub	x10, x8, x9
  406f8c:	sub	x9, x21, #0x1
  406f90:	cbz	x10, 4070b0 <ferror@plt+0x5b10>
  406f94:	mov	w11, #0x9                   	// #9
  406f98:	add	x22, sp, #0x10
  406f9c:	mov	w23, #0x6667                	// #26215
  406fa0:	mov	w8, #0x1                   	// #1
  406fa4:	movk	w23, #0x6666, lsl #16
  406fa8:	sub	x10, x11, x10
  406fac:	add	x25, x22, #0x40
  406fb0:	mov	w26, #0xa                   	// #10
  406fb4:	mov	x27, x21
  406fb8:	str	x10, [sp]
  406fbc:	b	406fd0 <ferror@plt+0x5a30>
  406fc0:	sub	x9, x27, #0x1
  406fc4:	mov	x21, x24
  406fc8:	cmp	x9, x24
  406fcc:	b.cs	40722c <ferror@plt+0x5c8c>  // b.hs, b.nlast
  406fd0:	mov	x28, x27
  406fd4:	mov	x27, x9
  406fd8:	cmp	x28, x20
  406fdc:	cset	w10, ne  // ne = any
  406fe0:	and	w8, w8, w10
  406fe4:	ldp	x10, x9, [sp]
  406fe8:	ldr	w9, [x9, x27, lsl #2]
  406fec:	cmp	x27, #0x0
  406ff0:	movi	v0.2d, #0x0
  406ff4:	csel	x19, x10, xzr, eq  // eq = none
  406ff8:	str	xzr, [sp, #80]
  406ffc:	stp	q0, q0, [sp, #48]
  407000:	stp	q0, q0, [sp, #16]
  407004:	cbz	w9, 407044 <ferror@plt+0x5aa4>
  407008:	mov	x10, xzr
  40700c:	smull	x11, w9, w23
  407010:	lsr	x13, x11, #63
  407014:	asr	x11, x11, #34
  407018:	add	w11, w11, w13
  40701c:	add	w12, w9, #0x9
  407020:	msub	w9, w11, w26, w9
  407024:	sxtw	x9, w9
  407028:	cmp	w12, #0x13
  40702c:	str	x9, [x22, x10, lsl #3]
  407030:	b.cc	407044 <ferror@plt+0x5aa4>  // b.lo, b.ul, b.last
  407034:	cmp	x10, #0x8
  407038:	add	x10, x10, #0x1
  40703c:	mov	w9, w11
  407040:	b.cc	40700c <ferror@plt+0x5a6c>  // b.lo, b.ul, b.last
  407044:	mov	x24, x21
  407048:	cmp	x19, #0x8
  40704c:	b.hi	406fc0 <ferror@plt+0x5a20>  // b.pmore
  407050:	mov	x21, xzr
  407054:	ldr	x0, [x25, x21, lsl #3]
  407058:	tbz	w8, #0, 407074 <ferror@plt+0x5ad4>
  40705c:	cbnz	x0, 407074 <ferror@plt+0x5ad4>
  407060:	mov	w8, #0x1                   	// #1
  407064:	add	x9, x21, #0x7
  407068:	cmp	x9, #0x8
  40706c:	b.ls	4070a0 <ferror@plt+0x5b00>  // b.plast
  407070:	b	406fc0 <ferror@plt+0x5a20>
  407074:	cmp	x28, x20
  407078:	cset	w8, eq  // eq = none
  40707c:	cmp	x21, #0x0
  407080:	cset	w9, eq  // eq = none
  407084:	and	w2, w8, w9
  407088:	mov	w1, #0x1                   	// #1
  40708c:	bl	406e60 <ferror@plt+0x58c0>
  407090:	mov	w8, wzr
  407094:	add	x9, x21, #0x7
  407098:	cmp	x9, #0x8
  40709c:	b.hi	406fc0 <ferror@plt+0x5a20>  // b.pmore
  4070a0:	cmp	x9, x19
  4070a4:	sub	x21, x21, #0x1
  4070a8:	b.cs	407054 <ferror@plt+0x5ab4>  // b.hs, b.nlast
  4070ac:	b	406fc0 <ferror@plt+0x5a20>
  4070b0:	mov	w22, #0x6667                	// #26215
  4070b4:	mov	w11, #0x1                   	// #1
  4070b8:	movk	w22, #0x6666, lsl #16
  4070bc:	mov	w23, #0xa                   	// #10
  4070c0:	add	x24, sp, #0x10
  4070c4:	mov	x8, x21
  4070c8:	mov	x25, x9
  4070cc:	ldr	x9, [sp, #8]
  4070d0:	cmp	x8, x20
  4070d4:	movi	v0.2d, #0x0
  4070d8:	ldr	w10, [x9, x25, lsl #2]
  4070dc:	cset	w9, ne  // ne = any
  4070e0:	and	w9, w11, w9
  4070e4:	str	xzr, [sp, #80]
  4070e8:	stp	q0, q0, [sp, #48]
  4070ec:	stp	q0, q0, [sp, #16]
  4070f0:	cbz	w10, 407130 <ferror@plt+0x5b90>
  4070f4:	mov	x11, xzr
  4070f8:	smull	x12, w10, w22
  4070fc:	lsr	x14, x12, #63
  407100:	asr	x12, x12, #34
  407104:	add	w12, w12, w14
  407108:	add	w13, w10, #0x9
  40710c:	msub	w10, w12, w23, w10
  407110:	sxtw	x10, w10
  407114:	cmp	w13, #0x13
  407118:	str	x10, [x24, x11, lsl #3]
  40711c:	b.cc	407130 <ferror@plt+0x5b90>  // b.lo, b.ul, b.last
  407120:	cmp	x11, #0x8
  407124:	add	x11, x11, #0x1
  407128:	mov	w10, w12
  40712c:	b.cc	4070f8 <ferror@plt+0x5b58>  // b.lo, b.ul, b.last
  407130:	tbz	w9, #0, 407184 <ferror@plt+0x5be4>
  407134:	ldr	x0, [sp, #80]
  407138:	cbnz	x0, 407188 <ferror@plt+0x5be8>
  40713c:	ldr	x0, [sp, #72]
  407140:	cbnz	x0, 40719c <ferror@plt+0x5bfc>
  407144:	ldr	x0, [sp, #64]
  407148:	cbnz	x0, 4071ac <ferror@plt+0x5c0c>
  40714c:	ldr	x0, [sp, #56]
  407150:	cbnz	x0, 4071bc <ferror@plt+0x5c1c>
  407154:	ldr	x0, [sp, #48]
  407158:	cbnz	x0, 4071cc <ferror@plt+0x5c2c>
  40715c:	ldr	x0, [sp, #40]
  407160:	cbnz	x0, 4071dc <ferror@plt+0x5c3c>
  407164:	ldr	x0, [sp, #32]
  407168:	cbnz	x0, 4071ec <ferror@plt+0x5c4c>
  40716c:	ldr	x0, [sp, #24]
  407170:	cbnz	x0, 4071fc <ferror@plt+0x5c5c>
  407174:	ldr	x0, [sp, #16]
  407178:	cbnz	x0, 40720c <ferror@plt+0x5c6c>
  40717c:	mov	w11, #0x1                   	// #1
  407180:	b	40721c <ferror@plt+0x5c7c>
  407184:	ldr	x0, [sp, #80]
  407188:	cmp	x8, x20
  40718c:	cset	w2, eq  // eq = none
  407190:	mov	w1, #0x1                   	// #1
  407194:	bl	406e60 <ferror@plt+0x58c0>
  407198:	ldr	x0, [sp, #72]
  40719c:	mov	w1, #0x1                   	// #1
  4071a0:	mov	w2, wzr
  4071a4:	bl	406e60 <ferror@plt+0x58c0>
  4071a8:	ldr	x0, [sp, #64]
  4071ac:	mov	w1, #0x1                   	// #1
  4071b0:	mov	w2, wzr
  4071b4:	bl	406e60 <ferror@plt+0x58c0>
  4071b8:	ldr	x0, [sp, #56]
  4071bc:	mov	w1, #0x1                   	// #1
  4071c0:	mov	w2, wzr
  4071c4:	bl	406e60 <ferror@plt+0x58c0>
  4071c8:	ldr	x0, [sp, #48]
  4071cc:	mov	w1, #0x1                   	// #1
  4071d0:	mov	w2, wzr
  4071d4:	bl	406e60 <ferror@plt+0x58c0>
  4071d8:	ldr	x0, [sp, #40]
  4071dc:	mov	w1, #0x1                   	// #1
  4071e0:	mov	w2, wzr
  4071e4:	bl	406e60 <ferror@plt+0x58c0>
  4071e8:	ldr	x0, [sp, #32]
  4071ec:	mov	w1, #0x1                   	// #1
  4071f0:	mov	w2, wzr
  4071f4:	bl	406e60 <ferror@plt+0x58c0>
  4071f8:	ldr	x0, [sp, #24]
  4071fc:	mov	w1, #0x1                   	// #1
  407200:	mov	w2, wzr
  407204:	bl	406e60 <ferror@plt+0x58c0>
  407208:	ldr	x0, [sp, #16]
  40720c:	mov	w1, #0x1                   	// #1
  407210:	mov	w2, wzr
  407214:	bl	406e60 <ferror@plt+0x58c0>
  407218:	mov	w11, wzr
  40721c:	sub	x9, x25, #0x1
  407220:	cmp	x9, x21
  407224:	mov	x8, x25
  407228:	b.cc	4070c8 <ferror@plt+0x5b28>  // b.lo, b.ul, b.last
  40722c:	ldp	x20, x19, [sp, #176]
  407230:	ldp	x22, x21, [sp, #160]
  407234:	ldp	x24, x23, [sp, #144]
  407238:	ldp	x26, x25, [sp, #128]
  40723c:	ldp	x28, x27, [sp, #112]
  407240:	ldp	x29, x30, [sp, #96]
  407244:	add	sp, sp, #0xc0
  407248:	ret
  40724c:	ldrb	w8, [x0, #40]
  407250:	cbz	w8, 407260 <ferror@plt+0x5cc0>
  407254:	mov	w0, wzr
  407258:	mov	x1, xzr
  40725c:	b	402d44 <ferror@plt+0x17a4>
  407260:	ldr	x10, [x0, #24]
  407264:	ldr	x9, [x0, #8]
  407268:	mov	w11, #0xca00                	// #51712
  40726c:	mov	x8, xzr
  407270:	movk	w11, #0x3b9a, lsl #16
  407274:	cmp	x10, x9
  407278:	b.ls	4072ac <ferror@plt+0x5d0c>  // b.plast
  40727c:	umulh	x12, x8, x11
  407280:	cbnz	x12, 4072a0 <ferror@plt+0x5d00>
  407284:	ldr	x12, [x0]
  407288:	mul	x8, x8, x11
  40728c:	add	x12, x12, x10, lsl #2
  407290:	ldursw	x12, [x12, #-4]
  407294:	sub	x10, x10, #0x1
  407298:	adds	x8, x8, x12
  40729c:	b.cc	407274 <ferror@plt+0x5cd4>  // b.lo, b.ul, b.last
  4072a0:	mov	w0, #0x2                   	// #2
  4072a4:	mov	x1, xzr
  4072a8:	b	402d44 <ferror@plt+0x17a4>
  4072ac:	mov	w0, wzr
  4072b0:	str	x8, [x1]
  4072b4:	ret
  4072b8:	stp	x29, x30, [sp, #-16]!
  4072bc:	ldr	x8, [x0, #8]
  4072c0:	ldr	x9, [x0, #24]
  4072c4:	ldr	x10, [x1, #8]
  4072c8:	ldr	x11, [x1, #24]
  4072cc:	mov	x29, sp
  4072d0:	sub	x12, x9, x8
  4072d4:	cmp	x9, #0x0
  4072d8:	sub	x9, x11, x10
  4072dc:	csel	x12, xzr, x12, eq  // eq = none
  4072e0:	cmp	x11, #0x0
  4072e4:	csel	x9, xzr, x9, eq  // eq = none
  4072e8:	cmp	x8, x10
  4072ec:	csel	x0, x8, x10, hi  // hi = pmore
  4072f0:	cmp	x12, x9
  4072f4:	csel	x1, x12, x9, hi  // hi = pmore
  4072f8:	bl	402fb0 <ferror@plt+0x1a10>
  4072fc:	mov	w1, #0x1                   	// #1
  407300:	ldp	x29, x30, [sp], #16
  407304:	b	402fb0 <ferror@plt+0x1a10>
  407308:	stp	x29, x30, [sp, #-48]!
  40730c:	stp	x22, x21, [sp, #16]
  407310:	stp	x20, x19, [sp, #32]
  407314:	mov	x19, x1
  407318:	mov	x21, x0
  40731c:	ldr	x0, [x0, #8]
  407320:	ldr	x1, [x1, #8]
  407324:	mov	x29, sp
  407328:	mov	x20, x2
  40732c:	bl	402fb0 <ferror@plt+0x1a10>
  407330:	mov	x22, x0
  407334:	mov	w1, #0x8                   	// #8
  407338:	mov	x0, x20
  40733c:	bl	402fb0 <ferror@plt+0x1a10>
  407340:	mov	x8, #0xe38f                	// #58255
  407344:	movk	x8, #0x8e38, lsl #16
  407348:	movk	x8, #0x38e3, lsl #32
  40734c:	movk	x8, #0xe38e, lsl #48
  407350:	umulh	x8, x0, x8
  407354:	lsr	x8, x8, #3
  407358:	cmp	x8, x22
  40735c:	csel	x0, x8, x22, hi  // hi = pmore
  407360:	mov	w1, #0x1                   	// #1
  407364:	bl	402fb0 <ferror@plt+0x1a10>
  407368:	ldr	x8, [x21, #24]
  40736c:	mov	x20, x0
  407370:	cbz	x8, 407390 <ferror@plt+0x5df0>
  407374:	ldr	x9, [x21, #8]
  407378:	sub	x0, x8, x9
  40737c:	ldr	x8, [x19, #24]
  407380:	cbz	x8, 40739c <ferror@plt+0x5dfc>
  407384:	ldr	x9, [x19, #8]
  407388:	sub	x1, x8, x9
  40738c:	b	4073a0 <ferror@plt+0x5e00>
  407390:	mov	x0, xzr
  407394:	ldr	x8, [x19, #24]
  407398:	cbnz	x8, 407384 <ferror@plt+0x5de4>
  40739c:	mov	x1, xzr
  4073a0:	bl	402fb0 <ferror@plt+0x1a10>
  4073a4:	mov	x1, x20
  4073a8:	ldp	x20, x19, [sp, #32]
  4073ac:	ldp	x22, x21, [sp, #16]
  4073b0:	ldp	x29, x30, [sp], #48
  4073b4:	b	402fb0 <ferror@plt+0x1a10>
  4073b8:	stp	x29, x30, [sp, #-16]!
  4073bc:	ldr	x0, [x0, #24]
  4073c0:	ldr	x1, [x1, #24]
  4073c4:	mov	x29, sp
  4073c8:	bl	402fb0 <ferror@plt+0x1a10>
  4073cc:	mov	w1, #0x1                   	// #1
  4073d0:	ldp	x29, x30, [sp], #16
  4073d4:	b	402fb0 <ferror@plt+0x1a10>
  4073d8:	ldr	x8, [x0, #24]
  4073dc:	ldr	x9, [x1, #24]
  4073e0:	ldr	x10, [x0, #8]
  4073e4:	ldr	x11, [x1, #8]
  4073e8:	add	x8, x9, x8
  4073ec:	sub	x8, x8, x10
  4073f0:	sub	x0, x8, x11
  4073f4:	ret
  4073f8:	sub	sp, sp, #0x60
  4073fc:	stp	x29, x30, [sp, #48]
  407400:	stp	x22, x21, [sp, #64]
  407404:	stp	x20, x19, [sp, #80]
  407408:	ldr	x8, [x0, #8]
  40740c:	ldr	x9, [x0, #24]
  407410:	ldr	x10, [x1, #8]
  407414:	ldr	x11, [x1, #24]
  407418:	mov	x20, x0
  40741c:	sub	x12, x9, x8
  407420:	cmp	x9, #0x0
  407424:	sub	x9, x11, x10
  407428:	csel	x12, xzr, x12, eq  // eq = none
  40742c:	cmp	x11, #0x0
  407430:	csel	x9, xzr, x9, eq  // eq = none
  407434:	cmp	x8, x10
  407438:	csel	x0, x8, x10, hi  // hi = pmore
  40743c:	cmp	x12, x9
  407440:	mov	x21, x1
  407444:	csel	x1, x12, x9, hi  // hi = pmore
  407448:	add	x29, sp, #0x30
  40744c:	mov	x19, x2
  407450:	bl	402fb0 <ferror@plt+0x1a10>
  407454:	mov	w1, #0x1                   	// #1
  407458:	bl	402fb0 <ferror@plt+0x1a10>
  40745c:	cmp	x19, x20
  407460:	b.eq	4074bc <ferror@plt+0x5f1c>  // b.none
  407464:	cmp	x19, x21
  407468:	mov	x8, sp
  40746c:	csel	x22, x21, x8, ne  // ne = any
  407470:	b.eq	4074dc <ferror@plt+0x5f3c>  // b.none
  407474:	ldr	x8, [x19, #32]
  407478:	cmp	x0, #0x2
  40747c:	mov	w9, #0x2                   	// #2
  407480:	csel	x21, x0, x9, hi  // hi = pmore
  407484:	cmp	x21, x8
  407488:	b.ls	4074a0 <ferror@plt+0x5f00>  // b.plast
  40748c:	ldr	x0, [x19]
  407490:	lsl	x1, x21, #2
  407494:	bl	403000 <ferror@plt+0x1a60>
  407498:	str	x0, [x19]
  40749c:	str	x21, [x19, #32]
  4074a0:	mov	x0, x20
  4074a4:	mov	x1, x22
  4074a8:	mov	x2, x19
  4074ac:	mov	x3, xzr
  4074b0:	bl	407550 <ferror@plt+0x5fb0>
  4074b4:	mov	w19, w0
  4074b8:	b	407538 <ferror@plt+0x5f98>
  4074bc:	ldp	q2, q0, [x20, #16]
  4074c0:	ldr	q1, [x20]
  4074c4:	cmp	x20, x21
  4074c8:	mov	x20, sp
  4074cc:	stp	q2, q0, [sp, #16]
  4074d0:	str	q1, [sp]
  4074d4:	csel	x21, x20, x21, eq  // eq = none
  4074d8:	b	4074f0 <ferror@plt+0x5f50>
  4074dc:	ldp	q1, q0, [x21, #16]
  4074e0:	ldr	q2, [x21]
  4074e4:	mov	x21, sp
  4074e8:	stp	q1, q0, [sp, #16]
  4074ec:	str	q2, [sp]
  4074f0:	cmp	x0, #0x2
  4074f4:	mov	w8, #0x2                   	// #2
  4074f8:	csel	x22, x0, x8, hi  // hi = pmore
  4074fc:	lsl	x0, x22, #2
  407500:	bl	402fe0 <ferror@plt+0x1a40>
  407504:	stp	x0, xzr, [x19]
  407508:	mov	x0, x20
  40750c:	mov	x1, x21
  407510:	mov	x2, x19
  407514:	mov	x3, xzr
  407518:	stp	xzr, x22, [x19, #24]
  40751c:	strb	wzr, [x19, #40]
  407520:	str	xzr, [x19, #16]
  407524:	bl	407550 <ferror@plt+0x5fb0>
  407528:	ldr	x8, [sp]
  40752c:	mov	w19, w0
  407530:	mov	x0, x8
  407534:	bl	401480 <free@plt>
  407538:	mov	w0, w19
  40753c:	ldp	x20, x19, [sp, #80]
  407540:	ldp	x22, x21, [sp, #64]
  407544:	ldp	x29, x30, [sp, #48]
  407548:	add	sp, sp, #0x60
  40754c:	ret
  407550:	sub	sp, sp, #0x90
  407554:	stp	x29, x30, [sp, #48]
  407558:	stp	x28, x27, [sp, #64]
  40755c:	stp	x26, x25, [sp, #80]
  407560:	stp	x24, x23, [sp, #96]
  407564:	stp	x22, x21, [sp, #112]
  407568:	stp	x20, x19, [sp, #128]
  40756c:	ldr	x26, [x1, #24]
  407570:	mov	x19, x2
  407574:	mov	x21, x0
  407578:	add	x29, sp, #0x30
  40757c:	cbz	x26, 407660 <ferror@plt+0x60c0>
  407580:	ldr	x10, [x21, #24]
  407584:	mov	x22, x3
  407588:	mov	x20, x1
  40758c:	cbz	x10, 4076c4 <ferror@plt+0x6124>
  407590:	ldrb	w11, [x20, #40]
  407594:	ldr	x8, [x21, #8]
  407598:	ldr	x9, [x20, #8]
  40759c:	ldrb	w2, [x21, #40]
  4075a0:	cmp	x11, x22
  4075a4:	sub	x11, x10, x8
  4075a8:	sub	x12, x26, x9
  4075ac:	cset	w3, ne  // ne = any
  4075b0:	cmp	x11, x12
  4075b4:	csel	x13, x11, x12, hi  // hi = pmore
  4075b8:	cmp	x8, x9
  4075bc:	csel	x14, x8, x9, cc  // cc = lo, ul, last
  4075c0:	csel	x15, x8, x9, hi  // hi = pmore
  4075c4:	cmp	w2, w3
  4075c8:	sub	x1, x15, x14
  4075cc:	add	x27, x15, x13
  4075d0:	adrp	x0, 42e000 <ferror@plt+0x2ca60>
  4075d4:	stur	x15, [x29, #-8]
  4075d8:	b.eq	407734 <ferror@plt+0x6194>  // b.none
  4075dc:	cmp	x11, x12
  4075e0:	b.ne	407838 <ferror@plt+0x6298>  // b.any
  4075e4:	ldr	x11, [x21]
  4075e8:	cmp	x8, x9
  4075ec:	b.ls	40787c <ferror@plt+0x62dc>  // b.plast
  4075f0:	ldr	x12, [x0, #584]
  4075f4:	ldr	x15, [x20]
  4075f8:	add	x16, x11, x1, lsl #2
  4075fc:	sub	x17, x26, #0x1
  407600:	ldr	w13, [x12, #1132]
  407604:	ldr	w18, [x12, #1128]
  407608:	mov	x11, x17
  40760c:	cmp	x17, x26
  407610:	mov	w14, wzr
  407614:	b.cs	407638 <ferror@plt+0x6098>  // b.hs, b.nlast
  407618:	cmp	w18, w13
  40761c:	b.ne	407638 <ferror@plt+0x6098>  // b.any
  407620:	lsl	x14, x11, #2
  407624:	ldr	w17, [x16, x14]
  407628:	ldr	w14, [x15, x14]
  40762c:	sub	w14, w17, w14
  407630:	sub	x17, x11, #0x1
  407634:	cbz	w14, 407604 <ferror@plt+0x6064>
  407638:	ldr	w12, [x12, #1128]
  40763c:	cmp	w12, w13
  407640:	b.ne	4078ec <ferror@plt+0x634c>  // b.any
  407644:	add	x11, x11, #0x1
  407648:	sbfx	x13, x14, #31, #1
  40764c:	lsr	w12, w14, #31
  407650:	eor	x11, x11, x13
  407654:	cmn	x11, x12
  407658:	b.pl	407738 <ferror@plt+0x6198>  // b.nfrst
  40765c:	b	4078ec <ferror@plt+0x634c>
  407660:	cmp	x19, x21
  407664:	b.eq	4077c4 <ferror@plt+0x6224>  // b.none
  407668:	ldr	x8, [x21, #24]
  40766c:	ldr	x10, [x19, #32]
  407670:	ldr	x0, [x19]
  407674:	mov	w9, #0x2                   	// #2
  407678:	cmp	x8, #0x2
  40767c:	csel	x20, x8, x9, hi  // hi = pmore
  407680:	cmp	x20, x10
  407684:	b.ls	40769c <ferror@plt+0x60fc>  // b.plast
  407688:	lsl	x1, x20, #2
  40768c:	bl	403000 <ferror@plt+0x1a60>
  407690:	str	x0, [x19]
  407694:	str	x20, [x19, #32]
  407698:	ldr	x8, [x21, #24]
  40769c:	str	x8, [x19, #24]
  4076a0:	ldrb	w9, [x21, #40]
  4076a4:	lsl	x2, x8, #2
  4076a8:	strb	w9, [x19, #40]
  4076ac:	ldur	q0, [x21, #8]
  4076b0:	stur	q0, [x19, #8]
  4076b4:	ldr	x1, [x21]
  4076b8:	bl	401250 <memcpy@plt>
  4076bc:	mov	w0, wzr
  4076c0:	b	407c80 <ferror@plt+0x66e0>
  4076c4:	cmp	x19, x20
  4076c8:	b.eq	40771c <ferror@plt+0x617c>  // b.none
  4076cc:	ldr	x8, [x19, #32]
  4076d0:	ldr	x0, [x19]
  4076d4:	cmp	x26, #0x2
  4076d8:	mov	w9, #0x2                   	// #2
  4076dc:	csel	x21, x26, x9, hi  // hi = pmore
  4076e0:	cmp	x21, x8
  4076e4:	b.ls	4076fc <ferror@plt+0x615c>  // b.plast
  4076e8:	lsl	x1, x21, #2
  4076ec:	bl	403000 <ferror@plt+0x1a60>
  4076f0:	str	x0, [x19]
  4076f4:	str	x21, [x19, #32]
  4076f8:	ldr	x26, [x20, #24]
  4076fc:	str	x26, [x19, #24]
  407700:	ldrb	w8, [x20, #40]
  407704:	lsl	x2, x26, #2
  407708:	strb	w8, [x19, #40]
  40770c:	ldur	q0, [x20, #8]
  407710:	stur	q0, [x19, #8]
  407714:	ldr	x1, [x20]
  407718:	bl	401250 <memcpy@plt>
  40771c:	ldrb	w8, [x20, #40]
  407720:	mov	w0, wzr
  407724:	cmp	x8, x22
  407728:	cset	w8, ne  // ne = any
  40772c:	strb	w8, [x19, #40]
  407730:	b	407c80 <ferror@plt+0x66e0>
  407734:	add	x27, x27, #0x1
  407738:	mov	w18, wzr
  40773c:	mov	x28, x10
  407740:	mov	x10, x20
  407744:	mov	x11, x21
  407748:	ldr	x24, [x11]
  40774c:	ldr	x23, [x10]
  407750:	ldr	x22, [x19]
  407754:	cbz	x1, 407910 <ferror@plt+0x6370>
  407758:	cmp	x8, x9
  40775c:	cset	w8, hi  // hi = pmore
  407760:	eor	w8, w8, w18
  407764:	cmp	w8, #0x1
  407768:	b.ne	4077cc <ferror@plt+0x622c>  // b.any
  40776c:	lsl	x25, x1, #2
  407770:	mov	x0, x22
  407774:	stur	x1, [x29, #-16]
  407778:	mov	x1, x24
  40777c:	str	x19, [sp, #8]
  407780:	mov	w19, w2
  407784:	mov	x2, x25
  407788:	stp	x20, x21, [sp, #16]
  40778c:	mov	w21, w18
  407790:	mov	w20, w3
  407794:	bl	401250 <memcpy@plt>
  407798:	ldur	x1, [x29, #-16]
  40779c:	mov	w3, w20
  4077a0:	mov	w2, w19
  4077a4:	ldp	x19, x20, [sp, #8]
  4077a8:	mov	w18, w21
  4077ac:	ldr	x21, [sp, #24]
  4077b0:	adrp	x0, 42e000 <ferror@plt+0x2ca60>
  4077b4:	mov	w8, wzr
  4077b8:	add	x24, x24, x25
  4077bc:	sub	x28, x28, x1
  4077c0:	b	407930 <ferror@plt+0x6390>
  4077c4:	mov	w0, wzr
  4077c8:	b	407c80 <ferror@plt+0x66e0>
  4077cc:	cmp	w2, w3
  4077d0:	b.eq	407840 <ferror@plt+0x62a0>  // b.none
  4077d4:	ldr	x9, [x0, #584]
  4077d8:	ldr	w8, [x9, #1128]
  4077dc:	ldr	w12, [x9, #1132]
  4077e0:	cmp	w8, w12
  4077e4:	b.ne	407918 <ferror@plt+0x6378>  // b.any
  4077e8:	mov	w11, #0xca00                	// #51712
  4077ec:	mov	x10, xzr
  4077f0:	mov	w8, wzr
  4077f4:	movk	w11, #0x3b9a, lsl #16
  4077f8:	lsl	x12, x10, #2
  4077fc:	ldr	w13, [x23, x12]
  407800:	add	x10, x10, #0x1
  407804:	add	w13, w13, w8, uxtb
  407808:	cmp	w13, #0x0
  40780c:	csel	w14, w11, wzr, gt
  407810:	sub	w13, w14, w13
  407814:	str	w13, [x22, x12]
  407818:	ldr	w13, [x9, #1128]
  40781c:	ldr	w12, [x9, #1132]
  407820:	cset	w8, gt
  407824:	cmp	x10, x1
  407828:	b.cs	40791c <ferror@plt+0x637c>  // b.hs, b.nlast
  40782c:	cmp	w13, w12
  407830:	b.eq	4077f8 <ferror@plt+0x6258>  // b.none
  407834:	b	40791c <ferror@plt+0x637c>
  407838:	b.cs	407738 <ferror@plt+0x6198>  // b.hs, b.nlast
  40783c:	b	4078ec <ferror@plt+0x634c>
  407840:	str	w2, [sp, #24]
  407844:	lsl	x2, x1, #2
  407848:	mov	x0, x22
  40784c:	stur	x1, [x29, #-16]
  407850:	mov	x1, x23
  407854:	str	w18, [sp, #16]
  407858:	mov	w25, w3
  40785c:	bl	401250 <memcpy@plt>
  407860:	ldr	w2, [sp, #24]
  407864:	ldr	w18, [sp, #16]
  407868:	ldur	x1, [x29, #-16]
  40786c:	mov	w3, w25
  407870:	adrp	x0, 42e000 <ferror@plt+0x2ca60>
  407874:	mov	w8, wzr
  407878:	b	407928 <ferror@plt+0x6388>
  40787c:	ldr	x12, [x0, #584]
  407880:	ldr	x14, [x20]
  407884:	sub	x17, x10, #0x1
  407888:	ldr	w13, [x12, #1132]
  40788c:	add	x16, x14, x1, lsl #2
  407890:	ldr	w18, [x12, #1128]
  407894:	mov	x14, x17
  407898:	cmp	x17, x10
  40789c:	mov	w15, wzr
  4078a0:	b.cs	4078c4 <ferror@plt+0x6324>  // b.hs, b.nlast
  4078a4:	cmp	w18, w13
  4078a8:	b.ne	4078c4 <ferror@plt+0x6324>  // b.any
  4078ac:	lsl	x15, x14, #2
  4078b0:	ldr	w17, [x11, x15]
  4078b4:	ldr	w15, [x16, x15]
  4078b8:	sub	w15, w17, w15
  4078bc:	sub	x17, x14, #0x1
  4078c0:	cbz	w15, 407890 <ferror@plt+0x62f0>
  4078c4:	ldr	w11, [x12, #1128]
  4078c8:	cmp	w11, w13
  4078cc:	b.ne	4078ec <ferror@plt+0x634c>  // b.any
  4078d0:	add	x11, x14, #0x1
  4078d4:	sbfx	x13, x15, #31, #1
  4078d8:	lsr	w12, w15, #31
  4078dc:	eor	x11, x11, x13
  4078e0:	add	x11, x11, x12
  4078e4:	cmp	x11, #0x1
  4078e8:	b.ge	407738 <ferror@plt+0x6198>  // b.tcont
  4078ec:	mov	w18, #0x1                   	// #1
  4078f0:	mov	x28, x26
  4078f4:	mov	x26, x10
  4078f8:	mov	x10, x21
  4078fc:	mov	x11, x20
  407900:	ldr	x24, [x11]
  407904:	ldr	x23, [x10]
  407908:	ldr	x22, [x19]
  40790c:	cbnz	x1, 407758 <ferror@plt+0x61b8>
  407910:	mov	w8, wzr
  407914:	b	407934 <ferror@plt+0x6394>
  407918:	mov	w8, wzr
  40791c:	ldr	w9, [x9, #1128]
  407920:	cmp	w9, w12
  407924:	b.ne	407cb8 <ferror@plt+0x6718>  // b.any
  407928:	add	x23, x23, x1, lsl #2
  40792c:	sub	x26, x26, x1
  407930:	add	x22, x22, x1, lsl #2
  407934:	ldr	x9, [x0, #584]
  407938:	cmp	x28, x26
  40793c:	csel	x14, x28, x26, cc  // cc = lo, ul, last
  407940:	mov	w10, #0xca00                	// #51712
  407944:	ldr	w12, [x9, #1128]
  407948:	ldr	w11, [x9, #1132]
  40794c:	movk	w10, #0x3b9a, lsl #16
  407950:	cmp	w12, w11
  407954:	cset	w12, eq  // eq = none
  407958:	cmp	x14, #0x0
  40795c:	cset	w13, ne  // ne = any
  407960:	cmp	w2, w3
  407964:	and	w12, w13, w12
  407968:	b.eq	4079bc <ferror@plt+0x641c>  // b.none
  40796c:	cbz	w12, 407a18 <ferror@plt+0x6478>
  407970:	mov	x12, xzr
  407974:	lsl	x11, x12, #2
  407978:	ldr	w13, [x23, x11]
  40797c:	ldr	w15, [x24, x11]
  407980:	add	x12, x12, #0x1
  407984:	add	w13, w13, w8, uxtb
  407988:	add	w16, w15, w10
  40798c:	cmp	w13, w15
  407990:	csel	w15, w16, w15, gt
  407994:	sub	w13, w15, w13
  407998:	str	w13, [x22, x11]
  40799c:	ldr	w13, [x9, #1128]
  4079a0:	ldr	w11, [x9, #1132]
  4079a4:	cset	w8, gt
  4079a8:	cmp	x12, x14
  4079ac:	b.cs	407a1c <ferror@plt+0x647c>  // b.hs, b.nlast
  4079b0:	cmp	w13, w11
  4079b4:	b.eq	407974 <ferror@plt+0x63d4>  // b.none
  4079b8:	b	407a1c <ferror@plt+0x647c>
  4079bc:	mov	w13, #0x3600                	// #13824
  4079c0:	movk	w13, #0xc465, lsl #16
  4079c4:	cbz	w12, 407b00 <ferror@plt+0x6560>
  4079c8:	mov	x12, xzr
  4079cc:	sub	w15, w10, #0x1
  4079d0:	lsl	x11, x12, #2
  4079d4:	ldr	w16, [x24, x11]
  4079d8:	ldr	w17, [x23, x11]
  4079dc:	add	x12, x12, #0x1
  4079e0:	add	w8, w16, w8, uxtb
  4079e4:	add	w16, w8, w17
  4079e8:	cmp	w16, w15
  4079ec:	add	w17, w16, w13
  4079f0:	csel	w16, w17, w16, gt
  4079f4:	str	w16, [x22, x11]
  4079f8:	ldr	w16, [x9, #1128]
  4079fc:	ldr	w11, [x9, #1132]
  407a00:	cset	w8, gt
  407a04:	cmp	x12, x14
  407a08:	b.cs	407b04 <ferror@plt+0x6564>  // b.hs, b.nlast
  407a0c:	cmp	w16, w11
  407a10:	b.eq	4079d0 <ferror@plt+0x6430>  // b.none
  407a14:	b	407b04 <ferror@plt+0x6564>
  407a18:	mov	x12, xzr
  407a1c:	ldr	w13, [x9, #1128]
  407a20:	cmp	x12, x28
  407a24:	b.cs	407a68 <ferror@plt+0x64c8>  // b.hs, b.nlast
  407a28:	cmp	w13, w11
  407a2c:	b.ne	407a68 <ferror@plt+0x64c8>  // b.any
  407a30:	lsl	x11, x12, #2
  407a34:	ldr	w13, [x24, x11]
  407a38:	and	w14, w8, #0xff
  407a3c:	add	x12, x12, #0x1
  407a40:	cmp	w13, w14
  407a44:	add	w15, w13, w10
  407a48:	csel	w13, w15, w13, lt  // lt = tstop
  407a4c:	sub	w13, w13, w14
  407a50:	str	w13, [x22, x11]
  407a54:	ldr	w13, [x9, #1128]
  407a58:	ldr	w11, [x9, #1132]
  407a5c:	cset	w8, lt  // lt = tstop
  407a60:	cmp	x12, x28
  407a64:	b.cc	407a28 <ferror@plt+0x6488>  // b.lo, b.ul, b.last
  407a68:	ldr	w13, [x9, #1128]
  407a6c:	cmp	x12, x26
  407a70:	b.cs	407ab0 <ferror@plt+0x6510>  // b.hs, b.nlast
  407a74:	cmp	w13, w11
  407a78:	b.ne	407ab0 <ferror@plt+0x6510>  // b.any
  407a7c:	lsl	x11, x12, #2
  407a80:	ldr	w13, [x23, x11]
  407a84:	add	x12, x12, #0x1
  407a88:	add	w13, w13, w8, uxtb
  407a8c:	cmp	w13, #0x0
  407a90:	csel	w14, w10, wzr, gt
  407a94:	sub	w13, w14, w13
  407a98:	str	w13, [x22, x11]
  407a9c:	ldr	w13, [x9, #1128]
  407aa0:	ldr	w11, [x9, #1132]
  407aa4:	cset	w8, gt
  407aa8:	cmp	x12, x26
  407aac:	b.cc	407a74 <ferror@plt+0x64d4>  // b.lo, b.ul, b.last
  407ab0:	ldr	w14, [x9, #1128]
  407ab4:	sub	x13, x27, x1
  407ab8:	cmp	x12, x13
  407abc:	b.cs	407c0c <ferror@plt+0x666c>  // b.hs, b.nlast
  407ac0:	cmp	w14, w11
  407ac4:	b.ne	407c0c <ferror@plt+0x666c>  // b.any
  407ac8:	tst	w8, #0xff
  407acc:	csel	w14, w10, wzr, ne  // ne = any
  407ad0:	sub	w8, w14, w8, uxtb
  407ad4:	str	w8, [x22, x12, lsl #2]
  407ad8:	ldr	w8, [x9, #1128]
  407adc:	add	x12, x12, #0x1
  407ae0:	cset	w11, ne  // ne = any
  407ae4:	cmp	x12, x13
  407ae8:	b.cs	407c0c <ferror@plt+0x666c>  // b.hs, b.nlast
  407aec:	ldr	w14, [x9, #1132]
  407af0:	cmp	w8, w14
  407af4:	mov	w8, w11
  407af8:	b.eq	407ac8 <ferror@plt+0x6528>  // b.none
  407afc:	b	407c0c <ferror@plt+0x666c>
  407b00:	mov	x12, xzr
  407b04:	ldr	w14, [x9, #1128]
  407b08:	cmp	x12, x28
  407b0c:	b.cs	407b58 <ferror@plt+0x65b8>  // b.hs, b.nlast
  407b10:	cmp	w14, w11
  407b14:	b.ne	407b58 <ferror@plt+0x65b8>  // b.any
  407b18:	sub	w14, w10, #0x1
  407b1c:	lsl	x11, x12, #2
  407b20:	ldr	w15, [x24, x11]
  407b24:	add	x12, x12, #0x1
  407b28:	add	w15, w15, w8, uxtb
  407b2c:	cmp	w15, w14
  407b30:	add	w16, w15, w13
  407b34:	csel	w15, w16, w15, gt
  407b38:	str	w15, [x22, x11]
  407b3c:	ldr	w15, [x9, #1128]
  407b40:	ldr	w11, [x9, #1132]
  407b44:	cset	w8, gt
  407b48:	cmp	x12, x28
  407b4c:	b.cs	407b58 <ferror@plt+0x65b8>  // b.hs, b.nlast
  407b50:	cmp	w15, w11
  407b54:	b.eq	407b1c <ferror@plt+0x657c>  // b.none
  407b58:	ldr	w14, [x9, #1128]
  407b5c:	cmp	x12, x26
  407b60:	b.cs	407bac <ferror@plt+0x660c>  // b.hs, b.nlast
  407b64:	cmp	w14, w11
  407b68:	b.ne	407bac <ferror@plt+0x660c>  // b.any
  407b6c:	sub	w10, w10, #0x1
  407b70:	lsl	x11, x12, #2
  407b74:	ldr	w14, [x23, x11]
  407b78:	add	x12, x12, #0x1
  407b7c:	add	w14, w14, w8, uxtb
  407b80:	cmp	w14, w10
  407b84:	add	w15, w14, w13
  407b88:	csel	w14, w15, w14, gt
  407b8c:	str	w14, [x22, x11]
  407b90:	ldr	w14, [x9, #1128]
  407b94:	ldr	w11, [x9, #1132]
  407b98:	cset	w8, gt
  407b9c:	cmp	x12, x26
  407ba0:	b.cs	407bac <ferror@plt+0x660c>  // b.hs, b.nlast
  407ba4:	cmp	w14, w11
  407ba8:	b.eq	407b70 <ferror@plt+0x65d0>  // b.none
  407bac:	ldr	w13, [x9, #1128]
  407bb0:	sub	x10, x27, x1
  407bb4:	cmp	x12, x10
  407bb8:	b.cs	407c0c <ferror@plt+0x666c>  // b.hs, b.nlast
  407bbc:	cmp	w13, w11
  407bc0:	b.ne	407c0c <ferror@plt+0x666c>  // b.any
  407bc4:	str	w8, [x22, x12, lsl #2]
  407bc8:	ldr	w8, [x9, #1128]
  407bcc:	add	x11, x12, #0x1
  407bd0:	cmp	x11, x10
  407bd4:	b.cs	407c0c <ferror@plt+0x666c>  // b.hs, b.nlast
  407bd8:	ldr	w11, [x9, #1132]
  407bdc:	cmp	w8, w11
  407be0:	b.ne	407c0c <ferror@plt+0x666c>  // b.any
  407be4:	add	x8, x22, #0x4
  407be8:	str	wzr, [x8, x12, lsl #2]
  407bec:	ldr	w11, [x9, #1128]
  407bf0:	add	x13, x12, #0x2
  407bf4:	cmp	x13, x10
  407bf8:	b.cs	407c0c <ferror@plt+0x666c>  // b.hs, b.nlast
  407bfc:	ldr	w13, [x9, #1132]
  407c00:	add	x12, x12, #0x1
  407c04:	cmp	w11, w13
  407c08:	b.eq	407be8 <ferror@plt+0x6648>  // b.none
  407c0c:	ldr	x8, [x0, #584]
  407c10:	ldr	w10, [x8, #1128]
  407c14:	ldr	w9, [x8, #1132]
  407c18:	cmp	w10, w9
  407c1c:	b.ne	407c70 <ferror@plt+0x66d0>  // b.any
  407c20:	ldrb	w10, [x21, #40]
  407c24:	ldur	x11, [x29, #-8]
  407c28:	eor	w10, w10, w18
  407c2c:	str	x11, [x19, #8]
  407c30:	strb	w10, [x19, #40]
  407c34:	ldr	x10, [x21, #16]
  407c38:	ldr	x11, [x20, #16]
  407c3c:	cmp	x10, x11
  407c40:	csel	x10, x10, x11, hi  // hi = pmore
  407c44:	stp	x10, x27, [x19, #16]
  407c48:	cbz	x27, 407c68 <ferror@plt+0x66c8>
  407c4c:	ldr	x10, [x19]
  407c50:	sub	x10, x10, #0x4
  407c54:	ldr	w11, [x10, x27, lsl #2]
  407c58:	cbnz	w11, 407ca0 <ferror@plt+0x6700>
  407c5c:	sub	x27, x27, #0x1
  407c60:	str	x27, [x19, #24]
  407c64:	cbnz	x27, 407c54 <ferror@plt+0x66b4>
  407c68:	strb	wzr, [x19, #40]
  407c6c:	str	xzr, [x19, #8]
  407c70:	ldr	w8, [x8, #1128]
  407c74:	cmp	w8, w9
  407c78:	cset	w8, ne  // ne = any
  407c7c:	lsl	w0, w8, #3
  407c80:	ldp	x20, x19, [sp, #128]
  407c84:	ldp	x22, x21, [sp, #112]
  407c88:	ldp	x24, x23, [sp, #96]
  407c8c:	ldp	x26, x25, [sp, #80]
  407c90:	ldp	x28, x27, [sp, #64]
  407c94:	ldp	x29, x30, [sp, #48]
  407c98:	add	sp, sp, #0x90
  407c9c:	ret
  407ca0:	ldur	x10, [x29, #-8]
  407ca4:	cmp	x27, x10
  407ca8:	b.cs	407c70 <ferror@plt+0x66d0>  // b.hs, b.nlast
  407cac:	ldur	x10, [x29, #-8]
  407cb0:	str	x10, [x19, #24]
  407cb4:	b	407c70 <ferror@plt+0x66d0>
  407cb8:	mov	w0, #0x8                   	// #8
  407cbc:	b	407c80 <ferror@plt+0x66e0>
  407cc0:	sub	sp, sp, #0x60
  407cc4:	stp	x29, x30, [sp, #48]
  407cc8:	stp	x22, x21, [sp, #64]
  407ccc:	stp	x20, x19, [sp, #80]
  407cd0:	ldr	x8, [x0, #8]
  407cd4:	ldr	x9, [x0, #24]
  407cd8:	ldr	x10, [x1, #8]
  407cdc:	ldr	x11, [x1, #24]
  407ce0:	mov	x20, x0
  407ce4:	sub	x12, x9, x8
  407ce8:	cmp	x9, #0x0
  407cec:	sub	x9, x11, x10
  407cf0:	csel	x12, xzr, x12, eq  // eq = none
  407cf4:	cmp	x11, #0x0
  407cf8:	csel	x9, xzr, x9, eq  // eq = none
  407cfc:	cmp	x8, x10
  407d00:	csel	x0, x8, x10, hi  // hi = pmore
  407d04:	cmp	x12, x9
  407d08:	mov	x21, x1
  407d0c:	csel	x1, x12, x9, hi  // hi = pmore
  407d10:	add	x29, sp, #0x30
  407d14:	mov	x19, x2
  407d18:	bl	402fb0 <ferror@plt+0x1a10>
  407d1c:	mov	w1, #0x1                   	// #1
  407d20:	bl	402fb0 <ferror@plt+0x1a10>
  407d24:	cmp	x19, x20
  407d28:	b.eq	407d84 <ferror@plt+0x67e4>  // b.none
  407d2c:	cmp	x19, x21
  407d30:	mov	x8, sp
  407d34:	csel	x22, x21, x8, ne  // ne = any
  407d38:	b.eq	407da4 <ferror@plt+0x6804>  // b.none
  407d3c:	ldr	x8, [x19, #32]
  407d40:	cmp	x0, #0x2
  407d44:	mov	w9, #0x2                   	// #2
  407d48:	csel	x21, x0, x9, hi  // hi = pmore
  407d4c:	cmp	x21, x8
  407d50:	b.ls	407d68 <ferror@plt+0x67c8>  // b.plast
  407d54:	ldr	x0, [x19]
  407d58:	lsl	x1, x21, #2
  407d5c:	bl	403000 <ferror@plt+0x1a60>
  407d60:	str	x0, [x19]
  407d64:	str	x21, [x19, #32]
  407d68:	mov	w3, #0x1                   	// #1
  407d6c:	mov	x0, x20
  407d70:	mov	x1, x22
  407d74:	mov	x2, x19
  407d78:	bl	407550 <ferror@plt+0x5fb0>
  407d7c:	mov	w19, w0
  407d80:	b	407e00 <ferror@plt+0x6860>
  407d84:	ldp	q2, q0, [x20, #16]
  407d88:	ldr	q1, [x20]
  407d8c:	cmp	x20, x21
  407d90:	mov	x20, sp
  407d94:	stp	q2, q0, [sp, #16]
  407d98:	str	q1, [sp]
  407d9c:	csel	x21, x20, x21, eq  // eq = none
  407da0:	b	407db8 <ferror@plt+0x6818>
  407da4:	ldp	q1, q0, [x21, #16]
  407da8:	ldr	q2, [x21]
  407dac:	mov	x21, sp
  407db0:	stp	q1, q0, [sp, #16]
  407db4:	str	q2, [sp]
  407db8:	cmp	x0, #0x2
  407dbc:	mov	w8, #0x2                   	// #2
  407dc0:	csel	x22, x0, x8, hi  // hi = pmore
  407dc4:	lsl	x0, x22, #2
  407dc8:	bl	402fe0 <ferror@plt+0x1a40>
  407dcc:	stp	x0, xzr, [x19]
  407dd0:	mov	w3, #0x1                   	// #1
  407dd4:	mov	x0, x20
  407dd8:	mov	x1, x21
  407ddc:	mov	x2, x19
  407de0:	stp	xzr, x22, [x19, #24]
  407de4:	strb	wzr, [x19, #40]
  407de8:	str	xzr, [x19, #16]
  407dec:	bl	407550 <ferror@plt+0x5fb0>
  407df0:	ldr	x8, [sp]
  407df4:	mov	w19, w0
  407df8:	mov	x0, x8
  407dfc:	bl	401480 <free@plt>
  407e00:	mov	w0, w19
  407e04:	ldp	x20, x19, [sp, #80]
  407e08:	ldp	x22, x21, [sp, #64]
  407e0c:	ldp	x29, x30, [sp, #48]
  407e10:	add	sp, sp, #0x60
  407e14:	ret
  407e18:	sub	sp, sp, #0x70
  407e1c:	stp	x29, x30, [sp, #48]
  407e20:	stp	x22, x21, [sp, #80]
  407e24:	stp	x20, x19, [sp, #96]
  407e28:	mov	x22, x1
  407e2c:	mov	x21, x0
  407e30:	ldr	x0, [x0, #8]
  407e34:	ldr	x1, [x1, #8]
  407e38:	str	x23, [sp, #64]
  407e3c:	add	x29, sp, #0x30
  407e40:	mov	x19, x3
  407e44:	mov	x20, x2
  407e48:	bl	402fb0 <ferror@plt+0x1a10>
  407e4c:	mov	x23, x0
  407e50:	mov	w1, #0x8                   	// #8
  407e54:	mov	x0, x19
  407e58:	bl	402fb0 <ferror@plt+0x1a10>
  407e5c:	mov	x8, #0xe38f                	// #58255
  407e60:	movk	x8, #0x8e38, lsl #16
  407e64:	movk	x8, #0x38e3, lsl #32
  407e68:	movk	x8, #0xe38e, lsl #48
  407e6c:	umulh	x8, x0, x8
  407e70:	lsr	x8, x8, #3
  407e74:	cmp	x8, x23
  407e78:	csel	x0, x8, x23, hi  // hi = pmore
  407e7c:	mov	w1, #0x1                   	// #1
  407e80:	bl	402fb0 <ferror@plt+0x1a10>
  407e84:	ldr	x8, [x21, #24]
  407e88:	mov	x23, x0
  407e8c:	cbz	x8, 407eac <ferror@plt+0x690c>
  407e90:	ldr	x9, [x21, #8]
  407e94:	sub	x0, x8, x9
  407e98:	ldr	x8, [x22, #24]
  407e9c:	cbz	x8, 407eb8 <ferror@plt+0x6918>
  407ea0:	ldr	x9, [x22, #8]
  407ea4:	sub	x1, x8, x9
  407ea8:	b	407ebc <ferror@plt+0x691c>
  407eac:	mov	x0, xzr
  407eb0:	ldr	x8, [x22, #24]
  407eb4:	cbnz	x8, 407ea0 <ferror@plt+0x6900>
  407eb8:	mov	x1, xzr
  407ebc:	bl	402fb0 <ferror@plt+0x1a10>
  407ec0:	mov	x1, x23
  407ec4:	bl	402fb0 <ferror@plt+0x1a10>
  407ec8:	cmp	x20, x21
  407ecc:	b.eq	407f28 <ferror@plt+0x6988>  // b.none
  407ed0:	cmp	x20, x22
  407ed4:	mov	x8, sp
  407ed8:	csel	x23, x22, x8, ne  // ne = any
  407edc:	b.eq	407f48 <ferror@plt+0x69a8>  // b.none
  407ee0:	ldr	x8, [x20, #32]
  407ee4:	cmp	x0, #0x2
  407ee8:	mov	w9, #0x2                   	// #2
  407eec:	csel	x22, x0, x9, hi  // hi = pmore
  407ef0:	cmp	x22, x8
  407ef4:	b.ls	407f0c <ferror@plt+0x696c>  // b.plast
  407ef8:	ldr	x0, [x20]
  407efc:	lsl	x1, x22, #2
  407f00:	bl	403000 <ferror@plt+0x1a60>
  407f04:	str	x0, [x20]
  407f08:	str	x22, [x20, #32]
  407f0c:	mov	x0, x21
  407f10:	mov	x1, x23
  407f14:	mov	x2, x20
  407f18:	mov	x3, x19
  407f1c:	bl	407fc0 <ferror@plt+0x6a20>
  407f20:	mov	w19, w0
  407f24:	b	407fa4 <ferror@plt+0x6a04>
  407f28:	ldp	q2, q0, [x21, #16]
  407f2c:	ldr	q1, [x21]
  407f30:	cmp	x21, x22
  407f34:	mov	x21, sp
  407f38:	stp	q2, q0, [sp, #16]
  407f3c:	str	q1, [sp]
  407f40:	csel	x22, x21, x22, eq  // eq = none
  407f44:	b	407f5c <ferror@plt+0x69bc>
  407f48:	ldp	q1, q0, [x22, #16]
  407f4c:	ldr	q2, [x22]
  407f50:	mov	x22, sp
  407f54:	stp	q1, q0, [sp, #16]
  407f58:	str	q2, [sp]
  407f5c:	cmp	x0, #0x2
  407f60:	mov	w8, #0x2                   	// #2
  407f64:	csel	x23, x0, x8, hi  // hi = pmore
  407f68:	lsl	x0, x23, #2
  407f6c:	bl	402fe0 <ferror@plt+0x1a40>
  407f70:	stp	x0, xzr, [x20]
  407f74:	mov	x0, x21
  407f78:	mov	x1, x22
  407f7c:	mov	x2, x20
  407f80:	mov	x3, x19
  407f84:	stp	xzr, x23, [x20, #24]
  407f88:	strb	wzr, [x20, #40]
  407f8c:	str	xzr, [x20, #16]
  407f90:	bl	407fc0 <ferror@plt+0x6a20>
  407f94:	ldr	x8, [sp]
  407f98:	mov	w19, w0
  407f9c:	mov	x0, x8
  407fa0:	bl	401480 <free@plt>
  407fa4:	mov	w0, w19
  407fa8:	ldp	x20, x19, [sp, #96]
  407fac:	ldp	x22, x21, [sp, #80]
  407fb0:	ldr	x23, [sp, #64]
  407fb4:	ldp	x29, x30, [sp, #48]
  407fb8:	add	sp, sp, #0x70
  407fbc:	ret
  407fc0:	stp	x29, x30, [sp, #-96]!
  407fc4:	stp	x28, x27, [sp, #16]
  407fc8:	stp	x26, x25, [sp, #32]
  407fcc:	stp	x24, x23, [sp, #48]
  407fd0:	stp	x22, x21, [sp, #64]
  407fd4:	stp	x20, x19, [sp, #80]
  407fd8:	mov	x29, sp
  407fdc:	sub	sp, sp, #0x270
  407fe0:	mov	x19, x2
  407fe4:	str	xzr, [x19, #8]!
  407fe8:	strb	wzr, [x19, #32]
  407fec:	stp	xzr, xzr, [x19, #8]
  407ff0:	ldp	x9, x8, [x0, #16]
  407ff4:	ldr	x10, [x1, #16]
  407ff8:	mov	x25, x2
  407ffc:	mov	x20, x1
  408000:	cmp	x9, x3
  408004:	csel	x11, x3, x9, cc  // cc = lo, ul, last
  408008:	cmp	x11, x10
  40800c:	add	x9, x10, x9
  408010:	csel	x10, x11, x10, hi  // hi = pmore
  408014:	cmp	x9, x10
  408018:	mov	x21, x0
  40801c:	csel	x26, x9, x10, cc  // cc = lo, ul, last
  408020:	cmp	x8, #0x1
  408024:	b.eq	408034 <ferror@plt+0x6a94>  // b.none
  408028:	ldr	x9, [x20, #24]
  40802c:	cmp	x9, #0x1
  408030:	b.ne	40804c <ferror@plt+0x6aac>  // b.any
  408034:	ldr	x9, [x21, #8]
  408038:	cbnz	x9, 408050 <ferror@plt+0x6ab0>
  40803c:	ldr	x9, [x20, #8]
  408040:	cbz	x9, 408368 <ferror@plt+0x6dc8>
  408044:	mov	x9, xzr
  408048:	b	408050 <ferror@plt+0x6ab0>
  40804c:	ldr	x9, [x21, #8]
  408050:	add	x8, x9, x8
  408054:	cmp	x8, #0x2
  408058:	mov	w24, #0x2                   	// #2
  40805c:	csel	x23, x8, x24, hi  // hi = pmore
  408060:	lsl	x0, x23, #2
  408064:	bl	402fe0 <ferror@plt+0x1a40>
  408068:	stp	xzr, x23, [sp, #160]
  40806c:	strb	wzr, [sp, #176]
  408070:	stp	x0, xzr, [sp, #136]
  408074:	str	xzr, [sp, #152]
  408078:	ldr	x8, [x20, #24]
  40807c:	ldr	x9, [x20, #8]
  408080:	mov	x22, x0
  408084:	add	x8, x9, x8
  408088:	cmp	x8, #0x2
  40808c:	csel	x24, x8, x24, hi  // hi = pmore
  408090:	lsl	x0, x24, #2
  408094:	bl	402fe0 <ferror@plt+0x1a40>
  408098:	add	x8, sp, #0x88
  40809c:	cmp	x8, x21
  4080a0:	stp	xzr, x24, [sp, #112]
  4080a4:	strb	wzr, [sp, #128]
  4080a8:	stp	x0, xzr, [sp, #88]
  4080ac:	str	xzr, [sp, #104]
  4080b0:	b.eq	40810c <ferror@plt+0x6b6c>  // b.none
  4080b4:	ldr	x8, [x21, #24]
  4080b8:	mov	w9, #0x2                   	// #2
  4080bc:	cmp	x8, #0x2
  4080c0:	csel	x24, x8, x9, hi  // hi = pmore
  4080c4:	cmp	x24, x23
  4080c8:	b.ls	4080e8 <ferror@plt+0x6b48>  // b.plast
  4080cc:	lsl	x1, x24, #2
  4080d0:	mov	x0, x22
  4080d4:	bl	403000 <ferror@plt+0x1a60>
  4080d8:	str	x0, [sp, #136]
  4080dc:	str	x24, [sp, #168]
  4080e0:	ldr	x8, [x21, #24]
  4080e4:	mov	x22, x0
  4080e8:	str	x8, [sp, #160]
  4080ec:	ldrb	w9, [x21, #40]
  4080f0:	lsl	x2, x8, #2
  4080f4:	mov	x0, x22
  4080f8:	strb	w9, [sp, #176]
  4080fc:	ldur	q0, [x21, #8]
  408100:	stur	q0, [sp, #144]
  408104:	ldr	x1, [x21]
  408108:	bl	401250 <memcpy@plt>
  40810c:	add	x8, sp, #0x58
  408110:	cmp	x8, x20
  408114:	b.eq	40816c <ferror@plt+0x6bcc>  // b.none
  408118:	ldr	x8, [x20, #24]
  40811c:	ldr	x10, [sp, #120]
  408120:	ldr	x0, [sp, #88]
  408124:	mov	w9, #0x2                   	// #2
  408128:	cmp	x8, #0x2
  40812c:	csel	x22, x8, x9, hi  // hi = pmore
  408130:	cmp	x22, x10
  408134:	b.ls	40814c <ferror@plt+0x6bac>  // b.plast
  408138:	lsl	x1, x22, #2
  40813c:	bl	403000 <ferror@plt+0x1a60>
  408140:	str	x0, [sp, #88]
  408144:	str	x22, [sp, #120]
  408148:	ldr	x8, [x20, #24]
  40814c:	str	x8, [sp, #112]
  408150:	ldrb	w9, [x20, #40]
  408154:	lsl	x2, x8, #2
  408158:	strb	w9, [sp, #128]
  40815c:	ldur	q0, [x20, #8]
  408160:	stur	q0, [sp, #96]
  408164:	ldr	x1, [x20]
  408168:	bl	401250 <memcpy@plt>
  40816c:	ldr	x8, [sp, #144]
  408170:	add	x0, sp, #0x88
  408174:	strb	wzr, [sp, #128]
  408178:	strb	wzr, [sp, #176]
  40817c:	add	x24, x8, x8, lsl #3
  408180:	mov	x1, x24
  408184:	bl	40c660 <ferror@plt+0xb0c0>
  408188:	cbz	w0, 40819c <ferror@plt+0x6bfc>
  40818c:	mov	w22, w0
  408190:	mov	x23, xzr
  408194:	mov	x24, xzr
  408198:	b	408bc8 <ferror@plt+0x7628>
  40819c:	ldr	x9, [sp, #160]
  4081a0:	ldr	x8, [sp, #136]
  4081a4:	cbz	x9, 4081c0 <ferror@plt+0x6c20>
  4081a8:	sub	x10, x8, #0x4
  4081ac:	ldr	w11, [x10, x9, lsl #2]
  4081b0:	cbnz	w11, 408334 <ferror@plt+0x6d94>
  4081b4:	sub	x9, x9, #0x1
  4081b8:	str	x9, [sp, #160]
  4081bc:	cbnz	x9, 4081ac <ferror@plt+0x6c0c>
  4081c0:	mov	x9, xzr
  4081c4:	mov	x23, xzr
  4081c8:	strb	wzr, [sp, #176]
  4081cc:	str	xzr, [sp, #144]
  4081d0:	ldr	x10, [sp, #96]
  4081d4:	sub	x9, x9, x23
  4081d8:	add	x8, x8, x23, lsl #2
  4081dc:	add	x0, sp, #0x58
  4081e0:	add	x27, x10, x10, lsl #3
  4081e4:	mov	x1, x27
  4081e8:	str	x9, [sp, #160]
  4081ec:	str	x8, [sp, #136]
  4081f0:	bl	40c660 <ferror@plt+0xb0c0>
  4081f4:	cbz	w0, 408204 <ferror@plt+0x6c64>
  4081f8:	mov	w22, w0
  4081fc:	mov	x24, xzr
  408200:	b	408bc8 <ferror@plt+0x7628>
  408204:	ldr	x8, [sp, #112]
  408208:	ldr	x9, [sp, #88]
  40820c:	stp	x24, x27, [sp, #72]
  408210:	mov	x24, xzr
  408214:	cbz	x8, 408230 <ferror@plt+0x6c90>
  408218:	ldr	w10, [x9, x24, lsl #2]
  40821c:	cbnz	w10, 408230 <ferror@plt+0x6c90>
  408220:	add	x24, x24, #0x1
  408224:	cmp	x8, x24
  408228:	b.ne	408218 <ferror@plt+0x6c78>  // b.any
  40822c:	mov	x24, x8
  408230:	subs	x27, x8, x24
  408234:	add	x28, x9, x24, lsl #2
  408238:	str	x27, [sp, #112]
  40823c:	str	x28, [sp, #88]
  408240:	str	x26, [sp, #64]
  408244:	b.eq	408268 <ferror@plt+0x6cc8>  // b.none
  408248:	add	x8, x9, x8, lsl #2
  40824c:	sub	x8, x8, #0x4
  408250:	ldr	w9, [x8]
  408254:	cbnz	w9, 408468 <ferror@plt+0x6ec8>
  408258:	sub	x27, x27, #0x1
  40825c:	sub	x8, x8, #0x4
  408260:	str	x27, [sp, #112]
  408264:	cbnz	x27, 408250 <ferror@plt+0x6cb0>
  408268:	mov	x8, xzr
  40826c:	mov	x27, xzr
  408270:	strb	wzr, [sp, #128]
  408274:	str	xzr, [sp, #96]
  408278:	ldr	x26, [sp, #160]
  40827c:	ldr	x9, [sp, #144]
  408280:	mov	w10, wzr
  408284:	cmp	x26, #0x1
  408288:	b.ne	4082a0 <ferror@plt+0x6d00>  // b.any
  40828c:	cbnz	x9, 4082a0 <ferror@plt+0x6d00>
  408290:	ldr	x10, [sp, #136]
  408294:	ldr	w10, [x10]
  408298:	cmp	w10, #0x1
  40829c:	cset	w10, eq  // eq = none
  4082a0:	adrp	x11, 42e000 <ferror@plt+0x2ca60>
  4082a4:	ldr	x11, [x11, #584]
  4082a8:	ldr	w12, [x11, #1128]
  4082ac:	ldr	w11, [x11, #1132]
  4082b0:	cmp	w12, w11
  4082b4:	b.ne	408460 <ferror@plt+0x6ec0>  // b.any
  4082b8:	mov	w22, wzr
  4082bc:	cbz	x26, 408b44 <ferror@plt+0x75a4>
  4082c0:	cbz	x27, 408b44 <ferror@plt+0x75a4>
  4082c4:	tbz	w10, #0, 40850c <ferror@plt+0x6f6c>
  4082c8:	add	x9, sp, #0x58
  4082cc:	cmp	x9, x25
  4082d0:	b.eq	408328 <ferror@plt+0x6d88>  // b.none
  4082d4:	ldr	x9, [x25, #32]
  4082d8:	ldr	x0, [x25]
  4082dc:	cmp	x27, #0x2
  4082e0:	mov	w10, #0x2                   	// #2
  4082e4:	csel	x22, x27, x10, hi  // hi = pmore
  4082e8:	cmp	x22, x9
  4082ec:	b.ls	408308 <ferror@plt+0x6d68>  // b.plast
  4082f0:	lsl	x1, x22, #2
  4082f4:	bl	403000 <ferror@plt+0x1a60>
  4082f8:	ldr	x27, [sp, #112]
  4082fc:	ldp	x28, x8, [sp, #88]
  408300:	str	x0, [x25]
  408304:	str	x22, [x25, #32]
  408308:	ldrb	w9, [sp, #128]
  40830c:	ldr	x10, [sp, #104]
  408310:	lsl	x2, x27, #2
  408314:	mov	x1, x28
  408318:	strb	w9, [x25, #40]
  40831c:	stp	x10, x27, [x25, #16]
  408320:	str	x8, [x25, #8]
  408324:	bl	401250 <memcpy@plt>
  408328:	ldrb	w8, [sp, #176]
  40832c:	cbnz	w8, 40858c <ferror@plt+0x6fec>
  408330:	b	408584 <ferror@plt+0x6fe4>
  408334:	ldr	x10, [sp, #144]
  408338:	cmp	x9, x10
  40833c:	b.cs	408348 <ferror@plt+0x6da8>  // b.hs, b.nlast
  408340:	mov	x9, x10
  408344:	str	x10, [sp, #160]
  408348:	mov	x23, xzr
  40834c:	ldr	w10, [x8, x23, lsl #2]
  408350:	cbnz	w10, 4081d0 <ferror@plt+0x6c30>
  408354:	add	x23, x23, #0x1
  408358:	cmp	x9, x23
  40835c:	b.ne	40834c <ferror@plt+0x6dac>  // b.any
  408360:	mov	x23, x9
  408364:	b	4081d0 <ferror@plt+0x6c30>
  408368:	cmp	x8, #0x1
  40836c:	csel	x8, x21, x20, eq  // eq = none
  408370:	ldr	x9, [x8]
  408374:	csel	x26, x20, x21, eq  // eq = none
  408378:	ldr	x23, [x26, #24]
  40837c:	ldr	x8, [x25, #32]
  408380:	ldrsw	x24, [x9]
  408384:	add	x9, x23, #0x1
  408388:	cmp	x9, x8
  40838c:	b.ls	4083bc <ferror@plt+0x6e1c>  // b.plast
  408390:	cmp	x9, #0x2
  408394:	mov	w10, #0x2                   	// #2
  408398:	csel	x22, x9, x10, hi  // hi = pmore
  40839c:	cmp	x22, x8
  4083a0:	b.ls	4083bc <ferror@plt+0x6e1c>  // b.plast
  4083a4:	ldr	x0, [x25]
  4083a8:	lsl	x1, x22, #2
  4083ac:	bl	403000 <ferror@plt+0x1a60>
  4083b0:	mov	x8, x22
  4083b4:	str	x0, [x25]
  4083b8:	str	x22, [x25, #32]
  4083bc:	ldr	x22, [x25]
  4083c0:	lsl	x2, x8, #2
  4083c4:	mov	w1, wzr
  4083c8:	mov	x0, x22
  4083cc:	bl	401360 <memset@plt>
  4083d0:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  4083d4:	ldr	x8, [x8, #584]
  4083d8:	mov	x9, xzr
  4083dc:	ldr	w10, [x8, #1128]
  4083e0:	ldr	w11, [x8, #1132]
  4083e4:	cbz	x23, 408480 <ferror@plt+0x6ee0>
  4083e8:	cmp	w10, w11
  4083ec:	mov	x10, x9
  4083f0:	b.ne	40843c <ferror@plt+0x6e9c>  // b.any
  4083f4:	ldr	x12, [x26]
  4083f8:	mov	w13, #0xca00                	// #51712
  4083fc:	mov	x10, xzr
  408400:	mov	x9, xzr
  408404:	movk	w13, #0x3b9a, lsl #16
  408408:	lsl	x11, x10, #2
  40840c:	ldrsw	x14, [x12, x11]
  408410:	add	x10, x10, #0x1
  408414:	cmp	x10, x23
  408418:	madd	x14, x14, x24, x9
  40841c:	udiv	x9, x14, x13
  408420:	msub	w14, w9, w13, w14
  408424:	str	w14, [x22, x11]
  408428:	ldr	w14, [x8, #1128]
  40842c:	ldr	w11, [x8, #1132]
  408430:	b.cs	40843c <ferror@plt+0x6e9c>  // b.hs, b.nlast
  408434:	cmp	w14, w11
  408438:	b.eq	408408 <ferror@plt+0x6e68>  // b.none
  40843c:	ldr	w12, [x8, #1128]
  408440:	cmp	w12, w11
  408444:	b.ne	408490 <ferror@plt+0x6ef0>  // b.any
  408448:	cmp	x9, #0x0
  40844c:	str	w9, [x22, x10, lsl #2]
  408450:	cinc	x9, x23, ne  // ne = any
  408454:	str	x9, [x25, #24]
  408458:	cbnz	x9, 408498 <ferror@plt+0x6ef8>
  40845c:	b	4084b4 <ferror@plt+0x6f14>
  408460:	mov	w22, #0x8                   	// #8
  408464:	b	408b44 <ferror@plt+0x75a4>
  408468:	ldr	x8, [sp, #96]
  40846c:	cmp	x27, x8
  408470:	b.cs	408278 <ferror@plt+0x6cd8>  // b.hs, b.nlast
  408474:	mov	x27, x8
  408478:	str	x8, [sp, #112]
  40847c:	b	408278 <ferror@plt+0x6cd8>
  408480:	mov	x10, x9
  408484:	ldr	w12, [x8, #1128]
  408488:	cmp	w12, w11
  40848c:	b.eq	408448 <ferror@plt+0x6ea8>  // b.none
  408490:	ldr	x9, [x25, #24]
  408494:	cbz	x9, 4084b4 <ferror@plt+0x6f14>
  408498:	ldr	x10, [x25]
  40849c:	sub	x10, x10, #0x4
  4084a0:	ldr	w11, [x10, x9, lsl #2]
  4084a4:	cbnz	w11, 4084f4 <ferror@plt+0x6f54>
  4084a8:	sub	x9, x9, #0x1
  4084ac:	str	x9, [x25, #24]
  4084b0:	cbnz	x9, 4084a0 <ferror@plt+0x6f00>
  4084b4:	mov	x9, xzr
  4084b8:	strb	wzr, [x25, #40]
  4084bc:	str	xzr, [x25, #8]
  4084c0:	ldr	w10, [x8, #1128]
  4084c4:	ldr	w8, [x8, #1132]
  4084c8:	cmp	w10, w8
  4084cc:	b.ne	4084ec <ferror@plt+0x6f4c>  // b.any
  4084d0:	mov	w22, wzr
  4084d4:	cbz	x9, 408c00 <ferror@plt+0x7660>
  4084d8:	ldrb	w8, [x21, #40]
  4084dc:	ldrb	w9, [x20, #40]
  4084e0:	eor	w8, w9, w8
  4084e4:	strb	w8, [x25, #40]
  4084e8:	b	408c00 <ferror@plt+0x7660>
  4084ec:	mov	w22, #0x8                   	// #8
  4084f0:	b	408c00 <ferror@plt+0x7660>
  4084f4:	ldr	x10, [x19]
  4084f8:	cmp	x9, x10
  4084fc:	b.cs	4084c0 <ferror@plt+0x6f20>  // b.hs, b.nlast
  408500:	mov	x9, x10
  408504:	str	x10, [x25, #24]
  408508:	b	4084c0 <ferror@plt+0x6f20>
  40850c:	subs	x10, x27, #0x1
  408510:	b.ne	4085a0 <ferror@plt+0x7000>  // b.any
  408514:	cbnz	x8, 4085a0 <ferror@plt+0x7000>
  408518:	ldr	w8, [x28]
  40851c:	cmp	w8, #0x1
  408520:	b.ne	408790 <ferror@plt+0x71f0>  // b.any
  408524:	add	x8, sp, #0x88
  408528:	cmp	x8, x25
  40852c:	b.eq	408584 <ferror@plt+0x6fe4>  // b.none
  408530:	ldr	x8, [x25, #32]
  408534:	ldr	x0, [x25]
  408538:	cmp	x26, #0x2
  40853c:	mov	w10, #0x2                   	// #2
  408540:	csel	x22, x26, x10, hi  // hi = pmore
  408544:	cmp	x22, x8
  408548:	b.ls	408564 <ferror@plt+0x6fc4>  // b.plast
  40854c:	lsl	x1, x22, #2
  408550:	bl	403000 <ferror@plt+0x1a60>
  408554:	ldr	x26, [sp, #160]
  408558:	ldr	x9, [sp, #144]
  40855c:	str	x0, [x25]
  408560:	str	x22, [x25, #32]
  408564:	ldrb	w8, [sp, #176]
  408568:	ldr	x10, [sp, #152]
  40856c:	ldr	x1, [sp, #136]
  408570:	lsl	x2, x26, #2
  408574:	str	x9, [x25, #8]
  408578:	strb	w8, [x25, #40]
  40857c:	stp	x10, x26, [x25, #16]
  408580:	bl	401250 <memcpy@plt>
  408584:	ldrb	w8, [sp, #128]
  408588:	cbz	w8, 408924 <ferror@plt+0x7384>
  40858c:	ldrb	w8, [x25, #40]
  408590:	mov	w22, wzr
  408594:	eor	w8, w8, #0x1
  408598:	strb	w8, [x25, #40]
  40859c:	b	408b44 <ferror@plt+0x75a4>
  4085a0:	cmp	x26, #0x40
  4085a4:	b.cc	408790 <ferror@plt+0x71f0>  // b.lo, b.ul, b.last
  4085a8:	cmp	x27, #0x3f
  4085ac:	b.ls	408790 <ferror@plt+0x71f0>  // b.plast
  4085b0:	cmp	x26, x27
  4085b4:	csel	x8, x26, x27, hi  // hi = pmore
  4085b8:	cmp	x8, #0x2
  4085bc:	mov	w9, #0x2                   	// #2
  4085c0:	csel	x22, x8, x9, hi  // hi = pmore
  4085c4:	add	x8, x22, #0x1
  4085c8:	str	x8, [sp, #8]
  4085cc:	lsr	x8, x8, #1
  4085d0:	mov	w0, #0x6                   	// #6
  4085d4:	mov	x1, x22
  4085d8:	mov	w26, #0x2                   	// #2
  4085dc:	str	x8, [sp, #56]
  4085e0:	bl	402f5c <ferror@plt+0x19bc>
  4085e4:	lsl	x0, x0, #2
  4085e8:	bl	402fe0 <ferror@plt+0x1a40>
  4085ec:	lsl	x8, x22, #2
  4085f0:	add	x9, x0, x8
  4085f4:	stur	x9, [x29, #-104]
  4085f8:	add	x9, x9, x8
  4085fc:	stur	x9, [x29, #-152]
  408600:	add	x9, x9, x8
  408604:	stur	x9, [x29, #-200]
  408608:	add	x9, x9, x8
  40860c:	stp	x0, xzr, [x29, #-56]
  408610:	str	x0, [sp, #48]
  408614:	add	x8, x9, x8
  408618:	mov	w1, #0x1                   	// #1
  40861c:	mov	x0, x22
  408620:	stp	xzr, x22, [x29, #-32]
  408624:	sturb	wzr, [x29, #-16]
  408628:	stur	xzr, [x29, #-40]
  40862c:	stp	xzr, x22, [x29, #-80]
  408630:	sturb	wzr, [x29, #-64]
  408634:	stp	xzr, xzr, [x29, #-96]
  408638:	stp	xzr, x22, [x29, #-128]
  40863c:	sturb	wzr, [x29, #-112]
  408640:	stp	xzr, xzr, [x29, #-144]
  408644:	stp	xzr, x22, [x29, #-176]
  408648:	sturb	wzr, [x29, #-160]
  40864c:	stp	xzr, xzr, [x29, #-192]
  408650:	stp	xzr, x22, [sp, #352]
  408654:	strb	wzr, [sp, #368]
  408658:	stp	xzr, xzr, [sp, #336]
  40865c:	stp	xzr, x22, [x29, #-224]
  408660:	sturb	wzr, [x29, #-208]
  408664:	str	x9, [sp, #328]
  408668:	stp	x8, xzr, [x29, #-248]
  40866c:	stur	xzr, [x29, #-232]
  408670:	bl	402fb0 <ferror@plt+0x1a10>
  408674:	cmp	x0, #0x2
  408678:	csel	x27, x0, x26, hi  // hi = pmore
  40867c:	lsl	x26, x27, #2
  408680:	mov	x22, x0
  408684:	mov	x0, x26
  408688:	mov	w28, #0x2                   	// #2
  40868c:	bl	402fe0 <ferror@plt+0x1a40>
  408690:	stp	x0, xzr, [sp, #280]
  408694:	mov	x0, x26
  408698:	stp	xzr, x27, [sp, #304]
  40869c:	strb	wzr, [sp, #320]
  4086a0:	str	xzr, [sp, #296]
  4086a4:	bl	402fe0 <ferror@plt+0x1a40>
  4086a8:	stp	x0, xzr, [sp, #232]
  4086ac:	mov	x0, x26
  4086b0:	stp	xzr, x27, [sp, #256]
  4086b4:	strb	wzr, [sp, #272]
  4086b8:	str	xzr, [sp, #248]
  4086bc:	bl	402fe0 <ferror@plt+0x1a40>
  4086c0:	stp	x0, xzr, [sp, #184]
  4086c4:	mov	x0, x22
  4086c8:	mov	x1, x22
  4086cc:	stp	xzr, x27, [sp, #208]
  4086d0:	strb	wzr, [sp, #224]
  4086d4:	str	xzr, [sp, #200]
  4086d8:	bl	402fb0 <ferror@plt+0x1a10>
  4086dc:	add	x8, x0, #0x1
  4086e0:	cmp	x8, #0x2
  4086e4:	str	x8, [sp, #24]
  4086e8:	csinc	x8, x28, x0, ls  // ls = plast
  4086ec:	ldr	x28, [sp, #56]
  4086f0:	lsl	x0, x8, #2
  4086f4:	str	x8, [sp, #32]
  4086f8:	str	x0, [sp, #16]
  4086fc:	bl	402fe0 <ferror@plt+0x1a40>
  408700:	ldr	x26, [sp, #160]
  408704:	mov	x10, x0
  408708:	str	x0, [sp, #40]
  40870c:	subs	x27, x26, x28
  408710:	b.ls	40892c <ferror@plt+0x738c>  // b.plast
  408714:	sub	x8, x29, #0x38
  408718:	sub	x9, x29, #0x68
  40871c:	stur	x28, [x29, #-32]
  408720:	stp	xzr, xzr, [x8, #8]!
  408724:	stur	x27, [x29, #-80]
  408728:	stp	xzr, xzr, [x9, #8]!
  40872c:	ldr	x8, [sp, #56]
  408730:	ldr	x10, [sp, #136]
  408734:	ldur	x22, [x29, #-104]
  408738:	lsl	x2, x27, #2
  40873c:	lsl	x28, x8, #2
  408740:	add	x1, x10, x28
  408744:	mov	x0, x22
  408748:	bl	401250 <memcpy@plt>
  40874c:	ldur	x0, [x29, #-56]
  408750:	ldr	x1, [sp, #136]
  408754:	mov	x2, x28
  408758:	ldr	x28, [sp, #56]
  40875c:	bl	401250 <memcpy@plt>
  408760:	cbz	x27, 408784 <ferror@plt+0x71e4>
  408764:	mvn	x8, x28
  408768:	add	x8, x8, x26
  40876c:	ldr	w9, [x22, x8, lsl #2]
  408770:	cbnz	w9, 408980 <ferror@plt+0x73e0>
  408774:	stur	x8, [x29, #-80]
  408778:	sub	x8, x8, #0x1
  40877c:	cmn	x8, #0x1
  408780:	b.ne	40876c <ferror@plt+0x71cc>  // b.any
  408784:	sturb	wzr, [x29, #-64]
  408788:	stur	xzr, [x29, #-96]
  40878c:	b	408980 <ferror@plt+0x73e0>
  408790:	ldr	x22, [sp, #136]
  408794:	mov	x0, x26
  408798:	mov	x1, x27
  40879c:	str	x10, [sp, #48]
  4087a0:	bl	402fb0 <ferror@plt+0x1a10>
  4087a4:	mov	w1, #0x1                   	// #1
  4087a8:	str	x0, [sp, #56]
  4087ac:	bl	402fb0 <ferror@plt+0x1a10>
  4087b0:	ldr	x8, [x25, #32]
  4087b4:	cmp	x0, #0x2
  4087b8:	mov	w9, #0x2                   	// #2
  4087bc:	csel	x9, x0, x9, hi  // hi = pmore
  4087c0:	cmp	x9, x8
  4087c4:	b.ls	4087e8 <ferror@plt+0x7248>  // b.plast
  4087c8:	ldr	x0, [x25]
  4087cc:	lsl	x1, x9, #2
  4087d0:	stp	x1, x9, [sp, #32]
  4087d4:	bl	403000 <ferror@plt+0x1a60>
  4087d8:	ldp	x2, x8, [sp, #32]
  4087dc:	str	x0, [x25]
  4087e0:	str	x8, [x25, #32]
  4087e4:	b	4087f0 <ferror@plt+0x7250>
  4087e8:	ldr	x0, [x25]
  4087ec:	lsl	x2, x8, #2
  4087f0:	mov	w1, wzr
  4087f4:	str	x0, [sp, #40]
  4087f8:	bl	401360 <memset@plt>
  4087fc:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  408800:	ldr	x8, [x8, #584]
  408804:	ldr	w13, [x8, #1128]
  408808:	ldr	w14, [x8, #1132]
  40880c:	ldr	x0, [sp, #56]
  408810:	cbz	x0, 40890c <ferror@plt+0x736c>
  408814:	cmp	w13, w14
  408818:	b.ne	40890c <ferror@plt+0x736c>  // b.any
  40881c:	ldp	x2, x1, [sp, #40]
  408820:	mov	x12, #0xa7640000            	// #2808348672
  408824:	mov	w11, #0xca00                	// #51712
  408828:	movk	x12, #0xb6b3, lsl #32
  40882c:	mov	x9, xzr
  408830:	mov	x10, xzr
  408834:	movk	w11, #0x3b9a, lsl #16
  408838:	movk	x12, #0xde0, lsl #48
  40883c:	ldr	w16, [x8, #1128]
  408840:	cmp	x9, x1
  408844:	csel	x15, x9, x1, cc  // cc = lo, ul, last
  408848:	cmp	x15, x27
  40884c:	mov	x14, xzr
  408850:	b.cs	4088b8 <ferror@plt+0x7318>  // b.hs, b.nlast
  408854:	cmp	w16, w13
  408858:	b.ne	4088b8 <ferror@plt+0x7318>  // b.any
  40885c:	sub	x16, x9, x27
  408860:	add	x16, x16, #0x1
  408864:	bic	x16, x16, x16, asr #63
  408868:	cmp	x16, x26
  40886c:	b.cs	4088b8 <ferror@plt+0x7318>  // b.hs, b.nlast
  408870:	mov	x14, xzr
  408874:	ldrsw	x17, [x22, x16, lsl #2]
  408878:	ldrsw	x18, [x28, x15, lsl #2]
  40887c:	madd	x10, x18, x17, x10
  408880:	cmp	x10, x12
  408884:	b.cc	408894 <ferror@plt+0x72f4>  // b.lo, b.ul, b.last
  408888:	udiv	x17, x10, x11
  40888c:	add	x14, x17, x14
  408890:	msub	x10, x17, x11, x10
  408894:	ldr	w17, [x8, #1128]
  408898:	sub	x15, x15, #0x1
  40889c:	cmp	x15, x27
  4088a0:	b.cs	4088b8 <ferror@plt+0x7318>  // b.hs, b.nlast
  4088a4:	add	x16, x16, #0x1
  4088a8:	cmp	x16, x26
  4088ac:	b.cs	4088b8 <ferror@plt+0x7318>  // b.hs, b.nlast
  4088b0:	cmp	w17, w13
  4088b4:	b.eq	408874 <ferror@plt+0x72d4>  // b.none
  4088b8:	sub	x13, x11, #0x1
  4088bc:	cmp	x10, x13
  4088c0:	b.ls	4088d4 <ferror@plt+0x7334>  // b.plast
  4088c4:	udiv	x13, x10, x11
  4088c8:	add	x14, x14, x13
  4088cc:	msub	x13, x13, x11, x10
  4088d0:	b	4088d8 <ferror@plt+0x7338>
  4088d4:	mov	x13, x10
  4088d8:	str	w13, [x2, x9, lsl #2]
  4088dc:	mov	x10, x14
  4088e0:	ldr	w13, [x8, #1128]
  4088e4:	ldr	w14, [x8, #1132]
  4088e8:	add	x9, x9, #0x1
  4088ec:	cmp	x9, x0
  4088f0:	b.cs	4088fc <ferror@plt+0x735c>  // b.hs, b.nlast
  4088f4:	cmp	w13, w14
  4088f8:	b.eq	40883c <ferror@plt+0x729c>  // b.none
  4088fc:	cbz	x10, 40890c <ferror@plt+0x736c>
  408900:	str	w10, [x2, x0, lsl #2]
  408904:	ldr	w14, [x8, #1132]
  408908:	add	x0, x0, #0x1
  40890c:	str	x0, [x25, #24]
  408910:	ldr	w8, [x8, #1128]
  408914:	cmp	w8, w14
  408918:	cset	w8, ne  // ne = any
  40891c:	lsl	w22, w8, #3
  408920:	b	408b44 <ferror@plt+0x75a4>
  408924:	mov	w22, wzr
  408928:	b	408b44 <ferror@plt+0x75a4>
  40892c:	ldur	x8, [x29, #-24]
  408930:	ldur	x0, [x29, #-56]
  408934:	cmp	x26, #0x2
  408938:	mov	w9, #0x2                   	// #2
  40893c:	csel	x22, x26, x9, hi  // hi = pmore
  408940:	cmp	x22, x8
  408944:	b.ls	40895c <ferror@plt+0x73bc>  // b.plast
  408948:	lsl	x1, x22, #2
  40894c:	bl	403000 <ferror@plt+0x1a60>
  408950:	ldr	x26, [sp, #160]
  408954:	stur	x0, [x29, #-56]
  408958:	stur	x22, [x29, #-24]
  40895c:	ldrb	w8, [sp, #176]
  408960:	ldur	q0, [sp, #144]
  408964:	ldr	x1, [sp, #136]
  408968:	lsl	x2, x26, #2
  40896c:	sturb	w8, [x29, #-16]
  408970:	sub	x8, x29, #0x98
  408974:	stur	x26, [x29, #-32]
  408978:	stur	q0, [x8, #104]
  40897c:	bl	401250 <memcpy@plt>
  408980:	ldur	x8, [x29, #-32]
  408984:	cbz	x8, 4089a4 <ferror@plt+0x7404>
  408988:	ldur	x9, [x29, #-56]
  40898c:	sub	x9, x9, #0x4
  408990:	ldr	w10, [x9, x8, lsl #2]
  408994:	cbnz	w10, 408cf8 <ferror@plt+0x7758>
  408998:	sub	x8, x8, #0x1
  40899c:	stur	x8, [x29, #-32]
  4089a0:	cbnz	x8, 408990 <ferror@plt+0x73f0>
  4089a4:	sturb	wzr, [x29, #-16]
  4089a8:	stur	xzr, [x29, #-48]
  4089ac:	ldr	x26, [sp, #112]
  4089b0:	subs	x27, x26, x28
  4089b4:	b.ls	408a34 <ferror@plt+0x7494>  // b.plast
  4089b8:	sub	x8, x29, #0x98
  4089bc:	sub	x9, x29, #0xc8
  4089c0:	stur	x28, [x29, #-128]
  4089c4:	stp	xzr, xzr, [x8, #8]!
  4089c8:	stur	x27, [x29, #-176]
  4089cc:	stp	xzr, xzr, [x9, #8]!
  4089d0:	ldr	x8, [sp, #56]
  4089d4:	ldr	x10, [sp, #88]
  4089d8:	ldur	x22, [x29, #-200]
  4089dc:	lsl	x2, x27, #2
  4089e0:	lsl	x28, x8, #2
  4089e4:	add	x1, x10, x28
  4089e8:	mov	x0, x22
  4089ec:	bl	401250 <memcpy@plt>
  4089f0:	ldur	x0, [x29, #-152]
  4089f4:	ldr	x1, [sp, #88]
  4089f8:	mov	x2, x28
  4089fc:	ldr	x28, [sp, #56]
  408a00:	bl	401250 <memcpy@plt>
  408a04:	cbz	x27, 408a28 <ferror@plt+0x7488>
  408a08:	mvn	x8, x28
  408a0c:	add	x8, x8, x26
  408a10:	ldr	w9, [x22, x8, lsl #2]
  408a14:	cbnz	w9, 408a88 <ferror@plt+0x74e8>
  408a18:	stur	x8, [x29, #-176]
  408a1c:	sub	x8, x8, #0x1
  408a20:	cmn	x8, #0x1
  408a24:	b.ne	408a10 <ferror@plt+0x7470>  // b.any
  408a28:	sturb	wzr, [x29, #-160]
  408a2c:	stur	xzr, [x29, #-192]
  408a30:	b	408a88 <ferror@plt+0x74e8>
  408a34:	ldur	x8, [x29, #-120]
  408a38:	ldur	x0, [x29, #-152]
  408a3c:	cmp	x26, #0x2
  408a40:	mov	w9, #0x2                   	// #2
  408a44:	csel	x22, x26, x9, hi  // hi = pmore
  408a48:	cmp	x22, x8
  408a4c:	b.ls	408a64 <ferror@plt+0x74c4>  // b.plast
  408a50:	lsl	x1, x22, #2
  408a54:	bl	403000 <ferror@plt+0x1a60>
  408a58:	ldr	x26, [sp, #112]
  408a5c:	stur	x0, [x29, #-152]
  408a60:	stur	x22, [x29, #-120]
  408a64:	ldrb	w8, [sp, #128]
  408a68:	ldur	q0, [sp, #96]
  408a6c:	ldr	x1, [sp, #88]
  408a70:	lsl	x2, x26, #2
  408a74:	sturb	w8, [x29, #-112]
  408a78:	sub	x8, x29, #0x98
  408a7c:	stur	x26, [x29, #-128]
  408a80:	stur	q0, [x8, #8]
  408a84:	bl	401250 <memcpy@plt>
  408a88:	ldur	x8, [x29, #-128]
  408a8c:	ldr	x22, [sp, #32]
  408a90:	cbz	x8, 408ab0 <ferror@plt+0x7510>
  408a94:	ldur	x9, [x29, #-152]
  408a98:	sub	x9, x9, #0x4
  408a9c:	ldr	w10, [x9, x8, lsl #2]
  408aa0:	cbnz	w10, 408d0c <ferror@plt+0x776c>
  408aa4:	sub	x8, x8, #0x1
  408aa8:	stur	x8, [x29, #-128]
  408aac:	cbnz	x8, 408a9c <ferror@plt+0x74fc>
  408ab0:	sturb	wzr, [x29, #-112]
  408ab4:	stur	xzr, [x29, #-144]
  408ab8:	ldr	x8, [x25, #32]
  408abc:	ldr	x0, [x25]
  408ac0:	cmp	x22, x8
  408ac4:	b.ls	408ad8 <ferror@plt+0x7538>  // b.plast
  408ac8:	ldr	x1, [sp, #16]
  408acc:	bl	403000 <ferror@plt+0x1a60>
  408ad0:	str	x0, [x25]
  408ad4:	str	x22, [x25, #32]
  408ad8:	ldr	x8, [sp, #24]
  408adc:	mov	w1, wzr
  408ae0:	lsl	x2, x8, #2
  408ae4:	str	x8, [x25, #24]
  408ae8:	bl	401360 <memset@plt>
  408aec:	sub	x0, x29, #0x68
  408af0:	sub	x1, x29, #0x38
  408af4:	add	x2, sp, #0x148
  408af8:	bl	407cc0 <ferror@plt+0x6720>
  408afc:	mov	w22, w0
  408b00:	cbnz	w0, 408b1c <ferror@plt+0x757c>
  408b04:	sub	x0, x29, #0x98
  408b08:	sub	x1, x29, #0xc8
  408b0c:	sub	x2, x29, #0xf8
  408b10:	bl	407cc0 <ferror@plt+0x6720>
  408b14:	mov	w22, w0
  408b18:	cbz	w0, 408dd4 <ferror@plt+0x7834>
  408b1c:	ldr	x0, [sp, #48]
  408b20:	bl	401480 <free@plt>
  408b24:	ldr	x0, [sp, #40]
  408b28:	bl	401480 <free@plt>
  408b2c:	ldr	x0, [sp, #184]
  408b30:	bl	401480 <free@plt>
  408b34:	ldr	x0, [sp, #232]
  408b38:	bl	401480 <free@plt>
  408b3c:	ldr	x0, [sp, #280]
  408b40:	bl	401480 <free@plt>
  408b44:	cbnz	w22, 408bc8 <ferror@plt+0x7628>
  408b48:	mov	x0, x23
  408b4c:	mov	x1, x24
  408b50:	bl	402fb0 <ferror@plt+0x1a10>
  408b54:	ldr	x8, [x25, #24]
  408b58:	mov	x1, x0
  408b5c:	mov	x0, x8
  408b60:	bl	402fb0 <ferror@plt+0x1a10>
  408b64:	ldr	x8, [x25, #32]
  408b68:	cmp	x0, #0x2
  408b6c:	mov	w9, #0x2                   	// #2
  408b70:	csel	x26, x0, x9, hi  // hi = pmore
  408b74:	mov	x22, x0
  408b78:	cmp	x26, x8
  408b7c:	b.ls	408b94 <ferror@plt+0x75f4>  // b.plast
  408b80:	ldr	x0, [x25]
  408b84:	lsl	x1, x26, #2
  408b88:	bl	403000 <ferror@plt+0x1a60>
  408b8c:	str	x0, [x25]
  408b90:	str	x26, [x25, #32]
  408b94:	ldr	x8, [x25, #24]
  408b98:	mov	x0, x25
  408b9c:	sub	x8, x22, x8
  408ba0:	add	x1, x8, x8, lsl #3
  408ba4:	bl	40c660 <ferror@plt+0xb0c0>
  408ba8:	ldr	x9, [sp, #80]
  408bac:	cbnz	w0, 408bc4 <ferror@plt+0x7624>
  408bb0:	ldr	x8, [sp, #72]
  408bb4:	mov	x0, x25
  408bb8:	add	x1, x9, x8
  408bbc:	bl	40d5c8 <ferror@plt+0xc028>
  408bc0:	cbz	w0, 408c24 <ferror@plt+0x7684>
  408bc4:	mov	w22, w0
  408bc8:	ldr	x8, [sp, #112]
  408bcc:	ldr	x9, [sp, #88]
  408bd0:	add	x8, x8, x24
  408bd4:	sub	x0, x9, x24, lsl #2
  408bd8:	str	x8, [sp, #112]
  408bdc:	str	x0, [sp, #88]
  408be0:	bl	401480 <free@plt>
  408be4:	ldr	x8, [sp, #160]
  408be8:	ldr	x9, [sp, #136]
  408bec:	add	x8, x8, x23
  408bf0:	sub	x0, x9, x23, lsl #2
  408bf4:	str	x8, [sp, #160]
  408bf8:	str	x0, [sp, #136]
  408bfc:	bl	401480 <free@plt>
  408c00:	mov	w0, w22
  408c04:	add	sp, sp, #0x270
  408c08:	ldp	x20, x19, [sp, #80]
  408c0c:	ldp	x22, x21, [sp, #64]
  408c10:	ldp	x24, x23, [sp, #48]
  408c14:	ldp	x26, x25, [sp, #32]
  408c18:	ldp	x28, x27, [sp, #16]
  408c1c:	ldp	x29, x30, [sp], #96
  408c20:	ret
  408c24:	ldr	x8, [x25, #16]
  408c28:	ldr	x26, [sp, #64]
  408c2c:	ldrb	w10, [x21, #40]
  408c30:	ldrb	w28, [x20, #40]
  408c34:	subs	x27, x26, x8
  408c38:	b.ls	408cbc <ferror@plt+0x771c>  // b.plast
  408c3c:	b.eq	408dc8 <ferror@plt+0x7828>  // b.none
  408c40:	ldr	x21, [x25, #24]
  408c44:	cbz	x21, 408d20 <ferror@plt+0x7780>
  408c48:	mov	w1, #0x8                   	// #8
  408c4c:	mov	x0, x26
  408c50:	str	w10, [sp, #80]
  408c54:	bl	402fb0 <ferror@plt+0x1a10>
  408c58:	mov	x9, #0xe38f                	// #58255
  408c5c:	movk	x9, #0x8e38, lsl #16
  408c60:	ldr	x8, [x19]
  408c64:	movk	x9, #0x38e3, lsl #32
  408c68:	movk	x9, #0xe38e, lsl #48
  408c6c:	umulh	x9, x0, x9
  408c70:	lsr	x9, x9, #3
  408c74:	subs	x20, x9, x8
  408c78:	b.eq	408f2c <ferror@plt+0x798c>  // b.none
  408c7c:	mov	x0, x21
  408c80:	mov	x1, x20
  408c84:	bl	402fb0 <ferror@plt+0x1a10>
  408c88:	ldr	x8, [x25, #32]
  408c8c:	cmp	x0, #0x2
  408c90:	mov	w9, #0x2                   	// #2
  408c94:	csel	x21, x0, x9, hi  // hi = pmore
  408c98:	cmp	x21, x8
  408c9c:	b.ls	408ef8 <ferror@plt+0x7958>  // b.plast
  408ca0:	ldr	x0, [x25]
  408ca4:	lsl	x1, x21, #2
  408ca8:	bl	403000 <ferror@plt+0x1a60>
  408cac:	mov	x22, x0
  408cb0:	str	x0, [x25]
  408cb4:	str	x21, [x25, #32]
  408cb8:	b	408efc <ferror@plt+0x795c>
  408cbc:	b.eq	408dc8 <ferror@plt+0x7828>  // b.none
  408cc0:	ldr	x20, [x19]
  408cc4:	cbz	x20, 408d28 <ferror@plt+0x7788>
  408cc8:	mov	w1, #0x8                   	// #8
  408ccc:	mov	x0, x26
  408cd0:	mov	w21, w10
  408cd4:	bl	402fb0 <ferror@plt+0x1a10>
  408cd8:	mov	x8, #0xe38f                	// #58255
  408cdc:	movk	x8, #0x8e38, lsl #16
  408ce0:	movk	x8, #0x38e3, lsl #32
  408ce4:	movk	x8, #0xe38e, lsl #48
  408ce8:	umulh	x8, x0, x8
  408cec:	mov	w10, w21
  408cf0:	sub	x8, x20, x8, lsr #3
  408cf4:	b	408d2c <ferror@plt+0x778c>
  408cf8:	ldur	x9, [x29, #-48]
  408cfc:	cmp	x8, x9
  408d00:	b.cs	4089ac <ferror@plt+0x740c>  // b.hs, b.nlast
  408d04:	stur	x9, [x29, #-32]
  408d08:	b	4089ac <ferror@plt+0x740c>
  408d0c:	ldur	x9, [x29, #-144]
  408d10:	cmp	x8, x9
  408d14:	b.cs	408ab8 <ferror@plt+0x7518>  // b.hs, b.nlast
  408d18:	stur	x9, [x29, #-128]
  408d1c:	b	408ab8 <ferror@plt+0x7518>
  408d20:	str	x26, [x25, #16]
  408d24:	b	408f60 <ferror@plt+0x79c0>
  408d28:	mov	x8, xzr
  408d2c:	ldr	x9, [x25, #24]
  408d30:	sub	x21, x20, x8
  408d34:	stp	x21, x26, [x25, #8]
  408d38:	cbz	x9, 408f60 <ferror@plt+0x79c0>
  408d3c:	mov	w27, w10
  408d40:	mov	x10, #0xe38f                	// #58255
  408d44:	movk	x10, #0x8e38, lsl #16
  408d48:	movk	x10, #0x38e3, lsl #32
  408d4c:	movk	x10, #0xe38e, lsl #48
  408d50:	sub	x22, x9, x8
  408d54:	ldr	x20, [x25]
  408d58:	umulh	x9, x26, x10
  408d5c:	lsr	x9, x9, #3
  408d60:	add	x9, x9, x9, lsl #3
  408d64:	mov	w11, #0x9                   	// #9
  408d68:	subs	x9, x26, x9
  408d6c:	add	x1, x20, x8, lsl #2
  408d70:	sub	x8, x11, x9
  408d74:	lsl	x2, x22, #2
  408d78:	mov	x0, x20
  408d7c:	str	x22, [x25, #24]
  408d80:	csel	x26, xzr, x8, eq  // eq = none
  408d84:	bl	401260 <memmove@plt>
  408d88:	mov	w10, w27
  408d8c:	cbz	x22, 408dc0 <ferror@plt+0x7820>
  408d90:	adrp	x8, 419000 <ferror@plt+0x17a60>
  408d94:	add	x8, x8, #0xfd8
  408d98:	ldr	x8, [x8, x26, lsl #3]
  408d9c:	ldr	w9, [x20]
  408da0:	sdiv	w9, w9, w8
  408da4:	mul	w8, w9, w8
  408da8:	str	w8, [x20], #-4
  408dac:	ldr	w8, [x20, x22, lsl #2]
  408db0:	cbnz	w8, 408fa0 <ferror@plt+0x7a00>
  408db4:	sub	x22, x22, #0x1
  408db8:	str	x22, [x25, #24]
  408dbc:	cbnz	x22, 408dac <ferror@plt+0x780c>
  408dc0:	strb	wzr, [x25, #40]
  408dc4:	str	xzr, [x25, #8]
  408dc8:	ldr	x21, [x25, #24]
  408dcc:	cbnz	x21, 408f44 <ferror@plt+0x79a4>
  408dd0:	b	408f60 <ferror@plt+0x79c0>
  408dd4:	ldur	x8, [x29, #-80]
  408dd8:	cbz	x8, 40909c <ferror@plt+0x7afc>
  408ddc:	ldur	x8, [x29, #-176]
  408de0:	cbz	x8, 40909c <ferror@plt+0x7afc>
  408de4:	sub	x0, x29, #0x68
  408de8:	sub	x1, x29, #0xc8
  408dec:	add	x2, sp, #0xb8
  408df0:	mov	x3, xzr
  408df4:	bl	407fc0 <ferror@plt+0x6a20>
  408df8:	mov	w22, w0
  408dfc:	cbnz	w0, 408b1c <ferror@plt+0x757c>
  408e00:	ldr	x10, [sp, #208]
  408e04:	ldr	x9, [sp, #184]
  408e08:	cbz	x10, 408e24 <ferror@plt+0x7884>
  408e0c:	sub	x8, x9, #0x4
  408e10:	ldr	w11, [x8, x10, lsl #2]
  408e14:	cbnz	w11, 409074 <ferror@plt+0x7ad4>
  408e18:	sub	x10, x10, #0x1
  408e1c:	str	x10, [sp, #208]
  408e20:	cbnz	x10, 408e10 <ferror@plt+0x7870>
  408e24:	mov	x10, xzr
  408e28:	strb	wzr, [sp, #224]
  408e2c:	str	xzr, [sp, #192]
  408e30:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  408e34:	ldr	x8, [x8, #584]
  408e38:	ldr	x11, [x25]
  408e3c:	ldr	w16, [x8, #1128]
  408e40:	ldr	w12, [x8, #1132]
  408e44:	cbz	x10, 408fb0 <ferror@plt+0x7a10>
  408e48:	cmp	w16, w12
  408e4c:	b.ne	408fb0 <ferror@plt+0x7a10>  // b.any
  408e50:	ldr	x13, [sp, #8]
  408e54:	mov	w15, #0xc9ff                	// #51711
  408e58:	mov	x17, xzr
  408e5c:	mov	w18, wzr
  408e60:	and	x14, x13, #0x3ffffffffffffffe
  408e64:	mov	w13, #0x3600                	// #13824
  408e68:	movk	w13, #0xc465, lsl #16
  408e6c:	add	x14, x11, x14, lsl #2
  408e70:	movk	w15, #0x3b9a, lsl #16
  408e74:	ldr	w0, [x14]
  408e78:	ldr	w1, [x9, x17, lsl #2]
  408e7c:	add	x17, x17, #0x1
  408e80:	add	w18, w0, w18
  408e84:	add	w0, w18, w1
  408e88:	cmp	w0, w15
  408e8c:	add	w1, w0, w13
  408e90:	csel	w1, w1, w0, gt
  408e94:	str	w1, [x14], #4
  408e98:	ldr	w1, [x8, #1128]
  408e9c:	cset	w18, gt
  408ea0:	cmp	x17, x10
  408ea4:	b.cs	408eb0 <ferror@plt+0x7910>  // b.hs, b.nlast
  408ea8:	cmp	w1, w16
  408eac:	b.eq	408e74 <ferror@plt+0x78d4>  // b.none
  408eb0:	ldr	w16, [x8, #1128]
  408eb4:	cmp	w0, w15
  408eb8:	b.le	408fb4 <ferror@plt+0x7a14>
  408ebc:	cmp	w16, w12
  408ec0:	b.ne	408fb4 <ferror@plt+0x7a14>  // b.any
  408ec4:	mov	w16, #0x1                   	// #1
  408ec8:	ldr	w17, [x14]
  408ecc:	add	w16, w17, w16
  408ed0:	cmp	w16, w15
  408ed4:	add	w17, w16, w13
  408ed8:	csel	w16, w17, w16, gt
  408edc:	str	w16, [x14], #4
  408ee0:	ldr	w17, [x8, #1128]
  408ee4:	cset	w16, gt
  408ee8:	b.le	408fb4 <ferror@plt+0x7a14>
  408eec:	cmp	w17, w12
  408ef0:	b.eq	408ec8 <ferror@plt+0x7928>  // b.none
  408ef4:	b	408fb4 <ferror@plt+0x7a14>
  408ef8:	ldr	x22, [x25]
  408efc:	ldr	x21, [x25, #24]
  408f00:	lsl	x26, x20, #2
  408f04:	add	x0, x22, x26
  408f08:	mov	x1, x22
  408f0c:	lsl	x2, x21, #2
  408f10:	bl	401260 <memmove@plt>
  408f14:	mov	x0, x22
  408f18:	mov	w1, wzr
  408f1c:	mov	x2, x26
  408f20:	bl	401360 <memset@plt>
  408f24:	ldp	x8, x9, [x25, #8]
  408f28:	add	x26, x9, x27
  408f2c:	ldr	w10, [sp, #80]
  408f30:	add	x8, x8, x20
  408f34:	add	x21, x21, x20
  408f38:	stp	x8, x26, [x25, #8]
  408f3c:	str	x21, [x25, #24]
  408f40:	cbz	x21, 408f60 <ferror@plt+0x79c0>
  408f44:	ldr	x8, [x25]
  408f48:	sub	x8, x8, #0x4
  408f4c:	ldr	w9, [x8, x21, lsl #2]
  408f50:	cbnz	w9, 408f70 <ferror@plt+0x79d0>
  408f54:	sub	x21, x21, #0x1
  408f58:	str	x21, [x25, #24]
  408f5c:	cbnz	x21, 408f4c <ferror@plt+0x79ac>
  408f60:	mov	w22, wzr
  408f64:	strb	wzr, [x25, #40]
  408f68:	str	xzr, [x25, #8]
  408f6c:	b	408bc8 <ferror@plt+0x7628>
  408f70:	ldr	x8, [x19]
  408f74:	cmp	x21, x8
  408f78:	b.cs	408f80 <ferror@plt+0x79e0>  // b.hs, b.nlast
  408f7c:	str	x8, [x25, #24]
  408f80:	cmp	w28, #0x0
  408f84:	cset	w8, ne  // ne = any
  408f88:	cmp	w10, #0x0
  408f8c:	cset	w9, ne  // ne = any
  408f90:	mov	w22, wzr
  408f94:	eor	w8, w9, w8
  408f98:	strb	w8, [x25, #40]
  408f9c:	b	408bc8 <ferror@plt+0x7628>
  408fa0:	cmp	x22, x21
  408fa4:	b.cs	408dc8 <ferror@plt+0x7828>  // b.hs, b.nlast
  408fa8:	str	x21, [x25, #24]
  408fac:	b	408f44 <ferror@plt+0x79a4>
  408fb0:	ldr	wzr, [x8, #1128]
  408fb4:	ldr	w13, [x8, #1128]
  408fb8:	cmp	w13, w12
  408fbc:	b.ne	409308 <ferror@plt+0x7d68>  // b.any
  408fc0:	ldr	w15, [x8, #1128]
  408fc4:	ldr	w12, [x8, #1132]
  408fc8:	cbz	x10, 40908c <ferror@plt+0x7aec>
  408fcc:	cmp	w15, w12
  408fd0:	b.ne	40908c <ferror@plt+0x7aec>  // b.any
  408fd4:	mov	w13, #0x3600                	// #13824
  408fd8:	mov	w14, #0xc9ff                	// #51711
  408fdc:	mov	x16, xzr
  408fe0:	mov	w17, wzr
  408fe4:	add	x11, x11, x28, lsl #2
  408fe8:	movk	w13, #0xc465, lsl #16
  408fec:	movk	w14, #0x3b9a, lsl #16
  408ff0:	ldr	w18, [x11]
  408ff4:	ldr	w0, [x9, x16, lsl #2]
  408ff8:	add	x16, x16, #0x1
  408ffc:	add	w17, w18, w17
  409000:	add	w18, w17, w0
  409004:	cmp	w18, w14
  409008:	add	w0, w18, w13
  40900c:	csel	w0, w0, w18, gt
  409010:	str	w0, [x11], #4
  409014:	ldr	w0, [x8, #1128]
  409018:	cset	w17, gt
  40901c:	cmp	x16, x10
  409020:	b.cs	40902c <ferror@plt+0x7a8c>  // b.hs, b.nlast
  409024:	cmp	w0, w15
  409028:	b.eq	408ff0 <ferror@plt+0x7a50>  // b.none
  40902c:	ldr	w9, [x8, #1128]
  409030:	cmp	w18, w14
  409034:	b.le	409090 <ferror@plt+0x7af0>
  409038:	cmp	w9, w12
  40903c:	b.ne	409090 <ferror@plt+0x7af0>  // b.any
  409040:	mov	w9, #0x1                   	// #1
  409044:	ldr	w10, [x11]
  409048:	add	w9, w10, w9
  40904c:	cmp	w9, w14
  409050:	add	w10, w9, w13
  409054:	csel	w9, w10, w9, gt
  409058:	str	w9, [x11], #4
  40905c:	ldr	w10, [x8, #1128]
  409060:	cset	w9, gt
  409064:	b.le	409090 <ferror@plt+0x7af0>
  409068:	cmp	w10, w12
  40906c:	b.eq	409044 <ferror@plt+0x7aa4>  // b.none
  409070:	b	409090 <ferror@plt+0x7af0>
  409074:	ldr	x8, [sp, #192]
  409078:	cmp	x10, x8
  40907c:	b.cs	408e30 <ferror@plt+0x7890>  // b.hs, b.nlast
  409080:	mov	x10, x8
  409084:	str	x8, [sp, #208]
  409088:	b	408e30 <ferror@plt+0x7890>
  40908c:	ldr	wzr, [x8, #1128]
  409090:	ldr	w8, [x8, #1128]
  409094:	cmp	w8, w12
  409098:	b.ne	409308 <ferror@plt+0x7d68>  // b.any
  40909c:	ldur	x8, [x29, #-32]
  4090a0:	cbz	x8, 4092a0 <ferror@plt+0x7d00>
  4090a4:	ldur	x8, [x29, #-128]
  4090a8:	cbz	x8, 4092a0 <ferror@plt+0x7d00>
  4090ac:	sub	x0, x29, #0x38
  4090b0:	sub	x1, x29, #0x98
  4090b4:	add	x2, sp, #0x118
  4090b8:	mov	x3, xzr
  4090bc:	bl	407fc0 <ferror@plt+0x6a20>
  4090c0:	mov	w22, w0
  4090c4:	cbnz	w0, 408b1c <ferror@plt+0x757c>
  4090c8:	ldr	x10, [sp, #304]
  4090cc:	ldr	x9, [sp, #280]
  4090d0:	cbz	x10, 4090ec <ferror@plt+0x7b4c>
  4090d4:	sub	x8, x9, #0x4
  4090d8:	ldr	w11, [x8, x10, lsl #2]
  4090dc:	cbnz	w11, 409278 <ferror@plt+0x7cd8>
  4090e0:	sub	x10, x10, #0x1
  4090e4:	str	x10, [sp, #304]
  4090e8:	cbnz	x10, 4090d8 <ferror@plt+0x7b38>
  4090ec:	mov	x10, xzr
  4090f0:	strb	wzr, [sp, #320]
  4090f4:	str	xzr, [sp, #288]
  4090f8:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  4090fc:	ldr	x8, [x8, #584]
  409100:	ldr	x11, [x25]
  409104:	ldr	w16, [x8, #1128]
  409108:	ldr	w12, [x8, #1132]
  40910c:	cbz	x10, 4091b8 <ferror@plt+0x7c18>
  409110:	cmp	w16, w12
  409114:	b.ne	4091b8 <ferror@plt+0x7c18>  // b.any
  409118:	mov	w14, #0x3600                	// #13824
  40911c:	mov	w15, #0xc9ff                	// #51711
  409120:	mov	x17, xzr
  409124:	mov	w18, wzr
  409128:	add	x13, x11, x28, lsl #2
  40912c:	movk	w14, #0xc465, lsl #16
  409130:	movk	w15, #0x3b9a, lsl #16
  409134:	ldr	w0, [x13]
  409138:	ldr	w1, [x9, x17, lsl #2]
  40913c:	add	x17, x17, #0x1
  409140:	add	w18, w0, w18
  409144:	add	w0, w18, w1
  409148:	cmp	w0, w15
  40914c:	add	w1, w0, w14
  409150:	csel	w1, w1, w0, gt
  409154:	str	w1, [x13], #4
  409158:	ldr	w1, [x8, #1128]
  40915c:	cset	w18, gt
  409160:	cmp	x17, x10
  409164:	b.cs	409170 <ferror@plt+0x7bd0>  // b.hs, b.nlast
  409168:	cmp	w1, w16
  40916c:	b.eq	409134 <ferror@plt+0x7b94>  // b.none
  409170:	ldr	w16, [x8, #1128]
  409174:	cmp	w0, w15
  409178:	b.le	4091bc <ferror@plt+0x7c1c>
  40917c:	cmp	w16, w12
  409180:	b.ne	4091bc <ferror@plt+0x7c1c>  // b.any
  409184:	mov	w16, #0x1                   	// #1
  409188:	ldr	w17, [x13]
  40918c:	add	w16, w17, w16
  409190:	cmp	w16, w15
  409194:	add	w17, w16, w14
  409198:	csel	w16, w17, w16, gt
  40919c:	str	w16, [x13], #4
  4091a0:	ldr	w17, [x8, #1128]
  4091a4:	cset	w16, gt
  4091a8:	b.le	4091bc <ferror@plt+0x7c1c>
  4091ac:	cmp	w17, w12
  4091b0:	b.eq	409188 <ferror@plt+0x7be8>  // b.none
  4091b4:	b	4091bc <ferror@plt+0x7c1c>
  4091b8:	ldr	wzr, [x8, #1128]
  4091bc:	ldr	w13, [x8, #1128]
  4091c0:	cmp	w13, w12
  4091c4:	b.ne	409308 <ferror@plt+0x7d68>  // b.any
  4091c8:	ldr	w15, [x8, #1128]
  4091cc:	ldr	w12, [x8, #1132]
  4091d0:	cbz	x10, 409290 <ferror@plt+0x7cf0>
  4091d4:	cmp	w15, w12
  4091d8:	b.ne	409290 <ferror@plt+0x7cf0>  // b.any
  4091dc:	mov	w13, #0x3600                	// #13824
  4091e0:	mov	w14, #0xc9ff                	// #51711
  4091e4:	mov	x16, xzr
  4091e8:	mov	w17, wzr
  4091ec:	movk	w13, #0xc465, lsl #16
  4091f0:	movk	w14, #0x3b9a, lsl #16
  4091f4:	ldr	w18, [x11]
  4091f8:	ldr	w0, [x9, x16, lsl #2]
  4091fc:	add	x16, x16, #0x1
  409200:	add	w17, w18, w17
  409204:	add	w18, w17, w0
  409208:	cmp	w18, w14
  40920c:	add	w0, w18, w13
  409210:	csel	w0, w0, w18, gt
  409214:	str	w0, [x11], #4
  409218:	ldr	w0, [x8, #1128]
  40921c:	cset	w17, gt
  409220:	cmp	x16, x10
  409224:	b.cs	409230 <ferror@plt+0x7c90>  // b.hs, b.nlast
  409228:	cmp	w0, w15
  40922c:	b.eq	4091f4 <ferror@plt+0x7c54>  // b.none
  409230:	ldr	w9, [x8, #1128]
  409234:	cmp	w18, w14
  409238:	b.le	409294 <ferror@plt+0x7cf4>
  40923c:	cmp	w9, w12
  409240:	b.ne	409294 <ferror@plt+0x7cf4>  // b.any
  409244:	mov	w9, #0x1                   	// #1
  409248:	ldr	w10, [x11]
  40924c:	add	w9, w10, w9
  409250:	cmp	w9, w14
  409254:	add	w10, w9, w13
  409258:	csel	w9, w10, w9, gt
  40925c:	str	w9, [x11], #4
  409260:	ldr	w10, [x8, #1128]
  409264:	cset	w9, gt
  409268:	b.le	409294 <ferror@plt+0x7cf4>
  40926c:	cmp	w10, w12
  409270:	b.eq	409248 <ferror@plt+0x7ca8>  // b.none
  409274:	b	409294 <ferror@plt+0x7cf4>
  409278:	ldr	x8, [sp, #288]
  40927c:	cmp	x10, x8
  409280:	b.cs	4090f8 <ferror@plt+0x7b58>  // b.hs, b.nlast
  409284:	mov	x10, x8
  409288:	str	x8, [sp, #304]
  40928c:	b	4090f8 <ferror@plt+0x7b58>
  409290:	ldr	wzr, [x8, #1128]
  409294:	ldr	w8, [x8, #1128]
  409298:	cmp	w8, w12
  40929c:	b.ne	409308 <ferror@plt+0x7d68>  // b.any
  4092a0:	ldr	x8, [sp, #352]
  4092a4:	cbz	x8, 409300 <ferror@plt+0x7d60>
  4092a8:	ldur	x8, [x29, #-224]
  4092ac:	cbz	x8, 409300 <ferror@plt+0x7d60>
  4092b0:	add	x0, sp, #0x148
  4092b4:	sub	x1, x29, #0xf8
  4092b8:	add	x2, sp, #0xe8
  4092bc:	mov	x3, xzr
  4092c0:	bl	407fc0 <ferror@plt+0x6a20>
  4092c4:	mov	w22, w0
  4092c8:	cbnz	w0, 408b1c <ferror@plt+0x757c>
  4092cc:	ldr	x2, [sp, #256]
  4092d0:	ldr	x1, [sp, #232]
  4092d4:	cbz	x2, 4092f0 <ferror@plt+0x7d50>
  4092d8:	sub	x8, x1, #0x4
  4092dc:	ldr	w9, [x8, x2, lsl #2]
  4092e0:	cbnz	w9, 409310 <ferror@plt+0x7d70>
  4092e4:	sub	x2, x2, #0x1
  4092e8:	str	x2, [sp, #256]
  4092ec:	cbnz	x2, 4092dc <ferror@plt+0x7d3c>
  4092f0:	mov	x2, xzr
  4092f4:	strb	wzr, [sp, #272]
  4092f8:	str	xzr, [sp, #240]
  4092fc:	b	409324 <ferror@plt+0x7d84>
  409300:	mov	w22, wzr
  409304:	b	408b1c <ferror@plt+0x757c>
  409308:	mov	w22, #0x8                   	// #8
  40930c:	b	408b1c <ferror@plt+0x757c>
  409310:	ldr	x8, [sp, #240]
  409314:	cmp	x2, x8
  409318:	b.cs	409324 <ferror@plt+0x7d84>  // b.hs, b.nlast
  40931c:	mov	x2, x8
  409320:	str	x8, [sp, #256]
  409324:	ldrb	w8, [sp, #368]
  409328:	ldurb	w9, [x29, #-208]
  40932c:	ldr	x11, [x25]
  409330:	adrp	x10, 40d000 <ferror@plt+0xba60>
  409334:	adrp	x12, 40d000 <ferror@plt+0xba60>
  409338:	add	x10, x10, #0xb74
  40933c:	add	x12, x12, #0xaa4
  409340:	cmp	w8, w9
  409344:	csel	x8, x12, x10, eq  // eq = none
  409348:	add	x0, x11, x28, lsl #2
  40934c:	blr	x8
  409350:	mov	w22, w0
  409354:	b	408b1c <ferror@plt+0x757c>
  409358:	sub	sp, sp, #0x70
  40935c:	stp	x29, x30, [sp, #48]
  409360:	stp	x22, x21, [sp, #80]
  409364:	stp	x20, x19, [sp, #96]
  409368:	mov	x22, x1
  40936c:	mov	x21, x0
  409370:	ldr	x0, [x0, #8]
  409374:	ldr	x1, [x1, #8]
  409378:	str	x23, [sp, #64]
  40937c:	add	x29, sp, #0x30
  409380:	mov	x19, x3
  409384:	mov	x20, x2
  409388:	bl	402fb0 <ferror@plt+0x1a10>
  40938c:	mov	x23, x0
  409390:	mov	w1, #0x8                   	// #8
  409394:	mov	x0, x19
  409398:	bl	402fb0 <ferror@plt+0x1a10>
  40939c:	mov	x8, #0xe38f                	// #58255
  4093a0:	movk	x8, #0x8e38, lsl #16
  4093a4:	movk	x8, #0x38e3, lsl #32
  4093a8:	movk	x8, #0xe38e, lsl #48
  4093ac:	umulh	x8, x0, x8
  4093b0:	lsr	x8, x8, #3
  4093b4:	cmp	x8, x23
  4093b8:	csel	x0, x8, x23, hi  // hi = pmore
  4093bc:	mov	w1, #0x1                   	// #1
  4093c0:	bl	402fb0 <ferror@plt+0x1a10>
  4093c4:	ldr	x8, [x21, #24]
  4093c8:	mov	x23, x0
  4093cc:	cbz	x8, 4093ec <ferror@plt+0x7e4c>
  4093d0:	ldr	x9, [x21, #8]
  4093d4:	sub	x0, x8, x9
  4093d8:	ldr	x8, [x22, #24]
  4093dc:	cbz	x8, 4093f8 <ferror@plt+0x7e58>
  4093e0:	ldr	x9, [x22, #8]
  4093e4:	sub	x1, x8, x9
  4093e8:	b	4093fc <ferror@plt+0x7e5c>
  4093ec:	mov	x0, xzr
  4093f0:	ldr	x8, [x22, #24]
  4093f4:	cbnz	x8, 4093e0 <ferror@plt+0x7e40>
  4093f8:	mov	x1, xzr
  4093fc:	bl	402fb0 <ferror@plt+0x1a10>
  409400:	mov	x1, x23
  409404:	bl	402fb0 <ferror@plt+0x1a10>
  409408:	cmp	x20, x21
  40940c:	b.eq	409468 <ferror@plt+0x7ec8>  // b.none
  409410:	cmp	x20, x22
  409414:	mov	x8, sp
  409418:	csel	x23, x22, x8, ne  // ne = any
  40941c:	b.eq	409488 <ferror@plt+0x7ee8>  // b.none
  409420:	ldr	x8, [x20, #32]
  409424:	cmp	x0, #0x2
  409428:	mov	w9, #0x2                   	// #2
  40942c:	csel	x22, x0, x9, hi  // hi = pmore
  409430:	cmp	x22, x8
  409434:	b.ls	40944c <ferror@plt+0x7eac>  // b.plast
  409438:	ldr	x0, [x20]
  40943c:	lsl	x1, x22, #2
  409440:	bl	403000 <ferror@plt+0x1a60>
  409444:	str	x0, [x20]
  409448:	str	x22, [x20, #32]
  40944c:	mov	x0, x21
  409450:	mov	x1, x23
  409454:	mov	x2, x20
  409458:	mov	x3, x19
  40945c:	bl	409500 <ferror@plt+0x7f60>
  409460:	mov	w19, w0
  409464:	b	4094e4 <ferror@plt+0x7f44>
  409468:	ldp	q2, q0, [x21, #16]
  40946c:	ldr	q1, [x21]
  409470:	cmp	x21, x22
  409474:	mov	x21, sp
  409478:	stp	q2, q0, [sp, #16]
  40947c:	str	q1, [sp]
  409480:	csel	x22, x21, x22, eq  // eq = none
  409484:	b	40949c <ferror@plt+0x7efc>
  409488:	ldp	q1, q0, [x22, #16]
  40948c:	ldr	q2, [x22]
  409490:	mov	x22, sp
  409494:	stp	q1, q0, [sp, #16]
  409498:	str	q2, [sp]
  40949c:	cmp	x0, #0x2
  4094a0:	mov	w8, #0x2                   	// #2
  4094a4:	csel	x23, x0, x8, hi  // hi = pmore
  4094a8:	lsl	x0, x23, #2
  4094ac:	bl	402fe0 <ferror@plt+0x1a40>
  4094b0:	stp	x0, xzr, [x20]
  4094b4:	mov	x0, x21
  4094b8:	mov	x1, x22
  4094bc:	mov	x2, x20
  4094c0:	mov	x3, x19
  4094c4:	stp	xzr, x23, [x20, #24]
  4094c8:	strb	wzr, [x20, #40]
  4094cc:	str	xzr, [x20, #16]
  4094d0:	bl	409500 <ferror@plt+0x7f60>
  4094d4:	ldr	x8, [sp]
  4094d8:	mov	w19, w0
  4094dc:	mov	x0, x8
  4094e0:	bl	401480 <free@plt>
  4094e4:	mov	w0, w19
  4094e8:	ldp	x20, x19, [sp, #96]
  4094ec:	ldp	x22, x21, [sp, #80]
  4094f0:	ldr	x23, [sp, #64]
  4094f4:	ldp	x29, x30, [sp, #48]
  4094f8:	add	sp, sp, #0x70
  4094fc:	ret
  409500:	sub	sp, sp, #0x190
  409504:	stp	x29, x30, [sp, #304]
  409508:	stp	x28, x27, [sp, #320]
  40950c:	stp	x26, x25, [sp, #336]
  409510:	stp	x24, x23, [sp, #352]
  409514:	stp	x22, x21, [sp, #368]
  409518:	stp	x20, x19, [sp, #384]
  40951c:	ldr	x9, [x1, #24]
  409520:	add	x29, sp, #0x130
  409524:	cbz	x9, 409658 <ferror@plt+0x80b8>
  409528:	ldr	x8, [x0, #24]
  40952c:	mov	x26, x3
  409530:	mov	x28, x2
  409534:	mov	x24, x0
  409538:	cbz	x8, 4096e0 <ferror@plt+0x8140>
  40953c:	mov	x25, x1
  409540:	cmp	x9, #0x1
  409544:	b.ne	40966c <ferror@plt+0x80cc>  // b.any
  409548:	ldr	x10, [x25, #8]
  40954c:	cbnz	x10, 40966c <ferror@plt+0x80cc>
  409550:	ldr	x10, [x25]
  409554:	ldr	w10, [x10]
  409558:	cmp	w10, #0x1
  40955c:	b.ne	40966c <ferror@plt+0x80cc>  // b.any
  409560:	cmp	x28, x24
  409564:	b.eq	4095b8 <ferror@plt+0x8018>  // b.none
  409568:	ldr	x9, [x28, #32]
  40956c:	ldr	x0, [x28]
  409570:	cmp	x8, #0x2
  409574:	mov	w10, #0x2                   	// #2
  409578:	csel	x19, x8, x10, hi  // hi = pmore
  40957c:	cmp	x19, x9
  409580:	b.ls	409598 <ferror@plt+0x7ff8>  // b.plast
  409584:	lsl	x1, x19, #2
  409588:	bl	403000 <ferror@plt+0x1a60>
  40958c:	str	x0, [x28]
  409590:	str	x19, [x28, #32]
  409594:	ldr	x8, [x24, #24]
  409598:	str	x8, [x28, #24]
  40959c:	ldrb	w9, [x24, #40]
  4095a0:	lsl	x2, x8, #2
  4095a4:	strb	w9, [x28, #40]
  4095a8:	ldur	q0, [x24, #8]
  4095ac:	stur	q0, [x28, #8]
  4095b0:	ldr	x1, [x24]
  4095b4:	bl	401250 <memcpy@plt>
  4095b8:	ldr	x8, [x28, #16]
  4095bc:	ldrb	w19, [x24, #40]
  4095c0:	ldrb	w24, [x25, #40]
  4095c4:	cmp	x8, x26
  4095c8:	b.cs	409a24 <ferror@plt+0x8484>  // b.hs, b.nlast
  4095cc:	subs	x25, x26, x8
  4095d0:	b.eq	40a940 <ferror@plt+0x93a0>  // b.none
  4095d4:	ldr	x21, [x28, #24]
  4095d8:	cbz	x21, 40a714 <ferror@plt+0x9174>
  4095dc:	mov	w1, #0x8                   	// #8
  4095e0:	mov	x0, x26
  4095e4:	bl	402fb0 <ferror@plt+0x1a10>
  4095e8:	mov	x8, #0xe38f                	// #58255
  4095ec:	movk	x8, #0x8e38, lsl #16
  4095f0:	mov	x10, x26
  4095f4:	ldr	x26, [x28, #8]
  4095f8:	movk	x8, #0x38e3, lsl #32
  4095fc:	movk	x8, #0xe38e, lsl #48
  409600:	umulh	x8, x0, x8
  409604:	lsr	x8, x8, #3
  409608:	subs	x22, x8, x26
  40960c:	b.eq	40a930 <ferror@plt+0x9390>  // b.none
  409610:	mov	x0, x21
  409614:	mov	x1, x22
  409618:	bl	402fb0 <ferror@plt+0x1a10>
  40961c:	ldr	x8, [x28, #32]
  409620:	cmp	x0, #0x2
  409624:	mov	w9, #0x2                   	// #2
  409628:	csel	x23, x0, x9, hi  // hi = pmore
  40962c:	cmp	x23, x8
  409630:	b.ls	40a900 <ferror@plt+0x9360>  // b.plast
  409634:	ldr	x0, [x28]
  409638:	lsl	x1, x23, #2
  40963c:	bl	403000 <ferror@plt+0x1a60>
  409640:	ldr	x21, [x28, #24]
  409644:	ldr	x26, [x28, #8]
  409648:	mov	x20, x0
  40964c:	str	x0, [x28]
  409650:	str	x23, [x28, #32]
  409654:	b	40a904 <ferror@plt+0x9364>
  409658:	mov	w0, #0x3                   	// #3
  40965c:	mov	x1, xzr
  409660:	bl	402d44 <ferror@plt+0x17a4>
  409664:	mov	w25, w0
  409668:	b	40a6d8 <ferror@plt+0x9138>
  40966c:	ldr	x0, [x24, #8]
  409670:	ldr	x1, [x25, #8]
  409674:	orr	x10, x0, x1
  409678:	cbz	x10, 4096f4 <ferror@plt+0x8154>
  40967c:	bl	402fb0 <ferror@plt+0x1a10>
  409680:	mov	x23, x0
  409684:	mov	w1, #0x8                   	// #8
  409688:	mov	x0, x26
  40968c:	bl	402fb0 <ferror@plt+0x1a10>
  409690:	mov	x8, #0xe38f                	// #58255
  409694:	movk	x8, #0x8e38, lsl #16
  409698:	movk	x8, #0x38e3, lsl #32
  40969c:	movk	x8, #0xe38e, lsl #48
  4096a0:	umulh	x8, x0, x8
  4096a4:	lsr	x8, x8, #3
  4096a8:	cmp	x8, x23
  4096ac:	csel	x0, x8, x23, hi  // hi = pmore
  4096b0:	mov	w1, #0x1                   	// #1
  4096b4:	bl	402fb0 <ferror@plt+0x1a10>
  4096b8:	ldr	x8, [x24, #24]
  4096bc:	mov	x23, x0
  4096c0:	cbz	x8, 40977c <ferror@plt+0x81dc>
  4096c4:	ldr	x9, [x24, #8]
  4096c8:	sub	x0, x8, x9
  4096cc:	ldr	x8, [x25, #24]
  4096d0:	cbz	x8, 409788 <ferror@plt+0x81e8>
  4096d4:	ldr	x9, [x25, #8]
  4096d8:	sub	x1, x8, x9
  4096dc:	b	40978c <ferror@plt+0x81ec>
  4096e0:	mov	w25, wzr
  4096e4:	stp	xzr, x26, [x28, #8]
  4096e8:	str	xzr, [x28, #24]
  4096ec:	strb	wzr, [x28, #40]
  4096f0:	b	40a6d8 <ferror@plt+0x9138>
  4096f4:	mov	x1, xzr
  4096f8:	cbnz	x26, 40967c <ferror@plt+0x80dc>
  4096fc:	cmp	x9, #0x1
  409700:	b.ne	40967c <ferror@plt+0x80dc>  // b.any
  409704:	adrp	x9, 42e000 <ferror@plt+0x2ca60>
  409708:	ldr	x10, [x25]
  40970c:	ldr	x9, [x9, #584]
  409710:	ldrsw	x11, [x10]
  409714:	ldr	w12, [x9, #1128]
  409718:	ldr	w10, [x9, #1132]
  40971c:	cmp	w12, w10
  409720:	b.ne	409984 <ferror@plt+0x83e4>  // b.any
  409724:	ldr	x12, [x24]
  409728:	ldr	x20, [x28]
  40972c:	mov	w13, #0xca00                	// #51712
  409730:	mov	x15, xzr
  409734:	movk	w13, #0x3b9a, lsl #16
  409738:	sub	x14, x8, #0x1
  40973c:	lsl	x10, x14, #2
  409740:	ldrsw	x16, [x12, x10]
  409744:	sub	x14, x14, #0x1
  409748:	cmp	x14, x8
  40974c:	madd	x15, x15, x13, x16
  409750:	udiv	x16, x15, x11
  409754:	str	w16, [x20, x10]
  409758:	ldr	w17, [x9, #1128]
  40975c:	ldr	w10, [x9, #1132]
  409760:	b.cs	409770 <ferror@plt+0x81d0>  // b.hs, b.nlast
  409764:	cmp	w17, w10
  409768:	msub	x15, x16, x11, x15
  40976c:	b.eq	40973c <ferror@plt+0x819c>  // b.none
  409770:	mov	x11, x28
  409774:	str	x8, [x11, #24]!
  409778:	b	409990 <ferror@plt+0x83f0>
  40977c:	mov	x0, xzr
  409780:	ldr	x8, [x25, #24]
  409784:	cbnz	x8, 4096d4 <ferror@plt+0x8134>
  409788:	mov	x1, xzr
  40978c:	bl	402fb0 <ferror@plt+0x1a10>
  409790:	mov	x1, x23
  409794:	bl	402fb0 <ferror@plt+0x1a10>
  409798:	cmp	x0, #0x2
  40979c:	mov	w8, #0x2                   	// #2
  4097a0:	csel	x19, x0, x8, hi  // hi = pmore
  4097a4:	lsl	x0, x19, #2
  4097a8:	bl	402fe0 <ferror@plt+0x1a40>
  4097ac:	sub	x8, x29, #0x38
  4097b0:	cmp	x8, x24
  4097b4:	stp	xzr, x19, [x29, #-32]
  4097b8:	sturb	wzr, [x29, #-16]
  4097bc:	stp	x0, xzr, [x29, #-56]
  4097c0:	stur	xzr, [x29, #-40]
  4097c4:	b.eq	409814 <ferror@plt+0x8274>  // b.none
  4097c8:	ldr	x8, [x24, #24]
  4097cc:	mov	w9, #0x2                   	// #2
  4097d0:	cmp	x8, #0x2
  4097d4:	csel	x20, x8, x9, hi  // hi = pmore
  4097d8:	cmp	x20, x19
  4097dc:	b.ls	4097f4 <ferror@plt+0x8254>  // b.plast
  4097e0:	lsl	x1, x20, #2
  4097e4:	bl	403000 <ferror@plt+0x1a60>
  4097e8:	stur	x0, [x29, #-56]
  4097ec:	stur	x20, [x29, #-24]
  4097f0:	ldr	x8, [x24, #24]
  4097f4:	stur	x8, [x29, #-32]
  4097f8:	ldrb	w9, [x24, #40]
  4097fc:	lsl	x2, x8, #2
  409800:	sturb	w9, [x29, #-16]
  409804:	ldur	q0, [x24, #8]
  409808:	stur	q0, [x29, #-48]
  40980c:	ldr	x1, [x24]
  409810:	bl	401250 <memcpy@plt>
  409814:	ldr	x8, [x25, #24]
  409818:	mov	w9, #0x2                   	// #2
  40981c:	cmp	x8, #0x2
  409820:	csel	x20, x8, x9, hi  // hi = pmore
  409824:	lsl	x0, x20, #2
  409828:	bl	402fe0 <ferror@plt+0x1a40>
  40982c:	sub	x19, x29, #0x68
  409830:	cmp	x19, x25
  409834:	stp	xzr, x20, [x29, #-80]
  409838:	sturb	wzr, [x29, #-64]
  40983c:	stp	x0, xzr, [x29, #-104]
  409840:	stur	xzr, [x29, #-88]
  409844:	b.eq	409894 <ferror@plt+0x82f4>  // b.none
  409848:	ldr	x8, [x25, #24]
  40984c:	mov	w9, #0x2                   	// #2
  409850:	cmp	x8, #0x2
  409854:	csel	x21, x8, x9, hi  // hi = pmore
  409858:	cmp	x21, x20
  40985c:	b.ls	409874 <ferror@plt+0x82d4>  // b.plast
  409860:	lsl	x1, x21, #2
  409864:	bl	403000 <ferror@plt+0x1a60>
  409868:	stur	x0, [x29, #-104]
  40986c:	stur	x21, [x29, #-72]
  409870:	ldr	x8, [x25, #24]
  409874:	stur	x8, [x29, #-80]
  409878:	ldrb	w9, [x25, #40]
  40987c:	lsl	x2, x8, #2
  409880:	sturb	w9, [x29, #-64]
  409884:	ldur	q0, [x25, #8]
  409888:	stur	q0, [x29, #-96]
  40988c:	ldr	x1, [x25]
  409890:	bl	401250 <memcpy@plt>
  409894:	str	x24, [sp, #80]
  409898:	ldr	x24, [x25, #24]
  40989c:	ldur	x23, [x29, #-32]
  4098a0:	str	x26, [sp, #144]
  4098a4:	str	x25, [sp, #112]
  4098a8:	cmp	x24, x23
  4098ac:	b.ls	409a98 <ferror@plt+0x84f8>  // b.plast
  4098b0:	mov	w1, #0x2                   	// #2
  4098b4:	mov	x0, x24
  4098b8:	mov	w20, #0x2                   	// #2
  4098bc:	bl	402fb0 <ferror@plt+0x1a10>
  4098c0:	ldur	x8, [x29, #-24]
  4098c4:	cmp	x0, #0x2
  4098c8:	csel	x20, x0, x20, hi  // hi = pmore
  4098cc:	cmp	x20, x8
  4098d0:	b.ls	4098e8 <ferror@plt+0x8348>  // b.plast
  4098d4:	ldur	x0, [x29, #-56]
  4098d8:	lsl	x1, x20, #2
  4098dc:	bl	403000 <ferror@plt+0x1a60>
  4098e0:	stur	x0, [x29, #-56]
  4098e4:	stur	x20, [x29, #-24]
  4098e8:	ldur	x23, [x29, #-32]
  4098ec:	sub	x8, x24, x23
  4098f0:	adds	x21, x8, x8, lsl #3
  4098f4:	b.eq	409a98 <ferror@plt+0x84f8>  // b.none
  4098f8:	ldur	x8, [x29, #-40]
  4098fc:	add	x24, x8, x21
  409900:	cbz	x23, 40997c <ferror@plt+0x83dc>
  409904:	mov	w1, #0x8                   	// #8
  409908:	mov	x0, x24
  40990c:	bl	402fb0 <ferror@plt+0x1a10>
  409910:	mov	x8, #0xe38f                	// #58255
  409914:	movk	x8, #0x8e38, lsl #16
  409918:	ldur	x20, [x29, #-48]
  40991c:	movk	x8, #0x38e3, lsl #32
  409920:	movk	x8, #0xe38e, lsl #48
  409924:	umulh	x8, x0, x8
  409928:	lsr	x8, x8, #3
  40992c:	subs	x25, x8, x20
  409930:	b.eq	409a84 <ferror@plt+0x84e4>  // b.none
  409934:	mov	x0, x23
  409938:	mov	x1, x25
  40993c:	bl	402fb0 <ferror@plt+0x1a10>
  409940:	ldur	x8, [x29, #-24]
  409944:	cmp	x0, #0x2
  409948:	mov	w9, #0x2                   	// #2
  40994c:	csel	x22, x0, x9, hi  // hi = pmore
  409950:	cmp	x22, x8
  409954:	b.ls	409a58 <ferror@plt+0x84b8>  // b.plast
  409958:	ldur	x0, [x29, #-56]
  40995c:	lsl	x1, x22, #2
  409960:	bl	403000 <ferror@plt+0x1a60>
  409964:	ldp	x20, x8, [x29, #-48]
  409968:	mov	x26, x0
  40996c:	stur	x0, [x29, #-56]
  409970:	stur	x22, [x29, #-24]
  409974:	add	x24, x8, x21
  409978:	b	409a5c <ferror@plt+0x84bc>
  40997c:	stur	x24, [x29, #-40]
  409980:	b	409a98 <ferror@plt+0x84f8>
  409984:	mov	x11, x28
  409988:	str	x8, [x11, #24]!
  40998c:	ldr	x20, [x28]
  409990:	sub	x8, x8, #0x1
  409994:	ldr	w12, [x20, x8, lsl #2]
  409998:	cbnz	w12, 4099c0 <ferror@plt+0x8420>
  40999c:	str	x8, [x11]
  4099a0:	sub	x8, x8, #0x1
  4099a4:	cmn	x8, #0x1
  4099a8:	b.ne	409994 <ferror@plt+0x83f4>  // b.any
  4099ac:	mov	x22, xzr
  4099b0:	mov	x23, xzr
  4099b4:	strb	wzr, [x28, #40]
  4099b8:	str	xzr, [x28, #8]
  4099bc:	b	4099d8 <ferror@plt+0x8438>
  4099c0:	ldr	x23, [x28, #8]
  4099c4:	add	x22, x8, #0x1
  4099c8:	cmp	x22, x23
  4099cc:	b.cs	4099d8 <ferror@plt+0x8438>  // b.hs, b.nlast
  4099d0:	mov	x22, x23
  4099d4:	str	x23, [x11]
  4099d8:	ldr	w8, [x9, #1128]
  4099dc:	ldrb	w19, [x24, #40]
  4099e0:	ldr	x9, [x28, #16]
  4099e4:	ldrb	w21, [x25, #40]
  4099e8:	cmp	w8, w10
  4099ec:	cset	w8, ne  // ne = any
  4099f0:	lsl	w25, w8, #3
  4099f4:	cbz	x9, 40a648 <ferror@plt+0x90a8>
  4099f8:	cbz	x23, 40a5e8 <ferror@plt+0x9048>
  4099fc:	mov	w1, #0x8                   	// #8
  409a00:	mov	x0, xzr
  409a04:	bl	402fb0 <ferror@plt+0x1a10>
  409a08:	mov	x8, #0xe38f                	// #58255
  409a0c:	movk	x8, #0x8e38, lsl #16
  409a10:	movk	x8, #0x38e3, lsl #32
  409a14:	movk	x8, #0xe38e, lsl #48
  409a18:	umulh	x8, x0, x8
  409a1c:	sub	x8, x23, x8, lsr #3
  409a20:	b	40a5ec <ferror@plt+0x904c>
  409a24:	b.eq	40a940 <ferror@plt+0x93a0>  // b.none
  409a28:	ldr	x20, [x28, #8]
  409a2c:	cbz	x20, 40a7c0 <ferror@plt+0x9220>
  409a30:	mov	w1, #0x8                   	// #8
  409a34:	mov	x0, x26
  409a38:	bl	402fb0 <ferror@plt+0x1a10>
  409a3c:	mov	x8, #0xe38f                	// #58255
  409a40:	movk	x8, #0x8e38, lsl #16
  409a44:	movk	x8, #0x38e3, lsl #32
  409a48:	movk	x8, #0xe38e, lsl #48
  409a4c:	umulh	x8, x0, x8
  409a50:	sub	x8, x20, x8, lsr #3
  409a54:	b	40a7c4 <ferror@plt+0x9224>
  409a58:	ldur	x26, [x29, #-56]
  409a5c:	ldur	x23, [x29, #-32]
  409a60:	lsl	x27, x25, #2
  409a64:	add	x0, x26, x27
  409a68:	mov	x1, x26
  409a6c:	lsl	x2, x23, #2
  409a70:	bl	401260 <memmove@plt>
  409a74:	mov	x0, x26
  409a78:	mov	w1, wzr
  409a7c:	mov	x2, x27
  409a80:	bl	401360 <memset@plt>
  409a84:	add	x8, x20, x25
  409a88:	add	x23, x23, x25
  409a8c:	ldr	x25, [sp, #112]
  409a90:	stp	x8, x24, [x29, #-48]
  409a94:	stur	x23, [x29, #-32]
  409a98:	ldur	x20, [x29, #-48]
  409a9c:	add	x8, x20, x20, lsl #3
  409aa0:	stur	x8, [x29, #-40]
  409aa4:	ldr	x26, [x25, #16]
  409aa8:	cbz	x26, 409b78 <ferror@plt+0x85d8>
  409aac:	add	x24, x26, x8
  409ab0:	cbz	x23, 409b28 <ferror@plt+0x8588>
  409ab4:	mov	w1, #0x8                   	// #8
  409ab8:	mov	x0, x24
  409abc:	bl	402fb0 <ferror@plt+0x1a10>
  409ac0:	mov	x8, #0xe38f                	// #58255
  409ac4:	movk	x8, #0x8e38, lsl #16
  409ac8:	movk	x8, #0x38e3, lsl #32
  409acc:	movk	x8, #0xe38e, lsl #48
  409ad0:	umulh	x8, x0, x8
  409ad4:	lsr	x8, x8, #3
  409ad8:	subs	x25, x8, x20
  409adc:	b.eq	409b60 <ferror@plt+0x85c0>  // b.none
  409ae0:	mov	x0, x23
  409ae4:	mov	x1, x25
  409ae8:	bl	402fb0 <ferror@plt+0x1a10>
  409aec:	ldur	x8, [x29, #-24]
  409af0:	cmp	x0, #0x2
  409af4:	mov	w9, #0x2                   	// #2
  409af8:	csel	x20, x0, x9, hi  // hi = pmore
  409afc:	cmp	x20, x8
  409b00:	b.ls	409b30 <ferror@plt+0x8590>  // b.plast
  409b04:	ldur	x0, [x29, #-56]
  409b08:	lsl	x1, x20, #2
  409b0c:	bl	403000 <ferror@plt+0x1a60>
  409b10:	ldur	x8, [x29, #-40]
  409b14:	mov	x27, x0
  409b18:	stur	x0, [x29, #-56]
  409b1c:	stur	x20, [x29, #-24]
  409b20:	add	x24, x8, x26
  409b24:	b	409b34 <ferror@plt+0x8594>
  409b28:	stur	x24, [x29, #-40]
  409b2c:	b	409b78 <ferror@plt+0x85d8>
  409b30:	ldur	x27, [x29, #-56]
  409b34:	ldur	x23, [x29, #-32]
  409b38:	lsl	x26, x25, #2
  409b3c:	add	x0, x27, x26
  409b40:	mov	x1, x27
  409b44:	lsl	x2, x23, #2
  409b48:	bl	401260 <memmove@plt>
  409b4c:	mov	x0, x27
  409b50:	mov	w1, wzr
  409b54:	mov	x2, x26
  409b58:	bl	401360 <memset@plt>
  409b5c:	ldur	x20, [x29, #-48]
  409b60:	add	x8, x20, x25
  409b64:	add	x9, x23, x25
  409b68:	ldr	x25, [sp, #112]
  409b6c:	stp	x8, x24, [x29, #-48]
  409b70:	stur	x9, [x29, #-32]
  409b74:	ldr	x26, [x25, #16]
  409b78:	mov	w1, #0x8                   	// #8
  409b7c:	mov	x0, x26
  409b80:	bl	402fb0 <ferror@plt+0x1a10>
  409b84:	mov	x9, #0xe38f                	// #58255
  409b88:	ldur	x8, [x29, #-48]
  409b8c:	movk	x9, #0x8e38, lsl #16
  409b90:	movk	x9, #0x38e3, lsl #32
  409b94:	movk	x9, #0xe38e, lsl #48
  409b98:	ldr	x22, [sp, #144]
  409b9c:	ldur	x23, [x29, #-32]
  409ba0:	umulh	x9, x0, x9
  409ba4:	sub	x20, x8, x9, lsr #3
  409ba8:	add	x8, x20, x20, lsl #3
  409bac:	cmp	x8, x22
  409bb0:	stp	x20, x8, [x29, #-48]
  409bb4:	b.cs	409c8c <ferror@plt+0x86ec>  // b.hs, b.nlast
  409bb8:	add	x24, x8, x22
  409bbc:	cbz	x23, 409c38 <ferror@plt+0x8698>
  409bc0:	mov	w1, #0x8                   	// #8
  409bc4:	mov	x0, x24
  409bc8:	bl	402fb0 <ferror@plt+0x1a10>
  409bcc:	mov	x8, #0xe38f                	// #58255
  409bd0:	movk	x8, #0x8e38, lsl #16
  409bd4:	movk	x8, #0x38e3, lsl #32
  409bd8:	movk	x8, #0xe38e, lsl #48
  409bdc:	umulh	x8, x0, x8
  409be0:	lsr	x8, x8, #3
  409be4:	subs	x25, x8, x20
  409be8:	b.eq	409c70 <ferror@plt+0x86d0>  // b.none
  409bec:	mov	x0, x23
  409bf0:	mov	x1, x25
  409bf4:	bl	402fb0 <ferror@plt+0x1a10>
  409bf8:	ldur	x8, [x29, #-24]
  409bfc:	cmp	x0, #0x2
  409c00:	mov	w9, #0x2                   	// #2
  409c04:	csel	x20, x0, x9, hi  // hi = pmore
  409c08:	cmp	x20, x8
  409c0c:	b.ls	409c40 <ferror@plt+0x86a0>  // b.plast
  409c10:	ldur	x0, [x29, #-56]
  409c14:	lsl	x1, x20, #2
  409c18:	bl	403000 <ferror@plt+0x1a60>
  409c1c:	ldur	x8, [x29, #-40]
  409c20:	ldr	x9, [sp, #144]
  409c24:	mov	x26, x0
  409c28:	stur	x0, [x29, #-56]
  409c2c:	stur	x20, [x29, #-24]
  409c30:	add	x24, x8, x9
  409c34:	b	409c44 <ferror@plt+0x86a4>
  409c38:	stur	x24, [x29, #-40]
  409c3c:	b	409c88 <ferror@plt+0x86e8>
  409c40:	ldur	x26, [x29, #-56]
  409c44:	ldur	x23, [x29, #-32]
  409c48:	lsl	x27, x25, #2
  409c4c:	add	x0, x26, x27
  409c50:	mov	x1, x26
  409c54:	lsl	x2, x23, #2
  409c58:	bl	401260 <memmove@plt>
  409c5c:	mov	x0, x26
  409c60:	mov	w1, wzr
  409c64:	mov	x2, x27
  409c68:	bl	401360 <memset@plt>
  409c6c:	ldur	x20, [x29, #-48]
  409c70:	add	x8, x20, x25
  409c74:	add	x23, x23, x25
  409c78:	ldr	x25, [sp, #112]
  409c7c:	stp	x8, x24, [x29, #-48]
  409c80:	add	x8, x8, x8, lsl #3
  409c84:	stur	x23, [x29, #-32]
  409c88:	stur	x8, [x29, #-40]
  409c8c:	ldur	x8, [x29, #-24]
  409c90:	cmp	x8, x23
  409c94:	b.ne	409cd0 <ferror@plt+0x8730>  // b.any
  409c98:	mov	w1, #0x1                   	// #1
  409c9c:	mov	x0, x23
  409ca0:	bl	402fb0 <ferror@plt+0x1a10>
  409ca4:	ldur	x8, [x29, #-24]
  409ca8:	cmp	x0, #0x2
  409cac:	mov	w9, #0x2                   	// #2
  409cb0:	csel	x20, x0, x9, hi  // hi = pmore
  409cb4:	cmp	x20, x8
  409cb8:	b.ls	409cd0 <ferror@plt+0x8730>  // b.plast
  409cbc:	ldur	x0, [x29, #-56]
  409cc0:	lsl	x1, x20, #2
  409cc4:	bl	403000 <ferror@plt+0x1a60>
  409cc8:	stur	x0, [x29, #-56]
  409ccc:	stur	x20, [x29, #-24]
  409cd0:	ldur	x10, [x29, #-32]
  409cd4:	ldur	x8, [x29, #-56]
  409cd8:	add	x9, x10, #0x1
  409cdc:	stur	x9, [x29, #-32]
  409ce0:	str	wzr, [x8, x10, lsl #2]
  409ce4:	ldur	x21, [x29, #-48]
  409ce8:	cmp	x21, x9
  409cec:	b.ne	409d10 <ferror@plt+0x8770>  // b.any
  409cf0:	mov	x11, x10
  409cf4:	cmp	x10, x9
  409cf8:	b.cs	409d08 <ferror@plt+0x8768>  // b.hs, b.nlast
  409cfc:	ldr	w12, [x8, x11, lsl #2]
  409d00:	sub	x10, x11, #0x1
  409d04:	cbz	w12, 409cf0 <ferror@plt+0x8750>
  409d08:	add	x8, x11, #0x1
  409d0c:	stur	x8, [x29, #-32]
  409d10:	ldur	x9, [x29, #-96]
  409d14:	ldur	x27, [x29, #-80]
  409d18:	add	x8, x19, #0x8
  409d1c:	cmp	x9, x27
  409d20:	b.ne	409d4c <ferror@plt+0x87ac>  // b.any
  409d24:	ldur	x10, [x29, #-104]
  409d28:	mov	x11, x9
  409d2c:	sub	x10, x10, #0x4
  409d30:	mov	x27, x11
  409d34:	sub	x11, x11, #0x1
  409d38:	cmp	x11, x9
  409d3c:	b.cs	409d48 <ferror@plt+0x87a8>  // b.hs, b.nlast
  409d40:	ldr	w12, [x10, x27, lsl #2]
  409d44:	cbz	w12, 409d30 <ferror@plt+0x8790>
  409d48:	stur	x27, [x29, #-80]
  409d4c:	ldur	x23, [x29, #-32]
  409d50:	ldr	x19, [x28, #32]
  409d54:	ldr	x26, [x28]
  409d58:	stp	xzr, xzr, [x8]
  409d5c:	mov	w8, #0x2                   	// #2
  409d60:	cmp	x23, #0x2
  409d64:	csel	x20, x23, x8, hi  // hi = pmore
  409d68:	cmp	x20, x19
  409d6c:	sub	x8, x23, x27
  409d70:	str	x8, [sp, #120]
  409d74:	b.ls	409d9c <ferror@plt+0x87fc>  // b.plast
  409d78:	lsl	x24, x20, #2
  409d7c:	mov	x0, x26
  409d80:	mov	x1, x24
  409d84:	bl	403000 <ferror@plt+0x1a60>
  409d88:	mov	x26, x0
  409d8c:	mov	x19, x20
  409d90:	str	x0, [x28]
  409d94:	str	x20, [x28, #32]
  409d98:	b	409da0 <ferror@plt+0x8800>
  409d9c:	lsl	x24, x19, #2
  409da0:	mov	x0, x26
  409da4:	mov	w1, wzr
  409da8:	mov	x2, x24
  409dac:	bl	401360 <memset@plt>
  409db0:	ldur	x8, [x29, #-40]
  409db4:	ldur	x20, [x29, #-104]
  409db8:	str	x21, [x28, #8]
  409dbc:	cmp	x27, #0x2
  409dc0:	stp	x8, x23, [x28, #16]
  409dc4:	sub	x8, x27, #0x1
  409dc8:	ldrsw	x22, [x20, x8, lsl #2]
  409dcc:	b.cc	409efc <ferror@plt+0x895c>  // b.lo, b.ul, b.last
  409dd0:	cbz	x8, 409e08 <ferror@plt+0x8868>
  409dd4:	mov	x9, x27
  409dd8:	add	x10, x20, x9, lsl #2
  409ddc:	ldur	w10, [x10, #-8]
  409de0:	sub	x11, x9, #0x3
  409de4:	cmp	x11, x8
  409de8:	b.cs	409df4 <ferror@plt+0x8854>  // b.hs, b.nlast
  409dec:	sub	x9, x9, #0x1
  409df0:	cbz	w10, 409dd8 <ferror@plt+0x8838>
  409df4:	cbz	w10, 409efc <ferror@plt+0x895c>
  409df8:	cmp	w22, #0x10, lsl #12
  409dfc:	b.ls	409e14 <ferror@plt+0x8874>  // b.plast
  409e00:	mov	w12, #0x1                   	// #1
  409e04:	b	409f00 <ferror@plt+0x8960>
  409e08:	mov	w12, wzr
  409e0c:	mov	w27, #0x1                   	// #1
  409e10:	b	409f00 <ferror@plt+0x8960>
  409e14:	mov	x8, xzr
  409e18:	cbz	w22, 409e38 <ferror@plt+0x8898>
  409e1c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  409e20:	movk	x9, #0xcccd
  409e24:	umulh	x10, x22, x9
  409e28:	cmp	x22, #0x9
  409e2c:	lsr	x22, x10, #3
  409e30:	add	x8, x8, #0x1
  409e34:	b.hi	409e24 <ferror@plt+0x8884>  // b.pmore
  409e38:	mov	w9, #0x9                   	// #9
  409e3c:	sub	x20, x9, x8
  409e40:	sub	x0, x29, #0x38
  409e44:	mov	x1, x20
  409e48:	bl	40c660 <ferror@plt+0xb0c0>
  409e4c:	mov	w25, w0
  409e50:	cbnz	w0, 40a6c8 <ferror@plt+0x9128>
  409e54:	sub	x0, x29, #0x68
  409e58:	mov	x1, x20
  409e5c:	bl	40c660 <ferror@plt+0xb0c0>
  409e60:	mov	w25, w0
  409e64:	cbnz	w0, 40a6c8 <ferror@plt+0x9128>
  409e68:	ldur	x27, [x29, #-80]
  409e6c:	ldp	x23, x8, [x29, #-32]
  409e70:	ldr	x25, [sp, #112]
  409e74:	mov	w10, #0x2                   	// #2
  409e78:	cmp	x23, x27
  409e7c:	csel	x9, x23, x27, hi  // hi = pmore
  409e80:	add	x20, x9, #0x1
  409e84:	cmp	x20, #0x2
  409e88:	csinc	x22, x10, x9, ls  // ls = plast
  409e8c:	cmp	x22, x8
  409e90:	b.ls	409ea8 <ferror@plt+0x8908>  // b.plast
  409e94:	ldur	x0, [x29, #-56]
  409e98:	lsl	x1, x22, #2
  409e9c:	bl	403000 <ferror@plt+0x1a60>
  409ea0:	stur	x0, [x29, #-56]
  409ea4:	stur	x22, [x29, #-24]
  409ea8:	cmp	x20, x23
  409eac:	b.ls	409eb8 <ferror@plt+0x8918>  // b.plast
  409eb0:	mov	x23, x20
  409eb4:	stur	x20, [x29, #-32]
  409eb8:	ldur	x20, [x29, #-104]
  409ebc:	subs	x8, x27, #0x1
  409ec0:	sub	x9, x23, x27
  409ec4:	str	x9, [sp, #120]
  409ec8:	ldrsw	x22, [x20, x8, lsl #2]
  409ecc:	b.eq	409efc <ferror@plt+0x895c>  // b.none
  409ed0:	mov	x9, x27
  409ed4:	add	x10, x20, x9, lsl #2
  409ed8:	ldur	w10, [x10, #-8]
  409edc:	sub	x11, x9, #0x3
  409ee0:	cmp	w10, #0x0
  409ee4:	cset	w12, ne  // ne = any
  409ee8:	cmp	x11, x8
  409eec:	b.cs	409f00 <ferror@plt+0x8960>  // b.hs, b.nlast
  409ef0:	sub	x9, x9, #0x1
  409ef4:	cbz	w10, 409ed4 <ferror@plt+0x8934>
  409ef8:	b	409f00 <ferror@plt+0x8960>
  409efc:	mov	w12, wzr
  409f00:	cmp	x23, #0x2
  409f04:	mov	w8, #0x2                   	// #2
  409f08:	str	x23, [sp, #128]
  409f0c:	csel	x23, x23, x8, hi  // hi = pmore
  409f10:	cmp	x23, x19
  409f14:	stur	x12, [x29, #-128]
  409f18:	b.ls	409f38 <ferror@plt+0x8998>  // b.plast
  409f1c:	lsl	x24, x23, #2
  409f20:	mov	x0, x26
  409f24:	mov	x1, x24
  409f28:	bl	403000 <ferror@plt+0x1a60>
  409f2c:	mov	x26, x0
  409f30:	str	x0, [x28]
  409f34:	str	x23, [x28, #32]
  409f38:	mov	x0, x26
  409f3c:	mov	w1, wzr
  409f40:	mov	x2, x24
  409f44:	bl	401360 <memset@plt>
  409f48:	ldr	x0, [sp, #144]
  409f4c:	mov	w1, #0x8                   	// #8
  409f50:	bl	402fb0 <ferror@plt+0x1a10>
  409f54:	mov	x8, #0xe38f                	// #58255
  409f58:	movk	x8, #0x8e38, lsl #16
  409f5c:	add	x9, x27, #0x1
  409f60:	movk	x8, #0x38e3, lsl #32
  409f64:	mov	w10, #0x2                   	// #2
  409f68:	cmp	x9, #0x2
  409f6c:	movk	x8, #0xe38e, lsl #48
  409f70:	csinc	x24, x10, x27, ls  // ls = plast
  409f74:	umulh	x8, x0, x8
  409f78:	lsl	x0, x24, #2
  409f7c:	sub	x23, x21, x8, lsr #3
  409f80:	bl	402fe0 <ferror@plt+0x1a40>
  409f84:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  409f88:	ldr	x12, [x8, #584]
  409f8c:	ldr	w10, [x12, #1128]
  409f90:	ldp	x1, x18, [sp, #120]
  409f94:	ldr	w11, [x12, #1132]
  409f98:	sub	x13, x1, #0x1
  409f9c:	cmp	x13, x23
  409fa0:	b.cc	40a4f0 <ferror@plt+0x8f50>  // b.lo, b.ul, b.last
  409fa4:	cbz	x1, 40a4f0 <ferror@plt+0x8f50>
  409fa8:	cmp	w10, w11
  409fac:	b.ne	40a4f0 <ferror@plt+0x8f50>  // b.any
  409fb0:	ldur	x14, [x29, #-56]
  409fb4:	ldur	x2, [x29, #-128]
  409fb8:	lsl	x9, x27, #2
  409fbc:	add	x8, x27, x1
  409fc0:	sub	x9, x9, #0x4
  409fc4:	mov	w21, #0xca00                	// #51712
  409fc8:	stp	x9, x14, [sp, #64]
  409fcc:	add	x9, x20, x9
  409fd0:	add	x8, x14, x8, lsl #2
  409fd4:	mov	x17, x26
  409fd8:	stp	x28, x9, [sp, #16]
  409fdc:	mov	x26, xzr
  409fe0:	add	x3, x22, x2
  409fe4:	add	x11, x12, #0x468
  409fe8:	movk	w21, #0x3b9a, lsl #16
  409fec:	sub	x4, x27, #0x1
  409ff0:	add	x28, x14, x13, lsl #2
  409ff4:	add	x9, x14, x1, lsl #2
  409ff8:	sub	x5, x8, #0x8
  409ffc:	sub	x6, x8, #0x4
  40a000:	mov	x8, x12
  40a004:	mov	x25, x0
  40a008:	stur	x9, [x29, #-112]
  40a00c:	str	x12, [sp, #8]
  40a010:	stur	x3, [x29, #-144]
  40a014:	str	x4, [sp, #152]
  40a018:	stp	x23, x17, [sp, #32]
  40a01c:	str	x0, [sp, #56]
  40a020:	cbz	x18, 40a688 <ferror@plt+0x90e8>
  40a024:	ldr	x9, [sp, #72]
  40a028:	stp	x5, x13, [sp, #96]
  40a02c:	cmp	x27, x27
  40a030:	str	x6, [sp, #88]
  40a034:	add	x19, x9, x13, lsl #2
  40a038:	ldr	w9, [x19, x27, lsl #2]
  40a03c:	b.ls	40a080 <ferror@plt+0x8ae0>  // b.plast
  40a040:	cbz	w9, 40a474 <ferror@plt+0x8ed4>
  40a044:	mov	x14, x6
  40a048:	mov	x15, x27
  40a04c:	ldr	w16, [x11]
  40a050:	mov	x13, x15
  40a054:	cmp	x15, x27
  40a058:	mov	w12, wzr
  40a05c:	b.hi	40a0bc <ferror@plt+0x8b1c>  // b.pmore
  40a060:	cmp	w16, w10
  40a064:	b.ne	40a0bc <ferror@plt+0x8b1c>  // b.any
  40a068:	ldr	w12, [x14], #-4
  40a06c:	ldr	w15, [x20, x13, lsl #2]
  40a070:	sub	w12, w12, w15
  40a074:	sub	x15, x13, #0x1
  40a078:	cbz	w12, 40a04c <ferror@plt+0x8aac>
  40a07c:	b	40a0bc <ferror@plt+0x8b1c>
  40a080:	cbnz	w9, 40a0ec <ferror@plt+0x8b4c>
  40a084:	mov	x14, x5
  40a088:	mov	x15, x4
  40a08c:	ldr	w16, [x11]
  40a090:	mov	x13, x15
  40a094:	cmp	x15, x27
  40a098:	mov	w12, wzr
  40a09c:	b.cs	40a0bc <ferror@plt+0x8b1c>  // b.hs, b.nlast
  40a0a0:	cmp	w16, w10
  40a0a4:	b.ne	40a0bc <ferror@plt+0x8b1c>  // b.any
  40a0a8:	ldr	w12, [x14], #-4
  40a0ac:	ldr	w15, [x20, x13, lsl #2]
  40a0b0:	sub	w12, w12, w15
  40a0b4:	sub	x15, x13, #0x1
  40a0b8:	cbz	w12, 40a08c <ferror@plt+0x8aec>
  40a0bc:	ldr	w11, [x11]
  40a0c0:	cmp	w11, w10
  40a0c4:	b.ne	40a690 <ferror@plt+0x90f0>  // b.any
  40a0c8:	add	x10, x13, #0x1
  40a0cc:	lsr	w11, w12, #31
  40a0d0:	sbfx	x12, x12, #31, #1
  40a0d4:	eor	x10, x10, x12
  40a0d8:	add	x10, x10, x11
  40a0dc:	mov	x11, #0x8000000000000000    	// #-9223372036854775808
  40a0e0:	cmp	x10, x11
  40a0e4:	b.eq	40a690 <ferror@plt+0x90f0>  // b.none
  40a0e8:	tbnz	x10, #63, 40a474 <ferror@plt+0x8ed4>
  40a0ec:	add	x10, x27, #0x1
  40a0f0:	stur	x10, [x29, #-136]
  40a0f4:	cmp	x10, #0x2
  40a0f8:	mov	w10, #0x2                   	// #2
  40a0fc:	csinc	x10, x10, x27, ls  // ls = plast
  40a100:	stur	x10, [x29, #-120]
  40a104:	lsl	x10, x10, #2
  40a108:	str	x10, [sp, #136]
  40a10c:	ldr	x10, [sp, #64]
  40a110:	ldur	x11, [x29, #-112]
  40a114:	mov	x22, xzr
  40a118:	add	x16, x11, x10
  40a11c:	str	x16, [sp, #48]
  40a120:	ldrsw	x10, [x19, x4, lsl #2]
  40a124:	sxtw	x9, w9
  40a128:	madd	x9, x9, x21, x10
  40a12c:	udiv	x23, x9, x3
  40a130:	cmp	x23, #0x1
  40a134:	b.hi	40a1ec <ferror@plt+0x8c4c>  // b.pmore
  40a138:	ldr	w10, [x8, #1128]
  40a13c:	ldr	w9, [x8, #1132]
  40a140:	cbz	x27, 40a224 <ferror@plt+0x8c84>
  40a144:	cmp	w10, w9
  40a148:	b.ne	40a224 <ferror@plt+0x8c84>  // b.any
  40a14c:	ldur	x14, [x29, #-112]
  40a150:	mov	x12, xzr
  40a154:	mov	w13, wzr
  40a158:	lsl	x11, x12, #2
  40a15c:	ldr	w16, [x20, x11]
  40a160:	ldr	w15, [x28, x11]
  40a164:	add	x12, x12, #0x1
  40a168:	add	w16, w16, w13
  40a16c:	add	w17, w15, w21
  40a170:	cmp	w16, w15
  40a174:	csel	w17, w17, w15, gt
  40a178:	sub	w17, w17, w16
  40a17c:	str	w17, [x28, x11]
  40a180:	ldr	w17, [x8, #1128]
  40a184:	cset	w13, gt
  40a188:	cmp	x12, x27
  40a18c:	mov	x11, x14
  40a190:	b.cs	40a1a0 <ferror@plt+0x8c00>  // b.hs, b.nlast
  40a194:	cmp	w17, w10
  40a198:	add	x14, x11, #0x4
  40a19c:	b.eq	40a158 <ferror@plt+0x8bb8>  // b.none
  40a1a0:	ldr	w12, [x8, #1128]
  40a1a4:	cmp	w16, w15
  40a1a8:	b.le	40a228 <ferror@plt+0x8c88>
  40a1ac:	cmp	w12, w10
  40a1b0:	b.ne	40a228 <ferror@plt+0x8c88>  // b.any
  40a1b4:	mov	w12, #0x1                   	// #1
  40a1b8:	ldr	w14, [x11]
  40a1bc:	add	w13, w14, w21
  40a1c0:	cmp	w14, w12
  40a1c4:	csel	w13, w13, w14, lt  // lt = tstop
  40a1c8:	sub	w13, w13, w12
  40a1cc:	str	w13, [x11], #4
  40a1d0:	ldr	w13, [x8, #1128]
  40a1d4:	cmp	w14, w12
  40a1d8:	cset	w12, lt  // lt = tstop
  40a1dc:	b.ge	40a228 <ferror@plt+0x8c88>  // b.tcont
  40a1e0:	cmp	w13, w10
  40a1e4:	b.eq	40a1b8 <ferror@plt+0x8c18>  // b.none
  40a1e8:	b	40a228 <ferror@plt+0x8c88>
  40a1ec:	ldur	x8, [x29, #-136]
  40a1f0:	cmp	x8, x24
  40a1f4:	b.ls	40a23c <ferror@plt+0x8c9c>  // b.plast
  40a1f8:	ldur	x8, [x29, #-120]
  40a1fc:	cmp	x8, x24
  40a200:	b.ls	40a23c <ferror@plt+0x8c9c>  // b.plast
  40a204:	ldr	x24, [sp, #136]
  40a208:	mov	x0, x25
  40a20c:	mov	x1, x24
  40a210:	bl	403000 <ferror@plt+0x1a60>
  40a214:	mov	x2, x24
  40a218:	ldur	x24, [x29, #-120]
  40a21c:	mov	x25, x0
  40a220:	b	40a240 <ferror@plt+0x8ca0>
  40a224:	ldr	wzr, [x8, #1128]
  40a228:	ldr	w10, [x8, #1128]
  40a22c:	cmp	w10, w9
  40a230:	b.ne	40a6bc <ferror@plt+0x911c>  // b.any
  40a234:	mov	w23, #0x1                   	// #1
  40a238:	b	40a3b8 <ferror@plt+0x8e18>
  40a23c:	lsl	x2, x24, #2
  40a240:	mov	x0, x25
  40a244:	mov	w1, wzr
  40a248:	bl	401360 <memset@plt>
  40a24c:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  40a250:	ldr	x8, [x8, #584]
  40a254:	mov	x9, xzr
  40a258:	ldr	w10, [x8, #1128]
  40a25c:	ldr	w11, [x8, #1132]
  40a260:	cbz	x27, 40a454 <ferror@plt+0x8eb4>
  40a264:	ldur	x2, [x29, #-128]
  40a268:	ldur	x3, [x29, #-144]
  40a26c:	ldr	x4, [sp, #152]
  40a270:	cmp	w10, w11
  40a274:	mov	x10, x9
  40a278:	b.ne	40a2b8 <ferror@plt+0x8d18>  // b.any
  40a27c:	mov	x10, xzr
  40a280:	mov	x9, xzr
  40a284:	lsl	x11, x10, #2
  40a288:	ldrsw	x12, [x20, x11]
  40a28c:	add	x10, x10, #0x1
  40a290:	cmp	x10, x27
  40a294:	madd	x12, x23, x12, x9
  40a298:	udiv	x9, x12, x21
  40a29c:	msub	w12, w9, w21, w12
  40a2a0:	str	w12, [x25, x11]
  40a2a4:	ldr	w12, [x8, #1128]
  40a2a8:	ldr	w11, [x8, #1132]
  40a2ac:	b.cs	40a2b8 <ferror@plt+0x8d18>  // b.hs, b.nlast
  40a2b0:	cmp	w12, w11
  40a2b4:	b.eq	40a284 <ferror@plt+0x8ce4>  // b.none
  40a2b8:	ldr	w12, [x8, #1128]
  40a2bc:	cmp	w12, w11
  40a2c0:	b.ne	40a2d0 <ferror@plt+0x8d30>  // b.any
  40a2c4:	cmp	x9, #0x0
  40a2c8:	cinc	x26, x27, ne  // ne = any
  40a2cc:	str	w9, [x25, x10, lsl #2]
  40a2d0:	cbz	x26, 40a2e8 <ferror@plt+0x8d48>
  40a2d4:	sub	x9, x25, #0x4
  40a2d8:	ldr	w10, [x9, x26, lsl #2]
  40a2dc:	cbnz	w10, 40a2e8 <ferror@plt+0x8d48>
  40a2e0:	sub	x26, x26, #0x1
  40a2e4:	cbnz	x26, 40a2d8 <ferror@plt+0x8d38>
  40a2e8:	ldr	w9, [x8, #1128]
  40a2ec:	ldr	w10, [x8, #1132]
  40a2f0:	cmp	w9, w10
  40a2f4:	b.ne	40a6bc <ferror@plt+0x911c>  // b.any
  40a2f8:	ldr	w10, [x8, #1128]
  40a2fc:	cbz	x26, 40a3a8 <ferror@plt+0x8e08>
  40a300:	cmp	w10, w9
  40a304:	b.ne	40a3a8 <ferror@plt+0x8e08>  // b.any
  40a308:	ldur	x13, [x29, #-112]
  40a30c:	mov	x11, xzr
  40a310:	mov	w12, wzr
  40a314:	lsl	x10, x11, #2
  40a318:	ldr	w15, [x25, x10]
  40a31c:	ldr	w14, [x28, x10]
  40a320:	add	x11, x11, #0x1
  40a324:	add	w15, w15, w12
  40a328:	add	w16, w14, w21
  40a32c:	cmp	w15, w14
  40a330:	csel	w16, w16, w14, gt
  40a334:	sub	w16, w16, w15
  40a338:	str	w16, [x28, x10]
  40a33c:	ldr	w16, [x8, #1128]
  40a340:	cset	w12, gt
  40a344:	cmp	x11, x26
  40a348:	mov	x10, x13
  40a34c:	b.cs	40a35c <ferror@plt+0x8dbc>  // b.hs, b.nlast
  40a350:	cmp	w16, w9
  40a354:	add	x13, x10, #0x4
  40a358:	b.eq	40a314 <ferror@plt+0x8d74>  // b.none
  40a35c:	ldr	w11, [x8, #1128]
  40a360:	cmp	w15, w14
  40a364:	b.le	40a3ac <ferror@plt+0x8e0c>
  40a368:	cmp	w11, w9
  40a36c:	b.ne	40a3ac <ferror@plt+0x8e0c>  // b.any
  40a370:	mov	w11, #0x1                   	// #1
  40a374:	ldr	w13, [x10]
  40a378:	add	w12, w13, w21
  40a37c:	cmp	w13, w11
  40a380:	csel	w12, w12, w13, lt  // lt = tstop
  40a384:	sub	w12, w12, w11
  40a388:	str	w12, [x10], #4
  40a38c:	ldr	w12, [x8, #1128]
  40a390:	cmp	w13, w11
  40a394:	cset	w11, lt  // lt = tstop
  40a398:	b.ge	40a3ac <ferror@plt+0x8e0c>  // b.tcont
  40a39c:	cmp	w12, w9
  40a3a0:	b.eq	40a374 <ferror@plt+0x8dd4>  // b.none
  40a3a4:	b	40a3ac <ferror@plt+0x8e0c>
  40a3a8:	ldr	wzr, [x8, #1128]
  40a3ac:	ldr	w10, [x8, #1128]
  40a3b0:	cmp	w10, w9
  40a3b4:	b.ne	40a6bc <ferror@plt+0x911c>  // b.any
  40a3b8:	add	x22, x23, x22
  40a3bc:	tbz	w2, #0, 40a47c <ferror@plt+0x8edc>
  40a3c0:	ldr	w9, [x19, x27, lsl #2]
  40a3c4:	cbnz	w9, 40a120 <ferror@plt+0x8b80>
  40a3c8:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  40a3cc:	ldr	x8, [x8, #584]
  40a3d0:	ldr	x15, [sp, #24]
  40a3d4:	ldr	x16, [sp, #48]
  40a3d8:	mov	x13, xzr
  40a3dc:	ldr	w11, [x8, #1132]
  40a3e0:	ldr	w14, [x8, #1128]
  40a3e4:	add	x10, x27, x13
  40a3e8:	sub	x12, x10, #0x1
  40a3ec:	cmp	x12, x27
  40a3f0:	mov	w12, wzr
  40a3f4:	b.cs	40a41c <ferror@plt+0x8e7c>  // b.hs, b.nlast
  40a3f8:	cmp	w14, w11
  40a3fc:	b.ne	40a41c <ferror@plt+0x8e7c>  // b.any
  40a400:	lsl	x12, x13, #2
  40a404:	add	x14, x16, x12
  40a408:	ldur	w14, [x14, #-4]
  40a40c:	ldr	w12, [x15, x12]
  40a410:	sub	x13, x13, #0x1
  40a414:	sub	w12, w14, w12
  40a418:	cbz	w12, 40a3e0 <ferror@plt+0x8e40>
  40a41c:	ldr	w13, [x8, #1128]
  40a420:	ldr	x18, [sp, #128]
  40a424:	ldr	x0, [sp, #56]
  40a428:	cmp	w13, w11
  40a42c:	b.ne	40a694 <ferror@plt+0x90f4>  // b.any
  40a430:	lsr	w13, w12, #31
  40a434:	sbfx	x12, x12, #31, #1
  40a438:	eor	x10, x10, x12
  40a43c:	add	x10, x10, x13
  40a440:	mov	x12, #0x8000000000000000    	// #-9223372036854775808
  40a444:	cmp	x10, x12
  40a448:	b.eq	40a694 <ferror@plt+0x90f4>  // b.none
  40a44c:	tbz	x10, #63, 40a120 <ferror@plt+0x8b80>
  40a450:	b	40a4e4 <ferror@plt+0x8f44>
  40a454:	ldur	x2, [x29, #-128]
  40a458:	ldur	x3, [x29, #-144]
  40a45c:	ldr	x4, [sp, #152]
  40a460:	mov	x10, x9
  40a464:	ldr	w12, [x8, #1128]
  40a468:	cmp	w12, w11
  40a46c:	b.eq	40a2c4 <ferror@plt+0x8d24>  // b.none
  40a470:	b	40a2d0 <ferror@plt+0x8d30>
  40a474:	mov	x22, xzr
  40a478:	b	40a494 <ferror@plt+0x8ef4>
  40a47c:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  40a480:	ldr	x8, [x8, #584]
  40a484:	ldr	x17, [sp, #40]
  40a488:	ldp	x1, x18, [sp, #120]
  40a48c:	ldr	x0, [sp, #56]
  40a490:	ldr	x23, [sp, #32]
  40a494:	ldr	x13, [sp, #104]
  40a498:	str	w22, [x17, x13, lsl #2]
  40a49c:	ldr	w10, [x8, #1128]
  40a4a0:	sub	x13, x13, #0x1
  40a4a4:	cmp	x13, x23
  40a4a8:	b.cc	40a690 <ferror@plt+0x90f0>  // b.lo, b.ul, b.last
  40a4ac:	cmp	x13, x1
  40a4b0:	b.cs	40a690 <ferror@plt+0x90f0>  // b.hs, b.nlast
  40a4b4:	ldr	w9, [x8, #1132]
  40a4b8:	ldp	x6, x5, [sp, #88]
  40a4bc:	add	x11, x8, #0x468
  40a4c0:	sub	x28, x28, #0x4
  40a4c4:	cmp	w10, w9
  40a4c8:	ldur	x9, [x29, #-112]
  40a4cc:	sub	x5, x5, #0x4
  40a4d0:	sub	x6, x6, #0x4
  40a4d4:	sub	x9, x9, #0x4
  40a4d8:	stur	x9, [x29, #-112]
  40a4dc:	b.eq	40a020 <ferror@plt+0x8a80>  // b.none
  40a4e0:	b	40a690 <ferror@plt+0x90f0>
  40a4e4:	ldr	x17, [sp, #40]
  40a4e8:	ldr	x1, [sp, #120]
  40a4ec:	b	40a490 <ferror@plt+0x8ef0>
  40a4f0:	ldr	x19, [sp, #80]
  40a4f4:	ldr	x23, [sp, #144]
  40a4f8:	ldr	w8, [x12, #1128]
  40a4fc:	cmp	w8, w11
  40a500:	b.ne	40a6b8 <ferror@plt+0x9118>  // b.any
  40a504:	bl	401480 <free@plt>
  40a508:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  40a50c:	ldr	x8, [x8, #584]
  40a510:	ldr	w9, [x8, #1128]
  40a514:	ldr	w8, [x8, #1132]
  40a518:	cmp	w9, w8
  40a51c:	b.ne	40a6c4 <ferror@plt+0x9124>  // b.any
  40a520:	ldr	x8, [x28, #16]
  40a524:	ldrb	w19, [x19, #40]
  40a528:	ldrb	w24, [x25, #40]
  40a52c:	cmp	x8, x23
  40a530:	b.cs	40a5b4 <ferror@plt+0x9014>  // b.hs, b.nlast
  40a534:	subs	x25, x23, x8
  40a538:	b.eq	40a7b4 <ferror@plt+0x9214>  // b.none
  40a53c:	ldr	x22, [x28, #24]
  40a540:	cbz	x22, 40a70c <ferror@plt+0x916c>
  40a544:	mov	w1, #0x8                   	// #8
  40a548:	mov	x0, x23
  40a54c:	bl	402fb0 <ferror@plt+0x1a10>
  40a550:	mov	x9, #0xe38f                	// #58255
  40a554:	movk	x9, #0x8e38, lsl #16
  40a558:	ldr	x8, [x28, #8]
  40a55c:	movk	x9, #0x38e3, lsl #32
  40a560:	movk	x9, #0xe38e, lsl #48
  40a564:	umulh	x9, x0, x9
  40a568:	lsr	x9, x9, #3
  40a56c:	subs	x21, x9, x8
  40a570:	b.eq	40a890 <ferror@plt+0x92f0>  // b.none
  40a574:	mov	x0, x22
  40a578:	mov	x1, x21
  40a57c:	bl	402fb0 <ferror@plt+0x1a10>
  40a580:	ldr	x8, [x28, #32]
  40a584:	cmp	x0, #0x2
  40a588:	mov	w9, #0x2                   	// #2
  40a58c:	csel	x22, x0, x9, hi  // hi = pmore
  40a590:	cmp	x22, x8
  40a594:	b.ls	40a85c <ferror@plt+0x92bc>  // b.plast
  40a598:	ldr	x0, [x28]
  40a59c:	lsl	x1, x22, #2
  40a5a0:	bl	403000 <ferror@plt+0x1a60>
  40a5a4:	mov	x20, x0
  40a5a8:	str	x0, [x28]
  40a5ac:	str	x22, [x28, #32]
  40a5b0:	b	40a860 <ferror@plt+0x92c0>
  40a5b4:	b.eq	40a7b4 <ferror@plt+0x9214>  // b.none
  40a5b8:	ldr	x20, [x28, #8]
  40a5bc:	cbz	x20, 40a71c <ferror@plt+0x917c>
  40a5c0:	mov	w1, #0x8                   	// #8
  40a5c4:	mov	x0, x23
  40a5c8:	bl	402fb0 <ferror@plt+0x1a10>
  40a5cc:	mov	x8, #0xe38f                	// #58255
  40a5d0:	movk	x8, #0x8e38, lsl #16
  40a5d4:	movk	x8, #0x38e3, lsl #32
  40a5d8:	movk	x8, #0xe38e, lsl #48
  40a5dc:	umulh	x8, x0, x8
  40a5e0:	sub	x8, x20, x8, lsr #3
  40a5e4:	b	40a720 <ferror@plt+0x9180>
  40a5e8:	mov	x8, xzr
  40a5ec:	sub	x23, x23, x8
  40a5f0:	stp	x23, xzr, [x28, #8]
  40a5f4:	cbz	x22, 40a648 <ferror@plt+0x90a8>
  40a5f8:	sub	x22, x22, x8
  40a5fc:	add	x1, x20, x8, lsl #2
  40a600:	lsl	x2, x22, #2
  40a604:	mov	x0, x20
  40a608:	str	x22, [x28, #24]
  40a60c:	bl	401260 <memmove@plt>
  40a610:	cbz	x22, 40a640 <ferror@plt+0x90a0>
  40a614:	adrp	x8, 419000 <ferror@plt+0x17a60>
  40a618:	ldr	x8, [x8, #4056]
  40a61c:	ldr	w9, [x20]
  40a620:	sdiv	w9, w9, w8
  40a624:	mul	w8, w9, w8
  40a628:	str	w8, [x20], #-4
  40a62c:	ldr	w8, [x20, x22, lsl #2]
  40a630:	cbnz	w8, 40a6fc <ferror@plt+0x915c>
  40a634:	sub	x22, x22, #0x1
  40a638:	str	x22, [x28, #24]
  40a63c:	cbnz	x22, 40a62c <ferror@plt+0x908c>
  40a640:	strb	wzr, [x28, #40]
  40a644:	str	xzr, [x28, #8]
  40a648:	ldr	x8, [x28, #24]
  40a64c:	cbz	x8, 40a968 <ferror@plt+0x93c8>
  40a650:	ldr	x9, [x28]
  40a654:	sub	x9, x9, #0x4
  40a658:	ldr	w10, [x9, x8, lsl #2]
  40a65c:	cbnz	w10, 40a670 <ferror@plt+0x90d0>
  40a660:	sub	x8, x8, #0x1
  40a664:	str	x8, [x28, #24]
  40a668:	cbnz	x8, 40a658 <ferror@plt+0x90b8>
  40a66c:	b	40a968 <ferror@plt+0x93c8>
  40a670:	ldr	x9, [x28, #8]
  40a674:	cmp	x8, x9
  40a678:	b.cs	40a680 <ferror@plt+0x90e0>  // b.hs, b.nlast
  40a67c:	str	x9, [x28, #24]
  40a680:	cmp	w21, #0x0
  40a684:	b	40a98c <ferror@plt+0x93ec>
  40a688:	ldr	x8, [sp, #8]
  40a68c:	mov	x25, x0
  40a690:	ldr	w11, [x8, #1132]
  40a694:	mov	x0, x25
  40a698:	ldr	x28, [sp, #16]
  40a69c:	ldr	x23, [sp, #144]
  40a6a0:	ldr	x25, [sp, #112]
  40a6a4:	ldr	x19, [sp, #80]
  40a6a8:	mov	x12, x8
  40a6ac:	ldr	w8, [x12, #1128]
  40a6b0:	cmp	w8, w11
  40a6b4:	b.eq	40a504 <ferror@plt+0x8f64>  // b.none
  40a6b8:	mov	x25, x0
  40a6bc:	mov	x0, x25
  40a6c0:	bl	401480 <free@plt>
  40a6c4:	mov	w25, #0x8                   	// #8
  40a6c8:	ldur	x0, [x29, #-104]
  40a6cc:	bl	401480 <free@plt>
  40a6d0:	ldur	x0, [x29, #-56]
  40a6d4:	bl	401480 <free@plt>
  40a6d8:	mov	w0, w25
  40a6dc:	ldp	x20, x19, [sp, #384]
  40a6e0:	ldp	x22, x21, [sp, #368]
  40a6e4:	ldp	x24, x23, [sp, #352]
  40a6e8:	ldp	x26, x25, [sp, #336]
  40a6ec:	ldp	x28, x27, [sp, #320]
  40a6f0:	ldp	x29, x30, [sp, #304]
  40a6f4:	add	sp, sp, #0x190
  40a6f8:	ret
  40a6fc:	cmp	x22, x23
  40a700:	b.cs	40a648 <ferror@plt+0x90a8>  // b.hs, b.nlast
  40a704:	str	x23, [x28, #24]
  40a708:	b	40a648 <ferror@plt+0x90a8>
  40a70c:	str	x23, [x28, #16]
  40a710:	b	40a8c0 <ferror@plt+0x9320>
  40a714:	str	x26, [x28, #16]
  40a718:	b	40a940 <ferror@plt+0x93a0>
  40a71c:	mov	x8, xzr
  40a720:	ldr	x9, [x28, #24]
  40a724:	sub	x20, x20, x8
  40a728:	stp	x20, x23, [x28, #8]
  40a72c:	cbz	x9, 40a8c0 <ferror@plt+0x9320>
  40a730:	mov	x10, #0xe38f                	// #58255
  40a734:	movk	x10, #0x8e38, lsl #16
  40a738:	movk	x10, #0x38e3, lsl #32
  40a73c:	movk	x10, #0xe38e, lsl #48
  40a740:	sub	x22, x9, x8
  40a744:	ldr	x21, [x28]
  40a748:	umulh	x9, x23, x10
  40a74c:	lsr	x9, x9, #3
  40a750:	add	x9, x9, x9, lsl #3
  40a754:	mov	w11, #0x9                   	// #9
  40a758:	subs	x9, x23, x9
  40a75c:	add	x1, x21, x8, lsl #2
  40a760:	sub	x8, x11, x9
  40a764:	lsl	x2, x22, #2
  40a768:	mov	x0, x21
  40a76c:	str	x22, [x28, #24]
  40a770:	csel	x23, xzr, x8, eq  // eq = none
  40a774:	bl	401260 <memmove@plt>
  40a778:	cbz	x22, 40a7ac <ferror@plt+0x920c>
  40a77c:	adrp	x8, 419000 <ferror@plt+0x17a60>
  40a780:	add	x8, x8, #0xfd8
  40a784:	ldr	x8, [x8, x23, lsl #3]
  40a788:	ldr	w9, [x21]
  40a78c:	sdiv	w9, w9, w8
  40a790:	mul	w8, w9, w8
  40a794:	str	w8, [x21], #-4
  40a798:	ldr	w8, [x21, x22, lsl #2]
  40a79c:	cbnz	w8, 40a9a4 <ferror@plt+0x9404>
  40a7a0:	sub	x22, x22, #0x1
  40a7a4:	str	x22, [x28, #24]
  40a7a8:	cbnz	x22, 40a798 <ferror@plt+0x91f8>
  40a7ac:	strb	wzr, [x28, #40]
  40a7b0:	str	xzr, [x28, #8]
  40a7b4:	ldr	x20, [x28, #24]
  40a7b8:	cbnz	x20, 40a8a4 <ferror@plt+0x9304>
  40a7bc:	b	40a8c0 <ferror@plt+0x9320>
  40a7c0:	mov	x8, xzr
  40a7c4:	ldr	x9, [x28, #24]
  40a7c8:	sub	x20, x20, x8
  40a7cc:	stp	x20, x26, [x28, #8]
  40a7d0:	cbz	x9, 40a940 <ferror@plt+0x93a0>
  40a7d4:	mov	x10, #0xe38f                	// #58255
  40a7d8:	movk	x10, #0x8e38, lsl #16
  40a7dc:	movk	x10, #0x38e3, lsl #32
  40a7e0:	movk	x10, #0xe38e, lsl #48
  40a7e4:	sub	x22, x9, x8
  40a7e8:	ldr	x21, [x28]
  40a7ec:	umulh	x9, x26, x10
  40a7f0:	lsr	x9, x9, #3
  40a7f4:	add	x9, x9, x9, lsl #3
  40a7f8:	mov	w11, #0x9                   	// #9
  40a7fc:	subs	x9, x26, x9
  40a800:	add	x1, x21, x8, lsl #2
  40a804:	sub	x8, x11, x9
  40a808:	lsl	x2, x22, #2
  40a80c:	mov	x0, x21
  40a810:	str	x22, [x28, #24]
  40a814:	csel	x23, xzr, x8, eq  // eq = none
  40a818:	bl	401260 <memmove@plt>
  40a81c:	cbz	x22, 40a850 <ferror@plt+0x92b0>
  40a820:	adrp	x8, 419000 <ferror@plt+0x17a60>
  40a824:	add	x8, x8, #0xfd8
  40a828:	ldr	x8, [x8, x23, lsl #3]
  40a82c:	ldr	w9, [x21]
  40a830:	sdiv	w9, w9, w8
  40a834:	mul	w8, w9, w8
  40a838:	str	w8, [x21], #-4
  40a83c:	ldr	w8, [x21, x22, lsl #2]
  40a840:	cbnz	w8, 40a9b4 <ferror@plt+0x9414>
  40a844:	sub	x22, x22, #0x1
  40a848:	str	x22, [x28, #24]
  40a84c:	cbnz	x22, 40a83c <ferror@plt+0x929c>
  40a850:	strb	wzr, [x28, #40]
  40a854:	str	xzr, [x28, #8]
  40a858:	b	40a940 <ferror@plt+0x93a0>
  40a85c:	ldr	x20, [x28]
  40a860:	ldr	x22, [x28, #24]
  40a864:	lsl	x23, x21, #2
  40a868:	add	x0, x20, x23
  40a86c:	mov	x1, x20
  40a870:	lsl	x2, x22, #2
  40a874:	bl	401260 <memmove@plt>
  40a878:	mov	x0, x20
  40a87c:	mov	w1, wzr
  40a880:	mov	x2, x23
  40a884:	bl	401360 <memset@plt>
  40a888:	ldp	x8, x9, [x28, #8]
  40a88c:	add	x23, x9, x25
  40a890:	add	x8, x8, x21
  40a894:	add	x20, x22, x21
  40a898:	stp	x8, x23, [x28, #8]
  40a89c:	str	x20, [x28, #24]
  40a8a0:	cbz	x20, 40a8c0 <ferror@plt+0x9320>
  40a8a4:	ldr	x8, [x28]
  40a8a8:	sub	x8, x8, #0x4
  40a8ac:	ldr	w9, [x8, x20, lsl #2]
  40a8b0:	cbnz	w9, 40a8d0 <ferror@plt+0x9330>
  40a8b4:	sub	x20, x20, #0x1
  40a8b8:	str	x20, [x28, #24]
  40a8bc:	cbnz	x20, 40a8ac <ferror@plt+0x930c>
  40a8c0:	mov	w25, wzr
  40a8c4:	strb	wzr, [x28, #40]
  40a8c8:	str	xzr, [x28, #8]
  40a8cc:	b	40a6c8 <ferror@plt+0x9128>
  40a8d0:	ldr	x8, [x28, #8]
  40a8d4:	cmp	x20, x8
  40a8d8:	b.cs	40a8e0 <ferror@plt+0x9340>  // b.hs, b.nlast
  40a8dc:	str	x8, [x28, #24]
  40a8e0:	cmp	w24, #0x0
  40a8e4:	cset	w8, ne  // ne = any
  40a8e8:	cmp	w19, #0x0
  40a8ec:	cset	w9, ne  // ne = any
  40a8f0:	mov	w25, wzr
  40a8f4:	eor	w8, w9, w8
  40a8f8:	strb	w8, [x28, #40]
  40a8fc:	b	40a6c8 <ferror@plt+0x9128>
  40a900:	ldr	x20, [x28]
  40a904:	lsl	x23, x22, #2
  40a908:	add	x0, x20, x23
  40a90c:	lsl	x2, x21, #2
  40a910:	mov	x1, x20
  40a914:	bl	401260 <memmove@plt>
  40a918:	mov	x0, x20
  40a91c:	mov	w1, wzr
  40a920:	mov	x2, x23
  40a924:	bl	401360 <memset@plt>
  40a928:	ldr	x8, [x28, #16]
  40a92c:	add	x10, x8, x25
  40a930:	add	x8, x26, x22
  40a934:	add	x9, x21, x22
  40a938:	stp	x8, x10, [x28, #8]
  40a93c:	str	x9, [x28, #24]
  40a940:	ldr	x8, [x28, #24]
  40a944:	cbz	x8, 40a964 <ferror@plt+0x93c4>
  40a948:	ldr	x9, [x28]
  40a94c:	sub	x9, x9, #0x4
  40a950:	ldr	w10, [x9, x8, lsl #2]
  40a954:	cbnz	w10, 40a974 <ferror@plt+0x93d4>
  40a958:	sub	x8, x8, #0x1
  40a95c:	str	x8, [x28, #24]
  40a960:	cbnz	x8, 40a950 <ferror@plt+0x93b0>
  40a964:	mov	w25, wzr
  40a968:	strb	wzr, [x28, #40]
  40a96c:	str	xzr, [x28, #8]
  40a970:	b	40a6d8 <ferror@plt+0x9138>
  40a974:	ldr	x9, [x28, #8]
  40a978:	cmp	x8, x9
  40a97c:	b.cs	40a984 <ferror@plt+0x93e4>  // b.hs, b.nlast
  40a980:	str	x9, [x28, #24]
  40a984:	mov	w25, wzr
  40a988:	cmp	w24, #0x0
  40a98c:	cset	w8, ne  // ne = any
  40a990:	cmp	w19, #0x0
  40a994:	cset	w9, ne  // ne = any
  40a998:	eor	w8, w9, w8
  40a99c:	strb	w8, [x28, #40]
  40a9a0:	b	40a6d8 <ferror@plt+0x9138>
  40a9a4:	cmp	x22, x20
  40a9a8:	b.cs	40a7b4 <ferror@plt+0x9214>  // b.hs, b.nlast
  40a9ac:	str	x20, [x28, #24]
  40a9b0:	b	40a8a4 <ferror@plt+0x9304>
  40a9b4:	cmp	x22, x20
  40a9b8:	b.cs	40a940 <ferror@plt+0x93a0>  // b.hs, b.nlast
  40a9bc:	str	x20, [x28, #24]
  40a9c0:	b	40a940 <ferror@plt+0x93a0>
  40a9c4:	sub	sp, sp, #0xa0
  40a9c8:	stp	x29, x30, [sp, #96]
  40a9cc:	stp	x24, x23, [sp, #112]
  40a9d0:	stp	x22, x21, [sp, #128]
  40a9d4:	stp	x20, x19, [sp, #144]
  40a9d8:	mov	x23, x1
  40a9dc:	mov	x21, x0
  40a9e0:	ldr	x0, [x0, #8]
  40a9e4:	ldr	x1, [x1, #8]
  40a9e8:	add	x29, sp, #0x60
  40a9ec:	mov	x19, x3
  40a9f0:	mov	x20, x2
  40a9f4:	bl	402fb0 <ferror@plt+0x1a10>
  40a9f8:	mov	x22, x0
  40a9fc:	mov	w1, #0x8                   	// #8
  40aa00:	mov	x0, x19
  40aa04:	bl	402fb0 <ferror@plt+0x1a10>
  40aa08:	mov	x8, #0xe38f                	// #58255
  40aa0c:	movk	x8, #0x8e38, lsl #16
  40aa10:	movk	x8, #0x38e3, lsl #32
  40aa14:	movk	x8, #0xe38e, lsl #48
  40aa18:	umulh	x8, x0, x8
  40aa1c:	lsr	x8, x8, #3
  40aa20:	cmp	x8, x22
  40aa24:	csel	x0, x8, x22, hi  // hi = pmore
  40aa28:	mov	w1, #0x1                   	// #1
  40aa2c:	bl	402fb0 <ferror@plt+0x1a10>
  40aa30:	ldr	x8, [x21, #24]
  40aa34:	mov	x22, x0
  40aa38:	cbz	x8, 40aa58 <ferror@plt+0x94b8>
  40aa3c:	ldr	x9, [x21, #8]
  40aa40:	sub	x0, x8, x9
  40aa44:	ldr	x8, [x23, #24]
  40aa48:	cbz	x8, 40aa64 <ferror@plt+0x94c4>
  40aa4c:	ldr	x9, [x23, #8]
  40aa50:	sub	x1, x8, x9
  40aa54:	b	40aa68 <ferror@plt+0x94c8>
  40aa58:	mov	x0, xzr
  40aa5c:	ldr	x8, [x23, #24]
  40aa60:	cbnz	x8, 40aa4c <ferror@plt+0x94ac>
  40aa64:	mov	x1, xzr
  40aa68:	bl	402fb0 <ferror@plt+0x1a10>
  40aa6c:	mov	x1, x22
  40aa70:	bl	402fb0 <ferror@plt+0x1a10>
  40aa74:	cmp	x20, x21
  40aa78:	b.eq	40ab3c <ferror@plt+0x959c>  // b.none
  40aa7c:	cmp	x20, x23
  40aa80:	mov	x8, sp
  40aa84:	csel	x22, x23, x8, ne  // ne = any
  40aa88:	b.eq	40ab5c <ferror@plt+0x95bc>  // b.none
  40aa8c:	ldr	x8, [x20, #32]
  40aa90:	cmp	x0, #0x2
  40aa94:	mov	w9, #0x2                   	// #2
  40aa98:	csel	x23, x0, x9, hi  // hi = pmore
  40aa9c:	cmp	x23, x8
  40aaa0:	b.ls	40aab8 <ferror@plt+0x9518>  // b.plast
  40aaa4:	ldr	x0, [x20]
  40aaa8:	lsl	x1, x23, #2
  40aaac:	bl	403000 <ferror@plt+0x1a60>
  40aab0:	str	x0, [x20]
  40aab4:	str	x23, [x20, #32]
  40aab8:	ldr	x1, [x22, #16]
  40aabc:	mov	x0, x19
  40aac0:	bl	402fb0 <ferror@plt+0x1a10>
  40aac4:	ldp	x8, x9, [x21, #8]
  40aac8:	ldr	x1, [x22, #8]
  40aacc:	cmp	x0, x9
  40aad0:	csel	x23, x0, x9, hi  // hi = pmore
  40aad4:	mov	x0, x8
  40aad8:	bl	402fb0 <ferror@plt+0x1a10>
  40aadc:	mov	x24, x0
  40aae0:	mov	w1, #0x8                   	// #8
  40aae4:	mov	x0, x23
  40aae8:	bl	402fb0 <ferror@plt+0x1a10>
  40aaec:	mov	x8, #0xe38f                	// #58255
  40aaf0:	movk	x8, #0x8e38, lsl #16
  40aaf4:	movk	x8, #0x38e3, lsl #32
  40aaf8:	movk	x8, #0xe38e, lsl #48
  40aafc:	umulh	x8, x0, x8
  40ab00:	lsr	x8, x8, #3
  40ab04:	cmp	x8, x24
  40ab08:	csel	x0, x8, x24, hi  // hi = pmore
  40ab0c:	mov	w1, #0x1                   	// #1
  40ab10:	bl	402fb0 <ferror@plt+0x1a10>
  40ab14:	ldr	x8, [x21, #24]
  40ab18:	mov	x24, x0
  40ab1c:	cbz	x8, 40ac8c <ferror@plt+0x96ec>
  40ab20:	ldr	x9, [x21, #8]
  40ab24:	sub	x0, x8, x9
  40ab28:	ldr	x8, [x22, #24]
  40ab2c:	cbz	x8, 40ac98 <ferror@plt+0x96f8>
  40ab30:	ldr	x9, [x22, #8]
  40ab34:	sub	x1, x8, x9
  40ab38:	b	40ac9c <ferror@plt+0x96fc>
  40ab3c:	ldp	q2, q0, [x21, #16]
  40ab40:	ldr	q1, [x21]
  40ab44:	cmp	x21, x23
  40ab48:	mov	x21, sp
  40ab4c:	stp	q2, q0, [sp, #16]
  40ab50:	str	q1, [sp]
  40ab54:	csel	x22, x21, x23, eq  // eq = none
  40ab58:	b	40ab70 <ferror@plt+0x95d0>
  40ab5c:	ldp	q1, q0, [x23, #16]
  40ab60:	ldr	q2, [x23]
  40ab64:	mov	x22, sp
  40ab68:	stp	q1, q0, [sp, #16]
  40ab6c:	str	q2, [sp]
  40ab70:	cmp	x0, #0x2
  40ab74:	mov	w8, #0x2                   	// #2
  40ab78:	csel	x23, x0, x8, hi  // hi = pmore
  40ab7c:	lsl	x0, x23, #2
  40ab80:	bl	402fe0 <ferror@plt+0x1a40>
  40ab84:	stp	xzr, x23, [x20, #24]
  40ab88:	strb	wzr, [x20, #40]
  40ab8c:	stp	x0, xzr, [x20]
  40ab90:	str	xzr, [x20, #16]
  40ab94:	ldr	x1, [x22, #16]
  40ab98:	mov	x0, x19
  40ab9c:	bl	402fb0 <ferror@plt+0x1a10>
  40aba0:	ldp	x8, x9, [x21, #8]
  40aba4:	ldr	x1, [x22, #8]
  40aba8:	cmp	x0, x9
  40abac:	csel	x23, x0, x9, hi  // hi = pmore
  40abb0:	mov	x0, x8
  40abb4:	bl	402fb0 <ferror@plt+0x1a10>
  40abb8:	mov	x24, x0
  40abbc:	mov	w1, #0x8                   	// #8
  40abc0:	mov	x0, x23
  40abc4:	bl	402fb0 <ferror@plt+0x1a10>
  40abc8:	mov	x8, #0xe38f                	// #58255
  40abcc:	movk	x8, #0x8e38, lsl #16
  40abd0:	movk	x8, #0x38e3, lsl #32
  40abd4:	movk	x8, #0xe38e, lsl #48
  40abd8:	umulh	x8, x0, x8
  40abdc:	lsr	x8, x8, #3
  40abe0:	cmp	x8, x24
  40abe4:	csel	x0, x8, x24, hi  // hi = pmore
  40abe8:	mov	w1, #0x1                   	// #1
  40abec:	bl	402fb0 <ferror@plt+0x1a10>
  40abf0:	ldr	x8, [x21, #24]
  40abf4:	mov	x24, x0
  40abf8:	cbz	x8, 40ac18 <ferror@plt+0x9678>
  40abfc:	ldr	x9, [x21, #8]
  40ac00:	sub	x0, x8, x9
  40ac04:	ldr	x8, [x22, #24]
  40ac08:	cbz	x8, 40ac24 <ferror@plt+0x9684>
  40ac0c:	ldr	x9, [x22, #8]
  40ac10:	sub	x1, x8, x9
  40ac14:	b	40ac28 <ferror@plt+0x9688>
  40ac18:	mov	x0, xzr
  40ac1c:	ldr	x8, [x22, #24]
  40ac20:	cbnz	x8, 40ac0c <ferror@plt+0x966c>
  40ac24:	mov	x1, xzr
  40ac28:	bl	402fb0 <ferror@plt+0x1a10>
  40ac2c:	mov	x1, x24
  40ac30:	bl	402fb0 <ferror@plt+0x1a10>
  40ac34:	cmp	x0, #0x2
  40ac38:	mov	w8, #0x2                   	// #2
  40ac3c:	csel	x24, x0, x8, hi  // hi = pmore
  40ac40:	lsl	x0, x24, #2
  40ac44:	bl	402fe0 <ferror@plt+0x1a40>
  40ac48:	stp	x0, xzr, [sp, #48]
  40ac4c:	add	x2, sp, #0x30
  40ac50:	mov	x0, x21
  40ac54:	mov	x1, x22
  40ac58:	mov	x3, x20
  40ac5c:	mov	x4, x19
  40ac60:	mov	x5, x23
  40ac64:	stp	xzr, x24, [sp, #72]
  40ac68:	strb	wzr, [sp, #88]
  40ac6c:	str	xzr, [sp, #64]
  40ac70:	bl	40cc28 <ferror@plt+0xb688>
  40ac74:	ldr	x8, [sp, #48]
  40ac78:	mov	w19, w0
  40ac7c:	mov	x0, x8
  40ac80:	bl	401480 <free@plt>
  40ac84:	ldr	x0, [sp]
  40ac88:	b	40acf4 <ferror@plt+0x9754>
  40ac8c:	mov	x0, xzr
  40ac90:	ldr	x8, [x22, #24]
  40ac94:	cbnz	x8, 40ab30 <ferror@plt+0x9590>
  40ac98:	mov	x1, xzr
  40ac9c:	bl	402fb0 <ferror@plt+0x1a10>
  40aca0:	mov	x1, x24
  40aca4:	bl	402fb0 <ferror@plt+0x1a10>
  40aca8:	cmp	x0, #0x2
  40acac:	mov	w8, #0x2                   	// #2
  40acb0:	csel	x24, x0, x8, hi  // hi = pmore
  40acb4:	lsl	x0, x24, #2
  40acb8:	bl	402fe0 <ferror@plt+0x1a40>
  40acbc:	stp	x0, xzr, [sp, #48]
  40acc0:	add	x2, sp, #0x30
  40acc4:	mov	x0, x21
  40acc8:	mov	x1, x22
  40accc:	mov	x3, x20
  40acd0:	mov	x4, x19
  40acd4:	mov	x5, x23
  40acd8:	stp	xzr, x24, [sp, #72]
  40acdc:	strb	wzr, [sp, #88]
  40ace0:	str	xzr, [sp, #64]
  40ace4:	bl	40cc28 <ferror@plt+0xb688>
  40ace8:	ldr	x8, [sp, #48]
  40acec:	mov	w19, w0
  40acf0:	mov	x0, x8
  40acf4:	bl	401480 <free@plt>
  40acf8:	mov	w0, w19
  40acfc:	ldp	x20, x19, [sp, #144]
  40ad00:	ldp	x22, x21, [sp, #128]
  40ad04:	ldp	x24, x23, [sp, #112]
  40ad08:	ldp	x29, x30, [sp, #96]
  40ad0c:	add	sp, sp, #0xa0
  40ad10:	ret
  40ad14:	sub	sp, sp, #0x70
  40ad18:	stp	x29, x30, [sp, #48]
  40ad1c:	stp	x22, x21, [sp, #80]
  40ad20:	stp	x20, x19, [sp, #96]
  40ad24:	mov	x22, x1
  40ad28:	mov	x21, x0
  40ad2c:	ldr	x0, [x0, #24]
  40ad30:	ldr	x1, [x1, #24]
  40ad34:	str	x23, [sp, #64]
  40ad38:	add	x29, sp, #0x30
  40ad3c:	mov	x19, x3
  40ad40:	mov	x20, x2
  40ad44:	bl	402fb0 <ferror@plt+0x1a10>
  40ad48:	mov	w1, #0x1                   	// #1
  40ad4c:	bl	402fb0 <ferror@plt+0x1a10>
  40ad50:	cmp	x20, x21
  40ad54:	b.eq	40adb0 <ferror@plt+0x9810>  // b.none
  40ad58:	cmp	x20, x22
  40ad5c:	mov	x8, sp
  40ad60:	csel	x23, x22, x8, ne  // ne = any
  40ad64:	b.eq	40add0 <ferror@plt+0x9830>  // b.none
  40ad68:	ldr	x8, [x20, #32]
  40ad6c:	cmp	x0, #0x2
  40ad70:	mov	w9, #0x2                   	// #2
  40ad74:	csel	x22, x0, x9, hi  // hi = pmore
  40ad78:	cmp	x22, x8
  40ad7c:	b.ls	40ad94 <ferror@plt+0x97f4>  // b.plast
  40ad80:	ldr	x0, [x20]
  40ad84:	lsl	x1, x22, #2
  40ad88:	bl	403000 <ferror@plt+0x1a60>
  40ad8c:	str	x0, [x20]
  40ad90:	str	x22, [x20, #32]
  40ad94:	mov	x0, x21
  40ad98:	mov	x1, x23
  40ad9c:	mov	x2, x20
  40ada0:	mov	x3, x19
  40ada4:	bl	40ae48 <ferror@plt+0x98a8>
  40ada8:	mov	w19, w0
  40adac:	b	40ae2c <ferror@plt+0x988c>
  40adb0:	ldp	q2, q0, [x21, #16]
  40adb4:	ldr	q1, [x21]
  40adb8:	cmp	x21, x22
  40adbc:	mov	x21, sp
  40adc0:	stp	q2, q0, [sp, #16]
  40adc4:	str	q1, [sp]
  40adc8:	csel	x22, x21, x22, eq  // eq = none
  40adcc:	b	40ade4 <ferror@plt+0x9844>
  40add0:	ldp	q1, q0, [x22, #16]
  40add4:	ldr	q2, [x22]
  40add8:	mov	x22, sp
  40addc:	stp	q1, q0, [sp, #16]
  40ade0:	str	q2, [sp]
  40ade4:	cmp	x0, #0x2
  40ade8:	mov	w8, #0x2                   	// #2
  40adec:	csel	x23, x0, x8, hi  // hi = pmore
  40adf0:	lsl	x0, x23, #2
  40adf4:	bl	402fe0 <ferror@plt+0x1a40>
  40adf8:	stp	x0, xzr, [x20]
  40adfc:	mov	x0, x21
  40ae00:	mov	x1, x22
  40ae04:	mov	x2, x20
  40ae08:	mov	x3, x19
  40ae0c:	stp	xzr, x23, [x20, #24]
  40ae10:	strb	wzr, [x20, #40]
  40ae14:	str	xzr, [x20, #16]
  40ae18:	bl	40ae48 <ferror@plt+0x98a8>
  40ae1c:	ldr	x8, [sp]
  40ae20:	mov	w19, w0
  40ae24:	mov	x0, x8
  40ae28:	bl	401480 <free@plt>
  40ae2c:	mov	w0, w19
  40ae30:	ldp	x20, x19, [sp, #96]
  40ae34:	ldp	x22, x21, [sp, #80]
  40ae38:	ldr	x23, [sp, #64]
  40ae3c:	ldp	x29, x30, [sp, #48]
  40ae40:	add	sp, sp, #0x70
  40ae44:	ret
  40ae48:	sub	sp, sp, #0xc0
  40ae4c:	stp	x29, x30, [sp, #96]
  40ae50:	stp	x26, x25, [sp, #128]
  40ae54:	stp	x24, x23, [sp, #144]
  40ae58:	stp	x22, x21, [sp, #160]
  40ae5c:	stp	x20, x19, [sp, #176]
  40ae60:	ldr	x8, [x1, #8]
  40ae64:	str	x27, [sp, #112]
  40ae68:	add	x29, sp, #0x60
  40ae6c:	cbz	x8, 40aea4 <ferror@plt+0x9904>
  40ae70:	mov	w0, #0x1                   	// #1
  40ae74:	mov	x1, xzr
  40ae78:	bl	402d44 <ferror@plt+0x17a4>
  40ae7c:	mov	w22, w0
  40ae80:	mov	w0, w22
  40ae84:	ldp	x20, x19, [sp, #176]
  40ae88:	ldp	x22, x21, [sp, #160]
  40ae8c:	ldp	x24, x23, [sp, #144]
  40ae90:	ldp	x26, x25, [sp, #128]
  40ae94:	ldr	x27, [sp, #112]
  40ae98:	ldp	x29, x30, [sp, #96]
  40ae9c:	add	sp, sp, #0xc0
  40aea0:	ret
  40aea4:	ldr	x9, [x1, #24]
  40aea8:	mov	x19, x2
  40aeac:	mov	x23, x1
  40aeb0:	cbz	x9, 40af1c <ferror@plt+0x997c>
  40aeb4:	ldr	x8, [x0, #24]
  40aeb8:	mov	x20, x3
  40aebc:	mov	x21, x0
  40aec0:	cbz	x8, 40afa0 <ferror@plt+0x9a00>
  40aec4:	subs	x9, x9, #0x1
  40aec8:	b.ne	40af3c <ferror@plt+0x999c>  // b.any
  40aecc:	ldr	x10, [x23]
  40aed0:	ldr	w10, [x10]
  40aed4:	cmp	w10, #0x1
  40aed8:	b.ne	40af3c <ferror@plt+0x999c>  // b.any
  40aedc:	ldrb	w9, [x23, #40]
  40aee0:	cbz	w9, 40b1bc <ferror@plt+0x9c1c>
  40aee4:	add	x8, x29, #0x18
  40aee8:	mov	w9, #0x2                   	// #2
  40aeec:	mov	w10, #0x1                   	// #1
  40aef0:	add	x0, sp, #0x30
  40aef4:	mov	x1, x21
  40aef8:	mov	x2, x19
  40aefc:	mov	x3, x20
  40af00:	strb	wzr, [sp, #88]
  40af04:	stp	x10, x9, [sp, #72]
  40af08:	stp	x8, xzr, [sp, #48]
  40af0c:	str	xzr, [sp, #64]
  40af10:	str	w10, [x29, #24]
  40af14:	bl	409358 <ferror@plt+0x7db8>
  40af18:	b	40ae7c <ferror@plt+0x98dc>
  40af1c:	ldr	x8, [x19]
  40af20:	mov	w9, #0x1                   	// #1
  40af24:	mov	w22, wzr
  40af28:	strb	wzr, [x19, #40]
  40af2c:	stp	xzr, xzr, [x19, #8]
  40af30:	str	x9, [x19, #24]
  40af34:	str	w9, [x8]
  40af38:	b	40ae80 <ferror@plt+0x98e0>
  40af3c:	ldrb	w25, [x23, #40]
  40af40:	mov	w10, #0xca00                	// #51712
  40af44:	mov	x26, xzr
  40af48:	movk	w10, #0x3b9a, lsl #16
  40af4c:	strb	wzr, [x23, #40]
  40af50:	cmn	x9, #0x1
  40af54:	b.eq	40afb0 <ferror@plt+0x9a10>  // b.none
  40af58:	umulh	x11, x26, x10
  40af5c:	cmp	xzr, x11
  40af60:	b.ne	40af7c <ferror@plt+0x99dc>  // b.any
  40af64:	ldr	x11, [x23]
  40af68:	mul	x12, x26, x10
  40af6c:	ldrsw	x11, [x11, x9, lsl #2]
  40af70:	sub	x9, x9, #0x1
  40af74:	adds	x26, x12, x11
  40af78:	b.cc	40af50 <ferror@plt+0x99b0>  // b.lo, b.ul, b.last
  40af7c:	mov	w0, #0x2                   	// #2
  40af80:	mov	x1, xzr
  40af84:	bl	402d44 <ferror@plt+0x17a4>
  40af88:	mov	w22, w0
  40af8c:	strb	w25, [x23, #40]
  40af90:	cbnz	w0, 40ae80 <ferror@plt+0x98e0>
  40af94:	ldr	x8, [x21, #24]
  40af98:	mov	x26, xzr
  40af9c:	b	40afb4 <ferror@plt+0x9a14>
  40afa0:	ldrb	w8, [x23, #40]
  40afa4:	cbz	w8, 40b0a8 <ferror@plt+0x9b08>
  40afa8:	mov	w0, #0x3                   	// #3
  40afac:	b	40ae74 <ferror@plt+0x98d4>
  40afb0:	strb	w25, [x23, #40]
  40afb4:	cmp	x8, #0x2
  40afb8:	mov	w9, #0x2                   	// #2
  40afbc:	csel	x22, x8, x9, hi  // hi = pmore
  40afc0:	lsl	x0, x22, #2
  40afc4:	bl	402fe0 <ferror@plt+0x1a40>
  40afc8:	mov	x8, sp
  40afcc:	cmp	x8, x21
  40afd0:	stp	xzr, x22, [sp, #24]
  40afd4:	strb	wzr, [sp, #40]
  40afd8:	stp	x0, xzr, [sp]
  40afdc:	str	xzr, [sp, #16]
  40afe0:	b.eq	40b030 <ferror@plt+0x9a90>  // b.none
  40afe4:	ldr	x8, [x21, #24]
  40afe8:	mov	w9, #0x2                   	// #2
  40afec:	cmp	x8, #0x2
  40aff0:	csel	x23, x8, x9, hi  // hi = pmore
  40aff4:	cmp	x23, x22
  40aff8:	b.ls	40b010 <ferror@plt+0x9a70>  // b.plast
  40affc:	lsl	x1, x23, #2
  40b000:	bl	403000 <ferror@plt+0x1a60>
  40b004:	str	x0, [sp]
  40b008:	str	x23, [sp, #32]
  40b00c:	ldr	x8, [x21, #24]
  40b010:	str	x8, [sp, #24]
  40b014:	ldrb	w9, [x21, #40]
  40b018:	lsl	x2, x8, #2
  40b01c:	strb	w9, [sp, #40]
  40b020:	ldur	q0, [x21, #8]
  40b024:	stur	q0, [sp, #8]
  40b028:	ldr	x1, [x21]
  40b02c:	bl	401250 <memcpy@plt>
  40b030:	ldr	x21, [x21, #16]
  40b034:	cbnz	w25, 40b04c <ferror@plt+0x9aac>
  40b038:	cmp	x21, x20
  40b03c:	csel	x8, x20, x21, cc  // cc = lo, ul, last
  40b040:	mul	x9, x21, x26
  40b044:	cmp	x9, x8
  40b048:	csel	x20, x9, x8, cc  // cc = lo, ul, last
  40b04c:	adrp	x24, 42e000 <ferror@plt+0x2ca60>
  40b050:	ldr	x8, [x24, #584]
  40b054:	ldr	w10, [x8, #1128]
  40b058:	ldr	w9, [x8, #1132]
  40b05c:	tbnz	w26, #0, 40b0bc <ferror@plt+0x9b1c>
  40b060:	cmp	w10, w9
  40b064:	b.ne	40b0bc <ferror@plt+0x9b1c>  // b.any
  40b068:	lsl	x21, x21, #1
  40b06c:	mov	x0, sp
  40b070:	mov	x1, sp
  40b074:	mov	x2, sp
  40b078:	mov	x3, x21
  40b07c:	bl	407e18 <ferror@plt+0x6878>
  40b080:	cbnz	w0, 40b1b4 <ferror@plt+0x9c14>
  40b084:	ldr	x8, [x24, #584]
  40b088:	lsr	x27, x26, #1
  40b08c:	ldr	w10, [x8, #1128]
  40b090:	ldr	w9, [x8, #1132]
  40b094:	tbnz	w26, #1, 40b0c0 <ferror@plt+0x9b20>
  40b098:	cmp	w10, w9
  40b09c:	mov	x26, x27
  40b0a0:	b.eq	40b068 <ferror@plt+0x9ac8>  // b.none
  40b0a4:	b	40b0c0 <ferror@plt+0x9b20>
  40b0a8:	mov	w22, wzr
  40b0ac:	stp	xzr, x20, [x19, #8]
  40b0b0:	str	xzr, [x19, #24]
  40b0b4:	strb	wzr, [x19, #40]
  40b0b8:	b	40ae80 <ferror@plt+0x98e0>
  40b0bc:	mov	x27, x26
  40b0c0:	ldr	w10, [x8, #1128]
  40b0c4:	cmp	w10, w9
  40b0c8:	b.ne	40b38c <ferror@plt+0x9dec>  // b.any
  40b0cc:	mov	x9, sp
  40b0d0:	cmp	x9, x19
  40b0d4:	b.eq	40b130 <ferror@plt+0x9b90>  // b.none
  40b0d8:	ldr	x8, [sp, #24]
  40b0dc:	ldr	x10, [x19, #32]
  40b0e0:	ldr	x0, [x19]
  40b0e4:	mov	w9, #0x2                   	// #2
  40b0e8:	cmp	x8, #0x2
  40b0ec:	csel	x22, x8, x9, hi  // hi = pmore
  40b0f0:	cmp	x22, x10
  40b0f4:	b.ls	40b10c <ferror@plt+0x9b6c>  // b.plast
  40b0f8:	lsl	x1, x22, #2
  40b0fc:	bl	403000 <ferror@plt+0x1a60>
  40b100:	ldr	x8, [sp, #24]
  40b104:	str	x0, [x19]
  40b108:	str	x22, [x19, #32]
  40b10c:	ldrb	w9, [sp, #40]
  40b110:	ldur	q0, [sp, #8]
  40b114:	ldr	x1, [sp]
  40b118:	lsl	x2, x8, #2
  40b11c:	str	x8, [x19, #24]
  40b120:	strb	w9, [x19, #40]
  40b124:	stur	q0, [x19, #8]
  40b128:	bl	401250 <memcpy@plt>
  40b12c:	ldr	x8, [x24, #584]
  40b130:	ldr	w11, [x8, #1128]
  40b134:	ldr	w9, [x8, #1132]
  40b138:	add	x8, x8, #0x468
  40b13c:	cmp	w11, w9
  40b140:	b.ne	40b22c <ferror@plt+0x9c8c>  // b.any
  40b144:	lsr	x10, x27, #1
  40b148:	cbz	x10, 40b21c <ferror@plt+0x9c7c>
  40b14c:	mov	x23, x21
  40b150:	lsl	x21, x21, #1
  40b154:	mov	x0, sp
  40b158:	mov	x1, sp
  40b15c:	mov	x2, sp
  40b160:	mov	x3, x21
  40b164:	mov	x26, x10
  40b168:	bl	407e18 <ferror@plt+0x6878>
  40b16c:	cbnz	w0, 40b1b4 <ferror@plt+0x9c14>
  40b170:	tbz	w27, #1, 40b190 <ferror@plt+0x9bf0>
  40b174:	add	x23, x23, x21
  40b178:	mov	x1, sp
  40b17c:	mov	x0, x19
  40b180:	mov	x2, x19
  40b184:	mov	x3, x23
  40b188:	bl	407e18 <ferror@plt+0x6878>
  40b18c:	cbnz	w0, 40b1b4 <ferror@plt+0x9c14>
  40b190:	ldr	x8, [x24, #584]
  40b194:	ldr	w9, [x8, #1128]
  40b198:	ldr	w10, [x8, #1132]
  40b19c:	cmp	w9, w10
  40b1a0:	b.ne	40b224 <ferror@plt+0x9c84>  // b.any
  40b1a4:	lsr	x10, x26, #1
  40b1a8:	mov	x27, x26
  40b1ac:	cbnz	x10, 40b150 <ferror@plt+0x9bb0>
  40b1b0:	b	40b228 <ferror@plt+0x9c88>
  40b1b4:	mov	w22, w0
  40b1b8:	b	40b3a4 <ferror@plt+0x9e04>
  40b1bc:	cmp	x19, x21
  40b1c0:	b.eq	40b214 <ferror@plt+0x9c74>  // b.none
  40b1c4:	ldr	x9, [x19, #32]
  40b1c8:	ldr	x0, [x19]
  40b1cc:	cmp	x8, #0x2
  40b1d0:	mov	w10, #0x2                   	// #2
  40b1d4:	csel	x20, x8, x10, hi  // hi = pmore
  40b1d8:	cmp	x20, x9
  40b1dc:	b.ls	40b1f4 <ferror@plt+0x9c54>  // b.plast
  40b1e0:	lsl	x1, x20, #2
  40b1e4:	bl	403000 <ferror@plt+0x1a60>
  40b1e8:	str	x0, [x19]
  40b1ec:	str	x20, [x19, #32]
  40b1f0:	ldr	x8, [x21, #24]
  40b1f4:	str	x8, [x19, #24]
  40b1f8:	ldrb	w9, [x21, #40]
  40b1fc:	lsl	x2, x8, #2
  40b200:	strb	w9, [x19, #40]
  40b204:	ldur	q0, [x21, #8]
  40b208:	stur	q0, [x19, #8]
  40b20c:	ldr	x1, [x21]
  40b210:	bl	401250 <memcpy@plt>
  40b214:	mov	w22, wzr
  40b218:	b	40ae80 <ferror@plt+0x98e0>
  40b21c:	mov	w9, w11
  40b220:	b	40b22c <ferror@plt+0x9c8c>
  40b224:	mov	w9, w10
  40b228:	add	x8, x8, #0x468
  40b22c:	ldr	w8, [x8]
  40b230:	cmp	w8, w9
  40b234:	b.ne	40b38c <ferror@plt+0x9dec>  // b.any
  40b238:	cbz	w25, 40b278 <ferror@plt+0x9cd8>
  40b23c:	add	x8, x29, #0x18
  40b240:	mov	w9, #0x2                   	// #2
  40b244:	mov	w10, #0x1                   	// #1
  40b248:	add	x0, sp, #0x30
  40b24c:	mov	x1, x19
  40b250:	mov	x2, x19
  40b254:	mov	x3, x20
  40b258:	strb	wzr, [sp, #88]
  40b25c:	stp	x10, x9, [sp, #72]
  40b260:	stp	x8, xzr, [sp, #48]
  40b264:	str	xzr, [sp, #64]
  40b268:	str	w10, [x29, #24]
  40b26c:	bl	409358 <ferror@plt+0x7db8>
  40b270:	mov	w22, w0
  40b274:	cbnz	w0, 40b3a4 <ferror@plt+0x9e04>
  40b278:	ldr	x8, [x19, #16]
  40b27c:	cmp	x8, x20
  40b280:	b.ls	40b35c <ferror@plt+0x9dbc>  // b.plast
  40b284:	ldr	x21, [x19, #8]
  40b288:	cbz	x21, 40b2b4 <ferror@plt+0x9d14>
  40b28c:	mov	w1, #0x8                   	// #8
  40b290:	mov	x0, x20
  40b294:	bl	402fb0 <ferror@plt+0x1a10>
  40b298:	mov	x8, #0xe38f                	// #58255
  40b29c:	movk	x8, #0x8e38, lsl #16
  40b2a0:	movk	x8, #0x38e3, lsl #32
  40b2a4:	movk	x8, #0xe38e, lsl #48
  40b2a8:	umulh	x8, x0, x8
  40b2ac:	sub	x8, x21, x8, lsr #3
  40b2b0:	b	40b2b8 <ferror@plt+0x9d18>
  40b2b4:	mov	x8, xzr
  40b2b8:	ldr	x9, [x19, #24]
  40b2bc:	sub	x22, x21, x8
  40b2c0:	stp	x22, x20, [x19, #8]
  40b2c4:	cbz	x9, 40b35c <ferror@plt+0x9dbc>
  40b2c8:	mov	x10, #0xe38f                	// #58255
  40b2cc:	movk	x10, #0x8e38, lsl #16
  40b2d0:	movk	x10, #0x38e3, lsl #32
  40b2d4:	movk	x10, #0xe38e, lsl #48
  40b2d8:	sub	x23, x9, x8
  40b2dc:	ldr	x21, [x19]
  40b2e0:	umulh	x9, x20, x10
  40b2e4:	lsr	x9, x9, #3
  40b2e8:	add	x9, x9, x9, lsl #3
  40b2ec:	mov	w11, #0x9                   	// #9
  40b2f0:	subs	x9, x20, x9
  40b2f4:	add	x1, x21, x8, lsl #2
  40b2f8:	sub	x8, x11, x9
  40b2fc:	lsl	x2, x23, #2
  40b300:	mov	x0, x21
  40b304:	str	x23, [x19, #24]
  40b308:	csel	x25, xzr, x8, eq  // eq = none
  40b30c:	bl	401260 <memmove@plt>
  40b310:	cbz	x23, 40b344 <ferror@plt+0x9da4>
  40b314:	adrp	x8, 419000 <ferror@plt+0x17a60>
  40b318:	add	x8, x8, #0xfd8
  40b31c:	ldr	x8, [x8, x25, lsl #3]
  40b320:	ldr	w9, [x21]
  40b324:	sdiv	w9, w9, w8
  40b328:	mul	w8, w9, w8
  40b32c:	str	w8, [x21], #-4
  40b330:	ldr	w8, [x21, x23, lsl #2]
  40b334:	cbnz	w8, 40b350 <ferror@plt+0x9db0>
  40b338:	sub	x23, x23, #0x1
  40b33c:	str	x23, [x19, #24]
  40b340:	cbnz	x23, 40b330 <ferror@plt+0x9d90>
  40b344:	strb	wzr, [x19, #40]
  40b348:	str	xzr, [x19, #8]
  40b34c:	b	40b35c <ferror@plt+0x9dbc>
  40b350:	cmp	x23, x22
  40b354:	b.cs	40b35c <ferror@plt+0x9dbc>  // b.hs, b.nlast
  40b358:	str	x22, [x19, #24]
  40b35c:	ldr	x8, [x19, #24]
  40b360:	mov	x9, xzr
  40b364:	cmp	x8, x9
  40b368:	b.eq	40b380 <ferror@plt+0x9de0>  // b.none
  40b36c:	ldr	x10, [x19]
  40b370:	ldr	w10, [x10, x9, lsl #2]
  40b374:	add	x9, x9, #0x1
  40b378:	cbz	w10, 40b364 <ferror@plt+0x9dc4>
  40b37c:	b	40b38c <ferror@plt+0x9dec>
  40b380:	stp	xzr, x20, [x19, #8]
  40b384:	str	xzr, [x19, #24]
  40b388:	strb	wzr, [x19, #40]
  40b38c:	ldr	x8, [x24, #584]
  40b390:	ldr	w9, [x8, #1128]
  40b394:	ldr	w8, [x8, #1132]
  40b398:	cmp	w9, w8
  40b39c:	cset	w8, ne  // ne = any
  40b3a0:	lsl	w22, w8, #3
  40b3a4:	ldr	x0, [sp]
  40b3a8:	bl	401480 <free@plt>
  40b3ac:	b	40ae80 <ferror@plt+0x98e0>
  40b3b0:	sub	sp, sp, #0x80
  40b3b4:	stp	x29, x30, [sp, #48]
  40b3b8:	stp	x24, x23, [sp, #80]
  40b3bc:	stp	x22, x21, [sp, #96]
  40b3c0:	stp	x20, x19, [sp, #112]
  40b3c4:	ldr	x8, [x0, #24]
  40b3c8:	ldr	x9, [x1, #24]
  40b3cc:	ldr	x10, [x0, #8]
  40b3d0:	ldr	x11, [x1, #8]
  40b3d4:	mov	x19, x2
  40b3d8:	add	x8, x9, x8
  40b3dc:	sub	x8, x8, x10
  40b3e0:	mov	x20, x0
  40b3e4:	cmp	x2, x0
  40b3e8:	sub	x8, x8, x11
  40b3ec:	str	x25, [sp, #64]
  40b3f0:	add	x29, sp, #0x30
  40b3f4:	b.eq	40b458 <ferror@plt+0x9eb8>  // b.none
  40b3f8:	cmp	x19, x1
  40b3fc:	mov	x9, sp
  40b400:	csel	x21, x1, x9, ne  // ne = any
  40b404:	b.eq	40b478 <ferror@plt+0x9ed8>  // b.none
  40b408:	ldr	x9, [x19, #32]
  40b40c:	cmp	x8, #0x2
  40b410:	mov	w10, #0x2                   	// #2
  40b414:	csel	x22, x8, x10, hi  // hi = pmore
  40b418:	cmp	x22, x9
  40b41c:	b.ls	40b438 <ferror@plt+0x9e98>  // b.plast
  40b420:	ldr	x0, [x19]
  40b424:	lsl	x1, x22, #2
  40b428:	bl	403000 <ferror@plt+0x1a60>
  40b42c:	mov	x9, x22
  40b430:	str	x0, [x19]
  40b434:	str	x22, [x19, #32]
  40b438:	ldr	x8, [x21, #8]
  40b43c:	cbz	x8, 40b54c <ferror@plt+0x9fac>
  40b440:	mov	w0, #0x1                   	// #1
  40b444:	mov	x1, xzr
  40b448:	bl	402d44 <ferror@plt+0x17a4>
  40b44c:	mov	w21, w0
  40b450:	cbnz	w0, 40ba00 <ferror@plt+0xa460>
  40b454:	b	40b784 <ferror@plt+0xa1e4>
  40b458:	ldp	q2, q0, [x20, #16]
  40b45c:	ldr	q1, [x20]
  40b460:	cmp	x20, x1
  40b464:	mov	x20, sp
  40b468:	stp	q2, q0, [sp, #16]
  40b46c:	str	q1, [sp]
  40b470:	csel	x21, x20, x1, eq  // eq = none
  40b474:	b	40b48c <ferror@plt+0x9eec>
  40b478:	ldp	q1, q0, [x1, #16]
  40b47c:	ldr	q2, [x1]
  40b480:	mov	x21, sp
  40b484:	stp	q1, q0, [sp, #16]
  40b488:	str	q2, [sp]
  40b48c:	cmp	x8, #0x2
  40b490:	mov	w9, #0x2                   	// #2
  40b494:	csel	x22, x8, x9, hi  // hi = pmore
  40b498:	lsl	x0, x22, #2
  40b49c:	bl	402fe0 <ferror@plt+0x1a40>
  40b4a0:	mov	x23, x19
  40b4a4:	str	x0, [x19]
  40b4a8:	stp	xzr, x22, [x19, #24]
  40b4ac:	str	xzr, [x23, #8]!
  40b4b0:	strb	wzr, [x19, #40]
  40b4b4:	str	xzr, [x19, #16]
  40b4b8:	ldr	x8, [x21, #8]
  40b4bc:	cbz	x8, 40b4d8 <ferror@plt+0x9f38>
  40b4c0:	mov	w0, #0x1                   	// #1
  40b4c4:	mov	x1, xzr
  40b4c8:	bl	402d44 <ferror@plt+0x17a4>
  40b4cc:	mov	w21, w0
  40b4d0:	cbnz	w0, 40b9f8 <ferror@plt+0xa458>
  40b4d4:	b	40b610 <ferror@plt+0xa070>
  40b4d8:	cmp	x20, x19
  40b4dc:	b.eq	40b52c <ferror@plt+0x9f8c>  // b.none
  40b4e0:	ldr	x8, [x20, #24]
  40b4e4:	mov	w9, #0x2                   	// #2
  40b4e8:	cmp	x8, #0x2
  40b4ec:	csel	x24, x8, x9, hi  // hi = pmore
  40b4f0:	cmp	x24, x22
  40b4f4:	b.ls	40b50c <ferror@plt+0x9f6c>  // b.plast
  40b4f8:	lsl	x1, x24, #2
  40b4fc:	bl	403000 <ferror@plt+0x1a60>
  40b500:	str	x0, [x19]
  40b504:	str	x24, [x19, #32]
  40b508:	ldr	x8, [x20, #24]
  40b50c:	str	x8, [x19, #24]
  40b510:	ldrb	w9, [x20, #40]
  40b514:	lsl	x2, x8, #2
  40b518:	strb	w9, [x19, #40]
  40b51c:	ldur	q0, [x20, #8]
  40b520:	stur	q0, [x19, #8]
  40b524:	ldr	x1, [x20]
  40b528:	bl	401250 <memcpy@plt>
  40b52c:	ldrb	w8, [x21, #40]
  40b530:	cbz	w8, 40b5bc <ferror@plt+0xa01c>
  40b534:	mov	w0, wzr
  40b538:	mov	x1, xzr
  40b53c:	bl	402d44 <ferror@plt+0x17a4>
  40b540:	mov	w21, w0
  40b544:	cbnz	w0, 40b9f8 <ferror@plt+0xa458>
  40b548:	b	40b610 <ferror@plt+0xa070>
  40b54c:	ldr	x8, [x20, #24]
  40b550:	ldr	x0, [x19]
  40b554:	mov	w10, #0x2                   	// #2
  40b558:	cmp	x8, #0x2
  40b55c:	csel	x22, x8, x10, hi  // hi = pmore
  40b560:	cmp	x22, x9
  40b564:	b.ls	40b57c <ferror@plt+0x9fdc>  // b.plast
  40b568:	lsl	x1, x22, #2
  40b56c:	bl	403000 <ferror@plt+0x1a60>
  40b570:	str	x0, [x19]
  40b574:	str	x22, [x19, #32]
  40b578:	ldr	x8, [x20, #24]
  40b57c:	str	x8, [x19, #24]
  40b580:	ldrb	w9, [x20, #40]
  40b584:	lsl	x2, x8, #2
  40b588:	strb	w9, [x19, #40]
  40b58c:	ldur	q0, [x20, #8]
  40b590:	stur	q0, [x19, #8]
  40b594:	ldr	x1, [x20]
  40b598:	bl	401250 <memcpy@plt>
  40b59c:	ldrb	w8, [x21, #40]
  40b5a0:	cbz	w8, 40b72c <ferror@plt+0xa18c>
  40b5a4:	mov	w0, wzr
  40b5a8:	mov	x1, xzr
  40b5ac:	bl	402d44 <ferror@plt+0x17a4>
  40b5b0:	mov	w21, w0
  40b5b4:	cbnz	w0, 40ba00 <ferror@plt+0xa460>
  40b5b8:	b	40b784 <ferror@plt+0xa1e4>
  40b5bc:	ldr	x10, [x21, #24]
  40b5c0:	ldr	x8, [x21, #8]
  40b5c4:	mov	w9, #0xca00                	// #51712
  40b5c8:	mov	x20, xzr
  40b5cc:	movk	w9, #0x3b9a, lsl #16
  40b5d0:	cmp	x10, x8
  40b5d4:	b.ls	40b614 <ferror@plt+0xa074>  // b.plast
  40b5d8:	umulh	x11, x20, x9
  40b5dc:	cbnz	x11, 40b5fc <ferror@plt+0xa05c>
  40b5e0:	ldr	x11, [x21]
  40b5e4:	mul	x12, x20, x9
  40b5e8:	add	x11, x11, x10, lsl #2
  40b5ec:	ldursw	x11, [x11, #-4]
  40b5f0:	sub	x10, x10, #0x1
  40b5f4:	adds	x20, x12, x11
  40b5f8:	b.cc	40b5d0 <ferror@plt+0xa030>  // b.lo, b.ul, b.last
  40b5fc:	mov	w0, #0x2                   	// #2
  40b600:	mov	x1, xzr
  40b604:	bl	402d44 <ferror@plt+0x17a4>
  40b608:	mov	w21, w0
  40b60c:	cbnz	w0, 40b9f8 <ferror@plt+0xa458>
  40b610:	mov	x20, xzr
  40b614:	ldr	x8, [x19, #16]
  40b618:	cmp	x20, x8
  40b61c:	b.cs	40b660 <ferror@plt+0xa0c0>  // b.hs, b.nlast
  40b620:	ldr	x21, [x23]
  40b624:	cbz	x21, 40b8a0 <ferror@plt+0xa300>
  40b628:	mov	w1, #0x8                   	// #8
  40b62c:	mov	x0, x20
  40b630:	bl	402fb0 <ferror@plt+0x1a10>
  40b634:	mov	x8, #0xe38f                	// #58255
  40b638:	movk	x8, #0x8e38, lsl #16
  40b63c:	movk	x8, #0x38e3, lsl #32
  40b640:	movk	x8, #0xe38e, lsl #48
  40b644:	umulh	x8, x0, x8
  40b648:	sub	x8, x21, x8, lsr #3
  40b64c:	ldr	x9, [x19, #24]
  40b650:	sub	x22, x21, x8
  40b654:	stp	x22, x20, [x19, #8]
  40b658:	cbnz	x9, 40b8b4 <ferror@plt+0xa314>
  40b65c:	b	40b9f4 <ferror@plt+0xa454>
  40b660:	b.ls	40b9f4 <ferror@plt+0xa454>  // b.plast
  40b664:	subs	x24, x20, x8
  40b668:	b.eq	40b9f4 <ferror@plt+0xa454>  // b.none
  40b66c:	ldr	x22, [x19, #24]
  40b670:	cbz	x22, 40ba3c <ferror@plt+0xa49c>
  40b674:	mov	w1, #0x8                   	// #8
  40b678:	mov	x0, x20
  40b67c:	bl	402fb0 <ferror@plt+0x1a10>
  40b680:	mov	x8, #0xe38f                	// #58255
  40b684:	movk	x8, #0x8e38, lsl #16
  40b688:	ldr	x25, [x23]
  40b68c:	movk	x8, #0x38e3, lsl #32
  40b690:	movk	x8, #0xe38e, lsl #48
  40b694:	umulh	x8, x0, x8
  40b698:	lsr	x8, x8, #3
  40b69c:	subs	x23, x8, x25
  40b6a0:	b.eq	40b714 <ferror@plt+0xa174>  // b.none
  40b6a4:	mov	x0, x22
  40b6a8:	mov	x1, x23
  40b6ac:	bl	402fb0 <ferror@plt+0x1a10>
  40b6b0:	ldr	x8, [x19, #32]
  40b6b4:	cmp	x0, #0x2
  40b6b8:	mov	w9, #0x2                   	// #2
  40b6bc:	csel	x20, x0, x9, hi  // hi = pmore
  40b6c0:	cmp	x20, x8
  40b6c4:	b.ls	40b6e4 <ferror@plt+0xa144>  // b.plast
  40b6c8:	ldr	x0, [x19]
  40b6cc:	lsl	x1, x20, #2
  40b6d0:	bl	403000 <ferror@plt+0x1a60>
  40b6d4:	ldr	x22, [x19, #24]
  40b6d8:	ldr	x25, [x19, #8]
  40b6dc:	str	x0, [x19]
  40b6e0:	str	x20, [x19, #32]
  40b6e4:	ldr	x20, [x19]
  40b6e8:	lsl	x21, x23, #2
  40b6ec:	lsl	x2, x22, #2
  40b6f0:	add	x0, x20, x21
  40b6f4:	mov	x1, x20
  40b6f8:	bl	401260 <memmove@plt>
  40b6fc:	mov	x0, x20
  40b700:	mov	w1, wzr
  40b704:	mov	x2, x21
  40b708:	bl	401360 <memset@plt>
  40b70c:	ldr	x8, [x19, #16]
  40b710:	add	x20, x8, x24
  40b714:	mov	w21, wzr
  40b718:	add	x8, x25, x23
  40b71c:	add	x9, x22, x23
  40b720:	stp	x8, x20, [x19, #8]
  40b724:	str	x9, [x19, #24]
  40b728:	b	40b9f8 <ferror@plt+0xa458>
  40b72c:	ldr	x10, [x21, #24]
  40b730:	ldr	x8, [x21, #8]
  40b734:	mov	w9, #0xca00                	// #51712
  40b738:	mov	x20, xzr
  40b73c:	movk	w9, #0x3b9a, lsl #16
  40b740:	cmp	x10, x8
  40b744:	b.ls	40b788 <ferror@plt+0xa1e8>  // b.plast
  40b748:	umulh	x11, x20, x9
  40b74c:	cmp	xzr, x11
  40b750:	b.ne	40b770 <ferror@plt+0xa1d0>  // b.any
  40b754:	ldr	x11, [x21]
  40b758:	mul	x12, x20, x9
  40b75c:	add	x11, x11, x10, lsl #2
  40b760:	ldursw	x11, [x11, #-4]
  40b764:	sub	x10, x10, #0x1
  40b768:	adds	x20, x12, x11
  40b76c:	b.cc	40b740 <ferror@plt+0xa1a0>  // b.lo, b.ul, b.last
  40b770:	mov	w0, #0x2                   	// #2
  40b774:	mov	x1, xzr
  40b778:	bl	402d44 <ferror@plt+0x17a4>
  40b77c:	mov	w21, w0
  40b780:	cbnz	w0, 40ba00 <ferror@plt+0xa460>
  40b784:	mov	x20, xzr
  40b788:	ldr	x8, [x19, #16]
  40b78c:	cmp	x20, x8
  40b790:	b.cs	40b7d4 <ferror@plt+0xa234>  // b.hs, b.nlast
  40b794:	ldr	x21, [x19, #8]
  40b798:	cbz	x21, 40b940 <ferror@plt+0xa3a0>
  40b79c:	mov	w1, #0x8                   	// #8
  40b7a0:	mov	x0, x20
  40b7a4:	bl	402fb0 <ferror@plt+0x1a10>
  40b7a8:	mov	x8, #0xe38f                	// #58255
  40b7ac:	movk	x8, #0x8e38, lsl #16
  40b7b0:	movk	x8, #0x38e3, lsl #32
  40b7b4:	movk	x8, #0xe38e, lsl #48
  40b7b8:	umulh	x8, x0, x8
  40b7bc:	sub	x8, x21, x8, lsr #3
  40b7c0:	ldr	x9, [x19, #24]
  40b7c4:	sub	x22, x21, x8
  40b7c8:	stp	x22, x20, [x19, #8]
  40b7cc:	cbnz	x9, 40b954 <ferror@plt+0xa3b4>
  40b7d0:	b	40ba34 <ferror@plt+0xa494>
  40b7d4:	b.ls	40ba34 <ferror@plt+0xa494>  // b.plast
  40b7d8:	subs	x24, x20, x8
  40b7dc:	b.eq	40ba34 <ferror@plt+0xa494>  // b.none
  40b7e0:	ldr	x22, [x19, #24]
  40b7e4:	cbz	x22, 40ba48 <ferror@plt+0xa4a8>
  40b7e8:	mov	w1, #0x8                   	// #8
  40b7ec:	mov	x0, x20
  40b7f0:	bl	402fb0 <ferror@plt+0x1a10>
  40b7f4:	mov	x8, #0xe38f                	// #58255
  40b7f8:	movk	x8, #0x8e38, lsl #16
  40b7fc:	ldr	x25, [x19, #8]
  40b800:	movk	x8, #0x38e3, lsl #32
  40b804:	movk	x8, #0xe38e, lsl #48
  40b808:	umulh	x8, x0, x8
  40b80c:	lsr	x8, x8, #3
  40b810:	subs	x23, x8, x25
  40b814:	b.eq	40b888 <ferror@plt+0xa2e8>  // b.none
  40b818:	mov	x0, x22
  40b81c:	mov	x1, x23
  40b820:	bl	402fb0 <ferror@plt+0x1a10>
  40b824:	ldr	x8, [x19, #32]
  40b828:	cmp	x0, #0x2
  40b82c:	mov	w9, #0x2                   	// #2
  40b830:	csel	x20, x0, x9, hi  // hi = pmore
  40b834:	cmp	x20, x8
  40b838:	b.ls	40b858 <ferror@plt+0xa2b8>  // b.plast
  40b83c:	ldr	x0, [x19]
  40b840:	lsl	x1, x20, #2
  40b844:	bl	403000 <ferror@plt+0x1a60>
  40b848:	ldr	x22, [x19, #24]
  40b84c:	ldr	x25, [x19, #8]
  40b850:	str	x0, [x19]
  40b854:	str	x20, [x19, #32]
  40b858:	ldr	x20, [x19]
  40b85c:	lsl	x21, x23, #2
  40b860:	lsl	x2, x22, #2
  40b864:	add	x0, x20, x21
  40b868:	mov	x1, x20
  40b86c:	bl	401260 <memmove@plt>
  40b870:	mov	x0, x20
  40b874:	mov	w1, wzr
  40b878:	mov	x2, x21
  40b87c:	bl	401360 <memset@plt>
  40b880:	ldr	x8, [x19, #16]
  40b884:	add	x20, x8, x24
  40b888:	add	x8, x25, x23
  40b88c:	add	x9, x22, x23
  40b890:	mov	w21, wzr
  40b894:	stp	x8, x20, [x19, #8]
  40b898:	str	x9, [x19, #24]
  40b89c:	b	40ba00 <ferror@plt+0xa460>
  40b8a0:	mov	x8, xzr
  40b8a4:	ldr	x9, [x19, #24]
  40b8a8:	sub	x22, x21, x8
  40b8ac:	stp	x22, x20, [x19, #8]
  40b8b0:	cbz	x9, 40b9f4 <ferror@plt+0xa454>
  40b8b4:	mov	x10, #0xe38f                	// #58255
  40b8b8:	movk	x10, #0x8e38, lsl #16
  40b8bc:	movk	x10, #0x38e3, lsl #32
  40b8c0:	movk	x10, #0xe38e, lsl #48
  40b8c4:	sub	x23, x9, x8
  40b8c8:	ldr	x21, [x19]
  40b8cc:	umulh	x9, x20, x10
  40b8d0:	lsr	x9, x9, #3
  40b8d4:	add	x9, x9, x9, lsl #3
  40b8d8:	mov	w11, #0x9                   	// #9
  40b8dc:	subs	x9, x20, x9
  40b8e0:	add	x1, x21, x8, lsl #2
  40b8e4:	sub	x8, x11, x9
  40b8e8:	lsl	x2, x23, #2
  40b8ec:	mov	x0, x21
  40b8f0:	str	x23, [x19, #24]
  40b8f4:	csel	x20, xzr, x8, eq  // eq = none
  40b8f8:	bl	401260 <memmove@plt>
  40b8fc:	cbz	x23, 40b930 <ferror@plt+0xa390>
  40b900:	adrp	x8, 419000 <ferror@plt+0x17a60>
  40b904:	add	x8, x8, #0xfd8
  40b908:	ldr	x8, [x8, x20, lsl #3]
  40b90c:	ldr	w9, [x21]
  40b910:	sdiv	w9, w9, w8
  40b914:	mul	w8, w9, w8
  40b918:	str	w8, [x21], #-4
  40b91c:	ldr	w8, [x21, x23, lsl #2]
  40b920:	cbnz	w8, 40b9e0 <ferror@plt+0xa440>
  40b924:	sub	x23, x23, #0x1
  40b928:	str	x23, [x19, #24]
  40b92c:	cbnz	x23, 40b91c <ferror@plt+0xa37c>
  40b930:	mov	w21, wzr
  40b934:	strb	wzr, [x19, #40]
  40b938:	str	xzr, [x19, #8]
  40b93c:	b	40b9f8 <ferror@plt+0xa458>
  40b940:	mov	x8, xzr
  40b944:	ldr	x9, [x19, #24]
  40b948:	sub	x22, x21, x8
  40b94c:	stp	x22, x20, [x19, #8]
  40b950:	cbz	x9, 40ba34 <ferror@plt+0xa494>
  40b954:	mov	x10, #0xe38f                	// #58255
  40b958:	movk	x10, #0x8e38, lsl #16
  40b95c:	movk	x10, #0x38e3, lsl #32
  40b960:	movk	x10, #0xe38e, lsl #48
  40b964:	sub	x23, x9, x8
  40b968:	ldr	x21, [x19]
  40b96c:	umulh	x9, x20, x10
  40b970:	lsr	x9, x9, #3
  40b974:	add	x9, x9, x9, lsl #3
  40b978:	mov	w11, #0x9                   	// #9
  40b97c:	subs	x9, x20, x9
  40b980:	add	x1, x21, x8, lsl #2
  40b984:	sub	x8, x11, x9
  40b988:	lsl	x2, x23, #2
  40b98c:	mov	x0, x21
  40b990:	str	x23, [x19, #24]
  40b994:	csel	x20, xzr, x8, eq  // eq = none
  40b998:	bl	401260 <memmove@plt>
  40b99c:	cbz	x23, 40b9d0 <ferror@plt+0xa430>
  40b9a0:	adrp	x8, 419000 <ferror@plt+0x17a60>
  40b9a4:	add	x8, x8, #0xfd8
  40b9a8:	ldr	x8, [x8, x20, lsl #3]
  40b9ac:	ldr	w9, [x21]
  40b9b0:	sdiv	w9, w9, w8
  40b9b4:	mul	w8, w9, w8
  40b9b8:	str	w8, [x21], #-4
  40b9bc:	ldr	w8, [x21, x23, lsl #2]
  40b9c0:	cbnz	w8, 40ba20 <ferror@plt+0xa480>
  40b9c4:	sub	x23, x23, #0x1
  40b9c8:	str	x23, [x19, #24]
  40b9cc:	cbnz	x23, 40b9bc <ferror@plt+0xa41c>
  40b9d0:	mov	w21, wzr
  40b9d4:	strb	wzr, [x19, #40]
  40b9d8:	str	xzr, [x19, #8]
  40b9dc:	b	40ba00 <ferror@plt+0xa460>
  40b9e0:	cmp	x23, x22
  40b9e4:	b.cs	40b9f4 <ferror@plt+0xa454>  // b.hs, b.nlast
  40b9e8:	mov	w21, wzr
  40b9ec:	str	x22, [x19, #24]
  40b9f0:	b	40b9f8 <ferror@plt+0xa458>
  40b9f4:	mov	w21, wzr
  40b9f8:	ldr	x0, [sp]
  40b9fc:	bl	401480 <free@plt>
  40ba00:	mov	w0, w21
  40ba04:	ldp	x20, x19, [sp, #112]
  40ba08:	ldp	x22, x21, [sp, #96]
  40ba0c:	ldp	x24, x23, [sp, #80]
  40ba10:	ldr	x25, [sp, #64]
  40ba14:	ldp	x29, x30, [sp, #48]
  40ba18:	add	sp, sp, #0x80
  40ba1c:	ret
  40ba20:	cmp	x23, x22
  40ba24:	b.cs	40ba34 <ferror@plt+0xa494>  // b.hs, b.nlast
  40ba28:	mov	w21, wzr
  40ba2c:	str	x22, [x19, #24]
  40ba30:	b	40ba00 <ferror@plt+0xa460>
  40ba34:	mov	w21, wzr
  40ba38:	b	40ba00 <ferror@plt+0xa460>
  40ba3c:	mov	w21, wzr
  40ba40:	str	x20, [x19, #16]
  40ba44:	b	40b9f8 <ferror@plt+0xa458>
  40ba48:	mov	w21, wzr
  40ba4c:	str	x20, [x19, #16]
  40ba50:	b	40ba00 <ferror@plt+0xa460>
  40ba54:	sub	sp, sp, #0x70
  40ba58:	stp	x29, x30, [sp, #48]
  40ba5c:	stp	x22, x21, [sp, #80]
  40ba60:	stp	x20, x19, [sp, #96]
  40ba64:	ldr	x8, [x0, #24]
  40ba68:	ldr	x9, [x1, #24]
  40ba6c:	ldr	x10, [x0, #8]
  40ba70:	ldr	x11, [x1, #8]
  40ba74:	mov	x19, x2
  40ba78:	add	x8, x9, x8
  40ba7c:	sub	x8, x8, x10
  40ba80:	mov	x20, x0
  40ba84:	cmp	x2, x0
  40ba88:	sub	x8, x8, x11
  40ba8c:	str	x23, [sp, #64]
  40ba90:	add	x29, sp, #0x30
  40ba94:	b.eq	40baf8 <ferror@plt+0xa558>  // b.none
  40ba98:	cmp	x19, x1
  40ba9c:	mov	x9, sp
  40baa0:	csel	x21, x1, x9, ne  // ne = any
  40baa4:	b.eq	40bb18 <ferror@plt+0xa578>  // b.none
  40baa8:	ldr	x9, [x19, #32]
  40baac:	cmp	x8, #0x2
  40bab0:	mov	w10, #0x2                   	// #2
  40bab4:	csel	x22, x8, x10, hi  // hi = pmore
  40bab8:	cmp	x22, x9
  40babc:	b.ls	40bad8 <ferror@plt+0xa538>  // b.plast
  40bac0:	ldr	x0, [x19]
  40bac4:	lsl	x1, x22, #2
  40bac8:	bl	403000 <ferror@plt+0x1a60>
  40bacc:	mov	x9, x22
  40bad0:	str	x0, [x19]
  40bad4:	str	x22, [x19, #32]
  40bad8:	ldr	x8, [x21, #8]
  40badc:	cbz	x8, 40bbe4 <ferror@plt+0xa644>
  40bae0:	mov	w0, #0x1                   	// #1
  40bae4:	mov	x1, xzr
  40bae8:	bl	402d44 <ferror@plt+0x17a4>
  40baec:	mov	w20, w0
  40baf0:	cbnz	w0, 40bd2c <ferror@plt+0xa78c>
  40baf4:	b	40bd1c <ferror@plt+0xa77c>
  40baf8:	ldp	q2, q0, [x20, #16]
  40bafc:	ldr	q1, [x20]
  40bb00:	cmp	x20, x1
  40bb04:	mov	x20, sp
  40bb08:	stp	q2, q0, [sp, #16]
  40bb0c:	str	q1, [sp]
  40bb10:	csel	x21, x20, x1, eq  // eq = none
  40bb14:	b	40bb2c <ferror@plt+0xa58c>
  40bb18:	ldp	q1, q0, [x1, #16]
  40bb1c:	ldr	q2, [x1]
  40bb20:	mov	x21, sp
  40bb24:	stp	q1, q0, [sp, #16]
  40bb28:	str	q2, [sp]
  40bb2c:	cmp	x8, #0x2
  40bb30:	mov	w9, #0x2                   	// #2
  40bb34:	csel	x22, x8, x9, hi  // hi = pmore
  40bb38:	lsl	x0, x22, #2
  40bb3c:	bl	402fe0 <ferror@plt+0x1a40>
  40bb40:	stp	xzr, x22, [x19, #24]
  40bb44:	strb	wzr, [x19, #40]
  40bb48:	stp	xzr, xzr, [x19, #8]
  40bb4c:	str	x0, [x19]
  40bb50:	ldr	x8, [x21, #8]
  40bb54:	cbz	x8, 40bb70 <ferror@plt+0xa5d0>
  40bb58:	mov	w0, #0x1                   	// #1
  40bb5c:	mov	x1, xzr
  40bb60:	bl	402d44 <ferror@plt+0x17a4>
  40bb64:	mov	w20, w0
  40bb68:	cbnz	w0, 40bcb8 <ferror@plt+0xa718>
  40bb6c:	b	40bca8 <ferror@plt+0xa708>
  40bb70:	cmp	x20, x19
  40bb74:	b.eq	40bbc4 <ferror@plt+0xa624>  // b.none
  40bb78:	ldr	x8, [x20, #24]
  40bb7c:	mov	w9, #0x2                   	// #2
  40bb80:	cmp	x8, #0x2
  40bb84:	csel	x23, x8, x9, hi  // hi = pmore
  40bb88:	cmp	x23, x22
  40bb8c:	b.ls	40bba4 <ferror@plt+0xa604>  // b.plast
  40bb90:	lsl	x1, x23, #2
  40bb94:	bl	403000 <ferror@plt+0x1a60>
  40bb98:	str	x0, [x19]
  40bb9c:	str	x23, [x19, #32]
  40bba0:	ldr	x8, [x20, #24]
  40bba4:	str	x8, [x19, #24]
  40bba8:	ldrb	w9, [x20, #40]
  40bbac:	lsl	x2, x8, #2
  40bbb0:	strb	w9, [x19, #40]
  40bbb4:	ldur	q0, [x20, #8]
  40bbb8:	stur	q0, [x19, #8]
  40bbbc:	ldr	x1, [x20]
  40bbc0:	bl	401250 <memcpy@plt>
  40bbc4:	ldrb	w8, [x21, #40]
  40bbc8:	cbz	w8, 40bc54 <ferror@plt+0xa6b4>
  40bbcc:	mov	w0, wzr
  40bbd0:	mov	x1, xzr
  40bbd4:	bl	402d44 <ferror@plt+0x17a4>
  40bbd8:	mov	w20, w0
  40bbdc:	cbnz	w0, 40bcb8 <ferror@plt+0xa718>
  40bbe0:	b	40bca8 <ferror@plt+0xa708>
  40bbe4:	ldr	x8, [x20, #24]
  40bbe8:	ldr	x0, [x19]
  40bbec:	mov	w10, #0x2                   	// #2
  40bbf0:	cmp	x8, #0x2
  40bbf4:	csel	x22, x8, x10, hi  // hi = pmore
  40bbf8:	cmp	x22, x9
  40bbfc:	b.ls	40bc14 <ferror@plt+0xa674>  // b.plast
  40bc00:	lsl	x1, x22, #2
  40bc04:	bl	403000 <ferror@plt+0x1a60>
  40bc08:	str	x0, [x19]
  40bc0c:	str	x22, [x19, #32]
  40bc10:	ldr	x8, [x20, #24]
  40bc14:	str	x8, [x19, #24]
  40bc18:	ldrb	w9, [x20, #40]
  40bc1c:	lsl	x2, x8, #2
  40bc20:	strb	w9, [x19, #40]
  40bc24:	ldur	q0, [x20, #8]
  40bc28:	stur	q0, [x19, #8]
  40bc2c:	ldr	x1, [x20]
  40bc30:	bl	401250 <memcpy@plt>
  40bc34:	ldrb	w8, [x21, #40]
  40bc38:	cbz	w8, 40bcc4 <ferror@plt+0xa724>
  40bc3c:	mov	w0, wzr
  40bc40:	mov	x1, xzr
  40bc44:	bl	402d44 <ferror@plt+0x17a4>
  40bc48:	mov	w20, w0
  40bc4c:	cbnz	w0, 40bd2c <ferror@plt+0xa78c>
  40bc50:	b	40bd1c <ferror@plt+0xa77c>
  40bc54:	ldr	x10, [x21, #24]
  40bc58:	ldr	x8, [x21, #8]
  40bc5c:	mov	w9, #0xca00                	// #51712
  40bc60:	mov	x1, xzr
  40bc64:	movk	w9, #0x3b9a, lsl #16
  40bc68:	cmp	x10, x8
  40bc6c:	b.ls	40bcac <ferror@plt+0xa70c>  // b.plast
  40bc70:	umulh	x11, x1, x9
  40bc74:	cbnz	x11, 40bc94 <ferror@plt+0xa6f4>
  40bc78:	ldr	x11, [x21]
  40bc7c:	mul	x12, x1, x9
  40bc80:	add	x11, x11, x10, lsl #2
  40bc84:	ldursw	x11, [x11, #-4]
  40bc88:	sub	x10, x10, #0x1
  40bc8c:	adds	x1, x12, x11
  40bc90:	b.cc	40bc68 <ferror@plt+0xa6c8>  // b.lo, b.ul, b.last
  40bc94:	mov	w0, #0x2                   	// #2
  40bc98:	mov	x1, xzr
  40bc9c:	bl	402d44 <ferror@plt+0x17a4>
  40bca0:	mov	w20, w0
  40bca4:	cbnz	w0, 40bcb8 <ferror@plt+0xa718>
  40bca8:	mov	x1, xzr
  40bcac:	mov	x0, x19
  40bcb0:	bl	40c660 <ferror@plt+0xb0c0>
  40bcb4:	mov	w20, w0
  40bcb8:	ldr	x0, [sp]
  40bcbc:	bl	401480 <free@plt>
  40bcc0:	b	40bd2c <ferror@plt+0xa78c>
  40bcc4:	ldr	x10, [x21, #24]
  40bcc8:	ldr	x8, [x21, #8]
  40bccc:	mov	w9, #0xca00                	// #51712
  40bcd0:	mov	x1, xzr
  40bcd4:	movk	w9, #0x3b9a, lsl #16
  40bcd8:	cmp	x10, x8
  40bcdc:	b.ls	40bd20 <ferror@plt+0xa780>  // b.plast
  40bce0:	umulh	x11, x1, x9
  40bce4:	cmp	xzr, x11
  40bce8:	b.ne	40bd08 <ferror@plt+0xa768>  // b.any
  40bcec:	ldr	x11, [x21]
  40bcf0:	mul	x12, x1, x9
  40bcf4:	add	x11, x11, x10, lsl #2
  40bcf8:	ldursw	x11, [x11, #-4]
  40bcfc:	sub	x10, x10, #0x1
  40bd00:	adds	x1, x12, x11
  40bd04:	b.cc	40bcd8 <ferror@plt+0xa738>  // b.lo, b.ul, b.last
  40bd08:	mov	w0, #0x2                   	// #2
  40bd0c:	mov	x1, xzr
  40bd10:	bl	402d44 <ferror@plt+0x17a4>
  40bd14:	mov	w20, w0
  40bd18:	cbnz	w0, 40bd2c <ferror@plt+0xa78c>
  40bd1c:	mov	x1, xzr
  40bd20:	mov	x0, x19
  40bd24:	bl	40c660 <ferror@plt+0xb0c0>
  40bd28:	mov	w20, w0
  40bd2c:	mov	w0, w20
  40bd30:	ldp	x20, x19, [sp, #96]
  40bd34:	ldp	x22, x21, [sp, #80]
  40bd38:	ldr	x23, [sp, #64]
  40bd3c:	ldp	x29, x30, [sp, #48]
  40bd40:	add	sp, sp, #0x70
  40bd44:	ret
  40bd48:	sub	sp, sp, #0x70
  40bd4c:	stp	x29, x30, [sp, #48]
  40bd50:	stp	x22, x21, [sp, #80]
  40bd54:	stp	x20, x19, [sp, #96]
  40bd58:	ldr	x8, [x0, #24]
  40bd5c:	ldr	x9, [x1, #24]
  40bd60:	ldr	x10, [x0, #8]
  40bd64:	ldr	x11, [x1, #8]
  40bd68:	mov	x19, x2
  40bd6c:	add	x8, x9, x8
  40bd70:	sub	x8, x8, x10
  40bd74:	mov	x20, x0
  40bd78:	cmp	x2, x0
  40bd7c:	sub	x8, x8, x11
  40bd80:	str	x23, [sp, #64]
  40bd84:	add	x29, sp, #0x30
  40bd88:	b.eq	40bdec <ferror@plt+0xa84c>  // b.none
  40bd8c:	cmp	x19, x1
  40bd90:	mov	x9, sp
  40bd94:	csel	x21, x1, x9, ne  // ne = any
  40bd98:	b.eq	40be0c <ferror@plt+0xa86c>  // b.none
  40bd9c:	ldr	x9, [x19, #32]
  40bda0:	cmp	x8, #0x2
  40bda4:	mov	w10, #0x2                   	// #2
  40bda8:	csel	x22, x8, x10, hi  // hi = pmore
  40bdac:	cmp	x22, x9
  40bdb0:	b.ls	40bdcc <ferror@plt+0xa82c>  // b.plast
  40bdb4:	ldr	x0, [x19]
  40bdb8:	lsl	x1, x22, #2
  40bdbc:	bl	403000 <ferror@plt+0x1a60>
  40bdc0:	mov	x9, x22
  40bdc4:	str	x0, [x19]
  40bdc8:	str	x22, [x19, #32]
  40bdcc:	ldr	x8, [x21, #8]
  40bdd0:	cbz	x8, 40bed8 <ferror@plt+0xa938>
  40bdd4:	mov	w0, #0x1                   	// #1
  40bdd8:	mov	x1, xzr
  40bddc:	bl	402d44 <ferror@plt+0x17a4>
  40bde0:	mov	w20, w0
  40bde4:	cbnz	w0, 40bfc4 <ferror@plt+0xaa24>
  40bde8:	b	40c038 <ferror@plt+0xaa98>
  40bdec:	ldp	q2, q0, [x20, #16]
  40bdf0:	ldr	q1, [x20]
  40bdf4:	cmp	x20, x1
  40bdf8:	mov	x20, sp
  40bdfc:	stp	q2, q0, [sp, #16]
  40be00:	str	q1, [sp]
  40be04:	csel	x21, x20, x1, eq  // eq = none
  40be08:	b	40be20 <ferror@plt+0xa880>
  40be0c:	ldp	q1, q0, [x1, #16]
  40be10:	ldr	q2, [x1]
  40be14:	mov	x21, sp
  40be18:	stp	q1, q0, [sp, #16]
  40be1c:	str	q2, [sp]
  40be20:	cmp	x8, #0x2
  40be24:	mov	w9, #0x2                   	// #2
  40be28:	csel	x22, x8, x9, hi  // hi = pmore
  40be2c:	lsl	x0, x22, #2
  40be30:	bl	402fe0 <ferror@plt+0x1a40>
  40be34:	stp	xzr, x22, [x19, #24]
  40be38:	strb	wzr, [x19, #40]
  40be3c:	stp	xzr, xzr, [x19, #8]
  40be40:	str	x0, [x19]
  40be44:	ldr	x8, [x21, #8]
  40be48:	cbz	x8, 40be64 <ferror@plt+0xa8c4>
  40be4c:	mov	w0, #0x1                   	// #1
  40be50:	mov	x1, xzr
  40be54:	bl	402d44 <ferror@plt+0x17a4>
  40be58:	mov	w20, w0
  40be5c:	cbnz	w0, 40bfbc <ferror@plt+0xaa1c>
  40be60:	b	40bf9c <ferror@plt+0xa9fc>
  40be64:	cmp	x20, x19
  40be68:	b.eq	40beb8 <ferror@plt+0xa918>  // b.none
  40be6c:	ldr	x8, [x20, #24]
  40be70:	mov	w9, #0x2                   	// #2
  40be74:	cmp	x8, #0x2
  40be78:	csel	x23, x8, x9, hi  // hi = pmore
  40be7c:	cmp	x23, x22
  40be80:	b.ls	40be98 <ferror@plt+0xa8f8>  // b.plast
  40be84:	lsl	x1, x23, #2
  40be88:	bl	403000 <ferror@plt+0x1a60>
  40be8c:	str	x0, [x19]
  40be90:	str	x23, [x19, #32]
  40be94:	ldr	x8, [x20, #24]
  40be98:	str	x8, [x19, #24]
  40be9c:	ldrb	w9, [x20, #40]
  40bea0:	lsl	x2, x8, #2
  40bea4:	strb	w9, [x19, #40]
  40bea8:	ldur	q0, [x20, #8]
  40beac:	stur	q0, [x19, #8]
  40beb0:	ldr	x1, [x20]
  40beb4:	bl	401250 <memcpy@plt>
  40beb8:	ldrb	w8, [x21, #40]
  40bebc:	cbz	w8, 40bf48 <ferror@plt+0xa9a8>
  40bec0:	mov	w0, wzr
  40bec4:	mov	x1, xzr
  40bec8:	bl	402d44 <ferror@plt+0x17a4>
  40becc:	mov	w20, w0
  40bed0:	cbnz	w0, 40bfbc <ferror@plt+0xaa1c>
  40bed4:	b	40bf9c <ferror@plt+0xa9fc>
  40bed8:	ldr	x8, [x20, #24]
  40bedc:	ldr	x0, [x19]
  40bee0:	mov	w10, #0x2                   	// #2
  40bee4:	cmp	x8, #0x2
  40bee8:	csel	x22, x8, x10, hi  // hi = pmore
  40beec:	cmp	x22, x9
  40bef0:	b.ls	40bf08 <ferror@plt+0xa968>  // b.plast
  40bef4:	lsl	x1, x22, #2
  40bef8:	bl	403000 <ferror@plt+0x1a60>
  40befc:	str	x0, [x19]
  40bf00:	str	x22, [x19, #32]
  40bf04:	ldr	x8, [x20, #24]
  40bf08:	str	x8, [x19, #24]
  40bf0c:	ldrb	w9, [x20, #40]
  40bf10:	lsl	x2, x8, #2
  40bf14:	strb	w9, [x19, #40]
  40bf18:	ldur	q0, [x20, #8]
  40bf1c:	stur	q0, [x19, #8]
  40bf20:	ldr	x1, [x20]
  40bf24:	bl	401250 <memcpy@plt>
  40bf28:	ldrb	w8, [x21, #40]
  40bf2c:	cbz	w8, 40bfe0 <ferror@plt+0xaa40>
  40bf30:	mov	w0, wzr
  40bf34:	mov	x1, xzr
  40bf38:	bl	402d44 <ferror@plt+0x17a4>
  40bf3c:	mov	w20, w0
  40bf40:	cbnz	w0, 40bfc4 <ferror@plt+0xaa24>
  40bf44:	b	40c038 <ferror@plt+0xaa98>
  40bf48:	ldr	x10, [x21, #24]
  40bf4c:	ldr	x8, [x21, #8]
  40bf50:	mov	w9, #0xca00                	// #51712
  40bf54:	mov	x1, xzr
  40bf58:	movk	w9, #0x3b9a, lsl #16
  40bf5c:	cmp	x10, x8
  40bf60:	b.ls	40bfa0 <ferror@plt+0xaa00>  // b.plast
  40bf64:	umulh	x11, x1, x9
  40bf68:	cbnz	x11, 40bf88 <ferror@plt+0xa9e8>
  40bf6c:	ldr	x11, [x21]
  40bf70:	mul	x12, x1, x9
  40bf74:	add	x11, x11, x10, lsl #2
  40bf78:	ldursw	x11, [x11, #-4]
  40bf7c:	sub	x10, x10, #0x1
  40bf80:	adds	x1, x12, x11
  40bf84:	b.cc	40bf5c <ferror@plt+0xa9bc>  // b.lo, b.ul, b.last
  40bf88:	mov	w0, #0x2                   	// #2
  40bf8c:	mov	x1, xzr
  40bf90:	bl	402d44 <ferror@plt+0x17a4>
  40bf94:	mov	w20, w0
  40bf98:	cbnz	w0, 40bfbc <ferror@plt+0xaa1c>
  40bf9c:	mov	x1, xzr
  40bfa0:	ldr	x8, [x19, #24]
  40bfa4:	cbz	x8, 40bfb8 <ferror@plt+0xaa18>
  40bfa8:	mov	x0, x19
  40bfac:	bl	40d5c8 <ferror@plt+0xc028>
  40bfb0:	mov	w20, w0
  40bfb4:	b	40bfbc <ferror@plt+0xaa1c>
  40bfb8:	mov	w20, wzr
  40bfbc:	ldr	x0, [sp]
  40bfc0:	bl	401480 <free@plt>
  40bfc4:	mov	w0, w20
  40bfc8:	ldp	x20, x19, [sp, #96]
  40bfcc:	ldp	x22, x21, [sp, #80]
  40bfd0:	ldr	x23, [sp, #64]
  40bfd4:	ldp	x29, x30, [sp, #48]
  40bfd8:	add	sp, sp, #0x70
  40bfdc:	ret
  40bfe0:	ldr	x10, [x21, #24]
  40bfe4:	ldr	x8, [x21, #8]
  40bfe8:	mov	w9, #0xca00                	// #51712
  40bfec:	mov	x1, xzr
  40bff0:	movk	w9, #0x3b9a, lsl #16
  40bff4:	cmp	x10, x8
  40bff8:	b.ls	40c03c <ferror@plt+0xaa9c>  // b.plast
  40bffc:	umulh	x11, x1, x9
  40c000:	cmp	xzr, x11
  40c004:	b.ne	40c024 <ferror@plt+0xaa84>  // b.any
  40c008:	ldr	x11, [x21]
  40c00c:	mul	x12, x1, x9
  40c010:	add	x11, x11, x10, lsl #2
  40c014:	ldursw	x11, [x11, #-4]
  40c018:	sub	x10, x10, #0x1
  40c01c:	adds	x1, x12, x11
  40c020:	b.cc	40bff4 <ferror@plt+0xaa54>  // b.lo, b.ul, b.last
  40c024:	mov	w0, #0x2                   	// #2
  40c028:	mov	x1, xzr
  40c02c:	bl	402d44 <ferror@plt+0x17a4>
  40c030:	mov	w20, w0
  40c034:	cbnz	w0, 40bfc4 <ferror@plt+0xaa24>
  40c038:	mov	x1, xzr
  40c03c:	ldr	x8, [x19, #24]
  40c040:	cbz	x8, 40c054 <ferror@plt+0xaab4>
  40c044:	mov	x0, x19
  40c048:	bl	40d5c8 <ferror@plt+0xc028>
  40c04c:	mov	w20, w0
  40c050:	b	40bfc4 <ferror@plt+0xaa24>
  40c054:	mov	w20, wzr
  40c058:	b	40bfc4 <ferror@plt+0xaa24>
  40c05c:	sub	sp, sp, #0x170
  40c060:	ldrb	w8, [x0, #40]
  40c064:	stp	x29, x30, [sp, #272]
  40c068:	stp	x28, x27, [sp, #288]
  40c06c:	stp	x26, x25, [sp, #304]
  40c070:	stp	x24, x23, [sp, #320]
  40c074:	stp	x22, x21, [sp, #336]
  40c078:	stp	x20, x19, [sp, #352]
  40c07c:	add	x29, sp, #0x110
  40c080:	cbz	w8, 40c098 <ferror@plt+0xaaf8>
  40c084:	mov	w0, wzr
  40c088:	mov	x1, xzr
  40c08c:	bl	402d44 <ferror@plt+0x17a4>
  40c090:	mov	w23, w0
  40c094:	b	40c4e4 <ferror@plt+0xaf44>
  40c098:	ldp	x8, x22, [x0, #16]
  40c09c:	mov	x21, x0
  40c0a0:	mov	x19, x1
  40c0a4:	cmp	x8, x2
  40c0a8:	csel	x20, x8, x2, hi  // hi = pmore
  40c0ac:	cbz	x22, 40c0f4 <ferror@plt+0xab54>
  40c0b0:	ldr	x8, [x21, #8]
  40c0b4:	sub	x8, x22, x8
  40c0b8:	adds	x8, x8, x8, lsl #3
  40c0bc:	b.eq	40c0f4 <ferror@plt+0xab54>  // b.none
  40c0c0:	ldr	x9, [x21]
  40c0c4:	add	x9, x9, x22, lsl #2
  40c0c8:	ldursw	x10, [x9, #-4]
  40c0cc:	cbz	w10, 40c0fc <ferror@plt+0xab5c>
  40c0d0:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  40c0d4:	mov	x9, xzr
  40c0d8:	movk	x11, #0xcccd
  40c0dc:	umulh	x12, x10, x11
  40c0e0:	cmp	x10, #0x9
  40c0e4:	lsr	x10, x12, #3
  40c0e8:	add	x9, x9, #0x1
  40c0ec:	b.hi	40c0dc <ferror@plt+0xab3c>  // b.pmore
  40c0f0:	b	40c100 <ferror@plt+0xab60>
  40c0f4:	mov	x0, xzr
  40c0f8:	b	40c108 <ferror@plt+0xab68>
  40c0fc:	mov	x9, xzr
  40c100:	add	x8, x8, x9
  40c104:	sub	x0, x8, #0x9
  40c108:	mov	w1, #0x1                   	// #1
  40c10c:	bl	402fb0 <ferror@plt+0x1a10>
  40c110:	mov	x23, x0
  40c114:	mov	w1, #0x8                   	// #8
  40c118:	mov	x0, x20
  40c11c:	bl	402fb0 <ferror@plt+0x1a10>
  40c120:	mov	x8, #0xe38f                	// #58255
  40c124:	movk	x8, #0x8e38, lsl #16
  40c128:	ldr	x25, [x21, #8]
  40c12c:	movk	x8, #0x38e3, lsl #32
  40c130:	movk	x8, #0xe38e, lsl #48
  40c134:	umulh	x8, x0, x8
  40c138:	lsr	x8, x8, #3
  40c13c:	cmp	x8, x25
  40c140:	csel	x0, x8, x25, hi  // hi = pmore
  40c144:	lsr	x1, x23, #1
  40c148:	bl	402fb0 <ferror@plt+0x1a10>
  40c14c:	mov	w1, #0x1                   	// #1
  40c150:	bl	402fb0 <ferror@plt+0x1a10>
  40c154:	cmp	x0, #0x2
  40c158:	mov	w8, #0x2                   	// #2
  40c15c:	csel	x24, x0, x8, hi  // hi = pmore
  40c160:	lsl	x0, x24, #2
  40c164:	bl	402fe0 <ferror@plt+0x1a40>
  40c168:	mov	x27, x19
  40c16c:	str	x0, [x19]
  40c170:	stp	xzr, x24, [x19, #24]
  40c174:	cmp	x22, #0x1
  40c178:	str	xzr, [x27, #8]!
  40c17c:	strb	wzr, [x19, #40]
  40c180:	str	xzr, [x19, #16]
  40c184:	b.eq	40c1a0 <ferror@plt+0xac00>  // b.none
  40c188:	cbnz	x22, 40c208 <ferror@plt+0xac68>
  40c18c:	mov	w23, wzr
  40c190:	stp	xzr, x20, [x19, #8]
  40c194:	str	xzr, [x19, #24]
  40c198:	strb	wzr, [x19, #40]
  40c19c:	b	40c4e4 <ferror@plt+0xaf44>
  40c1a0:	cbnz	x25, 40c208 <ferror@plt+0xac68>
  40c1a4:	ldr	x8, [x21]
  40c1a8:	ldr	w8, [x8]
  40c1ac:	cmp	w8, #0x1
  40c1b0:	b.ne	40c208 <ferror@plt+0xac68>  // b.any
  40c1b4:	mov	x23, x0
  40c1b8:	mov	w8, #0x1                   	// #1
  40c1bc:	strb	wzr, [x19, #40]
  40c1c0:	stp	xzr, xzr, [x27]
  40c1c4:	str	x8, [x19, #24]
  40c1c8:	str	w8, [x0]
  40c1cc:	cbz	x20, 40c508 <ferror@plt+0xaf68>
  40c1d0:	mov	w1, #0x8                   	// #8
  40c1d4:	mov	x0, x20
  40c1d8:	bl	402fb0 <ferror@plt+0x1a10>
  40c1dc:	mov	x8, #0xe38f                	// #58255
  40c1e0:	movk	x8, #0x8e38, lsl #16
  40c1e4:	movk	x8, #0x38e3, lsl #32
  40c1e8:	movk	x8, #0xe38e, lsl #48
  40c1ec:	umulh	x8, x0, x8
  40c1f0:	cmp	x0, #0x9
  40c1f4:	lsr	x21, x8, #3
  40c1f8:	b.cs	40c510 <ferror@plt+0xaf70>  // b.hs, b.nlast
  40c1fc:	mov	x25, xzr
  40c200:	mov	w24, #0x1                   	// #1
  40c204:	b	40c62c <ferror@plt+0xb08c>
  40c208:	mov	w1, #0x8                   	// #8
  40c20c:	mov	x0, x20
  40c210:	sub	x26, x29, #0x68
  40c214:	str	x20, [sp, #8]
  40c218:	bl	402fb0 <ferror@plt+0x1a10>
  40c21c:	mov	x8, #0xe38f                	// #58255
  40c220:	movk	x8, #0x8e38, lsl #16
  40c224:	movk	x8, #0x38e3, lsl #32
  40c228:	movk	x8, #0xe38e, lsl #48
  40c22c:	umulh	x8, x0, x8
  40c230:	lsr	x8, x8, #3
  40c234:	cmp	x8, x25
  40c238:	csel	x1, x8, x25, hi  // hi = pmore
  40c23c:	mov	x0, x22
  40c240:	bl	402fb0 <ferror@plt+0x1a10>
  40c244:	cmp	x0, #0x2
  40c248:	mov	w8, #0x2                   	// #2
  40c24c:	csel	x28, x0, x8, hi  // hi = pmore
  40c250:	lsl	x24, x28, #2
  40c254:	mov	x0, x24
  40c258:	bl	402fe0 <ferror@plt+0x1a40>
  40c25c:	mov	x23, x0
  40c260:	str	x0, [x26, #48]
  40c264:	mov	x0, x24
  40c268:	str	x28, [x26, #80]
  40c26c:	stp	xzr, xzr, [x26, #56]
  40c270:	bl	402fe0 <ferror@plt+0x1a40>
  40c274:	add	x8, sp, #0x14
  40c278:	str	x8, [sp, #120]
  40c27c:	mov	w8, #0x6500                	// #25856
  40c280:	mov	w20, #0x1                   	// #1
  40c284:	stp	x0, xzr, [x26]
  40c288:	movk	w8, #0x1dcd, lsl #16
  40c28c:	dup	v0.2d, x20
  40c290:	mov	x0, x24
  40c294:	stp	xzr, x28, [x26, #24]
  40c298:	sturb	wzr, [x29, #-64]
  40c29c:	str	xzr, [x26, #16]
  40c2a0:	strb	wzr, [sp, #160]
  40c2a4:	str	w8, [sp, #20]
  40c2a8:	stp	q0, q0, [sp, #128]
  40c2ac:	bl	402fe0 <ferror@plt+0x1a40>
  40c2b0:	stp	x0, xzr, [sp, #72]
  40c2b4:	mov	x0, x24
  40c2b8:	stp	xzr, x28, [sp, #96]
  40c2bc:	strb	wzr, [sp, #112]
  40c2c0:	str	xzr, [sp, #88]
  40c2c4:	bl	402fe0 <ferror@plt+0x1a40>
  40c2c8:	sub	x8, x22, x25
  40c2cc:	adds	x8, x8, x8, lsl #3
  40c2d0:	stp	xzr, x28, [sp, #48]
  40c2d4:	strb	wzr, [sp, #64]
  40c2d8:	stp	x0, xzr, [sp, #24]
  40c2dc:	str	xzr, [sp, #40]
  40c2e0:	sturb	wzr, [x29, #-16]
  40c2e4:	stp	xzr, xzr, [x26, #56]
  40c2e8:	str	x20, [x26, #72]
  40c2ec:	str	w20, [x23]
  40c2f0:	b.eq	40c374 <ferror@plt+0xadd4>  // b.none
  40c2f4:	ldr	x9, [x21]
  40c2f8:	add	x9, x9, x22, lsl #2
  40c2fc:	ldursw	x10, [x9, #-4]
  40c300:	cbz	w10, 40c334 <ferror@plt+0xad94>
  40c304:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  40c308:	mov	x9, xzr
  40c30c:	movk	x11, #0xcccd
  40c310:	umulh	x12, x10, x11
  40c314:	cmp	x10, #0x9
  40c318:	lsr	x10, x12, #3
  40c31c:	add	x9, x9, #0x1
  40c320:	b.hi	40c310 <ferror@plt+0xad70>  // b.pmore
  40c324:	add	x8, x8, x9
  40c328:	subs	x8, x8, #0x9
  40c32c:	b.ne	40c344 <ferror@plt+0xada4>  // b.any
  40c330:	b	40c374 <ferror@plt+0xadd4>
  40c334:	mov	x9, xzr
  40c338:	add	x8, x8, x9
  40c33c:	subs	x8, x8, #0x9
  40c340:	b.eq	40c374 <ferror@plt+0xadd4>  // b.none
  40c344:	orr	x11, x8, #0xfffffffffffffffe
  40c348:	tst	x8, #0x1
  40c34c:	mov	w9, #0x2                   	// #2
  40c350:	mov	w10, #0x6                   	// #6
  40c354:	add	x8, x11, x8
  40c358:	csel	w9, w10, w9, eq  // eq = none
  40c35c:	lsr	x1, x8, #1
  40c360:	sub	x0, x29, #0x38
  40c364:	str	w9, [x23]
  40c368:	bl	40c660 <ferror@plt+0xb0c0>
  40c36c:	mov	w23, w0
  40c370:	cbnz	w0, 40c4bc <ferror@plt+0xaf1c>
  40c374:	ldr	x20, [sp, #8]
  40c378:	sub	x8, x29, #0x38
  40c37c:	sub	x22, x29, #0x38
  40c380:	sub	x10, x29, #0x68
  40c384:	add	x24, x20, #0xb
  40c388:	adrp	x28, 42e000 <ferror@plt+0x2ca60>
  40c38c:	stp	xzr, xzr, [x8, #8]!
  40c390:	ldr	x8, [x28, #584]
  40c394:	ldr	w11, [x8, #1128]
  40c398:	ldr	w9, [x8, #1132]
  40c39c:	cmp	w11, w9
  40c3a0:	b.ne	40c414 <ferror@plt+0xae74>  // b.any
  40c3a4:	mov	x0, x10
  40c3a8:	mov	x1, x22
  40c3ac:	mov	x25, x10
  40c3b0:	bl	404940 <ferror@plt+0x33a0>
  40c3b4:	cbz	x0, 40c40c <ferror@plt+0xae6c>
  40c3b8:	add	x2, sp, #0x48
  40c3bc:	mov	x0, x21
  40c3c0:	mov	x1, x22
  40c3c4:	mov	x3, x24
  40c3c8:	bl	409358 <ferror@plt+0x7db8>
  40c3cc:	cbnz	w0, 40c404 <ferror@plt+0xae64>
  40c3d0:	add	x1, sp, #0x48
  40c3d4:	add	x2, sp, #0x18
  40c3d8:	mov	x0, x22
  40c3dc:	bl	4073f8 <ferror@plt+0x5e58>
  40c3e0:	cbnz	w0, 40c404 <ferror@plt+0xae64>
  40c3e4:	add	x0, sp, #0x18
  40c3e8:	add	x1, sp, #0x78
  40c3ec:	mov	x2, x25
  40c3f0:	mov	x3, x24
  40c3f4:	bl	407e18 <ferror@plt+0x6878>
  40c3f8:	mov	x10, x22
  40c3fc:	mov	x22, x25
  40c400:	cbz	w0, 40c390 <ferror@plt+0xadf0>
  40c404:	mov	w23, w0
  40c408:	b	40c4bc <ferror@plt+0xaf1c>
  40c40c:	ldr	x8, [x28, #584]
  40c410:	ldr	w9, [x8, #1132]
  40c414:	ldr	w8, [x8, #1128]
  40c418:	cmp	w8, w9
  40c41c:	b.ne	40c4b8 <ferror@plt+0xaf18>  // b.any
  40c420:	cmp	x22, x19
  40c424:	b.eq	40c47c <ferror@plt+0xaedc>  // b.none
  40c428:	ldr	x8, [x22, #24]
  40c42c:	ldr	x10, [x19, #32]
  40c430:	ldr	x0, [x19]
  40c434:	mov	w9, #0x2                   	// #2
  40c438:	cmp	x8, #0x2
  40c43c:	csel	x21, x8, x9, hi  // hi = pmore
  40c440:	cmp	x21, x10
  40c444:	b.ls	40c45c <ferror@plt+0xaebc>  // b.plast
  40c448:	lsl	x1, x21, #2
  40c44c:	bl	403000 <ferror@plt+0x1a60>
  40c450:	ldr	x8, [x22, #24]
  40c454:	str	x0, [x19]
  40c458:	str	x21, [x19, #32]
  40c45c:	ldrb	w9, [x22, #40]
  40c460:	ldur	q0, [x22, #8]
  40c464:	ldr	x1, [x22]
  40c468:	lsl	x2, x8, #2
  40c46c:	str	x8, [x19, #24]
  40c470:	strb	w9, [x19, #40]
  40c474:	stur	q0, [x19, #8]
  40c478:	bl	401250 <memcpy@plt>
  40c47c:	ldr	x8, [x19, #16]
  40c480:	cmp	x8, x20
  40c484:	b.ls	40c658 <ferror@plt+0xb0b8>  // b.plast
  40c488:	ldr	x21, [x27]
  40c48c:	cbz	x21, 40c55c <ferror@plt+0xafbc>
  40c490:	mov	w1, #0x8                   	// #8
  40c494:	mov	x0, x20
  40c498:	bl	402fb0 <ferror@plt+0x1a10>
  40c49c:	mov	x8, #0xe38f                	// #58255
  40c4a0:	movk	x8, #0x8e38, lsl #16
  40c4a4:	movk	x8, #0x38e3, lsl #32
  40c4a8:	movk	x8, #0xe38e, lsl #48
  40c4ac:	umulh	x8, x0, x8
  40c4b0:	sub	x8, x21, x8, lsr #3
  40c4b4:	b	40c560 <ferror@plt+0xafc0>
  40c4b8:	mov	w23, #0x8                   	// #8
  40c4bc:	ldr	x0, [x19]
  40c4c0:	bl	401480 <free@plt>
  40c4c4:	ldr	x0, [sp, #24]
  40c4c8:	bl	401480 <free@plt>
  40c4cc:	ldr	x0, [sp, #72]
  40c4d0:	bl	401480 <free@plt>
  40c4d4:	ldr	x0, [x26]
  40c4d8:	bl	401480 <free@plt>
  40c4dc:	ldr	x0, [x26, #48]
  40c4e0:	bl	401480 <free@plt>
  40c4e4:	mov	w0, w23
  40c4e8:	ldp	x20, x19, [sp, #352]
  40c4ec:	ldp	x22, x21, [sp, #336]
  40c4f0:	ldp	x24, x23, [sp, #320]
  40c4f4:	ldp	x26, x25, [sp, #304]
  40c4f8:	ldp	x28, x27, [sp, #288]
  40c4fc:	ldp	x29, x30, [sp, #272]
  40c500:	add	sp, sp, #0x170
  40c504:	ret
  40c508:	mov	w23, wzr
  40c50c:	b	40c4e4 <ferror@plt+0xaf44>
  40c510:	mov	w0, #0x1                   	// #1
  40c514:	mov	x1, x21
  40c518:	mov	w24, #0x1                   	// #1
  40c51c:	bl	402fb0 <ferror@plt+0x1a10>
  40c520:	ldr	x8, [x19, #32]
  40c524:	cmp	x0, #0x2
  40c528:	mov	w9, #0x2                   	// #2
  40c52c:	csel	x22, x0, x9, hi  // hi = pmore
  40c530:	cmp	x22, x8
  40c534:	b.ls	40c5fc <ferror@plt+0xb05c>  // b.plast
  40c538:	ldr	x0, [x19]
  40c53c:	lsl	x1, x22, #2
  40c540:	bl	403000 <ferror@plt+0x1a60>
  40c544:	ldp	x26, x24, [x19, #16]
  40c548:	ldr	x25, [x19, #8]
  40c54c:	mov	x23, x0
  40c550:	str	x0, [x19]
  40c554:	str	x22, [x19, #32]
  40c558:	b	40c604 <ferror@plt+0xb064>
  40c55c:	mov	x8, xzr
  40c560:	ldr	x9, [x19, #24]
  40c564:	sub	x22, x21, x8
  40c568:	stp	x22, x20, [x19, #8]
  40c56c:	cbz	x9, 40c658 <ferror@plt+0xb0b8>
  40c570:	mov	x10, #0xe38f                	// #58255
  40c574:	movk	x10, #0x8e38, lsl #16
  40c578:	movk	x10, #0x38e3, lsl #32
  40c57c:	movk	x10, #0xe38e, lsl #48
  40c580:	sub	x23, x9, x8
  40c584:	ldr	x21, [x19]
  40c588:	umulh	x9, x20, x10
  40c58c:	lsr	x9, x9, #3
  40c590:	add	x9, x9, x9, lsl #3
  40c594:	mov	w11, #0x9                   	// #9
  40c598:	subs	x9, x20, x9
  40c59c:	add	x1, x21, x8, lsl #2
  40c5a0:	sub	x8, x11, x9
  40c5a4:	lsl	x2, x23, #2
  40c5a8:	mov	x0, x21
  40c5ac:	str	x23, [x19, #24]
  40c5b0:	csel	x20, xzr, x8, eq  // eq = none
  40c5b4:	bl	401260 <memmove@plt>
  40c5b8:	cbz	x23, 40c5ec <ferror@plt+0xb04c>
  40c5bc:	adrp	x8, 419000 <ferror@plt+0x17a60>
  40c5c0:	add	x8, x8, #0xfd8
  40c5c4:	ldr	x8, [x8, x20, lsl #3]
  40c5c8:	ldr	w9, [x21]
  40c5cc:	sdiv	w9, w9, w8
  40c5d0:	mul	w8, w9, w8
  40c5d4:	str	w8, [x21], #-4
  40c5d8:	ldr	w8, [x21, x23, lsl #2]
  40c5dc:	cbnz	w8, 40c644 <ferror@plt+0xb0a4>
  40c5e0:	sub	x23, x23, #0x1
  40c5e4:	str	x23, [x19, #24]
  40c5e8:	cbnz	x23, 40c5d8 <ferror@plt+0xb038>
  40c5ec:	mov	w23, wzr
  40c5f0:	strb	wzr, [x19, #40]
  40c5f4:	str	xzr, [x19, #8]
  40c5f8:	b	40c4c4 <ferror@plt+0xaf24>
  40c5fc:	mov	x26, xzr
  40c600:	mov	x25, xzr
  40c604:	lsl	x22, x21, #2
  40c608:	add	x0, x23, x22
  40c60c:	lsl	x2, x24, #2
  40c610:	mov	x1, x23
  40c614:	bl	401260 <memmove@plt>
  40c618:	mov	x0, x23
  40c61c:	mov	w1, wzr
  40c620:	mov	x2, x22
  40c624:	bl	401360 <memset@plt>
  40c628:	add	x20, x26, x20
  40c62c:	add	x8, x25, x21
  40c630:	add	x9, x24, x21
  40c634:	mov	w23, wzr
  40c638:	stp	x8, x20, [x19, #8]
  40c63c:	str	x9, [x19, #24]
  40c640:	b	40c4e4 <ferror@plt+0xaf44>
  40c644:	cmp	x23, x22
  40c648:	b.cs	40c658 <ferror@plt+0xb0b8>  // b.hs, b.nlast
  40c64c:	mov	w23, wzr
  40c650:	str	x22, [x19, #24]
  40c654:	b	40c4c4 <ferror@plt+0xaf24>
  40c658:	mov	w23, wzr
  40c65c:	b	40c4c4 <ferror@plt+0xaf24>
  40c660:	stp	x29, x30, [sp, #-80]!
  40c664:	stp	x26, x25, [sp, #16]
  40c668:	stp	x24, x23, [sp, #32]
  40c66c:	stp	x22, x21, [sp, #48]
  40c670:	stp	x20, x19, [sp, #64]
  40c674:	mov	x29, sp
  40c678:	cbz	x1, 40c718 <ferror@plt+0xb178>
  40c67c:	ldr	x26, [x0, #16]
  40c680:	mov	x21, x1
  40c684:	mov	x19, x0
  40c688:	cmp	x26, x1
  40c68c:	b.cs	40c720 <ferror@plt+0xb180>  // b.hs, b.nlast
  40c690:	sub	x0, x21, x26
  40c694:	mov	w1, #0x8                   	// #8
  40c698:	bl	402fb0 <ferror@plt+0x1a10>
  40c69c:	mov	x8, #0xe38f                	// #58255
  40c6a0:	ldr	x20, [x19, #24]
  40c6a4:	movk	x8, #0x8e38, lsl #16
  40c6a8:	movk	x8, #0x38e3, lsl #32
  40c6ac:	movk	x8, #0xe38e, lsl #48
  40c6b0:	umulh	x8, x0, x8
  40c6b4:	lsr	x0, x8, #3
  40c6b8:	mov	x1, x20
  40c6bc:	bl	402fb0 <ferror@plt+0x1a10>
  40c6c0:	cmn	x0, #0x1
  40c6c4:	b.eq	40c73c <ferror@plt+0xb19c>  // b.none
  40c6c8:	cbz	x20, 40c728 <ferror@plt+0xb188>
  40c6cc:	mov	x22, #0xe38f                	// #58255
  40c6d0:	movk	x22, #0x8e38, lsl #16
  40c6d4:	movk	x22, #0x38e3, lsl #32
  40c6d8:	movk	x22, #0xe38e, lsl #48
  40c6dc:	umulh	x8, x21, x22
  40c6e0:	lsr	x8, x8, #3
  40c6e4:	add	x8, x8, x8, lsl #3
  40c6e8:	mov	w1, #0x8                   	// #8
  40c6ec:	mov	x0, x21
  40c6f0:	sub	x25, x21, x8
  40c6f4:	bl	402fb0 <ferror@plt+0x1a10>
  40c6f8:	umulh	x8, x0, x22
  40c6fc:	lsr	x22, x8, #3
  40c700:	cbz	x26, 40c710 <ferror@plt+0xb170>
  40c704:	ldr	x8, [x19, #8]
  40c708:	subs	x22, x22, x8
  40c70c:	b.ls	40c75c <ferror@plt+0xb1bc>  // b.plast
  40c710:	cbnz	x22, 40c7a0 <ferror@plt+0xb200>
  40c714:	b	40c810 <ferror@plt+0xb270>
  40c718:	mov	w0, wzr
  40c71c:	b	40c940 <ferror@plt+0xb3a0>
  40c720:	ldr	x20, [x19, #24]
  40c724:	cbnz	x20, 40c6cc <ferror@plt+0xb12c>
  40c728:	subs	x8, x26, x21
  40c72c:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  40c730:	mov	w0, wzr
  40c734:	str	x8, [x19, #16]
  40c738:	b	40c940 <ferror@plt+0xb3a0>
  40c73c:	ldp	x20, x19, [sp, #64]
  40c740:	ldp	x22, x21, [sp, #48]
  40c744:	ldp	x24, x23, [sp, #32]
  40c748:	ldp	x26, x25, [sp, #16]
  40c74c:	mov	w0, #0x2                   	// #2
  40c750:	mov	x1, xzr
  40c754:	ldp	x29, x30, [sp], #80
  40c758:	b	402d44 <ferror@plt+0x17a4>
  40c75c:	mov	x8, #0xe38f                	// #58255
  40c760:	movk	x8, #0x8e38, lsl #16
  40c764:	movk	x8, #0x38e3, lsl #32
  40c768:	movk	x8, #0xe38e, lsl #48
  40c76c:	umulh	x8, x26, x8
  40c770:	lsr	x8, x8, #3
  40c774:	add	x8, x8, x8, lsl #3
  40c778:	mov	w9, #0x9                   	// #9
  40c77c:	subs	x8, x26, x8
  40c780:	sub	x10, x9, x25
  40c784:	csel	x8, x9, x8, eq  // eq = none
  40c788:	cmp	x25, #0x0
  40c78c:	csel	x9, x10, xzr, ne  // ne = any
  40c790:	add	x8, x8, x9
  40c794:	cmp	x8, #0x9
  40c798:	b.ls	40c810 <ferror@plt+0xb270>  // b.plast
  40c79c:	mov	w22, #0x1                   	// #1
  40c7a0:	mov	x0, x20
  40c7a4:	mov	x1, x22
  40c7a8:	bl	402fb0 <ferror@plt+0x1a10>
  40c7ac:	ldr	x8, [x19, #32]
  40c7b0:	cmp	x0, #0x2
  40c7b4:	mov	w9, #0x2                   	// #2
  40c7b8:	csel	x24, x0, x9, hi  // hi = pmore
  40c7bc:	cmp	x24, x8
  40c7c0:	b.ls	40c7e0 <ferror@plt+0xb240>  // b.plast
  40c7c4:	ldr	x0, [x19]
  40c7c8:	lsl	x1, x24, #2
  40c7cc:	bl	403000 <ferror@plt+0x1a60>
  40c7d0:	mov	x23, x0
  40c7d4:	str	x0, [x19]
  40c7d8:	str	x24, [x19, #32]
  40c7dc:	b	40c7e4 <ferror@plt+0xb244>
  40c7e0:	ldr	x23, [x19]
  40c7e4:	lsl	x24, x22, #2
  40c7e8:	add	x0, x23, x24
  40c7ec:	lsl	x2, x20, #2
  40c7f0:	mov	x1, x23
  40c7f4:	bl	401260 <memmove@plt>
  40c7f8:	mov	x0, x23
  40c7fc:	mov	w1, wzr
  40c800:	mov	x2, x24
  40c804:	bl	401360 <memset@plt>
  40c808:	add	x20, x22, x20
  40c80c:	str	x20, [x19, #24]
  40c810:	subs	x0, x26, x21
  40c814:	b.cs	40c834 <ferror@plt+0xb294>  // b.hs, b.nlast
  40c818:	mov	x8, xzr
  40c81c:	stp	xzr, xzr, [x19, #8]
  40c820:	adrp	x9, 42e000 <ferror@plt+0x2ca60>
  40c824:	cbnz	x25, 40c864 <ferror@plt+0xb2c4>
  40c828:	mov	w10, wzr
  40c82c:	cbnz	x20, 40c8f0 <ferror@plt+0xb350>
  40c830:	b	40c90c <ferror@plt+0xb36c>
  40c834:	mov	w1, #0x8                   	// #8
  40c838:	str	x0, [x19, #16]
  40c83c:	bl	402fb0 <ferror@plt+0x1a10>
  40c840:	mov	x8, #0xe38f                	// #58255
  40c844:	movk	x8, #0x8e38, lsl #16
  40c848:	movk	x8, #0x38e3, lsl #32
  40c84c:	movk	x8, #0xe38e, lsl #48
  40c850:	umulh	x8, x0, x8
  40c854:	lsr	x8, x8, #3
  40c858:	str	x8, [x19, #8]
  40c85c:	adrp	x9, 42e000 <ferror@plt+0x2ca60>
  40c860:	cbz	x25, 40c828 <ferror@plt+0xb288>
  40c864:	ldr	x10, [x9, #584]
  40c868:	ldr	x13, [x19]
  40c86c:	ldr	w11, [x10, #1128]
  40c870:	ldr	w15, [x10, #1132]
  40c874:	cbz	x20, 40c8dc <ferror@plt+0xb33c>
  40c878:	cmp	w11, w15
  40c87c:	b.ne	40c8dc <ferror@plt+0xb33c>  // b.any
  40c880:	mov	w11, #0x9                   	// #9
  40c884:	adrp	x12, 419000 <ferror@plt+0x17a60>
  40c888:	add	x12, x12, #0xfd8
  40c88c:	sub	x11, x11, x25
  40c890:	ldr	x11, [x12, x11, lsl #3]
  40c894:	ldr	x12, [x12, x25, lsl #3]
  40c898:	mov	x14, xzr
  40c89c:	sub	x13, x13, #0x4
  40c8a0:	mov	x16, x20
  40c8a4:	lsl	x15, x16, #2
  40c8a8:	ldrsw	x17, [x13, x15]
  40c8ac:	udiv	x18, x17, x11
  40c8b0:	madd	w14, w14, w12, w18
  40c8b4:	str	w14, [x13, x15]
  40c8b8:	ldr	w0, [x10, #1128]
  40c8bc:	ldr	w15, [x10, #1132]
  40c8c0:	sub	x14, x16, #0x2
  40c8c4:	cmp	x14, x20
  40c8c8:	b.cs	40c8dc <ferror@plt+0xb33c>  // b.hs, b.nlast
  40c8cc:	msub	x14, x18, x11, x17
  40c8d0:	cmp	w0, w15
  40c8d4:	sub	x16, x16, #0x1
  40c8d8:	b.eq	40c8a4 <ferror@plt+0xb304>  // b.none
  40c8dc:	ldr	w10, [x10, #1128]
  40c8e0:	cmp	w10, w15
  40c8e4:	cset	w10, ne  // ne = any
  40c8e8:	lsl	w10, w10, #3
  40c8ec:	cbz	x20, 40c90c <ferror@plt+0xb36c>
  40c8f0:	ldr	x11, [x19]
  40c8f4:	sub	x11, x11, #0x4
  40c8f8:	ldr	w12, [x11, x20, lsl #2]
  40c8fc:	cbnz	w12, 40c918 <ferror@plt+0xb378>
  40c900:	sub	x20, x20, #0x1
  40c904:	str	x20, [x19, #24]
  40c908:	cbnz	x20, 40c8f8 <ferror@plt+0xb358>
  40c90c:	strb	wzr, [x19, #40]
  40c910:	str	xzr, [x19, #8]
  40c914:	b	40c924 <ferror@plt+0xb384>
  40c918:	cmp	x20, x8
  40c91c:	b.cs	40c924 <ferror@plt+0xb384>  // b.hs, b.nlast
  40c920:	str	x8, [x19, #24]
  40c924:	ldr	x8, [x9, #584]
  40c928:	ldr	w9, [x8, #1128]
  40c92c:	ldr	w8, [x8, #1132]
  40c930:	cmp	w9, w8
  40c934:	ccmp	w10, #0x0, #0x0, ne  // ne = any
  40c938:	mov	w8, #0x8                   	// #8
  40c93c:	csel	w0, w10, w8, ne  // ne = any
  40c940:	ldp	x20, x19, [sp, #64]
  40c944:	ldp	x22, x21, [sp, #48]
  40c948:	ldp	x24, x23, [sp, #32]
  40c94c:	ldp	x26, x25, [sp, #16]
  40c950:	ldp	x29, x30, [sp], #80
  40c954:	ret
  40c958:	sub	sp, sp, #0x90
  40c95c:	stp	x29, x30, [sp, #48]
  40c960:	str	x27, [sp, #64]
  40c964:	stp	x26, x25, [sp, #80]
  40c968:	stp	x24, x23, [sp, #96]
  40c96c:	stp	x22, x21, [sp, #112]
  40c970:	stp	x20, x19, [sp, #128]
  40c974:	mov	x26, x0
  40c978:	mov	x22, x1
  40c97c:	mov	x24, x0
  40c980:	ldp	x1, x8, [x1, #8]
  40c984:	ldr	x0, [x26, #8]!
  40c988:	add	x29, sp, #0x30
  40c98c:	mov	x21, x4
  40c990:	add	x8, x8, x4
  40c994:	ldr	x9, [x26, #8]
  40c998:	mov	x19, x3
  40c99c:	mov	x20, x2
  40c9a0:	cmp	x8, x9
  40c9a4:	csel	x23, x8, x9, hi  // hi = pmore
  40c9a8:	bl	402fb0 <ferror@plt+0x1a10>
  40c9ac:	mov	x25, x0
  40c9b0:	mov	w1, #0x8                   	// #8
  40c9b4:	mov	x0, x23
  40c9b8:	bl	402fb0 <ferror@plt+0x1a10>
  40c9bc:	mov	x8, #0xe38f                	// #58255
  40c9c0:	movk	x8, #0x8e38, lsl #16
  40c9c4:	movk	x8, #0x38e3, lsl #32
  40c9c8:	movk	x8, #0xe38e, lsl #48
  40c9cc:	umulh	x8, x0, x8
  40c9d0:	lsr	x8, x8, #3
  40c9d4:	cmp	x8, x25
  40c9d8:	csel	x0, x8, x25, hi  // hi = pmore
  40c9dc:	mov	w1, #0x1                   	// #1
  40c9e0:	bl	402fb0 <ferror@plt+0x1a10>
  40c9e4:	ldr	x8, [x26, #16]
  40c9e8:	mov	x25, x0
  40c9ec:	cbz	x8, 40ca0c <ferror@plt+0xb46c>
  40c9f0:	ldr	x9, [x26]
  40c9f4:	sub	x0, x8, x9
  40c9f8:	ldr	x8, [x22, #24]
  40c9fc:	cbz	x8, 40ca18 <ferror@plt+0xb478>
  40ca00:	ldr	x9, [x22, #8]
  40ca04:	sub	x1, x8, x9
  40ca08:	b	40ca1c <ferror@plt+0xb47c>
  40ca0c:	mov	x0, xzr
  40ca10:	ldr	x8, [x22, #24]
  40ca14:	cbnz	x8, 40ca00 <ferror@plt+0xb460>
  40ca18:	mov	x1, xzr
  40ca1c:	bl	402fb0 <ferror@plt+0x1a10>
  40ca20:	mov	x1, x25
  40ca24:	bl	402fb0 <ferror@plt+0x1a10>
  40ca28:	cmp	x20, x24
  40ca2c:	b.eq	40ca64 <ferror@plt+0xb4c4>  // b.none
  40ca30:	ldr	x8, [x20, #32]
  40ca34:	cmp	x0, #0x2
  40ca38:	mov	w9, #0x2                   	// #2
  40ca3c:	csel	x27, x0, x9, hi  // hi = pmore
  40ca40:	cmp	x27, x8
  40ca44:	b.ls	40cab0 <ferror@plt+0xb510>  // b.plast
  40ca48:	ldr	x0, [x20]
  40ca4c:	lsl	x1, x27, #2
  40ca50:	bl	403000 <ferror@plt+0x1a60>
  40ca54:	mov	w25, wzr
  40ca58:	str	x0, [x20]
  40ca5c:	str	x27, [x20, #32]
  40ca60:	b	40cab4 <ferror@plt+0xb514>
  40ca64:	ldp	q0, q1, [x24]
  40ca68:	ldr	q2, [x24, #32]
  40ca6c:	cmp	x0, #0x2
  40ca70:	mov	w8, #0x2                   	// #2
  40ca74:	csel	x25, x0, x8, hi  // hi = pmore
  40ca78:	lsl	x0, x25, #2
  40ca7c:	stp	q1, q2, [sp, #16]
  40ca80:	str	q0, [sp]
  40ca84:	bl	402fe0 <ferror@plt+0x1a40>
  40ca88:	str	x0, [x24]
  40ca8c:	str	x25, [x24, #32]
  40ca90:	strb	wzr, [x24, #40]
  40ca94:	stp	xzr, xzr, [x26, #8]
  40ca98:	str	xzr, [x26]
  40ca9c:	mov	x0, sp
  40caa0:	mov	w25, #0x1                   	// #1
  40caa4:	ldr	x8, [x24, #24]
  40caa8:	cbnz	x8, 40cac0 <ferror@plt+0xb520>
  40caac:	b	40cad0 <ferror@plt+0xb530>
  40cab0:	mov	w25, wzr
  40cab4:	mov	x0, x24
  40cab8:	ldr	x8, [x24, #24]
  40cabc:	cbz	x8, 40cad0 <ferror@plt+0xb530>
  40cac0:	ldr	x8, [x26]
  40cac4:	cbnz	x8, 40cad0 <ferror@plt+0xb530>
  40cac8:	ldr	x8, [x22, #8]
  40cacc:	cbz	x8, 40cb1c <ferror@plt+0xb57c>
  40cad0:	mov	x1, x22
  40cad4:	mov	x2, x20
  40cad8:	mov	x3, x19
  40cadc:	mov	x4, x21
  40cae0:	mov	x5, x23
  40cae4:	bl	40cc28 <ferror@plt+0xb688>
  40cae8:	mov	w20, w0
  40caec:	cbz	w25, 40caf8 <ferror@plt+0xb558>
  40caf0:	ldr	x0, [sp]
  40caf4:	bl	401480 <free@plt>
  40caf8:	mov	w0, w20
  40cafc:	ldp	x20, x19, [sp, #128]
  40cb00:	ldp	x22, x21, [sp, #112]
  40cb04:	ldp	x24, x23, [sp, #96]
  40cb08:	ldp	x26, x25, [sp, #80]
  40cb0c:	ldr	x27, [sp, #64]
  40cb10:	ldp	x29, x30, [sp, #48]
  40cb14:	add	sp, sp, #0x90
  40cb18:	ret
  40cb1c:	cbnz	x21, 40cad0 <ferror@plt+0xb530>
  40cb20:	ldr	x8, [x22, #24]
  40cb24:	cmp	x8, #0x1
  40cb28:	b.ne	40cad0 <ferror@plt+0xb530>  // b.any
  40cb2c:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  40cb30:	ldr	x9, [x22]
  40cb34:	ldr	x8, [x8, #584]
  40cb38:	ldr	x11, [x0, #24]
  40cb3c:	ldrsw	x13, [x9]
  40cb40:	ldr	w10, [x8, #1128]
  40cb44:	ldr	w9, [x8, #1132]
  40cb48:	cbz	x11, 40cbac <ferror@plt+0xb60c>
  40cb4c:	cmp	w10, w9
  40cb50:	b.ne	40cbac <ferror@plt+0xb60c>  // b.any
  40cb54:	ldr	x14, [x0]
  40cb58:	ldr	x12, [x20]
  40cb5c:	mov	w16, #0xca00                	// #51712
  40cb60:	mov	x10, xzr
  40cb64:	sub	x15, x11, #0x1
  40cb68:	movk	w16, #0x3b9a, lsl #16
  40cb6c:	lsl	x9, x15, #2
  40cb70:	ldrsw	x17, [x14, x9]
  40cb74:	sub	x15, x15, #0x1
  40cb78:	cmp	x15, x11
  40cb7c:	madd	x10, x10, x16, x17
  40cb80:	udiv	x18, x10, x13
  40cb84:	str	w18, [x12, x9]
  40cb88:	ldr	w17, [x8, #1128]
  40cb8c:	ldr	w9, [x8, #1132]
  40cb90:	msub	x10, x18, x13, x10
  40cb94:	b.cs	40cba0 <ferror@plt+0xb600>  // b.hs, b.nlast
  40cb98:	cmp	w17, w9
  40cb9c:	b.eq	40cb6c <ferror@plt+0xb5cc>  // b.none
  40cba0:	mov	x13, x20
  40cba4:	str	x11, [x13, #24]!
  40cba8:	b	40cbc0 <ferror@plt+0xb620>
  40cbac:	mov	x13, x20
  40cbb0:	str	x11, [x13, #24]!
  40cbb4:	cbz	x11, 40cbf0 <ferror@plt+0xb650>
  40cbb8:	ldr	x12, [x20]
  40cbbc:	mov	x10, xzr
  40cbc0:	sub	x12, x12, #0x4
  40cbc4:	ldr	w14, [x12, x11, lsl #2]
  40cbc8:	cbnz	w14, 40cbdc <ferror@plt+0xb63c>
  40cbcc:	sub	x11, x11, #0x1
  40cbd0:	str	x11, [x13]
  40cbd4:	cbnz	x11, 40cbc4 <ferror@plt+0xb624>
  40cbd8:	b	40cbf4 <ferror@plt+0xb654>
  40cbdc:	ldr	x12, [x20, #8]
  40cbe0:	cmp	x11, x12
  40cbe4:	b.cs	40cbfc <ferror@plt+0xb65c>  // b.hs, b.nlast
  40cbe8:	str	x12, [x13]
  40cbec:	b	40cbfc <ferror@plt+0xb65c>
  40cbf0:	mov	x10, xzr
  40cbf4:	strb	wzr, [x20, #40]
  40cbf8:	str	xzr, [x20, #8]
  40cbfc:	ldr	w8, [x8, #1128]
  40cc00:	ldr	x11, [x19]
  40cc04:	cmp	w8, w9
  40cc08:	cset	w8, ne  // ne = any
  40cc0c:	cmp	x10, #0x0
  40cc10:	lsl	w20, w8, #3
  40cc14:	cset	w8, ne  // ne = any
  40cc18:	str	w10, [x11]
  40cc1c:	str	x8, [x19, #24]
  40cc20:	cbnz	w25, 40caf0 <ferror@plt+0xb550>
  40cc24:	b	40caf8 <ferror@plt+0xb558>
  40cc28:	sub	sp, sp, #0x90
  40cc2c:	stp	x29, x30, [sp, #48]
  40cc30:	stp	x28, x27, [sp, #64]
  40cc34:	stp	x26, x25, [sp, #80]
  40cc38:	stp	x24, x23, [sp, #96]
  40cc3c:	stp	x22, x21, [sp, #112]
  40cc40:	stp	x20, x19, [sp, #128]
  40cc44:	ldr	x8, [x1, #24]
  40cc48:	add	x29, sp, #0x30
  40cc4c:	cbz	x8, 40cd7c <ferror@plt+0xb7dc>
  40cc50:	ldr	x8, [x0, #24]
  40cc54:	mov	x20, x5
  40cc58:	mov	x19, x3
  40cc5c:	mov	x23, x2
  40cc60:	mov	x22, x0
  40cc64:	cbz	x8, 40cd90 <ferror@plt+0xb7f0>
  40cc68:	ldr	x8, [x19, #32]
  40cc6c:	mov	w9, #0x2                   	// #2
  40cc70:	mov	x25, x4
  40cc74:	mov	x21, x1
  40cc78:	cmp	x8, #0x2
  40cc7c:	csel	x24, x8, x9, hi  // hi = pmore
  40cc80:	lsl	x0, x24, #2
  40cc84:	bl	402fe0 <ferror@plt+0x1a40>
  40cc88:	stp	x0, xzr, [sp]
  40cc8c:	mov	x0, x22
  40cc90:	mov	x1, x21
  40cc94:	mov	x2, x23
  40cc98:	mov	x3, x25
  40cc9c:	stp	xzr, x24, [sp, #24]
  40cca0:	strb	wzr, [sp, #40]
  40cca4:	str	xzr, [sp, #16]
  40cca8:	bl	409500 <ferror@plt+0x7f60>
  40ccac:	mov	w24, w0
  40ccb0:	cbnz	w0, 40d02c <ferror@plt+0xba8c>
  40ccb4:	cmp	x25, #0x0
  40ccb8:	csinc	x3, xzr, x20, eq  // eq = none
  40ccbc:	mov	x2, sp
  40ccc0:	mov	x0, x23
  40ccc4:	mov	x1, x21
  40ccc8:	bl	407fc0 <ferror@plt+0x6a20>
  40cccc:	mov	w24, w0
  40ccd0:	cbnz	w0, 40d02c <ferror@plt+0xba8c>
  40ccd4:	mov	x1, sp
  40ccd8:	mov	x0, x22
  40ccdc:	mov	x2, x19
  40cce0:	bl	407cc0 <ferror@plt+0x6720>
  40cce4:	mov	w24, w0
  40cce8:	cbnz	w0, 40d02c <ferror@plt+0xba8c>
  40ccec:	ldr	x8, [x19, #16]
  40ccf0:	cmp	x8, x20
  40ccf4:	b.cs	40cdfc <ferror@plt+0xb85c>  // b.hs, b.nlast
  40ccf8:	ldr	x24, [x19, #24]
  40ccfc:	cbz	x24, 40cdfc <ferror@plt+0xb85c>
  40cd00:	subs	x27, x20, x8
  40cd04:	b.eq	40cdfc <ferror@plt+0xb85c>  // b.none
  40cd08:	mov	w1, #0x8                   	// #8
  40cd0c:	mov	x0, x20
  40cd10:	bl	402fb0 <ferror@plt+0x1a10>
  40cd14:	mov	x8, #0xe38f                	// #58255
  40cd18:	movk	x8, #0x8e38, lsl #16
  40cd1c:	ldr	x28, [x19, #8]
  40cd20:	movk	x8, #0x38e3, lsl #32
  40cd24:	movk	x8, #0xe38e, lsl #48
  40cd28:	umulh	x8, x0, x8
  40cd2c:	lsr	x8, x8, #3
  40cd30:	subs	x23, x8, x28
  40cd34:	b.eq	40cdb0 <ferror@plt+0xb810>  // b.none
  40cd38:	mov	x0, x24
  40cd3c:	mov	x1, x23
  40cd40:	bl	402fb0 <ferror@plt+0x1a10>
  40cd44:	ldr	x8, [x19, #32]
  40cd48:	cmp	x0, #0x2
  40cd4c:	mov	w9, #0x2                   	// #2
  40cd50:	csel	x24, x0, x9, hi  // hi = pmore
  40cd54:	cmp	x24, x8
  40cd58:	b.ls	40cdb8 <ferror@plt+0xb818>  // b.plast
  40cd5c:	ldr	x0, [x19]
  40cd60:	lsl	x1, x24, #2
  40cd64:	bl	403000 <ferror@plt+0x1a60>
  40cd68:	ldr	x28, [x19, #8]
  40cd6c:	mov	x25, x0
  40cd70:	str	x0, [x19]
  40cd74:	str	x24, [x19, #32]
  40cd78:	b	40cdbc <ferror@plt+0xb81c>
  40cd7c:	mov	w0, #0x3                   	// #3
  40cd80:	mov	x1, xzr
  40cd84:	bl	402d44 <ferror@plt+0x17a4>
  40cd88:	mov	w24, w0
  40cd8c:	b	40d034 <ferror@plt+0xba94>
  40cd90:	mov	w24, wzr
  40cd94:	stp	xzr, x20, [x23, #8]
  40cd98:	str	xzr, [x23, #24]
  40cd9c:	strb	wzr, [x23, #40]
  40cda0:	stp	xzr, x20, [x19, #8]
  40cda4:	str	xzr, [x19, #24]
  40cda8:	strb	wzr, [x19, #40]
  40cdac:	b	40d034 <ferror@plt+0xba94>
  40cdb0:	mov	x8, x20
  40cdb4:	b	40cdec <ferror@plt+0xb84c>
  40cdb8:	ldr	x25, [x19]
  40cdbc:	ldr	x24, [x19, #24]
  40cdc0:	lsl	x26, x23, #2
  40cdc4:	add	x0, x25, x26
  40cdc8:	mov	x1, x25
  40cdcc:	lsl	x2, x24, #2
  40cdd0:	bl	401260 <memmove@plt>
  40cdd4:	mov	x0, x25
  40cdd8:	mov	w1, wzr
  40cddc:	mov	x2, x26
  40cde0:	bl	401360 <memset@plt>
  40cde4:	ldr	x8, [x19, #16]
  40cde8:	add	x8, x8, x27
  40cdec:	add	x9, x28, x23
  40cdf0:	add	x10, x24, x23
  40cdf4:	stp	x9, x8, [x19, #8]
  40cdf8:	str	x10, [x19, #24]
  40cdfc:	ldrb	w25, [x19, #40]
  40ce00:	ldrb	w24, [x22, #40]
  40ce04:	ldrb	w26, [x21, #40]
  40ce08:	cmp	x8, x20
  40ce0c:	b.cs	40ce98 <ferror@plt+0xb8f8>  // b.hs, b.nlast
  40ce10:	subs	x27, x20, x8
  40ce14:	b.eq	40cfb0 <ferror@plt+0xba10>  // b.none
  40ce18:	ldr	x21, [x19, #24]
  40ce1c:	cbz	x21, 40cecc <ferror@plt+0xb92c>
  40ce20:	mov	w1, #0x8                   	// #8
  40ce24:	mov	x0, x20
  40ce28:	bl	402fb0 <ferror@plt+0x1a10>
  40ce2c:	mov	x8, #0xe38f                	// #58255
  40ce30:	movk	x8, #0x8e38, lsl #16
  40ce34:	ldr	x28, [x19, #8]
  40ce38:	movk	x8, #0x38e3, lsl #32
  40ce3c:	movk	x8, #0xe38e, lsl #48
  40ce40:	umulh	x8, x0, x8
  40ce44:	lsr	x8, x8, #3
  40ce48:	subs	x22, x8, x28
  40ce4c:	b.eq	40cfa0 <ferror@plt+0xba00>  // b.none
  40ce50:	mov	x0, x21
  40ce54:	mov	x1, x22
  40ce58:	bl	402fb0 <ferror@plt+0x1a10>
  40ce5c:	ldr	x8, [x19, #32]
  40ce60:	cmp	x0, #0x2
  40ce64:	mov	w9, #0x2                   	// #2
  40ce68:	csel	x23, x0, x9, hi  // hi = pmore
  40ce6c:	cmp	x23, x8
  40ce70:	b.ls	40cf70 <ferror@plt+0xb9d0>  // b.plast
  40ce74:	ldr	x0, [x19]
  40ce78:	lsl	x1, x23, #2
  40ce7c:	bl	403000 <ferror@plt+0x1a60>
  40ce80:	ldr	x21, [x19, #24]
  40ce84:	ldr	x28, [x19, #8]
  40ce88:	mov	x20, x0
  40ce8c:	str	x0, [x19]
  40ce90:	str	x23, [x19, #32]
  40ce94:	b	40cf74 <ferror@plt+0xb9d4>
  40ce98:	b.eq	40cfb0 <ferror@plt+0xba10>  // b.none
  40ce9c:	ldr	x21, [x19, #8]
  40cea0:	cbz	x21, 40ced4 <ferror@plt+0xb934>
  40cea4:	mov	w1, #0x8                   	// #8
  40cea8:	mov	x0, x20
  40ceac:	bl	402fb0 <ferror@plt+0x1a10>
  40ceb0:	mov	x8, #0xe38f                	// #58255
  40ceb4:	movk	x8, #0x8e38, lsl #16
  40ceb8:	movk	x8, #0x38e3, lsl #32
  40cebc:	movk	x8, #0xe38e, lsl #48
  40cec0:	umulh	x8, x0, x8
  40cec4:	sub	x8, x21, x8, lsr #3
  40cec8:	b	40ced8 <ferror@plt+0xb938>
  40cecc:	str	x20, [x19, #16]
  40ced0:	b	40cfb0 <ferror@plt+0xba10>
  40ced4:	mov	x8, xzr
  40ced8:	ldr	x9, [x19, #24]
  40cedc:	sub	x22, x21, x8
  40cee0:	stp	x22, x20, [x19, #8]
  40cee4:	cbz	x9, 40cfb0 <ferror@plt+0xba10>
  40cee8:	mov	x10, #0xe38f                	// #58255
  40ceec:	movk	x10, #0x8e38, lsl #16
  40cef0:	movk	x10, #0x38e3, lsl #32
  40cef4:	movk	x10, #0xe38e, lsl #48
  40cef8:	sub	x23, x9, x8
  40cefc:	ldr	x21, [x19]
  40cf00:	umulh	x9, x20, x10
  40cf04:	lsr	x9, x9, #3
  40cf08:	add	x9, x9, x9, lsl #3
  40cf0c:	mov	w11, #0x9                   	// #9
  40cf10:	subs	x9, x20, x9
  40cf14:	add	x1, x21, x8, lsl #2
  40cf18:	sub	x8, x11, x9
  40cf1c:	lsl	x2, x23, #2
  40cf20:	mov	x0, x21
  40cf24:	str	x23, [x19, #24]
  40cf28:	csel	x20, xzr, x8, eq  // eq = none
  40cf2c:	bl	401260 <memmove@plt>
  40cf30:	cbz	x23, 40cf64 <ferror@plt+0xb9c4>
  40cf34:	adrp	x8, 419000 <ferror@plt+0x17a60>
  40cf38:	add	x8, x8, #0xfd8
  40cf3c:	ldr	x8, [x8, x20, lsl #3]
  40cf40:	ldr	w9, [x21]
  40cf44:	sdiv	w9, w9, w8
  40cf48:	mul	w8, w9, w8
  40cf4c:	str	w8, [x21], #-4
  40cf50:	ldr	w8, [x21, x23, lsl #2]
  40cf54:	cbnz	w8, 40d058 <ferror@plt+0xbab8>
  40cf58:	sub	x23, x23, #0x1
  40cf5c:	str	x23, [x19, #24]
  40cf60:	cbnz	x23, 40cf50 <ferror@plt+0xb9b0>
  40cf64:	strb	wzr, [x19, #40]
  40cf68:	str	xzr, [x19, #8]
  40cf6c:	b	40cfb0 <ferror@plt+0xba10>
  40cf70:	ldr	x20, [x19]
  40cf74:	lsl	x23, x22, #2
  40cf78:	add	x0, x20, x23
  40cf7c:	lsl	x2, x21, #2
  40cf80:	mov	x1, x20
  40cf84:	bl	401260 <memmove@plt>
  40cf88:	mov	x0, x20
  40cf8c:	mov	w1, wzr
  40cf90:	mov	x2, x23
  40cf94:	bl	401360 <memset@plt>
  40cf98:	ldr	x8, [x19, #16]
  40cf9c:	add	x20, x8, x27
  40cfa0:	add	x8, x28, x22
  40cfa4:	add	x9, x21, x22
  40cfa8:	stp	x8, x20, [x19, #8]
  40cfac:	str	x9, [x19, #24]
  40cfb0:	ldr	x8, [x19, #24]
  40cfb4:	cbz	x8, 40cfd4 <ferror@plt+0xba34>
  40cfb8:	ldr	x9, [x19]
  40cfbc:	sub	x9, x9, #0x4
  40cfc0:	ldr	w10, [x9, x8, lsl #2]
  40cfc4:	cbnz	w10, 40cfe4 <ferror@plt+0xba44>
  40cfc8:	sub	x8, x8, #0x1
  40cfcc:	str	x8, [x19, #24]
  40cfd0:	cbnz	x8, 40cfc0 <ferror@plt+0xba20>
  40cfd4:	mov	x8, xzr
  40cfd8:	strb	wzr, [x19, #40]
  40cfdc:	str	xzr, [x19, #8]
  40cfe0:	b	40d010 <ferror@plt+0xba70>
  40cfe4:	ldr	x9, [x19, #8]
  40cfe8:	cmp	x8, x9
  40cfec:	b.cs	40cff8 <ferror@plt+0xba58>  // b.hs, b.nlast
  40cff0:	mov	x8, x9
  40cff4:	str	x9, [x19, #24]
  40cff8:	cmp	w26, #0x0
  40cffc:	cset	w9, ne  // ne = any
  40d000:	cmp	w24, #0x0
  40d004:	cset	w10, ne  // ne = any
  40d008:	eor	w9, w10, w9
  40d00c:	strb	w9, [x19, #40]
  40d010:	cmp	x8, #0x0
  40d014:	cset	w8, ne  // ne = any
  40d018:	cmp	w25, #0x0
  40d01c:	cset	w9, ne  // ne = any
  40d020:	mov	w24, wzr
  40d024:	and	w8, w9, w8
  40d028:	strb	w8, [x19, #40]
  40d02c:	ldr	x0, [sp]
  40d030:	bl	401480 <free@plt>
  40d034:	mov	w0, w24
  40d038:	ldp	x20, x19, [sp, #128]
  40d03c:	ldp	x22, x21, [sp, #112]
  40d040:	ldp	x24, x23, [sp, #96]
  40d044:	ldp	x26, x25, [sp, #80]
  40d048:	ldp	x28, x27, [sp, #64]
  40d04c:	ldp	x29, x30, [sp, #48]
  40d050:	add	sp, sp, #0x90
  40d054:	ret
  40d058:	cmp	x23, x22
  40d05c:	b.cs	40cfb0 <ferror@plt+0xba10>  // b.hs, b.nlast
  40d060:	str	x22, [x19, #24]
  40d064:	b	40cfb0 <ferror@plt+0xba10>
  40d068:	sub	sp, sp, #0x150
  40d06c:	stp	x29, x30, [sp, #240]
  40d070:	stp	x26, x25, [sp, #272]
  40d074:	stp	x24, x23, [sp, #288]
  40d078:	stp	x22, x21, [sp, #304]
  40d07c:	stp	x20, x19, [sp, #320]
  40d080:	ldr	x8, [x2, #24]
  40d084:	str	x28, [sp, #256]
  40d088:	add	x29, sp, #0xf0
  40d08c:	cbz	x8, 40d0a4 <ferror@plt+0xbb04>
  40d090:	ldrb	w9, [x1, #40]
  40d094:	mov	x21, x1
  40d098:	cbz	w9, 40d0ac <ferror@plt+0xbb0c>
  40d09c:	mov	w0, wzr
  40d0a0:	b	40d0d0 <ferror@plt+0xbb30>
  40d0a4:	mov	w0, #0x3                   	// #3
  40d0a8:	b	40d0d0 <ferror@plt+0xbb30>
  40d0ac:	ldr	x9, [x0, #8]
  40d0b0:	mov	x22, x0
  40d0b4:	cbnz	x9, 40d0cc <ferror@plt+0xbb2c>
  40d0b8:	ldr	x9, [x21, #8]
  40d0bc:	cbnz	x9, 40d0cc <ferror@plt+0xbb2c>
  40d0c0:	ldr	x9, [x2, #8]
  40d0c4:	mov	x20, x2
  40d0c8:	cbz	x9, 40d100 <ferror@plt+0xbb60>
  40d0cc:	mov	w0, #0x1                   	// #1
  40d0d0:	mov	x1, xzr
  40d0d4:	bl	402d44 <ferror@plt+0x17a4>
  40d0d8:	mov	w22, w0
  40d0dc:	mov	w0, w22
  40d0e0:	ldp	x20, x19, [sp, #320]
  40d0e4:	ldp	x22, x21, [sp, #304]
  40d0e8:	ldp	x24, x23, [sp, #288]
  40d0ec:	ldp	x26, x25, [sp, #272]
  40d0f0:	ldr	x28, [sp, #256]
  40d0f4:	ldp	x29, x30, [sp, #240]
  40d0f8:	add	sp, sp, #0x150
  40d0fc:	ret
  40d100:	ldr	x9, [x3, #32]
  40d104:	cmp	x8, #0x2
  40d108:	mov	w23, #0x2                   	// #2
  40d10c:	csel	x24, x8, x23, hi  // hi = pmore
  40d110:	mov	x19, x3
  40d114:	cmp	x24, x9
  40d118:	b.ls	40d134 <ferror@plt+0xbb94>  // b.plast
  40d11c:	ldr	x0, [x19]
  40d120:	lsl	x1, x24, #2
  40d124:	bl	403000 <ferror@plt+0x1a60>
  40d128:	str	x0, [x19]
  40d12c:	str	x24, [x19, #32]
  40d130:	ldr	x8, [x20, #24]
  40d134:	cmp	x8, #0x2
  40d138:	csel	x24, x8, x23, hi  // hi = pmore
  40d13c:	lsl	x0, x24, #2
  40d140:	bl	402fe0 <ferror@plt+0x1a40>
  40d144:	add	x8, x29, #0x18
  40d148:	stp	xzr, x24, [x29, #-72]
  40d14c:	sturb	wzr, [x29, #-56]
  40d150:	stp	x0, xzr, [x29, #-96]
  40d154:	stur	xzr, [x29, #-80]
  40d158:	str	x23, [sp, #80]
  40d15c:	stp	xzr, xzr, [sp, #56]
  40d160:	str	x8, [sp, #48]
  40d164:	ldr	x8, [x21, #24]
  40d168:	add	x9, x8, #0x1
  40d16c:	cmp	x9, #0x2
  40d170:	csinc	x24, x23, x8, ls  // ls = plast
  40d174:	lsl	x0, x24, #2
  40d178:	bl	402fe0 <ferror@plt+0x1a40>
  40d17c:	ldr	x9, [x19]
  40d180:	mov	w8, #0x1                   	// #1
  40d184:	stp	xzr, x24, [sp, #24]
  40d188:	strb	wzr, [sp, #40]
  40d18c:	stp	x0, xzr, [sp]
  40d190:	str	xzr, [sp, #16]
  40d194:	strb	wzr, [sp, #88]
  40d198:	stp	xzr, xzr, [sp, #56]
  40d19c:	str	w23, [x29, #24]
  40d1a0:	strb	wzr, [x19, #40]
  40d1a4:	str	x8, [sp, #72]
  40d1a8:	stp	xzr, xzr, [x19, #8]
  40d1ac:	str	x8, [x19, #24]
  40d1b0:	str	w8, [x9]
  40d1b4:	ldr	x1, [x20, #16]
  40d1b8:	mov	x0, xzr
  40d1bc:	bl	402fb0 <ferror@plt+0x1a10>
  40d1c0:	ldp	x8, x9, [x22, #8]
  40d1c4:	ldr	x1, [x20, #8]
  40d1c8:	cmp	x0, x9
  40d1cc:	csel	x23, x0, x9, hi  // hi = pmore
  40d1d0:	mov	x0, x8
  40d1d4:	bl	402fb0 <ferror@plt+0x1a10>
  40d1d8:	mov	x24, x0
  40d1dc:	mov	w1, #0x8                   	// #8
  40d1e0:	mov	x0, x23
  40d1e4:	bl	402fb0 <ferror@plt+0x1a10>
  40d1e8:	mov	x8, #0xe38f                	// #58255
  40d1ec:	movk	x8, #0x8e38, lsl #16
  40d1f0:	movk	x8, #0x38e3, lsl #32
  40d1f4:	movk	x8, #0xe38e, lsl #48
  40d1f8:	umulh	x8, x0, x8
  40d1fc:	lsr	x8, x8, #3
  40d200:	cmp	x8, x24
  40d204:	csel	x0, x8, x24, hi  // hi = pmore
  40d208:	mov	w1, #0x1                   	// #1
  40d20c:	bl	402fb0 <ferror@plt+0x1a10>
  40d210:	ldr	x8, [x22, #24]
  40d214:	mov	x24, x0
  40d218:	cbz	x8, 40d228 <ferror@plt+0xbc88>
  40d21c:	ldr	x9, [x22, #8]
  40d220:	sub	x0, x8, x9
  40d224:	b	40d22c <ferror@plt+0xbc8c>
  40d228:	mov	x0, xzr
  40d22c:	ldr	x8, [x20, #24]
  40d230:	cbz	x8, 40d240 <ferror@plt+0xbca0>
  40d234:	ldr	x9, [x20, #8]
  40d238:	sub	x1, x8, x9
  40d23c:	b	40d244 <ferror@plt+0xbca4>
  40d240:	mov	x1, xzr
  40d244:	bl	402fb0 <ferror@plt+0x1a10>
  40d248:	mov	x1, x24
  40d24c:	bl	402fb0 <ferror@plt+0x1a10>
  40d250:	cmp	x0, #0x2
  40d254:	mov	w8, #0x2                   	// #2
  40d258:	csel	x24, x0, x8, hi  // hi = pmore
  40d25c:	lsl	x0, x24, #2
  40d260:	bl	402fe0 <ferror@plt+0x1a40>
  40d264:	stp	x0, xzr, [x29, #-48]
  40d268:	sub	x2, x29, #0x30
  40d26c:	sub	x3, x29, #0x60
  40d270:	mov	x0, x22
  40d274:	mov	x1, x20
  40d278:	mov	x4, xzr
  40d27c:	mov	x5, x23
  40d280:	stp	xzr, x24, [x29, #-24]
  40d284:	sturb	wzr, [x29, #-8]
  40d288:	stur	xzr, [x29, #-32]
  40d28c:	bl	40cc28 <ferror@plt+0xb688>
  40d290:	ldur	x8, [x29, #-48]
  40d294:	mov	w22, w0
  40d298:	mov	x0, x8
  40d29c:	bl	401480 <free@plt>
  40d2a0:	cbnz	w22, 40d5b4 <ferror@plt+0xc014>
  40d2a4:	ldr	x8, [x21, #24]
  40d2a8:	mov	w9, #0x2                   	// #2
  40d2ac:	cmp	x8, #0x2
  40d2b0:	csel	x22, x8, x9, hi  // hi = pmore
  40d2b4:	lsl	x0, x22, #2
  40d2b8:	bl	402fe0 <ferror@plt+0x1a40>
  40d2bc:	add	x8, sp, #0x60
  40d2c0:	cmp	x8, x21
  40d2c4:	stp	xzr, x22, [sp, #120]
  40d2c8:	strb	wzr, [sp, #136]
  40d2cc:	stp	x0, xzr, [sp, #96]
  40d2d0:	str	xzr, [sp, #112]
  40d2d4:	b.eq	40d324 <ferror@plt+0xbd84>  // b.none
  40d2d8:	ldr	x8, [x21, #24]
  40d2dc:	mov	w9, #0x2                   	// #2
  40d2e0:	cmp	x8, #0x2
  40d2e4:	csel	x23, x8, x9, hi  // hi = pmore
  40d2e8:	cmp	x23, x22
  40d2ec:	b.ls	40d304 <ferror@plt+0xbd64>  // b.plast
  40d2f0:	lsl	x1, x23, #2
  40d2f4:	bl	403000 <ferror@plt+0x1a60>
  40d2f8:	str	x0, [sp, #96]
  40d2fc:	str	x23, [sp, #128]
  40d300:	ldr	x8, [x21, #24]
  40d304:	str	x8, [sp, #120]
  40d308:	ldrb	w9, [x21, #40]
  40d30c:	lsl	x2, x8, #2
  40d310:	strb	w9, [sp, #136]
  40d314:	ldur	q0, [x21, #8]
  40d318:	stur	q0, [sp, #104]
  40d31c:	ldr	x1, [x21]
  40d320:	bl	401250 <memcpy@plt>
  40d324:	mov	x24, #0xe38f                	// #58255
  40d328:	movk	x24, #0x8e38, lsl #16
  40d32c:	sub	x8, x29, #0x30
  40d330:	movk	x24, #0x38e3, lsl #32
  40d334:	adrp	x23, 42e000 <ferror@plt+0x2ca60>
  40d338:	movk	x24, #0xe38e, lsl #48
  40d33c:	add	x25, x8, #0x8
  40d340:	mov	w26, #0x2                   	// #2
  40d344:	b	40d3b0 <ferror@plt+0xbe10>
  40d348:	ldr	x9, [x20, #8]
  40d34c:	sub	x1, x8, x9
  40d350:	bl	402fb0 <ferror@plt+0x1a10>
  40d354:	mov	x1, x22
  40d358:	bl	402fb0 <ferror@plt+0x1a10>
  40d35c:	cmp	x0, #0x2
  40d360:	csel	x22, x0, x26, hi  // hi = pmore
  40d364:	lsl	x0, x22, #2
  40d368:	bl	402fe0 <ferror@plt+0x1a40>
  40d36c:	stur	x0, [x29, #-48]
  40d370:	mov	x0, sp
  40d374:	sub	x2, x29, #0x30
  40d378:	sub	x3, x29, #0x60
  40d37c:	mov	x1, x20
  40d380:	mov	x4, xzr
  40d384:	mov	x5, x21
  40d388:	stur	x22, [x29, #-16]
  40d38c:	sturb	wzr, [x29, #-8]
  40d390:	stp	xzr, xzr, [x25, #8]
  40d394:	str	xzr, [x25]
  40d398:	bl	40cc28 <ferror@plt+0xb688>
  40d39c:	ldur	x8, [x29, #-48]
  40d3a0:	mov	w22, w0
  40d3a4:	mov	x0, x8
  40d3a8:	bl	401480 <free@plt>
  40d3ac:	cbnz	w22, 40d5ac <ferror@plt+0xc00c>
  40d3b0:	ldr	x8, [x23, #584]
  40d3b4:	ldr	w10, [x8, #1128]
  40d3b8:	ldr	w9, [x8, #1132]
  40d3bc:	ldr	x11, [sp, #120]
  40d3c0:	cmp	w10, w9
  40d3c4:	ccmp	x11, #0x0, #0x4, eq  // eq = none
  40d3c8:	b.eq	40d59c <ferror@plt+0xbffc>  // b.none
  40d3cc:	add	x0, sp, #0x60
  40d3d0:	add	x1, sp, #0x30
  40d3d4:	add	x2, sp, #0x60
  40d3d8:	mov	x3, sp
  40d3dc:	mov	x4, xzr
  40d3e0:	bl	40c958 <ferror@plt+0xb3b8>
  40d3e4:	cbnz	w0, 40d594 <ferror@plt+0xbff4>
  40d3e8:	ldr	x8, [sp, #24]
  40d3ec:	cmp	x8, #0x1
  40d3f0:	b.ne	40d508 <ferror@plt+0xbf68>  // b.any
  40d3f4:	ldr	x8, [sp, #8]
  40d3f8:	cbnz	x8, 40d508 <ferror@plt+0xbf68>
  40d3fc:	ldr	x8, [sp]
  40d400:	ldr	w8, [x8]
  40d404:	cmp	w8, #0x1
  40d408:	b.ne	40d508 <ferror@plt+0xbf68>  // b.any
  40d40c:	ldrb	w8, [sp, #40]
  40d410:	cbnz	w8, 40d508 <ferror@plt+0xbf68>
  40d414:	sub	x1, x29, #0x60
  40d418:	mov	x2, sp
  40d41c:	mov	x0, x19
  40d420:	mov	x3, xzr
  40d424:	bl	407e18 <ferror@plt+0x6878>
  40d428:	cbnz	w0, 40d594 <ferror@plt+0xbff4>
  40d42c:	ldr	x1, [x20, #16]
  40d430:	mov	x0, xzr
  40d434:	bl	402fb0 <ferror@plt+0x1a10>
  40d438:	ldp	x8, x9, [sp, #8]
  40d43c:	ldr	x1, [x20, #8]
  40d440:	cmp	x0, x9
  40d444:	csel	x21, x0, x9, hi  // hi = pmore
  40d448:	mov	x0, x8
  40d44c:	bl	402fb0 <ferror@plt+0x1a10>
  40d450:	mov	x22, x0
  40d454:	mov	w1, #0x8                   	// #8
  40d458:	mov	x0, x21
  40d45c:	bl	402fb0 <ferror@plt+0x1a10>
  40d460:	umulh	x8, x0, x24
  40d464:	lsr	x8, x8, #3
  40d468:	cmp	x8, x22
  40d46c:	csel	x0, x8, x22, hi  // hi = pmore
  40d470:	mov	w1, #0x1                   	// #1
  40d474:	bl	402fb0 <ferror@plt+0x1a10>
  40d478:	ldr	x9, [sp, #24]
  40d47c:	ldr	x10, [sp, #8]
  40d480:	ldr	x8, [x20, #24]
  40d484:	mov	x22, x0
  40d488:	cmp	x9, #0x0
  40d48c:	sub	x10, x9, x10
  40d490:	csel	x0, xzr, x10, eq  // eq = none
  40d494:	cbz	x8, 40d4a4 <ferror@plt+0xbf04>
  40d498:	ldr	x9, [x20, #8]
  40d49c:	sub	x1, x8, x9
  40d4a0:	b	40d4a8 <ferror@plt+0xbf08>
  40d4a4:	mov	x1, xzr
  40d4a8:	bl	402fb0 <ferror@plt+0x1a10>
  40d4ac:	mov	x1, x22
  40d4b0:	bl	402fb0 <ferror@plt+0x1a10>
  40d4b4:	cmp	x0, #0x2
  40d4b8:	csel	x22, x0, x26, hi  // hi = pmore
  40d4bc:	lsl	x0, x22, #2
  40d4c0:	bl	402fe0 <ferror@plt+0x1a40>
  40d4c4:	stur	x0, [x29, #-48]
  40d4c8:	mov	x0, sp
  40d4cc:	sub	x2, x29, #0x30
  40d4d0:	mov	x1, x20
  40d4d4:	mov	x3, x19
  40d4d8:	mov	x4, xzr
  40d4dc:	mov	x5, x21
  40d4e0:	stur	x22, [x29, #-16]
  40d4e4:	sturb	wzr, [x29, #-8]
  40d4e8:	stp	xzr, xzr, [x25, #8]
  40d4ec:	str	xzr, [x25]
  40d4f0:	bl	40cc28 <ferror@plt+0xb688>
  40d4f4:	ldur	x8, [x29, #-48]
  40d4f8:	mov	w22, w0
  40d4fc:	mov	x0, x8
  40d500:	bl	401480 <free@plt>
  40d504:	cbnz	w22, 40d5ac <ferror@plt+0xc00c>
  40d508:	sub	x0, x29, #0x60
  40d50c:	sub	x1, x29, #0x60
  40d510:	mov	x2, sp
  40d514:	mov	x3, xzr
  40d518:	bl	407e18 <ferror@plt+0x6878>
  40d51c:	cbnz	w0, 40d594 <ferror@plt+0xbff4>
  40d520:	ldr	x1, [x20, #16]
  40d524:	mov	x0, xzr
  40d528:	bl	402fb0 <ferror@plt+0x1a10>
  40d52c:	ldp	x8, x9, [sp, #8]
  40d530:	ldr	x1, [x20, #8]
  40d534:	cmp	x0, x9
  40d538:	csel	x21, x0, x9, hi  // hi = pmore
  40d53c:	mov	x0, x8
  40d540:	bl	402fb0 <ferror@plt+0x1a10>
  40d544:	mov	x22, x0
  40d548:	mov	w1, #0x8                   	// #8
  40d54c:	mov	x0, x21
  40d550:	bl	402fb0 <ferror@plt+0x1a10>
  40d554:	umulh	x8, x0, x24
  40d558:	lsr	x8, x8, #3
  40d55c:	cmp	x8, x22
  40d560:	csel	x0, x8, x22, hi  // hi = pmore
  40d564:	mov	w1, #0x1                   	// #1
  40d568:	bl	402fb0 <ferror@plt+0x1a10>
  40d56c:	ldr	x9, [sp, #24]
  40d570:	ldr	x10, [sp, #8]
  40d574:	ldr	x8, [x20, #24]
  40d578:	mov	x22, x0
  40d57c:	cmp	x9, #0x0
  40d580:	sub	x10, x9, x10
  40d584:	csel	x0, xzr, x10, eq  // eq = none
  40d588:	cbnz	x8, 40d348 <ferror@plt+0xbda8>
  40d58c:	mov	x1, xzr
  40d590:	b	40d350 <ferror@plt+0xbdb0>
  40d594:	mov	w22, w0
  40d598:	b	40d5ac <ferror@plt+0xc00c>
  40d59c:	ldr	w8, [x8, #1128]
  40d5a0:	cmp	w8, w9
  40d5a4:	cset	w8, ne  // ne = any
  40d5a8:	lsl	w22, w8, #3
  40d5ac:	ldr	x0, [sp, #96]
  40d5b0:	bl	401480 <free@plt>
  40d5b4:	ldr	x0, [sp]
  40d5b8:	bl	401480 <free@plt>
  40d5bc:	ldur	x0, [x29, #-96]
  40d5c0:	bl	401480 <free@plt>
  40d5c4:	b	40d0dc <ferror@plt+0xbb3c>
  40d5c8:	sub	sp, sp, #0x70
  40d5cc:	stp	x29, x30, [sp, #16]
  40d5d0:	stp	x28, x27, [sp, #32]
  40d5d4:	stp	x26, x25, [sp, #48]
  40d5d8:	stp	x24, x23, [sp, #64]
  40d5dc:	stp	x22, x21, [sp, #80]
  40d5e0:	stp	x20, x19, [sp, #96]
  40d5e4:	add	x29, sp, #0x10
  40d5e8:	cbz	x1, 40d740 <ferror@plt+0xc1a0>
  40d5ec:	ldr	x21, [x0, #24]
  40d5f0:	mov	x20, x1
  40d5f4:	mov	x19, x0
  40d5f8:	cbz	x21, 40d6dc <ferror@plt+0xc13c>
  40d5fc:	mov	x27, x19
  40d600:	ldr	x24, [x27, #8]!
  40d604:	mov	x23, #0xe38f                	// #58255
  40d608:	movk	x23, #0x8e38, lsl #16
  40d60c:	movk	x23, #0x38e3, lsl #32
  40d610:	movk	x23, #0xe38e, lsl #48
  40d614:	ldr	x26, [x27, #8]
  40d618:	umulh	x9, x20, x23
  40d61c:	lsr	x9, x9, #3
  40d620:	add	x9, x9, x9, lsl #3
  40d624:	sub	x28, x20, x9
  40d628:	umulh	x9, x26, x23
  40d62c:	lsr	x9, x9, #3
  40d630:	add	x9, x9, x9, lsl #3
  40d634:	mov	w8, #0x9                   	// #9
  40d638:	subs	x9, x26, x9
  40d63c:	mov	w1, #0x8                   	// #8
  40d640:	mov	x0, x20
  40d644:	csel	x22, x8, x9, eq  // eq = none
  40d648:	sub	x25, x21, x24
  40d64c:	bl	402fb0 <ferror@plt+0x1a10>
  40d650:	add	x9, x22, x28
  40d654:	umulh	x8, x0, x23
  40d658:	cmp	x9, #0x9
  40d65c:	lsr	x8, x8, #3
  40d660:	cset	w10, hi  // hi = pmore
  40d664:	sub	x8, x8, x10
  40d668:	subs	x8, x8, x25
  40d66c:	csel	x22, xzr, x8, cc  // cc = lo, ul, last
  40d670:	cmp	x9, #0xa
  40d674:	b.cc	40d780 <ferror@plt+0xc1e0>  // b.lo, b.ul, b.last
  40d678:	add	x25, x26, #0x9
  40d67c:	mov	w1, #0x8                   	// #8
  40d680:	mov	x0, x25
  40d684:	bl	402fb0 <ferror@plt+0x1a10>
  40d688:	umulh	x8, x0, x23
  40d68c:	lsr	x23, x8, #3
  40d690:	subs	x24, x23, x24
  40d694:	b.eq	40d774 <ferror@plt+0xc1d4>  // b.none
  40d698:	mov	x0, x21
  40d69c:	mov	x1, x24
  40d6a0:	stp	x25, x26, [sp]
  40d6a4:	bl	402fb0 <ferror@plt+0x1a10>
  40d6a8:	ldr	x8, [x19, #32]
  40d6ac:	cmp	x0, #0x2
  40d6b0:	mov	w9, #0x2                   	// #2
  40d6b4:	csel	x26, x0, x9, hi  // hi = pmore
  40d6b8:	cmp	x26, x8
  40d6bc:	b.ls	40d748 <ferror@plt+0xc1a8>  // b.plast
  40d6c0:	ldr	x0, [x19]
  40d6c4:	lsl	x1, x26, #2
  40d6c8:	bl	403000 <ferror@plt+0x1a60>
  40d6cc:	mov	x25, x0
  40d6d0:	str	x0, [x19]
  40d6d4:	str	x26, [x19, #32]
  40d6d8:	b	40d74c <ferror@plt+0xc1ac>
  40d6dc:	ldr	x8, [x19, #16]
  40d6e0:	mov	w1, #0x8                   	// #8
  40d6e4:	add	x0, x8, x20
  40d6e8:	str	x0, [x19, #16]
  40d6ec:	bl	402fb0 <ferror@plt+0x1a10>
  40d6f0:	mov	x8, #0xe38f                	// #58255
  40d6f4:	movk	x8, #0x8e38, lsl #16
  40d6f8:	movk	x8, #0x38e3, lsl #32
  40d6fc:	movk	x8, #0xe38e, lsl #48
  40d700:	ldr	x9, [x19, #32]
  40d704:	umulh	x8, x0, x8
  40d708:	lsr	x8, x8, #3
  40d70c:	cmp	x8, #0x2
  40d710:	mov	w10, #0x2                   	// #2
  40d714:	csel	x20, x8, x10, hi  // hi = pmore
  40d718:	cmp	x20, x9
  40d71c:	b.ls	40d740 <ferror@plt+0xc1a0>  // b.plast
  40d720:	ldr	x0, [x19]
  40d724:	lsl	x1, x20, #2
  40d728:	bl	403000 <ferror@plt+0x1a60>
  40d72c:	mov	x8, x0
  40d730:	mov	w0, wzr
  40d734:	str	x8, [x19]
  40d738:	str	x20, [x19, #32]
  40d73c:	b	40d8f0 <ferror@plt+0xc350>
  40d740:	mov	w0, wzr
  40d744:	b	40d8f0 <ferror@plt+0xc350>
  40d748:	ldr	x25, [x19]
  40d74c:	lsl	x26, x24, #2
  40d750:	add	x0, x25, x26
  40d754:	lsl	x2, x21, #2
  40d758:	mov	x1, x25
  40d75c:	bl	401260 <memmove@plt>
  40d760:	mov	x0, x25
  40d764:	mov	w1, wzr
  40d768:	mov	x2, x26
  40d76c:	bl	401360 <memset@plt>
  40d770:	ldp	x25, x26, [sp]
  40d774:	add	x21, x21, x24
  40d778:	stp	x23, x25, [x19, #8]
  40d77c:	str	x21, [x19, #24]
  40d780:	mov	x0, x22
  40d784:	mov	x1, x21
  40d788:	bl	402fb0 <ferror@plt+0x1a10>
  40d78c:	ldr	x8, [x19, #32]
  40d790:	cmp	x0, #0x2
  40d794:	mov	w9, #0x2                   	// #2
  40d798:	csel	x24, x0, x9, hi  // hi = pmore
  40d79c:	cmp	x24, x8
  40d7a0:	b.ls	40d7c0 <ferror@plt+0xc220>  // b.plast
  40d7a4:	ldr	x0, [x19]
  40d7a8:	lsl	x1, x24, #2
  40d7ac:	bl	403000 <ferror@plt+0x1a60>
  40d7b0:	mov	x23, x0
  40d7b4:	str	x0, [x19]
  40d7b8:	str	x24, [x19, #32]
  40d7bc:	b	40d7c4 <ferror@plt+0xc224>
  40d7c0:	ldr	x23, [x19]
  40d7c4:	add	x0, x23, x21, lsl #2
  40d7c8:	lsl	x2, x22, #2
  40d7cc:	mov	w1, wzr
  40d7d0:	bl	401360 <memset@plt>
  40d7d4:	add	x22, x21, x22
  40d7d8:	adrp	x21, 42e000 <ferror@plt+0x2ca60>
  40d7dc:	str	x22, [x19, #24]
  40d7e0:	stp	xzr, xzr, [x27]
  40d7e4:	cbz	x28, 40d870 <ferror@plt+0xc2d0>
  40d7e8:	ldr	x8, [x21, #584]
  40d7ec:	ldr	w9, [x8, #1128]
  40d7f0:	ldr	w13, [x8, #1132]
  40d7f4:	cbz	x22, 40d85c <ferror@plt+0xc2bc>
  40d7f8:	cmp	w9, w13
  40d7fc:	b.ne	40d85c <ferror@plt+0xc2bc>  // b.any
  40d800:	adrp	x10, 419000 <ferror@plt+0x17a60>
  40d804:	mov	w11, #0x9                   	// #9
  40d808:	add	x10, x10, #0xfd8
  40d80c:	sub	x11, x11, x28
  40d810:	ldr	x9, [x10, x28, lsl #3]
  40d814:	ldr	x10, [x10, x11, lsl #3]
  40d818:	mov	x12, xzr
  40d81c:	sub	x11, x23, #0x4
  40d820:	mov	x14, x22
  40d824:	lsl	x13, x14, #2
  40d828:	ldrsw	x15, [x11, x13]
  40d82c:	udiv	x16, x15, x9
  40d830:	madd	w12, w12, w10, w16
  40d834:	str	w12, [x11, x13]
  40d838:	ldr	w17, [x8, #1128]
  40d83c:	ldr	w13, [x8, #1132]
  40d840:	sub	x12, x14, #0x2
  40d844:	cmp	x12, x22
  40d848:	b.cs	40d85c <ferror@plt+0xc2bc>  // b.hs, b.nlast
  40d84c:	msub	x12, x16, x9, x15
  40d850:	cmp	w17, w13
  40d854:	sub	x14, x14, #0x1
  40d858:	b.eq	40d824 <ferror@plt+0xc284>  // b.none
  40d85c:	ldr	w8, [x8, #1128]
  40d860:	cmp	w8, w13
  40d864:	cset	w8, ne  // ne = any
  40d868:	lsl	w24, w8, #3
  40d86c:	b	40d874 <ferror@plt+0xc2d4>
  40d870:	mov	w24, wzr
  40d874:	add	x0, x26, x20
  40d878:	mov	w1, #0x8                   	// #8
  40d87c:	str	x0, [x19, #16]
  40d880:	bl	402fb0 <ferror@plt+0x1a10>
  40d884:	mov	x8, #0xe38f                	// #58255
  40d888:	movk	x8, #0x8e38, lsl #16
  40d88c:	movk	x8, #0x38e3, lsl #32
  40d890:	movk	x8, #0xe38e, lsl #48
  40d894:	umulh	x8, x0, x8
  40d898:	lsr	x8, x8, #3
  40d89c:	str	x8, [x19, #8]
  40d8a0:	cbz	x22, 40d8bc <ferror@plt+0xc31c>
  40d8a4:	sub	x9, x23, #0x4
  40d8a8:	ldr	w10, [x9, x22, lsl #2]
  40d8ac:	cbnz	w10, 40d8c8 <ferror@plt+0xc328>
  40d8b0:	sub	x22, x22, #0x1
  40d8b4:	str	x22, [x19, #24]
  40d8b8:	cbnz	x22, 40d8a8 <ferror@plt+0xc308>
  40d8bc:	strb	wzr, [x19, #40]
  40d8c0:	str	xzr, [x19, #8]
  40d8c4:	b	40d8d4 <ferror@plt+0xc334>
  40d8c8:	cmp	x22, x8
  40d8cc:	b.cs	40d8d4 <ferror@plt+0xc334>  // b.hs, b.nlast
  40d8d0:	str	x8, [x19, #24]
  40d8d4:	ldr	x8, [x21, #584]
  40d8d8:	ldr	w9, [x8, #1128]
  40d8dc:	ldr	w8, [x8, #1132]
  40d8e0:	cmp	w9, w8
  40d8e4:	ccmp	w24, #0x0, #0x0, ne  // ne = any
  40d8e8:	mov	w8, #0x8                   	// #8
  40d8ec:	csel	w0, w24, w8, ne  // ne = any
  40d8f0:	ldp	x20, x19, [sp, #96]
  40d8f4:	ldp	x22, x21, [sp, #80]
  40d8f8:	ldp	x24, x23, [sp, #64]
  40d8fc:	ldp	x26, x25, [sp, #48]
  40d900:	ldp	x28, x27, [sp, #32]
  40d904:	ldp	x29, x30, [sp, #16]
  40d908:	add	sp, sp, #0x70
  40d90c:	ret
  40d910:	stp	x29, x30, [sp, #-64]!
  40d914:	stp	x22, x21, [sp, #32]
  40d918:	adrp	x22, 42e000 <ferror@plt+0x2ca60>
  40d91c:	ldr	x8, [x22, #584]
  40d920:	stp	x24, x23, [sp, #16]
  40d924:	stp	x20, x19, [sp, #48]
  40d928:	tst	w2, #0x1
  40d92c:	ldrh	w10, [x8, #1142]
  40d930:	ldr	x8, [x8, #1104]
  40d934:	mov	w9, #0x20                  	// #32
  40d938:	mov	w11, #0x2e                  	// #46
  40d93c:	csel	w21, w11, w9, ne  // ne = any
  40d940:	sub	x9, x10, #0x1
  40d944:	mov	x19, x1
  40d948:	cmp	x8, x9
  40d94c:	mov	x20, x0
  40d950:	mov	x29, sp
  40d954:	b.cc	40d968 <ferror@plt+0xc3c8>  // b.lo, b.ul, b.last
  40d958:	mov	w0, #0x5c                  	// #92
  40d95c:	bl	402cd4 <ferror@plt+0x1734>
  40d960:	mov	w0, #0xa                   	// #10
  40d964:	bl	402cd4 <ferror@plt+0x1734>
  40d968:	mov	w0, w21
  40d96c:	bl	402cd4 <ferror@plt+0x1734>
  40d970:	subs	x9, x19, #0x1
  40d974:	b.eq	40d98c <ferror@plt+0xc3ec>  // b.none
  40d978:	cmp	x9, #0x3
  40d97c:	b.hi	40d994 <ferror@plt+0xc3f4>  // b.pmore
  40d980:	mov	x8, xzr
  40d984:	mov	w23, #0x1                   	// #1
  40d988:	b	40da14 <ferror@plt+0xc474>
  40d98c:	mov	w23, #0x1                   	// #1
  40d990:	b	40da30 <ferror@plt+0xc490>
  40d994:	mov	w10, #0x1                   	// #1
  40d998:	and	x8, x9, #0xfffffffffffffffc
  40d99c:	dup	v1.2d, x10
  40d9a0:	mov	x10, x8
  40d9a4:	mov	v0.16b, v1.16b
  40d9a8:	fmov	x12, d1
  40d9ac:	mov	x11, v1.d[1]
  40d9b0:	add	x12, x12, x12, lsl #2
  40d9b4:	fmov	x13, d0
  40d9b8:	lsl	x12, x12, #1
  40d9bc:	add	x11, x11, x11, lsl #2
  40d9c0:	add	x13, x13, x13, lsl #2
  40d9c4:	mov	x14, v0.d[1]
  40d9c8:	fmov	d1, x12
  40d9cc:	lsl	x11, x11, #1
  40d9d0:	lsl	x13, x13, #1
  40d9d4:	mov	v1.d[1], x11
  40d9d8:	add	x11, x14, x14, lsl #2
  40d9dc:	fmov	d0, x13
  40d9e0:	lsl	x11, x11, #1
  40d9e4:	subs	x10, x10, #0x4
  40d9e8:	mov	v0.d[1], x11
  40d9ec:	b.ne	40d9a8 <ferror@plt+0xc408>  // b.any
  40d9f0:	mov	x10, v1.d[1]
  40d9f4:	mov	x11, v0.d[1]
  40d9f8:	fmov	x12, d1
  40d9fc:	fmov	x13, d0
  40da00:	mul	x12, x13, x12
  40da04:	mul	x10, x11, x10
  40da08:	cmp	x9, x8
  40da0c:	mul	x23, x12, x10
  40da10:	b.eq	40da2c <ferror@plt+0xc48c>  // b.none
  40da14:	mvn	x8, x8
  40da18:	add	x8, x8, x19
  40da1c:	add	x9, x23, x23, lsl #2
  40da20:	subs	x8, x8, #0x1
  40da24:	lsl	x23, x9, #1
  40da28:	b.ne	40da1c <ferror@plt+0xc47c>  // b.any
  40da2c:	cbz	x19, 40da90 <ferror@plt+0xc4f0>
  40da30:	mov	x24, #0xcccccccccccccccc    	// #-3689348814741910324
  40da34:	movk	x24, #0xcccd
  40da38:	b	40da54 <ferror@plt+0xc4b4>
  40da3c:	mov	w0, w21
  40da40:	bl	402cd4 <ferror@plt+0x1734>
  40da44:	umulh	x8, x23, x24
  40da48:	subs	x19, x19, #0x1
  40da4c:	lsr	x23, x8, #3
  40da50:	b.eq	40da90 <ferror@plt+0xc4f0>  // b.none
  40da54:	ldr	x8, [x22, #584]
  40da58:	udiv	x9, x20, x23
  40da5c:	msub	x20, x9, x23, x20
  40da60:	and	w9, w9, #0xff
  40da64:	ldrh	w10, [x8, #1142]
  40da68:	ldr	x8, [x8, #1104]
  40da6c:	add	w21, w9, #0x30
  40da70:	sub	x10, x10, #0x1
  40da74:	cmp	x8, x10
  40da78:	b.cc	40da3c <ferror@plt+0xc49c>  // b.lo, b.ul, b.last
  40da7c:	mov	w0, #0x5c                  	// #92
  40da80:	bl	402cd4 <ferror@plt+0x1734>
  40da84:	mov	w0, #0xa                   	// #10
  40da88:	bl	402cd4 <ferror@plt+0x1734>
  40da8c:	b	40da3c <ferror@plt+0xc49c>
  40da90:	ldp	x20, x19, [sp, #48]
  40da94:	ldp	x22, x21, [sp, #32]
  40da98:	ldp	x24, x23, [sp, #16]
  40da9c:	ldp	x29, x30, [sp], #64
  40daa0:	ret
  40daa4:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  40daa8:	ldr	x8, [x8, #584]
  40daac:	ldr	w12, [x8, #1128]
  40dab0:	ldr	w9, [x8, #1132]
  40dab4:	cbz	x2, 40db5c <ferror@plt+0xc5bc>
  40dab8:	cmp	w12, w9
  40dabc:	b.ne	40db5c <ferror@plt+0xc5bc>  // b.any
  40dac0:	mov	w10, #0x3600                	// #13824
  40dac4:	mov	w11, #0xc9ff                	// #51711
  40dac8:	mov	x13, xzr
  40dacc:	mov	w14, wzr
  40dad0:	movk	w10, #0xc465, lsl #16
  40dad4:	movk	w11, #0x3b9a, lsl #16
  40dad8:	ldr	w15, [x0]
  40dadc:	ldr	w16, [x1, x13, lsl #2]
  40dae0:	add	x13, x13, #0x1
  40dae4:	add	w14, w15, w14
  40dae8:	add	w15, w14, w16
  40daec:	cmp	w15, w11
  40daf0:	add	w16, w15, w10
  40daf4:	csel	w16, w16, w15, gt
  40daf8:	str	w16, [x0], #4
  40dafc:	ldr	w16, [x8, #1128]
  40db00:	cset	w14, gt
  40db04:	cmp	x13, x2
  40db08:	b.cs	40db14 <ferror@plt+0xc574>  // b.hs, b.nlast
  40db0c:	cmp	w16, w12
  40db10:	b.eq	40dad8 <ferror@plt+0xc538>  // b.none
  40db14:	ldr	w12, [x8, #1128]
  40db18:	cmp	w15, w11
  40db1c:	b.le	40db60 <ferror@plt+0xc5c0>
  40db20:	cmp	w12, w9
  40db24:	b.ne	40db60 <ferror@plt+0xc5c0>  // b.any
  40db28:	mov	w12, #0x1                   	// #1
  40db2c:	ldr	w13, [x0]
  40db30:	add	w12, w13, w12
  40db34:	cmp	w12, w11
  40db38:	add	w13, w12, w10
  40db3c:	csel	w12, w13, w12, gt
  40db40:	str	w12, [x0], #4
  40db44:	ldr	w13, [x8, #1128]
  40db48:	cset	w12, gt
  40db4c:	b.le	40db60 <ferror@plt+0xc5c0>
  40db50:	cmp	w13, w9
  40db54:	b.eq	40db2c <ferror@plt+0xc58c>  // b.none
  40db58:	b	40db60 <ferror@plt+0xc5c0>
  40db5c:	ldr	wzr, [x8, #1128]
  40db60:	ldr	w8, [x8, #1128]
  40db64:	cmp	w8, w9
  40db68:	cset	w8, ne  // ne = any
  40db6c:	lsl	w0, w8, #3
  40db70:	ret
  40db74:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  40db78:	ldr	x8, [x8, #584]
  40db7c:	ldr	w11, [x8, #1128]
  40db80:	ldr	w9, [x8, #1132]
  40db84:	cbz	x2, 40dc28 <ferror@plt+0xc688>
  40db88:	cmp	w11, w9
  40db8c:	b.ne	40dc28 <ferror@plt+0xc688>  // b.any
  40db90:	mov	w10, #0xca00                	// #51712
  40db94:	mov	x12, xzr
  40db98:	mov	w13, wzr
  40db9c:	movk	w10, #0x3b9a, lsl #16
  40dba0:	ldr	w15, [x1, x12, lsl #2]
  40dba4:	ldr	w14, [x0]
  40dba8:	add	x12, x12, #0x1
  40dbac:	add	w15, w15, w13
  40dbb0:	add	w16, w14, w10
  40dbb4:	cmp	w15, w14
  40dbb8:	csel	w16, w16, w14, gt
  40dbbc:	sub	w16, w16, w15
  40dbc0:	str	w16, [x0], #4
  40dbc4:	ldr	w16, [x8, #1128]
  40dbc8:	cset	w13, gt
  40dbcc:	cmp	x12, x2
  40dbd0:	b.cs	40dbdc <ferror@plt+0xc63c>  // b.hs, b.nlast
  40dbd4:	cmp	w16, w11
  40dbd8:	b.eq	40dba0 <ferror@plt+0xc600>  // b.none
  40dbdc:	ldr	w11, [x8, #1128]
  40dbe0:	cmp	w15, w14
  40dbe4:	b.le	40dc2c <ferror@plt+0xc68c>
  40dbe8:	cmp	w11, w9
  40dbec:	b.ne	40dc2c <ferror@plt+0xc68c>  // b.any
  40dbf0:	mov	w11, #0x1                   	// #1
  40dbf4:	ldr	w13, [x0]
  40dbf8:	add	w12, w13, w10
  40dbfc:	cmp	w13, w11
  40dc00:	csel	w12, w12, w13, lt  // lt = tstop
  40dc04:	sub	w12, w12, w11
  40dc08:	str	w12, [x0], #4
  40dc0c:	ldr	w12, [x8, #1128]
  40dc10:	cmp	w13, w11
  40dc14:	cset	w11, lt  // lt = tstop
  40dc18:	b.ge	40dc2c <ferror@plt+0xc68c>  // b.tcont
  40dc1c:	cmp	w12, w9
  40dc20:	b.eq	40dbf4 <ferror@plt+0xc654>  // b.none
  40dc24:	b	40dc2c <ferror@plt+0xc68c>
  40dc28:	ldr	wzr, [x8, #1128]
  40dc2c:	ldr	w8, [x8, #1128]
  40dc30:	cmp	w8, w9
  40dc34:	cset	w8, ne  // ne = any
  40dc38:	lsl	w0, w8, #3
  40dc3c:	ret
  40dc40:	sub	sp, sp, #0x70
  40dc44:	stp	x26, x25, [sp, #48]
  40dc48:	stp	x24, x23, [sp, #64]
  40dc4c:	stp	x22, x21, [sp, #80]
  40dc50:	adrp	x22, 417000 <ferror@plt+0x15a60>
  40dc54:	adrp	x21, 417000 <ferror@plt+0x15a60>
  40dc58:	adrp	x26, 417000 <ferror@plt+0x15a60>
  40dc5c:	adrp	x23, 417000 <ferror@plt+0x15a60>
  40dc60:	stp	x28, x27, [sp, #32]
  40dc64:	stp	x20, x19, [sp, #96]
  40dc68:	mov	x19, x1
  40dc6c:	mov	w20, w0
  40dc70:	mov	w27, wzr
  40dc74:	mov	w28, wzr
  40dc78:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  40dc7c:	add	x22, x22, #0xca0
  40dc80:	add	x21, x21, #0xb00
  40dc84:	add	x26, x26, #0xa80
  40dc88:	adrp	x25, 42e000 <ferror@plt+0x2ca60>
  40dc8c:	add	x23, x23, #0xa56
  40dc90:	stp	x29, x30, [sp, #16]
  40dc94:	add	x29, sp, #0x10
  40dc98:	str	wzr, [sp, #4]
  40dc9c:	str	wzr, [x8, #552]
  40dca0:	b	40dcac <ferror@plt+0xc70c>
  40dca4:	mov	w27, #0x1                   	// #1
  40dca8:	mov	w28, #0x1                   	// #1
  40dcac:	add	x4, sp, #0x4
  40dcb0:	mov	w0, w20
  40dcb4:	mov	x1, x19
  40dcb8:	mov	x2, x22
  40dcbc:	mov	x3, x21
  40dcc0:	bl	401440 <getopt_long@plt>
  40dcc4:	add	w8, w0, #0x1
  40dcc8:	cmp	w8, #0x79
  40dccc:	b.hi	40df10 <ferror@plt+0xc970>  // b.pmore
  40dcd0:	adr	x9, 40dca4 <ferror@plt+0xc704>
  40dcd4:	ldrb	w10, [x26, x8]
  40dcd8:	add	x9, x9, x10, lsl #2
  40dcdc:	br	x9
  40dce0:	ldr	x8, [x25, #584]
  40dce4:	ldrh	w9, [x8, #1138]
  40dce8:	orr	w9, w9, #0x80
  40dcec:	strh	w9, [x8, #1138]
  40dcf0:	b	40dcac <ferror@plt+0xc70c>
  40dcf4:	ldr	x8, [x25, #584]
  40dcf8:	ldr	x9, [x8, #1248]
  40dcfc:	ldrh	w10, [x8, #1138]
  40dd00:	ldrb	w9, [x9]
  40dd04:	orr	w10, w10, #0x8
  40dd08:	strh	w10, [x8, #1138]
  40dd0c:	cmp	w9, #0x64
  40dd10:	b.ne	40dcac <ferror@plt+0xc70c>  // b.any
  40dd14:	b	40df94 <ferror@plt+0xc9f4>
  40dd18:	ldr	x8, [x25, #584]
  40dd1c:	ldr	x9, [x8, #1248]
  40dd20:	ldrh	w10, [x8, #1138]
  40dd24:	ldrb	w9, [x9]
  40dd28:	orr	w10, w10, #0x40
  40dd2c:	strh	w10, [x8, #1138]
  40dd30:	cmp	w9, #0x64
  40dd34:	b.ne	40dcac <ferror@plt+0xc70c>  // b.any
  40dd38:	b	40df7c <ferror@plt+0xc9dc>
  40dd3c:	ldr	x8, [x25, #584]
  40dd40:	ldr	x9, [x8, #1248]
  40dd44:	ldrh	w10, [x8, #1138]
  40dd48:	ldrb	w9, [x9]
  40dd4c:	orr	w10, w10, #0x10
  40dd50:	strh	w10, [x8, #1138]
  40dd54:	cmp	w9, #0x64
  40dd58:	b.ne	40dcac <ferror@plt+0xc70c>  // b.any
  40dd5c:	b	40df34 <ferror@plt+0xc994>
  40dd60:	ldr	x8, [x25, #584]
  40dd64:	ldr	x0, [x8, #1256]
  40dd68:	bl	402b2c <ferror@plt+0x158c>
  40dd6c:	mov	w27, #0x1                   	// #1
  40dd70:	b	40dcac <ferror@plt+0xc70c>
  40dd74:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  40dd78:	ldr	x24, [x25, #584]
  40dd7c:	ldr	x0, [x8, #544]
  40dd80:	add	x1, sp, #0x8
  40dd84:	str	x0, [x24, #1112]
  40dd88:	bl	4046d8 <ferror@plt+0x3138>
  40dd8c:	cbnz	w0, 40e028 <ferror@plt+0xca88>
  40dd90:	ldr	x1, [sp, #8]
  40dd94:	add	x24, x24, #0x4b8
  40dd98:	mov	x0, x24
  40dd9c:	bl	401cd0 <ferror@plt+0x730>
  40dda0:	mov	x0, x24
  40dda4:	mov	x1, x23
  40dda8:	bl	401cd0 <ferror@plt+0x730>
  40ddac:	ldr	x0, [sp, #8]
  40ddb0:	bl	401480 <free@plt>
  40ddb4:	b	40dcac <ferror@plt+0xc70c>
  40ddb8:	ldr	x8, [x25, #584]
  40ddbc:	ldr	x9, [x8, #1248]
  40ddc0:	ldrh	w10, [x8, #1138]
  40ddc4:	ldrb	w9, [x9]
  40ddc8:	orr	w10, w10, #0x1
  40ddcc:	strh	w10, [x8, #1138]
  40ddd0:	cmp	w9, #0x64
  40ddd4:	b.eq	40dcac <ferror@plt+0xc70c>  // b.none
  40ddd8:	b	40dfac <ferror@plt+0xca0c>
  40dddc:	ldr	x8, [x25, #584]
  40dde0:	ldrh	w9, [x8, #1138]
  40dde4:	orr	w9, w9, #0x20
  40dde8:	strh	w9, [x8, #1138]
  40ddec:	b	40dcac <ferror@plt+0xc70c>
  40ddf0:	ldr	x8, [x25, #584]
  40ddf4:	ldr	x9, [x8, #1248]
  40ddf8:	ldrh	w10, [x8, #1138]
  40ddfc:	ldrb	w9, [x9]
  40de00:	orr	w10, w10, #0x4
  40de04:	strh	w10, [x8, #1138]
  40de08:	cmp	w9, #0x64
  40de0c:	b.ne	40dcac <ferror@plt+0xc70c>  // b.any
  40de10:	b	40df4c <ferror@plt+0xc9ac>
  40de14:	ldr	x8, [x25, #584]
  40de18:	ldr	x9, [x8, #1248]
  40de1c:	ldrh	w10, [x8, #1138]
  40de20:	ldrb	w9, [x9]
  40de24:	orr	w10, w10, #0x2
  40de28:	strh	w10, [x8, #1138]
  40de2c:	cmp	w9, #0x64
  40de30:	b.ne	40dcac <ferror@plt+0xc70c>  // b.any
  40de34:	b	40df64 <ferror@plt+0xc9c4>
  40de38:	ldr	x8, [x25, #584]
  40de3c:	adrp	x9, 42e000 <ferror@plt+0x2ca60>
  40de40:	ldr	x1, [x9, #544]
  40de44:	add	x24, x8, #0x4b8
  40de48:	mov	x0, x24
  40de4c:	bl	401cd0 <ferror@plt+0x730>
  40de50:	mov	x0, x24
  40de54:	mov	x1, x23
  40de58:	bl	401cd0 <ferror@plt+0x730>
  40de5c:	b	40dcac <ferror@plt+0xc70c>
  40de60:	tbz	w28, #0, 40de6c <ferror@plt+0xc8cc>
  40de64:	mov	x0, xzr
  40de68:	bl	402b2c <ferror@plt+0x158c>
  40de6c:	tbnz	w27, #0, 40e048 <ferror@plt+0xcaa8>
  40de70:	ldr	x21, [x25, #584]
  40de74:	adrp	x23, 42e000 <ferror@plt+0x2ca60>
  40de78:	ldr	x8, [x21, #1216]
  40de7c:	cmp	x8, #0x1
  40de80:	b.hi	40de94 <ferror@plt+0xc8f4>  // b.pmore
  40de84:	ldr	x8, [x21, #1248]
  40de88:	ldrb	w8, [x8]
  40de8c:	cmp	w8, #0x64
  40de90:	b.ne	40dea0 <ferror@plt+0xc900>  // b.any
  40de94:	ldrh	w8, [x21, #1138]
  40de98:	orr	w8, w8, #0x8
  40de9c:	strh	w8, [x21, #1138]
  40dea0:	ldrsw	x22, [x23, #552]
  40dea4:	ldr	x0, [x19, x22, lsl #3]
  40dea8:	cbz	x0, 40debc <ferror@plt+0xc91c>
  40deac:	adrp	x1, 417000 <ferror@plt+0x15a60>
  40deb0:	add	x1, x1, #0xcb0
  40deb4:	bl	401450 <strcmp@plt>
  40deb8:	cbz	w0, 40df18 <ferror@plt+0xc978>
  40debc:	cmp	w22, w20
  40dec0:	str	w22, [sp, #4]
  40dec4:	b.ge	40df2c <ferror@plt+0xc98c>  // b.tcont
  40dec8:	add	x0, x21, #0x490
  40decc:	add	x1, x19, w22, sxtw #3
  40ded0:	bl	401890 <ferror@plt+0x2f0>
  40ded4:	ldr	w8, [sp, #4]
  40ded8:	add	w8, w8, #0x1
  40dedc:	cmp	w8, w20
  40dee0:	str	w8, [sp, #4]
  40dee4:	b.ge	40df2c <ferror@plt+0xc98c>  // b.tcont
  40dee8:	ldr	x9, [x25, #584]
  40deec:	add	x1, x19, w8, sxtw #3
  40def0:	add	x0, x9, #0x490
  40def4:	bl	401890 <ferror@plt+0x2f0>
  40def8:	ldr	w8, [sp, #4]
  40defc:	add	w8, w8, #0x1
  40df00:	cmp	w8, w20
  40df04:	str	w8, [sp, #4]
  40df08:	b.lt	40dee8 <ferror@plt+0xc948>  // b.tstop
  40df0c:	b	40df2c <ferror@plt+0xc98c>
  40df10:	mov	w0, #0x4                   	// #4
  40df14:	b	40e028 <ferror@plt+0xca88>
  40df18:	add	w22, w22, #0x1
  40df1c:	str	w22, [x23, #552]
  40df20:	cmp	w22, w20
  40df24:	str	w22, [sp, #4]
  40df28:	b.lt	40dec8 <ferror@plt+0xc928>  // b.tstop
  40df2c:	mov	w0, wzr
  40df30:	b	40e028 <ferror@plt+0xca88>
  40df34:	mov	w2, #0x6c                  	// #108
  40df38:	mov	w8, #0x5                   	// #5
  40df3c:	cmp	w2, #0x67
  40df40:	str	w8, [sp, #4]
  40df44:	b.ne	40dfc0 <ferror@plt+0xca20>  // b.any
  40df48:	b	40e014 <ferror@plt+0xca74>
  40df4c:	mov	w2, #0x73                  	// #115
  40df50:	mov	w8, #0x5                   	// #5
  40df54:	cmp	w2, #0x67
  40df58:	str	w8, [sp, #4]
  40df5c:	b.ne	40dfc0 <ferror@plt+0xca20>  // b.any
  40df60:	b	40e014 <ferror@plt+0xca74>
  40df64:	mov	w2, #0x77                  	// #119
  40df68:	mov	w8, #0x5                   	// #5
  40df6c:	cmp	w2, #0x67
  40df70:	str	w8, [sp, #4]
  40df74:	b.ne	40dfc0 <ferror@plt+0xca20>  // b.any
  40df78:	b	40e014 <ferror@plt+0xca74>
  40df7c:	mov	w2, #0x67                  	// #103
  40df80:	mov	w8, #0x5                   	// #5
  40df84:	cmp	w2, #0x67
  40df88:	str	w8, [sp, #4]
  40df8c:	b.ne	40dfc0 <ferror@plt+0xca20>  // b.any
  40df90:	b	40e014 <ferror@plt+0xca74>
  40df94:	mov	w2, #0x71                  	// #113
  40df98:	mov	w8, #0x5                   	// #5
  40df9c:	cmp	w2, #0x67
  40dfa0:	str	w8, [sp, #4]
  40dfa4:	b.ne	40dfc0 <ferror@plt+0xca20>  // b.any
  40dfa8:	b	40e014 <ferror@plt+0xca74>
  40dfac:	mov	w2, #0x78                  	// #120
  40dfb0:	mov	w8, #0x5                   	// #5
  40dfb4:	cmp	w2, #0x67
  40dfb8:	str	w8, [sp, #4]
  40dfbc:	b.eq	40e014 <ferror@plt+0xca74>  // b.none
  40dfc0:	mov	w8, #0x6                   	// #6
  40dfc4:	cmp	w2, #0x6c
  40dfc8:	str	w8, [sp, #4]
  40dfcc:	b.eq	40e014 <ferror@plt+0xca74>  // b.none
  40dfd0:	mov	w8, #0x7                   	// #7
  40dfd4:	cmp	w2, #0x71
  40dfd8:	str	w8, [sp, #4]
  40dfdc:	b.eq	40e014 <ferror@plt+0xca74>  // b.none
  40dfe0:	mov	w8, #0x8                   	// #8
  40dfe4:	cmp	w2, #0x73
  40dfe8:	str	w8, [sp, #4]
  40dfec:	b.eq	40e014 <ferror@plt+0xca74>  // b.none
  40dff0:	mov	w8, #0x9                   	// #9
  40dff4:	cmp	w2, #0x77
  40dff8:	str	w8, [sp, #4]
  40dffc:	b.eq	40e014 <ferror@plt+0xca74>  // b.none
  40e000:	cmp	w2, #0x78
  40e004:	mov	w8, #0xb                   	// #11
  40e008:	cinc	w9, w8, ne  // ne = any
  40e00c:	cinc	x8, x8, ne  // ne = any
  40e010:	str	w9, [sp, #4]
  40e014:	lsl	x8, x8, #5
  40e018:	ldr	x3, [x21, x8]
  40e01c:	mov	w0, #0x9                   	// #9
  40e020:	mov	x1, xzr
  40e024:	bl	402d44 <ferror@plt+0x17a4>
  40e028:	ldp	x20, x19, [sp, #96]
  40e02c:	ldp	x22, x21, [sp, #80]
  40e030:	ldp	x24, x23, [sp, #64]
  40e034:	ldp	x26, x25, [sp, #48]
  40e038:	ldp	x28, x27, [sp, #32]
  40e03c:	ldp	x29, x30, [sp, #16]
  40e040:	add	sp, sp, #0x70
  40e044:	ret
  40e048:	mov	w0, wzr
  40e04c:	bl	401290 <exit@plt>
  40e050:	sub	sp, sp, #0x70
  40e054:	add	x8, x0, #0x130
  40e058:	add	x9, x0, #0x180
  40e05c:	tst	w2, #0x1
  40e060:	stp	x29, x30, [sp, #64]
  40e064:	stp	x20, x19, [sp, #96]
  40e068:	csel	x20, x8, x9, ne  // ne = any
  40e06c:	ldr	x8, [x20, #8]
  40e070:	add	x9, x0, #0x158
  40e074:	add	x10, x0, #0x1a8
  40e078:	add	x29, sp, #0x40
  40e07c:	csel	x19, x9, x10, ne  // ne = any
  40e080:	str	x21, [sp, #80]
  40e084:	mov	w21, w2
  40e088:	stp	x1, x8, [x29, #-16]
  40e08c:	sub	x1, x29, #0x10
  40e090:	add	x2, x29, #0x18
  40e094:	mov	x0, x19
  40e098:	bl	40201c <ferror@plt+0xa7c>
  40e09c:	tbz	w0, #0, 40e0dc <ferror@plt+0xcb3c>
  40e0a0:	and	w1, w21, #0x1
  40e0a4:	mov	x0, sp
  40e0a8:	bl	411f18 <ferror@plt+0x10978>
  40e0ac:	mov	x1, sp
  40e0b0:	mov	x0, x20
  40e0b4:	bl	401890 <ferror@plt+0x2f0>
  40e0b8:	ldr	x1, [x29, #24]
  40e0bc:	mov	x0, x19
  40e0c0:	bl	401f34 <ferror@plt+0x994>
  40e0c4:	ldur	x8, [x29, #-16]
  40e0c8:	mov	x19, x0
  40e0cc:	mov	x0, x8
  40e0d0:	bl	403020 <ferror@plt+0x1a80>
  40e0d4:	str	x0, [x19]
  40e0d8:	b	40e0ec <ferror@plt+0xcb4c>
  40e0dc:	ldr	x1, [x29, #24]
  40e0e0:	mov	x0, x19
  40e0e4:	bl	401f34 <ferror@plt+0x994>
  40e0e8:	mov	x19, x0
  40e0ec:	ldr	x0, [x19, #8]
  40e0f0:	ldp	x20, x19, [sp, #96]
  40e0f4:	ldr	x21, [sp, #80]
  40e0f8:	ldp	x29, x30, [sp, #64]
  40e0fc:	add	sp, sp, #0x70
  40e100:	ret
  40e104:	stp	x29, x30, [sp, #-32]!
  40e108:	str	x19, [sp, #16]
  40e10c:	mov	x19, x0
  40e110:	add	x0, x0, #0x8
  40e114:	mov	x29, sp
  40e118:	bl	405904 <ferror@plt+0x4364>
  40e11c:	ldr	x8, [x19, #32]
  40e120:	cbz	x8, 40e130 <ferror@plt+0xcb90>
  40e124:	ldrb	w8, [x19, #48]
  40e128:	eor	w8, w8, #0x1
  40e12c:	strb	w8, [x19, #48]
  40e130:	ldr	x19, [sp, #16]
  40e134:	ldp	x29, x30, [sp], #32
  40e138:	ret
  40e13c:	stp	x29, x30, [sp, #-32]!
  40e140:	str	x19, [sp, #16]
  40e144:	mov	x19, x0
  40e148:	mov	x0, x1
  40e14c:	mov	x29, sp
  40e150:	bl	404900 <ferror@plt+0x3360>
  40e154:	cbz	x0, 40e164 <ferror@plt+0xcbc4>
  40e158:	ldr	x19, [sp, #16]
  40e15c:	ldp	x29, x30, [sp], #32
  40e160:	ret
  40e164:	add	x0, x19, #0x8
  40e168:	ldr	x19, [sp, #16]
  40e16c:	ldp	x29, x30, [sp], #32
  40e170:	b	404924 <ferror@plt+0x3384>
  40e174:	stp	x29, x30, [sp, #-32]!
  40e178:	stp	x20, x19, [sp, #16]
  40e17c:	add	x20, x0, #0x8
  40e180:	mov	x0, x20
  40e184:	mov	x29, sp
  40e188:	mov	x19, x1
  40e18c:	bl	405904 <ferror@plt+0x4364>
  40e190:	ldr	x1, [x19, #16]
  40e194:	mov	x0, x20
  40e198:	ldp	x20, x19, [sp, #16]
  40e19c:	ldp	x29, x30, [sp], #32
  40e1a0:	b	404b14 <ferror@plt+0x3574>
  40e1a4:	sub	sp, sp, #0x50
  40e1a8:	mov	w8, #0xa                   	// #10
  40e1ac:	mov	w2, #0x318                 	// #792
  40e1b0:	mov	w1, wzr
  40e1b4:	stp	x29, x30, [sp, #32]
  40e1b8:	str	x21, [sp, #48]
  40e1bc:	stp	x20, x19, [sp, #64]
  40e1c0:	add	x29, sp, #0x20
  40e1c4:	mov	x19, x0
  40e1c8:	str	x8, [sp]
  40e1cc:	bl	401360 <memset@plt>
  40e1d0:	add	x20, x19, #0x18
  40e1d4:	mov	w1, #0x8                   	// #8
  40e1d8:	mov	x0, x20
  40e1dc:	mov	x2, xzr
  40e1e0:	stp	xzr, xzr, [sp, #16]
  40e1e4:	str	xzr, [sp, #8]
  40e1e8:	str	xzr, [x29, #24]
  40e1ec:	bl	4016bc <ferror@plt+0x11c>
  40e1f0:	mov	x1, sp
  40e1f4:	mov	x0, x20
  40e1f8:	bl	401890 <ferror@plt+0x2f0>
  40e1fc:	ldr	x8, [sp]
  40e200:	add	x20, x19, #0x40
  40e204:	mov	w9, #0x1                   	// #1
  40e208:	mov	w1, #0x8                   	// #8
  40e20c:	mov	x0, x20
  40e210:	mov	x2, xzr
  40e214:	str	x8, [x19]
  40e218:	str	x9, [x29, #24]
  40e21c:	bl	4016bc <ferror@plt+0x11c>
  40e220:	mov	x1, sp
  40e224:	mov	x0, x20
  40e228:	bl	401890 <ferror@plt+0x2f0>
  40e22c:	ldr	x8, [sp]
  40e230:	add	x20, x19, #0x68
  40e234:	mov	w9, #0x2                   	// #2
  40e238:	mov	w1, #0x8                   	// #8
  40e23c:	mov	x0, x20
  40e240:	mov	x2, xzr
  40e244:	str	x8, [x19, #8]
  40e248:	str	x9, [x29, #24]
  40e24c:	bl	4016bc <ferror@plt+0x11c>
  40e250:	mov	x1, sp
  40e254:	mov	x0, x20
  40e258:	str	xzr, [sp]
  40e25c:	bl	401890 <ferror@plt+0x2f0>
  40e260:	ldr	x8, [sp]
  40e264:	adrp	x21, 42e000 <ferror@plt+0x2ca60>
  40e268:	mov	w9, #0x3                   	// #3
  40e26c:	str	x8, [x19, #16]
  40e270:	ldr	x8, [x21, #584]
  40e274:	str	x9, [x29, #24]
  40e278:	ldr	x8, [x8, #1248]
  40e27c:	ldrb	w8, [x8]
  40e280:	cmp	w8, #0x64
  40e284:	b.ne	40e2d4 <ferror@plt+0xcd34>  // b.any
  40e288:	add	x20, x19, #0x1d0
  40e28c:	mov	w1, #0x8                   	// #8
  40e290:	mov	x0, x20
  40e294:	mov	x2, xzr
  40e298:	bl	4016bc <ferror@plt+0x11c>
  40e29c:	add	x1, x29, #0x18
  40e2a0:	mov	x0, x20
  40e2a4:	str	xzr, [x29, #24]
  40e2a8:	bl	401890 <ferror@plt+0x2f0>
  40e2ac:	add	x20, x19, #0x200
  40e2b0:	mov	w8, #0x100                 	// #256
  40e2b4:	add	x1, x19, #0x290
  40e2b8:	mov	w2, #0x21                  	// #33
  40e2bc:	mov	x0, x20
  40e2c0:	str	x8, [x19, #504]
  40e2c4:	bl	4058a8 <ferror@plt+0x4308>
  40e2c8:	ldr	x1, [x19, #504]
  40e2cc:	mov	x0, x20
  40e2d0:	bl	405ac0 <ferror@plt+0x4520>
  40e2d4:	add	x20, x19, #0x230
  40e2d8:	add	x1, x19, #0x314
  40e2dc:	mov	w2, #0x1                   	// #1
  40e2e0:	mov	x0, x20
  40e2e4:	bl	4058a8 <ferror@plt+0x4308>
  40e2e8:	mov	x0, x20
  40e2ec:	bl	404924 <ferror@plt+0x3384>
  40e2f0:	ldr	x8, [x21, #584]
  40e2f4:	ldr	x8, [x8, #1248]
  40e2f8:	ldrb	w8, [x8]
  40e2fc:	cmp	w8, #0x64
  40e300:	b.eq	40e310 <ferror@plt+0xcd70>  // b.none
  40e304:	add	x0, x19, #0x260
  40e308:	mov	w1, #0x2                   	// #2
  40e30c:	bl	4058bc <ferror@plt+0x431c>
  40e310:	adrp	x2, 411000 <ferror@plt+0xfa60>
  40e314:	add	x0, x19, #0xe0
  40e318:	add	x2, x2, #0xeb8
  40e31c:	mov	w1, #0xe0                  	// #224
  40e320:	bl	4016bc <ferror@plt+0x11c>
  40e324:	add	x0, x19, #0x108
  40e328:	mov	w1, #0x10                  	// #16
  40e32c:	mov	x2, xzr
  40e330:	bl	4016bc <ferror@plt+0x11c>
  40e334:	adrp	x0, 419000 <ferror@plt+0x17a60>
  40e338:	add	x0, x0, #0xd90
  40e33c:	bl	403020 <ferror@plt+0x1a80>
  40e340:	mov	x1, x0
  40e344:	mov	x0, x19
  40e348:	bl	40e3f4 <ferror@plt+0xce54>
  40e34c:	adrp	x0, 419000 <ferror@plt+0x17a60>
  40e350:	add	x0, x0, #0xd97
  40e354:	bl	403020 <ferror@plt+0x1a80>
  40e358:	mov	x1, x0
  40e35c:	mov	x0, x19
  40e360:	bl	40e3f4 <ferror@plt+0xce54>
  40e364:	adrp	x20, 401000 <memcpy@plt-0x250>
  40e368:	add	x20, x20, #0xfa4
  40e36c:	add	x0, x19, #0x130
  40e370:	mov	w1, #0x28                  	// #40
  40e374:	mov	x2, x20
  40e378:	bl	4016bc <ferror@plt+0x11c>
  40e37c:	add	x0, x19, #0x158
  40e380:	mov	w1, #0x10                  	// #16
  40e384:	mov	x2, xzr
  40e388:	bl	4016bc <ferror@plt+0x11c>
  40e38c:	add	x0, x19, #0x180
  40e390:	mov	w1, #0x28                  	// #40
  40e394:	mov	x2, x20
  40e398:	bl	4016bc <ferror@plt+0x11c>
  40e39c:	add	x0, x19, #0x1a8
  40e3a0:	mov	w1, #0x10                  	// #16
  40e3a4:	mov	x2, xzr
  40e3a8:	bl	4016bc <ferror@plt+0x11c>
  40e3ac:	adrp	x2, 412000 <ferror@plt+0x10a60>
  40e3b0:	add	x0, x19, #0x90
  40e3b4:	add	x2, x2, #0x170
  40e3b8:	mov	w1, #0x38                  	// #56
  40e3bc:	bl	4016bc <ferror@plt+0x11c>
  40e3c0:	add	x19, x19, #0xb8
  40e3c4:	mov	w1, #0x18                  	// #24
  40e3c8:	mov	x0, x19
  40e3cc:	mov	x2, xzr
  40e3d0:	bl	4016bc <ferror@plt+0x11c>
  40e3d4:	add	x1, sp, #0x8
  40e3d8:	mov	x0, x19
  40e3dc:	bl	401890 <ferror@plt+0x2f0>
  40e3e0:	ldp	x20, x19, [sp, #64]
  40e3e4:	ldr	x21, [sp, #48]
  40e3e8:	ldp	x29, x30, [sp, #32]
  40e3ec:	add	sp, sp, #0x50
  40e3f0:	ret
  40e3f4:	sub	sp, sp, #0x130
  40e3f8:	stp	x29, x30, [sp, #240]
  40e3fc:	stp	x22, x21, [sp, #272]
  40e400:	stp	x20, x19, [sp, #288]
  40e404:	ldr	x8, [x0, #232]
  40e408:	add	x29, sp, #0xf0
  40e40c:	add	x21, x0, #0x108
  40e410:	mov	x19, x1
  40e414:	mov	x20, x0
  40e418:	stp	x1, x8, [x29, #-16]
  40e41c:	sub	x1, x29, #0x10
  40e420:	add	x2, x29, #0x18
  40e424:	mov	x0, x21
  40e428:	str	x28, [sp, #256]
  40e42c:	bl	40201c <ferror@plt+0xa7c>
  40e430:	ldr	x1, [x29, #24]
  40e434:	mov	w22, w0
  40e438:	mov	x0, x21
  40e43c:	bl	401f34 <ferror@plt+0x994>
  40e440:	ldr	x1, [x0, #8]
  40e444:	str	x1, [x29, #24]
  40e448:	tbz	w22, #0, 40e468 <ferror@plt+0xcec8>
  40e44c:	mov	x0, sp
  40e450:	mov	x1, x19
  40e454:	bl	411dac <ferror@plt+0x1080c>
  40e458:	add	x0, x20, #0xe0
  40e45c:	mov	x1, sp
  40e460:	bl	401890 <ferror@plt+0x2f0>
  40e464:	b	40e47c <ferror@plt+0xcedc>
  40e468:	add	x0, x20, #0xe0
  40e46c:	bl	401f34 <ferror@plt+0x994>
  40e470:	bl	411e44 <ferror@plt+0x108a4>
  40e474:	mov	x0, x19
  40e478:	bl	401480 <free@plt>
  40e47c:	ldr	x0, [x29, #24]
  40e480:	ldp	x20, x19, [sp, #288]
  40e484:	ldp	x22, x21, [sp, #272]
  40e488:	ldr	x28, [sp, #256]
  40e48c:	ldp	x29, x30, [sp, #240]
  40e490:	add	sp, sp, #0x130
  40e494:	ret
  40e498:	stp	x29, x30, [sp, #-32]!
  40e49c:	stp	x20, x19, [sp, #16]
  40e4a0:	mov	x19, x1
  40e4a4:	mov	x20, x0
  40e4a8:	mov	x0, x1
  40e4ac:	mov	x1, x2
  40e4b0:	mov	x29, sp
  40e4b4:	bl	411dac <ferror@plt+0x1080c>
  40e4b8:	add	x0, x20, #0xe0
  40e4bc:	mov	x1, x19
  40e4c0:	ldp	x20, x19, [sp, #16]
  40e4c4:	ldp	x29, x30, [sp], #32
  40e4c8:	b	401890 <ferror@plt+0x2f0>
  40e4cc:	stp	x29, x30, [sp, #-48]!
  40e4d0:	stp	x20, x19, [sp, #32]
  40e4d4:	ldr	x8, [x0, #192]
  40e4d8:	str	x21, [sp, #16]
  40e4dc:	add	x21, x0, #0xb8
  40e4e0:	mov	w19, w1
  40e4e4:	mov	x20, x0
  40e4e8:	sub	x1, x8, #0x1
  40e4ec:	mov	x0, x21
  40e4f0:	mov	x29, sp
  40e4f4:	bl	401750 <ferror@plt+0x1b0>
  40e4f8:	ldr	x1, [x20, #152]
  40e4fc:	add	x0, x20, #0x90
  40e500:	bl	401750 <ferror@plt+0x1b0>
  40e504:	add	x0, x20, #0xe0
  40e508:	mov	x1, xzr
  40e50c:	bl	401f34 <ferror@plt+0x994>
  40e510:	mov	x20, x0
  40e514:	mov	x0, x21
  40e518:	mov	x1, xzr
  40e51c:	bl	401f8c <ferror@plt+0x9ec>
  40e520:	ldr	x8, [x20, #8]
  40e524:	mov	w10, #0x7fffffff            	// #2147483647
  40e528:	str	x8, [x0, #8]
  40e52c:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  40e530:	ldr	x8, [x8, #584]
  40e534:	ldr	w9, [x8, #1128]
  40e538:	cmp	w9, w10
  40e53c:	b.ne	40e548 <ferror@plt+0xcfa8>  // b.any
  40e540:	mov	w19, #0x7                   	// #7
  40e544:	b	40e5c4 <ferror@plt+0xd024>
  40e548:	ldr	w9, [x8, #1128]
  40e54c:	cbz	w19, 40e570 <ferror@plt+0xcfd0>
  40e550:	tst	w19, #0xfffffff7
  40e554:	str	w9, [x8, #1132]
  40e558:	b.ne	40e5c4 <ferror@plt+0xd024>  // b.any
  40e55c:	ldrh	w8, [x8, #1138]
  40e560:	mov	w9, #0x120                 	// #288
  40e564:	tst	w8, w9
  40e568:	b.ne	40e5a4 <ferror@plt+0xd004>  // b.any
  40e56c:	b	40e540 <ferror@plt+0xcfa0>
  40e570:	cbz	w9, 40e58c <ferror@plt+0xcfec>
  40e574:	ldr	w9, [x8, #1128]
  40e578:	mov	w10, #0x7fffffff            	// #2147483647
  40e57c:	cmp	w9, w10
  40e580:	b.eq	40e58c <ferror@plt+0xcfec>  // b.none
  40e584:	ldrb	w9, [x8, #1138]
  40e588:	tbnz	w9, #5, 40e540 <ferror@plt+0xcfa0>
  40e58c:	ldr	w9, [x8, #1128]
  40e590:	str	w9, [x8, #1132]
  40e594:	ldrh	w8, [x8, #1138]
  40e598:	mov	w9, #0x120                 	// #288
  40e59c:	tst	w8, w9
  40e5a0:	b.eq	40e540 <ferror@plt+0xcfa0>  // b.none
  40e5a4:	adrp	x19, 42e000 <ferror@plt+0x2ca60>
  40e5a8:	ldr	x1, [x19, #536]
  40e5ac:	adrp	x0, 41a000 <ferror@plt+0x18a60>
  40e5b0:	add	x0, x0, #0xe0
  40e5b4:	bl	402c9c <ferror@plt+0x16fc>
  40e5b8:	ldr	x0, [x19, #536]
  40e5bc:	bl	403040 <ferror@plt+0x1aa0>
  40e5c0:	mov	w19, wzr
  40e5c4:	mov	w0, w19
  40e5c8:	ldp	x20, x19, [sp, #32]
  40e5cc:	ldr	x21, [sp, #16]
  40e5d0:	ldp	x29, x30, [sp], #48
  40e5d4:	ret
  40e5d8:	stp	x29, x30, [sp, #-96]!
  40e5dc:	stp	x28, x27, [sp, #16]
  40e5e0:	stp	x26, x25, [sp, #32]
  40e5e4:	stp	x24, x23, [sp, #48]
  40e5e8:	stp	x22, x21, [sp, #64]
  40e5ec:	stp	x20, x19, [sp, #80]
  40e5f0:	mov	x29, sp
  40e5f4:	sub	sp, sp, #0x2a0
  40e5f8:	add	x20, x0, #0xb8
  40e5fc:	mov	x19, x0
  40e600:	mov	x0, x20
  40e604:	mov	x1, xzr
  40e608:	bl	401f8c <ferror@plt+0x9ec>
  40e60c:	ldr	x1, [x0]
  40e610:	mov	x25, x0
  40e614:	add	x0, x19, #0xe0
  40e618:	str	x0, [sp, #112]
  40e61c:	bl	401f34 <ferror@plt+0x994>
  40e620:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  40e624:	ldr	x9, [x8, #584]
  40e628:	ldr	x22, [x0]
  40e62c:	ldr	w11, [x9, #1128]
  40e630:	ldr	w8, [x9, #1132]
  40e634:	add	x10, x9, #0x468
  40e638:	cmp	w11, w8
  40e63c:	b.ne	410b44 <ferror@plt+0xf5a4>  // b.any
  40e640:	mov	x27, x25
  40e644:	ldr	x8, [x27, #8]!
  40e648:	ldr	x24, [x0, #8]
  40e64c:	mov	x28, x0
  40e650:	cmp	x8, x24
  40e654:	b.cs	410b4c <ferror@plt+0xf5ac>  // b.hs, b.nlast
  40e658:	add	x10, x19, #0x90
  40e65c:	add	x12, x19, #0x10
  40e660:	str	x10, [sp, #128]
  40e664:	add	x10, x19, #0x98
  40e668:	str	x12, [sp, #80]
  40e66c:	add	x12, x19, #0x18
  40e670:	str	x10, [sp, #120]
  40e674:	add	x10, x19, #0x1d0
  40e678:	add	x11, x19, #0x130
  40e67c:	str	x12, [sp, #48]
  40e680:	add	x12, x19, #0x40
  40e684:	str	x10, [sp, #72]
  40e688:	add	x10, sp, #0xd0
  40e68c:	str	x11, [sp, #88]
  40e690:	add	x11, x19, #0x200
  40e694:	str	x12, [sp, #40]
  40e698:	add	x12, x19, #0x8
  40e69c:	stp	x11, x12, [sp, #16]
  40e6a0:	sub	x11, x29, #0x40
  40e6a4:	add	x12, x19, #0x68
  40e6a8:	add	x10, x10, #0x8
  40e6ac:	str	x12, [sp, #32]
  40e6b0:	add	x12, x19, #0x180
  40e6b4:	str	x10, [sp, #104]
  40e6b8:	add	x10, x11, #0x8
  40e6bc:	adrp	x21, 41a000 <ferror@plt+0x18a60>
  40e6c0:	str	wzr, [sp, #100]
  40e6c4:	stp	x10, x12, [sp, #56]
  40e6c8:	add	x21, x21, #0x818
  40e6cc:	add	x10, x8, #0x1
  40e6d0:	str	x10, [x27]
  40e6d4:	ldrb	w26, [x22, x8]
  40e6d8:	cmp	w26, #0x5b
  40e6dc:	b.hi	40f0c8 <ferror@plt+0xdb28>  // b.pmore
  40e6e0:	adr	x11, 40e6f0 <ferror@plt+0xd150>
  40e6e4:	ldrh	w12, [x21, x26, lsl #1]
  40e6e8:	add	x11, x11, x12, lsl #2
  40e6ec:	br	x11
  40e6f0:	mov	x0, x19
  40e6f4:	mov	w1, w26
  40e6f8:	bl	410e90 <ferror@plt+0xf8f0>
  40e6fc:	mov	w23, w0
  40e700:	b	410b04 <ferror@plt+0xf564>
  40e704:	sub	x1, x29, #0x40
  40e708:	sub	x2, x29, #0x48
  40e70c:	sub	x3, x29, #0x80
  40e710:	sub	x4, x29, #0x90
  40e714:	mov	x0, x19
  40e718:	bl	411a7c <ferror@plt+0x104dc>
  40e71c:	mov	w23, w0
  40e720:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40e724:	sub	x8, x26, #0x7
  40e728:	ldr	x26, [sp, #80]
  40e72c:	adrp	x9, 41a000 <ferror@plt+0x18a60>
  40e730:	mov	x27, x20
  40e734:	add	x9, x9, #0x70
  40e738:	ldur	x23, [x29, #-72]
  40e73c:	ldur	x24, [x29, #-144]
  40e740:	lsl	x20, x8, #3
  40e744:	ldr	x8, [x9, x20]
  40e748:	ldr	x2, [x26]
  40e74c:	mov	x0, x23
  40e750:	mov	x1, x24
  40e754:	blr	x8
  40e758:	ldr	x21, [sp, #104]
  40e75c:	mov	x1, x0
  40e760:	mov	x0, x21
  40e764:	bl	4058bc <ferror@plt+0x431c>
  40e768:	adrp	x8, 41a000 <ferror@plt+0x18a60>
  40e76c:	add	x8, x8, #0x28
  40e770:	ldr	x8, [x8, x20]
  40e774:	ldr	x3, [x26]
  40e778:	mov	x0, x23
  40e77c:	mov	x1, x24
  40e780:	mov	x2, x21
  40e784:	blr	x8
  40e788:	mov	w23, w0
  40e78c:	cbz	w0, 40ec1c <ferror@plt+0xd67c>
  40e790:	mov	x0, x21
  40e794:	bl	4058fc <ferror@plt+0x435c>
  40e798:	b	40ec4c <ferror@plt+0xd6ac>
  40e79c:	sub	x1, x29, #0x40
  40e7a0:	sub	x2, x29, #0x48
  40e7a4:	sub	x3, x29, #0x80
  40e7a8:	sub	x4, x29, #0x90
  40e7ac:	mov	x0, x19
  40e7b0:	bl	411a7c <ferror@plt+0x104dc>
  40e7b4:	mov	w23, w0
  40e7b8:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40e7bc:	cmp	w26, #0x17
  40e7c0:	b.ne	40ebb0 <ferror@plt+0xd610>  // b.any
  40e7c4:	ldur	x0, [x29, #-72]
  40e7c8:	bl	404900 <ferror@plt+0x3360>
  40e7cc:	cbnz	x0, 40ec74 <ferror@plt+0xd6d4>
  40e7d0:	ldr	x0, [sp, #104]
  40e7d4:	mov	w1, #0x2                   	// #2
  40e7d8:	bl	4058bc <ferror@plt+0x431c>
  40e7dc:	b	40ec9c <ferror@plt+0xd6fc>
  40e7e0:	ldr	x8, [x9, #1248]
  40e7e4:	ldrb	w8, [x8]
  40e7e8:	cmp	w8, #0x64
  40e7ec:	b.ne	40e7fc <ferror@plt+0xd25c>  // b.any
  40e7f0:	ldr	x8, [sp, #120]
  40e7f4:	ldr	x8, [x8]
  40e7f8:	cbz	x8, 40ecb8 <ferror@plt+0xd718>
  40e7fc:	ldr	x0, [sp, #128]
  40e800:	mov	x1, xzr
  40e804:	bl	401f8c <ferror@plt+0x9ec>
  40e808:	ldr	w8, [x0]
  40e80c:	mov	x24, x0
  40e810:	cmp	w8, #0x8
  40e814:	b.ne	40e9f4 <ferror@plt+0xd454>  // b.any
  40e818:	mov	w0, #0x13                  	// #19
  40e81c:	mov	x1, xzr
  40e820:	bl	402d44 <ferror@plt+0x17a4>
  40e824:	mov	w23, w0
  40e828:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40e82c:	b	40ea0c <ferror@plt+0xd46c>
  40e830:	ldr	x8, [x9, #1248]
  40e834:	ldrb	w8, [x8]
  40e838:	cmp	w8, #0x64
  40e83c:	b.ne	40e84c <ferror@plt+0xd2ac>  // b.any
  40e840:	ldr	x8, [sp, #120]
  40e844:	ldr	x8, [x8]
  40e848:	cbz	x8, 40f340 <ferror@plt+0xdda0>
  40e84c:	ldr	x0, [sp, #128]
  40e850:	mov	x1, xzr
  40e854:	bl	401f8c <ferror@plt+0x9ec>
  40e858:	ldr	w8, [x0]
  40e85c:	mov	x27, x0
  40e860:	cmp	w8, #0x8
  40e864:	b.ne	40eb50 <ferror@plt+0xd5b0>  // b.any
  40e868:	mov	w0, #0x13                  	// #19
  40e86c:	mov	x1, xzr
  40e870:	bl	402d44 <ferror@plt+0x17a4>
  40e874:	mov	w23, w0
  40e878:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40e87c:	b	40eb68 <ferror@plt+0xd5c8>
  40e880:	ldr	x8, [x9, #1248]
  40e884:	ldrb	w8, [x8]
  40e888:	cmp	w8, #0x64
  40e88c:	b.ne	40e89c <ferror@plt+0xd2fc>  // b.any
  40e890:	ldr	x8, [sp, #120]
  40e894:	ldr	x8, [x8]
  40e898:	cbz	x8, 40f5f0 <ferror@plt+0xe050>
  40e89c:	ldr	x0, [sp, #128]
  40e8a0:	mov	x1, xzr
  40e8a4:	bl	401f8c <ferror@plt+0x9ec>
  40e8a8:	ldr	w8, [x0]
  40e8ac:	mov	x24, x0
  40e8b0:	cmp	w8, #0x8
  40e8b4:	b.ne	40ebd8 <ferror@plt+0xd638>  // b.any
  40e8b8:	mov	w0, #0x13                  	// #19
  40e8bc:	mov	x1, xzr
  40e8c0:	bl	402d44 <ferror@plt+0x17a4>
  40e8c4:	mov	w23, w0
  40e8c8:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40e8cc:	b	40ebf0 <ferror@plt+0xd650>
  40e8d0:	add	x8, x19, x26, lsl #3
  40e8d4:	sub	x8, x8, #0x1a0
  40e8d8:	ldr	x1, [x8]
  40e8dc:	ldr	x0, [sp, #104]
  40e8e0:	mov	x23, x20
  40e8e4:	sub	w20, w26, #0x2b
  40e8e8:	bl	405a38 <ferror@plt+0x4498>
  40e8ec:	str	w20, [sp, #208]
  40e8f0:	mov	x20, x23
  40e8f4:	b	40fcec <ferror@plt+0xe74c>
  40e8f8:	add	x8, x9, x26, lsl #3
  40e8fc:	ldr	x1, [x8, #664]
  40e900:	ldr	x0, [sp, #104]
  40e904:	bl	405a38 <ferror@plt+0x4498>
  40e908:	mov	w8, #0x5                   	// #5
  40e90c:	str	w8, [sp, #208]
  40e910:	b	40fcec <ferror@plt+0xe74c>
  40e914:	mov	x0, x19
  40e918:	mov	w1, w26
  40e91c:	mov	x2, xzr
  40e920:	bl	410bb4 <ferror@plt+0xf614>
  40e924:	mov	w23, w0
  40e928:	b	410b04 <ferror@plt+0xf564>
  40e92c:	mov	x0, x20
  40e930:	mov	x1, xzr
  40e934:	bl	401f8c <ferror@plt+0x9ec>
  40e938:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  40e93c:	ldr	x8, [x8, #584]
  40e940:	mov	x25, x0
  40e944:	ldr	x8, [x8, #1248]
  40e948:	ldrb	w8, [x8]
  40e94c:	cmp	w8, #0x64
  40e950:	b.ne	40e984 <ferror@plt+0xd3e4>  // b.any
  40e954:	ldr	x9, [sp, #120]
  40e958:	ldr	x8, [x25, #16]
  40e95c:	cmp	w26, #0x46
  40e960:	ldr	x9, [x9]
  40e964:	cinc	x8, x8, eq  // eq = none
  40e968:	cmp	x9, x8
  40e96c:	b.cs	40e984 <ferror@plt+0xd3e4>  // b.hs, b.nlast
  40e970:	mov	w0, #0x10                  	// #16
  40e974:	mov	x1, xzr
  40e978:	bl	402d44 <ferror@plt+0x17a4>
  40e97c:	mov	w23, w0
  40e980:	cbnz	w0, 410ae0 <ferror@plt+0xf540>
  40e984:	ldr	x1, [x25]
  40e988:	ldr	x0, [sp, #112]
  40e98c:	bl	401f34 <ferror@plt+0x994>
  40e990:	mov	x28, x0
  40e994:	mov	w8, #0x5                   	// #5
  40e998:	cmp	w26, #0x46
  40e99c:	str	w8, [sp, #208]
  40e9a0:	b.ne	40ec5c <ferror@plt+0xd6bc>  // b.any
  40e9a4:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  40e9a8:	ldr	x8, [x8, #584]
  40e9ac:	ldr	x22, [sp, #88]
  40e9b0:	ldr	x8, [x8, #1248]
  40e9b4:	ldrb	w8, [x8]
  40e9b8:	cmp	w8, #0x64
  40e9bc:	b.ne	40e9cc <ferror@plt+0xd42c>  // b.any
  40e9c0:	ldr	x8, [sp, #120]
  40e9c4:	ldr	x8, [x8]
  40e9c8:	cbz	x8, 410184 <ferror@plt+0xebe4>
  40e9cc:	ldr	x0, [sp, #128]
  40e9d0:	mov	x1, xzr
  40e9d4:	bl	401f8c <ferror@plt+0x9ec>
  40e9d8:	ldr	w8, [x0]
  40e9dc:	cmp	w8, #0x8
  40e9e0:	b.ne	40f608 <ferror@plt+0xe068>  // b.any
  40e9e4:	mov	w0, #0x13                  	// #19
  40e9e8:	mov	x1, xzr
  40e9ec:	bl	402d44 <ferror@plt+0x17a4>
  40e9f0:	b	40f618 <ferror@plt+0xe078>
  40e9f4:	sub	x2, x29, #0x80
  40e9f8:	mov	x0, x19
  40e9fc:	mov	x1, x24
  40ea00:	bl	411740 <ferror@plt+0x101a0>
  40ea04:	mov	w23, w0
  40ea08:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40ea0c:	ldr	w8, [x24]
  40ea10:	ldur	x24, [x29, #-128]
  40ea14:	and	w8, w8, #0xfffffffe
  40ea18:	cmp	w8, #0x2
  40ea1c:	b.ne	40f250 <ferror@plt+0xdcb0>  // b.any
  40ea20:	mov	w0, #0xf                   	// #15
  40ea24:	mov	x1, xzr
  40ea28:	bl	402d44 <ferror@plt+0x17a4>
  40ea2c:	mov	w23, w0
  40ea30:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40ea34:	b	40f260 <ferror@plt+0xdcc0>
  40ea38:	add	x11, x8, #0x2
  40ea3c:	str	x11, [x27]
  40ea40:	ldrb	w10, [x22, x10]
  40ea44:	cbz	x10, 40f358 <ferror@plt+0xddb8>
  40ea48:	cmp	w10, #0x1
  40ea4c:	b.ne	40f428 <ferror@plt+0xde88>  // b.any
  40ea50:	mov	x12, xzr
  40ea54:	mov	x13, xzr
  40ea58:	b	40f47c <ferror@plt+0xdedc>
  40ea5c:	sub	w8, w26, #0x2c
  40ea60:	str	w8, [sp, #144]
  40ea64:	add	x1, sp, #0x90
  40ea68:	b	40fcf0 <ferror@plt+0xe750>
  40ea6c:	ldr	x8, [x9, #1248]
  40ea70:	cmp	w26, #0x4f
  40ea74:	cset	w9, eq  // eq = none
  40ea78:	str	w9, [sp, #100]
  40ea7c:	ldrb	w8, [x8]
  40ea80:	cmp	w8, #0x64
  40ea84:	b.ne	40ea94 <ferror@plt+0xd4f4>  // b.any
  40ea88:	ldr	x8, [sp, #120]
  40ea8c:	ldr	x8, [x8]
  40ea90:	cbz	x8, 40fae4 <ferror@plt+0xe544>
  40ea94:	ldr	x0, [sp, #128]
  40ea98:	mov	x1, xzr
  40ea9c:	bl	401f8c <ferror@plt+0x9ec>
  40eaa0:	ldr	w8, [x0]
  40eaa4:	mov	x25, x0
  40eaa8:	cmp	w8, #0x8
  40eaac:	b.ne	40f2f8 <ferror@plt+0xdd58>  // b.any
  40eab0:	mov	w0, #0x13                  	// #19
  40eab4:	mov	x1, xzr
  40eab8:	bl	402d44 <ferror@plt+0x17a4>
  40eabc:	mov	w23, w0
  40eac0:	cbnz	w0, 410ae0 <ferror@plt+0xf540>
  40eac4:	b	40f310 <ferror@plt+0xdd70>
  40eac8:	add	x11, x8, #0x2
  40eacc:	str	x11, [x27]
  40ead0:	ldrb	w9, [x22, x10]
  40ead4:	cbz	x9, 40f3b0 <ferror@plt+0xde10>
  40ead8:	cmp	w9, #0x1
  40eadc:	b.ne	40f4c8 <ferror@plt+0xdf28>  // b.any
  40eae0:	mov	x10, xzr
  40eae4:	mov	x1, xzr
  40eae8:	b	40f51c <ferror@plt+0xdf7c>
  40eaec:	cmp	w26, #0x5a
  40eaf0:	b.ne	40f208 <ferror@plt+0xdc68>  // b.any
  40eaf4:	mov	w8, #0x2                   	// #2
  40eaf8:	stur	x8, [x29, #-64]
  40eafc:	ldr	x22, [sp, #72]
  40eb00:	mov	x23, xzr
  40eb04:	ldr	x8, [x19, #472]
  40eb08:	cmp	x23, x8
  40eb0c:	b.cs	40eb3c <ferror@plt+0xd59c>  // b.hs, b.nlast
  40eb10:	mov	x0, x22
  40eb14:	mov	x1, x23
  40eb18:	bl	401f8c <ferror@plt+0x9ec>
  40eb1c:	ldr	x8, [x0]
  40eb20:	ldur	x9, [x29, #-64]
  40eb24:	add	x23, x23, #0x1
  40eb28:	add	x8, x8, #0x1
  40eb2c:	subs	x8, x9, x8
  40eb30:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  40eb34:	stur	x8, [x29, #-64]
  40eb38:	b.hi	40eb04 <ferror@plt+0xd564>  // b.pmore
  40eb3c:	ldr	x8, [x19, #192]
  40eb40:	cmp	x23, x8
  40eb44:	b.ne	41043c <ferror@plt+0xee9c>  // b.any
  40eb48:	mov	w23, #0x7                   	// #7
  40eb4c:	b	410ae0 <ferror@plt+0xf540>
  40eb50:	sub	x2, x29, #0x40
  40eb54:	mov	x0, x19
  40eb58:	mov	x1, x27
  40eb5c:	bl	411740 <ferror@plt+0x101a0>
  40eb60:	mov	w23, w0
  40eb64:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40eb68:	sub	w8, w26, #0x37
  40eb6c:	and	w8, w8, #0xff
  40eb70:	cmp	w8, #0x2
  40eb74:	b.cs	40f3dc <ferror@plt+0xde3c>  // b.hs, b.nlast
  40eb78:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  40eb7c:	ldr	x8, [x8, #584]
  40eb80:	cmp	w26, #0x37
  40eb84:	ldr	x8, [x8, #1248]
  40eb88:	ldrb	w8, [x8]
  40eb8c:	b.ne	40fad4 <ferror@plt+0xe534>  // b.any
  40eb90:	ldr	w9, [x27]
  40eb94:	cmp	w8, #0x64
  40eb98:	b.eq	4102a8 <ferror@plt+0xed08>  // b.none
  40eb9c:	cmp	w9, #0x2
  40eba0:	b.ne	4102a8 <ferror@plt+0xed08>  // b.any
  40eba4:	ldur	x8, [x29, #-64]
  40eba8:	ldr	x1, [x8, #8]
  40ebac:	b	4109b0 <ferror@plt+0xf410>
  40ebb0:	ldur	x0, [x29, #-72]
  40ebb4:	cmp	w26, #0x16
  40ebb8:	b.ne	40f3b8 <ferror@plt+0xde18>  // b.any
  40ebbc:	bl	404900 <ferror@plt+0x3360>
  40ebc0:	cbz	x0, 40ec74 <ferror@plt+0xd6d4>
  40ebc4:	ldr	x24, [sp, #104]
  40ebc8:	mov	w1, #0x2                   	// #2
  40ebcc:	mov	x0, x24
  40ebd0:	bl	4058bc <ferror@plt+0x431c>
  40ebd4:	b	40ec94 <ferror@plt+0xd6f4>
  40ebd8:	sub	x2, x29, #0x40
  40ebdc:	mov	x0, x19
  40ebe0:	mov	x1, x24
  40ebe4:	bl	411740 <ferror@plt+0x101a0>
  40ebe8:	mov	w23, w0
  40ebec:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40ebf0:	ldr	w8, [x24]
  40ebf4:	ldur	x24, [x29, #-64]
  40ebf8:	and	w8, w8, #0xfffffffe
  40ebfc:	cmp	w8, #0x2
  40ec00:	b.ne	40f720 <ferror@plt+0xe180>  // b.any
  40ec04:	mov	w0, #0xf                   	// #15
  40ec08:	mov	x1, xzr
  40ec0c:	bl	402d44 <ferror@plt+0x17a4>
  40ec10:	mov	w23, w0
  40ec14:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40ec18:	b	40f730 <ferror@plt+0xe190>
  40ec1c:	ldr	x20, [sp, #128]
  40ec20:	mov	w8, #0x5                   	// #5
  40ec24:	mov	w1, #0x1                   	// #1
  40ec28:	str	w8, [sp, #208]
  40ec2c:	mov	x0, x20
  40ec30:	bl	401750 <ferror@plt+0x1b0>
  40ec34:	mov	w1, #0x1                   	// #1
  40ec38:	mov	x0, x20
  40ec3c:	bl	401750 <ferror@plt+0x1b0>
  40ec40:	add	x1, sp, #0xd0
  40ec44:	mov	x0, x20
  40ec48:	bl	401890 <ferror@plt+0x2f0>
  40ec4c:	adrp	x21, 41a000 <ferror@plt+0x18a60>
  40ec50:	add	x21, x21, #0x818
  40ec54:	mov	x20, x27
  40ec58:	b	410b04 <ferror@plt+0xf564>
  40ec5c:	ldr	x22, [sp, #88]
  40ec60:	cmp	w26, #0x48
  40ec64:	b.ne	40f418 <ferror@plt+0xde78>  // b.any
  40ec68:	mov	w8, #0x8                   	// #8
  40ec6c:	str	w8, [sp, #208]
  40ec70:	b	40f62c <ferror@plt+0xe08c>
  40ec74:	ldur	x0, [x29, #-144]
  40ec78:	bl	404900 <ferror@plt+0x3360>
  40ec7c:	mov	x23, x0
  40ec80:	ldr	x24, [sp, #104]
  40ec84:	mov	w1, #0x2                   	// #2
  40ec88:	mov	x0, x24
  40ec8c:	bl	4058bc <ferror@plt+0x431c>
  40ec90:	cbz	x23, 40ec9c <ferror@plt+0xd6fc>
  40ec94:	mov	x0, x24
  40ec98:	bl	404924 <ferror@plt+0x3384>
  40ec9c:	ldr	x23, [sp, #128]
  40eca0:	mov	w8, #0x5                   	// #5
  40eca4:	mov	w1, #0x1                   	// #1
  40eca8:	str	w8, [sp, #208]
  40ecac:	mov	x0, x23
  40ecb0:	bl	401750 <ferror@plt+0x1b0>
  40ecb4:	b	4109c4 <ferror@plt+0xf424>
  40ecb8:	mov	w0, #0x10                  	// #16
  40ecbc:	mov	x1, xzr
  40ecc0:	bl	402d44 <ferror@plt+0x17a4>
  40ecc4:	mov	w23, w0
  40ecc8:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40eccc:	b	40e7fc <ferror@plt+0xd25c>
  40ecd0:	mov	w9, #0x4                   	// #4
  40ecd4:	add	x11, x8, #0x2
  40ecd8:	str	w9, [sp, #144]
  40ecdc:	str	x11, [x27]
  40ece0:	ldrb	w10, [x22, x10]
  40ece4:	cbz	x10, 40f3d4 <ferror@plt+0xde34>
  40ece8:	subs	w9, w10, #0x1
  40ecec:	b.ne	40fbe0 <ferror@plt+0xe640>  // b.any
  40ecf0:	mov	x12, xzr
  40ecf4:	mov	x13, xzr
  40ecf8:	b	40fc34 <ferror@plt+0xe694>
  40ecfc:	add	x11, x8, #0x2
  40ed00:	str	x11, [x27]
  40ed04:	ldrb	w9, [x22, x10]
  40ed08:	cbz	x9, 40fafc <ferror@plt+0xe55c>
  40ed0c:	cmp	w9, #0x1
  40ed10:	b.ne	40fc5c <ferror@plt+0xe6bc>  // b.any
  40ed14:	mov	x10, xzr
  40ed18:	mov	x12, xzr
  40ed1c:	b	40fcb0 <ferror@plt+0xe710>
  40ed20:	ldr	x0, [sp, #112]
  40ed24:	mov	w1, #0x1                   	// #1
  40ed28:	bl	401f34 <ferror@plt+0x994>
  40ed2c:	ldr	x8, [x19, #192]
  40ed30:	mov	x23, x0
  40ed34:	cbz	x8, 40ed64 <ferror@plt+0xd7c4>
  40ed38:	mov	x24, xzr
  40ed3c:	mov	x0, x20
  40ed40:	mov	x1, x24
  40ed44:	bl	401f34 <ferror@plt+0x994>
  40ed48:	ldr	x8, [x0]
  40ed4c:	cmp	x8, #0x1
  40ed50:	b.eq	40fbcc <ferror@plt+0xe62c>  // b.none
  40ed54:	ldr	x8, [x19, #192]
  40ed58:	add	x24, x24, #0x1
  40ed5c:	cmp	x24, x8
  40ed60:	b.cc	40ed3c <ferror@plt+0xd79c>  // b.lo, b.ul, b.last
  40ed64:	adrp	x24, 42e000 <ferror@plt+0x2ca60>
  40ed68:	ldr	x8, [x24, #584]
  40ed6c:	adrp	x1, 41a000 <ferror@plt+0x18a60>
  40ed70:	add	x1, x1, #0xd8
  40ed74:	add	x0, sp, #0xd0
  40ed78:	ldr	x22, [x8, #1112]
  40ed7c:	bl	402a00 <ferror@plt+0x1460>
  40ed80:	ldr	x1, [x23, #8]
  40ed84:	mov	x0, x23
  40ed88:	bl	401750 <ferror@plt+0x1b0>
  40ed8c:	sub	x0, x29, #0x40
  40ed90:	mov	w1, #0x1                   	// #1
  40ed94:	mov	x2, xzr
  40ed98:	bl	4016bc <ferror@plt+0x11c>
  40ed9c:	ldr	x8, [x24, #584]
  40eda0:	adrp	x9, 41a000 <ferror@plt+0x18a60>
  40eda4:	adrp	x10, 41a000 <ferror@plt+0x18a60>
  40eda8:	add	x9, x9, #0x8e8
  40edac:	ldr	x8, [x8, #1248]
  40edb0:	add	x10, x10, #0x8ef
  40edb4:	sub	x0, x29, #0x40
  40edb8:	ldrb	w8, [x8]
  40edbc:	cmp	w8, #0x64
  40edc0:	csel	x1, x10, x9, eq  // eq = none
  40edc4:	bl	404610 <ferror@plt+0x3070>
  40edc8:	cbz	w0, 4101b8 <ferror@plt+0xec18>
  40edcc:	mov	w23, w0
  40edd0:	cmp	w0, #0x5
  40edd4:	b.ne	410acc <ferror@plt+0xf52c>  // b.any
  40edd8:	mov	w0, #0xd                   	// #13
  40eddc:	mov	x1, xzr
  40ede0:	bl	402d44 <ferror@plt+0x17a4>
  40ede4:	mov	w23, w0
  40ede8:	b	410acc <ferror@plt+0xf52c>
  40edec:	mov	w9, #0x3                   	// #3
  40edf0:	add	x11, x8, #0x2
  40edf4:	str	w9, [sp, #144]
  40edf8:	str	x11, [x27]
  40edfc:	ldrb	w10, [x22, x10]
  40ee00:	cbz	x10, 40f3d4 <ferror@plt+0xde34>
  40ee04:	subs	w9, w10, #0x1
  40ee08:	b.ne	40fcf8 <ferror@plt+0xe758>  // b.any
  40ee0c:	mov	x12, xzr
  40ee10:	mov	x13, xzr
  40ee14:	b	40fd4c <ferror@plt+0xe7ac>
  40ee18:	ldr	x8, [x9, #1248]
  40ee1c:	ldrb	w8, [x8]
  40ee20:	cmp	w8, #0x64
  40ee24:	b.ne	40ee44 <ferror@plt+0xd8a4>  // b.any
  40ee28:	ldr	x8, [sp, #120]
  40ee2c:	ldr	x8, [x8]
  40ee30:	cbnz	x8, 40ee44 <ferror@plt+0xd8a4>
  40ee34:	mov	w0, #0x10                  	// #16
  40ee38:	mov	x1, xzr
  40ee3c:	bl	402d44 <ferror@plt+0x17a4>
  40ee40:	cbnz	w0, 410b8c <ferror@plt+0xf5ec>
  40ee44:	ldr	x0, [sp, #128]
  40ee48:	mov	x1, xzr
  40ee4c:	bl	401f8c <ferror@plt+0x9ec>
  40ee50:	ldr	w8, [x0]
  40ee54:	mov	x24, x0
  40ee58:	cmp	w8, #0x8
  40ee5c:	b.ne	40f75c <ferror@plt+0xe1bc>  // b.any
  40ee60:	mov	w0, #0x13                  	// #19
  40ee64:	mov	x1, xzr
  40ee68:	bl	402d44 <ferror@plt+0x17a4>
  40ee6c:	b	40f76c <ferror@plt+0xe1cc>
  40ee70:	add	x9, x8, #0x2
  40ee74:	str	x9, [x27]
  40ee78:	ldrb	w10, [x22, x10]
  40ee7c:	cbz	x10, 40fb04 <ferror@plt+0xe564>
  40ee80:	cmp	w10, #0x1
  40ee84:	b.ne	40fd88 <ferror@plt+0xe7e8>  // b.any
  40ee88:	mov	x11, xzr
  40ee8c:	mov	x25, xzr
  40ee90:	b	40fddc <ferror@plt+0xe83c>
  40ee94:	mov	w23, #0x7                   	// #7
  40ee98:	b	410b04 <ferror@plt+0xf564>
  40ee9c:	ldr	x8, [x9, #1248]
  40eea0:	ldrb	w8, [x8]
  40eea4:	cmp	w8, #0x64
  40eea8:	b.ne	40eec8 <ferror@plt+0xd928>  // b.any
  40eeac:	ldr	x8, [sp, #120]
  40eeb0:	ldr	x8, [x8]
  40eeb4:	cbnz	x8, 40eec8 <ferror@plt+0xd928>
  40eeb8:	mov	w0, #0x10                  	// #16
  40eebc:	mov	x1, xzr
  40eec0:	bl	402d44 <ferror@plt+0x17a4>
  40eec4:	cbnz	w0, 410b8c <ferror@plt+0xf5ec>
  40eec8:	mov	w1, #0x1                   	// #1
  40eecc:	b	40f0d8 <ferror@plt+0xdb38>
  40eed0:	mov	w1, #0x1                   	// #1
  40eed4:	mov	x0, x20
  40eed8:	bl	401750 <ferror@plt+0x1b0>
  40eedc:	ldr	x0, [sp, #72]
  40eee0:	mov	w1, #0x1                   	// #1
  40eee4:	bl	401750 <ferror@plt+0x1b0>
  40eee8:	mov	x0, x20
  40eeec:	mov	x1, xzr
  40eef0:	bl	401f8c <ferror@plt+0x9ec>
  40eef4:	mov	x25, x0
  40eef8:	ldr	x1, [x0]
  40eefc:	ldr	x0, [sp, #112]
  40ef00:	bl	401f34 <ferror@plt+0x994>
  40ef04:	ldr	x22, [x0]
  40ef08:	mov	x28, x0
  40ef0c:	mov	w23, wzr
  40ef10:	b	410b04 <ferror@plt+0xf564>
  40ef14:	ldr	x8, [x9, #1248]
  40ef18:	ldrb	w8, [x8]
  40ef1c:	cmp	w8, #0x64
  40ef20:	b.ne	40ef48 <ferror@plt+0xd9a8>  // b.any
  40ef24:	ldr	x8, [sp, #120]
  40ef28:	ldr	x8, [x8]
  40ef2c:	cmp	x8, #0x2
  40ef30:	b.hi	40ef48 <ferror@plt+0xd9a8>  // b.pmore
  40ef34:	mov	w0, #0x10                  	// #16
  40ef38:	mov	x1, xzr
  40ef3c:	bl	402d44 <ferror@plt+0x17a4>
  40ef40:	mov	w23, w0
  40ef44:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40ef48:	ldr	x0, [sp, #128]
  40ef4c:	mov	w1, #0x2                   	// #2
  40ef50:	bl	401f8c <ferror@plt+0x9ec>
  40ef54:	ldr	w8, [x0]
  40ef58:	mov	x26, x0
  40ef5c:	cmp	w8, #0x8
  40ef60:	b.ne	40fa90 <ferror@plt+0xe4f0>  // b.any
  40ef64:	mov	w0, #0x13                  	// #19
  40ef68:	mov	x1, xzr
  40ef6c:	bl	402d44 <ferror@plt+0x17a4>
  40ef70:	b	40faa0 <ferror@plt+0xe500>
  40ef74:	sub	x1, x29, #0x80
  40ef78:	sub	x2, x29, #0x90
  40ef7c:	sub	x3, x29, #0x48
  40ef80:	sub	x4, x29, #0x98
  40ef84:	mov	x0, x19
  40ef88:	bl	411a7c <ferror@plt+0x104dc>
  40ef8c:	mov	w23, w0
  40ef90:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40ef94:	ldr	x27, [sp, #80]
  40ef98:	str	x20, [sp, #8]
  40ef9c:	ldp	x20, x23, [x29, #-152]
  40efa0:	ldr	x2, [x27]
  40efa4:	mov	x0, x23
  40efa8:	mov	x1, x20
  40efac:	bl	407308 <ferror@plt+0x5d68>
  40efb0:	ldr	x21, [sp, #104]
  40efb4:	mov	x26, x0
  40efb8:	mov	x1, x26
  40efbc:	mov	x0, x21
  40efc0:	bl	4058bc <ferror@plt+0x431c>
  40efc4:	ldr	x24, [sp, #56]
  40efc8:	mov	x1, x26
  40efcc:	mov	x0, x24
  40efd0:	bl	4058bc <ferror@plt+0x431c>
  40efd4:	ldr	x4, [x27]
  40efd8:	mov	x0, x23
  40efdc:	mov	x1, x20
  40efe0:	mov	x2, x24
  40efe4:	mov	x3, x21
  40efe8:	bl	40c958 <ferror@plt+0xb3b8>
  40efec:	cbz	w0, 410564 <ferror@plt+0xefc4>
  40eff0:	mov	w23, w0
  40eff4:	mov	x0, x24
  40eff8:	bl	4058fc <ferror@plt+0x435c>
  40effc:	mov	x0, x21
  40f000:	bl	4058fc <ferror@plt+0x435c>
  40f004:	b	4105a8 <ferror@plt+0xf008>
  40f008:	ldr	x8, [x9, #1248]
  40f00c:	ldrb	w8, [x8]
  40f010:	cmp	w8, #0x64
  40f014:	b.ne	40f024 <ferror@plt+0xda84>  // b.any
  40f018:	ldr	x8, [sp, #120]
  40f01c:	ldr	x8, [x8]
  40f020:	cbz	x8, 4102f4 <ferror@plt+0xed54>
  40f024:	ldr	x0, [sp, #128]
  40f028:	mov	x1, xzr
  40f02c:	bl	401f8c <ferror@plt+0x9ec>
  40f030:	ldr	w8, [x0]
  40f034:	mov	x25, x0
  40f038:	cmp	w8, #0x8
  40f03c:	b.ne	40f8bc <ferror@plt+0xe31c>  // b.any
  40f040:	mov	w0, #0x13                  	// #19
  40f044:	mov	x1, xzr
  40f048:	bl	402d44 <ferror@plt+0x17a4>
  40f04c:	b	40f8cc <ferror@plt+0xe32c>
  40f050:	ldr	x8, [x9, #1248]
  40f054:	ldrb	w8, [x8]
  40f058:	cmp	w8, #0x64
  40f05c:	b.ne	40f06c <ferror@plt+0xdacc>  // b.any
  40f060:	ldr	x8, [sp, #120]
  40f064:	ldr	x8, [x8]
  40f068:	cbz	x8, 41030c <ferror@plt+0xed6c>
  40f06c:	ldr	x0, [sp, #128]
  40f070:	mov	x1, xzr
  40f074:	bl	401f8c <ferror@plt+0x9ec>
  40f078:	ldr	w8, [x0]
  40f07c:	mov	x26, x0
  40f080:	cmp	w8, #0x8
  40f084:	b.ne	40f9a4 <ferror@plt+0xe404>  // b.any
  40f088:	mov	w0, #0x13                  	// #19
  40f08c:	mov	x1, xzr
  40f090:	bl	402d44 <ferror@plt+0x17a4>
  40f094:	b	40f9b4 <ferror@plt+0xe414>
  40f098:	mov	x24, xzr
  40f09c:	ldr	x8, [sp, #120]
  40f0a0:	ldr	x8, [x8]
  40f0a4:	cmp	x24, x8
  40f0a8:	b.cs	40f0c8 <ferror@plt+0xdb28>  // b.hs, b.nlast
  40f0ac:	mov	w1, #0x3f                  	// #63
  40f0b0:	mov	x0, x19
  40f0b4:	mov	x2, x24
  40f0b8:	bl	410bb4 <ferror@plt+0xf614>
  40f0bc:	add	x24, x24, #0x1
  40f0c0:	cbz	w0, 40f09c <ferror@plt+0xdafc>
  40f0c4:	b	410334 <ferror@plt+0xed94>
  40f0c8:	mov	w23, wzr
  40f0cc:	b	410b04 <ferror@plt+0xf564>
  40f0d0:	ldr	x8, [sp, #120]
  40f0d4:	ldr	x1, [x8]
  40f0d8:	ldr	x0, [sp, #128]
  40f0dc:	bl	401750 <ferror@plt+0x1b0>
  40f0e0:	mov	w23, wzr
  40f0e4:	b	410b04 <ferror@plt+0xf564>
  40f0e8:	mov	w8, #0x5                   	// #5
  40f0ec:	str	w8, [sp, #208]
  40f0f0:	ldr	x8, [sp, #120]
  40f0f4:	ldr	x0, [sp, #104]
  40f0f8:	ldr	x1, [x8]
  40f0fc:	bl	405a38 <ferror@plt+0x4498>
  40f100:	b	40fcec <ferror@plt+0xe74c>
  40f104:	ldr	x8, [x9, #1248]
  40f108:	ldrb	w8, [x8]
  40f10c:	cmp	w8, #0x64
  40f110:	b.ne	40f120 <ferror@plt+0xdb80>  // b.any
  40f114:	ldr	x8, [sp, #120]
  40f118:	ldr	x8, [x8]
  40f11c:	cbz	x8, 410324 <ferror@plt+0xed84>
  40f120:	ldr	x23, [sp, #128]
  40f124:	mov	x1, xzr
  40f128:	mov	x0, x23
  40f12c:	bl	401f8c <ferror@plt+0x9ec>
  40f130:	mov	x1, x0
  40f134:	add	x0, sp, #0x90
  40f138:	bl	412100 <ferror@plt+0x10b60>
  40f13c:	add	x1, sp, #0x90
  40f140:	b	4109d4 <ferror@plt+0xf434>
  40f144:	ldr	x8, [x9, #1248]
  40f148:	ldrb	w8, [x8]
  40f14c:	cmp	w8, #0x64
  40f150:	b.ne	40f174 <ferror@plt+0xdbd4>  // b.any
  40f154:	ldr	x8, [sp, #120]
  40f158:	ldr	x8, [x8]
  40f15c:	cmp	x8, #0x1
  40f160:	b.hi	40f174 <ferror@plt+0xdbd4>  // b.pmore
  40f164:	mov	w0, #0x10                  	// #16
  40f168:	mov	x1, xzr
  40f16c:	bl	402d44 <ferror@plt+0x17a4>
  40f170:	cbnz	w0, 410334 <ferror@plt+0xed94>
  40f174:	ldr	x23, [sp, #128]
  40f178:	mov	x1, xzr
  40f17c:	mov	x0, x23
  40f180:	bl	401f8c <ferror@plt+0x9ec>
  40f184:	mov	x24, x0
  40f188:	mov	w1, #0x1                   	// #1
  40f18c:	mov	x0, x23
  40f190:	bl	401f8c <ferror@plt+0x9ec>
  40f194:	ldr	x8, [x24, #48]
  40f198:	ldp	q2, q0, [x24, #16]
  40f19c:	ldr	q1, [x24]
  40f1a0:	mov	w23, wzr
  40f1a4:	str	x8, [sp, #192]
  40f1a8:	stp	q2, q0, [sp, #160]
  40f1ac:	str	q1, [sp, #144]
  40f1b0:	ldr	x8, [x0, #48]
  40f1b4:	ldp	q1, q0, [x0, #16]
  40f1b8:	ldr	q2, [x0]
  40f1bc:	str	x8, [x24, #48]
  40f1c0:	stp	q1, q0, [x24, #16]
  40f1c4:	str	q2, [x24]
  40f1c8:	ldr	x8, [sp, #192]
  40f1cc:	ldp	q2, q0, [sp, #160]
  40f1d0:	ldr	q1, [sp, #144]
  40f1d4:	str	x8, [x0, #48]
  40f1d8:	stp	q2, q0, [x0, #16]
  40f1dc:	str	q1, [x0]
  40f1e0:	b	410b04 <ferror@plt+0xf564>
  40f1e4:	add	x11, x8, #0x2
  40f1e8:	str	x11, [x27]
  40f1ec:	ldrb	w10, [x22, x10]
  40f1f0:	cbz	x10, 40fb0c <ferror@plt+0xe56c>
  40f1f4:	subs	w9, w10, #0x1
  40f1f8:	b.ne	40fe40 <ferror@plt+0xe8a0>  // b.any
  40f1fc:	mov	x12, xzr
  40f200:	mov	x1, xzr
  40f204:	b	40fe94 <ferror@plt+0xe8f4>
  40f208:	ldr	x8, [x9, #1248]
  40f20c:	ldrb	w8, [x8]
  40f210:	cmp	w8, #0x64
  40f214:	b.ne	40f224 <ferror@plt+0xdc84>  // b.any
  40f218:	ldr	x8, [sp, #120]
  40f21c:	ldr	x8, [x8]
  40f220:	cbz	x8, 41033c <ferror@plt+0xed9c>
  40f224:	ldr	x0, [sp, #128]
  40f228:	mov	x1, xzr
  40f22c:	bl	401f8c <ferror@plt+0x9ec>
  40f230:	ldr	w8, [x0]
  40f234:	mov	x24, x0
  40f238:	cmp	w8, #0x8
  40f23c:	b.ne	40fa08 <ferror@plt+0xe468>  // b.any
  40f240:	mov	w0, #0x13                  	// #19
  40f244:	mov	x1, xzr
  40f248:	bl	402d44 <ferror@plt+0x17a4>
  40f24c:	b	40fa18 <ferror@plt+0xe478>
  40f250:	ldr	x8, [x24]
  40f254:	cbnz	x8, 40f260 <ferror@plt+0xdcc0>
  40f258:	ldr	x8, [x24, #32]
  40f25c:	cbz	x8, 40ea20 <ferror@plt+0xd480>
  40f260:	orr	w21, w26, #0x1
  40f264:	cmp	w21, #0x23
  40f268:	cset	w8, ne  // ne = any
  40f26c:	cmp	w26, #0x2
  40f270:	cset	w9, cc  // cc = lo, ul, last
  40f274:	mov	x27, x20
  40f278:	and	w20, w9, w8
  40f27c:	cmp	w20, #0x1
  40f280:	b.ne	40f298 <ferror@plt+0xdcf8>  // b.any
  40f284:	ldr	x0, [sp, #56]
  40f288:	mov	w8, #0x5                   	// #5
  40f28c:	mov	x1, x24
  40f290:	stur	w8, [x29, #-64]
  40f294:	bl	405988 <ferror@plt+0x43e8>
  40f298:	ldr	x0, [sp, #128]
  40f29c:	mov	w8, #0x6                   	// #6
  40f2a0:	mov	w9, #0x1c                  	// #28
  40f2a4:	cmp	w26, #0x23
  40f2a8:	mov	w10, #0x28                  	// #40
  40f2ac:	str	w8, [sp, #208]
  40f2b0:	bfxil	w9, w26, #0, #1
  40f2b4:	cinc	w8, w10, eq  // eq = none
  40f2b8:	cmp	w21, #0x23
  40f2bc:	add	x1, sp, #0xd0
  40f2c0:	csel	w23, w9, w8, ne  // ne = any
  40f2c4:	bl	401890 <ferror@plt+0x2f0>
  40f2c8:	mov	x0, x19
  40f2cc:	mov	w1, w23
  40f2d0:	bl	410e90 <ferror@plt+0xf8f0>
  40f2d4:	mov	w23, w0
  40f2d8:	cbz	w20, 40f408 <ferror@plt+0xde68>
  40f2dc:	ldr	x0, [sp, #56]
  40f2e0:	adrp	x21, 41a000 <ferror@plt+0x18a60>
  40f2e4:	mov	x20, x27
  40f2e8:	add	x21, x21, #0x818
  40f2ec:	cbz	w23, 410160 <ferror@plt+0xebc0>
  40f2f0:	bl	4058fc <ferror@plt+0x435c>
  40f2f4:	b	410b04 <ferror@plt+0xf564>
  40f2f8:	sub	x2, x29, #0x80
  40f2fc:	mov	x0, x19
  40f300:	mov	x1, x25
  40f304:	bl	411740 <ferror@plt+0x101a0>
  40f308:	mov	w23, w0
  40f30c:	cbnz	w0, 410ae0 <ferror@plt+0xf540>
  40f310:	cmp	w26, #0x4f
  40f314:	b.ne	40fb54 <ferror@plt+0xe5b4>  // b.any
  40f318:	ldr	x10, [x27]
  40f31c:	add	x8, x10, #0x1
  40f320:	str	x8, [x27]
  40f324:	ldrb	w11, [x22, x10]
  40f328:	cbz	x11, 4105b8 <ferror@plt+0xf018>
  40f32c:	cmp	w11, #0x1
  40f330:	b.ne	4105c0 <ferror@plt+0xf020>  // b.any
  40f334:	mov	x12, xzr
  40f338:	mov	x9, xzr
  40f33c:	b	410614 <ferror@plt+0xf074>
  40f340:	mov	w0, #0x10                  	// #16
  40f344:	mov	x1, xzr
  40f348:	bl	402d44 <ferror@plt+0x17a4>
  40f34c:	mov	w23, w0
  40f350:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40f354:	b	40e84c <ferror@plt+0xd2ac>
  40f358:	mov	x13, xzr
  40f35c:	cmp	w26, #0x31
  40f360:	str	x13, [sp, #216]
  40f364:	b.eq	40f4bc <ferror@plt+0xdf1c>  // b.none
  40f368:	ldr	x8, [x9, #1248]
  40f36c:	ldrb	w8, [x8]
  40f370:	cmp	w8, #0x64
  40f374:	b.ne	40f384 <ferror@plt+0xdde4>  // b.any
  40f378:	ldr	x8, [sp, #120]
  40f37c:	ldr	x8, [x8]
  40f380:	cbz	x8, 410354 <ferror@plt+0xedb4>
  40f384:	ldr	x0, [sp, #128]
  40f388:	mov	x1, xzr
  40f38c:	bl	401f8c <ferror@plt+0x9ec>
  40f390:	ldr	w8, [x0]
  40f394:	mov	x24, x0
  40f398:	cmp	w8, #0x8
  40f39c:	b.ne	40fa4c <ferror@plt+0xe4ac>  // b.any
  40f3a0:	mov	w0, #0x13                  	// #19
  40f3a4:	mov	x1, xzr
  40f3a8:	bl	402d44 <ferror@plt+0x17a4>
  40f3ac:	b	40fa5c <ferror@plt+0xe4bc>
  40f3b0:	mov	x1, xzr
  40f3b4:	b	40f550 <ferror@plt+0xdfb0>
  40f3b8:	ldur	x1, [x29, #-144]
  40f3bc:	bl	404940 <ferror@plt+0x33a0>
  40f3c0:	mov	x8, #0x8000000000000000    	// #-9223372036854775808
  40f3c4:	cmp	x0, x8
  40f3c8:	b.ne	40fb14 <ferror@plt+0xe574>  // b.any
  40f3cc:	mov	w23, #0x8                   	// #8
  40f3d0:	b	410b04 <ferror@plt+0xf564>
  40f3d4:	mov	x13, xzr
  40f3d8:	b	40fd7c <ferror@plt+0xe7dc>
  40f3dc:	ldr	w8, [x27]
  40f3e0:	ldur	x24, [x29, #-64]
  40f3e4:	and	w8, w8, #0xfffffffe
  40f3e8:	cmp	w8, #0x2
  40f3ec:	b.ne	40fb8c <ferror@plt+0xe5ec>  // b.any
  40f3f0:	mov	w0, #0xf                   	// #15
  40f3f4:	mov	x1, xzr
  40f3f8:	bl	402d44 <ferror@plt+0x17a4>
  40f3fc:	mov	w23, w0
  40f400:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40f404:	b	40fb9c <ferror@plt+0xe5fc>
  40f408:	adrp	x21, 41a000 <ferror@plt+0x18a60>
  40f40c:	mov	x20, x27
  40f410:	add	x21, x21, #0x818
  40f414:	b	410b04 <ferror@plt+0xf564>
  40f418:	ldr	x0, [sp, #104]
  40f41c:	mov	w1, #0x2                   	// #2
  40f420:	bl	4058bc <ferror@plt+0x431c>
  40f424:	b	40f62c <ferror@plt+0xe08c>
  40f428:	and	x12, x10, #0xfe
  40f42c:	add	x15, x22, x8
  40f430:	mov	x13, xzr
  40f434:	mov	x14, xzr
  40f438:	add	x11, x11, x12
  40f43c:	add	x15, x15, #0x3
  40f440:	mov	w16, #0x8                   	// #8
  40f444:	mov	x17, x12
  40f448:	ldurb	w18, [x15, #-1]
  40f44c:	ldrb	w0, [x15], #2
  40f450:	sub	x1, x16, #0x8
  40f454:	subs	x17, x17, #0x2
  40f458:	lsl	x18, x18, x1
  40f45c:	lsl	x0, x0, x16
  40f460:	add	x16, x16, #0x10
  40f464:	orr	x13, x18, x13
  40f468:	orr	x14, x0, x14
  40f46c:	b.ne	40f448 <ferror@plt+0xdea8>  // b.any
  40f470:	cmp	x12, x10
  40f474:	orr	x13, x14, x13
  40f478:	b.eq	40f4a0 <ferror@plt+0xdf00>  // b.none
  40f47c:	sub	x14, x10, x12
  40f480:	lsl	x12, x12, #3
  40f484:	add	x11, x22, x11
  40f488:	ldrb	w15, [x11], #1
  40f48c:	subs	x14, x14, #0x1
  40f490:	lsl	x15, x15, x12
  40f494:	orr	x13, x15, x13
  40f498:	add	x12, x12, #0x8
  40f49c:	b.ne	40f488 <ferror@plt+0xdee8>  // b.any
  40f4a0:	sub	w10, w10, #0x1
  40f4a4:	add	x8, x8, w10, uxtb
  40f4a8:	add	x8, x8, #0x3
  40f4ac:	str	x8, [x27]
  40f4b0:	cmp	w26, #0x31
  40f4b4:	str	x13, [sp, #216]
  40f4b8:	b.ne	40f368 <ferror@plt+0xddc8>  // b.any
  40f4bc:	mov	w8, #0x2                   	// #2
  40f4c0:	str	w8, [sp, #208]
  40f4c4:	b	40fcec <ferror@plt+0xe74c>
  40f4c8:	and	x10, x9, #0xfe
  40f4cc:	add	x14, x22, x8
  40f4d0:	mov	x12, xzr
  40f4d4:	mov	x13, xzr
  40f4d8:	add	x11, x11, x10
  40f4dc:	add	x14, x14, #0x3
  40f4e0:	mov	w15, #0x8                   	// #8
  40f4e4:	mov	x16, x10
  40f4e8:	ldurb	w17, [x14, #-1]
  40f4ec:	ldrb	w18, [x14], #2
  40f4f0:	sub	x0, x15, #0x8
  40f4f4:	subs	x16, x16, #0x2
  40f4f8:	lsl	x17, x17, x0
  40f4fc:	lsl	x18, x18, x15
  40f500:	add	x15, x15, #0x10
  40f504:	orr	x12, x17, x12
  40f508:	orr	x13, x18, x13
  40f50c:	b.ne	40f4e8 <ferror@plt+0xdf48>  // b.any
  40f510:	cmp	x10, x9
  40f514:	orr	x1, x13, x12
  40f518:	b.eq	40f540 <ferror@plt+0xdfa0>  // b.none
  40f51c:	sub	x12, x9, x10
  40f520:	lsl	x10, x10, #3
  40f524:	add	x11, x22, x11
  40f528:	ldrb	w13, [x11], #1
  40f52c:	subs	x12, x12, #0x1
  40f530:	lsl	x13, x13, x10
  40f534:	orr	x1, x13, x1
  40f538:	add	x10, x10, #0x8
  40f53c:	b.ne	40f528 <ferror@plt+0xdf88>  // b.any
  40f540:	sub	w9, w9, #0x1
  40f544:	add	x8, x8, w9, uxtb
  40f548:	add	x8, x8, #0x3
  40f54c:	str	x8, [x27]
  40f550:	ldr	x0, [sp, #88]
  40f554:	str	wzr, [sp, #208]
  40f558:	str	x1, [sp, #216]
  40f55c:	bl	401f34 <ferror@plt+0x994>
  40f560:	mov	x1, xzr
  40f564:	mov	x27, x0
  40f568:	bl	401f8c <ferror@plt+0x9ec>
  40f56c:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  40f570:	ldr	x8, [x8, #584]
  40f574:	mov	x24, x0
  40f578:	ldr	x8, [x8, #1248]
  40f57c:	ldrb	w8, [x8]
  40f580:	cmp	w8, #0x64
  40f584:	b.ne	40f5b4 <ferror@plt+0xe014>  // b.any
  40f588:	ldr	x8, [x27, #8]
  40f58c:	cmp	w26, #0x57
  40f590:	mov	w9, #0x1                   	// #1
  40f594:	cinc	x9, x9, ne  // ne = any
  40f598:	cmp	x8, x9
  40f59c:	b.cs	40f5b4 <ferror@plt+0xe014>  // b.hs, b.nlast
  40f5a0:	mov	w0, #0x10                  	// #16
  40f5a4:	mov	x1, xzr
  40f5a8:	bl	402d44 <ferror@plt+0x17a4>
  40f5ac:	mov	w23, w0
  40f5b0:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40f5b4:	ldr	x8, [x24]
  40f5b8:	cbnz	x8, 40f5c4 <ferror@plt+0xe024>
  40f5bc:	ldr	x8, [x24, #32]
  40f5c0:	cbz	x8, 41019c <ferror@plt+0xebfc>
  40f5c4:	ldr	x0, [sp, #104]
  40f5c8:	mov	w8, #0x5                   	// #5
  40f5cc:	mov	x1, x24
  40f5d0:	str	w8, [sp, #208]
  40f5d4:	bl	405988 <ferror@plt+0x43e8>
  40f5d8:	cmp	w26, #0x57
  40f5dc:	b.eq	40fcec <ferror@plt+0xe74c>  // b.none
  40f5e0:	mov	w1, #0x1                   	// #1
  40f5e4:	mov	x0, x27
  40f5e8:	bl	401750 <ferror@plt+0x1b0>
  40f5ec:	b	40fcec <ferror@plt+0xe74c>
  40f5f0:	mov	w0, #0x10                  	// #16
  40f5f4:	mov	x1, xzr
  40f5f8:	bl	402d44 <ferror@plt+0x17a4>
  40f5fc:	mov	w23, w0
  40f600:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40f604:	b	40e89c <ferror@plt+0xd2fc>
  40f608:	mov	x1, x0
  40f60c:	sub	x2, x29, #0x40
  40f610:	mov	x0, x19
  40f614:	bl	411740 <ferror@plt+0x101a0>
  40f618:	mov	w23, w0
  40f61c:	cbnz	w0, 410ae0 <ferror@plt+0xf540>
  40f620:	ldur	x1, [x29, #-64]
  40f624:	ldr	x0, [sp, #104]
  40f628:	bl	405988 <ferror@plt+0x43e8>
  40f62c:	ldr	x8, [x28, #88]
  40f630:	ldr	x26, [sp, #64]
  40f634:	cbz	x8, 40f678 <ferror@plt+0xe0d8>
  40f638:	mov	x23, xzr
  40f63c:	add	x24, x28, #0x50
  40f640:	mov	x0, x24
  40f644:	mov	x1, x23
  40f648:	bl	401f34 <ferror@plt+0x994>
  40f64c:	ldr	w8, [x0, #8]
  40f650:	ldr	x1, [x0]
  40f654:	cmp	w8, #0x0
  40f658:	csel	x0, x22, x26, eq  // eq = none
  40f65c:	bl	401f34 <ferror@plt+0x994>
  40f660:	mov	w1, #0x1                   	// #1
  40f664:	bl	401750 <ferror@plt+0x1b0>
  40f668:	ldr	x8, [x28, #88]
  40f66c:	add	x23, x23, #0x1
  40f670:	cmp	x23, x8
  40f674:	b.cc	40f640 <ferror@plt+0xe0a0>  // b.lo, b.ul, b.last
  40f678:	ldp	x8, x0, [sp, #120]
  40f67c:	ldr	x9, [x25, #16]
  40f680:	ldr	x8, [x8]
  40f684:	sub	x1, x8, x9
  40f688:	bl	401750 <ferror@plt+0x1b0>
  40f68c:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  40f690:	ldr	x8, [x8, #584]
  40f694:	ldrb	w8, [x8, #1138]
  40f698:	tbz	w8, #6, 40f708 <ferror@plt+0xe168>
  40f69c:	ldr	x22, [sp, #48]
  40f6a0:	mov	w1, #0x1                   	// #1
  40f6a4:	mov	x0, x22
  40f6a8:	bl	401750 <ferror@plt+0x1b0>
  40f6ac:	mov	x0, x22
  40f6b0:	mov	x1, xzr
  40f6b4:	bl	401f8c <ferror@plt+0x9ec>
  40f6b8:	ldr	x22, [sp, #40]
  40f6bc:	ldr	x8, [x0]
  40f6c0:	mov	w1, #0x1                   	// #1
  40f6c4:	mov	x0, x22
  40f6c8:	str	x8, [x19]
  40f6cc:	bl	401750 <ferror@plt+0x1b0>
  40f6d0:	mov	x0, x22
  40f6d4:	mov	x1, xzr
  40f6d8:	bl	401f8c <ferror@plt+0x9ec>
  40f6dc:	ldr	x22, [sp, #32]
  40f6e0:	ldr	x8, [x0]
  40f6e4:	mov	w1, #0x1                   	// #1
  40f6e8:	mov	x0, x22
  40f6ec:	str	x8, [x19, #8]
  40f6f0:	bl	401750 <ferror@plt+0x1b0>
  40f6f4:	mov	x0, x22
  40f6f8:	mov	x1, xzr
  40f6fc:	bl	401f8c <ferror@plt+0x9ec>
  40f700:	ldr	x8, [x0]
  40f704:	str	x8, [x19, #16]
  40f708:	ldr	x0, [sp, #128]
  40f70c:	add	x1, sp, #0xd0
  40f710:	bl	401890 <ferror@plt+0x2f0>
  40f714:	mov	w1, #0x1                   	// #1
  40f718:	mov	x0, x20
  40f71c:	b	410450 <ferror@plt+0xeeb0>
  40f720:	ldr	x8, [x24]
  40f724:	cbnz	x8, 40f730 <ferror@plt+0xe190>
  40f728:	ldr	x8, [x24, #32]
  40f72c:	cbz	x8, 40ec04 <ferror@plt+0xd664>
  40f730:	ldr	x1, [x24, #24]
  40f734:	ldr	x0, [sp, #104]
  40f738:	bl	4058bc <ferror@plt+0x431c>
  40f73c:	adrp	x8, 41a000 <ferror@plt+0x18a60>
  40f740:	add	x8, x8, #0xb8
  40f744:	add	x8, x8, x26, lsl #3
  40f748:	ldur	x8, [x8, #-32]
  40f74c:	add	x0, sp, #0xd0
  40f750:	mov	x1, x24
  40f754:	blr	x8
  40f758:	b	4109b8 <ferror@plt+0xf418>
  40f75c:	add	x2, sp, #0x88
  40f760:	mov	x0, x19
  40f764:	mov	x1, x24
  40f768:	bl	411740 <ferror@plt+0x101a0>
  40f76c:	mov	w23, w0
  40f770:	cbnz	w0, 410b90 <ferror@plt+0xf5f0>
  40f774:	ldr	w8, [x24]
  40f778:	ldr	x24, [sp, #136]
  40f77c:	and	w8, w8, #0xfffffffe
  40f780:	cmp	w8, #0x2
  40f784:	b.ne	40f79c <ferror@plt+0xe1fc>  // b.any
  40f788:	mov	w0, #0xf                   	// #15
  40f78c:	mov	x1, xzr
  40f790:	bl	402d44 <ferror@plt+0x17a4>
  40f794:	cbz	w0, 40f7ac <ferror@plt+0xe20c>
  40f798:	b	410b8c <ferror@plt+0xf5ec>
  40f79c:	ldr	x8, [x24]
  40f7a0:	cbnz	x8, 40f7ac <ferror@plt+0xe20c>
  40f7a4:	ldr	x8, [x24, #32]
  40f7a8:	cbz	x8, 40f788 <ferror@plt+0xe1e8>
  40f7ac:	mov	x0, x24
  40f7b0:	bl	404900 <ferror@plt+0x3360>
  40f7b4:	cmp	x0, #0x0
  40f7b8:	ldr	x0, [sp, #128]
  40f7bc:	cset	w8, eq  // eq = none
  40f7c0:	mov	w1, #0x1                   	// #1
  40f7c4:	str	w8, [sp, #100]
  40f7c8:	bl	401750 <ferror@plt+0x1b0>
  40f7cc:	ldr	x10, [x27]
  40f7d0:	add	x9, x10, #0x1
  40f7d4:	str	x9, [x27]
  40f7d8:	ldrb	w11, [x22, x10]
  40f7dc:	cbz	x11, 40f7f4 <ferror@plt+0xe254>
  40f7e0:	subs	w8, w11, #0x1
  40f7e4:	b.ne	40f7fc <ferror@plt+0xe25c>  // b.any
  40f7e8:	mov	x12, xzr
  40f7ec:	mov	x1, xzr
  40f7f0:	b	40f850 <ferror@plt+0xe2b0>
  40f7f4:	mov	x1, xzr
  40f7f8:	b	40f880 <ferror@plt+0xe2e0>
  40f7fc:	and	x12, x11, #0xfe
  40f800:	add	x15, x22, x10
  40f804:	mov	x13, xzr
  40f808:	mov	x14, xzr
  40f80c:	add	x9, x9, x12
  40f810:	add	x15, x15, #0x2
  40f814:	mov	w16, #0x8                   	// #8
  40f818:	mov	x17, x12
  40f81c:	ldurb	w18, [x15, #-1]
  40f820:	ldrb	w0, [x15], #2
  40f824:	sub	x1, x16, #0x8
  40f828:	subs	x17, x17, #0x2
  40f82c:	lsl	x18, x18, x1
  40f830:	lsl	x0, x0, x16
  40f834:	add	x16, x16, #0x10
  40f838:	orr	x13, x18, x13
  40f83c:	orr	x14, x0, x14
  40f840:	b.ne	40f81c <ferror@plt+0xe27c>  // b.any
  40f844:	cmp	x12, x11
  40f848:	orr	x1, x14, x13
  40f84c:	b.eq	40f874 <ferror@plt+0xe2d4>  // b.none
  40f850:	sub	x11, x11, x12
  40f854:	lsl	x12, x12, #3
  40f858:	add	x9, x22, x9
  40f85c:	ldrb	w13, [x9], #1
  40f860:	subs	x11, x11, #0x1
  40f864:	lsl	x13, x13, x12
  40f868:	orr	x1, x13, x1
  40f86c:	add	x12, x12, #0x8
  40f870:	b.ne	40f85c <ferror@plt+0xe2bc>  // b.any
  40f874:	add	x8, x10, w8, uxtb
  40f878:	add	x8, x8, #0x2
  40f87c:	str	x8, [x27]
  40f880:	ldr	w9, [sp, #100]
  40f884:	cmp	w26, #0x43
  40f888:	cset	w8, ne  // ne = any
  40f88c:	eor	w9, w9, #0x1
  40f890:	and	w8, w8, w9
  40f894:	tbnz	w8, #0, 40f8b0 <ferror@plt+0xe310>
  40f898:	add	x0, x28, #0x28
  40f89c:	bl	401f34 <ferror@plt+0x994>
  40f8a0:	ldr	x8, [x0]
  40f8a4:	mov	w23, wzr
  40f8a8:	str	x8, [x27]
  40f8ac:	b	410b04 <ferror@plt+0xf564>
  40f8b0:	str	wzr, [sp, #100]
  40f8b4:	mov	w23, wzr
  40f8b8:	b	410b04 <ferror@plt+0xf564>
  40f8bc:	sub	x2, x29, #0x48
  40f8c0:	mov	x0, x19
  40f8c4:	mov	x1, x25
  40f8c8:	bl	411740 <ferror@plt+0x101a0>
  40f8cc:	mov	w23, w0
  40f8d0:	cbnz	w0, 410ae0 <ferror@plt+0xf540>
  40f8d4:	ldr	x0, [sp, #112]
  40f8d8:	mov	x1, xzr
  40f8dc:	bl	401f34 <ferror@plt+0x994>
  40f8e0:	ldr	w8, [x25]
  40f8e4:	ldr	x22, [x0, #136]
  40f8e8:	ldur	x1, [x29, #-72]
  40f8ec:	and	w9, w8, #0xfffffffe
  40f8f0:	cmp	w9, #0x2
  40f8f4:	b.ne	41036c <ferror@plt+0xedcc>  // b.any
  40f8f8:	add	x9, x25, #0x8
  40f8fc:	add	x10, x1, #0x10
  40f900:	cmp	w8, #0x3
  40f904:	csel	x8, x9, x10, eq  // eq = none
  40f908:	ldr	x1, [x8]
  40f90c:	add	x0, x0, #0x80
  40f910:	mov	x24, x20
  40f914:	bl	401f34 <ferror@plt+0x994>
  40f918:	ldr	x8, [x0]
  40f91c:	stur	x8, [x29, #-144]
  40f920:	ldrb	w20, [x8]
  40f924:	adrp	x1, 419000 <ferror@plt+0x17a60>
  40f928:	add	x1, x1, #0xd90
  40f92c:	add	x0, sp, #0xd0
  40f930:	sturb	w20, [x29, #-132]
  40f934:	sturb	wzr, [x29, #-131]
  40f938:	bl	411dac <ferror@plt+0x1080c>
  40f93c:	ldr	x20, [sp, #112]
  40f940:	add	x1, sp, #0xd0
  40f944:	mov	x0, x20
  40f948:	bl	401890 <ferror@plt+0x2f0>
  40f94c:	sub	x0, x29, #0x84
  40f950:	bl	403020 <ferror@plt+0x1a80>
  40f954:	stur	x0, [x29, #-144]
  40f958:	mov	x0, x20
  40f95c:	mov	x1, xzr
  40f960:	bl	401f34 <ferror@plt+0x994>
  40f964:	add	x0, x0, #0x80
  40f968:	sub	x1, x29, #0x90
  40f96c:	bl	401890 <ferror@plt+0x2f0>
  40f970:	stur	x22, [x29, #-56]
  40f974:	ldr	x22, [sp, #128]
  40f978:	mov	w8, #0x3                   	// #3
  40f97c:	mov	w1, #0x1                   	// #1
  40f980:	stur	w8, [x29, #-64]
  40f984:	mov	x0, x22
  40f988:	bl	401750 <ferror@plt+0x1b0>
  40f98c:	sub	x1, x29, #0x40
  40f990:	mov	x0, x22
  40f994:	bl	401890 <ferror@plt+0x2f0>
  40f998:	mov	w23, wzr
  40f99c:	mov	x20, x24
  40f9a0:	b	410ae0 <ferror@plt+0xf540>
  40f9a4:	add	x2, sp, #0xd0
  40f9a8:	mov	x0, x19
  40f9ac:	mov	x1, x26
  40f9b0:	bl	411740 <ferror@plt+0x101a0>
  40f9b4:	mov	w23, w0
  40f9b8:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40f9bc:	ldr	w8, [x26]
  40f9c0:	ldr	x0, [sp, #208]
  40f9c4:	and	w9, w8, #0xfffffffe
  40f9c8:	cmp	w9, #0x2
  40f9cc:	b.ne	4103d0 <ferror@plt+0xee30>  // b.any
  40f9d0:	adrp	x9, 42e000 <ferror@plt+0x2ca60>
  40f9d4:	ldr	x9, [x9, #584]
  40f9d8:	add	x10, x26, #0x8
  40f9dc:	add	x11, x0, #0x10
  40f9e0:	cmp	w8, #0x3
  40f9e4:	ldr	x9, [x9, #1248]
  40f9e8:	ldrb	w8, [x9]
  40f9ec:	csel	x9, x10, x11, eq  // eq = none
  40f9f0:	ldr	x23, [x9]
  40f9f4:	cmp	w8, #0x64
  40f9f8:	b.ne	410860 <ferror@plt+0xf2c0>  // b.any
  40f9fc:	mov	x24, x20
  40fa00:	mov	x1, xzr
  40fa04:	b	410874 <ferror@plt+0xf2d4>
  40fa08:	add	x2, sp, #0xd0
  40fa0c:	mov	x0, x19
  40fa10:	mov	x1, x24
  40fa14:	bl	411740 <ferror@plt+0x101a0>
  40fa18:	mov	w23, w0
  40fa1c:	cbnz	w0, 410ae0 <ferror@plt+0xf540>
  40fa20:	ldr	w8, [x24]
  40fa24:	ldr	x24, [sp, #208]
  40fa28:	and	w8, w8, #0xfffffffe
  40fa2c:	cmp	w8, #0x2
  40fa30:	b.ne	4103f0 <ferror@plt+0xee50>  // b.any
  40fa34:	mov	w0, #0xf                   	// #15
  40fa38:	mov	x1, xzr
  40fa3c:	bl	402d44 <ferror@plt+0x17a4>
  40fa40:	mov	w23, w0
  40fa44:	cbnz	w0, 410ae0 <ferror@plt+0xf540>
  40fa48:	b	410400 <ferror@plt+0xee60>
  40fa4c:	sub	x2, x29, #0x40
  40fa50:	mov	x0, x19
  40fa54:	mov	x1, x24
  40fa58:	bl	411740 <ferror@plt+0x101a0>
  40fa5c:	mov	w23, w0
  40fa60:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40fa64:	ldr	w8, [x24]
  40fa68:	ldur	x24, [x29, #-64]
  40fa6c:	and	w8, w8, #0xfffffffe
  40fa70:	cmp	w8, #0x2
  40fa74:	b.ne	41045c <ferror@plt+0xeebc>  // b.any
  40fa78:	mov	w0, #0xf                   	// #15
  40fa7c:	mov	x1, xzr
  40fa80:	bl	402d44 <ferror@plt+0x17a4>
  40fa84:	mov	w23, w0
  40fa88:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40fa8c:	b	41046c <ferror@plt+0xeecc>
  40fa90:	sub	x2, x29, #0x48
  40fa94:	mov	x0, x19
  40fa98:	mov	x1, x26
  40fa9c:	bl	411740 <ferror@plt+0x101a0>
  40faa0:	mov	w23, w0
  40faa4:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40faa8:	ldr	w8, [x26]
  40faac:	ldur	x27, [x29, #-72]
  40fab0:	and	w8, w8, #0xfffffffe
  40fab4:	cmp	w8, #0x2
  40fab8:	b.ne	410494 <ferror@plt+0xeef4>  // b.any
  40fabc:	mov	w0, #0xf                   	// #15
  40fac0:	mov	x1, xzr
  40fac4:	bl	402d44 <ferror@plt+0x17a4>
  40fac8:	mov	w23, w0
  40facc:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40fad0:	b	4104a4 <ferror@plt+0xef04>
  40fad4:	cmp	w8, #0x64
  40fad8:	b.eq	4102dc <ferror@plt+0xed3c>  // b.none
  40fadc:	ldur	x0, [x29, #-64]
  40fae0:	b	410794 <ferror@plt+0xf1f4>
  40fae4:	mov	w0, #0x10                  	// #16
  40fae8:	mov	x1, xzr
  40faec:	bl	402d44 <ferror@plt+0x17a4>
  40faf0:	mov	w23, w0
  40faf4:	cbnz	w0, 410ae0 <ferror@plt+0xf540>
  40faf8:	b	40ea94 <ferror@plt+0xd4f4>
  40fafc:	mov	x12, xzr
  40fb00:	b	40fce4 <ferror@plt+0xe744>
  40fb04:	mov	x25, xzr
  40fb08:	b	40fe10 <ferror@plt+0xe870>
  40fb0c:	mov	x1, xzr
  40fb10:	b	40fec4 <ferror@plt+0xe924>
  40fb14:	sub	w8, w26, #0x10
  40fb18:	cmp	w8, #0x5
  40fb1c:	b.hi	40e7d0 <ferror@plt+0xd230>  // b.pmore
  40fb20:	adrp	x9, 41a000 <ferror@plt+0x18a60>
  40fb24:	add	x9, x9, #0x8d0
  40fb28:	adr	x10, 40ec80 <ferror@plt+0xd6e0>
  40fb2c:	ldrh	w11, [x9, x8, lsl #1]
  40fb30:	add	x10, x10, x11, lsl #2
  40fb34:	mov	x23, x0
  40fb38:	br	x10
  40fb3c:	ldr	x24, [sp, #104]
  40fb40:	mov	w1, #0x2                   	// #2
  40fb44:	mov	x0, x24
  40fb48:	bl	4058bc <ferror@plt+0x431c>
  40fb4c:	cbnz	x23, 40ec9c <ferror@plt+0xd6fc>
  40fb50:	b	40ec94 <ferror@plt+0xd6f4>
  40fb54:	ldr	w8, [x25]
  40fb58:	cmp	w8, #0x3
  40fb5c:	b.ne	410454 <ferror@plt+0xeeb4>  // b.any
  40fb60:	add	x8, x25, #0x8
  40fb64:	adrp	x9, 42e000 <ferror@plt+0x2ca60>
  40fb68:	ldr	x9, [x9, #584]
  40fb6c:	ldr	x23, [x8]
  40fb70:	ldr	x9, [x9, #1248]
  40fb74:	add	x25, x23, #0x2
  40fb78:	ldrb	w9, [x9]
  40fb7c:	cmp	w9, #0x64
  40fb80:	b.ne	41079c <ferror@plt+0xf1fc>  // b.any
  40fb84:	mov	x1, xzr
  40fb88:	b	4107ac <ferror@plt+0xf20c>
  40fb8c:	ldr	x8, [x24]
  40fb90:	cbnz	x8, 40fb9c <ferror@plt+0xe5fc>
  40fb94:	ldr	x8, [x24, #32]
  40fb98:	cbz	x8, 40f3f0 <ferror@plt+0xde50>
  40fb9c:	cmp	w26, #0x3a
  40fba0:	b.eq	410550 <ferror@plt+0xefb0>  // b.none
  40fba4:	cmp	w26, #0x39
  40fba8:	b.ne	40eb78 <ferror@plt+0xd5d8>  // b.any
  40fbac:	ldr	x8, [sp, #80]
  40fbb0:	ldr	x1, [sp, #104]
  40fbb4:	mov	x0, x24
  40fbb8:	ldr	x2, [x8]
  40fbbc:	bl	40c05c <ferror@plt+0xaabc>
  40fbc0:	mov	w23, w0
  40fbc4:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  40fbc8:	b	4109b8 <ferror@plt+0xf418>
  40fbcc:	mov	w0, #0xe                   	// #14
  40fbd0:	mov	x1, xzr
  40fbd4:	bl	402d44 <ferror@plt+0x17a4>
  40fbd8:	mov	w23, w0
  40fbdc:	b	410ae0 <ferror@plt+0xf540>
  40fbe0:	and	x12, x10, #0xfe
  40fbe4:	add	x15, x22, x8
  40fbe8:	mov	x13, xzr
  40fbec:	mov	x14, xzr
  40fbf0:	add	x11, x11, x12
  40fbf4:	add	x15, x15, #0x3
  40fbf8:	mov	w16, #0x8                   	// #8
  40fbfc:	mov	x17, x12
  40fc00:	ldurb	w18, [x15, #-1]
  40fc04:	ldrb	w0, [x15], #2
  40fc08:	sub	x1, x16, #0x8
  40fc0c:	subs	x17, x17, #0x2
  40fc10:	lsl	x18, x18, x1
  40fc14:	lsl	x0, x0, x16
  40fc18:	add	x16, x16, #0x10
  40fc1c:	orr	x13, x18, x13
  40fc20:	orr	x14, x0, x14
  40fc24:	b.ne	40fc00 <ferror@plt+0xe660>  // b.any
  40fc28:	cmp	x12, x10
  40fc2c:	orr	x13, x14, x13
  40fc30:	b.eq	40fd70 <ferror@plt+0xe7d0>  // b.none
  40fc34:	sub	x10, x10, x12
  40fc38:	lsl	x12, x12, #3
  40fc3c:	add	x11, x22, x11
  40fc40:	ldrb	w14, [x11], #1
  40fc44:	subs	x10, x10, #0x1
  40fc48:	lsl	x14, x14, x12
  40fc4c:	orr	x13, x14, x13
  40fc50:	add	x12, x12, #0x8
  40fc54:	b.ne	40fc40 <ferror@plt+0xe6a0>  // b.any
  40fc58:	b	40fd70 <ferror@plt+0xe7d0>
  40fc5c:	and	x10, x9, #0xfe
  40fc60:	add	x14, x22, x8
  40fc64:	mov	x12, xzr
  40fc68:	mov	x13, xzr
  40fc6c:	add	x11, x11, x10
  40fc70:	add	x14, x14, #0x3
  40fc74:	mov	w15, #0x8                   	// #8
  40fc78:	mov	x16, x10
  40fc7c:	ldurb	w17, [x14, #-1]
  40fc80:	ldrb	w18, [x14], #2
  40fc84:	sub	x0, x15, #0x8
  40fc88:	subs	x16, x16, #0x2
  40fc8c:	lsl	x17, x17, x0
  40fc90:	lsl	x18, x18, x15
  40fc94:	add	x15, x15, #0x10
  40fc98:	orr	x12, x17, x12
  40fc9c:	orr	x13, x18, x13
  40fca0:	b.ne	40fc7c <ferror@plt+0xe6dc>  // b.any
  40fca4:	cmp	x10, x9
  40fca8:	orr	x12, x13, x12
  40fcac:	b.eq	40fcd4 <ferror@plt+0xe734>  // b.none
  40fcb0:	sub	x13, x9, x10
  40fcb4:	lsl	x10, x10, #3
  40fcb8:	add	x11, x22, x11
  40fcbc:	ldrb	w14, [x11], #1
  40fcc0:	subs	x13, x13, #0x1
  40fcc4:	lsl	x14, x14, x10
  40fcc8:	orr	x12, x14, x12
  40fccc:	add	x10, x10, #0x8
  40fcd0:	b.ne	40fcbc <ferror@plt+0xe71c>  // b.any
  40fcd4:	sub	w9, w9, #0x1
  40fcd8:	add	x8, x8, w9, uxtb
  40fcdc:	add	x8, x8, #0x3
  40fce0:	str	x8, [x27]
  40fce4:	str	wzr, [sp, #208]
  40fce8:	str	x12, [sp, #216]
  40fcec:	add	x1, sp, #0xd0
  40fcf0:	ldr	x0, [sp, #128]
  40fcf4:	b	4109d8 <ferror@plt+0xf438>
  40fcf8:	and	x12, x10, #0xfe
  40fcfc:	add	x15, x22, x8
  40fd00:	mov	x13, xzr
  40fd04:	mov	x14, xzr
  40fd08:	add	x11, x11, x12
  40fd0c:	add	x15, x15, #0x3
  40fd10:	mov	w16, #0x8                   	// #8
  40fd14:	mov	x17, x12
  40fd18:	ldurb	w18, [x15, #-1]
  40fd1c:	ldrb	w0, [x15], #2
  40fd20:	sub	x1, x16, #0x8
  40fd24:	subs	x17, x17, #0x2
  40fd28:	lsl	x18, x18, x1
  40fd2c:	lsl	x0, x0, x16
  40fd30:	add	x16, x16, #0x10
  40fd34:	orr	x13, x18, x13
  40fd38:	orr	x14, x0, x14
  40fd3c:	b.ne	40fd18 <ferror@plt+0xe778>  // b.any
  40fd40:	cmp	x12, x10
  40fd44:	orr	x13, x14, x13
  40fd48:	b.eq	40fd70 <ferror@plt+0xe7d0>  // b.none
  40fd4c:	sub	x10, x10, x12
  40fd50:	lsl	x12, x12, #3
  40fd54:	add	x11, x22, x11
  40fd58:	ldrb	w14, [x11], #1
  40fd5c:	subs	x10, x10, #0x1
  40fd60:	lsl	x14, x14, x12
  40fd64:	orr	x13, x14, x13
  40fd68:	add	x12, x12, #0x8
  40fd6c:	b.ne	40fd58 <ferror@plt+0xe7b8>  // b.any
  40fd70:	add	x8, x8, w9, uxtb
  40fd74:	add	x8, x8, #0x3
  40fd78:	str	x8, [x27]
  40fd7c:	str	x13, [sp, #152]
  40fd80:	add	x1, sp, #0x90
  40fd84:	b	40fcf0 <ferror@plt+0xe750>
  40fd88:	and	x11, x10, #0xfe
  40fd8c:	add	x14, x22, x8
  40fd90:	mov	x12, xzr
  40fd94:	mov	x13, xzr
  40fd98:	add	x9, x9, x11
  40fd9c:	add	x14, x14, #0x3
  40fda0:	mov	w15, #0x8                   	// #8
  40fda4:	mov	x16, x11
  40fda8:	ldurb	w17, [x14, #-1]
  40fdac:	ldrb	w18, [x14], #2
  40fdb0:	sub	x0, x15, #0x8
  40fdb4:	subs	x16, x16, #0x2
  40fdb8:	lsl	x17, x17, x0
  40fdbc:	lsl	x18, x18, x15
  40fdc0:	add	x15, x15, #0x10
  40fdc4:	orr	x12, x17, x12
  40fdc8:	orr	x13, x18, x13
  40fdcc:	b.ne	40fda8 <ferror@plt+0xe808>  // b.any
  40fdd0:	cmp	x11, x10
  40fdd4:	orr	x25, x13, x12
  40fdd8:	b.eq	40fe00 <ferror@plt+0xe860>  // b.none
  40fddc:	sub	x12, x10, x11
  40fde0:	lsl	x11, x11, #3
  40fde4:	add	x9, x22, x9
  40fde8:	ldrb	w13, [x9], #1
  40fdec:	subs	x12, x12, #0x1
  40fdf0:	lsl	x13, x13, x11
  40fdf4:	orr	x25, x13, x25
  40fdf8:	add	x11, x11, #0x8
  40fdfc:	b.ne	40fde8 <ferror@plt+0xe848>  // b.any
  40fe00:	sub	w9, w10, #0x1
  40fe04:	add	x8, x8, w9, uxtb
  40fe08:	add	x9, x8, #0x3
  40fe0c:	str	x9, [x27]
  40fe10:	add	x10, x9, #0x1
  40fe14:	stur	xzr, [x29, #-56]
  40fe18:	str	x10, [x27]
  40fe1c:	ldrb	w8, [x22, x9]
  40fe20:	cbz	x8, 40fe38 <ferror@plt+0xe898>
  40fe24:	cmp	w8, #0x1
  40fe28:	b.ne	40fedc <ferror@plt+0xe93c>  // b.any
  40fe2c:	mov	x11, xzr
  40fe30:	mov	x1, xzr
  40fe34:	b	40ff30 <ferror@plt+0xe990>
  40fe38:	mov	x1, xzr
  40fe3c:	b	40ff64 <ferror@plt+0xe9c4>
  40fe40:	and	x12, x10, #0xfe
  40fe44:	add	x15, x22, x8
  40fe48:	mov	x13, xzr
  40fe4c:	mov	x14, xzr
  40fe50:	add	x11, x11, x12
  40fe54:	add	x15, x15, #0x3
  40fe58:	mov	w16, #0x8                   	// #8
  40fe5c:	mov	x17, x12
  40fe60:	ldurb	w18, [x15, #-1]
  40fe64:	ldrb	w0, [x15], #2
  40fe68:	sub	x1, x16, #0x8
  40fe6c:	subs	x17, x17, #0x2
  40fe70:	lsl	x18, x18, x1
  40fe74:	lsl	x0, x0, x16
  40fe78:	add	x16, x16, #0x10
  40fe7c:	orr	x13, x18, x13
  40fe80:	orr	x14, x0, x14
  40fe84:	b.ne	40fe60 <ferror@plt+0xe8c0>  // b.any
  40fe88:	cmp	x12, x10
  40fe8c:	orr	x1, x14, x13
  40fe90:	b.eq	40feb8 <ferror@plt+0xe918>  // b.none
  40fe94:	sub	x10, x10, x12
  40fe98:	lsl	x12, x12, #3
  40fe9c:	add	x11, x22, x11
  40fea0:	ldrb	w13, [x11], #1
  40fea4:	subs	x10, x10, #0x1
  40fea8:	lsl	x13, x13, x12
  40feac:	orr	x1, x13, x1
  40feb0:	add	x12, x12, #0x8
  40feb4:	b.ne	40fea0 <ferror@plt+0xe900>  // b.any
  40feb8:	add	x8, x8, w9, uxtb
  40febc:	add	x8, x8, #0x3
  40fec0:	str	x8, [x27]
  40fec4:	mov	w3, #0x1                   	// #1
  40fec8:	mov	x0, x19
  40fecc:	mov	w2, wzr
  40fed0:	bl	411300 <ferror@plt+0xfd60>
  40fed4:	mov	w23, w0
  40fed8:	b	410b04 <ferror@plt+0xf564>
  40fedc:	and	x11, x8, #0xfe
  40fee0:	add	x14, x22, x9
  40fee4:	mov	x12, xzr
  40fee8:	mov	x13, xzr
  40feec:	add	x10, x10, x11
  40fef0:	add	x14, x14, #0x2
  40fef4:	mov	w15, #0x8                   	// #8
  40fef8:	mov	x16, x11
  40fefc:	ldurb	w17, [x14, #-1]
  40ff00:	ldrb	w18, [x14], #2
  40ff04:	sub	x0, x15, #0x8
  40ff08:	subs	x16, x16, #0x2
  40ff0c:	lsl	x17, x17, x0
  40ff10:	lsl	x18, x18, x15
  40ff14:	add	x15, x15, #0x10
  40ff18:	orr	x12, x17, x12
  40ff1c:	orr	x13, x18, x13
  40ff20:	b.ne	40fefc <ferror@plt+0xe95c>  // b.any
  40ff24:	cmp	x11, x8
  40ff28:	orr	x1, x13, x12
  40ff2c:	b.eq	40ff54 <ferror@plt+0xe9b4>  // b.none
  40ff30:	sub	x12, x8, x11
  40ff34:	lsl	x11, x11, #3
  40ff38:	add	x10, x22, x10
  40ff3c:	ldrb	w13, [x10], #1
  40ff40:	subs	x12, x12, #0x1
  40ff44:	lsl	x13, x13, x11
  40ff48:	orr	x1, x13, x1
  40ff4c:	add	x11, x11, #0x8
  40ff50:	b.ne	40ff3c <ferror@plt+0xe99c>  // b.any
  40ff54:	sub	w8, w8, #0x1
  40ff58:	add	x8, x9, w8, uxtb
  40ff5c:	add	x8, x8, #0x2
  40ff60:	str	x8, [x27]
  40ff64:	ldr	x0, [sp, #112]
  40ff68:	stur	x1, [x29, #-64]
  40ff6c:	bl	401f34 <ferror@plt+0x994>
  40ff70:	ldr	x8, [x0, #8]
  40ff74:	mov	x26, x0
  40ff78:	cbz	x8, 410130 <ferror@plt+0xeb90>
  40ff7c:	ldr	x2, [x26, #120]
  40ff80:	cmp	x25, x2
  40ff84:	b.ne	410148 <ferror@plt+0xeba8>  // b.any
  40ff88:	ldr	x8, [sp, #120]
  40ff8c:	adrp	x9, 42e000 <ferror@plt+0x2ca60>
  40ff90:	ldr	x9, [x9, #584]
  40ff94:	ldr	x8, [x8]
  40ff98:	sub	x8, x8, x25
  40ff9c:	stur	x8, [x29, #-48]
  40ffa0:	ldrb	w8, [x9, #1138]
  40ffa4:	tbz	w8, #6, 40ffcc <ferror@plt+0xea2c>
  40ffa8:	ldr	x0, [sp, #48]
  40ffac:	mov	x1, x19
  40ffb0:	bl	401890 <ferror@plt+0x2f0>
  40ffb4:	ldr	x0, [sp, #40]
  40ffb8:	ldr	x1, [sp, #24]
  40ffbc:	bl	401890 <ferror@plt+0x2f0>
  40ffc0:	ldr	x0, [sp, #32]
  40ffc4:	ldr	x1, [sp, #80]
  40ffc8:	bl	401890 <ferror@plt+0x2f0>
  40ffcc:	cbz	x25, 4100b0 <ferror@plt+0xeb10>
  40ffd0:	mov	x22, xzr
  40ffd4:	add	x28, x26, #0x50
  40ffd8:	sub	x8, x25, #0x1
  40ffdc:	str	x8, [sp, #8]
  40ffe0:	ldr	x0, [sp, #128]
  40ffe4:	mov	x1, xzr
  40ffe8:	bl	401f8c <ferror@plt+0x9ec>
  40ffec:	ldr	w8, [x0]
  40fff0:	cmp	w8, #0x8
  40fff4:	b.eq	410968 <ferror@plt+0xf3c8>  // b.none
  40fff8:	ldr	x8, [sp, #8]
  40fffc:	mov	x23, x0
  410000:	mov	x0, x28
  410004:	sub	x1, x8, x22
  410008:	bl	401f34 <ferror@plt+0x994>
  41000c:	ldr	w8, [x23]
  410010:	mov	x27, x0
  410014:	orr	w8, w8, #0x2
  410018:	cmp	w8, #0x2
  41001c:	b.ne	410084 <ferror@plt+0xeae4>  // b.any
  410020:	cbz	x22, 410084 <ferror@plt+0xeae4>
  410024:	ldr	x24, [sp, #8]
  410028:	mov	w21, #0x1                   	// #1
  41002c:	mov	x0, x28
  410030:	mov	x1, x24
  410034:	bl	401f34 <ferror@plt+0x994>
  410038:	ldr	x8, [x23, #8]
  41003c:	ldr	x9, [x0]
  410040:	cmp	x8, x9
  410044:	b.ne	410068 <ferror@plt+0xeac8>  // b.any
  410048:	ldr	x8, [x0, #8]
  41004c:	ldr	w9, [x23]
  410050:	cmp	x8, #0x0
  410054:	cset	w8, eq  // eq = none
  410058:	cmp	w9, #0x0
  41005c:	cset	w9, eq  // eq = none
  410060:	eor	w3, w8, w9
  410064:	b	41006c <ferror@plt+0xeacc>
  410068:	mov	w3, #0x1                   	// #1
  41006c:	cmp	x21, x22
  410070:	b.cs	410088 <ferror@plt+0xeae8>  // b.hs, b.nlast
  410074:	add	x21, x21, #0x1
  410078:	sub	x24, x24, #0x1
  41007c:	tbnz	w3, #0, 41002c <ferror@plt+0xea8c>
  410080:	b	410088 <ferror@plt+0xeae8>
  410084:	mov	w3, #0x1                   	// #1
  410088:	ldr	x1, [x27]
  41008c:	ldr	w2, [x27, #8]
  410090:	mov	x0, x19
  410094:	bl	411300 <ferror@plt+0xfd60>
  410098:	cbnz	w0, 410970 <ferror@plt+0xf3d0>
  41009c:	add	x22, x22, #0x1
  4100a0:	adrp	x21, 41a000 <ferror@plt+0x18a60>
  4100a4:	cmp	x22, x25
  4100a8:	add	x21, x21, #0x818
  4100ac:	b.ne	40ffe0 <ferror@plt+0xea40>  // b.any
  4100b0:	ldr	x8, [x26, #88]
  4100b4:	ldr	x22, [sp, #88]
  4100b8:	ldr	x27, [sp, #64]
  4100bc:	cmp	x25, x8
  4100c0:	b.cs	410850 <ferror@plt+0xf2b0>  // b.hs, b.nlast
  4100c4:	add	x23, x26, #0x50
  4100c8:	b	4100f0 <ferror@plt+0xeb50>
  4100cc:	mov	w1, #0x1                   	// #1
  4100d0:	bl	411f18 <ferror@plt+0x10978>
  4100d4:	add	x1, sp, #0xd0
  4100d8:	mov	x0, x24
  4100dc:	bl	401890 <ferror@plt+0x2f0>
  4100e0:	ldr	x8, [x26, #88]
  4100e4:	add	x25, x25, #0x1
  4100e8:	cmp	x25, x8
  4100ec:	b.cs	410850 <ferror@plt+0xf2b0>  // b.hs, b.nlast
  4100f0:	mov	x0, x23
  4100f4:	mov	x1, x25
  4100f8:	bl	401f34 <ferror@plt+0x994>
  4100fc:	ldr	w8, [x0, #8]
  410100:	ldr	x1, [x0]
  410104:	mov	x24, x0
  410108:	cmp	w8, #0x0
  41010c:	csel	x0, x22, x27, eq  // eq = none
  410110:	bl	401f34 <ferror@plt+0x994>
  410114:	ldr	x8, [x24, #8]
  410118:	mov	x24, x0
  41011c:	add	x0, sp, #0xd0
  410120:	cbnz	x8, 4100cc <ferror@plt+0xeb2c>
  410124:	mov	w1, #0x2                   	// #2
  410128:	bl	4058bc <ferror@plt+0x431c>
  41012c:	b	4100d4 <ferror@plt+0xeb34>
  410130:	ldr	x2, [x26, #208]
  410134:	mov	w0, #0x12                  	// #18
  410138:	mov	x1, xzr
  41013c:	bl	402d44 <ferror@plt+0x17a4>
  410140:	mov	w23, w0
  410144:	b	410ae0 <ferror@plt+0xf540>
  410148:	mov	w0, #0x11                  	// #17
  41014c:	mov	x1, xzr
  410150:	mov	x3, x25
  410154:	bl	402d44 <ferror@plt+0x17a4>
  410158:	mov	w23, w0
  41015c:	b	410ae0 <ferror@plt+0xf540>
  410160:	mov	x23, x20
  410164:	ldr	x20, [sp, #128]
  410168:	mov	w1, #0x1                   	// #1
  41016c:	mov	x0, x20
  410170:	bl	401750 <ferror@plt+0x1b0>
  410174:	sub	x1, x29, #0x40
  410178:	mov	x0, x20
  41017c:	mov	x20, x23
  410180:	b	4109d8 <ferror@plt+0xf438>
  410184:	mov	w0, #0x10                  	// #16
  410188:	mov	x1, xzr
  41018c:	bl	402d44 <ferror@plt+0x17a4>
  410190:	mov	w23, w0
  410194:	cbnz	w0, 410ae0 <ferror@plt+0xf540>
  410198:	b	40e9cc <ferror@plt+0xd42c>
  41019c:	mov	w8, #0x3                   	// #3
  4101a0:	str	w8, [sp, #208]
  4101a4:	ldr	x8, [x24, #16]
  4101a8:	str	x8, [sp, #216]
  4101ac:	cmp	w26, #0x57
  4101b0:	b.ne	40f5e0 <ferror@plt+0xe040>  // b.any
  4101b4:	b	40fcec <ferror@plt+0xe74c>
  4101b8:	add	x0, sp, #0xd0
  4101bc:	mov	w2, #0x1                   	// #1
  4101c0:	mov	x1, x19
  4101c4:	bl	40438c <ferror@plt+0x2dec>
  4101c8:	ldur	x1, [x29, #-64]
  4101cc:	add	x0, sp, #0xd0
  4101d0:	bl	404244 <ferror@plt+0x2ca4>
  4101d4:	mov	w23, w0
  4101d8:	cbnz	w0, 410ac4 <ferror@plt+0xf524>
  4101dc:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  4101e0:	ldr	x8, [x8, #584]
  4101e4:	add	x0, sp, #0xd0
  4101e8:	mov	w1, #0x28                  	// #40
  4101ec:	ldr	x8, [x8, #1800]
  4101f0:	blr	x8
  4101f4:	mov	w23, w0
  4101f8:	cbnz	w0, 410ac4 <ferror@plt+0xf524>
  4101fc:	ldr	w8, [sp, #240]
  410200:	cbz	w8, 41020c <ferror@plt+0xec6c>
  410204:	cmp	w8, #0x22
  410208:	b.ne	410ab4 <ferror@plt+0xf514>  // b.any
  41020c:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  410210:	ldr	x8, [x8, #584]
  410214:	ldrb	w8, [x8, #1138]
  410218:	tbz	w8, #6, 410240 <ferror@plt+0xeca0>
  41021c:	ldr	x0, [sp, #48]
  410220:	mov	x1, x19
  410224:	bl	401890 <ferror@plt+0x2f0>
  410228:	ldr	x0, [sp, #40]
  41022c:	ldr	x1, [sp, #24]
  410230:	bl	401890 <ferror@plt+0x2f0>
  410234:	ldr	x0, [sp, #32]
  410238:	ldr	x1, [sp, #80]
  41023c:	bl	401890 <ferror@plt+0x2f0>
  410240:	adrp	x8, 417000 <ferror@plt+0x15a60>
  410244:	ldr	q0, [x8, #2672]
  410248:	ldp	x0, x8, [sp, #112]
  41024c:	mov	w1, #0x1                   	// #1
  410250:	stur	q0, [x29, #-128]
  410254:	ldr	x8, [x8]
  410258:	stur	x8, [x29, #-112]
  41025c:	bl	401f34 <ferror@plt+0x994>
  410260:	adrp	x23, 42e000 <ferror@plt+0x2ca60>
  410264:	ldr	x8, [x23, #584]
  410268:	ldrb	w1, [x8, #1140]
  41026c:	bl	401950 <ferror@plt+0x3b0>
  410270:	sub	x1, x29, #0x80
  410274:	mov	x0, x20
  410278:	bl	401890 <ferror@plt+0x2f0>
  41027c:	ldr	x8, [x23, #584]
  410280:	ldr	x8, [x8, #1248]
  410284:	ldrb	w8, [x8]
  410288:	cmp	w8, #0x64
  41028c:	b.ne	4102a0 <ferror@plt+0xed00>  // b.any
  410290:	ldr	x0, [sp, #72]
  410294:	sub	x1, x29, #0x48
  410298:	stur	xzr, [x29, #-72]
  41029c:	bl	401890 <ferror@plt+0x2f0>
  4102a0:	mov	w23, wzr
  4102a4:	b	410ac4 <ferror@plt+0xf524>
  4102a8:	ldur	x0, [x29, #-64]
  4102ac:	and	w10, w9, #0xfffffffe
  4102b0:	cmp	w10, #0x2
  4102b4:	b.ne	410768 <ferror@plt+0xf1c8>  // b.any
  4102b8:	add	x10, x27, #0x8
  4102bc:	add	x11, x0, #0x10
  4102c0:	cmp	w9, #0x3
  4102c4:	csel	x9, x10, x11, eq  // eq = none
  4102c8:	ldr	x23, [x9]
  4102cc:	cmp	w8, #0x64
  4102d0:	b.ne	410980 <ferror@plt+0xf3e0>  // b.any
  4102d4:	mov	x1, xzr
  4102d8:	b	410990 <ferror@plt+0xf3f0>
  4102dc:	ldr	w8, [x27]
  4102e0:	and	w8, w8, #0xfffffffe
  4102e4:	cmp	w8, #0x2
  4102e8:	b.ne	410780 <ferror@plt+0xf1e0>  // b.any
  4102ec:	mov	x1, xzr
  4102f0:	b	4109b0 <ferror@plt+0xf410>
  4102f4:	mov	w0, #0x10                  	// #16
  4102f8:	mov	x1, xzr
  4102fc:	bl	402d44 <ferror@plt+0x17a4>
  410300:	mov	w23, w0
  410304:	cbnz	w0, 410ae0 <ferror@plt+0xf540>
  410308:	b	40f024 <ferror@plt+0xda84>
  41030c:	mov	w0, #0x10                  	// #16
  410310:	mov	x1, xzr
  410314:	bl	402d44 <ferror@plt+0x17a4>
  410318:	mov	w23, w0
  41031c:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  410320:	b	40f06c <ferror@plt+0xdacc>
  410324:	mov	w0, #0x10                  	// #16
  410328:	mov	x1, xzr
  41032c:	bl	402d44 <ferror@plt+0x17a4>
  410330:	cbz	w0, 40f120 <ferror@plt+0xdb80>
  410334:	mov	w23, w0
  410338:	b	410b04 <ferror@plt+0xf564>
  41033c:	mov	w0, #0x10                  	// #16
  410340:	mov	x1, xzr
  410344:	bl	402d44 <ferror@plt+0x17a4>
  410348:	mov	w23, w0
  41034c:	cbnz	w0, 410ae0 <ferror@plt+0xf540>
  410350:	b	40f224 <ferror@plt+0xdc84>
  410354:	mov	w0, #0x10                  	// #16
  410358:	mov	x1, xzr
  41035c:	bl	402d44 <ferror@plt+0x17a4>
  410360:	mov	w23, w0
  410364:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  410368:	b	40f384 <ferror@plt+0xdde4>
  41036c:	ldr	x9, [x1]
  410370:	cbnz	x9, 41037c <ferror@plt+0xeddc>
  410374:	ldr	x9, [x1, #32]
  410378:	cbz	x9, 40f8f8 <ferror@plt+0xe358>
  41037c:	sub	x0, x29, #0x80
  410380:	bl	405988 <ferror@plt+0x43e8>
  410384:	ldur	x1, [x29, #-112]
  410388:	sub	x0, x29, #0x80
  41038c:	bl	404b14 <ferror@plt+0x3574>
  410390:	ldr	x1, [sp, #16]
  410394:	sub	x0, x29, #0x80
  410398:	sub	x2, x29, #0x80
  41039c:	mov	x3, xzr
  4103a0:	sturb	wzr, [x29, #-88]
  4103a4:	bl	40a9c4 <ferror@plt+0x9424>
  4103a8:	mov	w23, w0
  4103ac:	cbnz	w0, 4103c4 <ferror@plt+0xee24>
  4103b0:	sub	x0, x29, #0x80
  4103b4:	sub	x1, x29, #0x98
  4103b8:	bl	40724c <ferror@plt+0x5cac>
  4103bc:	mov	w23, w0
  4103c0:	cbz	w0, 410aa0 <ferror@plt+0xf500>
  4103c4:	sub	x0, x29, #0x80
  4103c8:	bl	4058fc <ferror@plt+0x435c>
  4103cc:	b	410ae0 <ferror@plt+0xf540>
  4103d0:	ldr	x9, [x0]
  4103d4:	cbnz	x9, 4103e0 <ferror@plt+0xee40>
  4103d8:	ldr	x9, [x0, #32]
  4103dc:	cbz	x9, 40f9d0 <ferror@plt+0xe430>
  4103e0:	ldr	x1, [x19, #504]
  4103e4:	bl	404c30 <ferror@plt+0x3690>
  4103e8:	mov	w23, w0
  4103ec:	b	410b04 <ferror@plt+0xf564>
  4103f0:	ldr	x8, [x24]
  4103f4:	cbnz	x8, 410400 <ferror@plt+0xee60>
  4103f8:	ldr	x8, [x24, #32]
  4103fc:	cbz	x8, 40fa34 <ferror@plt+0xe494>
  410400:	sub	x1, x29, #0x40
  410404:	mov	x0, x24
  410408:	bl	40724c <ferror@plt+0x5cac>
  41040c:	mov	w23, w0
  410410:	cbnz	w0, 410ae0 <ferror@plt+0xf540>
  410414:	ldr	x0, [sp, #128]
  410418:	mov	w1, #0x1                   	// #1
  41041c:	bl	401750 <ferror@plt+0x1b0>
  410420:	ldur	x8, [x29, #-64]
  410424:	cbnz	x8, 40eafc <ferror@plt+0xd55c>
  410428:	ldr	x22, [sp, #72]
  41042c:	mov	x23, xzr
  410430:	ldr	x8, [x19, #192]
  410434:	cmp	x23, x8
  410438:	b.eq	40eb48 <ferror@plt+0xd5a8>  // b.none
  41043c:	mov	x0, x20
  410440:	mov	x1, x23
  410444:	bl	401750 <ferror@plt+0x1b0>
  410448:	mov	x0, x22
  41044c:	mov	x1, x23
  410450:	bl	401750 <ferror@plt+0x1b0>
  410454:	mov	w23, wzr
  410458:	b	410ae0 <ferror@plt+0xf540>
  41045c:	ldr	x8, [x24]
  410460:	cbnz	x8, 41046c <ferror@plt+0xeecc>
  410464:	ldr	x8, [x24, #32]
  410468:	cbz	x8, 40fa78 <ferror@plt+0xe4d8>
  41046c:	sub	x1, x29, #0x80
  410470:	mov	x0, x24
  410474:	bl	40724c <ferror@plt+0x5cac>
  410478:	mov	w23, w0
  41047c:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  410480:	ldur	x8, [x29, #-128]
  410484:	mov	w9, #0x1                   	// #1
  410488:	str	w9, [sp, #208]
  41048c:	str	x8, [sp, #224]
  410490:	b	4109c0 <ferror@plt+0xf420>
  410494:	ldr	x8, [x27]
  410498:	cbnz	x8, 4104a4 <ferror@plt+0xef04>
  41049c:	ldr	x8, [x27, #32]
  4104a0:	cbz	x8, 40fabc <ferror@plt+0xe51c>
  4104a4:	sub	x1, x29, #0x40
  4104a8:	sub	x2, x29, #0x90
  4104ac:	sub	x3, x29, #0x80
  4104b0:	sub	x4, x29, #0x98
  4104b4:	mov	x0, x19
  4104b8:	bl	411a7c <ferror@plt+0x104dc>
  4104bc:	mov	w23, w0
  4104c0:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  4104c4:	ldr	w8, [x26]
  4104c8:	cmp	w8, #0x1
  4104cc:	b.ne	41050c <ferror@plt+0xef6c>  // b.any
  4104d0:	ldur	x8, [x29, #-64]
  4104d4:	ldr	w8, [x8]
  4104d8:	cmp	w8, #0x1
  4104dc:	b.eq	4104f0 <ferror@plt+0xef50>  // b.none
  4104e0:	ldur	x8, [x29, #-128]
  4104e4:	ldr	w8, [x8]
  4104e8:	cmp	w8, #0x1
  4104ec:	b.ne	41050c <ferror@plt+0xef6c>  // b.any
  4104f0:	sub	x2, x29, #0x48
  4104f4:	mov	x0, x19
  4104f8:	mov	x1, x26
  4104fc:	bl	411740 <ferror@plt+0x101a0>
  410500:	mov	w23, w0
  410504:	cbnz	w0, 410b04 <ferror@plt+0xf564>
  410508:	ldur	x27, [x29, #-72]
  41050c:	ldur	x23, [x29, #-152]
  410510:	ldr	x21, [sp, #104]
  410514:	ldr	x1, [x23, #24]
  410518:	mov	x0, x21
  41051c:	bl	4058bc <ferror@plt+0x431c>
  410520:	ldur	x1, [x29, #-144]
  410524:	mov	x0, x27
  410528:	mov	x2, x23
  41052c:	mov	x3, x21
  410530:	bl	40d068 <ferror@plt+0xbac8>
  410534:	cbz	w0, 410a54 <ferror@plt+0xf4b4>
  410538:	mov	w23, w0
  41053c:	mov	x0, x21
  410540:	bl	4058fc <ferror@plt+0x435c>
  410544:	adrp	x21, 41a000 <ferror@plt+0x18a60>
  410548:	add	x21, x21, #0x818
  41054c:	b	410b04 <ferror@plt+0xf564>
  410550:	ldr	x0, [sp, #104]
  410554:	mov	x1, x24
  410558:	bl	405988 <ferror@plt+0x43e8>
  41055c:	strb	wzr, [sp, #256]
  410560:	b	4109b8 <ferror@plt+0xf418>
  410564:	ldr	x23, [sp, #128]
  410568:	mov	w20, #0x5                   	// #5
  41056c:	mov	w1, #0x1                   	// #1
  410570:	stur	w20, [x29, #-64]
  410574:	mov	x0, x23
  410578:	bl	401750 <ferror@plt+0x1b0>
  41057c:	mov	w1, #0x1                   	// #1
  410580:	mov	x0, x23
  410584:	bl	401750 <ferror@plt+0x1b0>
  410588:	sub	x1, x29, #0x40
  41058c:	mov	x0, x23
  410590:	bl	401890 <ferror@plt+0x2f0>
  410594:	add	x1, sp, #0xd0
  410598:	mov	x0, x23
  41059c:	str	w20, [sp, #208]
  4105a0:	bl	401890 <ferror@plt+0x2f0>
  4105a4:	mov	w23, wzr
  4105a8:	ldr	x20, [sp, #8]
  4105ac:	adrp	x21, 41a000 <ferror@plt+0x18a60>
  4105b0:	add	x21, x21, #0x818
  4105b4:	b	410b04 <ferror@plt+0xf564>
  4105b8:	mov	x9, xzr
  4105bc:	b	410648 <ferror@plt+0xf0a8>
  4105c0:	and	x12, x11, #0xfe
  4105c4:	add	x14, x22, x10
  4105c8:	mov	x9, xzr
  4105cc:	mov	x13, xzr
  4105d0:	add	x8, x8, x12
  4105d4:	add	x14, x14, #0x2
  4105d8:	mov	w15, #0x8                   	// #8
  4105dc:	mov	x16, x12
  4105e0:	ldurb	w17, [x14, #-1]
  4105e4:	ldrb	w18, [x14], #2
  4105e8:	sub	x0, x15, #0x8
  4105ec:	subs	x16, x16, #0x2
  4105f0:	lsl	x17, x17, x0
  4105f4:	lsl	x18, x18, x15
  4105f8:	add	x15, x15, #0x10
  4105fc:	orr	x9, x17, x9
  410600:	orr	x13, x18, x13
  410604:	b.ne	4105e0 <ferror@plt+0xf040>  // b.any
  410608:	cmp	x12, x11
  41060c:	orr	x9, x13, x9
  410610:	b.eq	410638 <ferror@plt+0xf098>  // b.none
  410614:	sub	x13, x11, x12
  410618:	lsl	x12, x12, #3
  41061c:	add	x8, x22, x8
  410620:	ldrb	w14, [x8], #1
  410624:	subs	x13, x13, #0x1
  410628:	lsl	x14, x14, x12
  41062c:	orr	x9, x14, x9
  410630:	add	x12, x12, #0x8
  410634:	b.ne	410620 <ferror@plt+0xf080>  // b.any
  410638:	sub	w8, w11, #0x1
  41063c:	add	x8, x10, w8, uxtb
  410640:	add	x8, x8, #0x2
  410644:	str	x8, [x27]
  410648:	add	x11, x8, #0x1
  41064c:	str	x11, [x27]
  410650:	ldrb	w10, [x22, x8]
  410654:	cbz	x10, 41066c <ferror@plt+0xf0cc>
  410658:	cmp	w10, #0x1
  41065c:	b.ne	410680 <ferror@plt+0xf0e0>  // b.any
  410660:	mov	x13, xzr
  410664:	mov	x12, xzr
  410668:	b	4106d4 <ferror@plt+0xf134>
  41066c:	ldr	x8, [x25, #32]
  410670:	mov	x12, xzr
  410674:	cmp	x8, #0x0
  410678:	cset	w8, ne  // ne = any
  41067c:	b	410728 <ferror@plt+0xf188>
  410680:	and	x13, x10, #0xfe
  410684:	add	x15, x22, x8
  410688:	mov	x12, xzr
  41068c:	mov	x14, xzr
  410690:	add	x11, x11, x13
  410694:	add	x15, x15, #0x2
  410698:	mov	w16, #0x8                   	// #8
  41069c:	mov	x17, x13
  4106a0:	ldurb	w18, [x15, #-1]
  4106a4:	ldrb	w0, [x15], #2
  4106a8:	sub	x1, x16, #0x8
  4106ac:	subs	x17, x17, #0x2
  4106b0:	lsl	x18, x18, x1
  4106b4:	lsl	x0, x0, x16
  4106b8:	add	x16, x16, #0x10
  4106bc:	orr	x12, x18, x12
  4106c0:	orr	x14, x0, x14
  4106c4:	b.ne	4106a0 <ferror@plt+0xf100>  // b.any
  4106c8:	cmp	x13, x10
  4106cc:	orr	x12, x14, x12
  4106d0:	b.eq	4106f8 <ferror@plt+0xf158>  // b.none
  4106d4:	sub	x14, x10, x13
  4106d8:	lsl	x13, x13, #3
  4106dc:	add	x11, x22, x11
  4106e0:	ldrb	w15, [x11], #1
  4106e4:	subs	x14, x14, #0x1
  4106e8:	lsl	x15, x15, x13
  4106ec:	orr	x12, x15, x12
  4106f0:	add	x13, x13, #0x8
  4106f4:	b.ne	4106e0 <ferror@plt+0xf140>  // b.any
  4106f8:	sub	w10, w10, #0x1
  4106fc:	add	x8, x8, w10, uxtb
  410700:	add	x8, x8, #0x2
  410704:	str	x8, [x27]
  410708:	ldr	x10, [x25, #32]
  41070c:	cmp	x10, #0x0
  410710:	cset	w8, ne  // ne = any
  410714:	cmn	x12, #0x1
  410718:	b.ne	410728 <ferror@plt+0xf188>  // b.any
  41071c:	cbnz	x10, 410728 <ferror@plt+0xf188>
  410720:	mov	w23, wzr
  410724:	b	41094c <ferror@plt+0xf3ac>
  410728:	ldr	x0, [sp, #88]
  41072c:	cmp	w8, #0x0
  410730:	csel	x1, x9, x12, ne  // ne = any
  410734:	bl	401f34 <ferror@plt+0x994>
  410738:	mov	x1, xzr
  41073c:	bl	401f8c <ferror@plt+0x9ec>
  410740:	stur	x0, [x29, #-128]
  410744:	ldr	x8, [x0]
  410748:	cbnz	x8, 410754 <ferror@plt+0xf1b4>
  41074c:	ldr	x8, [x0, #32]
  410750:	cbz	x8, 410a4c <ferror@plt+0xf4ac>
  410754:	mov	w0, #0xf                   	// #15
  410758:	mov	x1, xzr
  41075c:	bl	402d44 <ferror@plt+0x17a4>
  410760:	mov	w23, w0
  410764:	b	41094c <ferror@plt+0xf3ac>
  410768:	ldr	x10, [x0]
  41076c:	cbnz	x10, 410778 <ferror@plt+0xf1d8>
  410770:	ldr	x10, [x0, #32]
  410774:	cbz	x10, 4102b8 <ferror@plt+0xed18>
  410778:	bl	405b50 <ferror@plt+0x45b0>
  41077c:	b	4109ac <ferror@plt+0xf40c>
  410780:	ldur	x0, [x29, #-64]
  410784:	ldr	x8, [x0]
  410788:	cbnz	x8, 410794 <ferror@plt+0xf1f4>
  41078c:	ldr	x8, [x0, #32]
  410790:	cbz	x8, 4102ec <ferror@plt+0xed4c>
  410794:	bl	405b48 <ferror@plt+0x45a8>
  410798:	b	4109ac <ferror@plt+0xf40c>
  41079c:	mov	x0, x20
  4107a0:	mov	x1, xzr
  4107a4:	bl	401f8c <ferror@plt+0x9ec>
  4107a8:	ldr	x1, [x0]
  4107ac:	ldr	x26, [sp, #112]
  4107b0:	mov	x0, x26
  4107b4:	bl	401f34 <ferror@plt+0x994>
  4107b8:	add	x0, x0, #0x80
  4107bc:	mov	x1, x23
  4107c0:	bl	401f34 <ferror@plt+0x994>
  4107c4:	ldr	x23, [x0]
  4107c8:	mov	x0, x26
  4107cc:	mov	x1, x25
  4107d0:	bl	401f34 <ferror@plt+0x994>
  4107d4:	ldr	x8, [x0, #8]
  4107d8:	cbz	x8, 4108d8 <ferror@plt+0xf338>
  4107dc:	stp	x25, xzr, [x29, #-64]
  4107e0:	ldr	x8, [x19, #152]
  4107e4:	ldr	x0, [sp, #128]
  4107e8:	mov	w1, #0x1                   	// #1
  4107ec:	stur	x8, [x29, #-48]
  4107f0:	bl	401750 <ferror@plt+0x1b0>
  4107f4:	ldr	x8, [x19, #192]
  4107f8:	cmp	x8, #0x2
  4107fc:	b.cc	410844 <ferror@plt+0xf2a4>  // b.lo, b.ul, b.last
  410800:	ldr	x8, [x27]
  410804:	sub	x9, x24, #0x1
  410808:	cmp	x8, x9
  41080c:	b.ne	410844 <ferror@plt+0xf2a4>  // b.any
  410810:	ldrb	w8, [x22, x8]
  410814:	cmp	w8, #0x4b
  410818:	b.ne	410844 <ferror@plt+0xf2a4>  // b.any
  41081c:	ldr	x0, [sp, #72]
  410820:	mov	x1, xzr
  410824:	bl	401f8c <ferror@plt+0x9ec>
  410828:	ldr	x8, [x0]
  41082c:	mov	w1, #0x1                   	// #1
  410830:	add	x8, x8, #0x1
  410834:	str	x8, [x0]
  410838:	mov	x0, x20
  41083c:	bl	401750 <ferror@plt+0x1b0>
  410840:	b	410850 <ferror@plt+0xf2b0>
  410844:	ldr	x0, [sp, #72]
  410848:	ldr	x1, [sp, #56]
  41084c:	bl	401890 <ferror@plt+0x2f0>
  410850:	sub	x1, x29, #0x40
  410854:	mov	x0, x20
  410858:	bl	401890 <ferror@plt+0x2f0>
  41085c:	b	410454 <ferror@plt+0xeeb4>
  410860:	mov	x0, x20
  410864:	mov	x1, xzr
  410868:	mov	x24, x20
  41086c:	bl	401f8c <ferror@plt+0x9ec>
  410870:	ldr	x1, [x0]
  410874:	ldr	x0, [sp, #112]
  410878:	bl	401f34 <ferror@plt+0x994>
  41087c:	add	x0, x0, #0x80
  410880:	mov	x1, x23
  410884:	bl	401f34 <ferror@plt+0x994>
  410888:	ldr	x23, [x0]
  41088c:	adrp	x0, 417000 <ferror@plt+0x15a60>
  410890:	add	x0, x0, #0xa47
  410894:	mov	x1, x23
  410898:	bl	402be4 <ferror@plt+0x1644>
  41089c:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  4108a0:	ldr	x20, [x8, #584]
  4108a4:	mov	w1, #0xa                   	// #10
  4108a8:	ldr	x8, [x20, #1104]
  4108ac:	add	x8, x8, x0
  4108b0:	mov	x0, x23
  4108b4:	str	x8, [x20, #1104]
  4108b8:	bl	4013e0 <strrchr@plt>
  4108bc:	cbz	x0, 41095c <ferror@plt+0xf3bc>
  4108c0:	add	x0, x0, #0x1
  4108c4:	bl	401270 <strlen@plt>
  4108c8:	mov	w23, wzr
  4108cc:	str	x0, [x20, #1104]
  4108d0:	mov	x20, x24
  4108d4:	b	410b04 <ferror@plt+0xf564>
  4108d8:	add	x0, sp, #0xd0
  4108dc:	mov	x1, x19
  4108e0:	mov	x2, x25
  4108e4:	bl	40438c <ferror@plt+0x2dec>
  4108e8:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  4108ec:	ldr	x8, [x8, #584]
  4108f0:	add	x0, sp, #0xd0
  4108f4:	ldr	x1, [x8, #1112]
  4108f8:	bl	402a00 <ferror@plt+0x1460>
  4108fc:	add	x0, sp, #0xd0
  410900:	mov	x1, x23
  410904:	bl	404244 <ferror@plt+0x2ca4>
  410908:	mov	w23, w0
  41090c:	cbnz	w0, 410930 <ferror@plt+0xf390>
  410910:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  410914:	ldr	x8, [x8, #584]
  410918:	add	x0, sp, #0xd0
  41091c:	mov	w1, #0x4                   	// #4
  410920:	ldr	x8, [x8, #1800]
  410924:	blr	x8
  410928:	mov	w23, w0
  41092c:	cbz	w0, 410b38 <ferror@plt+0xf598>
  410930:	add	x0, sp, #0xd0
  410934:	bl	40432c <ferror@plt+0x2d8c>
  410938:	ldr	x0, [sp, #112]
  41093c:	mov	x1, x25
  410940:	bl	401f34 <ferror@plt+0x994>
  410944:	ldr	x1, [x0, #8]
  410948:	bl	401750 <ferror@plt+0x1b0>
  41094c:	ldr	x0, [sp, #128]
  410950:	mov	w1, #0x1                   	// #1
  410954:	bl	401750 <ferror@plt+0x1b0>
  410958:	b	410ae0 <ferror@plt+0xf540>
  41095c:	mov	w23, wzr
  410960:	mov	x20, x24
  410964:	b	410b04 <ferror@plt+0xf564>
  410968:	mov	w0, #0x13                  	// #19
  41096c:	b	40fbd0 <ferror@plt+0xe630>
  410970:	adrp	x21, 41a000 <ferror@plt+0x18a60>
  410974:	mov	w23, w0
  410978:	add	x21, x21, #0x818
  41097c:	b	410ae0 <ferror@plt+0xf540>
  410980:	mov	x0, x20
  410984:	mov	x1, xzr
  410988:	bl	401f8c <ferror@plt+0x9ec>
  41098c:	ldr	x1, [x0]
  410990:	ldr	x0, [sp, #112]
  410994:	bl	401f34 <ferror@plt+0x994>
  410998:	add	x0, x0, #0x80
  41099c:	mov	x1, x23
  4109a0:	bl	401f34 <ferror@plt+0x994>
  4109a4:	ldr	x0, [x0]
  4109a8:	bl	401270 <strlen@plt>
  4109ac:	mov	x1, x0
  4109b0:	ldr	x0, [sp, #104]
  4109b4:	bl	405a38 <ferror@plt+0x4498>
  4109b8:	mov	w8, #0x5                   	// #5
  4109bc:	str	w8, [sp, #208]
  4109c0:	ldr	x23, [sp, #128]
  4109c4:	mov	w1, #0x1                   	// #1
  4109c8:	mov	x0, x23
  4109cc:	bl	401750 <ferror@plt+0x1b0>
  4109d0:	add	x1, sp, #0xd0
  4109d4:	mov	x0, x23
  4109d8:	bl	401890 <ferror@plt+0x2f0>
  4109dc:	mov	w23, wzr
  4109e0:	b	410b04 <ferror@plt+0xf564>
  4109e4:	ldr	x24, [sp, #104]
  4109e8:	mov	w1, #0x2                   	// #2
  4109ec:	mov	x0, x24
  4109f0:	bl	4058bc <ferror@plt+0x431c>
  4109f4:	cmp	x23, #0x1
  4109f8:	b.ge	40ec9c <ferror@plt+0xd6fc>  // b.tcont
  4109fc:	b	40ec94 <ferror@plt+0xd6f4>
  410a00:	ldr	x24, [sp, #104]
  410a04:	mov	w1, #0x2                   	// #2
  410a08:	mov	x0, x24
  410a0c:	bl	4058bc <ferror@plt+0x431c>
  410a10:	tbz	x23, #63, 40ec94 <ferror@plt+0xd6f4>
  410a14:	b	40ec9c <ferror@plt+0xd6fc>
  410a18:	ldr	x24, [sp, #104]
  410a1c:	mov	w1, #0x2                   	// #2
  410a20:	mov	x0, x24
  410a24:	bl	4058bc <ferror@plt+0x431c>
  410a28:	tbz	x23, #63, 40ec9c <ferror@plt+0xd6fc>
  410a2c:	b	40ec94 <ferror@plt+0xd6f4>
  410a30:	ldr	x24, [sp, #104]
  410a34:	mov	w1, #0x2                   	// #2
  410a38:	mov	x0, x24
  410a3c:	bl	4058bc <ferror@plt+0x431c>
  410a40:	cmp	x23, #0x0
  410a44:	b.gt	40ec94 <ferror@plt+0xd6f4>
  410a48:	b	40ec9c <ferror@plt+0xd6fc>
  410a4c:	add	x8, x0, #0x10
  410a50:	b	40fb64 <ferror@plt+0xe5c4>
  410a54:	ldr	x23, [sp, #128]
  410a58:	mov	w1, #0x1                   	// #1
  410a5c:	mov	x0, x23
  410a60:	bl	401750 <ferror@plt+0x1b0>
  410a64:	mov	w8, #0x5                   	// #5
  410a68:	mov	w1, #0x1                   	// #1
  410a6c:	mov	x0, x23
  410a70:	str	w8, [sp, #208]
  410a74:	bl	401750 <ferror@plt+0x1b0>
  410a78:	mov	w1, #0x1                   	// #1
  410a7c:	mov	x0, x23
  410a80:	bl	401750 <ferror@plt+0x1b0>
  410a84:	add	x1, sp, #0xd0
  410a88:	mov	x0, x23
  410a8c:	bl	401890 <ferror@plt+0x2f0>
  410a90:	adrp	x21, 41a000 <ferror@plt+0x18a60>
  410a94:	mov	w23, wzr
  410a98:	add	x21, x21, #0x818
  410a9c:	b	410b04 <ferror@plt+0xf564>
  410aa0:	mov	x24, x20
  410aa4:	ldurb	w20, [x29, #-152]
  410aa8:	sub	x0, x29, #0x80
  410aac:	bl	4058fc <ferror@plt+0x435c>
  410ab0:	b	40f924 <ferror@plt+0xe384>
  410ab4:	mov	w0, #0xd                   	// #13
  410ab8:	mov	x1, xzr
  410abc:	bl	402d44 <ferror@plt+0x17a4>
  410ac0:	mov	w23, w0
  410ac4:	add	x0, sp, #0xd0
  410ac8:	bl	40432c <ferror@plt+0x2d8c>
  410acc:	sub	x0, x29, #0x40
  410ad0:	bl	401fa4 <ferror@plt+0xa04>
  410ad4:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  410ad8:	ldr	x8, [x8, #584]
  410adc:	str	x22, [x8, #1112]
  410ae0:	mov	x0, x20
  410ae4:	mov	x1, xzr
  410ae8:	bl	401f8c <ferror@plt+0x9ec>
  410aec:	mov	x25, x0
  410af0:	ldr	x1, [x0]
  410af4:	ldr	x0, [sp, #112]
  410af8:	bl	401f34 <ferror@plt+0x994>
  410afc:	ldr	x22, [x0]
  410b00:	mov	x28, x0
  410b04:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  410b08:	ldr	x9, [x8, #584]
  410b0c:	ldr	w11, [x9, #1128]
  410b10:	ldr	w8, [x9, #1132]
  410b14:	cbnz	w23, 410b54 <ferror@plt+0xf5b4>
  410b18:	cmp	w11, w8
  410b1c:	b.ne	410b54 <ferror@plt+0xf5b4>  // b.any
  410b20:	mov	x27, x25
  410b24:	ldr	x8, [x27, #8]!
  410b28:	ldr	x24, [x28, #8]
  410b2c:	cmp	x8, x24
  410b30:	b.cc	40e6cc <ferror@plt+0xd12c>  // b.lo, b.ul, b.last
  410b34:	b	410b68 <ferror@plt+0xf5c8>
  410b38:	add	x0, sp, #0xd0
  410b3c:	bl	40432c <ferror@plt+0x2d8c>
  410b40:	b	4107dc <ferror@plt+0xf23c>
  410b44:	mov	w23, wzr
  410b48:	b	410b74 <ferror@plt+0xf5d4>
  410b4c:	mov	w23, wzr
  410b50:	b	410b70 <ferror@plt+0xf5d0>
  410b54:	add	x10, x9, #0x468
  410b58:	cbz	w23, 410b74 <ferror@plt+0xf5d4>
  410b5c:	cmp	w23, #0x7
  410b60:	b.eq	410b74 <ferror@plt+0xf5d4>  // b.none
  410b64:	b	410b80 <ferror@plt+0xf5e0>
  410b68:	mov	w23, wzr
  410b6c:	add	x10, x9, #0x468
  410b70:	mov	w8, w11
  410b74:	ldr	w9, [x10]
  410b78:	cmp	w9, w8
  410b7c:	b.eq	410b90 <ferror@plt+0xf5f0>  // b.none
  410b80:	mov	x0, x19
  410b84:	mov	w1, w23
  410b88:	bl	40e4cc <ferror@plt+0xcf2c>
  410b8c:	mov	w23, w0
  410b90:	mov	w0, w23
  410b94:	add	sp, sp, #0x2a0
  410b98:	ldp	x20, x19, [sp, #80]
  410b9c:	ldp	x22, x21, [sp, #64]
  410ba0:	ldp	x24, x23, [sp, #48]
  410ba4:	ldp	x26, x25, [sp, #32]
  410ba8:	ldp	x28, x27, [sp, #16]
  410bac:	ldp	x29, x30, [sp], #96
  410bb0:	ret
  410bb4:	sub	sp, sp, #0x70
  410bb8:	stp	x26, x25, [sp, #48]
  410bbc:	adrp	x25, 42e000 <ferror@plt+0x2ca60>
  410bc0:	ldr	x8, [x25, #584]
  410bc4:	stp	x29, x30, [sp, #16]
  410bc8:	stp	x28, x27, [sp, #32]
  410bcc:	stp	x24, x23, [sp, #64]
  410bd0:	stp	x22, x21, [sp, #80]
  410bd4:	stp	x20, x19, [sp, #96]
  410bd8:	ldr	x8, [x8, #1248]
  410bdc:	mov	x22, x2
  410be0:	mov	w19, w1
  410be4:	mov	x21, x0
  410be8:	ldrb	w8, [x8]
  410bec:	add	x29, sp, #0x10
  410bf0:	cmp	w8, #0x64
  410bf4:	b.ne	410c18 <ferror@plt+0xf678>  // b.any
  410bf8:	ldr	x8, [x21, #152]
  410bfc:	add	x9, x22, #0x1
  410c00:	cmp	x8, x9
  410c04:	b.cs	410c18 <ferror@plt+0xf678>  // b.hs, b.nlast
  410c08:	mov	w0, #0x10                  	// #16
  410c0c:	mov	x1, xzr
  410c10:	bl	402d44 <ferror@plt+0x17a4>
  410c14:	cbnz	w0, 410e70 <ferror@plt+0xf8d0>
  410c18:	add	x20, x21, #0x90
  410c1c:	mov	x0, x20
  410c20:	mov	x1, x22
  410c24:	bl	401f8c <ferror@plt+0x9ec>
  410c28:	ldr	w8, [x0]
  410c2c:	cmp	w8, #0x8
  410c30:	b.ne	410c50 <ferror@plt+0xf6b0>  // b.any
  410c34:	and	w8, w19, #0xff
  410c38:	cmp	w8, #0x3f
  410c3c:	b.eq	410e60 <ferror@plt+0xf8c0>  // b.none
  410c40:	mov	w0, #0x13                  	// #19
  410c44:	mov	x1, xzr
  410c48:	bl	402d44 <ferror@plt+0x17a4>
  410c4c:	b	410e70 <ferror@plt+0xf8d0>
  410c50:	mov	x23, x0
  410c54:	add	x2, sp, #0x8
  410c58:	mov	x0, x21
  410c5c:	mov	x1, x23
  410c60:	bl	411740 <ferror@plt+0x101a0>
  410c64:	cbnz	w0, 410e70 <ferror@plt+0xf8d0>
  410c68:	ldr	w8, [x23]
  410c6c:	ldr	x22, [sp, #8]
  410c70:	and	w9, w8, #0xfffffffe
  410c74:	cmp	w9, #0x2
  410c78:	b.ne	410cac <ferror@plt+0xf70c>  // b.any
  410c7c:	ldr	x9, [x25, #584]
  410c80:	add	x10, x23, #0x8
  410c84:	add	x11, x22, #0x10
  410c88:	cmp	w8, #0x3
  410c8c:	ldr	x9, [x9, #1248]
  410c90:	ldrb	w8, [x9]
  410c94:	csel	x9, x10, x11, eq  // eq = none
  410c98:	ldr	x22, [x9]
  410c9c:	cmp	w8, #0x64
  410ca0:	b.ne	410cfc <ferror@plt+0xf75c>  // b.any
  410ca4:	mov	x1, xzr
  410ca8:	b	410d0c <ferror@plt+0xf76c>
  410cac:	ldr	x9, [x22]
  410cb0:	cbnz	x9, 410cbc <ferror@plt+0xf71c>
  410cb4:	ldr	x9, [x22, #32]
  410cb8:	cbz	x9, 410c7c <ferror@plt+0xf6dc>
  410cbc:	ldr	x1, [x21, #8]
  410cc0:	and	w8, w19, #0xff
  410cc4:	cmp	w8, #0x3f
  410cc8:	cset	w2, eq  // eq = none
  410ccc:	mov	x0, x22
  410cd0:	bl	40694c <ferror@plt+0x53ac>
  410cd4:	cbnz	w0, 410e70 <ferror@plt+0xf8d0>
  410cd8:	ldr	x8, [x25, #584]
  410cdc:	ldr	x8, [x8, #1248]
  410ce0:	ldrb	w8, [x8]
  410ce4:	cmp	w8, #0x64
  410ce8:	b.eq	410e40 <ferror@plt+0xf8a0>  // b.none
  410cec:	add	x0, x21, #0x260
  410cf0:	mov	x1, x22
  410cf4:	bl	405904 <ferror@plt+0x4364>
  410cf8:	b	410e40 <ferror@plt+0xf8a0>
  410cfc:	add	x0, x21, #0xb8
  410d00:	mov	x1, xzr
  410d04:	bl	401f8c <ferror@plt+0x9ec>
  410d08:	ldr	x1, [x0]
  410d0c:	add	x0, x21, #0xe0
  410d10:	bl	401f34 <ferror@plt+0x994>
  410d14:	add	x0, x0, #0x80
  410d18:	mov	x1, x22
  410d1c:	bl	401f34 <ferror@plt+0x994>
  410d20:	ldr	x21, [x0]
  410d24:	and	w8, w19, #0xff
  410d28:	cmp	w8, #0x42
  410d2c:	b.ne	410d70 <ferror@plt+0xf7d0>  // b.any
  410d30:	adrp	x0, 417000 <ferror@plt+0x15a60>
  410d34:	add	x0, x0, #0xa47
  410d38:	mov	x1, x21
  410d3c:	bl	402be4 <ferror@plt+0x1644>
  410d40:	ldr	x22, [x25, #584]
  410d44:	mov	w1, #0xa                   	// #10
  410d48:	ldr	x8, [x22, #1104]
  410d4c:	add	x8, x8, x0
  410d50:	mov	x0, x21
  410d54:	str	x8, [x22, #1104]
  410d58:	bl	4013e0 <strrchr@plt>
  410d5c:	cbz	x0, 410e40 <ferror@plt+0xf8a0>
  410d60:	add	x0, x0, #0x1
  410d64:	bl	401270 <strlen@plt>
  410d68:	str	x0, [x22, #1104]
  410d6c:	b	410e40 <ferror@plt+0xf8a0>
  410d70:	mov	x0, x21
  410d74:	bl	401270 <strlen@plt>
  410d78:	cbz	x0, 410e10 <ferror@plt+0xf870>
  410d7c:	adrp	x23, 41a000 <ferror@plt+0x18a60>
  410d80:	adrp	x28, 41a000 <ferror@plt+0x18a60>
  410d84:	mov	x22, x0
  410d88:	mov	x27, xzr
  410d8c:	sub	x26, x0, #0x1
  410d90:	add	x23, x23, #0x100
  410d94:	add	x28, x28, #0x10a
  410d98:	b	410db8 <ferror@plt+0xf818>
  410d9c:	mov	w24, #0x5c                  	// #92
  410da0:	mov	x27, x26
  410da4:	mov	w0, w24
  410da8:	bl	402cd4 <ferror@plt+0x1734>
  410dac:	add	x27, x27, #0x1
  410db0:	cmp	x27, x22
  410db4:	b.cs	410e2c <ferror@plt+0xf88c>  // b.hs, b.nlast
  410db8:	ldrb	w24, [x21, x27]
  410dbc:	cmp	w24, #0x5c
  410dc0:	b.ne	410da4 <ferror@plt+0xf804>  // b.any
  410dc4:	cmp	x27, x26
  410dc8:	b.eq	410d9c <ferror@plt+0xf7fc>  // b.none
  410dcc:	add	x27, x27, #0x1
  410dd0:	ldrb	w24, [x21, x27]
  410dd4:	mov	x0, x23
  410dd8:	mov	w1, w24
  410ddc:	bl	4014b0 <strchr@plt>
  410de0:	cbz	x0, 410e04 <ferror@plt+0xf864>
  410de4:	cmp	w24, #0x6e
  410de8:	b.ne	410df8 <ferror@plt+0xf858>  // b.any
  410dec:	ldr	x8, [x25, #584]
  410df0:	mov	x9, #0xffffffffffffffff    	// #-1
  410df4:	str	x9, [x8, #1104]
  410df8:	sub	x8, x0, x23
  410dfc:	ldrb	w24, [x28, x8]
  410e00:	b	410da4 <ferror@plt+0xf804>
  410e04:	mov	w0, #0x5c                  	// #92
  410e08:	bl	402cd4 <ferror@plt+0x1734>
  410e0c:	b	410da4 <ferror@plt+0xf804>
  410e10:	ldr	x8, [x25, #584]
  410e14:	ldr	x8, [x8, #1248]
  410e18:	ldrb	w8, [x8]
  410e1c:	cmp	w8, #0x64
  410e20:	b.ne	410e2c <ferror@plt+0xf88c>  // b.any
  410e24:	mov	w0, wzr
  410e28:	bl	402cd4 <ferror@plt+0x1734>
  410e2c:	and	w8, w19, #0xff
  410e30:	cmp	w8, #0x3f
  410e34:	b.ne	410e40 <ferror@plt+0xf8a0>  // b.any
  410e38:	mov	w0, #0xa                   	// #10
  410e3c:	bl	402cd4 <ferror@plt+0x1734>
  410e40:	and	w8, w19, #0xff
  410e44:	cmp	w8, #0x3f
  410e48:	b.ne	410e60 <ferror@plt+0xf8c0>  // b.any
  410e4c:	ldr	x8, [x25, #584]
  410e50:	ldr	x8, [x8, #1248]
  410e54:	ldrb	w8, [x8]
  410e58:	cmp	w8, #0x64
  410e5c:	b.eq	410e6c <ferror@plt+0xf8cc>  // b.none
  410e60:	mov	w1, #0x1                   	// #1
  410e64:	mov	x0, x20
  410e68:	bl	401750 <ferror@plt+0x1b0>
  410e6c:	mov	w0, wzr
  410e70:	ldp	x20, x19, [sp, #96]
  410e74:	ldp	x22, x21, [sp, #80]
  410e78:	ldp	x24, x23, [sp, #64]
  410e7c:	ldp	x26, x25, [sp, #48]
  410e80:	ldp	x28, x27, [sp, #32]
  410e84:	ldp	x29, x30, [sp, #16]
  410e88:	add	sp, sp, #0x70
  410e8c:	ret
  410e90:	sub	sp, sp, #0xa0
  410e94:	stp	x24, x23, [sp, #112]
  410e98:	adrp	x24, 42e000 <ferror@plt+0x2ca60>
  410e9c:	ldr	x8, [x24, #584]
  410ea0:	stp	x29, x30, [sp, #80]
  410ea4:	stp	x22, x21, [sp, #128]
  410ea8:	stp	x20, x19, [sp, #144]
  410eac:	ldr	x8, [x8, #1248]
  410eb0:	mov	w21, w1
  410eb4:	mov	x20, x0
  410eb8:	str	x25, [sp, #96]
  410ebc:	ldrb	w8, [x8]
  410ec0:	add	x29, sp, #0x50
  410ec4:	cmp	w8, #0x64
  410ec8:	b.ne	410ee8 <ferror@plt+0xf948>  // b.any
  410ecc:	ldr	x8, [x20, #152]
  410ed0:	cmp	x8, #0x1
  410ed4:	b.hi	410ee8 <ferror@plt+0xf948>  // b.pmore
  410ed8:	mov	w0, #0x10                  	// #16
  410edc:	mov	x1, xzr
  410ee0:	bl	402d44 <ferror@plt+0x17a4>
  410ee4:	cbnz	w0, 4112d4 <ferror@plt+0xfd34>
  410ee8:	add	x19, x20, #0x90
  410eec:	mov	w1, #0x1                   	// #1
  410ef0:	mov	x0, x19
  410ef4:	bl	401f8c <ferror@plt+0x9ec>
  410ef8:	ldr	w8, [x0]
  410efc:	mov	x22, x0
  410f00:	cmp	w8, #0x8
  410f04:	b.ne	410f1c <ferror@plt+0xf97c>  // b.any
  410f08:	mov	w0, #0x13                  	// #19
  410f0c:	mov	x1, xzr
  410f10:	bl	402d44 <ferror@plt+0x17a4>
  410f14:	cbnz	w0, 4112d4 <ferror@plt+0xfd34>
  410f18:	b	410f30 <ferror@plt+0xf990>
  410f1c:	add	x2, x29, #0x18
  410f20:	mov	x0, x20
  410f24:	mov	x1, x22
  410f28:	bl	411740 <ferror@plt+0x101a0>
  410f2c:	cbnz	w0, 4112d4 <ferror@plt+0xfd34>
  410f30:	ldr	x8, [x24, #584]
  410f34:	ldr	x8, [x8, #1248]
  410f38:	ldrb	w8, [x8]
  410f3c:	cmp	w8, #0x64
  410f40:	b.ne	410f4c <ferror@plt+0xf9ac>  // b.any
  410f44:	ldr	x8, [x20, #152]
  410f48:	cbz	x8, 410fc0 <ferror@plt+0xfa20>
  410f4c:	mov	x0, x19
  410f50:	mov	x1, xzr
  410f54:	bl	401f8c <ferror@plt+0x9ec>
  410f58:	ldr	w8, [x0]
  410f5c:	mov	x23, x0
  410f60:	cmp	w8, #0x8
  410f64:	b.ne	410f7c <ferror@plt+0xf9dc>  // b.any
  410f68:	mov	w0, #0x13                  	// #19
  410f6c:	mov	x1, xzr
  410f70:	bl	402d44 <ferror@plt+0x17a4>
  410f74:	cbnz	w0, 4112d4 <ferror@plt+0xfd34>
  410f78:	b	410f90 <ferror@plt+0xf9f0>
  410f7c:	add	x2, sp, #0x8
  410f80:	mov	x0, x20
  410f84:	mov	x1, x23
  410f88:	bl	411740 <ferror@plt+0x101a0>
  410f8c:	cbnz	w0, 4112d4 <ferror@plt+0xfd34>
  410f90:	ldr	w9, [x22]
  410f94:	cmp	w9, #0x1
  410f98:	b.hi	410fd4 <ferror@plt+0xfa34>  // b.pmore
  410f9c:	ldr	w8, [x23]
  410fa0:	cmp	w9, w8
  410fa4:	b.ne	410fd4 <ferror@plt+0xfa34>  // b.any
  410fa8:	add	x2, x29, #0x18
  410fac:	mov	x0, x20
  410fb0:	mov	x1, x22
  410fb4:	bl	411740 <ferror@plt+0x101a0>
  410fb8:	cbnz	w0, 4112d4 <ferror@plt+0xfd34>
  410fbc:	b	410fec <ferror@plt+0xfa4c>
  410fc0:	mov	w0, #0x10                  	// #16
  410fc4:	mov	x1, xzr
  410fc8:	bl	402d44 <ferror@plt+0x17a4>
  410fcc:	cbnz	w0, 4112d4 <ferror@plt+0xfd34>
  410fd0:	b	410f4c <ferror@plt+0xf9ac>
  410fd4:	cmp	w9, #0x3
  410fd8:	b.ne	410ff0 <ferror@plt+0xfa50>  // b.any
  410fdc:	mov	w0, #0xf                   	// #15
  410fe0:	mov	x1, xzr
  410fe4:	bl	402d44 <ferror@plt+0x17a4>
  410fe8:	cbnz	w0, 4112d4 <ferror@plt+0xfd34>
  410fec:	ldr	w9, [x22]
  410ff0:	cmp	w9, #0x6
  410ff4:	b.hi	41105c <ferror@plt+0xfabc>  // b.pmore
  410ff8:	mov	w8, #0x1                   	// #1
  410ffc:	lsl	w8, w8, w9
  411000:	mov	w10, #0x74                  	// #116
  411004:	tst	w8, w10
  411008:	b.eq	41105c <ferror@plt+0xfabc>  // b.none
  41100c:	mov	w0, #0xf                   	// #15
  411010:	mov	x1, xzr
  411014:	bl	402d44 <ferror@plt+0x17a4>
  411018:	cbnz	w0, 4112d4 <ferror@plt+0xfd34>
  41101c:	ldr	w8, [x23]
  411020:	cmp	w8, #0x3
  411024:	b.ne	411154 <ferror@plt+0xfbb4>  // b.any
  411028:	ldr	w8, [x22]
  41102c:	cmp	w8, #0x1
  411030:	b.ne	411088 <ferror@plt+0xfae8>  // b.any
  411034:	ldr	x19, [x29, #24]
  411038:	ldr	x20, [x23, #8]
  41103c:	mov	x0, x19
  411040:	bl	4058fc <ferror@plt+0x435c>
  411044:	movi	v0.2d, #0x0
  411048:	mov	w0, wzr
  41104c:	stp	q0, q0, [x19, #16]
  411050:	str	q0, [x19]
  411054:	str	x20, [x19, #16]
  411058:	b	4112d4 <ferror@plt+0xfd34>
  41105c:	ldr	x8, [x24, #584]
  411060:	ldr	x8, [x8, #1248]
  411064:	ldrb	w10, [x8]
  411068:	ldr	w8, [x23]
  41106c:	cmp	w10, #0x64
  411070:	b.ne	411110 <ferror@plt+0xfb70>  // b.any
  411074:	cmp	w8, #0x3
  411078:	b.ne	411118 <ferror@plt+0xfb78>  // b.any
  41107c:	cmp	w9, #0x2
  411080:	b.cs	41100c <ferror@plt+0xfa6c>  // b.hs, b.nlast
  411084:	b	411028 <ferror@plt+0xfa88>
  411088:	ldr	x1, [x22, #8]
  41108c:	add	x0, x20, #0x130
  411090:	bl	401f34 <ferror@plt+0x994>
  411094:	movi	v0.2d, #0x0
  411098:	stp	q0, q0, [sp, #32]
  41109c:	str	q0, [sp, #16]
  4110a0:	ldr	x8, [x23, #8]
  4110a4:	ldr	x9, [x24, #584]
  4110a8:	mov	x21, x0
  4110ac:	str	x8, [sp, #32]
  4110b0:	ldr	x8, [x9, #1248]
  4110b4:	ldrb	w8, [x8]
  4110b8:	cmp	w8, #0x64
  4110bc:	b.ne	4110dc <ferror@plt+0xfb3c>  // b.any
  4110c0:	ldr	x8, [x20, #152]
  4110c4:	cmp	x8, #0x1
  4110c8:	b.hi	4110dc <ferror@plt+0xfb3c>  // b.pmore
  4110cc:	mov	w0, #0x10                  	// #16
  4110d0:	mov	x1, xzr
  4110d4:	bl	402d44 <ferror@plt+0x17a4>
  4110d8:	cbnz	w0, 4112d4 <ferror@plt+0xfd34>
  4110dc:	mov	w1, #0x1                   	// #1
  4110e0:	mov	x0, x21
  4110e4:	bl	401750 <ferror@plt+0x1b0>
  4110e8:	mov	w1, #0x1                   	// #1
  4110ec:	mov	x0, x19
  4110f0:	bl	401750 <ferror@plt+0x1b0>
  4110f4:	mov	w1, #0x1                   	// #1
  4110f8:	mov	x0, x19
  4110fc:	bl	401750 <ferror@plt+0x1b0>
  411100:	add	x1, sp, #0x10
  411104:	mov	x0, x21
  411108:	bl	401890 <ferror@plt+0x2f0>
  41110c:	b	4112d0 <ferror@plt+0xfd30>
  411110:	ldr	x10, [sp, #8]
  411114:	b	411124 <ferror@plt+0xfb84>
  411118:	ldr	x10, [sp, #8]
  41111c:	ldr	x11, [x10]
  411120:	cbz	x11, 411144 <ferror@plt+0xfba4>
  411124:	and	w9, w8, #0xfffffffe
  411128:	cmp	w9, #0x2
  41112c:	b.eq	41100c <ferror@plt+0xfa6c>  // b.none
  411130:	ldr	x9, [x10]
  411134:	cbnz	x9, 411020 <ferror@plt+0xfa80>
  411138:	ldr	x9, [x10, #32]
  41113c:	cbnz	x9, 411020 <ferror@plt+0xfa80>
  411140:	b	41100c <ferror@plt+0xfa6c>
  411144:	cmp	w9, #0x1
  411148:	b.hi	411124 <ferror@plt+0xfb84>  // b.pmore
  41114c:	ldr	x9, [x10, #32]
  411150:	cbnz	x9, 411124 <ferror@plt+0xfb84>
  411154:	and	w8, w21, #0xff
  411158:	cmp	w8, #0x2d
  41115c:	b.eq	411168 <ferror@plt+0xfbc8>  // b.none
  411160:	cmp	w8, #0x21
  411164:	b.ne	4111b4 <ferror@plt+0xfc14>  // b.any
  411168:	ldr	x23, [x29, #24]
  41116c:	ldr	x1, [sp, #8]
  411170:	mov	x0, x23
  411174:	bl	405904 <ferror@plt+0x4364>
  411178:	ldr	w25, [x22]
  41117c:	sub	w8, w25, #0x9
  411180:	cmp	w8, #0x2
  411184:	b.hi	41126c <ferror@plt+0xfccc>  // b.pmore
  411188:	add	x1, sp, #0x10
  41118c:	mov	x0, x23
  411190:	bl	40724c <ferror@plt+0x5cac>
  411194:	cbnz	w0, 4112d4 <ferror@plt+0xfd34>
  411198:	ldr	w8, [x22]
  41119c:	ldr	x9, [x24, #584]
  4111a0:	cmp	w25, #0xb
  4111a4:	b.ne	4111f4 <ferror@plt+0xfc54>  // b.any
  4111a8:	mov	x2, xzr
  4111ac:	mov	w22, #0x2                   	// #2
  4111b0:	b	41122c <ferror@plt+0xfc8c>
  4111b4:	and	w8, w21, #0xff
  4111b8:	sub	w9, w21, #0xc
  4111bc:	adrp	x10, 41a000 <ferror@plt+0x18a60>
  4111c0:	cmp	w8, #0x22
  4111c4:	add	x10, x10, #0x28
  4111c8:	csel	w8, w21, w9, cc  // cc = lo, ul, last
  4111cc:	ldr	x23, [x29, #24]
  4111d0:	add	x8, x10, w8, uxtb #3
  4111d4:	ldr	x3, [x20, #16]
  4111d8:	ldur	x8, [x8, #-192]
  4111dc:	ldr	x1, [sp, #8]
  4111e0:	mov	x0, x23
  4111e4:	mov	x2, x23
  4111e8:	blr	x8
  4111ec:	cbnz	w0, 4112d4 <ferror@plt+0xfd34>
  4111f0:	b	411178 <ferror@plt+0xfbd8>
  4111f4:	cmp	w25, #0xa
  4111f8:	b.ne	411218 <ferror@plt+0xfc78>  // b.any
  4111fc:	ldr	x10, [x9, #1248]
  411200:	ldrb	w10, [x10]
  411204:	cmp	w10, #0x64
  411208:	b.eq	411220 <ferror@plt+0xfc80>  // b.none
  41120c:	ldrb	w10, [x9, #1138]
  411210:	tst	w10, #0x6
  411214:	b.eq	411220 <ferror@plt+0xfc80>  // b.none
  411218:	mov	w2, #0x2                   	// #2
  41121c:	b	411224 <ferror@plt+0xfc84>
  411220:	mov	x2, xzr
  411224:	cmp	w25, #0xa
  411228:	cset	w22, eq  // eq = none
  41122c:	add	x9, x9, x22, lsl #3
  411230:	ldr	x3, [x9, #1144]
  411234:	ldr	x9, [sp, #16]
  411238:	cmp	x9, x3
  41123c:	b.hi	4112f0 <ferror@plt+0xfd50>  // b.pmore
  411240:	cmp	x9, x2
  411244:	b.cc	4112f0 <ferror@plt+0xfd50>  // b.lo, b.ul, b.last
  411248:	mov	w8, #0x28                  	// #40
  41124c:	madd	x8, x22, x8, x20
  411250:	add	x0, x8, #0x18
  411254:	mov	x1, xzr
  411258:	bl	401f8c <ferror@plt+0x9ec>
  41125c:	ldr	x8, [sp, #16]
  411260:	str	x8, [x0]
  411264:	ldr	x8, [sp, #16]
  411268:	str	x8, [x20, x22, lsl #3]
  41126c:	and	w8, w21, #0xff
  411270:	cmp	w8, #0x21
  411274:	b.hi	4112b8 <ferror@plt+0xfd18>  // b.pmore
  411278:	add	x8, sp, #0x10
  41127c:	add	x0, x8, #0x8
  411280:	mov	x1, x23
  411284:	bl	405988 <ferror@plt+0x43e8>
  411288:	mov	w8, #0x5                   	// #5
  41128c:	mov	w1, #0x1                   	// #1
  411290:	mov	x0, x19
  411294:	str	w8, [sp, #16]
  411298:	bl	401750 <ferror@plt+0x1b0>
  41129c:	mov	w1, #0x1                   	// #1
  4112a0:	mov	x0, x19
  4112a4:	bl	401750 <ferror@plt+0x1b0>
  4112a8:	add	x1, sp, #0x10
  4112ac:	mov	x0, x19
  4112b0:	bl	401890 <ferror@plt+0x2f0>
  4112b4:	b	4112d0 <ferror@plt+0xfd30>
  4112b8:	mov	w1, #0x1                   	// #1
  4112bc:	mov	x0, x19
  4112c0:	bl	401750 <ferror@plt+0x1b0>
  4112c4:	mov	w1, #0x1                   	// #1
  4112c8:	mov	x0, x19
  4112cc:	bl	401750 <ferror@plt+0x1b0>
  4112d0:	mov	w0, wzr
  4112d4:	ldp	x20, x19, [sp, #144]
  4112d8:	ldp	x22, x21, [sp, #128]
  4112dc:	ldp	x24, x23, [sp, #112]
  4112e0:	ldr	x25, [sp, #96]
  4112e4:	ldp	x29, x30, [sp, #80]
  4112e8:	add	sp, sp, #0xa0
  4112ec:	ret
  4112f0:	add	w0, w8, #0x1
  4112f4:	mov	x1, xzr
  4112f8:	bl	402d44 <ferror@plt+0x17a4>
  4112fc:	b	4112d4 <ferror@plt+0xfd34>
  411300:	sub	sp, sp, #0xb0
  411304:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  411308:	ldr	x8, [x8, #584]
  41130c:	stp	x29, x30, [sp, #80]
  411310:	stp	x28, x27, [sp, #96]
  411314:	stp	x26, x25, [sp, #112]
  411318:	stp	x24, x23, [sp, #128]
  41131c:	stp	x22, x21, [sp, #144]
  411320:	stp	x20, x19, [sp, #160]
  411324:	str	xzr, [sp, #8]
  411328:	ldr	x8, [x8, #1248]
  41132c:	mov	w23, w3
  411330:	mov	w25, w2
  411334:	mov	x24, x1
  411338:	ldrb	w8, [x8]
  41133c:	mov	x20, x0
  411340:	add	x19, x0, #0x90
  411344:	add	x29, sp, #0x50
  411348:	cmp	w8, #0x64
  41134c:	b.ne	411388 <ferror@plt+0xfde8>  // b.any
  411350:	ldr	x8, [x20, #152]
  411354:	cbz	x8, 4113e0 <ferror@plt+0xfe40>
  411358:	mov	x0, x19
  41135c:	mov	x1, xzr
  411360:	bl	401f8c <ferror@plt+0x9ec>
  411364:	ldr	w8, [x0]
  411368:	mov	x26, x0
  41136c:	cmp	w8, #0x8
  411370:	b.ne	4113c8 <ferror@plt+0xfe28>  // b.any
  411374:	mov	w0, #0x13                  	// #19
  411378:	mov	x1, xzr
  41137c:	bl	402d44 <ferror@plt+0x17a4>
  411380:	cbnz	w0, 411720 <ferror@plt+0x10180>
  411384:	b	411410 <ferror@plt+0xfe70>
  411388:	cmp	w25, #0x0
  41138c:	mov	x0, x19
  411390:	mov	x1, xzr
  411394:	cset	w21, eq  // eq = none
  411398:	bl	401f8c <ferror@plt+0x9ec>
  41139c:	ldr	w8, [x0]
  4113a0:	mov	x26, x0
  4113a4:	cmp	w8, #0x2
  4113a8:	cset	w8, ne  // ne = any
  4113ac:	cmp	w21, w8
  4113b0:	b.eq	4113c4 <ferror@plt+0xfe24>  // b.none
  4113b4:	mov	w0, #0xf                   	// #15
  4113b8:	mov	x1, xzr
  4113bc:	bl	402d44 <ferror@plt+0x17a4>
  4113c0:	cbnz	w0, 411720 <ferror@plt+0x10180>
  4113c4:	tbz	w23, #0, 4113f4 <ferror@plt+0xfe54>
  4113c8:	add	x2, sp, #0x8
  4113cc:	mov	x0, x20
  4113d0:	mov	x1, x26
  4113d4:	bl	411740 <ferror@plt+0x101a0>
  4113d8:	cbnz	w0, 411720 <ferror@plt+0x10180>
  4113dc:	b	411410 <ferror@plt+0xfe70>
  4113e0:	mov	w0, #0x10                  	// #16
  4113e4:	mov	x1, xzr
  4113e8:	bl	402d44 <ferror@plt+0x17a4>
  4113ec:	cbnz	w0, 411720 <ferror@plt+0x10180>
  4113f0:	b	411358 <ferror@plt+0xfdb8>
  4113f4:	cbnz	w25, 411410 <ferror@plt+0xfe70>
  4113f8:	ldr	x1, [x26, #8]
  4113fc:	add	x0, x20, #0x130
  411400:	bl	401f34 <ferror@plt+0x994>
  411404:	mov	w1, #0x1                   	// #1
  411408:	bl	401f8c <ferror@plt+0x9ec>
  41140c:	str	x0, [sp, #8]
  411410:	add	x8, x20, #0x130
  411414:	add	x22, x20, #0x180
  411418:	cmp	w25, #0x0
  41141c:	csel	x0, x8, x22, eq  // eq = none
  411420:	mov	x1, x24
  411424:	bl	401f34 <ferror@plt+0x994>
  411428:	ldr	w8, [x26]
  41142c:	mov	x20, x0
  411430:	cmp	w8, #0x3
  411434:	b.ne	41144c <ferror@plt+0xfeac>  // b.any
  411438:	cbz	w25, 4114e8 <ferror@plt+0xff48>
  41143c:	mov	w0, #0xf                   	// #15
  411440:	mov	x1, xzr
  411444:	bl	402d44 <ferror@plt+0x17a4>
  411448:	b	411720 <ferror@plt+0x10180>
  41144c:	cbz	w25, 411518 <ferror@plt+0xff78>
  411450:	ldr	x1, [x26, #8]
  411454:	ldr	x27, [sp, #8]
  411458:	add	x8, sp, #0x10
  41145c:	add	x8, x8, #0x8
  411460:	mov	x0, x22
  411464:	str	x8, [sp]
  411468:	bl	401f34 <ferror@plt+0x994>
  41146c:	mov	x28, x0
  411470:	tbnz	w23, #0, 411484 <ferror@plt+0xfee4>
  411474:	mov	w1, #0x1                   	// #1
  411478:	mov	x0, x28
  41147c:	bl	401f8c <ferror@plt+0x9ec>
  411480:	mov	x27, x0
  411484:	ldr	x8, [x27, #24]
  411488:	cmp	x8, #0x30
  41148c:	cset	w10, eq  // eq = none
  411490:	cmp	w25, #0x2
  411494:	cset	w9, eq  // eq = none
  411498:	cmp	x8, #0x1
  41149c:	and	w21, w9, w10
  4114a0:	cset	w10, eq  // eq = none
  4114a4:	tbnz	w21, #0, 41152c <ferror@plt+0xff8c>
  4114a8:	and	w9, w9, w10
  4114ac:	cbnz	w9, 41152c <ferror@plt+0xff8c>
  4114b0:	cmp	w25, #0x2
  4114b4:	b.eq	411598 <ferror@plt+0xfff8>  // b.none
  4114b8:	cmp	x8, #0x1
  4114bc:	b.ne	411598 <ferror@plt+0xfff8>  // b.any
  4114c0:	ldr	x8, [x27]
  4114c4:	ldrb	w9, [x8]
  4114c8:	cbz	x9, 4115a0 <ferror@plt+0x10000>
  4114cc:	cmp	w9, #0x1
  4114d0:	b.ne	4115b0 <ferror@plt+0x10010>  // b.any
  4114d4:	ldr	x21, [sp]
  4114d8:	mov	x10, xzr
  4114dc:	mov	x1, xzr
  4114e0:	mov	w11, #0x1                   	// #1
  4114e4:	b	411604 <ferror@plt+0x10064>
  4114e8:	movi	v0.2d, #0x0
  4114ec:	stp	q0, q0, [sp, #32]
  4114f0:	str	q0, [sp, #16]
  4114f4:	ldr	x8, [x26, #8]
  4114f8:	mov	w1, #0x1                   	// #1
  4114fc:	mov	x0, x19
  411500:	str	x8, [sp, #32]
  411504:	bl	401750 <ferror@plt+0x1b0>
  411508:	add	x1, sp, #0x10
  41150c:	mov	x0, x20
  411510:	bl	401890 <ferror@plt+0x2f0>
  411514:	b	41171c <ferror@plt+0x1017c>
  411518:	ldr	x1, [sp, #8]
  41151c:	add	x8, sp, #0x10
  411520:	add	x0, x8, #0x8
  411524:	bl	405988 <ferror@plt+0x43e8>
  411528:	b	411700 <ferror@plt+0x10160>
  41152c:	ldr	x25, [sp]
  411530:	mov	w1, #0x1                   	// #1
  411534:	mov	x2, xzr
  411538:	mov	x0, x25
  41153c:	bl	4016bc <ferror@plt+0x11c>
  411540:	cbz	w21, 411580 <ferror@plt+0xffe0>
  411544:	mov	x0, x22
  411548:	mov	x1, x24
  41154c:	bl	401f34 <ferror@plt+0x994>
  411550:	ldr	x1, [x26, #8]
  411554:	mov	x20, x0
  411558:	mov	x0, x25
  41155c:	bl	401a10 <ferror@plt+0x470>
  411560:	ldr	x8, [x28, #8]
  411564:	tst	w23, #0x1
  411568:	mov	x9, #0xfffffffffffffffe    	// #-2
  41156c:	cinc	x9, x9, ne  // ne = any
  411570:	add	x1, x9, x8
  411574:	mov	x0, x25
  411578:	bl	401a10 <ferror@plt+0x470>
  41157c:	b	41158c <ferror@plt+0xffec>
  411580:	ldp	x2, x1, [x27]
  411584:	mov	x0, x25
  411588:	bl	4017cc <ferror@plt+0x22c>
  41158c:	mov	x0, x20
  411590:	mov	x1, x25
  411594:	b	41170c <ferror@plt+0x1016c>
  411598:	ldr	x21, [sp]
  41159c:	b	4116e8 <ferror@plt+0x10148>
  4115a0:	ldr	x21, [sp]
  4115a4:	mov	x1, xzr
  4115a8:	mov	w11, #0x1                   	// #1
  4115ac:	b	411634 <ferror@plt+0x10094>
  4115b0:	and	x10, x9, #0xfe
  4115b4:	mov	x12, xzr
  4115b8:	mov	x13, xzr
  4115bc:	orr	x11, x9, #0x1
  4115c0:	add	x14, x8, #0x2
  4115c4:	mov	w15, #0x8                   	// #8
  4115c8:	mov	x16, x10
  4115cc:	ldurb	w17, [x14, #-1]
  4115d0:	ldrb	w18, [x14], #2
  4115d4:	sub	x0, x15, #0x8
  4115d8:	subs	x16, x16, #0x2
  4115dc:	lsl	x17, x17, x0
  4115e0:	lsl	x18, x18, x15
  4115e4:	add	x15, x15, #0x10
  4115e8:	orr	x12, x17, x12
  4115ec:	orr	x13, x18, x13
  4115f0:	b.ne	4115cc <ferror@plt+0x1002c>  // b.any
  4115f4:	ldr	x21, [sp]
  4115f8:	cmp	x10, x9
  4115fc:	orr	x1, x13, x12
  411600:	b.eq	411628 <ferror@plt+0x10088>  // b.none
  411604:	sub	x12, x9, x10
  411608:	lsl	x10, x10, #3
  41160c:	add	x11, x8, x11
  411610:	ldrb	w13, [x11], #1
  411614:	subs	x12, x12, #0x1
  411618:	lsl	x13, x13, x10
  41161c:	orr	x1, x13, x1
  411620:	add	x10, x10, #0x8
  411624:	b.ne	411610 <ferror@plt+0x10070>  // b.any
  411628:	sub	w9, w9, #0x1
  41162c:	and	x9, x9, #0xff
  411630:	add	x11, x9, #0x2
  411634:	ldrb	w9, [x8, x11]
  411638:	cbz	x9, 411650 <ferror@plt+0x100b0>
  41163c:	cmp	w9, #0x1
  411640:	b.ne	411658 <ferror@plt+0x100b8>  // b.any
  411644:	mov	x10, xzr
  411648:	mov	x23, xzr
  41164c:	b	4116ac <ferror@plt+0x1010c>
  411650:	mov	x23, xzr
  411654:	b	4116d4 <ferror@plt+0x10134>
  411658:	and	x10, x9, #0xfe
  41165c:	add	x14, x11, x8
  411660:	mov	x12, xzr
  411664:	mov	x13, xzr
  411668:	add	x11, x11, x10
  41166c:	add	x14, x14, #0x2
  411670:	mov	w15, #0x8                   	// #8
  411674:	mov	x16, x10
  411678:	ldurb	w17, [x14, #-1]
  41167c:	ldrb	w18, [x14], #2
  411680:	sub	x0, x15, #0x8
  411684:	subs	x16, x16, #0x2
  411688:	lsl	x17, x17, x0
  41168c:	lsl	x18, x18, x15
  411690:	add	x15, x15, #0x10
  411694:	orr	x12, x17, x12
  411698:	orr	x13, x18, x13
  41169c:	b.ne	411678 <ferror@plt+0x100d8>  // b.any
  4116a0:	cmp	x10, x9
  4116a4:	orr	x23, x13, x12
  4116a8:	b.eq	4116d4 <ferror@plt+0x10134>  // b.none
  4116ac:	add	x8, x11, x8
  4116b0:	sub	x9, x9, x10
  4116b4:	lsl	x10, x10, #3
  4116b8:	add	x8, x8, #0x1
  4116bc:	ldrb	w11, [x8], #1
  4116c0:	subs	x9, x9, #0x1
  4116c4:	lsl	x11, x11, x10
  4116c8:	orr	x23, x11, x23
  4116cc:	add	x10, x10, #0x8
  4116d0:	b.ne	4116bc <ferror@plt+0x1011c>  // b.any
  4116d4:	mov	x0, x22
  4116d8:	bl	401f34 <ferror@plt+0x994>
  4116dc:	mov	x1, x23
  4116e0:	bl	401f34 <ferror@plt+0x994>
  4116e4:	mov	x27, x0
  4116e8:	mov	w1, #0x1                   	// #1
  4116ec:	mov	x0, x21
  4116f0:	bl	411f18 <ferror@plt+0x10978>
  4116f4:	mov	x0, x21
  4116f8:	mov	x1, x27
  4116fc:	bl	412074 <ferror@plt+0x10ad4>
  411700:	add	x8, sp, #0x10
  411704:	add	x1, x8, #0x8
  411708:	mov	x0, x20
  41170c:	bl	401890 <ferror@plt+0x2f0>
  411710:	mov	w1, #0x1                   	// #1
  411714:	mov	x0, x19
  411718:	bl	401750 <ferror@plt+0x1b0>
  41171c:	mov	w0, wzr
  411720:	ldp	x20, x19, [sp, #160]
  411724:	ldp	x22, x21, [sp, #144]
  411728:	ldp	x24, x23, [sp, #128]
  41172c:	ldp	x26, x25, [sp, #112]
  411730:	ldp	x28, x27, [sp, #96]
  411734:	ldp	x29, x30, [sp, #80]
  411738:	add	sp, sp, #0xb0
  41173c:	ret
  411740:	stp	x29, x30, [sp, #-64]!
  411744:	stp	x24, x23, [sp, #16]
  411748:	stp	x22, x21, [sp, #32]
  41174c:	stp	x20, x19, [sp, #48]
  411750:	ldr	w8, [x1]
  411754:	mov	x19, x2
  411758:	mov	x29, sp
  41175c:	cmp	w8, #0xb
  411760:	b.hi	411818 <ferror@plt+0x10278>  // b.pmore
  411764:	adrp	x9, 41a000 <ferror@plt+0x18a60>
  411768:	add	x9, x9, #0x8dc
  41176c:	adr	x10, 411784 <ferror@plt+0x101e4>
  411770:	ldrb	w11, [x9, x8]
  411774:	add	x10, x10, x11, lsl #2
  411778:	mov	x20, x1
  41177c:	mov	x23, x0
  411780:	br	x10
  411784:	add	x21, x20, #0x8
  411788:	mov	w0, wzr
  41178c:	str	x21, [x19]
  411790:	ldp	x20, x19, [sp, #48]
  411794:	ldp	x22, x21, [sp, #32]
  411798:	ldp	x24, x23, [sp, #16]
  41179c:	ldp	x29, x30, [sp], #64
  4117a0:	ret
  4117a4:	ldr	x1, [x20, #8]
  4117a8:	add	x9, x23, #0x130
  4117ac:	add	x21, x23, #0x180
  4117b0:	cmp	w8, #0x0
  4117b4:	csel	x0, x9, x21, eq  // eq = none
  4117b8:	bl	401f34 <ferror@plt+0x994>
  4117bc:	ldr	w8, [x20]
  4117c0:	cmp	w8, #0x1
  4117c4:	b.ne	411808 <ferror@plt+0x10268>  // b.any
  4117c8:	ldr	x20, [x20, #16]
  4117cc:	mov	x1, xzr
  4117d0:	bl	401f8c <ferror@plt+0x9ec>
  4117d4:	ldr	x8, [x0, #24]
  4117d8:	mov	x22, x0
  4117dc:	cmp	x8, #0x1
  4117e0:	b.ne	411a44 <ferror@plt+0x104a4>  // b.any
  4117e4:	ldr	x8, [x22]
  4117e8:	ldrb	w9, [x8]
  4117ec:	cbz	x9, 411904 <ferror@plt+0x10364>
  4117f0:	cmp	w9, #0x1
  4117f4:	b.ne	411910 <ferror@plt+0x10370>  // b.any
  4117f8:	mov	x10, xzr
  4117fc:	mov	x1, xzr
  411800:	mov	w11, #0x1                   	// #1
  411804:	b	411960 <ferror@plt+0x103c0>
  411808:	mov	x1, xzr
  41180c:	bl	401f8c <ferror@plt+0x9ec>
  411810:	mov	x21, x0
  411814:	b	411788 <ferror@plt+0x101e8>
  411818:	b	411788 <ferror@plt+0x101e8>
  41181c:	mov	x21, x20
  411820:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  411824:	ldr	x22, [x21, #8]!
  411828:	ldr	x8, [x8, #584]
  41182c:	ldr	x8, [x8, #1248]
  411830:	ldrb	w8, [x8]
  411834:	cmp	w8, #0x64
  411838:	b.ne	411854 <ferror@plt+0x102b4>  // b.any
  41183c:	mov	x1, xzr
  411840:	b	411864 <ferror@plt+0x102c4>
  411844:	add	x21, x23, #0x230
  411848:	b	411788 <ferror@plt+0x101e8>
  41184c:	add	x21, x23, #0x260
  411850:	b	411788 <ferror@plt+0x101e8>
  411854:	add	x0, x23, #0xb8
  411858:	mov	x1, xzr
  41185c:	bl	401f8c <ferror@plt+0x9ec>
  411860:	ldr	x1, [x0]
  411864:	add	x0, x23, #0xe0
  411868:	bl	401f34 <ferror@plt+0x994>
  41186c:	add	x0, x0, #0xa8
  411870:	mov	x1, x22
  411874:	bl	401f34 <ferror@plt+0x994>
  411878:	ldr	x23, [x23]
  41187c:	ldr	x8, [x0, #8]
  411880:	mov	x22, x0
  411884:	cmp	x8, x23
  411888:	b.eq	4118ec <ferror@plt+0x1034c>  // b.none
  41188c:	mov	x24, x22
  411890:	ldr	x8, [x24, #16]!
  411894:	cbnz	x8, 4118c8 <ferror@plt+0x10328>
  411898:	ldr	x0, [x22]
  41189c:	bl	401270 <strlen@plt>
  4118a0:	mov	w1, #0x8                   	// #8
  4118a4:	bl	402fb0 <ferror@plt+0x1a10>
  4118a8:	mov	x8, #0xe38f                	// #58255
  4118ac:	movk	x8, #0x8e38, lsl #16
  4118b0:	movk	x8, #0x38e3, lsl #32
  4118b4:	movk	x8, #0xe38e, lsl #48
  4118b8:	umulh	x8, x0, x8
  4118bc:	lsr	x1, x8, #3
  4118c0:	mov	x0, x24
  4118c4:	bl	4058bc <ferror@plt+0x431c>
  4118c8:	ldr	x1, [x22]
  4118cc:	mov	x0, x24
  4118d0:	mov	x2, x23
  4118d4:	ldrb	w8, [x1, #1]
  4118d8:	cmp	w8, #0x0
  4118dc:	cset	w3, eq  // eq = none
  4118e0:	bl	405c54 <ferror@plt+0x46b4>
  4118e4:	cbnz	w0, 411790 <ferror@plt+0x101f0>
  4118e8:	str	x23, [x22, #8]
  4118ec:	add	x1, x22, #0x10
  4118f0:	mov	x0, x21
  4118f4:	bl	405988 <ferror@plt+0x43e8>
  4118f8:	mov	w8, #0x5                   	// #5
  4118fc:	str	w8, [x20]
  411900:	b	411788 <ferror@plt+0x101e8>
  411904:	mov	x1, xzr
  411908:	mov	w11, #0x1                   	// #1
  41190c:	b	411990 <ferror@plt+0x103f0>
  411910:	and	x10, x9, #0xfe
  411914:	mov	x12, xzr
  411918:	mov	x13, xzr
  41191c:	orr	x11, x9, #0x1
  411920:	add	x14, x8, #0x2
  411924:	mov	w15, #0x8                   	// #8
  411928:	mov	x16, x10
  41192c:	ldurb	w17, [x14, #-1]
  411930:	ldrb	w18, [x14], #2
  411934:	sub	x0, x15, #0x8
  411938:	subs	x16, x16, #0x2
  41193c:	lsl	x17, x17, x0
  411940:	lsl	x18, x18, x15
  411944:	add	x15, x15, #0x10
  411948:	orr	x12, x17, x12
  41194c:	orr	x13, x18, x13
  411950:	b.ne	41192c <ferror@plt+0x1038c>  // b.any
  411954:	cmp	x10, x9
  411958:	orr	x1, x13, x12
  41195c:	b.eq	411984 <ferror@plt+0x103e4>  // b.none
  411960:	sub	x12, x9, x10
  411964:	lsl	x10, x10, #3
  411968:	add	x11, x8, x11
  41196c:	ldrb	w13, [x11], #1
  411970:	subs	x12, x12, #0x1
  411974:	lsl	x13, x13, x10
  411978:	orr	x1, x13, x1
  41197c:	add	x10, x10, #0x8
  411980:	b.ne	41196c <ferror@plt+0x103cc>  // b.any
  411984:	sub	w9, w9, #0x1
  411988:	and	x9, x9, #0xff
  41198c:	add	x11, x9, #0x2
  411990:	ldrb	w9, [x8, x11]
  411994:	cbz	x9, 4119ac <ferror@plt+0x1040c>
  411998:	cmp	w9, #0x1
  41199c:	b.ne	4119b4 <ferror@plt+0x10414>  // b.any
  4119a0:	mov	x10, xzr
  4119a4:	mov	x22, xzr
  4119a8:	b	411a08 <ferror@plt+0x10468>
  4119ac:	mov	x22, xzr
  4119b0:	b	411a30 <ferror@plt+0x10490>
  4119b4:	and	x10, x9, #0xfe
  4119b8:	add	x14, x11, x8
  4119bc:	mov	x12, xzr
  4119c0:	mov	x13, xzr
  4119c4:	add	x11, x11, x10
  4119c8:	add	x14, x14, #0x2
  4119cc:	mov	w15, #0x8                   	// #8
  4119d0:	mov	x16, x10
  4119d4:	ldurb	w17, [x14, #-1]
  4119d8:	ldrb	w18, [x14], #2
  4119dc:	sub	x0, x15, #0x8
  4119e0:	subs	x16, x16, #0x2
  4119e4:	lsl	x17, x17, x0
  4119e8:	lsl	x18, x18, x15
  4119ec:	add	x15, x15, #0x10
  4119f0:	orr	x12, x17, x12
  4119f4:	orr	x13, x18, x13
  4119f8:	b.ne	4119d4 <ferror@plt+0x10434>  // b.any
  4119fc:	cmp	x10, x9
  411a00:	orr	x22, x13, x12
  411a04:	b.eq	411a30 <ferror@plt+0x10490>  // b.none
  411a08:	add	x8, x11, x8
  411a0c:	sub	x9, x9, x10
  411a10:	lsl	x10, x10, #3
  411a14:	add	x8, x8, #0x1
  411a18:	ldrb	w11, [x8], #1
  411a1c:	subs	x9, x9, #0x1
  411a20:	lsl	x11, x11, x10
  411a24:	orr	x22, x11, x22
  411a28:	add	x10, x10, #0x8
  411a2c:	b.ne	411a18 <ferror@plt+0x10478>  // b.any
  411a30:	mov	x0, x21
  411a34:	bl	401f34 <ferror@plt+0x994>
  411a38:	mov	x1, x22
  411a3c:	bl	401f34 <ferror@plt+0x994>
  411a40:	mov	x22, x0
  411a44:	ldr	x8, [x22, #8]
  411a48:	cmp	x8, x20
  411a4c:	b.hi	411a68 <ferror@plt+0x104c8>  // b.pmore
  411a50:	mov	w1, #0x1                   	// #1
  411a54:	mov	x0, x20
  411a58:	bl	402fb0 <ferror@plt+0x1a10>
  411a5c:	mov	x1, x0
  411a60:	mov	x0, x22
  411a64:	bl	411fd8 <ferror@plt+0x10a38>
  411a68:	mov	x0, x22
  411a6c:	mov	x1, x20
  411a70:	bl	401f34 <ferror@plt+0x994>
  411a74:	mov	x21, x0
  411a78:	b	411788 <ferror@plt+0x101e8>
  411a7c:	stp	x29, x30, [sp, #-80]!
  411a80:	str	x25, [sp, #16]
  411a84:	stp	x24, x23, [sp, #32]
  411a88:	stp	x22, x21, [sp, #48]
  411a8c:	stp	x20, x19, [sp, #64]
  411a90:	adrp	x25, 42e000 <ferror@plt+0x2ca60>
  411a94:	ldr	x8, [x25, #584]
  411a98:	mov	x19, x4
  411a9c:	mov	x20, x3
  411aa0:	mov	x21, x2
  411aa4:	ldr	x8, [x8, #1248]
  411aa8:	mov	x22, x1
  411aac:	mov	x23, x0
  411ab0:	mov	x29, sp
  411ab4:	ldrb	w8, [x8]
  411ab8:	cmp	w8, #0x64
  411abc:	b.ne	411adc <ferror@plt+0x1053c>  // b.any
  411ac0:	ldr	x8, [x23, #152]
  411ac4:	cmp	x8, #0x1
  411ac8:	b.hi	411adc <ferror@plt+0x1053c>  // b.pmore
  411acc:	mov	w0, #0x10                  	// #16
  411ad0:	mov	x1, xzr
  411ad4:	bl	402d44 <ferror@plt+0x17a4>
  411ad8:	cbnz	w0, 411c6c <ferror@plt+0x106cc>
  411adc:	add	x24, x23, #0x90
  411ae0:	mov	w1, #0x1                   	// #1
  411ae4:	mov	x0, x24
  411ae8:	bl	401f8c <ferror@plt+0x9ec>
  411aec:	str	x0, [x22]
  411af0:	ldr	w8, [x0]
  411af4:	cmp	w8, #0x8
  411af8:	b.ne	411b10 <ferror@plt+0x10570>  // b.any
  411afc:	mov	w0, #0x13                  	// #19
  411b00:	mov	x1, xzr
  411b04:	bl	402d44 <ferror@plt+0x17a4>
  411b08:	cbnz	w0, 411c6c <ferror@plt+0x106cc>
  411b0c:	b	411b24 <ferror@plt+0x10584>
  411b10:	mov	x1, x0
  411b14:	mov	x0, x23
  411b18:	mov	x2, x21
  411b1c:	bl	411740 <ferror@plt+0x101a0>
  411b20:	cbnz	w0, 411c6c <ferror@plt+0x106cc>
  411b24:	ldr	x8, [x25, #584]
  411b28:	ldr	x8, [x8, #1248]
  411b2c:	ldrb	w8, [x8]
  411b30:	cmp	w8, #0x64
  411b34:	b.ne	411b40 <ferror@plt+0x105a0>  // b.any
  411b38:	ldr	x8, [x23, #152]
  411b3c:	cbz	x8, 411bb8 <ferror@plt+0x10618>
  411b40:	mov	x0, x24
  411b44:	mov	x1, xzr
  411b48:	bl	401f8c <ferror@plt+0x9ec>
  411b4c:	str	x0, [x20]
  411b50:	ldr	w8, [x0]
  411b54:	cmp	w8, #0x8
  411b58:	b.ne	411b70 <ferror@plt+0x105d0>  // b.any
  411b5c:	mov	w0, #0x13                  	// #19
  411b60:	mov	x1, xzr
  411b64:	bl	402d44 <ferror@plt+0x17a4>
  411b68:	cbnz	w0, 411c6c <ferror@plt+0x106cc>
  411b6c:	b	411b84 <ferror@plt+0x105e4>
  411b70:	mov	x1, x0
  411b74:	mov	x0, x23
  411b78:	mov	x2, x19
  411b7c:	bl	411740 <ferror@plt+0x101a0>
  411b80:	cbnz	w0, 411c6c <ferror@plt+0x106cc>
  411b84:	ldr	x1, [x22]
  411b88:	ldr	w8, [x1]
  411b8c:	cmp	w8, #0x1
  411b90:	b.hi	411bcc <ferror@plt+0x1062c>  // b.pmore
  411b94:	ldr	x9, [x20]
  411b98:	ldr	w9, [x9]
  411b9c:	cmp	w8, w9
  411ba0:	b.ne	411bcc <ferror@plt+0x1062c>  // b.any
  411ba4:	mov	x0, x23
  411ba8:	mov	x2, x21
  411bac:	bl	411740 <ferror@plt+0x101a0>
  411bb0:	cbnz	w0, 411c6c <ferror@plt+0x106cc>
  411bb4:	b	411be4 <ferror@plt+0x10644>
  411bb8:	mov	w0, #0x10                  	// #16
  411bbc:	mov	x1, xzr
  411bc0:	bl	402d44 <ferror@plt+0x17a4>
  411bc4:	cbnz	w0, 411c6c <ferror@plt+0x106cc>
  411bc8:	b	411b40 <ferror@plt+0x105a0>
  411bcc:	cmp	w8, #0x3
  411bd0:	b.ne	411bec <ferror@plt+0x1064c>  // b.any
  411bd4:	mov	w0, #0xf                   	// #15
  411bd8:	mov	x1, xzr
  411bdc:	bl	402d44 <ferror@plt+0x17a4>
  411be0:	cbnz	w0, 411c6c <ferror@plt+0x106cc>
  411be4:	ldr	x8, [x22]
  411be8:	ldr	w8, [x8]
  411bec:	and	w8, w8, #0xfffffffe
  411bf0:	cmp	w8, #0x2
  411bf4:	b.ne	411c0c <ferror@plt+0x1066c>  // b.any
  411bf8:	mov	w0, #0xf                   	// #15
  411bfc:	mov	x1, xzr
  411c00:	bl	402d44 <ferror@plt+0x17a4>
  411c04:	cbnz	w0, 411c6c <ferror@plt+0x106cc>
  411c08:	b	411c20 <ferror@plt+0x10680>
  411c0c:	ldr	x8, [x21]
  411c10:	ldr	x9, [x8]
  411c14:	cbnz	x9, 411c20 <ferror@plt+0x10680>
  411c18:	ldr	x8, [x8, #32]
  411c1c:	cbz	x8, 411bf8 <ferror@plt+0x10658>
  411c20:	ldr	x8, [x20]
  411c24:	ldr	w8, [x8]
  411c28:	and	w8, w8, #0xfffffffe
  411c2c:	cmp	w8, #0x2
  411c30:	b.ne	411c54 <ferror@plt+0x106b4>  // b.any
  411c34:	ldp	x20, x19, [sp, #64]
  411c38:	ldp	x22, x21, [sp, #48]
  411c3c:	ldp	x24, x23, [sp, #32]
  411c40:	ldr	x25, [sp, #16]
  411c44:	mov	w0, #0xf                   	// #15
  411c48:	mov	x1, xzr
  411c4c:	ldp	x29, x30, [sp], #80
  411c50:	b	402d44 <ferror@plt+0x17a4>
  411c54:	ldr	x8, [x19]
  411c58:	ldr	x9, [x8]
  411c5c:	cbnz	x9, 411c68 <ferror@plt+0x106c8>
  411c60:	ldr	x8, [x8, #32]
  411c64:	cbz	x8, 411c34 <ferror@plt+0x10694>
  411c68:	mov	w0, wzr
  411c6c:	ldp	x20, x19, [sp, #64]
  411c70:	ldp	x22, x21, [sp, #48]
  411c74:	ldp	x24, x23, [sp, #32]
  411c78:	ldr	x25, [sp, #16]
  411c7c:	ldp	x29, x30, [sp], #80
  411c80:	ret
  411c84:	ldr	x0, [x0]
  411c88:	ldr	x1, [x1]
  411c8c:	b	401450 <strcmp@plt>
  411c90:	ldr	x0, [x0]
  411c94:	b	401480 <free@plt>
  411c98:	stp	x29, x30, [sp, #-32]!
  411c9c:	str	x19, [sp, #16]
  411ca0:	mov	x19, x0
  411ca4:	ldr	x0, [x19], #16
  411ca8:	mov	x29, sp
  411cac:	bl	401480 <free@plt>
  411cb0:	mov	x0, x19
  411cb4:	ldr	x19, [sp, #16]
  411cb8:	ldp	x29, x30, [sp], #32
  411cbc:	b	4058fc <ferror@plt+0x435c>
  411cc0:	sub	sp, sp, #0x60
  411cc4:	stp	x20, x19, [sp, #80]
  411cc8:	mov	x20, x2
  411ccc:	cmp	w3, #0x0
  411cd0:	stp	x22, x21, [sp, #64]
  411cd4:	mov	x22, x0
  411cd8:	cset	w2, eq  // eq = none
  411cdc:	mov	x0, x1
  411ce0:	mov	x1, x20
  411ce4:	stp	x29, x30, [sp, #16]
  411ce8:	str	x25, [sp, #32]
  411cec:	stp	x24, x23, [sp, #48]
  411cf0:	add	x29, sp, #0x10
  411cf4:	mov	x19, x4
  411cf8:	mov	w21, w3
  411cfc:	bl	40e050 <ferror@plt+0xcab0>
  411d00:	ldr	x8, [x22, #88]
  411d04:	mov	x24, x0
  411d08:	add	x23, x22, #0x50
  411d0c:	cbz	x8, 411d78 <ferror@plt+0x107d8>
  411d10:	mov	x25, xzr
  411d14:	b	411d28 <ferror@plt+0x10788>
  411d18:	ldr	x8, [x22, #88]
  411d1c:	add	x25, x25, #0x1
  411d20:	cmp	x25, x8
  411d24:	b.cs	411d78 <ferror@plt+0x107d8>  // b.hs, b.nlast
  411d28:	mov	x0, x23
  411d2c:	mov	x1, x25
  411d30:	bl	401f34 <ferror@plt+0x994>
  411d34:	ldr	x8, [x0]
  411d38:	cmp	x24, x8
  411d3c:	b.ne	411d18 <ferror@plt+0x10778>  // b.any
  411d40:	ldr	w8, [x0, #8]
  411d44:	cmp	w8, w21
  411d48:	b.ne	411d18 <ferror@plt+0x10778>  // b.any
  411d4c:	adrp	x8, 417000 <ferror@plt+0x15a60>
  411d50:	adrp	x9, 41a000 <ferror@plt+0x18a60>
  411d54:	add	x8, x8, #0xa57
  411d58:	add	x9, x9, #0x8f3
  411d5c:	cmp	w21, #0x1
  411d60:	csel	x3, x9, x8, eq  // eq = none
  411d64:	mov	w0, #0x1f                  	// #31
  411d68:	mov	x1, x19
  411d6c:	mov	x2, x20
  411d70:	bl	402d44 <ferror@plt+0x17a4>
  411d74:	b	411d90 <ferror@plt+0x107f0>
  411d78:	mov	w8, w21
  411d7c:	mov	x1, sp
  411d80:	mov	x0, x23
  411d84:	stp	x24, x8, [sp]
  411d88:	bl	401890 <ferror@plt+0x2f0>
  411d8c:	mov	w0, wzr
  411d90:	ldp	x20, x19, [sp, #80]
  411d94:	ldp	x22, x21, [sp, #64]
  411d98:	ldp	x24, x23, [sp, #48]
  411d9c:	ldr	x25, [sp, #32]
  411da0:	ldp	x29, x30, [sp, #16]
  411da4:	add	sp, sp, #0x60
  411da8:	ret
  411dac:	stp	x29, x30, [sp, #-32]!
  411db0:	stp	x20, x19, [sp, #16]
  411db4:	mov	x19, x1
  411db8:	mov	w1, #0x1                   	// #1
  411dbc:	mov	x2, xzr
  411dc0:	mov	x29, sp
  411dc4:	mov	x20, x0
  411dc8:	bl	4016bc <ferror@plt+0x11c>
  411dcc:	adrp	x2, 411000 <ferror@plt+0xfa60>
  411dd0:	add	x0, x20, #0x80
  411dd4:	add	x2, x2, #0xc90
  411dd8:	mov	w1, #0x8                   	// #8
  411ddc:	bl	4016bc <ferror@plt+0x11c>
  411de0:	adrp	x2, 411000 <ferror@plt+0xfa60>
  411de4:	add	x0, x20, #0xa8
  411de8:	add	x2, x2, #0xc98
  411dec:	mov	w1, #0x40                  	// #64
  411df0:	bl	4016bc <ferror@plt+0x11c>
  411df4:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  411df8:	ldr	x8, [x8, #584]
  411dfc:	ldr	x8, [x8, #1248]
  411e00:	ldrb	w8, [x8]
  411e04:	cmp	w8, #0x64
  411e08:	b.eq	411e34 <ferror@plt+0x10894>  // b.none
  411e0c:	add	x0, x20, #0x50
  411e10:	mov	w1, #0x10                  	// #16
  411e14:	mov	x2, xzr
  411e18:	bl	4016bc <ferror@plt+0x11c>
  411e1c:	add	x0, x20, #0x28
  411e20:	mov	w1, #0x8                   	// #8
  411e24:	mov	x2, xzr
  411e28:	bl	4016bc <ferror@plt+0x11c>
  411e2c:	str	xzr, [x20, #120]
  411e30:	strb	wzr, [x20, #216]
  411e34:	str	x19, [x20, #208]
  411e38:	ldp	x20, x19, [sp, #16]
  411e3c:	ldp	x29, x30, [sp], #32
  411e40:	ret
  411e44:	stp	x29, x30, [sp, #-32]!
  411e48:	ldr	x1, [x0, #8]
  411e4c:	str	x19, [sp, #16]
  411e50:	mov	x29, sp
  411e54:	mov	x19, x0
  411e58:	bl	401750 <ferror@plt+0x1b0>
  411e5c:	ldr	x1, [x19, #136]
  411e60:	add	x0, x19, #0x80
  411e64:	bl	401750 <ferror@plt+0x1b0>
  411e68:	ldr	x1, [x19, #176]
  411e6c:	add	x0, x19, #0xa8
  411e70:	bl	401750 <ferror@plt+0x1b0>
  411e74:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  411e78:	ldr	x8, [x8, #584]
  411e7c:	ldr	x8, [x8, #1248]
  411e80:	ldrb	w8, [x8]
  411e84:	cmp	w8, #0x64
  411e88:	b.eq	411eac <ferror@plt+0x1090c>  // b.none
  411e8c:	ldr	x1, [x19, #88]
  411e90:	add	x0, x19, #0x50
  411e94:	bl	401750 <ferror@plt+0x1b0>
  411e98:	ldr	x1, [x19, #48]
  411e9c:	add	x0, x19, #0x28
  411ea0:	bl	401750 <ferror@plt+0x1b0>
  411ea4:	str	xzr, [x19, #120]
  411ea8:	strb	wzr, [x19, #216]
  411eac:	ldr	x19, [sp, #16]
  411eb0:	ldp	x29, x30, [sp], #32
  411eb4:	ret
  411eb8:	stp	x29, x30, [sp, #-32]!
  411ebc:	str	x19, [sp, #16]
  411ec0:	mov	x29, sp
  411ec4:	mov	x19, x0
  411ec8:	bl	401fa4 <ferror@plt+0xa04>
  411ecc:	add	x0, x19, #0x80
  411ed0:	bl	401fa4 <ferror@plt+0xa04>
  411ed4:	add	x0, x19, #0xa8
  411ed8:	bl	401fa4 <ferror@plt+0xa04>
  411edc:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  411ee0:	ldr	x8, [x8, #584]
  411ee4:	ldr	x8, [x8, #1248]
  411ee8:	ldrb	w8, [x8]
  411eec:	cmp	w8, #0x64
  411ef0:	b.ne	411f00 <ferror@plt+0x10960>  // b.any
  411ef4:	ldr	x19, [sp, #16]
  411ef8:	ldp	x29, x30, [sp], #32
  411efc:	ret
  411f00:	add	x0, x19, #0x50
  411f04:	bl	401fa4 <ferror@plt+0xa04>
  411f08:	add	x0, x19, #0x28
  411f0c:	ldr	x19, [sp, #16]
  411f10:	ldp	x29, x30, [sp], #32
  411f14:	b	401fa4 <ferror@plt+0xa04>
  411f18:	sub	sp, sp, #0x50
  411f1c:	str	x19, [sp, #64]
  411f20:	mov	x19, x0
  411f24:	stp	x29, x30, [sp, #48]
  411f28:	add	x29, sp, #0x30
  411f2c:	tbz	w1, #0, 411f40 <ferror@plt+0x109a0>
  411f30:	adrp	x2, 405000 <ferror@plt+0x3a60>
  411f34:	add	x2, x2, #0x8fc
  411f38:	mov	w1, #0x30                  	// #48
  411f3c:	b	411f4c <ferror@plt+0x109ac>
  411f40:	adrp	x2, 401000 <memcpy@plt-0x250>
  411f44:	add	x2, x2, #0xfa4
  411f48:	mov	w1, #0x28                  	// #40
  411f4c:	mov	x0, x19
  411f50:	bl	4016bc <ferror@plt+0x11c>
  411f54:	mov	w1, #0x1                   	// #1
  411f58:	mov	x0, x19
  411f5c:	bl	4016f8 <ferror@plt+0x158>
  411f60:	ldr	x8, [x19, #24]
  411f64:	cmp	x8, #0x30
  411f68:	b.ne	411f9c <ferror@plt+0x109fc>  // b.any
  411f6c:	ldr	x8, [x19, #32]
  411f70:	adrp	x9, 405000 <ferror@plt+0x3a60>
  411f74:	add	x9, x9, #0x8fc
  411f78:	cmp	x8, x9
  411f7c:	b.ne	411f9c <ferror@plt+0x109fc>  // b.any
  411f80:	b	411fcc <ferror@plt+0x10a2c>
  411f84:	mov	x0, sp
  411f88:	mov	w1, #0x1                   	// #1
  411f8c:	bl	411f18 <ferror@plt+0x10978>
  411f90:	mov	x1, sp
  411f94:	mov	x0, x19
  411f98:	bl	401890 <ferror@plt+0x2f0>
  411f9c:	ldr	x8, [x19, #8]
  411fa0:	cbz	x8, 411f84 <ferror@plt+0x109e4>
  411fa4:	ldr	x19, [sp, #64]
  411fa8:	ldp	x29, x30, [sp, #48]
  411fac:	add	sp, sp, #0x50
  411fb0:	ret
  411fb4:	mov	x0, sp
  411fb8:	mov	w1, #0x2                   	// #2
  411fbc:	bl	4058bc <ferror@plt+0x431c>
  411fc0:	mov	x1, sp
  411fc4:	mov	x0, x19
  411fc8:	bl	401890 <ferror@plt+0x2f0>
  411fcc:	ldr	x8, [x19, #8]
  411fd0:	cbz	x8, 411fb4 <ferror@plt+0x10a14>
  411fd4:	b	411fa4 <ferror@plt+0x10a04>
  411fd8:	sub	sp, sp, #0x50
  411fdc:	stp	x29, x30, [sp, #48]
  411fe0:	stp	x20, x19, [sp, #64]
  411fe4:	add	x29, sp, #0x30
  411fe8:	mov	x19, x1
  411fec:	mov	x20, x0
  411ff0:	bl	4016f8 <ferror@plt+0x158>
  411ff4:	ldr	x8, [x20, #24]
  411ff8:	cmp	x8, #0x30
  411ffc:	b.ne	412030 <ferror@plt+0x10a90>  // b.any
  412000:	ldr	x8, [x20, #32]
  412004:	adrp	x9, 405000 <ferror@plt+0x3a60>
  412008:	add	x9, x9, #0x8fc
  41200c:	cmp	x8, x9
  412010:	b.ne	412030 <ferror@plt+0x10a90>  // b.any
  412014:	b	412064 <ferror@plt+0x10ac4>
  412018:	mov	x0, sp
  41201c:	mov	w1, #0x1                   	// #1
  412020:	bl	411f18 <ferror@plt+0x10978>
  412024:	mov	x1, sp
  412028:	mov	x0, x20
  41202c:	bl	401890 <ferror@plt+0x2f0>
  412030:	ldr	x8, [x20, #8]
  412034:	cmp	x8, x19
  412038:	b.cc	412018 <ferror@plt+0x10a78>  // b.lo, b.ul, b.last
  41203c:	ldp	x20, x19, [sp, #64]
  412040:	ldp	x29, x30, [sp, #48]
  412044:	add	sp, sp, #0x50
  412048:	ret
  41204c:	mov	x0, sp
  412050:	mov	w1, #0x2                   	// #2
  412054:	bl	4058bc <ferror@plt+0x431c>
  412058:	mov	x1, sp
  41205c:	mov	x0, x20
  412060:	bl	401890 <ferror@plt+0x2f0>
  412064:	ldr	x8, [x20, #8]
  412068:	cmp	x8, x19
  41206c:	b.cc	41204c <ferror@plt+0x10aac>  // b.lo, b.ul, b.last
  412070:	b	41203c <ferror@plt+0x10a9c>
  412074:	stp	x29, x30, [sp, #-48]!
  412078:	stp	x22, x21, [sp, #16]
  41207c:	stp	x20, x19, [sp, #32]
  412080:	ldr	x8, [x0, #8]
  412084:	mov	x20, x1
  412088:	mov	x29, sp
  41208c:	mov	x19, x0
  412090:	mov	x1, x8
  412094:	bl	401750 <ferror@plt+0x1b0>
  412098:	ldr	x1, [x20, #16]
  41209c:	mov	x0, x19
  4120a0:	bl	4016f8 <ferror@plt+0x158>
  4120a4:	ldr	x8, [x20, #8]
  4120a8:	str	x8, [x19, #8]
  4120ac:	ldr	x8, [x20, #8]
  4120b0:	cbz	x8, 4120f0 <ferror@plt+0x10b50>
  4120b4:	mov	x21, xzr
  4120b8:	mov	x0, x19
  4120bc:	mov	x1, x21
  4120c0:	bl	401f34 <ferror@plt+0x994>
  4120c4:	mov	x22, x0
  4120c8:	mov	x0, x20
  4120cc:	mov	x1, x21
  4120d0:	bl	401f34 <ferror@plt+0x994>
  4120d4:	mov	x1, x0
  4120d8:	mov	x0, x22
  4120dc:	bl	405988 <ferror@plt+0x43e8>
  4120e0:	ldr	x8, [x20, #8]
  4120e4:	add	x21, x21, #0x1
  4120e8:	cmp	x21, x8
  4120ec:	b.cc	4120b8 <ferror@plt+0x10b18>  // b.lo, b.ul, b.last
  4120f0:	ldp	x20, x19, [sp, #32]
  4120f4:	ldp	x22, x21, [sp, #16]
  4120f8:	ldp	x29, x30, [sp], #48
  4120fc:	ret
  412100:	ldr	w8, [x1]
  412104:	cmp	w8, #0xb
  412108:	str	w8, [x0]
  41210c:	b.hi	41216c <ferror@plt+0x10bcc>  // b.pmore
  412110:	mov	w9, #0x1                   	// #1
  412114:	lsl	w9, w9, w8
  412118:	mov	w10, #0xe20                 	// #3616
  41211c:	tst	w9, w10
  412120:	b.ne	412138 <ferror@plt+0x10b98>  // b.any
  412124:	tst	w9, #0x7
  412128:	b.eq	412144 <ferror@plt+0x10ba4>  // b.none
  41212c:	ldur	q0, [x1, #8]
  412130:	stur	q0, [x0, #8]
  412134:	ret
  412138:	add	x0, x0, #0x8
  41213c:	add	x1, x1, #0x8
  412140:	b	405988 <ferror@plt+0x43e8>
  412144:	mov	w9, #0x1                   	// #1
  412148:	lsl	w8, w9, w8
  41214c:	tst	w8, #0x18
  412150:	b.eq	41216c <ferror@plt+0x10bcc>  // b.none
  412154:	ldur	q0, [x1, #40]
  412158:	ldur	q1, [x1, #24]
  41215c:	ldur	q2, [x1, #8]
  412160:	stur	q0, [x0, #40]
  412164:	stur	q1, [x0, #24]
  412168:	stur	q2, [x0, #8]
  41216c:	ret
  412170:	ldr	w8, [x0]
  412174:	cmp	w8, #0xb
  412178:	b.hi	412198 <ferror@plt+0x10bf8>  // b.pmore
  41217c:	mov	w9, #0x1                   	// #1
  412180:	lsl	w8, w9, w8
  412184:	mov	w9, #0xe20                 	// #3616
  412188:	tst	w8, w9
  41218c:	b.eq	412198 <ferror@plt+0x10bf8>  // b.none
  412190:	add	x0, x0, #0x8
  412194:	b	4058fc <ferror@plt+0x435c>
  412198:	ret
  41219c:	stp	x29, x30, [sp, #-48]!
  4121a0:	stp	x20, x19, [sp, #32]
  4121a4:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  4121a8:	str	x21, [sp, #16]
  4121ac:	ldr	x21, [x8, #584]
  4121b0:	mov	w20, w0
  4121b4:	adrp	x9, 41b000 <ferror@plt+0x19a60>
  4121b8:	adrp	x0, 417000 <ferror@plt+0x15a60>
  4121bc:	mov	w8, #0x4b                  	// #75
  4121c0:	add	x9, x9, #0x71d
  4121c4:	add	x0, x0, #0xd3a
  4121c8:	mov	x29, sp
  4121cc:	mov	x19, x1
  4121d0:	strb	w8, [x21, #1140]
  4121d4:	str	x9, [x21, #1256]
  4121d8:	str	x0, [x21, #1120]
  4121dc:	bl	401270 <strlen@plt>
  4121e0:	adrp	x8, 412000 <ferror@plt+0x10a60>
  4121e4:	adrp	x9, 412000 <ferror@plt+0x10a60>
  4121e8:	adrp	x10, 412000 <ferror@plt+0x10a60>
  4121ec:	add	x8, x8, #0x2b0
  4121f0:	add	x9, x9, #0x938
  4121f4:	add	x10, x10, #0x610
  4121f8:	strb	w0, [x21, #1136]
  4121fc:	str	x8, [x21, #1784]
  412200:	str	x9, [x21, #1792]
  412204:	str	x10, [x21, #1800]
  412208:	mov	w0, w20
  41220c:	mov	x1, x19
  412210:	ldp	x20, x19, [sp, #32]
  412214:	ldr	x21, [sp, #16]
  412218:	adrp	x2, 41a000 <ferror@plt+0x18a60>
  41221c:	adrp	x3, 41a000 <ferror@plt+0x18a60>
  412220:	adrp	x4, 41a000 <ferror@plt+0x18a60>
  412224:	add	x2, x2, #0x8f6
  412228:	add	x3, x3, #0x905
  41222c:	add	x4, x4, #0x911
  412230:	ldp	x29, x30, [sp], #48
  412234:	b	403078 <ferror@plt+0x1ad8>
  412238:	stp	x29, x30, [sp, #-32]!
  41223c:	str	x19, [sp, #16]
  412240:	ldp	x8, x9, [x0]
  412244:	mov	x29, sp
  412248:	ldrb	w19, [x8, x9]
  41224c:	bl	401460 <__ctype_b_loc@plt>
  412250:	ldr	x8, [x0]
  412254:	ldrh	w8, [x8, x19, lsl #1]
  412258:	tbnz	w8, #11, 4122a0 <ferror@plt+0x10d00>
  41225c:	cmp	w19, #0x41
  412260:	b.cc	41228c <ferror@plt+0x10cec>  // b.lo, b.ul, b.last
  412264:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  412268:	ldr	x8, [x8, #584]
  41226c:	mov	w9, #0x5a                  	// #90
  412270:	ldr	x8, [x8, #1248]
  412274:	ldrb	w8, [x8]
  412278:	cmp	w8, #0x64
  41227c:	mov	w8, #0x46                  	// #70
  412280:	csel	w8, w8, w9, eq  // eq = none
  412284:	cmp	w8, w19
  412288:	b.cs	4122a0 <ferror@plt+0x10d00>  // b.hs, b.nlast
  41228c:	cmp	w19, #0x2e
  412290:	cset	w0, ne  // ne = any
  412294:	ldr	x19, [sp, #16]
  412298:	ldp	x29, x30, [sp], #32
  41229c:	ret
  4122a0:	mov	w0, wzr
  4122a4:	ldr	x19, [sp, #16]
  4122a8:	ldp	x29, x30, [sp], #32
  4122ac:	ret
  4122b0:	stp	x29, x30, [sp, #-64]!
  4122b4:	str	x23, [sp, #16]
  4122b8:	stp	x22, x21, [sp, #32]
  4122bc:	stp	x20, x19, [sp, #48]
  4122c0:	ldp	x9, x8, [x0]
  4122c4:	adrp	x10, 419000 <ferror@plt+0x17a60>
  4122c8:	ldr	x10, [x10, #3840]
  4122cc:	mov	x19, x0
  4122d0:	add	x21, x8, #0x1
  4122d4:	str	x21, [x0, #8]
  4122d8:	ldrb	w20, [x9, x8]
  4122dc:	mov	x29, sp
  4122e0:	cbz	x10, 41230c <ferror@plt+0x10d6c>
  4122e4:	ldr	w12, [x19, #36]
  4122e8:	adrp	x13, 419000 <ferror@plt+0x17a60>
  4122ec:	mov	x11, xzr
  4122f0:	add	x13, x13, #0xeec
  4122f4:	ldrb	w14, [x13, x11]
  4122f8:	cmp	w12, w14
  4122fc:	b.eq	412374 <ferror@plt+0x10dd4>  // b.none
  412300:	add	x11, x11, #0x1
  412304:	cmp	x11, x10
  412308:	b.cc	4122f4 <ferror@plt+0x10d54>  // b.lo, b.ul, b.last
  41230c:	sub	w10, w20, #0x24
  412310:	and	w10, w10, #0xff
  412314:	cmp	w10, #0x5a
  412318:	b.hi	412338 <ferror@plt+0x10d98>  // b.pmore
  41231c:	adrp	x10, 419000 <ferror@plt+0x17a60>
  412320:	add	x10, x10, #0xf08
  412324:	add	x10, x20, x10
  412328:	ldurb	w10, [x10, #-36]
  41232c:	cmp	w10, #0x1
  412330:	str	w10, [x19, #32]
  412334:	b.ne	4123d4 <ferror@plt+0x10e34>  // b.any
  412338:	cmp	w20, #0x5b
  41233c:	b.hi	41253c <ferror@plt+0x10f9c>  // b.pmore
  412340:	adrp	x10, 41a000 <ferror@plt+0x18a60>
  412344:	add	x10, x10, #0x920
  412348:	adr	x11, 412358 <ferror@plt+0x10db8>
  41234c:	ldrb	w12, [x10, x20]
  412350:	add	x11, x11, x12, lsl #2
  412354:	br	x11
  412358:	mov	x0, x19
  41235c:	mov	w1, w20
  412360:	ldp	x20, x19, [sp, #48]
  412364:	ldp	x22, x21, [sp, #32]
  412368:	ldr	x23, [sp, #16]
  41236c:	ldp	x29, x30, [sp], #64
  412370:	b	4024b8 <ferror@plt+0xf18>
  412374:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  412378:	ldr	x8, [x8, #584]
  41237c:	ldrb	w8, [x8, #1138]
  412380:	tbz	w8, #0, 412394 <ferror@plt+0x10df4>
  412384:	bl	401460 <__ctype_b_loc@plt>
  412388:	ldr	x8, [x0]
  41238c:	ldrh	w8, [x8, x20, lsl #1]
  412390:	tbnz	w8, #13, 4123f0 <ferror@plt+0x10e50>
  412394:	ldr	x1, [x19, #48]
  412398:	add	x20, x19, #0x28
  41239c:	mov	x0, x20
  4123a0:	bl	401750 <ferror@plt+0x1b0>
  4123a4:	ldp	x8, x9, [x19]
  4123a8:	mov	x0, x20
  4123ac:	add	x8, x9, x8
  4123b0:	ldurb	w1, [x8, #-1]
  4123b4:	bl	401950 <ferror@plt+0x3b0>
  4123b8:	mov	x0, x20
  4123bc:	mov	w1, wzr
  4123c0:	bl	401950 <ferror@plt+0x3b0>
  4123c4:	mov	w0, wzr
  4123c8:	mov	w8, #0x2d                  	// #45
  4123cc:	str	w8, [x19, #32]
  4123d0:	b	4125fc <ferror@plt+0x1105c>
  4123d4:	mov	w0, wzr
  4123d8:	b	4125fc <ferror@plt+0x1105c>
  4123dc:	mov	x0, x19
  4123e0:	mov	w1, w20
  4123e4:	bl	402420 <ferror@plt+0xe80>
  4123e8:	mov	w0, wzr
  4123ec:	b	4125fc <ferror@plt+0x1105c>
  4123f0:	mov	x21, x0
  4123f4:	mov	x0, x19
  4123f8:	bl	4023b8 <ferror@plt+0xe18>
  4123fc:	ldp	x9, x8, [x19]
  412400:	ldrb	w2, [x9, x8]
  412404:	cmp	x2, #0x5f
  412408:	b.eq	412434 <ferror@plt+0x10e94>  // b.none
  41240c:	ldr	x9, [x21]
  412410:	ldrh	w9, [x9, x2, lsl #1]
  412414:	tbnz	w9, #3, 412434 <ferror@plt+0x10e94>
  412418:	ldr	x1, [x19, #16]
  41241c:	ldp	x20, x19, [sp, #48]
  412420:	ldp	x22, x21, [sp, #32]
  412424:	ldr	x23, [sp, #16]
  412428:	mov	w0, #0x15                  	// #21
  41242c:	ldp	x29, x30, [sp], #64
  412430:	b	402d44 <ferror@plt+0x17a4>
  412434:	add	x8, x8, #0x1
  412438:	mov	x0, x19
  41243c:	str	x8, [x19, #8]
  412440:	bl	402940 <ferror@plt+0x13a0>
  412444:	mov	w0, wzr
  412448:	b	4125fc <ferror@plt+0x1105c>
  41244c:	ldrb	w9, [x9, x21]
  412450:	sub	w9, w9, #0x3c
  412454:	cmp	w9, #0x3
  412458:	b.cs	4125a0 <ferror@plt+0x11000>  // b.hs, b.nlast
  41245c:	adrp	x10, 41a000 <ferror@plt+0x18a60>
  412460:	sxtb	x9, w9
  412464:	add	x10, x10, #0x97c
  412468:	ldr	w9, [x10, x9, lsl #2]
  41246c:	add	x8, x8, #0x2
  412470:	mov	w0, wzr
  412474:	str	x8, [x19, #8]
  412478:	str	w9, [x19, #32]
  41247c:	b	4125fc <ferror@plt+0x1105c>
  412480:	mov	x0, x19
  412484:	bl	4022ec <ferror@plt+0xd4c>
  412488:	mov	w0, wzr
  41248c:	b	4125fc <ferror@plt+0x1105c>
  412490:	ldr	x1, [x19, #48]
  412494:	add	x20, x19, #0x28
  412498:	mov	w8, #0x2c                  	// #44
  41249c:	mov	x0, x20
  4124a0:	str	w8, [x19, #32]
  4124a4:	bl	401750 <ferror@plt+0x1b0>
  4124a8:	ldr	x8, [x19]
  4124ac:	mov	x22, xzr
  4124b0:	ldrb	w9, [x8, x21]
  4124b4:	strb	w9, [x29, #28]
  4124b8:	cbz	w9, 4125c0 <ferror@plt+0x11020>
  4124bc:	mov	w23, #0x1                   	// #1
  4124c0:	and	w9, w9, #0xff
  4124c4:	cmp	w9, #0x5c
  4124c8:	b.ne	4124e8 <ferror@plt+0x10f48>  // b.any
  4124cc:	add	x21, x21, #0x1
  4124d0:	ldrb	w8, [x8, x21]
  4124d4:	strb	w8, [x29, #28]
  4124d8:	cbz	w8, 4125bc <ferror@plt+0x1101c>
  4124dc:	cmp	w8, #0xa
  4124e0:	cinc	x22, x22, eq  // eq = none
  4124e4:	b	41250c <ferror@plt+0x10f6c>
  4124e8:	cmp	w9, #0x5b
  4124ec:	cset	w10, eq  // eq = none
  4124f0:	cmp	w9, #0x5d
  4124f4:	cset	w11, eq  // eq = none
  4124f8:	sub	x10, x10, x11
  4124fc:	cmp	w9, #0xa
  412500:	add	x23, x10, x23
  412504:	cinc	x22, x22, eq  // eq = none
  412508:	cbz	x23, 41251c <ferror@plt+0x10f7c>
  41250c:	add	x1, x29, #0x1c
  412510:	mov	x0, x20
  412514:	bl	401890 <ferror@plt+0x2f0>
  412518:	ldr	x8, [x19]
  41251c:	add	x21, x21, #0x1
  412520:	ldrb	w9, [x8, x21]
  412524:	cmp	x23, #0x0
  412528:	cset	w10, ne  // ne = any
  41252c:	strb	w9, [x29, #28]
  412530:	cbz	x23, 4125c4 <ferror@plt+0x11024>
  412534:	cbnz	w9, 4124c0 <ferror@plt+0x10f20>
  412538:	b	4125c4 <ferror@plt+0x11024>
  41253c:	mov	x0, x19
  412540:	mov	w1, w20
  412544:	b	4125a8 <ferror@plt+0x11008>
  412548:	ldrb	w20, [x9, x21]
  41254c:	bl	401460 <__ctype_b_loc@plt>
  412550:	ldr	x8, [x0]
  412554:	ldrh	w8, [x8, x20, lsl #1]
  412558:	tbnz	w8, #11, 412594 <ferror@plt+0x10ff4>
  41255c:	cmp	w20, #0x41
  412560:	b.cc	41258c <ferror@plt+0x10fec>  // b.lo, b.ul, b.last
  412564:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  412568:	ldr	x8, [x8, #584]
  41256c:	mov	w9, #0x5a                  	// #90
  412570:	ldr	x8, [x8, #1248]
  412574:	ldrb	w8, [x8]
  412578:	cmp	w8, #0x64
  41257c:	mov	w8, #0x46                  	// #70
  412580:	csel	w8, w8, w9, eq  // eq = none
  412584:	cmp	w8, w20
  412588:	b.cs	412594 <ferror@plt+0x10ff4>  // b.hs, b.nlast
  41258c:	mov	w1, #0x2e                  	// #46
  412590:	b	4125a4 <ferror@plt+0x11004>
  412594:	mov	w1, #0x2e                  	// #46
  412598:	mov	x0, x19
  41259c:	b	412360 <ferror@plt+0x10dc0>
  4125a0:	mov	w1, #0x21                  	// #33
  4125a4:	mov	x0, x19
  4125a8:	ldp	x20, x19, [sp, #48]
  4125ac:	ldp	x22, x21, [sp, #32]
  4125b0:	ldr	x23, [sp, #16]
  4125b4:	ldp	x29, x30, [sp], #64
  4125b8:	b	4022cc <ferror@plt+0xd2c>
  4125bc:	mov	w9, wzr
  4125c0:	mov	w10, #0x1                   	// #1
  4125c4:	cbnz	w9, 4125e0 <ferror@plt+0x11040>
  4125c8:	cbz	w10, 4125e0 <ferror@plt+0x11040>
  4125cc:	ldr	x1, [x19, #16]
  4125d0:	mov	w0, #0x16                  	// #22
  4125d4:	str	x21, [x19, #8]
  4125d8:	bl	402d44 <ferror@plt+0x17a4>
  4125dc:	b	4125fc <ferror@plt+0x1105c>
  4125e0:	mov	x0, x20
  4125e4:	mov	w1, wzr
  4125e8:	bl	401950 <ferror@plt+0x3b0>
  4125ec:	ldr	x8, [x19, #16]
  4125f0:	mov	w0, wzr
  4125f4:	add	x8, x8, x22
  4125f8:	stp	x21, x8, [x19, #8]
  4125fc:	ldp	x20, x19, [sp, #48]
  412600:	ldp	x22, x21, [sp, #32]
  412604:	ldr	x23, [sp, #16]
  412608:	ldp	x29, x30, [sp], #64
  41260c:	ret
  412610:	sub	sp, sp, #0x150
  412614:	stp	x22, x21, [sp, #304]
  412618:	adrp	x22, 42e000 <ferror@plt+0x2ca60>
  41261c:	ldr	x8, [x22, #584]
  412620:	stp	x29, x30, [sp, #240]
  412624:	stp	x28, x27, [sp, #256]
  412628:	stp	x26, x25, [sp, #272]
  41262c:	stp	x24, x23, [sp, #288]
  412630:	stp	x20, x19, [sp, #320]
  412634:	ldr	w10, [x8, #1128]
  412638:	ldr	w9, [x8, #1132]
  41263c:	mov	w20, w1
  412640:	mov	x19, x0
  412644:	add	x8, x8, #0x468
  412648:	cmp	w10, w9
  41264c:	mov	w28, wzr
  412650:	add	x29, sp, #0xf0
  412654:	b.ne	4128c0 <ferror@plt+0x11320>  // b.any
  412658:	adrp	x23, 419000 <ferror@plt+0x17a60>
  41265c:	adrp	x24, 41a000 <ferror@plt+0x18a60>
  412660:	adrp	x21, 419000 <ferror@plt+0x17a60>
  412664:	add	x23, x23, #0xf64
  412668:	add	x24, x24, #0x988
  41266c:	mov	w25, #0x59                  	// #89
  412670:	mov	w26, #0x2f                  	// #47
  412674:	add	x21, x21, #0xd90
  412678:	mov	w27, #0x57                  	// #87
  41267c:	mov	w9, w10
  412680:	ldr	w1, [x19, #32]
  412684:	cmp	w1, #0x22
  412688:	b.ne	4126bc <ferror@plt+0x1111c>  // b.any
  41268c:	mov	x0, x19
  412690:	bl	402a18 <ferror@plt+0x1478>
  412694:	ldr	x8, [x22, #584]
  412698:	cmp	w0, #0x0
  41269c:	cset	w11, ne  // ne = any
  4126a0:	ldr	w9, [x8, #1128]
  4126a4:	ldr	w10, [x8, #1132]
  4126a8:	add	x8, x8, #0x468
  4126ac:	cbnz	w0, 4128b8 <ferror@plt+0x11318>
  4126b0:	cmp	w9, w10
  4126b4:	b.eq	412680 <ferror@plt+0x110e0>  // b.none
  4126b8:	b	4128b8 <ferror@plt+0x11318>
  4126bc:	cbz	w1, 4128c0 <ferror@plt+0x11320>
  4126c0:	ldrb	w8, [x23, x1]
  4126c4:	cmp	w8, #0xff
  4126c8:	b.eq	412704 <ferror@plt+0x11164>  // b.none
  4126cc:	ldr	x0, [x19, #288]
  4126d0:	mov	w1, w8
  4126d4:	bl	401950 <ferror@plt+0x3b0>
  4126d8:	mov	x0, x19
  4126dc:	bl	402a18 <ferror@plt+0x1478>
  4126e0:	ldr	x10, [x22, #584]
  4126e4:	cmp	w0, #0x0
  4126e8:	cset	w11, ne  // ne = any
  4126ec:	mov	w28, #0x1                   	// #1
  4126f0:	add	x8, x10, #0x468
  4126f4:	ldr	w9, [x10, #1128]
  4126f8:	ldr	w10, [x10, #1132]
  4126fc:	cbz	w0, 4126b0 <ferror@plt+0x11110>
  412700:	b	4128b8 <ferror@plt+0x11318>
  412704:	sub	w8, w1, #0x4
  412708:	cmp	w8, #0x55
  41270c:	mov	w0, #0x18                  	// #24
  412710:	b.hi	41289c <ferror@plt+0x112fc>  // b.pmore
  412714:	adr	x9, 412724 <ferror@plt+0x11184>
  412718:	ldrb	w10, [x24, x8]
  41271c:	add	x9, x9, x10, lsl #2
  412720:	br	x9
  412724:	ldr	x0, [x19, #288]
  412728:	bl	401950 <ferror@plt+0x3b0>
  41272c:	ldr	x0, [x19, #288]
  412730:	mov	w1, #0x4f                  	// #79
  412734:	bl	401950 <ferror@plt+0x3b0>
  412738:	mov	x0, x19
  41273c:	bl	402a18 <ferror@plt+0x1478>
  412740:	cbnz	w0, 4126e0 <ferror@plt+0x11140>
  412744:	ldr	w8, [x19, #32]
  412748:	cmp	w8, #0x2d
  41274c:	b.ne	4127f0 <ferror@plt+0x11250>  // b.any
  412750:	ldr	x1, [x19, #40]
  412754:	mov	w2, #0x1                   	// #1
  412758:	mov	x0, x19
  41275c:	bl	404000 <ferror@plt+0x2a60>
  412760:	b	412800 <ferror@plt+0x11260>
  412764:	ldr	x0, [x19, #288]
  412768:	sub	w1, w1, #0x20
  41276c:	bl	401950 <ferror@plt+0x3b0>
  412770:	ldr	x0, [x19, #288]
  412774:	mov	w1, #0x56                  	// #86
  412778:	bl	401950 <ferror@plt+0x3b0>
  41277c:	ldr	x0, [x19, #288]
  412780:	mov	w1, #0x2d                  	// #45
  412784:	b	4126d4 <ferror@plt+0x11134>
  412788:	cmp	w1, #0x21
  41278c:	cset	w3, eq  // eq = none
  412790:	csel	w1, w26, w25, eq  // eq = none
  412794:	b	4127a4 <ferror@plt+0x11204>
  412798:	cmp	w1, #0x4a
  41279c:	cset	w3, eq  // eq = none
  4127a0:	mov	w1, #0x30                  	// #48
  4127a4:	mov	w2, #0x1                   	// #1
  4127a8:	mov	x0, x19
  4127ac:	bl	4129b4 <ferror@plt+0x11414>
  4127b0:	b	4126e0 <ferror@plt+0x11140>
  4127b4:	ldr	x0, [x19, #288]
  4127b8:	cmp	w1, #0x58
  4127bc:	cinc	w1, w27, eq  // eq = none
  4127c0:	bl	401950 <ferror@plt+0x3b0>
  4127c4:	mov	x0, x19
  4127c8:	bl	402a18 <ferror@plt+0x1478>
  4127cc:	cbnz	w0, 4126e0 <ferror@plt+0x11140>
  4127d0:	ldr	w8, [x19, #32]
  4127d4:	cmp	w8, #0x2d
  4127d8:	b.ne	4128a4 <ferror@plt+0x11304>  // b.any
  4127dc:	ldr	x1, [x19, #40]
  4127e0:	mov	w2, #0x1                   	// #1
  4127e4:	mov	x0, x19
  4127e8:	bl	404000 <ferror@plt+0x2a60>
  4127ec:	b	4126d8 <ferror@plt+0x11138>
  4127f0:	ldr	x1, [x19, #16]
  4127f4:	mov	w0, #0x18                  	// #24
  4127f8:	bl	402d44 <ferror@plt+0x17a4>
  4127fc:	cbnz	w0, 4126e0 <ferror@plt+0x11140>
  412800:	mov	x0, x19
  412804:	bl	402a18 <ferror@plt+0x1478>
  412808:	cbnz	w0, 4126e0 <ferror@plt+0x11140>
  41280c:	ldr	w8, [x19, #32]
  412810:	cmp	w8, #0x46
  412814:	b.eq	4127c4 <ferror@plt+0x11224>  // b.none
  412818:	ldr	x0, [x19, #288]
  41281c:	mov	x1, #0xffffffffffffffff    	// #-1
  412820:	bl	401a10 <ferror@plt+0x470>
  412824:	mov	w0, wzr
  412828:	b	4126e0 <ferror@plt+0x11140>
  41282c:	mov	x0, x19
  412830:	bl	412238 <ferror@plt+0x10c98>
  412834:	tbnz	w0, #0, 41284c <ferror@plt+0x112ac>
  412838:	mov	x0, x19
  41283c:	bl	402a18 <ferror@plt+0x1478>
  412840:	cbnz	w0, 4126e0 <ferror@plt+0x11140>
  412844:	mov	x0, x19
  412848:	bl	40416c <ferror@plt+0x2bcc>
  41284c:	ldr	x0, [x19, #288]
  412850:	mov	w1, #0x4                   	// #4
  412854:	b	4126d4 <ferror@plt+0x11134>
  412858:	ldr	x0, [x19, #280]
  41285c:	add	x1, sp, #0x8
  412860:	mov	x2, x21
  412864:	bl	40e498 <ferror@plt+0xcef8>
  412868:	ldr	x1, [x19, #40]
  41286c:	mov	w2, #0x41                  	// #65
  412870:	mov	x0, x19
  412874:	bl	404034 <ferror@plt+0x2a94>
  412878:	b	4126d8 <ferror@plt+0x11138>
  41287c:	mov	x0, x19
  412880:	bl	40416c <ferror@plt+0x2bcc>
  412884:	b	4126d8 <ferror@plt+0x11138>
  412888:	tbnz	w20, #3, 412898 <ferror@plt+0x112f8>
  41288c:	ldr	x0, [x19, #288]
  412890:	mov	w1, #0x3b                  	// #59
  412894:	b	4126d4 <ferror@plt+0x11134>
  412898:	mov	w0, #0xe                   	// #14
  41289c:	ldr	x1, [x19, #16]
  4128a0:	b	4128ac <ferror@plt+0x1130c>
  4128a4:	ldr	x1, [x19, #16]
  4128a8:	mov	w0, #0x18                  	// #24
  4128ac:	bl	402d44 <ferror@plt+0x17a4>
  4128b0:	cbnz	w0, 4126e0 <ferror@plt+0x11140>
  4128b4:	b	4126d8 <ferror@plt+0x11138>
  4128b8:	mov	w9, w10
  4128bc:	tbnz	w11, #0, 412918 <ferror@plt+0x11378>
  4128c0:	ldr	w8, [x8]
  4128c4:	cmp	w8, w9
  4128c8:	b.ne	412904 <ferror@plt+0x11364>  // b.any
  4128cc:	and	x8, x20, #0xff
  4128d0:	tst	x8, #0x8
  4128d4:	cset	w9, eq  // eq = none
  4128d8:	orr	w9, w9, w28
  4128dc:	tbz	w9, #0, 41290c <ferror@plt+0x1136c>
  4128e0:	mov	w0, wzr
  4128e4:	tbz	w8, #2, 412918 <ferror@plt+0x11378>
  4128e8:	ldr	w8, [x19, #32]
  4128ec:	cbnz	w8, 412918 <ferror@plt+0x11378>
  4128f0:	ldr	x0, [x19, #288]
  4128f4:	mov	w1, #0x4b                  	// #75
  4128f8:	bl	401950 <ferror@plt+0x3b0>
  4128fc:	mov	w0, wzr
  412900:	b	412918 <ferror@plt+0x11378>
  412904:	mov	w0, #0x8                   	// #8
  412908:	b	412918 <ferror@plt+0x11378>
  41290c:	mov	w0, #0xd                   	// #13
  412910:	mov	x1, xzr
  412914:	bl	402d44 <ferror@plt+0x17a4>
  412918:	ldp	x20, x19, [sp, #320]
  41291c:	ldp	x22, x21, [sp, #304]
  412920:	ldp	x24, x23, [sp, #288]
  412924:	ldp	x26, x25, [sp, #272]
  412928:	ldp	x28, x27, [sp, #256]
  41292c:	ldp	x29, x30, [sp, #240]
  412930:	add	sp, sp, #0x150
  412934:	ret
  412938:	stp	x29, x30, [sp, #-32]!
  41293c:	ldr	w8, [x0, #32]
  412940:	str	x19, [sp, #16]
  412944:	mov	x19, x0
  412948:	mov	x29, sp
  41294c:	cbz	w8, 412968 <ferror@plt+0x113c8>
  412950:	mov	x0, x19
  412954:	mov	w1, wzr
  412958:	bl	412610 <ferror@plt+0x11070>
  41295c:	mov	w1, w0
  412960:	cbnz	w0, 4129a4 <ferror@plt+0x11404>
  412964:	b	41297c <ferror@plt+0x113dc>
  412968:	ldr	x1, [x19, #16]
  41296c:	mov	w0, #0x14                  	// #20
  412970:	bl	402d44 <ferror@plt+0x17a4>
  412974:	mov	w1, w0
  412978:	cbnz	w0, 4129a4 <ferror@plt+0x11404>
  41297c:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  412980:	ldr	x8, [x8, #584]
  412984:	ldr	w9, [x8, #1128]
  412988:	ldr	w8, [x8, #1132]
  41298c:	cmp	w9, w8
  412990:	b.ne	4129a4 <ferror@plt+0x11404>  // b.any
  412994:	ldr	x19, [sp, #16]
  412998:	mov	w0, wzr
  41299c:	ldp	x29, x30, [sp], #32
  4129a0:	ret
  4129a4:	mov	x0, x19
  4129a8:	ldr	x19, [sp, #16]
  4129ac:	ldp	x29, x30, [sp], #32
  4129b0:	b	404280 <ferror@plt+0x2ce0>
  4129b4:	stp	x29, x30, [sp, #-48]!
  4129b8:	stp	x22, x21, [sp, #16]
  4129bc:	stp	x20, x19, [sp, #32]
  4129c0:	mov	x19, x0
  4129c4:	ldr	x0, [x0, #288]
  4129c8:	mov	x29, sp
  4129cc:	mov	w20, w3
  4129d0:	mov	w22, w2
  4129d4:	mov	w21, w1
  4129d8:	bl	401950 <ferror@plt+0x3b0>
  4129dc:	tbz	w22, #0, 412a34 <ferror@plt+0x11494>
  4129e0:	mov	x0, x19
  4129e4:	bl	402a18 <ferror@plt+0x1478>
  4129e8:	cbz	w0, 4129fc <ferror@plt+0x1145c>
  4129ec:	ldp	x20, x19, [sp, #32]
  4129f0:	ldp	x22, x21, [sp, #16]
  4129f4:	ldp	x29, x30, [sp], #48
  4129f8:	ret
  4129fc:	ldr	w8, [x19, #32]
  412a00:	cmp	w8, #0x2d
  412a04:	b.ne	412a24 <ferror@plt+0x11484>  // b.any
  412a08:	ldr	x1, [x19, #40]
  412a0c:	and	w8, w21, #0xff
  412a10:	cmp	w8, #0x30
  412a14:	cset	w2, ne  // ne = any
  412a18:	mov	x0, x19
  412a1c:	bl	404000 <ferror@plt+0x2a60>
  412a20:	b	412a34 <ferror@plt+0x11494>
  412a24:	ldr	x1, [x19, #16]
  412a28:	mov	w0, #0x18                  	// #24
  412a2c:	bl	402d44 <ferror@plt+0x17a4>
  412a30:	cbnz	w0, 4129ec <ferror@plt+0x1144c>
  412a34:	tbz	w20, #0, 412a50 <ferror@plt+0x114b0>
  412a38:	ldr	x0, [x19, #288]
  412a3c:	mov	w1, #0x56                  	// #86
  412a40:	bl	401950 <ferror@plt+0x3b0>
  412a44:	ldr	x0, [x19, #288]
  412a48:	mov	w1, #0x2d                  	// #45
  412a4c:	bl	401950 <ferror@plt+0x3b0>
  412a50:	mov	x0, x19
  412a54:	ldp	x20, x19, [sp, #32]
  412a58:	ldp	x22, x21, [sp, #16]
  412a5c:	ldp	x29, x30, [sp], #48
  412a60:	b	402a18 <ferror@plt+0x1478>
  412a64:	stp	x29, x30, [sp, #-48]!
  412a68:	stp	x20, x19, [sp, #32]
  412a6c:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  412a70:	str	x21, [sp, #16]
  412a74:	ldr	x21, [x8, #584]
  412a78:	mov	w20, w0
  412a7c:	adrp	x9, 41a000 <ferror@plt+0x18a60>
  412a80:	adrp	x0, 417000 <ferror@plt+0x15a60>
  412a84:	mov	w8, #0x46                  	// #70
  412a88:	add	x9, x9, #0xe65
  412a8c:	add	x0, x0, #0xd18
  412a90:	mov	x29, sp
  412a94:	mov	x19, x1
  412a98:	strb	w8, [x21, #1140]
  412a9c:	str	x9, [x21, #1256]
  412aa0:	str	x0, [x21, #1120]
  412aa4:	bl	401270 <strlen@plt>
  412aa8:	adrp	x8, 412000 <ferror@plt+0x10a60>
  412aac:	adrp	x9, 413000 <ferror@plt+0x11a60>
  412ab0:	adrp	x10, 414000 <ferror@plt+0x12a60>
  412ab4:	add	x8, x8, #0xb00
  412ab8:	add	x9, x9, #0x104
  412abc:	add	x10, x10, #0xdf4
  412ac0:	strb	w0, [x21, #1136]
  412ac4:	str	x8, [x21, #1784]
  412ac8:	str	x9, [x21, #1792]
  412acc:	str	x10, [x21, #1800]
  412ad0:	mov	w0, w20
  412ad4:	mov	x1, x19
  412ad8:	ldp	x20, x19, [sp, #32]
  412adc:	ldr	x21, [sp, #16]
  412ae0:	adrp	x2, 41a000 <ferror@plt+0x18a60>
  412ae4:	adrp	x3, 41a000 <ferror@plt+0x18a60>
  412ae8:	adrp	x4, 41a000 <ferror@plt+0x18a60>
  412aec:	add	x2, x2, #0x9de
  412af0:	add	x3, x3, #0x9ed
  412af4:	add	x4, x4, #0x9f9
  412af8:	ldp	x29, x30, [sp], #48
  412afc:	b	403078 <ferror@plt+0x1ad8>
  412b00:	stp	x29, x30, [sp, #-80]!
  412b04:	stp	x26, x25, [sp, #16]
  412b08:	stp	x24, x23, [sp, #32]
  412b0c:	stp	x22, x21, [sp, #48]
  412b10:	stp	x20, x19, [sp, #64]
  412b14:	ldp	x8, x21, [x0]
  412b18:	mov	x19, x0
  412b1c:	mov	x29, sp
  412b20:	add	x23, x21, #0x1
  412b24:	str	x23, [x0, #8]
  412b28:	add	x20, x8, x21
  412b2c:	ldrb	w1, [x20]
  412b30:	cmp	w1, #0x7d
  412b34:	b.hi	412ef4 <ferror@plt+0x11954>  // b.pmore
  412b38:	adrp	x9, 41a000 <ferror@plt+0x18a60>
  412b3c:	add	x9, x9, #0xa06
  412b40:	adr	x10, 412b50 <ferror@plt+0x115b0>
  412b44:	ldrb	w11, [x9, x1]
  412b48:	add	x10, x10, x11, lsl #2
  412b4c:	br	x10
  412b50:	mov	x0, x19
  412b54:	bl	4024b8 <ferror@plt+0xf18>
  412b58:	b	413088 <ferror@plt+0x11ae8>
  412b5c:	adrp	x8, 419000 <ferror@plt+0x17a60>
  412b60:	ldr	x25, [x8, #3728]
  412b64:	cbz	x25, 412c00 <ferror@plt+0x11660>
  412b68:	adrp	x8, 419000 <ferror@plt+0x17a60>
  412b6c:	add	x8, x8, #0xd9e
  412b70:	mov	x24, xzr
  412b74:	add	x21, x8, #0x1
  412b78:	b	412b8c <ferror@plt+0x115ec>
  412b7c:	add	x24, x24, #0x1
  412b80:	cmp	x25, x24
  412b84:	add	x21, x21, #0xa
  412b88:	b.eq	412c00 <ferror@plt+0x11660>  // b.none
  412b8c:	ldurb	w26, [x21, #-1]
  412b90:	mov	x0, x20
  412b94:	mov	x1, x21
  412b98:	and	x22, x26, #0x7f
  412b9c:	mov	x2, x22
  412ba0:	bl	401330 <strncmp@plt>
  412ba4:	cbnz	w0, 412b7c <ferror@plt+0x115dc>
  412ba8:	bl	401460 <__ctype_b_loc@plt>
  412bac:	ldrb	w8, [x20, x22]
  412bb0:	cmp	x8, #0x5f
  412bb4:	b.eq	412b7c <ferror@plt+0x115dc>  // b.none
  412bb8:	ldr	x9, [x0]
  412bbc:	ldrh	w8, [x9, x8, lsl #1]
  412bc0:	tbnz	w8, #3, 412b7c <ferror@plt+0x115dc>
  412bc4:	sxtb	w8, w26
  412bc8:	add	w9, w24, #0x2f
  412bcc:	str	w9, [x19, #32]
  412bd0:	tbnz	w8, #31, 412bec <ferror@plt+0x1164c>
  412bd4:	ldr	x1, [x19, #16]
  412bd8:	mov	w0, #0x25                  	// #37
  412bdc:	mov	x2, x21
  412be0:	bl	402d44 <ferror@plt+0x17a4>
  412be4:	cbnz	w0, 413088 <ferror@plt+0x11ae8>
  412be8:	ldr	x23, [x19, #8]
  412bec:	add	x8, x22, x23
  412bf0:	sub	x8, x8, #0x1
  412bf4:	mov	w0, wzr
  412bf8:	str	x8, [x19, #8]
  412bfc:	b	413088 <ferror@plt+0x11ae8>
  412c00:	mov	x0, x19
  412c04:	bl	402940 <ferror@plt+0x13a0>
  412c08:	ldr	x8, [x19, #48]
  412c0c:	sub	x8, x8, #0x1
  412c10:	cmp	x8, #0x2
  412c14:	b.cc	412c2c <ferror@plt+0x1168c>  // b.lo, b.ul, b.last
  412c18:	ldr	x1, [x19, #16]
  412c1c:	ldr	x2, [x19, #40]
  412c20:	mov	w0, #0x23                  	// #35
  412c24:	bl	402d44 <ferror@plt+0x17a4>
  412c28:	b	413088 <ferror@plt+0x11ae8>
  412c2c:	mov	w0, wzr
  412c30:	b	413088 <ferror@plt+0x11ae8>
  412c34:	mov	x0, x19
  412c38:	bl	402420 <ferror@plt+0xe80>
  412c3c:	mov	w0, wzr
  412c40:	b	413088 <ferror@plt+0x11ae8>
  412c44:	sub	w8, w1, #0x4
  412c48:	b	413080 <ferror@plt+0x11ae0>
  412c4c:	sub	w8, w1, #0x35
  412c50:	b	413080 <ferror@plt+0x11ae0>
  412c54:	sub	w8, w1, #0x52
  412c58:	b	413080 <ferror@plt+0x11ae0>
  412c5c:	ldrb	w8, [x8, x23]
  412c60:	cmp	w8, #0x3d
  412c64:	b.ne	412f68 <ferror@plt+0x119c8>  // b.any
  412c68:	mov	w0, wzr
  412c6c:	add	x8, x21, #0x2
  412c70:	mov	w9, #0x13                  	// #19
  412c74:	b	412ee8 <ferror@plt+0x11948>
  412c78:	mov	w9, #0x2c                  	// #44
  412c7c:	add	x10, x8, x21
  412c80:	mov	x20, xzr
  412c84:	mov	x22, xzr
  412c88:	str	w9, [x19, #32]
  412c8c:	add	x9, x10, #0x1
  412c90:	ldrb	w10, [x9, x20]
  412c94:	cbz	w10, 412cb4 <ferror@plt+0x11714>
  412c98:	cmp	w10, #0x22
  412c9c:	b.eq	412f88 <ferror@plt+0x119e8>  // b.none
  412ca0:	cmp	w10, #0xa
  412ca4:	cinc	x22, x22, eq  // eq = none
  412ca8:	add	x20, x20, #0x1
  412cac:	ldrb	w10, [x9, x20]
  412cb0:	cbnz	w10, 412c98 <ferror@plt+0x116f8>
  412cb4:	ldr	x1, [x19, #16]
  412cb8:	add	x8, x21, x20
  412cbc:	add	x8, x8, #0x1
  412cc0:	mov	w0, #0x16                  	// #22
  412cc4:	str	x8, [x19, #8]
  412cc8:	bl	402d44 <ferror@plt+0x17a4>
  412ccc:	b	413088 <ferror@plt+0x11ae8>
  412cd0:	ldr	x1, [x19, #16]
  412cd4:	mov	w0, #0x24                  	// #36
  412cd8:	bl	402d44 <ferror@plt+0x17a4>
  412cdc:	cbnz	w0, 413088 <ferror@plt+0x11ae8>
  412ce0:	mov	x0, x19
  412ce4:	bl	4022ec <ferror@plt+0xd4c>
  412ce8:	mov	w0, wzr
  412cec:	b	413088 <ferror@plt+0x11ae8>
  412cf0:	mov	w8, #0x6                   	// #6
  412cf4:	b	413080 <ferror@plt+0x11ae0>
  412cf8:	ldrb	w8, [x8, x23]
  412cfc:	cmp	w8, #0x3d
  412d00:	b.ne	412fb4 <ferror@plt+0x11a14>  // b.any
  412d04:	add	x8, x21, #0x2
  412d08:	str	x8, [x19, #8]
  412d0c:	mov	w8, #0x1b                  	// #27
  412d10:	b	413080 <ferror@plt+0x11ae0>
  412d14:	ldrb	w8, [x8, x23]
  412d18:	cmp	w8, #0x26
  412d1c:	b.ne	412fbc <ferror@plt+0x11a1c>  // b.any
  412d20:	ldr	x1, [x19, #16]
  412d24:	adrp	x2, 41a000 <ferror@plt+0x18a60>
  412d28:	add	x2, x2, #0xa86
  412d2c:	mov	w0, #0x28                  	// #40
  412d30:	bl	402d44 <ferror@plt+0x17a4>
  412d34:	cbnz	w0, 413088 <ferror@plt+0x11ae8>
  412d38:	ldr	x8, [x19, #8]
  412d3c:	mov	w9, #0x17                  	// #23
  412d40:	b	412ee4 <ferror@plt+0x11944>
  412d44:	ldrb	w8, [x8, x23]
  412d48:	cmp	w8, #0x3d
  412d4c:	b.ne	412fc4 <ferror@plt+0x11a24>  // b.any
  412d50:	add	x8, x21, #0x2
  412d54:	str	x8, [x19, #8]
  412d58:	mov	w8, #0x19                  	// #25
  412d5c:	b	413080 <ferror@plt+0x11ae0>
  412d60:	ldrb	w8, [x8, x23]
  412d64:	cmp	w8, #0x3d
  412d68:	b.eq	412ffc <ferror@plt+0x11a5c>  // b.none
  412d6c:	cmp	w8, #0x2b
  412d70:	b.ne	41300c <ferror@plt+0x11a6c>  // b.any
  412d74:	mov	w0, wzr
  412d78:	add	x8, x21, #0x2
  412d7c:	mov	w9, #0x2                   	// #2
  412d80:	b	412ee8 <ferror@plt+0x11948>
  412d84:	mov	w8, #0x27                  	// #39
  412d88:	b	413080 <ferror@plt+0x11ae0>
  412d8c:	ldrb	w8, [x8, x23]
  412d90:	cmp	w8, #0x3d
  412d94:	b.eq	413014 <ferror@plt+0x11a74>  // b.none
  412d98:	cmp	w8, #0x2d
  412d9c:	b.ne	413024 <ferror@plt+0x11a84>  // b.any
  412da0:	mov	w0, wzr
  412da4:	add	x8, x21, #0x2
  412da8:	mov	w9, #0x3                   	// #3
  412dac:	b	412ee8 <ferror@plt+0x11948>
  412db0:	ldrb	w20, [x8, x23]
  412db4:	bl	401460 <__ctype_b_loc@plt>
  412db8:	ldr	x8, [x0]
  412dbc:	ldrh	w8, [x8, x20, lsl #1]
  412dc0:	tbnz	w8, #11, 412f58 <ferror@plt+0x119b8>
  412dc4:	cmp	w20, #0x41
  412dc8:	b.cc	412df4 <ferror@plt+0x11854>  // b.lo, b.ul, b.last
  412dcc:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  412dd0:	ldr	x8, [x8, #584]
  412dd4:	mov	w9, #0x5a                  	// #90
  412dd8:	ldr	x8, [x8, #1248]
  412ddc:	ldrb	w8, [x8]
  412de0:	cmp	w8, #0x64
  412de4:	mov	w8, #0x46                  	// #70
  412de8:	csel	w8, w8, w9, eq  // eq = none
  412dec:	cmp	w8, w20
  412df0:	b.cs	412f58 <ferror@plt+0x119b8>  // b.hs, b.nlast
  412df4:	ldr	x1, [x19, #16]
  412df8:	mov	w8, #0x39                  	// #57
  412dfc:	mov	w0, #0x26                  	// #38
  412e00:	str	w8, [x19, #32]
  412e04:	bl	402d44 <ferror@plt+0x17a4>
  412e08:	b	413088 <ferror@plt+0x11ae8>
  412e0c:	ldrb	w8, [x8, x23]
  412e10:	cmp	w8, #0x3d
  412e14:	b.eq	41302c <ferror@plt+0x11a8c>  // b.none
  412e18:	cmp	w8, #0x2a
  412e1c:	b.ne	41303c <ferror@plt+0x11a9c>  // b.any
  412e20:	mov	x0, x19
  412e24:	bl	402328 <ferror@plt+0xd88>
  412e28:	b	413088 <ferror@plt+0x11ae8>
  412e2c:	ldrb	w8, [x8, x23]
  412e30:	cmp	w8, #0x3d
  412e34:	b.ne	412fcc <ferror@plt+0x11a2c>  // b.any
  412e38:	add	x8, x21, #0x2
  412e3c:	str	x8, [x19, #8]
  412e40:	mov	w8, #0x10                  	// #16
  412e44:	b	413080 <ferror@plt+0x11ae0>
  412e48:	ldrb	w9, [x8, x23]
  412e4c:	cmp	w9, #0x3d
  412e50:	b.eq	413044 <ferror@plt+0x11aa4>  // b.none
  412e54:	cmp	w9, #0x3e
  412e58:	b.ne	413054 <ferror@plt+0x11ab4>  // b.any
  412e5c:	add	x9, x21, #0x2
  412e60:	str	x9, [x19, #8]
  412e64:	ldrb	w8, [x8, x9]
  412e68:	cmp	w8, #0x3d
  412e6c:	b.ne	413074 <ferror@plt+0x11ad4>  // b.any
  412e70:	add	x8, x21, #0x3
  412e74:	str	x8, [x19, #8]
  412e78:	mov	w8, #0x20                  	// #32
  412e7c:	b	413080 <ferror@plt+0x11ae0>
  412e80:	ldrb	w8, [x8, x23]
  412e84:	cmp	w8, #0x3d
  412e88:	b.ne	412fd4 <ferror@plt+0x11a34>  // b.any
  412e8c:	add	x8, x21, #0x2
  412e90:	str	x8, [x19, #8]
  412e94:	mov	w8, #0x1e                  	// #30
  412e98:	b	413080 <ferror@plt+0x11ae0>
  412e9c:	ldrb	w8, [x8, x23]
  412ea0:	cmp	w8, #0xa
  412ea4:	b.ne	412fdc <ferror@plt+0x11a3c>  // b.any
  412ea8:	mov	w0, wzr
  412eac:	add	x8, x21, #0x2
  412eb0:	mov	w9, #0x23                  	// #35
  412eb4:	b	412ee8 <ferror@plt+0x11948>
  412eb8:	ldrb	w8, [x8, x23]
  412ebc:	cmp	w8, #0x7c
  412ec0:	b.ne	412fe4 <ferror@plt+0x11a44>  // b.any
  412ec4:	ldr	x1, [x19, #16]
  412ec8:	adrp	x2, 41a000 <ferror@plt+0x18a60>
  412ecc:	add	x2, x2, #0xa89
  412ed0:	mov	w0, #0x28                  	// #40
  412ed4:	bl	402d44 <ferror@plt+0x17a4>
  412ed8:	cbnz	w0, 413088 <ferror@plt+0x11ae8>
  412edc:	ldr	x8, [x19, #8]
  412ee0:	mov	w9, #0x16                  	// #22
  412ee4:	add	x8, x8, #0x1
  412ee8:	str	x8, [x19, #8]
  412eec:	str	w9, [x19, #32]
  412ef0:	b	413088 <ferror@plt+0x11ae8>
  412ef4:	mov	x0, x19
  412ef8:	b	412fec <ferror@plt+0x11a4c>
  412efc:	mov	w8, #0x2a                  	// #42
  412f00:	b	413080 <ferror@plt+0x11ae0>
  412f04:	ldrb	w9, [x8, x23]
  412f08:	cmp	w9, #0x3d
  412f0c:	b.eq	41305c <ferror@plt+0x11abc>  // b.none
  412f10:	cmp	w9, #0x3c
  412f14:	b.ne	41306c <ferror@plt+0x11acc>  // b.any
  412f18:	add	x9, x21, #0x2
  412f1c:	str	x9, [x19, #8]
  412f20:	ldrb	w8, [x8, x9]
  412f24:	cmp	w8, #0x3d
  412f28:	b.ne	41307c <ferror@plt+0x11adc>  // b.any
  412f2c:	add	x8, x21, #0x3
  412f30:	str	x8, [x19, #8]
  412f34:	mov	w8, #0x1f                  	// #31
  412f38:	b	413080 <ferror@plt+0x11ae0>
  412f3c:	ldrb	w8, [x8, x23]
  412f40:	cmp	w8, #0x3d
  412f44:	b.ne	412ff4 <ferror@plt+0x11a54>  // b.any
  412f48:	add	x8, x21, #0x2
  412f4c:	str	x8, [x19, #8]
  412f50:	mov	w8, #0x18                  	// #24
  412f54:	b	413080 <ferror@plt+0x11ae0>
  412f58:	mov	w1, #0x2e                  	// #46
  412f5c:	mov	x0, x19
  412f60:	bl	4024b8 <ferror@plt+0xf18>
  412f64:	b	413088 <ferror@plt+0x11ae8>
  412f68:	ldr	x1, [x19, #16]
  412f6c:	adrp	x2, 41a000 <ferror@plt+0x18a60>
  412f70:	mov	w8, #0x5                   	// #5
  412f74:	add	x2, x2, #0xa84
  412f78:	mov	w0, #0x28                  	// #40
  412f7c:	str	w8, [x19, #32]
  412f80:	bl	402d44 <ferror@plt+0x17a4>
  412f84:	b	413088 <ferror@plt+0x11ae8>
  412f88:	add	x0, x19, #0x28
  412f8c:	add	x2, x8, x23
  412f90:	mov	x1, x20
  412f94:	bl	401b70 <ferror@plt+0x5d0>
  412f98:	ldr	x8, [x19, #16]
  412f9c:	add	x9, x21, x20
  412fa0:	add	x9, x9, #0x2
  412fa4:	mov	w0, wzr
  412fa8:	add	x8, x8, x22
  412fac:	stp	x9, x8, [x19, #8]
  412fb0:	b	413088 <ferror@plt+0x11ae8>
  412fb4:	mov	w8, #0xa                   	// #10
  412fb8:	b	413080 <ferror@plt+0x11ae0>
  412fbc:	mov	w1, #0x26                  	// #38
  412fc0:	b	412fe8 <ferror@plt+0x11a48>
  412fc4:	mov	w8, #0x8                   	// #8
  412fc8:	b	413080 <ferror@plt+0x11ae0>
  412fcc:	mov	w8, #0x21                  	// #33
  412fd0:	b	413080 <ferror@plt+0x11ae0>
  412fd4:	mov	w8, #0xd                   	// #13
  412fd8:	b	413080 <ferror@plt+0x11ae0>
  412fdc:	mov	w1, #0x5c                  	// #92
  412fe0:	b	412fe8 <ferror@plt+0x11a48>
  412fe4:	mov	w1, #0x7c                  	// #124
  412fe8:	mov	x0, x19
  412fec:	bl	4022cc <ferror@plt+0xd2c>
  412ff0:	b	413088 <ferror@plt+0x11ae8>
  412ff4:	mov	w8, #0x7                   	// #7
  412ff8:	b	413080 <ferror@plt+0x11ae0>
  412ffc:	add	x8, x21, #0x2
  413000:	str	x8, [x19, #8]
  413004:	mov	w8, #0x1c                  	// #28
  413008:	b	413080 <ferror@plt+0x11ae0>
  41300c:	mov	w8, #0xb                   	// #11
  413010:	b	413080 <ferror@plt+0x11ae0>
  413014:	add	x8, x21, #0x2
  413018:	str	x8, [x19, #8]
  41301c:	mov	w8, #0x1d                  	// #29
  413020:	b	413080 <ferror@plt+0x11ae0>
  413024:	mov	w8, #0xc                   	// #12
  413028:	b	413080 <ferror@plt+0x11ae0>
  41302c:	add	x8, x21, #0x2
  413030:	str	x8, [x19, #8]
  413034:	mov	w8, #0x1a                  	// #26
  413038:	b	413080 <ferror@plt+0x11ae0>
  41303c:	mov	w8, #0x9                   	// #9
  413040:	b	413080 <ferror@plt+0x11ae0>
  413044:	add	x8, x21, #0x2
  413048:	str	x8, [x19, #8]
  41304c:	mov	w8, #0x12                  	// #18
  413050:	b	413080 <ferror@plt+0x11ae0>
  413054:	mov	w8, #0x15                  	// #21
  413058:	b	413080 <ferror@plt+0x11ae0>
  41305c:	add	x8, x21, #0x2
  413060:	str	x8, [x19, #8]
  413064:	mov	w8, #0x11                  	// #17
  413068:	b	413080 <ferror@plt+0x11ae0>
  41306c:	mov	w8, #0x14                  	// #20
  413070:	b	413080 <ferror@plt+0x11ae0>
  413074:	mov	w8, #0xf                   	// #15
  413078:	b	413080 <ferror@plt+0x11ae0>
  41307c:	mov	w8, #0xe                   	// #14
  413080:	mov	w0, wzr
  413084:	str	w8, [x19, #32]
  413088:	ldp	x20, x19, [sp, #64]
  41308c:	ldp	x22, x21, [sp, #48]
  413090:	ldp	x24, x23, [sp, #32]
  413094:	ldp	x26, x25, [sp, #16]
  413098:	ldp	x29, x30, [sp], #80
  41309c:	ret
  4130a0:	stp	x29, x30, [sp, #-32]!
  4130a4:	stp	x20, x19, [sp, #16]
  4130a8:	mov	x19, x0
  4130ac:	add	x0, x0, #0x50
  4130b0:	mov	x1, xzr
  4130b4:	mov	x29, sp
  4130b8:	bl	401f8c <ferror@plt+0x9ec>
  4130bc:	ldrh	w8, [x0]
  4130c0:	mov	x1, xzr
  4130c4:	and	w8, w8, #0xfffffeff
  4130c8:	strh	w8, [x0]
  4130cc:	ldr	x20, [x19, #288]
  4130d0:	add	x19, x19, #0x78
  4130d4:	mov	x0, x19
  4130d8:	bl	401f8c <ferror@plt+0x9ec>
  4130dc:	ldr	x1, [x0, #8]
  4130e0:	add	x0, x20, #0x28
  4130e4:	bl	401f34 <ferror@plt+0x994>
  4130e8:	ldr	x8, [x20, #8]
  4130ec:	mov	w1, #0x1                   	// #1
  4130f0:	str	x8, [x0]
  4130f4:	mov	x0, x19
  4130f8:	ldp	x20, x19, [sp, #16]
  4130fc:	ldp	x29, x30, [sp], #32
  413100:	b	401750 <ferror@plt+0x1b0>
  413104:	stp	x29, x30, [sp, #-64]!
  413108:	stp	x22, x21, [sp, #32]
  41310c:	stp	x20, x19, [sp, #48]
  413110:	ldr	w8, [x0, #32]
  413114:	mov	x19, x0
  413118:	str	x23, [sp, #16]
  41311c:	mov	x29, sp
  413120:	cmp	w8, #0x32
  413124:	b.eq	41313c <ferror@plt+0x11b9c>  // b.none
  413128:	cbnz	w8, 41317c <ferror@plt+0x11bdc>
  41312c:	ldr	x1, [x19, #16]
  413130:	mov	w0, #0x14                  	// #20
  413134:	bl	402d44 <ferror@plt+0x17a4>
  413138:	b	413184 <ferror@plt+0x11be4>
  41313c:	ldr	x8, [x19, #88]
  413140:	cmp	x8, #0x1
  413144:	b.ne	413160 <ferror@plt+0x11bc0>  // b.any
  413148:	add	x20, x19, #0x50
  41314c:	mov	x0, x20
  413150:	mov	x1, xzr
  413154:	bl	401f8c <ferror@plt+0x9ec>
  413158:	ldrh	w8, [x0]
  41315c:	cbz	w8, 4131d0 <ferror@plt+0x11c30>
  413160:	ldr	x1, [x19, #16]
  413164:	ldp	x20, x19, [sp, #48]
  413168:	ldp	x22, x21, [sp, #32]
  41316c:	ldr	x23, [sp, #16]
  413170:	mov	w0, #0x18                  	// #24
  413174:	ldp	x29, x30, [sp], #64
  413178:	b	402d44 <ferror@plt+0x17a4>
  41317c:	mov	x0, x19
  413180:	bl	413448 <ferror@plt+0x11ea8>
  413184:	mov	w1, w0
  413188:	cmp	w1, #0x7
  41318c:	b.eq	413194 <ferror@plt+0x11bf4>  // b.none
  413190:	cbnz	w1, 4131ac <ferror@plt+0x11c0c>
  413194:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  413198:	ldr	x8, [x8, #584]
  41319c:	ldr	w9, [x8, #1128]
  4131a0:	ldr	w8, [x8, #1132]
  4131a4:	cmp	w9, w8
  4131a8:	b.eq	4131b8 <ferror@plt+0x11c18>  // b.none
  4131ac:	mov	x0, x19
  4131b0:	bl	404280 <ferror@plt+0x2ce0>
  4131b4:	mov	w1, w0
  4131b8:	ldp	x20, x19, [sp, #48]
  4131bc:	ldp	x22, x21, [sp, #32]
  4131c0:	ldr	x23, [sp, #16]
  4131c4:	mov	w0, w1
  4131c8:	ldp	x29, x30, [sp], #64
  4131cc:	ret
  4131d0:	mov	x0, x19
  4131d4:	bl	402a18 <ferror@plt+0x1478>
  4131d8:	mov	w1, w0
  4131dc:	cbnz	w0, 413188 <ferror@plt+0x11be8>
  4131e0:	ldr	w8, [x19, #32]
  4131e4:	cmp	w8, #0x2d
  4131e8:	b.ne	4133c0 <ferror@plt+0x11e20>  // b.any
  4131ec:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  4131f0:	ldr	x8, [x8, #584]
  4131f4:	ldrb	w8, [x8, #1138]
  4131f8:	tst	w8, #0x6
  4131fc:	b.eq	413208 <ferror@plt+0x11c68>  // b.none
  413200:	mov	w21, wzr
  413204:	b	413220 <ferror@plt+0x11c80>
  413208:	ldr	x0, [x19, #40]
  41320c:	adrp	x1, 41a000 <ferror@plt+0x18a60>
  413210:	add	x1, x1, #0xbc3
  413214:	bl	401450 <strcmp@plt>
  413218:	cmp	w0, #0x0
  41321c:	cset	w21, eq  // eq = none
  413220:	mov	x0, x19
  413224:	bl	402a18 <ferror@plt+0x1478>
  413228:	mov	w1, w0
  41322c:	cbnz	w0, 413188 <ferror@plt+0x11be8>
  413230:	cbz	w21, 41326c <ferror@plt+0x11ccc>
  413234:	ldr	w8, [x19, #32]
  413238:	cmp	w8, #0x2d
  41323c:	b.ne	413278 <ferror@plt+0x11cd8>  // b.any
  413240:	ldr	x1, [x19, #16]
  413244:	mov	w0, #0x2e                  	// #46
  413248:	bl	402d44 <ferror@plt+0x17a4>
  41324c:	mov	w1, w0
  413250:	cbnz	w0, 413188 <ferror@plt+0x11be8>
  413254:	mov	x0, x19
  413258:	bl	402a18 <ferror@plt+0x1478>
  41325c:	mov	w1, w0
  413260:	cbnz	w0, 413188 <ferror@plt+0x11be8>
  413264:	mov	w22, #0x1                   	// #1
  413268:	b	413270 <ferror@plt+0x11cd0>
  41326c:	mov	w22, wzr
  413270:	ldr	w8, [x19, #32]
  413274:	b	41327c <ferror@plt+0x11cdc>
  413278:	mov	w22, wzr
  41327c:	cmp	w8, #0x24
  413280:	b.ne	4133c0 <ferror@plt+0x11e20>  // b.any
  413284:	ldr	x0, [x19, #40]
  413288:	ldr	x21, [x19, #280]
  41328c:	bl	403020 <ferror@plt+0x1a80>
  413290:	mov	x1, x0
  413294:	mov	x0, x21
  413298:	bl	40e3f4 <ferror@plt+0xce54>
  41329c:	mov	x1, x0
  4132a0:	mov	x0, x19
  4132a4:	bl	403fd0 <ferror@plt+0x2a30>
  4132a8:	ldr	x8, [x19, #288]
  4132ac:	mov	x0, x19
  4132b0:	strb	w22, [x8, #216]
  4132b4:	bl	402a18 <ferror@plt+0x1478>
  4132b8:	mov	w1, w0
  4132bc:	cbnz	w0, 413188 <ferror@plt+0x11be8>
  4132c0:	mov	w23, wzr
  4132c4:	add	x21, x19, #0xf0
  4132c8:	b	4132e8 <ferror@plt+0x11d48>
  4132cc:	ldp	x1, x0, [x19, #280]
  4132d0:	ldr	x2, [x19, #240]
  4132d4:	ldr	x4, [x19, #16]
  4132d8:	mov	w3, w22
  4132dc:	bl	411cc0 <ferror@plt+0x10720>
  4132e0:	mov	w1, w0
  4132e4:	cbnz	w0, 413188 <ferror@plt+0x11be8>
  4132e8:	ldr	w8, [x19, #32]
  4132ec:	cmp	w8, #0x8
  4132f0:	b.eq	413304 <ferror@plt+0x11d64>  // b.none
  4132f4:	cmp	w8, #0x25
  4132f8:	b.eq	4133bc <ferror@plt+0x11e1c>  // b.none
  4132fc:	mov	w22, wzr
  413300:	b	413328 <ferror@plt+0x11d88>
  413304:	mov	x0, x19
  413308:	bl	402a18 <ferror@plt+0x1478>
  41330c:	cbnz	w0, 413184 <ferror@plt+0x11be4>
  413310:	ldr	x1, [x19, #16]
  413314:	mov	w0, #0x2d                  	// #45
  413318:	bl	402d44 <ferror@plt+0x17a4>
  41331c:	cbnz	w0, 413184 <ferror@plt+0x11be4>
  413320:	ldr	w8, [x19, #32]
  413324:	mov	w22, #0x2                   	// #2
  413328:	cmp	w8, #0x2d
  41332c:	b.ne	4133c0 <ferror@plt+0x11e20>  // b.any
  413330:	ldr	x8, [x19, #288]
  413334:	mov	x0, x21
  413338:	ldr	x9, [x8, #120]
  41333c:	add	x9, x9, #0x1
  413340:	str	x9, [x8, #120]
  413344:	ldp	x2, x1, [x19, #40]
  413348:	bl	401b70 <ferror@plt+0x5d0>
  41334c:	mov	x0, x19
  413350:	bl	402a18 <ferror@plt+0x1478>
  413354:	cbnz	w0, 413184 <ferror@plt+0x11be4>
  413358:	ldr	w8, [x19, #32]
  41335c:	cmp	w8, #0x26
  413360:	b.ne	413398 <ferror@plt+0x11df8>  // b.any
  413364:	cmp	w22, #0x0
  413368:	mov	x0, x19
  41336c:	csinc	w22, w22, wzr, ne  // ne = any
  413370:	bl	402a18 <ferror@plt+0x1478>
  413374:	cbnz	w0, 413184 <ferror@plt+0x11be4>
  413378:	ldr	w8, [x19, #32]
  41337c:	cmp	w8, #0x28
  413380:	b.ne	4133c0 <ferror@plt+0x11e20>  // b.any
  413384:	mov	x0, x19
  413388:	bl	402a18 <ferror@plt+0x1478>
  41338c:	cbnz	w0, 413184 <ferror@plt+0x11be4>
  413390:	ldr	w8, [x19, #32]
  413394:	b	4133a0 <ferror@plt+0x11e00>
  413398:	cmp	w22, #0x2
  41339c:	b.eq	413424 <ferror@plt+0x11e84>  // b.none
  4133a0:	cmp	w8, #0x27
  4133a4:	cset	w23, eq  // eq = none
  4133a8:	b.ne	4132cc <ferror@plt+0x11d2c>  // b.any
  4133ac:	mov	x0, x19
  4133b0:	bl	402a18 <ferror@plt+0x1478>
  4133b4:	cbz	w0, 4132cc <ferror@plt+0x11d2c>
  4133b8:	b	413184 <ferror@plt+0x11be4>
  4133bc:	tbz	w23, #0, 4133d0 <ferror@plt+0x11e30>
  4133c0:	ldr	x1, [x19, #16]
  4133c4:	mov	w0, #0x1c                  	// #28
  4133c8:	bl	402d44 <ferror@plt+0x17a4>
  4133cc:	b	413184 <ferror@plt+0x11be4>
  4133d0:	mov	w8, #0x6                   	// #6
  4133d4:	mov	x0, x20
  4133d8:	mov	x1, xzr
  4133dc:	strh	w8, [x29, #28]
  4133e0:	bl	401f8c <ferror@plt+0x9ec>
  4133e4:	ldrh	w8, [x0]
  4133e8:	add	x1, x29, #0x1c
  4133ec:	mov	x0, x20
  4133f0:	and	w8, w8, #0x10
  4133f4:	orr	w8, w8, #0xe
  4133f8:	strh	w8, [x29, #28]
  4133fc:	bl	401890 <ferror@plt+0x2f0>
  413400:	mov	x0, x19
  413404:	bl	402a18 <ferror@plt+0x1478>
  413408:	mov	w1, w0
  41340c:	cbnz	w0, 413188 <ferror@plt+0x11be8>
  413410:	ldr	w8, [x19, #32]
  413414:	cmp	w8, #0x29
  413418:	b.ne	413438 <ferror@plt+0x11e98>  // b.any
  41341c:	mov	w1, wzr
  413420:	b	413194 <ferror@plt+0x11bf4>
  413424:	ldr	x1, [x19, #16]
  413428:	ldr	x2, [x19, #240]
  41342c:	mov	w0, #0x22                  	// #34
  413430:	bl	402d44 <ferror@plt+0x17a4>
  413434:	b	413184 <ferror@plt+0x11be4>
  413438:	ldr	x1, [x19, #16]
  41343c:	mov	w0, #0x2f                  	// #47
  413440:	bl	402d44 <ferror@plt+0x17a4>
  413444:	b	413184 <ferror@plt+0x11be4>
  413448:	sub	sp, sp, #0x80
  41344c:	stp	x29, x30, [sp, #32]
  413450:	stp	x26, x25, [sp, #64]
  413454:	stp	x24, x23, [sp, #80]
  413458:	stp	x22, x21, [sp, #96]
  41345c:	stp	x20, x19, [sp, #112]
  413460:	ldr	w21, [x0, #32]
  413464:	mov	x19, x0
  413468:	str	x27, [sp, #48]
  41346c:	add	x29, sp, #0x20
  413470:	cmp	w21, #0x2f
  413474:	b.eq	4134a4 <ferror@plt+0x11f04>  // b.none
  413478:	cmp	w21, #0x22
  41347c:	b.ne	4134c8 <ferror@plt+0x11f28>  // b.any
  413480:	mov	x0, x19
  413484:	ldp	x20, x19, [sp, #112]
  413488:	ldp	x22, x21, [sp, #96]
  41348c:	ldp	x24, x23, [sp, #80]
  413490:	ldp	x26, x25, [sp, #64]
  413494:	ldr	x27, [sp, #48]
  413498:	ldp	x29, x30, [sp, #32]
  41349c:	add	sp, sp, #0x80
  4134a0:	b	402a18 <ferror@plt+0x1478>
  4134a4:	mov	x0, x19
  4134a8:	ldp	x20, x19, [sp, #112]
  4134ac:	ldp	x22, x21, [sp, #96]
  4134b0:	ldp	x24, x23, [sp, #80]
  4134b4:	ldp	x26, x25, [sp, #64]
  4134b8:	ldr	x27, [sp, #48]
  4134bc:	ldp	x29, x30, [sp, #32]
  4134c0:	add	sp, sp, #0x80
  4134c4:	b	414e44 <ferror@plt+0x138a4>
  4134c8:	cmp	w21, #0x46
  4134cc:	add	x20, x19, #0x50
  4134d0:	strb	wzr, [x19, #304]
  4134d4:	b.ne	413558 <ferror@plt+0x11fb8>  // b.any
  4134d8:	mov	x24, x19
  4134dc:	ldr	x25, [x24, #88]!
  4134e0:	mov	x0, x20
  4134e4:	mov	x1, xzr
  4134e8:	bl	401f8c <ferror@plt+0x9ec>
  4134ec:	ldrh	w26, [x0]
  4134f0:	mov	x0, x19
  4134f4:	bl	415314 <ferror@plt+0x13d74>
  4134f8:	cbnz	w0, 413804 <ferror@plt+0x12264>
  4134fc:	ldr	x8, [x24]
  413500:	cmp	x25, x8
  413504:	b.ne	41353c <ferror@plt+0x11f9c>  // b.any
  413508:	mov	x0, x20
  41350c:	mov	x1, xzr
  413510:	bl	401f8c <ferror@plt+0x9ec>
  413514:	ldrh	w8, [x0]
  413518:	cmp	w26, w8
  41351c:	b.ne	41353c <ferror@plt+0x11f9c>  // b.any
  413520:	mov	x0, x19
  413524:	bl	415454 <ferror@plt+0x13eb4>
  413528:	tbnz	w0, #0, 41353c <ferror@plt+0x11f9c>
  41352c:	ldr	x1, [x19, #16]
  413530:	mov	w0, #0x18                  	// #24
  413534:	bl	402d44 <ferror@plt+0x17a4>
  413538:	cbnz	w0, 413804 <ferror@plt+0x12264>
  41353c:	ldr	w8, [x19, #32]
  413540:	cmp	w8, #0x2a
  413544:	b.ne	413800 <ferror@plt+0x12260>  // b.any
  413548:	mov	x0, x19
  41354c:	bl	402a18 <ferror@plt+0x1478>
  413550:	cbz	w0, 41353c <ferror@plt+0x11f9c>
  413554:	b	413804 <ferror@plt+0x12264>
  413558:	mov	x0, x20
  41355c:	mov	x1, xzr
  413560:	bl	401f8c <ferror@plt+0x9ec>
  413564:	ldrb	w8, [x0, #1]
  413568:	tbnz	w8, #0, 4135ec <ferror@plt+0x1204c>
  41356c:	mov	x0, x20
  413570:	mov	x1, xzr
  413574:	bl	401f8c <ferror@plt+0x9ec>
  413578:	ldrh	w8, [x0]
  41357c:	cmp	w21, #0x29
  413580:	b.ne	413680 <ferror@plt+0x120e0>  // b.any
  413584:	tbz	w8, #3, 413764 <ferror@plt+0x121c4>
  413588:	mov	x0, x20
  41358c:	mov	x1, xzr
  413590:	bl	401f8c <ferror@plt+0x9ec>
  413594:	ldrh	w8, [x0]
  413598:	orr	w8, w8, #0x1
  41359c:	strh	w8, [x0]
  4135a0:	mov	x0, x19
  4135a4:	bl	402a18 <ferror@plt+0x1478>
  4135a8:	cbnz	w0, 413804 <ferror@plt+0x12264>
  4135ac:	mov	x0, x20
  4135b0:	mov	x1, xzr
  4135b4:	bl	401f8c <ferror@plt+0x9ec>
  4135b8:	ldrh	w8, [x0]
  4135bc:	and	w9, w8, #0xfffffff7
  4135c0:	strh	w9, [x0]
  4135c4:	tbnz	w8, #1, 4137cc <ferror@plt+0x1222c>
  4135c8:	mov	x0, x19
  4135cc:	ldp	x20, x19, [sp, #112]
  4135d0:	ldp	x22, x21, [sp, #96]
  4135d4:	ldp	x24, x23, [sp, #80]
  4135d8:	ldp	x26, x25, [sp, #64]
  4135dc:	ldr	x27, [sp, #48]
  4135e0:	ldp	x29, x30, [sp, #32]
  4135e4:	add	sp, sp, #0x80
  4135e8:	b	413448 <ferror@plt+0x11ea8>
  4135ec:	mov	x0, x20
  4135f0:	mov	x1, xzr
  4135f4:	bl	401f8c <ferror@plt+0x9ec>
  4135f8:	ldrh	w8, [x0]
  4135fc:	add	x21, x19, #0x78
  413600:	mov	x1, xzr
  413604:	and	w8, w8, #0xfffffeff
  413608:	strh	w8, [x0]
  41360c:	ldr	x22, [x19, #288]
  413610:	mov	x0, x21
  413614:	bl	401f8c <ferror@plt+0x9ec>
  413618:	ldr	x1, [x0, #8]
  41361c:	add	x0, x22, #0x28
  413620:	bl	401f34 <ferror@plt+0x994>
  413624:	ldr	x8, [x22, #8]
  413628:	mov	w1, #0x1                   	// #1
  41362c:	str	x8, [x0]
  413630:	mov	x0, x21
  413634:	bl	401750 <ferror@plt+0x1b0>
  413638:	ldr	x8, [x19, #88]
  41363c:	cmp	x8, #0x2
  413640:	b.cc	413800 <ferror@plt+0x12260>  // b.lo, b.ul, b.last
  413644:	mov	x0, x20
  413648:	mov	x1, xzr
  41364c:	bl	401f8c <ferror@plt+0x9ec>
  413650:	ldrb	w8, [x0]
  413654:	tbnz	w8, #0, 413800 <ferror@plt+0x12260>
  413658:	mov	x0, x19
  41365c:	ldp	x20, x19, [sp, #112]
  413660:	ldp	x22, x21, [sp, #96]
  413664:	ldp	x24, x23, [sp, #80]
  413668:	ldp	x26, x25, [sp, #64]
  41366c:	ldr	x27, [sp, #48]
  413670:	ldp	x29, x30, [sp, #32]
  413674:	mov	w1, wzr
  413678:	add	sp, sp, #0x80
  41367c:	b	414f9c <ferror@plt+0x139fc>
  413680:	tbz	w8, #3, 4136e8 <ferror@plt+0x12148>
  413684:	mov	x0, x20
  413688:	mov	x1, xzr
  41368c:	bl	401f8c <ferror@plt+0x9ec>
  413690:	ldrb	w8, [x0]
  413694:	tbnz	w8, #0, 4136e8 <ferror@plt+0x12148>
  413698:	mov	x0, x20
  41369c:	mov	x1, xzr
  4136a0:	bl	401f8c <ferror@plt+0x9ec>
  4136a4:	ldrh	w8, [x0]
  4136a8:	and	w9, w8, #0xfffffff7
  4136ac:	strh	w9, [x0]
  4136b0:	tbnz	w8, #1, 4137a4 <ferror@plt+0x12204>
  4136b4:	ldr	x21, [x19, #88]
  4136b8:	mov	x0, x19
  4136bc:	bl	413448 <ferror@plt+0x11ea8>
  4136c0:	cbnz	w0, 413804 <ferror@plt+0x12264>
  4136c4:	mov	x0, x20
  4136c8:	mov	x1, xzr
  4136cc:	bl	401f8c <ferror@plt+0x9ec>
  4136d0:	ldrb	w8, [x0]
  4136d4:	tbnz	w8, #3, 413800 <ferror@plt+0x12260>
  4136d8:	ldr	x8, [x19, #88]
  4136dc:	cmp	x21, x8
  4136e0:	b.ls	413658 <ferror@plt+0x120b8>  // b.plast
  4136e4:	b	413800 <ferror@plt+0x12260>
  4136e8:	mov	x24, x19
  4136ec:	ldr	x25, [x24, #88]!
  4136f0:	mov	x0, x20
  4136f4:	mov	x1, xzr
  4136f8:	bl	401f8c <ferror@plt+0x9ec>
  4136fc:	ldrh	w26, [x0]
  413700:	sub	w8, w21, #0x2
  413704:	cmp	w8, #0x44
  413708:	b.hi	41401c <ferror@plt+0x12a7c>  // b.pmore
  41370c:	adrp	x9, 41a000 <ferror@plt+0x18a60>
  413710:	add	x9, x9, #0xa8c
  413714:	adr	x10, 4134f0 <ferror@plt+0x11f50>
  413718:	ldrh	w11, [x9, x8, lsl #1]
  41371c:	add	x10, x10, x11, lsl #2
  413720:	mov	w0, #0x7                   	// #7
  413724:	br	x10
  413728:	adrp	x8, 419000 <ferror@plt+0x17a60>
  41372c:	add	x8, x8, #0xec9
  413730:	ldrb	w9, [x8, #4]
  413734:	ldr	w2, [x8]
  413738:	mov	w1, #0x2                   	// #2
  41373c:	mov	x0, x19
  413740:	bfi	x2, x9, #32, #8
  413744:	bl	414070 <ferror@plt+0x12ad0>
  413748:	cmp	w0, #0x6
  41374c:	b.ne	413dc4 <ferror@plt+0x12824>  // b.any
  413750:	ldr	x1, [x19, #16]
  413754:	mov	w0, #0x1a                  	// #26
  413758:	bl	402d44 <ferror@plt+0x17a4>
  41375c:	cbnz	w0, 413804 <ferror@plt+0x12264>
  413760:	b	4134fc <ferror@plt+0x11f5c>
  413764:	mov	w8, #0x1                   	// #1
  413768:	mov	x0, x20
  41376c:	mov	x1, xzr
  413770:	strh	w8, [sp, #8]
  413774:	bl	401f8c <ferror@plt+0x9ec>
  413778:	ldrh	w8, [x0]
  41377c:	mov	w9, #0x9                   	// #9
  413780:	add	x1, sp, #0x8
  413784:	mov	x0, x20
  413788:	and	w8, w8, #0x1c
  41378c:	orr	w8, w8, w9
  413790:	strh	w8, [sp, #8]
  413794:	bl	401890 <ferror@plt+0x2f0>
  413798:	mov	x0, x19
  41379c:	bl	402a18 <ferror@plt+0x1478>
  4137a0:	b	413804 <ferror@plt+0x12264>
  4137a4:	ldr	x1, [x19, #16]
  4137a8:	ldp	x20, x19, [sp, #112]
  4137ac:	ldp	x22, x21, [sp, #96]
  4137b0:	ldp	x24, x23, [sp, #80]
  4137b4:	ldp	x26, x25, [sp, #64]
  4137b8:	ldr	x27, [sp, #48]
  4137bc:	ldp	x29, x30, [sp, #32]
  4137c0:	mov	w0, #0x18                  	// #24
  4137c4:	add	sp, sp, #0x80
  4137c8:	b	402d44 <ferror@plt+0x17a4>
  4137cc:	ldr	w8, [x19, #32]
  4137d0:	cmp	w8, #0x2f
  4137d4:	cset	w9, ne  // ne = any
  4137d8:	strb	w9, [x19, #304]
  4137dc:	b.ne	4137f8 <ferror@plt+0x12258>  // b.any
  4137e0:	mov	w8, #0x1                   	// #1
  4137e4:	mov	x0, x19
  4137e8:	strb	w8, [x19, #304]
  4137ec:	bl	414e44 <ferror@plt+0x138a4>
  4137f0:	cbnz	w0, 413804 <ferror@plt+0x12264>
  4137f4:	ldr	w8, [x19, #32]
  4137f8:	cmp	w8, #0x22
  4137fc:	b.eq	413480 <ferror@plt+0x11ee0>  // b.none
  413800:	mov	w0, wzr
  413804:	ldp	x20, x19, [sp, #112]
  413808:	ldp	x22, x21, [sp, #96]
  41380c:	ldp	x24, x23, [sp, #80]
  413810:	ldp	x26, x25, [sp, #64]
  413814:	ldr	x27, [sp, #48]
  413818:	ldp	x29, x30, [sp, #32]
  41381c:	add	sp, sp, #0x80
  413820:	ret
  413824:	ldr	w21, [x19, #32]
  413828:	mov	x0, x20
  41382c:	mov	x1, xzr
  413830:	bl	401f8c <ferror@plt+0x9ec>
  413834:	ldrb	w8, [x0]
  413838:	tbz	w8, #4, 41401c <ferror@plt+0x12a7c>
  41383c:	cmp	w21, #0x30
  413840:	b.ne	413c7c <ferror@plt+0x126dc>  // b.any
  413844:	ldr	x8, [x19, #128]
  413848:	cbz	x8, 41401c <ferror@plt+0x12a7c>
  41384c:	add	x21, x19, #0x78
  413850:	sub	x22, x8, #0x1
  413854:	mov	x0, x21
  413858:	mov	x1, x22
  41385c:	bl	401f34 <ferror@plt+0x994>
  413860:	ldr	x8, [x0]
  413864:	cbnz	x8, 413898 <ferror@plt+0x122f8>
  413868:	ldr	x8, [x19, #128]
  41386c:	cmp	x22, x8
  413870:	b.cs	413898 <ferror@plt+0x122f8>  // b.hs, b.nlast
  413874:	mov	x0, x21
  413878:	mov	x1, x22
  41387c:	bl	401f34 <ferror@plt+0x994>
  413880:	ldr	x8, [x0]
  413884:	cbnz	x8, 413898 <ferror@plt+0x122f8>
  413888:	ldr	x8, [x19, #128]
  41388c:	sub	x22, x22, #0x1
  413890:	cmp	x22, x8
  413894:	b.cc	413874 <ferror@plt+0x122d4>  // b.lo, b.ul, b.last
  413898:	add	x0, x0, #0x8
  41389c:	b	413c88 <ferror@plt+0x126e8>
  4138a0:	mov	w1, #0x1                   	// #1
  4138a4:	mov	x0, x19
  4138a8:	bl	414f9c <ferror@plt+0x139fc>
  4138ac:	cbnz	w0, 413804 <ferror@plt+0x12264>
  4138b0:	b	4134fc <ferror@plt+0x11f5c>
  4138b4:	ldr	x1, [x19, #40]
  4138b8:	mov	w2, #0x41                  	// #65
  4138bc:	mov	x0, x19
  4138c0:	bl	404034 <ferror@plt+0x2a94>
  4138c4:	ldr	x0, [x19, #288]
  4138c8:	mov	w1, #0x42                  	// #66
  4138cc:	b	413c44 <ferror@plt+0x126a4>
  4138d0:	mov	x0, x19
  4138d4:	bl	402a18 <ferror@plt+0x1478>
  4138d8:	cbnz	w0, 413804 <ferror@plt+0x12264>
  4138dc:	ldr	w8, [x19, #32]
  4138e0:	cmp	w8, #0x24
  4138e4:	b.ne	41401c <ferror@plt+0x12a7c>  // b.any
  4138e8:	mov	x0, x19
  4138ec:	bl	402a18 <ferror@plt+0x1478>
  4138f0:	cbnz	w0, 413804 <ferror@plt+0x12264>
  4138f4:	ldr	w8, [x19, #32]
  4138f8:	cmp	w8, #0x2a
  4138fc:	b.ne	413dd8 <ferror@plt+0x12838>  // b.any
  413900:	mov	w0, #0x2b                  	// #43
  413904:	b	413e04 <ferror@plt+0x12864>
  413908:	mov	x0, x19
  41390c:	bl	402a18 <ferror@plt+0x1478>
  413910:	cbnz	w0, 413804 <ferror@plt+0x12264>
  413914:	ldr	w8, [x19, #32]
  413918:	cmp	w8, #0x24
  41391c:	b.ne	41401c <ferror@plt+0x12a7c>  // b.any
  413920:	mov	x0, x19
  413924:	bl	402a18 <ferror@plt+0x1478>
  413928:	cbnz	w0, 413804 <ferror@plt+0x12264>
  41392c:	adrp	x8, 419000 <ferror@plt+0x17a60>
  413930:	add	x8, x8, #0xed8
  413934:	ldrb	w9, [x8, #4]
  413938:	ldr	w2, [x8]
  41393c:	mov	w1, #0x21                  	// #33
  413940:	mov	x0, x19
  413944:	bfi	x2, x9, #32, #8
  413948:	bl	414070 <ferror@plt+0x12ad0>
  41394c:	cmp	w0, #0x6
  413950:	b.ne	413960 <ferror@plt+0x123c0>  // b.any
  413954:	ldr	x1, [x19, #16]
  413958:	mov	w0, #0x1a                  	// #26
  41395c:	bl	402d44 <ferror@plt+0x17a4>
  413960:	cbnz	w0, 413804 <ferror@plt+0x12264>
  413964:	ldr	w8, [x19, #32]
  413968:	cmp	w8, #0x25
  41396c:	b.ne	41401c <ferror@plt+0x12a7c>  // b.any
  413970:	mov	x0, x19
  413974:	bl	402a18 <ferror@plt+0x1478>
  413978:	cbnz	w0, 413804 <ferror@plt+0x12264>
  41397c:	ldr	x0, [x19, #288]
  413980:	mov	w1, #0x44                  	// #68
  413984:	bl	401950 <ferror@plt+0x3b0>
  413988:	ldr	x0, [x19, #288]
  41398c:	ldr	x21, [x0, #48]
  413990:	mov	x1, x21
  413994:	bl	401a10 <ferror@plt+0x470>
  413998:	add	x0, x19, #0x78
  41399c:	add	x1, sp, #0x8
  4139a0:	stp	xzr, x21, [sp, #8]
  4139a4:	str	xzr, [sp, #24]
  4139a8:	bl	401890 <ferror@plt+0x2f0>
  4139ac:	ldr	x8, [x19, #288]
  4139b0:	mov	x9, #0xffffffffffffffff    	// #-1
  4139b4:	add	x1, x29, #0x18
  4139b8:	str	x9, [x29, #24]
  4139bc:	add	x0, x8, #0x28
  4139c0:	bl	401890 <ferror@plt+0x2f0>
  4139c4:	mov	w8, #0x40                  	// #64
  4139c8:	mov	x0, x20
  4139cc:	mov	x1, xzr
  4139d0:	strh	w8, [sp, #8]
  4139d4:	bl	401f8c <ferror@plt+0x9ec>
  4139d8:	ldrh	w8, [x0]
  4139dc:	mov	w9, #0x48                  	// #72
  4139e0:	and	w8, w8, #0x1c
  4139e4:	orr	w8, w8, w9
  4139e8:	b	413c28 <ferror@plt+0x12688>
  4139ec:	adrp	x0, 41a000 <ferror@plt+0x18a60>
  4139f0:	add	x0, x0, #0xbc8
  4139f4:	mov	w1, #0x40                  	// #64
  4139f8:	bl	402be4 <ferror@plt+0x1644>
  4139fc:	adrp	x0, 41a000 <ferror@plt+0x18a60>
  413a00:	add	x0, x0, #0xbe0
  413a04:	mov	w1, #0x9                   	// #9
  413a08:	bl	402be4 <ferror@plt+0x1644>
  413a0c:	adrp	x0, 41a000 <ferror@plt+0x18a60>
  413a10:	mov	w1, #0xca00                	// #51712
  413a14:	add	x0, x0, #0xbf8
  413a18:	movk	w1, #0x3b9a, lsl #16
  413a1c:	bl	402be4 <ferror@plt+0x1644>
  413a20:	adrp	x0, 41a000 <ferror@plt+0x18a60>
  413a24:	add	x0, x0, #0xc10
  413a28:	mov	x1, #0xffffffffffffffff    	// #-1
  413a2c:	bl	402be4 <ferror@plt+0x1644>
  413a30:	adrp	x0, 417000 <ferror@plt+0x15a60>
  413a34:	add	x0, x0, #0xa56
  413a38:	bl	402be4 <ferror@plt+0x1644>
  413a3c:	adrp	x0, 41a000 <ferror@plt+0x18a60>
  413a40:	mov	w1, #0xca00                	// #51712
  413a44:	add	x0, x0, #0xc28
  413a48:	movk	w1, #0x3b9a, lsl #16
  413a4c:	bl	402be4 <ferror@plt+0x1644>
  413a50:	adrp	x0, 41a000 <ferror@plt+0x18a60>
  413a54:	add	x0, x0, #0xc40
  413a58:	mov	x1, #0xfffffffffffffffe    	// #-2
  413a5c:	bl	402be4 <ferror@plt+0x1644>
  413a60:	adrp	x0, 41a000 <ferror@plt+0x18a60>
  413a64:	add	x0, x0, #0xc58
  413a68:	mov	x1, #0xfffffffffffffffe    	// #-2
  413a6c:	bl	402be4 <ferror@plt+0x1644>
  413a70:	adrp	x0, 41a000 <ferror@plt+0x18a60>
  413a74:	add	x0, x0, #0xc70
  413a78:	mov	x1, #0xfffffffffffffffe    	// #-2
  413a7c:	bl	402be4 <ferror@plt+0x1644>
  413a80:	adrp	x0, 41a000 <ferror@plt+0x18a60>
  413a84:	add	x0, x0, #0xc88
  413a88:	mov	x1, #0xfffffffffffffffe    	// #-2
  413a8c:	bl	402be4 <ferror@plt+0x1644>
  413a90:	adrp	x0, 41a000 <ferror@plt+0x18a60>
  413a94:	add	x0, x0, #0xca0
  413a98:	mov	x1, #0xfffffffffffffffe    	// #-2
  413a9c:	bl	402be4 <ferror@plt+0x1644>
  413aa0:	adrp	x0, 41a000 <ferror@plt+0x18a60>
  413aa4:	add	x0, x0, #0xcb8
  413aa8:	mov	x1, #0xffffffffffffffff    	// #-1
  413aac:	bl	402be4 <ferror@plt+0x1644>
  413ab0:	adrp	x0, 41a000 <ferror@plt+0x18a60>
  413ab4:	add	x0, x0, #0xcd0
  413ab8:	mov	x1, #0xfffffffffffffffe    	// #-2
  413abc:	bl	402be4 <ferror@plt+0x1644>
  413ac0:	b	413ca4 <ferror@plt+0x12704>
  413ac4:	mov	x0, x20
  413ac8:	mov	x1, xzr
  413acc:	bl	401f8c <ferror@plt+0x9ec>
  413ad0:	ldrb	w8, [x0]
  413ad4:	tbz	w8, #2, 41401c <ferror@plt+0x12a7c>
  413ad8:	ldr	x8, [x19, #288]
  413adc:	mov	x0, x19
  413ae0:	ldrb	w8, [x8, #216]
  413ae4:	cmp	w8, #0x0
  413ae8:	mov	w8, #0x47                  	// #71
  413aec:	cinc	w21, w8, ne  // ne = any
  413af0:	bl	402a18 <ferror@plt+0x1478>
  413af4:	cbnz	w0, 413804 <ferror@plt+0x12264>
  413af8:	ldr	w22, [x19, #32]
  413afc:	mov	x0, x19
  413b00:	bl	415454 <ferror@plt+0x13eb4>
  413b04:	tbz	w0, #0, 413d50 <ferror@plt+0x127b0>
  413b08:	ldr	x0, [x19, #288]
  413b0c:	mov	w1, w21
  413b10:	bl	401950 <ferror@plt+0x3b0>
  413b14:	b	4134fc <ferror@plt+0x11f5c>
  413b18:	mov	x0, x19
  413b1c:	bl	402a18 <ferror@plt+0x1478>
  413b20:	cbnz	w0, 413804 <ferror@plt+0x12264>
  413b24:	ldr	w8, [x19, #32]
  413b28:	cmp	w8, #0x24
  413b2c:	b.ne	41401c <ferror@plt+0x12a7c>  // b.any
  413b30:	mov	x0, x19
  413b34:	bl	402a18 <ferror@plt+0x1478>
  413b38:	cbnz	w0, 413804 <ferror@plt+0x12264>
  413b3c:	ldr	x8, [x19, #288]
  413b40:	add	x1, sp, #0x8
  413b44:	ldr	x9, [x8, #48]
  413b48:	add	x0, x8, #0x28
  413b4c:	str	x9, [x29, #24]
  413b50:	ldr	x9, [x8, #8]
  413b54:	str	x9, [sp, #8]
  413b58:	bl	401890 <ferror@plt+0x2f0>
  413b5c:	add	x0, x19, #0xa0
  413b60:	add	x1, x29, #0x18
  413b64:	bl	401890 <ferror@plt+0x2f0>
  413b68:	ldr	x8, [x19, #288]
  413b6c:	add	x0, x19, #0x78
  413b70:	add	x1, sp, #0x8
  413b74:	ldr	x21, [x8, #48]
  413b78:	mov	w8, #0x1                   	// #1
  413b7c:	str	x8, [sp, #8]
  413b80:	stp	x21, xzr, [sp, #16]
  413b84:	bl	401890 <ferror@plt+0x2f0>
  413b88:	ldr	x8, [x19, #288]
  413b8c:	mov	x9, #0xffffffffffffffff    	// #-1
  413b90:	add	x1, x29, #0x18
  413b94:	str	x9, [x29, #24]
  413b98:	add	x0, x8, #0x28
  413b9c:	bl	401890 <ferror@plt+0x2f0>
  413ba0:	adrp	x8, 419000 <ferror@plt+0x17a60>
  413ba4:	add	x8, x8, #0xed8
  413ba8:	ldrb	w9, [x8, #4]
  413bac:	ldr	w2, [x8]
  413bb0:	mov	w1, #0x21                  	// #33
  413bb4:	mov	x0, x19
  413bb8:	bfi	x2, x9, #32, #8
  413bbc:	bl	414070 <ferror@plt+0x12ad0>
  413bc0:	cmp	w0, #0x6
  413bc4:	b.ne	413bd4 <ferror@plt+0x12634>  // b.any
  413bc8:	ldr	x1, [x19, #16]
  413bcc:	mov	w0, #0x1a                  	// #26
  413bd0:	bl	402d44 <ferror@plt+0x17a4>
  413bd4:	cbnz	w0, 413804 <ferror@plt+0x12264>
  413bd8:	ldr	w8, [x19, #32]
  413bdc:	cmp	w8, #0x25
  413be0:	b.ne	41401c <ferror@plt+0x12a7c>  // b.any
  413be4:	mov	x0, x19
  413be8:	bl	402a18 <ferror@plt+0x1478>
  413bec:	cbnz	w0, 413804 <ferror@plt+0x12264>
  413bf0:	ldr	x0, [x19, #288]
  413bf4:	mov	w1, #0x44                  	// #68
  413bf8:	bl	401950 <ferror@plt+0x3b0>
  413bfc:	ldr	x0, [x19, #288]
  413c00:	mov	x1, x21
  413c04:	bl	401a10 <ferror@plt+0x470>
  413c08:	mov	w8, #0x30                  	// #48
  413c0c:	mov	x0, x20
  413c10:	mov	x1, xzr
  413c14:	strh	w8, [sp, #8]
  413c18:	bl	401f8c <ferror@plt+0x9ec>
  413c1c:	ldrh	w8, [x0]
  413c20:	and	w8, w8, #0x4
  413c24:	orr	w8, w8, #0x38
  413c28:	add	x1, sp, #0x8
  413c2c:	mov	x0, x20
  413c30:	strh	w8, [sp, #8]
  413c34:	bl	401890 <ferror@plt+0x2f0>
  413c38:	b	4134fc <ferror@plt+0x11f5c>
  413c3c:	ldr	x0, [x19, #288]
  413c40:	mov	w1, #0x49                  	// #73
  413c44:	bl	401950 <ferror@plt+0x3b0>
  413c48:	b	413ca4 <ferror@plt+0x12704>
  413c4c:	mov	x0, x19
  413c50:	bl	402a18 <ferror@plt+0x1478>
  413c54:	cbnz	w0, 413804 <ferror@plt+0x12264>
  413c58:	ldr	w22, [x19, #32]
  413c5c:	mov	x0, x19
  413c60:	bl	415454 <ferror@plt+0x13eb4>
  413c64:	tbz	w0, #0, 413cb4 <ferror@plt+0x12714>
  413c68:	ldr	x1, [x19, #16]
  413c6c:	mov	w0, #0x1b                  	// #27
  413c70:	bl	402d44 <ferror@plt+0x17a4>
  413c74:	cbnz	w0, 413804 <ferror@plt+0x12264>
  413c78:	b	4134fc <ferror@plt+0x11f5c>
  413c7c:	add	x0, x19, #0xa0
  413c80:	mov	x1, xzr
  413c84:	bl	401f8c <ferror@plt+0x9ec>
  413c88:	ldr	x21, [x0]
  413c8c:	ldr	x0, [x19, #288]
  413c90:	mov	w1, #0x43                  	// #67
  413c94:	bl	401950 <ferror@plt+0x3b0>
  413c98:	ldr	x0, [x19, #288]
  413c9c:	mov	x1, x21
  413ca0:	bl	401a10 <ferror@plt+0x470>
  413ca4:	mov	x0, x19
  413ca8:	bl	402a18 <ferror@plt+0x1478>
  413cac:	cbnz	w0, 413804 <ferror@plt+0x12264>
  413cb0:	b	4134fc <ferror@plt+0x11f5c>
  413cb4:	adrp	x8, 419000 <ferror@plt+0x17a60>
  413cb8:	add	x8, x8, #0xed3
  413cbc:	ldrb	w9, [x8, #4]
  413cc0:	ldr	w21, [x8]
  413cc4:	bfi	x21, x9, #32, #8
  413cc8:	cmp	w22, #0x2c
  413ccc:	b.ne	413cfc <ferror@plt+0x1275c>  // b.any
  413cd0:	ldr	x1, [x19, #40]
  413cd4:	mov	w2, #0x41                  	// #65
  413cd8:	mov	x0, x19
  413cdc:	bl	404034 <ferror@plt+0x2a94>
  413ce0:	ldr	x0, [x19, #288]
  413ce4:	mov	w1, #0x40                  	// #64
  413ce8:	bl	401950 <ferror@plt+0x3b0>
  413cec:	mov	x0, x19
  413cf0:	bl	402a18 <ferror@plt+0x1478>
  413cf4:	cbz	w0, 413d30 <ferror@plt+0x12790>
  413cf8:	b	413804 <ferror@plt+0x12264>
  413cfc:	mov	w1, #0x20                  	// #32
  413d00:	mov	x0, x19
  413d04:	mov	x2, x21
  413d08:	bl	414070 <ferror@plt+0x12ad0>
  413d0c:	cmp	w0, #0x6
  413d10:	b.ne	413d20 <ferror@plt+0x12780>  // b.any
  413d14:	ldr	x1, [x19, #16]
  413d18:	mov	w0, #0x1a                  	// #26
  413d1c:	bl	402d44 <ferror@plt+0x17a4>
  413d20:	cbnz	w0, 413804 <ferror@plt+0x12264>
  413d24:	ldr	x0, [x19, #288]
  413d28:	mov	w1, #0x40                  	// #64
  413d2c:	bl	401950 <ferror@plt+0x3b0>
  413d30:	ldr	w8, [x19, #32]
  413d34:	mov	x0, x19
  413d38:	cmp	w8, #0x27
  413d3c:	b.ne	413dcc <ferror@plt+0x1282c>  // b.any
  413d40:	bl	402a18 <ferror@plt+0x1478>
  413d44:	ldr	w22, [x19, #32]
  413d48:	cbz	w0, 413cc8 <ferror@plt+0x12728>
  413d4c:	b	413804 <ferror@plt+0x12264>
  413d50:	adrp	x8, 419000 <ferror@plt+0x17a60>
  413d54:	add	x8, x8, #0xec9
  413d58:	ldrb	w9, [x8, #4]
  413d5c:	ldr	w2, [x8]
  413d60:	mov	w1, #0x20                  	// #32
  413d64:	mov	x0, x19
  413d68:	bfi	x2, x9, #32, #8
  413d6c:	bl	414070 <ferror@plt+0x12ad0>
  413d70:	cbz	w0, 413d94 <ferror@plt+0x127f4>
  413d74:	cmp	w0, #0x6
  413d78:	b.ne	413804 <ferror@plt+0x12264>  // b.any
  413d7c:	ldr	x0, [x19, #288]
  413d80:	mov	w1, w21
  413d84:	bl	401950 <ferror@plt+0x3b0>
  413d88:	mov	x0, x19
  413d8c:	bl	402a18 <ferror@plt+0x1478>
  413d90:	cbnz	w0, 413804 <ferror@plt+0x12264>
  413d94:	cmp	w22, #0x24
  413d98:	b.ne	413e84 <ferror@plt+0x128e4>  // b.any
  413d9c:	ldr	w8, [x19, #36]
  413da0:	cmp	w8, #0x25
  413da4:	b.ne	413e84 <ferror@plt+0x128e4>  // b.any
  413da8:	ldr	x0, [x19, #288]
  413dac:	ldrb	w8, [x0, #216]
  413db0:	cbz	w8, 413e98 <ferror@plt+0x128f8>
  413db4:	ldr	x1, [x19, #16]
  413db8:	ldr	x2, [x0, #208]
  413dbc:	mov	w0, #0x21                  	// #33
  413dc0:	bl	402d44 <ferror@plt+0x17a4>
  413dc4:	cbnz	w0, 413804 <ferror@plt+0x12264>
  413dc8:	b	4134fc <ferror@plt+0x11f5c>
  413dcc:	bl	415454 <ferror@plt+0x13eb4>
  413dd0:	tbnz	w0, #0, 4134fc <ferror@plt+0x11f5c>
  413dd4:	b	41401c <ferror@plt+0x12a7c>
  413dd8:	adrp	x8, 419000 <ferror@plt+0x17a60>
  413ddc:	add	x8, x8, #0xee2
  413de0:	ldrb	w9, [x8, #4]
  413de4:	ldr	w2, [x8]
  413de8:	mov	x0, x19
  413dec:	mov	w1, wzr
  413df0:	bfi	x2, x9, #32, #8
  413df4:	bl	414070 <ferror@plt+0x12ad0>
  413df8:	cmp	w0, #0x6
  413dfc:	b.ne	413e0c <ferror@plt+0x1286c>  // b.any
  413e00:	mov	w0, #0x1a                  	// #26
  413e04:	ldr	x1, [x19, #16]
  413e08:	bl	402d44 <ferror@plt+0x17a4>
  413e0c:	cbnz	w0, 413804 <ferror@plt+0x12264>
  413e10:	ldr	w8, [x19, #32]
  413e14:	cmp	w8, #0x2a
  413e18:	b.ne	41401c <ferror@plt+0x12a7c>  // b.any
  413e1c:	mov	x0, x19
  413e20:	bl	402a18 <ferror@plt+0x1478>
  413e24:	cbnz	w0, 413804 <ferror@plt+0x12264>
  413e28:	ldr	x8, [x19, #288]
  413e2c:	add	x1, sp, #0x8
  413e30:	ldr	x9, [x8, #8]
  413e34:	ldr	x21, [x8, #48]
  413e38:	add	x0, x8, #0x28
  413e3c:	str	x9, [sp, #8]
  413e40:	bl	401890 <ferror@plt+0x2f0>
  413e44:	ldr	w8, [x19, #32]
  413e48:	cmp	w8, #0x2a
  413e4c:	b.ne	413ea0 <ferror@plt+0x12900>  // b.any
  413e50:	adrp	x8, 419000 <ferror@plt+0x17a60>
  413e54:	ldr	x22, [x8, #3736]
  413e58:	add	x23, x19, #0x28
  413e5c:	mov	x0, x22
  413e60:	bl	401270 <strlen@plt>
  413e64:	mov	x1, x0
  413e68:	mov	x0, x23
  413e6c:	mov	x2, x22
  413e70:	bl	401b70 <ferror@plt+0x5d0>
  413e74:	mov	x0, x19
  413e78:	bl	40416c <ferror@plt+0x2bcc>
  413e7c:	mov	w0, #0x2b                  	// #43
  413e80:	b	413ecc <ferror@plt+0x1292c>
  413e84:	ldr	x1, [x19, #16]
  413e88:	mov	w0, #0x27                  	// #39
  413e8c:	bl	402d44 <ferror@plt+0x17a4>
  413e90:	cbnz	w0, 413804 <ferror@plt+0x12264>
  413e94:	ldr	x0, [x19, #288]
  413e98:	mov	w1, #0x46                  	// #70
  413e9c:	b	413b10 <ferror@plt+0x12570>
  413ea0:	adrp	x8, 419000 <ferror@plt+0x17a60>
  413ea4:	add	x8, x8, #0xee2
  413ea8:	ldrb	w9, [x8, #4]
  413eac:	ldr	w2, [x8]
  413eb0:	mov	w1, #0x21                  	// #33
  413eb4:	mov	x0, x19
  413eb8:	bfi	x2, x9, #32, #8
  413ebc:	bl	414070 <ferror@plt+0x12ad0>
  413ec0:	cmp	w0, #0x6
  413ec4:	b.ne	413ed4 <ferror@plt+0x12934>  // b.any
  413ec8:	mov	w0, #0x1a                  	// #26
  413ecc:	ldr	x1, [x19, #16]
  413ed0:	bl	402d44 <ferror@plt+0x17a4>
  413ed4:	cbnz	w0, 413804 <ferror@plt+0x12264>
  413ed8:	ldr	w8, [x19, #32]
  413edc:	cmp	w8, #0x2a
  413ee0:	b.ne	41401c <ferror@plt+0x12a7c>  // b.any
  413ee4:	mov	x0, x19
  413ee8:	bl	402a18 <ferror@plt+0x1478>
  413eec:	cbnz	w0, 413804 <ferror@plt+0x12264>
  413ef0:	ldr	x0, [x19, #288]
  413ef4:	mov	w1, #0x44                  	// #68
  413ef8:	add	x27, x21, #0x1
  413efc:	add	x23, x21, #0x2
  413f00:	add	x22, x21, #0x3
  413f04:	bl	401950 <ferror@plt+0x3b0>
  413f08:	ldr	x0, [x19, #288]
  413f0c:	mov	x1, x22
  413f10:	bl	401a10 <ferror@plt+0x470>
  413f14:	ldr	x0, [x19, #288]
  413f18:	mov	w1, #0x43                  	// #67
  413f1c:	bl	401950 <ferror@plt+0x3b0>
  413f20:	ldr	x0, [x19, #288]
  413f24:	mov	x1, x23
  413f28:	bl	401a10 <ferror@plt+0x470>
  413f2c:	str	x27, [x29, #24]
  413f30:	ldr	x8, [x19, #288]
  413f34:	add	x1, sp, #0x8
  413f38:	ldr	x9, [x8, #8]
  413f3c:	add	x0, x8, #0x28
  413f40:	str	x9, [sp, #8]
  413f44:	bl	401890 <ferror@plt+0x2f0>
  413f48:	add	x0, x19, #0xa0
  413f4c:	add	x1, x29, #0x18
  413f50:	bl	401890 <ferror@plt+0x2f0>
  413f54:	ldr	w8, [x19, #32]
  413f58:	cmp	w8, #0x25
  413f5c:	b.ne	413f68 <ferror@plt+0x129c8>  // b.any
  413f60:	mov	w0, #0x2b                  	// #43
  413f64:	b	413f94 <ferror@plt+0x129f4>
  413f68:	adrp	x8, 419000 <ferror@plt+0x17a60>
  413f6c:	add	x8, x8, #0xed8
  413f70:	ldrb	w9, [x8, #4]
  413f74:	ldr	w2, [x8]
  413f78:	mov	x0, x19
  413f7c:	mov	w1, wzr
  413f80:	bfi	x2, x9, #32, #8
  413f84:	bl	414070 <ferror@plt+0x12ad0>
  413f88:	cmp	w0, #0x6
  413f8c:	b.ne	413f9c <ferror@plt+0x129fc>  // b.any
  413f90:	mov	w0, #0x1a                  	// #26
  413f94:	ldr	x1, [x19, #16]
  413f98:	bl	402d44 <ferror@plt+0x17a4>
  413f9c:	cbnz	w0, 413804 <ferror@plt+0x12264>
  413fa0:	ldr	w8, [x19, #32]
  413fa4:	cmp	w8, #0x25
  413fa8:	b.ne	41401c <ferror@plt+0x12a7c>  // b.any
  413fac:	ldr	x0, [x19, #288]
  413fb0:	mov	w1, #0x43                  	// #67
  413fb4:	bl	401950 <ferror@plt+0x3b0>
  413fb8:	ldr	x0, [x19, #288]
  413fbc:	mov	x1, x21
  413fc0:	bl	401a10 <ferror@plt+0x470>
  413fc4:	ldr	x8, [x19, #288]
  413fc8:	add	x1, sp, #0x8
  413fcc:	ldr	x9, [x8, #8]
  413fd0:	add	x0, x8, #0x28
  413fd4:	str	x9, [sp, #8]
  413fd8:	bl	401890 <ferror@plt+0x2f0>
  413fdc:	mov	w8, #0x1                   	// #1
  413fe0:	add	x0, x19, #0x78
  413fe4:	add	x1, sp, #0x8
  413fe8:	stp	x22, xzr, [sp, #16]
  413fec:	str	x8, [sp, #8]
  413ff0:	bl	401890 <ferror@plt+0x2f0>
  413ff4:	ldr	x8, [x19, #288]
  413ff8:	mov	x9, #0xffffffffffffffff    	// #-1
  413ffc:	add	x1, x29, #0x18
  414000:	str	x9, [x29, #24]
  414004:	add	x0, x8, #0x28
  414008:	bl	401890 <ferror@plt+0x2f0>
  41400c:	mov	x0, x19
  414010:	bl	402a18 <ferror@plt+0x1478>
  414014:	cbnz	w0, 413804 <ferror@plt+0x12264>
  414018:	b	413c08 <ferror@plt+0x12668>
  41401c:	ldr	x1, [x19, #16]
  414020:	mov	w0, #0x18                  	// #24
  414024:	bl	402d44 <ferror@plt+0x17a4>
  414028:	cbnz	w0, 413804 <ferror@plt+0x12264>
  41402c:	b	4134fc <ferror@plt+0x11f5c>
  414030:	stp	x29, x30, [sp, #-32]!
  414034:	and	x2, x2, #0xffffffffff
  414038:	str	x19, [sp, #16]
  41403c:	mov	x29, sp
  414040:	mov	x19, x0
  414044:	bl	414070 <ferror@plt+0x12ad0>
  414048:	cmp	w0, #0x6
  41404c:	b.ne	414064 <ferror@plt+0x12ac4>  // b.any
  414050:	ldr	x1, [x19, #16]
  414054:	ldr	x19, [sp, #16]
  414058:	mov	w0, #0x1a                  	// #26
  41405c:	ldp	x29, x30, [sp], #32
  414060:	b	402d44 <ferror@plt+0x17a4>
  414064:	ldr	x19, [sp, #16]
  414068:	ldp	x29, x30, [sp], #32
  41406c:	ret
  414070:	sub	sp, sp, #0xd0
  414074:	stp	x29, x30, [sp, #112]
  414078:	stp	x20, x19, [sp, #192]
  41407c:	add	x29, sp, #0x70
  414080:	mov	x20, x2
  414084:	lsr	x8, x2, #32
  414088:	mov	w9, #0x3f                  	// #63
  41408c:	stp	x28, x27, [sp, #128]
  414090:	stp	x26, x25, [sp, #144]
  414094:	stp	x24, x23, [sp, #160]
  414098:	stp	x22, x21, [sp, #176]
  41409c:	sturb	w8, [x29, #-12]
  4140a0:	stp	w9, w20, [x29, #-20]
  4140a4:	ldr	w23, [x0, #32]
  4140a8:	stur	xzr, [x29, #-32]
  4140ac:	mov	w26, w1
  4140b0:	mov	x19, x0
  4140b4:	stur	w23, [x29, #-24]
  4140b8:	ldr	x21, [x0, #208]
  4140bc:	mov	w28, w23
  4140c0:	sturb	wzr, [x29, #-36]
  4140c4:	tbnz	w1, #3, 4140ec <ferror@plt+0x12b4c>
  4140c8:	cmp	w23, #0x22
  4140cc:	b.ne	4140e8 <ferror@plt+0x12b48>  // b.any
  4140d0:	mov	x0, x19
  4140d4:	bl	402a18 <ferror@plt+0x1478>
  4140d8:	cbnz	w0, 414bb4 <ferror@plt+0x13614>
  4140dc:	ldr	w28, [x19, #32]
  4140e0:	cmp	w28, #0x22
  4140e4:	b.eq	4140d0 <ferror@plt+0x12b30>  // b.none
  4140e8:	stur	w28, [x29, #-24]
  4140ec:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  4140f0:	ldr	x8, [x8, #584]
  4140f4:	add	x22, x19, #0xc8
  4140f8:	and	x27, x26, #0xff
  4140fc:	ldr	w10, [x8, #1128]
  414100:	ldr	w9, [x8, #1132]
  414104:	add	x8, x8, #0x468
  414108:	cmp	w10, w9
  41410c:	b.ne	414aa4 <ferror@plt+0x13504>  // b.any
  414110:	adrp	x11, 419000 <ferror@plt+0x17a60>
  414114:	ubfx	x9, x28, #3, #5
  414118:	add	x11, x11, #0xea0
  41411c:	ldrb	w9, [x11, x9]
  414120:	mvn	w11, w28
  414124:	tst	x27, #0x8
  414128:	and	w11, w11, #0x7
  41412c:	lsr	w9, w9, w11
  414130:	cset	w11, eq  // eq = none
  414134:	stur	w11, [x29, #-52]
  414138:	tbz	w9, #0, 414b94 <ferror@plt+0x135f4>
  41413c:	add	x10, x19, #0x10
  414140:	adrp	x9, 419000 <ferror@plt+0x17a60>
  414144:	stur	x10, [x29, #-48]
  414148:	and	w10, w26, #0xfffffffb
  41414c:	add	x9, x9, #0xed8
  414150:	str	w10, [sp, #28]
  414154:	orr	w10, w26, #0x4
  414158:	str	w10, [sp, #4]
  41415c:	ldrb	w10, [x9, #4]
  414160:	ldr	w9, [x9]
  414164:	mov	w8, #0xffffffdc            	// #-36
  414168:	and	w8, w26, w8
  41416c:	str	w8, [sp, #12]
  414170:	orr	w8, w8, #0x20
  414174:	bfi	x9, x10, #32, #8
  414178:	stp	x20, x27, [sp, #32]
  41417c:	stp	w23, wzr, [sp, #52]
  414180:	mov	w25, wzr
  414184:	mov	w23, wzr
  414188:	mov	w20, wzr
  41418c:	mov	w24, wzr
  414190:	str	w8, [sp, #8]
  414194:	str	x9, [sp, #16]
  414198:	mov	w26, #0x1                   	// #1
  41419c:	sub	w8, w28, #0x2
  4141a0:	cmp	w8, #0x43
  4141a4:	mov	w27, wzr
  4141a8:	b.hi	414260 <ferror@plt+0x12cc0>  // b.pmore
  4141ac:	adrp	x11, 41a000 <ferror@plt+0x18a60>
  4141b0:	add	x11, x11, #0xb16
  4141b4:	adr	x9, 4141c4 <ferror@plt+0x12c24>
  4141b8:	ldrh	w10, [x11, x8, lsl #1]
  4141bc:	add	x9, x9, x10, lsl #2
  4141c0:	br	x9
  4141c4:	ldur	w8, [x29, #-20]
  4141c8:	cmp	w8, #0x31
  4141cc:	b.eq	414280 <ferror@plt+0x12ce0>  // b.none
  4141d0:	sub	w8, w8, #0x2f
  4141d4:	cmp	w8, #0x8
  4141d8:	b.cs	414280 <ferror@plt+0x12ce0>  // b.hs, b.nlast
  4141dc:	orr	w8, w28, #0x1
  4141e0:	cmp	w8, #0x5
  4141e4:	b.ne	414200 <ferror@plt+0x12c60>  // b.any
  4141e8:	tbnz	w26, #0, 414218 <ferror@plt+0x12c78>
  4141ec:	ldr	w8, [x19, #36]
  4141f0:	and	w8, w8, #0xfffffffe
  4141f4:	cmp	w8, #0x4
  4141f8:	b.eq	414218 <ferror@plt+0x12c78>  // b.none
  4141fc:	b	414c04 <ferror@plt+0x13664>
  414200:	ldur	w8, [x29, #-20]
  414204:	sub	w8, w8, #0x2
  414208:	cmp	w8, #0x3
  41420c:	cset	w8, hi  // hi = pmore
  414210:	bic	w8, w8, w26
  414214:	tbz	w8, #0, 414c04 <ferror@plt+0x13664>
  414218:	sub	w8, w28, #0x10
  41421c:	cmp	w8, #0x6
  414220:	sub	x3, x29, #0x20
  414224:	mov	x0, x19
  414228:	mov	w1, w28
  41422c:	mov	x2, x21
  414230:	cinc	w25, w25, cc  // cc = lo, ul, last
  414234:	stur	w28, [x29, #-20]
  414238:	bl	415564 <ferror@plt+0x13fc4>
  41423c:	ldur	w8, [x29, #-24]
  414240:	mov	w27, wzr
  414244:	mov	w23, wzr
  414248:	mov	w24, wzr
  41424c:	orr	w8, w8, #0x1
  414250:	cmp	w8, #0x5
  414254:	sturb	wzr, [x29, #-36]
  414258:	cset	w26, ne  // ne = any
  41425c:	mov	w20, #0x1                   	// #1
  414260:	mov	w8, wzr
  414264:	cbnz	w27, 4144f4 <ferror@plt+0x12f54>
  414268:	tbz	w20, #0, 4144f4 <ferror@plt+0x12f54>
  41426c:	mov	x0, x19
  414270:	bl	402a18 <ferror@plt+0x1478>
  414274:	mov	w27, w0
  414278:	mov	w8, wzr
  41427c:	b	4144f4 <ferror@plt+0x12f54>
  414280:	ldur	x8, [x29, #-48]
  414284:	mov	w0, #0x1d                  	// #29
  414288:	ldr	x1, [x8]
  41428c:	bl	402d44 <ferror@plt+0x17a4>
  414290:	mov	w27, w0
  414294:	b	414260 <ferror@plt+0x12cc0>
  414298:	tbnz	w26, #0, 4142cc <ferror@plt+0x12d2c>
  41429c:	tbnz	w23, #0, 414c04 <ferror@plt+0x13664>
  4142a0:	ldur	w8, [x29, #-20]
  4142a4:	sub	w9, w8, #0x2e
  4142a8:	cmp	w9, #0x11
  4142ac:	b.cc	414c04 <ferror@plt+0x13664>  // b.lo, b.ul, b.last
  4142b0:	cmp	w8, #0x6
  4142b4:	b.hi	4142cc <ferror@plt+0x12d2c>  // b.pmore
  4142b8:	mov	w9, #0x1                   	// #1
  4142bc:	lsl	w8, w9, w8
  4142c0:	mov	w9, #0x43                  	// #67
  4142c4:	tst	w8, w9
  4142c8:	b.ne	414c04 <ferror@plt+0x13664>  // b.any
  4142cc:	ldur	w9, [x29, #-52]
  4142d0:	cmp	w28, #0x42
  4142d4:	cset	w8, ne  // ne = any
  4142d8:	orr	w8, w8, w9
  4142dc:	tbz	w8, #0, 414d24 <ferror@plt+0x13784>
  4142e0:	sub	w28, w28, #0x7
  4142e4:	mov	x0, x19
  4142e8:	stur	w28, [x29, #-20]
  4142ec:	bl	402a18 <ferror@plt+0x1478>
  4142f0:	mov	w27, w0
  4142f4:	cbnz	w0, 4144d0 <ferror@plt+0x12f30>
  4142f8:	ldr	w8, [x19, #32]
  4142fc:	cmp	w8, #0x24
  414300:	b.ne	4144bc <ferror@plt+0x12f1c>  // b.any
  414304:	mov	x0, x19
  414308:	bl	402a18 <ferror@plt+0x1478>
  41430c:	mov	w27, w0
  414310:	cbnz	w0, 4144d0 <ferror@plt+0x12f30>
  414314:	ldr	w8, [x19, #32]
  414318:	cmp	w8, #0x25
  41431c:	b.ne	4144bc <ferror@plt+0x12f1c>  // b.any
  414320:	ldr	x0, [x19, #288]
  414324:	mov	w1, w28
  414328:	b	414454 <ferror@plt+0x12eb4>
  41432c:	tbnz	w26, #0, 414360 <ferror@plt+0x12dc0>
  414330:	tbnz	w23, #0, 414c04 <ferror@plt+0x13664>
  414334:	ldur	w8, [x29, #-20]
  414338:	sub	w9, w8, #0x2e
  41433c:	cmp	w9, #0x11
  414340:	b.cc	414c04 <ferror@plt+0x13664>  // b.lo, b.ul, b.last
  414344:	cmp	w8, #0x6
  414348:	b.hi	414360 <ferror@plt+0x12dc0>  // b.pmore
  41434c:	mov	w9, #0x1                   	// #1
  414350:	lsl	w8, w9, w8
  414354:	mov	w9, #0x43                  	// #67
  414358:	tst	w8, w9
  41435c:	b.ne	414c04 <ferror@plt+0x13664>  // b.any
  414360:	sub	w1, w28, #0x6
  414364:	stur	w1, [x29, #-20]
  414368:	ldr	x0, [x19, #288]
  41436c:	bl	401950 <ferror@plt+0x3b0>
  414370:	ldur	x8, [x29, #-32]
  414374:	mov	w20, #0x1                   	// #1
  414378:	mov	w27, wzr
  41437c:	mov	w23, wzr
  414380:	add	x8, x8, #0x1
  414384:	mov	w26, wzr
  414388:	sturb	w20, [x29, #-36]
  41438c:	stur	x8, [x29, #-32]
  414390:	b	414260 <ferror@plt+0x12cc0>
  414394:	tbnz	w26, #0, 4143c8 <ferror@plt+0x12e28>
  414398:	tbnz	w23, #0, 414c04 <ferror@plt+0x13664>
  41439c:	ldur	w8, [x29, #-20]
  4143a0:	sub	w9, w8, #0x2e
  4143a4:	cmp	w9, #0x11
  4143a8:	b.cc	414c04 <ferror@plt+0x13664>  // b.lo, b.ul, b.last
  4143ac:	cmp	w8, #0x6
  4143b0:	b.hi	4143c8 <ferror@plt+0x12e28>  // b.pmore
  4143b4:	mov	w9, #0x1                   	// #1
  4143b8:	lsl	w8, w9, w8
  4143bc:	mov	w9, #0x43                  	// #67
  4143c0:	tst	w8, w9
  4143c4:	b.ne	414c04 <ferror@plt+0x13664>  // b.any
  4143c8:	mov	x0, x19
  4143cc:	bl	402a18 <ferror@plt+0x1478>
  4143d0:	mov	w27, w0
  4143d4:	cbnz	w0, 4144d0 <ferror@plt+0x12f30>
  4143d8:	ldr	w8, [x19, #32]
  4143dc:	cmp	w8, #0x24
  4143e0:	b.ne	4144bc <ferror@plt+0x12f1c>  // b.any
  4143e4:	mov	x0, x19
  4143e8:	bl	402a18 <ferror@plt+0x1478>
  4143ec:	mov	w27, w0
  4143f0:	cbnz	w0, 4144d0 <ferror@plt+0x12f30>
  4143f4:	cmp	w28, #0x3d
  4143f8:	mov	w8, #0x20                  	// #32
  4143fc:	mov	w9, #0x30                  	// #48
  414400:	csel	w8, w9, w8, eq  // eq = none
  414404:	ldr	w9, [sp, #12]
  414408:	ldr	x2, [sp, #16]
  41440c:	mov	x0, x19
  414410:	orr	w1, w8, w9
  414414:	bl	414070 <ferror@plt+0x12ad0>
  414418:	mov	w27, w0
  41441c:	cmp	w0, #0x6
  414420:	b.ne	414438 <ferror@plt+0x12e98>  // b.any
  414424:	ldur	x8, [x29, #-48]
  414428:	mov	w0, #0x1a                  	// #26
  41442c:	ldr	x1, [x8]
  414430:	bl	402d44 <ferror@plt+0x17a4>
  414434:	mov	w27, w0
  414438:	cbnz	w27, 4144d0 <ferror@plt+0x12f30>
  41443c:	ldr	w8, [x19, #32]
  414440:	cmp	w8, #0x25
  414444:	b.ne	4144bc <ferror@plt+0x12f1c>  // b.any
  414448:	sub	w1, w28, #0x6
  41444c:	stur	w1, [x29, #-20]
  414450:	ldr	x0, [x19, #288]
  414454:	bl	401950 <ferror@plt+0x3b0>
  414458:	mov	x0, x19
  41445c:	bl	402a18 <ferror@plt+0x1478>
  414460:	b	4144cc <ferror@plt+0x12f2c>
  414464:	tbnz	w24, #0, 414dcc <ferror@plt+0x1382c>
  414468:	ldr	w9, [x19, #36]
  41446c:	ldur	w8, [x29, #-20]
  414470:	cmp	w9, #0x25
  414474:	b.hi	41486c <ferror@plt+0x132cc>  // b.pmore
  414478:	mov	w10, #0x1                   	// #1
  41447c:	lsl	x9, x10, x9
  414480:	mov	x10, #0xc                   	// #12
  414484:	movk	x10, #0x20, lsl #32
  414488:	tst	x9, x10
  41448c:	b.eq	41486c <ferror@plt+0x132cc>  // b.none
  414490:	ldur	x8, [x29, #-48]
  414494:	mov	w0, #0x1d                  	// #29
  414498:	ldr	x1, [x8]
  41449c:	bl	402d44 <ferror@plt+0x17a4>
  4144a0:	mov	w27, w0
  4144a4:	mov	w26, wzr
  4144a8:	mov	w20, wzr
  4144ac:	mov	w8, wzr
  4144b0:	mov	w23, wzr
  4144b4:	mov	w24, #0x1                   	// #1
  4144b8:	b	4144f4 <ferror@plt+0x12f54>
  4144bc:	ldur	x8, [x29, #-48]
  4144c0:	mov	w0, #0x18                  	// #24
  4144c4:	ldr	x1, [x8]
  4144c8:	bl	402d44 <ferror@plt+0x17a4>
  4144cc:	mov	w27, w0
  4144d0:	ldur	x9, [x29, #-32]
  4144d4:	mov	w24, wzr
  4144d8:	mov	w26, wzr
  4144dc:	mov	w20, wzr
  4144e0:	mov	w8, wzr
  4144e4:	mov	w23, wzr
  4144e8:	sturb	wzr, [x29, #-36]
  4144ec:	add	x9, x9, #0x1
  4144f0:	stur	x9, [x29, #-32]
  4144f4:	ldr	w28, [x19, #32]
  4144f8:	adrp	x9, 42e000 <ferror@plt+0x2ca60>
  4144fc:	ldr	x10, [x9, #584]
  414500:	stur	w28, [x29, #-24]
  414504:	ldr	w11, [x10, #1128]
  414508:	ldr	w9, [x10, #1132]
  41450c:	tbnz	w8, #0, 414bc4 <ferror@plt+0x13624>
  414510:	cbnz	w27, 414bc4 <ferror@plt+0x13624>
  414514:	cmp	w11, w9
  414518:	b.ne	414bc4 <ferror@plt+0x13624>  // b.any
  41451c:	adrp	x9, 419000 <ferror@plt+0x17a60>
  414520:	ubfx	x8, x28, #3, #5
  414524:	add	x9, x9, #0xea0
  414528:	ldrb	w8, [x9, x8]
  41452c:	mvn	w9, w28
  414530:	and	w9, w9, #0x7
  414534:	lsr	w8, w8, w9
  414538:	tbnz	w8, #0, 41419c <ferror@plt+0x12bfc>
  41453c:	b	414be4 <ferror@plt+0x13644>
  414540:	tbnz	w26, #0, 414ddc <ferror@plt+0x1383c>
  414544:	tbnz	w23, #0, 414574 <ferror@plt+0x12fd4>
  414548:	ldur	w8, [x29, #-20]
  41454c:	sub	w9, w8, #0x2e
  414550:	cmp	w9, #0x11
  414554:	b.cc	414574 <ferror@plt+0x12fd4>  // b.lo, b.ul, b.last
  414558:	cmp	w8, #0x6
  41455c:	b.hi	414ddc <ferror@plt+0x1383c>  // b.pmore
  414560:	mov	w9, #0x1                   	// #1
  414564:	lsl	w8, w9, w8
  414568:	mov	w9, #0x43                  	// #67
  41456c:	tst	w8, w9
  414570:	b.eq	414ddc <ferror@plt+0x1383c>  // b.none
  414574:	ldr	x0, [x19, #288]
  414578:	mov	w1, #0x6                   	// #6
  41457c:	bl	401950 <ferror@plt+0x3b0>
  414580:	mov	w27, wzr
  414584:	mov	w23, wzr
  414588:	mov	w26, wzr
  41458c:	sturb	wzr, [x29, #-36]
  414590:	b	41425c <ferror@plt+0x12cbc>
  414594:	mov	x0, x19
  414598:	bl	402a18 <ferror@plt+0x1478>
  41459c:	mov	w27, w0
  4145a0:	cbnz	w0, 414a08 <ferror@plt+0x13468>
  4145a4:	tst	w26, #0x1
  4145a8:	mov	w8, #0xc                   	// #12
  4145ac:	mov	w10, #0x4                   	// #4
  4145b0:	orr	w9, w23, w26
  4145b4:	csel	w8, w10, w8, ne  // ne = any
  4145b8:	tbz	w9, #0, 41492c <ferror@plt+0x1338c>
  4145bc:	stur	w8, [x29, #-4]
  4145c0:	stur	w8, [x29, #-20]
  4145c4:	tbz	w26, #0, 414964 <ferror@plt+0x133c4>
  4145c8:	b	4149fc <ferror@plt+0x1345c>
  4145cc:	tbnz	w26, #0, 414600 <ferror@plt+0x13060>
  4145d0:	tbnz	w23, #0, 414c04 <ferror@plt+0x13664>
  4145d4:	ldur	w8, [x29, #-20]
  4145d8:	sub	w9, w8, #0x2e
  4145dc:	cmp	w9, #0x11
  4145e0:	b.cc	414c04 <ferror@plt+0x13664>  // b.lo, b.ul, b.last
  4145e4:	cmp	w8, #0x6
  4145e8:	b.hi	414600 <ferror@plt+0x13060>  // b.pmore
  4145ec:	mov	w9, #0x1                   	// #1
  4145f0:	lsl	w8, w9, w8
  4145f4:	mov	w9, #0x43                  	// #67
  4145f8:	tst	w8, w9
  4145fc:	b.ne	414c04 <ferror@plt+0x13664>  // b.any
  414600:	ldr	w8, [sp, #56]
  414604:	sub	x1, x29, #0x18
  414608:	mov	x0, x22
  41460c:	sturb	wzr, [x29, #-36]
  414610:	add	w8, w8, #0x1
  414614:	str	w8, [sp, #56]
  414618:	bl	401890 <ferror@plt+0x2f0>
  41461c:	mov	w27, wzr
  414620:	mov	w23, wzr
  414624:	mov	w24, wzr
  414628:	b	41425c <ferror@plt+0x12cbc>
  41462c:	ldr	w8, [x19, #36]
  414630:	cmp	w8, #0x24
  414634:	b.eq	414dec <ferror@plt+0x1384c>  // b.none
  414638:	tbnz	w26, #0, 414c04 <ferror@plt+0x13664>
  41463c:	ldur	w8, [x29, #-20]
  414640:	sub	w8, w8, #0x2
  414644:	cmp	w8, #0x3
  414648:	b.ls	414c04 <ferror@plt+0x13664>  // b.plast
  41464c:	ldr	w8, [sp, #56]
  414650:	cbz	w8, 4148c4 <ferror@plt+0x13324>
  414654:	sub	w8, w8, #0x1
  414658:	str	w8, [sp, #56]
  41465c:	mov	x0, x22
  414660:	mov	x1, xzr
  414664:	bl	401f8c <ferror@plt+0x9ec>
  414668:	ldr	w27, [x0]
  41466c:	cmp	w27, #0x24
  414670:	b.eq	414840 <ferror@plt+0x132a0>  // b.none
  414674:	ldr	x0, [x19, #288]
  414678:	mov	w1, w27
  41467c:	bl	401950 <ferror@plt+0x3b0>
  414680:	mov	w1, #0x1                   	// #1
  414684:	mov	x0, x22
  414688:	bl	401750 <ferror@plt+0x1b0>
  41468c:	ldur	x8, [x29, #-32]
  414690:	orr	w9, w27, #0x1
  414694:	cmp	w9, #0x5
  414698:	cset	w9, ne  // ne = any
  41469c:	sub	x8, x8, x9
  4146a0:	stur	x8, [x29, #-32]
  4146a4:	b	41465c <ferror@plt+0x130bc>
  4146a8:	tbnz	w26, #0, 4146dc <ferror@plt+0x1313c>
  4146ac:	tbnz	w23, #0, 414c04 <ferror@plt+0x13664>
  4146b0:	ldur	w8, [x29, #-20]
  4146b4:	sub	w9, w8, #0x2e
  4146b8:	cmp	w9, #0x11
  4146bc:	b.cc	414c04 <ferror@plt+0x13664>  // b.lo, b.ul, b.last
  4146c0:	cmp	w8, #0x6
  4146c4:	b.hi	4146dc <ferror@plt+0x1313c>  // b.pmore
  4146c8:	mov	w9, #0x1                   	// #1
  4146cc:	lsl	w8, w9, w8
  4146d0:	mov	w9, #0x43                  	// #67
  4146d4:	tst	w8, w9
  4146d8:	b.ne	414c04 <ferror@plt+0x13664>  // b.any
  4146dc:	ldr	w3, [sp, #28]
  4146e0:	sub	x1, x29, #0x14
  4146e4:	sub	x2, x29, #0x24
  4146e8:	mov	x0, x19
  4146ec:	bl	4156ac <ferror@plt+0x1410c>
  4146f0:	ldur	w9, [x29, #-20]
  4146f4:	ldur	x10, [x29, #-32]
  4146f8:	mov	w27, w0
  4146fc:	mov	w26, wzr
  414700:	cmp	w9, #0x45
  414704:	add	x9, x10, #0x1
  414708:	mov	w20, wzr
  41470c:	mov	w8, wzr
  414710:	cset	w23, eq  // eq = none
  414714:	b	4144f0 <ferror@plt+0x12f50>
  414718:	tbnz	w26, #0, 41474c <ferror@plt+0x131ac>
  41471c:	tbnz	w23, #0, 414c04 <ferror@plt+0x13664>
  414720:	ldur	w8, [x29, #-20]
  414724:	sub	w9, w8, #0x2e
  414728:	cmp	w9, #0x11
  41472c:	b.cc	414c04 <ferror@plt+0x13664>  // b.lo, b.ul, b.last
  414730:	cmp	w8, #0x6
  414734:	b.hi	41474c <ferror@plt+0x131ac>  // b.pmore
  414738:	mov	w9, #0x1                   	// #1
  41473c:	lsl	w8, w9, w8
  414740:	mov	w9, #0x43                  	// #67
  414744:	tst	w8, w9
  414748:	b.ne	414c04 <ferror@plt+0x13664>  // b.any
  41474c:	mov	x0, x19
  414750:	bl	40416c <ferror@plt+0x2bcc>
  414754:	ldur	x8, [x29, #-32]
  414758:	mov	w9, #0x2e                  	// #46
  41475c:	mov	w27, wzr
  414760:	mov	w23, wzr
  414764:	add	x8, x8, #0x1
  414768:	mov	w26, wzr
  41476c:	stur	w9, [x29, #-20]
  414770:	sturb	wzr, [x29, #-36]
  414774:	stur	x8, [x29, #-32]
  414778:	b	41425c <ferror@plt+0x12cbc>
  41477c:	tbnz	w26, #0, 4147b0 <ferror@plt+0x13210>
  414780:	tbnz	w23, #0, 414c04 <ferror@plt+0x13664>
  414784:	ldur	w8, [x29, #-20]
  414788:	sub	w9, w8, #0x2e
  41478c:	cmp	w9, #0x11
  414790:	b.cc	414c04 <ferror@plt+0x13664>  // b.lo, b.ul, b.last
  414794:	cmp	w8, #0x6
  414798:	b.hi	4147b0 <ferror@plt+0x13210>  // b.pmore
  41479c:	mov	w9, #0x1                   	// #1
  4147a0:	lsl	w8, w9, w8
  4147a4:	mov	w9, #0x43                  	// #67
  4147a8:	tst	w8, w9
  4147ac:	b.ne	414c04 <ferror@plt+0x13664>  // b.any
  4147b0:	mov	x0, x19
  4147b4:	bl	402a18 <ferror@plt+0x1478>
  4147b8:	mov	w27, w0
  4147bc:	cbnz	w0, 41499c <ferror@plt+0x133fc>
  4147c0:	ldr	w8, [x19, #32]
  4147c4:	cmp	w8, #0x24
  4147c8:	b.ne	41497c <ferror@plt+0x133dc>  // b.any
  4147cc:	mov	w8, #0x38                  	// #56
  4147d0:	mov	x0, x19
  4147d4:	stur	w8, [x29, #-20]
  4147d8:	sturb	wzr, [x29, #-36]
  4147dc:	bl	402a18 <ferror@plt+0x1478>
  4147e0:	mov	w27, w0
  4147e4:	cbnz	w0, 41499c <ferror@plt+0x133fc>
  4147e8:	ldr	w1, [sp, #8]
  4147ec:	ldr	x2, [sp, #16]
  4147f0:	mov	x0, x19
  4147f4:	bl	414070 <ferror@plt+0x12ad0>
  4147f8:	mov	w27, w0
  4147fc:	cmp	w0, #0x6
  414800:	b.ne	414818 <ferror@plt+0x13278>  // b.any
  414804:	ldur	x8, [x29, #-48]
  414808:	mov	w0, #0x1a                  	// #26
  41480c:	ldr	x1, [x8]
  414810:	bl	402d44 <ferror@plt+0x17a4>
  414814:	mov	w27, w0
  414818:	cbnz	w27, 41499c <ferror@plt+0x133fc>
  41481c:	ldr	w8, [x19, #32]
  414820:	cmp	w8, #0x25
  414824:	b.ne	414a64 <ferror@plt+0x134c4>  // b.any
  414828:	ldr	x0, [x19, #288]
  41482c:	mov	w1, #0x38                  	// #56
  414830:	bl	401950 <ferror@plt+0x3b0>
  414834:	mov	x0, x19
  414838:	bl	402a18 <ferror@plt+0x1478>
  41483c:	b	414a74 <ferror@plt+0x134d4>
  414840:	mov	w1, #0x1                   	// #1
  414844:	mov	x0, x22
  414848:	mov	w23, #0x1                   	// #1
  41484c:	bl	401750 <ferror@plt+0x1b0>
  414850:	mov	x0, x19
  414854:	bl	402a18 <ferror@plt+0x1478>
  414858:	mov	w27, w0
  41485c:	mov	w24, wzr
  414860:	mov	w26, wzr
  414864:	mov	w20, wzr
  414868:	b	414278 <ferror@plt+0x12cd8>
  41486c:	cmp	w8, #0x31
  414870:	b.eq	4148dc <ferror@plt+0x1333c>  // b.none
  414874:	sub	w8, w8, #0x2f
  414878:	cmp	w8, #0x7
  41487c:	b.hi	4148dc <ferror@plt+0x1333c>  // b.pmore
  414880:	ldurb	w8, [x29, #-36]
  414884:	cbz	w8, 414490 <ferror@plt+0x12ef0>
  414888:	cmp	w28, #0x2
  41488c:	cset	w1, ne  // ne = any
  414890:	stur	w1, [x29, #-20]
  414894:	ldr	x0, [x19, #288]
  414898:	bl	401950 <ferror@plt+0x3b0>
  41489c:	mov	x0, x19
  4148a0:	bl	402a18 <ferror@plt+0x1478>
  4148a4:	mov	w27, w0
  4148a8:	mov	w26, wzr
  4148ac:	mov	w20, wzr
  4148b0:	mov	w8, wzr
  4148b4:	mov	w23, wzr
  4148b8:	sturb	wzr, [x29, #-36]
  4148bc:	mov	w24, #0x1                   	// #1
  4148c0:	b	4144f4 <ferror@plt+0x12f54>
  4148c4:	mov	w26, wzr
  4148c8:	mov	w20, wzr
  4148cc:	str	wzr, [sp, #56]
  4148d0:	mov	w27, wzr
  4148d4:	mov	w8, #0x1                   	// #1
  4148d8:	b	4144f4 <ferror@plt+0x12f54>
  4148dc:	cmp	w28, #0x2
  4148e0:	mov	w8, #0x2                   	// #2
  4148e4:	cinc	w28, w8, ne  // ne = any
  4148e8:	mov	x0, x19
  4148ec:	stur	w28, [x29, #-20]
  4148f0:	bl	402a18 <ferror@plt+0x1478>
  4148f4:	cbnz	w0, 4144a0 <ferror@plt+0x12f00>
  4148f8:	ldur	x9, [x29, #-32]
  4148fc:	ldr	w8, [x19, #32]
  414900:	add	x9, x9, #0x1
  414904:	cmp	w8, #0x2d
  414908:	stur	x9, [x29, #-32]
  41490c:	b.ne	4149b4 <ferror@plt+0x13414>  // b.any
  414910:	ldr	w3, [sp, #4]
  414914:	sub	x1, x29, #0x14
  414918:	sub	x2, x29, #0x24
  41491c:	mov	x0, x19
  414920:	bl	4156ac <ferror@plt+0x1410c>
  414924:	mov	w27, w0
  414928:	b	4149dc <ferror@plt+0x1343c>
  41492c:	ldur	w8, [x29, #-20]
  414930:	sub	w9, w8, #0x2e
  414934:	cmp	w9, #0x11
  414938:	b.cc	414958 <ferror@plt+0x133b8>  // b.lo, b.ul, b.last
  41493c:	cmp	w8, #0x6
  414940:	b.hi	4149f0 <ferror@plt+0x13450>  // b.pmore
  414944:	mov	w9, #0x1                   	// #1
  414948:	lsl	w8, w9, w8
  41494c:	mov	w9, #0x43                  	// #67
  414950:	tst	w8, w9
  414954:	b.eq	4149f0 <ferror@plt+0x13450>  // b.none
  414958:	mov	w8, #0xc                   	// #12
  41495c:	stur	w8, [x29, #-4]
  414960:	stur	w8, [x29, #-20]
  414964:	sub	x3, x29, #0x20
  414968:	mov	w1, #0xc                   	// #12
  41496c:	mov	x0, x19
  414970:	mov	x2, x21
  414974:	bl	415564 <ferror@plt+0x13fc4>
  414978:	b	414a08 <ferror@plt+0x13468>
  41497c:	mov	w8, #0x36                  	// #54
  414980:	stur	w8, [x29, #-20]
  414984:	mov	w8, #0x1                   	// #1
  414988:	sturb	w8, [x29, #-36]
  41498c:	ldr	x0, [x19, #288]
  414990:	mov	w1, #0x36                  	// #54
  414994:	bl	401950 <ferror@plt+0x3b0>
  414998:	mov	w27, wzr
  41499c:	ldur	x9, [x29, #-32]
  4149a0:	mov	w26, wzr
  4149a4:	mov	w20, wzr
  4149a8:	mov	w8, wzr
  4149ac:	mov	w23, wzr
  4149b0:	b	4144ec <ferror@plt+0x12f4c>
  4149b4:	sub	w9, w8, #0x39
  4149b8:	cmp	w9, #0x2
  4149bc:	b.hi	414a30 <ferror@plt+0x13490>  // b.pmore
  4149c0:	ldr	x0, [x19, #288]
  4149c4:	sub	w1, w8, #0x6
  4149c8:	bl	401950 <ferror@plt+0x3b0>
  4149cc:	mov	x0, x19
  4149d0:	bl	402a18 <ferror@plt+0x1478>
  4149d4:	mov	w27, w0
  4149d8:	sturb	wzr, [x29, #-36]
  4149dc:	cbnz	w27, 4144a4 <ferror@plt+0x12f04>
  4149e0:	ldr	x0, [x19, #288]
  4149e4:	mov	w1, w28
  4149e8:	bl	401950 <ferror@plt+0x3b0>
  4149ec:	b	4144a4 <ferror@plt+0x12f04>
  4149f0:	mov	w8, #0x4                   	// #4
  4149f4:	stur	w8, [x29, #-4]
  4149f8:	stur	w8, [x29, #-20]
  4149fc:	sub	x1, x29, #0x4
  414a00:	mov	x0, x22
  414a04:	bl	401890 <ferror@plt+0x2f0>
  414a08:	ldur	w9, [x29, #-20]
  414a0c:	mov	w20, wzr
  414a10:	mov	w8, wzr
  414a14:	mov	w23, wzr
  414a18:	cmp	w9, #0xc
  414a1c:	cset	w9, ne  // ne = any
  414a20:	sturb	wzr, [x29, #-36]
  414a24:	cset	w26, eq  // eq = none
  414a28:	and	w24, w24, w9
  414a2c:	b	4144f4 <ferror@plt+0x12f54>
  414a30:	cmp	w8, #0x3c
  414a34:	b.ne	414a7c <ferror@plt+0x134dc>  // b.any
  414a38:	mov	x0, x19
  414a3c:	bl	402a18 <ferror@plt+0x1478>
  414a40:	cbnz	w0, 4144a0 <ferror@plt+0x12f00>
  414a44:	ldr	w8, [x19, #32]
  414a48:	cmp	w8, #0x24
  414a4c:	b.ne	414a90 <ferror@plt+0x134f0>  // b.any
  414a50:	ldur	x8, [x29, #-48]
  414a54:	mov	w0, #0x18                  	// #24
  414a58:	ldr	x1, [x8]
  414a5c:	bl	402d44 <ferror@plt+0x17a4>
  414a60:	b	4149d4 <ferror@plt+0x13434>
  414a64:	ldur	x8, [x29, #-48]
  414a68:	mov	w0, #0x18                  	// #24
  414a6c:	ldr	x1, [x8]
  414a70:	bl	402d44 <ferror@plt+0x17a4>
  414a74:	mov	w27, w0
  414a78:	b	41499c <ferror@plt+0x133fc>
  414a7c:	ldur	x8, [x29, #-48]
  414a80:	mov	w0, #0x18                  	// #24
  414a84:	ldr	x1, [x8]
  414a88:	bl	402d44 <ferror@plt+0x17a4>
  414a8c:	b	414924 <ferror@plt+0x13384>
  414a90:	ldr	x0, [x19, #288]
  414a94:	mov	w1, #0x36                  	// #54
  414a98:	bl	401950 <ferror@plt+0x3b0>
  414a9c:	mov	w27, wzr
  414aa0:	b	4149d8 <ferror@plt+0x13438>
  414aa4:	mov	w24, wzr
  414aa8:	mov	w25, wzr
  414aac:	ldr	w8, [x8]
  414ab0:	cmp	w8, w9
  414ab4:	b.ne	414bac <ferror@plt+0x1360c>  // b.any
  414ab8:	ldr	x8, [x19, #208]
  414abc:	cmp	x8, x21
  414ac0:	b.ls	414b44 <ferror@plt+0x135a4>  // b.plast
  414ac4:	mov	x28, x20
  414ac8:	mov	w26, w23
  414acc:	mov	x0, x22
  414ad0:	mov	x1, xzr
  414ad4:	bl	401f8c <ferror@plt+0x9ec>
  414ad8:	ldr	w23, [x0]
  414adc:	orr	w20, w23, #0x1
  414ae0:	cmp	w20, #0x25
  414ae4:	b.eq	414c4c <ferror@plt+0x136ac>  // b.none
  414ae8:	ldr	x0, [x19, #288]
  414aec:	mov	w1, w23
  414af0:	bl	401950 <ferror@plt+0x3b0>
  414af4:	ldur	x8, [x29, #-32]
  414af8:	cmp	w20, #0x5
  414afc:	cset	w9, ne  // ne = any
  414b00:	mov	w1, #0x1                   	// #1
  414b04:	sub	x8, x8, x9
  414b08:	mov	x0, x22
  414b0c:	stur	x8, [x29, #-32]
  414b10:	bl	401750 <ferror@plt+0x1b0>
  414b14:	ldr	x8, [x19, #208]
  414b18:	cmp	x8, x21
  414b1c:	b.hi	414acc <ferror@plt+0x1352c>  // b.pmore
  414b20:	sub	w8, w23, #0x18
  414b24:	cmp	w8, #0xa
  414b28:	cset	w22, cc  // cc = lo, ul, last
  414b2c:	mov	w23, w26
  414b30:	mov	x20, x28
  414b34:	ldur	x8, [x29, #-32]
  414b38:	cmp	x8, #0x1
  414b3c:	b.eq	414b54 <ferror@plt+0x135b4>  // b.none
  414b40:	b	414c4c <ferror@plt+0x136ac>
  414b44:	mov	w22, wzr
  414b48:	ldur	x8, [x29, #-32]
  414b4c:	cmp	x8, #0x1
  414b50:	b.ne	414c4c <ferror@plt+0x136ac>  // b.any
  414b54:	tst	w20, #0xff
  414b58:	and	w21, w20, #0xff
  414b5c:	b.eq	414c10 <ferror@plt+0x13670>  // b.none
  414b60:	ldur	w9, [x29, #-24]
  414b64:	sub	x10, x29, #0x10
  414b68:	mov	x8, xzr
  414b6c:	orr	x10, x10, #0x1
  414b70:	ldrb	w11, [x10, x8]
  414b74:	cmp	w9, w11
  414b78:	b.eq	414b88 <ferror@plt+0x135e8>  // b.none
  414b7c:	add	x8, x8, #0x1
  414b80:	cmp	x8, x21
  414b84:	b.cc	414b70 <ferror@plt+0x135d0>  // b.lo, b.ul, b.last
  414b88:	cmp	w8, w21
  414b8c:	b.eq	414c1c <ferror@plt+0x1367c>  // b.none
  414b90:	b	414c28 <ferror@plt+0x13688>
  414b94:	mov	w24, wzr
  414b98:	mov	w25, wzr
  414b9c:	mov	w9, w10
  414ba0:	ldr	w8, [x8]
  414ba4:	cmp	w8, w9
  414ba8:	b.eq	414ab8 <ferror@plt+0x13518>  // b.none
  414bac:	mov	w27, #0x8                   	// #8
  414bb0:	b	414c5c <ferror@plt+0x136bc>
  414bb4:	mov	w27, w0
  414bb8:	mov	w8, #0x22                  	// #34
  414bbc:	stur	w8, [x29, #-24]
  414bc0:	b	414c5c <ferror@plt+0x136bc>
  414bc4:	ldr	w23, [sp, #52]
  414bc8:	cbnz	w27, 414c5c <ferror@plt+0x136bc>
  414bcc:	add	x8, x10, #0x468
  414bd0:	ldp	x20, x27, [sp, #32]
  414bd4:	ldr	w8, [x8]
  414bd8:	cmp	w8, w9
  414bdc:	b.eq	414ab8 <ferror@plt+0x13518>  // b.none
  414be0:	b	414bac <ferror@plt+0x1360c>
  414be4:	ldr	w23, [sp, #52]
  414be8:	add	x8, x10, #0x468
  414bec:	mov	w9, w11
  414bf0:	ldp	x20, x27, [sp, #32]
  414bf4:	ldr	w8, [x8]
  414bf8:	cmp	w8, w9
  414bfc:	b.eq	414ab8 <ferror@plt+0x13518>  // b.none
  414c00:	b	414bac <ferror@plt+0x1360c>
  414c04:	ldur	x8, [x29, #-48]
  414c08:	ldr	x1, [x8]
  414c0c:	b	414c50 <ferror@plt+0x136b0>
  414c10:	mov	w8, wzr
  414c14:	cmp	w8, w21
  414c18:	b.ne	414c28 <ferror@plt+0x13688>  // b.any
  414c1c:	mov	x0, x19
  414c20:	bl	415454 <ferror@plt+0x13eb4>
  414c24:	tbz	w0, #0, 414c4c <ferror@plt+0x136ac>
  414c28:	tbnz	w27, #0, 414c80 <ferror@plt+0x136e0>
  414c2c:	cbz	w25, 414c80 <ferror@plt+0x136e0>
  414c30:	ldr	x1, [x19, #16]
  414c34:	mov	x26, x27
  414c38:	mov	w0, #0x29                  	// #41
  414c3c:	bl	402d44 <ferror@plt+0x17a4>
  414c40:	mov	w27, w0
  414c44:	cbnz	w0, 414c5c <ferror@plt+0x136bc>
  414c48:	b	414ca4 <ferror@plt+0x13704>
  414c4c:	ldr	x1, [x19, #16]
  414c50:	mov	w0, #0x19                  	// #25
  414c54:	bl	402d44 <ferror@plt+0x17a4>
  414c58:	mov	w27, w0
  414c5c:	mov	w0, w27
  414c60:	ldp	x20, x19, [sp, #192]
  414c64:	ldp	x22, x21, [sp, #176]
  414c68:	ldp	x24, x23, [sp, #160]
  414c6c:	ldp	x26, x25, [sp, #144]
  414c70:	ldp	x28, x27, [sp, #128]
  414c74:	ldp	x29, x30, [sp, #112]
  414c78:	add	sp, sp, #0xd0
  414c7c:	ret
  414c80:	mov	x26, x27
  414c84:	tbz	w27, #0, 414ca4 <ferror@plt+0x13704>
  414c88:	cmp	w25, #0x2
  414c8c:	b.cc	414ca4 <ferror@plt+0x13704>  // b.lo, b.ul, b.last
  414c90:	ldr	x1, [x19, #16]
  414c94:	mov	w0, #0x2a                  	// #42
  414c98:	bl	402d44 <ferror@plt+0x17a4>
  414c9c:	mov	w27, w0
  414ca0:	cbnz	w0, 414c5c <ferror@plt+0x136bc>
  414ca4:	mov	w20, #0xff                  	// #255
  414ca8:	mov	x25, x26
  414cac:	tbnz	w25, #5, 414d38 <ferror@plt+0x13798>
  414cb0:	cmp	w23, #0x24
  414cb4:	b.eq	414d38 <ferror@plt+0x13798>  // b.none
  414cb8:	cbz	w22, 414cd4 <ferror@plt+0x13734>
  414cbc:	ldr	x0, [x19, #288]
  414cc0:	mov	x1, xzr
  414cc4:	bl	401f8c <ferror@plt+0x9ec>
  414cc8:	ldrb	w8, [x0]
  414ccc:	add	w20, w8, #0xc
  414cd0:	b	414cf8 <ferror@plt+0x13758>
  414cd4:	ubfx	x8, x25, #1, #1
  414cd8:	orn	w8, w8, w24
  414cdc:	tbnz	w8, #0, 414d34 <ferror@plt+0x13794>
  414ce0:	ldr	x0, [x19, #288]
  414ce4:	mov	x1, xzr
  414ce8:	bl	401f8c <ferror@plt+0x9ec>
  414cec:	ldrb	w8, [x0]
  414cf0:	mov	w20, #0x22                  	// #34
  414cf4:	bfxil	w20, w8, #0, #1
  414cf8:	sub	w8, w20, #0x22
  414cfc:	and	w8, w8, #0xff
  414d00:	cmp	w8, #0xb
  414d04:	b.hi	414d38 <ferror@plt+0x13798>  // b.pmore
  414d08:	ldr	x0, [x19, #288]
  414d0c:	mov	w1, #0x1                   	// #1
  414d10:	bl	401750 <ferror@plt+0x1b0>
  414d14:	ldr	x0, [x19, #288]
  414d18:	mov	w1, w20
  414d1c:	bl	401950 <ferror@plt+0x3b0>
  414d20:	b	414d38 <ferror@plt+0x13798>
  414d24:	ldur	x8, [x29, #-48]
  414d28:	mov	w0, #0xe                   	// #14
  414d2c:	ldr	x1, [x8]
  414d30:	b	414c54 <ferror@plt+0x136b4>
  414d34:	mov	w20, #0xff                  	// #255
  414d38:	tbnz	w25, #1, 414d5c <ferror@plt+0x137bc>
  414d3c:	sub	w8, w20, #0x22
  414d40:	and	w8, w8, #0xff
  414d44:	cmp	w8, #0xc
  414d48:	b.cc	414d78 <ferror@plt+0x137d8>  // b.lo, b.ul, b.last
  414d4c:	tbnz	w25, #5, 414d78 <ferror@plt+0x137d8>
  414d50:	ldr	x0, [x19, #288]
  414d54:	mov	w1, #0x4a                  	// #74
  414d58:	b	414d74 <ferror@plt+0x137d4>
  414d5c:	cmp	w23, #0x24
  414d60:	b.eq	414d6c <ferror@plt+0x137cc>  // b.none
  414d64:	eor	w8, w22, #0x1
  414d68:	cbz	w8, 414d78 <ferror@plt+0x137d8>
  414d6c:	ldr	x0, [x19, #288]
  414d70:	mov	w1, #0x3f                  	// #63
  414d74:	bl	401950 <ferror@plt+0x3b0>
  414d78:	cbz	w21, 414da4 <ferror@plt+0x13804>
  414d7c:	mov	w8, #0x1                   	// #1
  414d80:	sub	x9, x29, #0x10
  414d84:	ldrb	w10, [x9, x8]
  414d88:	cmp	x8, x21
  414d8c:	b.cs	414d9c <ferror@plt+0x137fc>  // b.hs, b.nlast
  414d90:	cmp	w10, #0x22
  414d94:	add	x8, x8, #0x1
  414d98:	b.ne	414d84 <ferror@plt+0x137e4>  // b.any
  414d9c:	cmp	w10, #0x22
  414da0:	b.eq	414dc4 <ferror@plt+0x13824>  // b.none
  414da4:	ldr	w8, [x19, #32]
  414da8:	cmp	w8, #0x22
  414dac:	b.ne	414dc4 <ferror@plt+0x13824>  // b.any
  414db0:	mov	x0, x19
  414db4:	bl	402a18 <ferror@plt+0x1478>
  414db8:	mov	w27, w0
  414dbc:	cbz	w0, 414da4 <ferror@plt+0x13804>
  414dc0:	b	414c5c <ferror@plt+0x136bc>
  414dc4:	mov	w27, wzr
  414dc8:	b	414c5c <ferror@plt+0x136bc>
  414dcc:	ldur	x8, [x29, #-48]
  414dd0:	mov	w0, #0x1d                  	// #29
  414dd4:	ldr	x1, [x8]
  414dd8:	b	414c54 <ferror@plt+0x136b4>
  414ddc:	ldur	x8, [x29, #-48]
  414de0:	mov	w0, #0x18                  	// #24
  414de4:	ldr	x1, [x8]
  414de8:	b	414c54 <ferror@plt+0x136b4>
  414dec:	mov	w27, #0x6                   	// #6
  414df0:	b	414c5c <ferror@plt+0x136bc>
  414df4:	stp	x29, x30, [sp, #-32]!
  414df8:	adrp	x8, 419000 <ferror@plt+0x17a60>
  414dfc:	add	x8, x8, #0xee7
  414e00:	ldrb	w9, [x8, #4]
  414e04:	ldr	w2, [x8]
  414e08:	str	x19, [sp, #16]
  414e0c:	mov	x29, sp
  414e10:	mov	x19, x0
  414e14:	bfi	x2, x9, #32, #8
  414e18:	bl	414070 <ferror@plt+0x12ad0>
  414e1c:	cmp	w0, #0x6
  414e20:	b.ne	414e38 <ferror@plt+0x13898>  // b.any
  414e24:	ldr	x1, [x19, #16]
  414e28:	ldr	x19, [sp, #16]
  414e2c:	mov	w0, #0x1a                  	// #26
  414e30:	ldp	x29, x30, [sp], #32
  414e34:	b	402d44 <ferror@plt+0x17a4>
  414e38:	ldr	x19, [sp, #16]
  414e3c:	ldp	x29, x30, [sp], #32
  414e40:	ret
  414e44:	stp	x29, x30, [sp, #-48]!
  414e48:	stp	x22, x21, [sp, #16]
  414e4c:	stp	x20, x19, [sp, #32]
  414e50:	ldrb	w8, [x0, #304]
  414e54:	mov	x19, x0
  414e58:	mov	x29, sp
  414e5c:	cbz	w8, 414f84 <ferror@plt+0x139e4>
  414e60:	mov	x0, x19
  414e64:	bl	402a18 <ferror@plt+0x1478>
  414e68:	cbz	w0, 414e7c <ferror@plt+0x138dc>
  414e6c:	ldp	x20, x19, [sp, #32]
  414e70:	ldp	x22, x21, [sp, #16]
  414e74:	ldp	x29, x30, [sp], #48
  414e78:	ret
  414e7c:	ldr	w8, [x19, #32]
  414e80:	strb	wzr, [x19, #304]
  414e84:	cmp	w8, #0x2d
  414e88:	b.ne	414f4c <ferror@plt+0x139ac>  // b.any
  414e8c:	add	x20, x19, #0xf0
  414e90:	ldp	x2, x8, [x19, #40]
  414e94:	mov	x0, x20
  414e98:	sub	x1, x8, #0x1
  414e9c:	bl	401b70 <ferror@plt+0x5d0>
  414ea0:	mov	x0, x19
  414ea4:	bl	402a18 <ferror@plt+0x1478>
  414ea8:	cbnz	w0, 414e6c <ferror@plt+0x138cc>
  414eac:	ldr	w22, [x19, #32]
  414eb0:	cmp	w22, #0x26
  414eb4:	b.ne	414ef0 <ferror@plt+0x13950>  // b.any
  414eb8:	mov	x0, x19
  414ebc:	bl	402a18 <ferror@plt+0x1478>
  414ec0:	cbnz	w0, 414e6c <ferror@plt+0x138cc>
  414ec4:	ldr	w8, [x19, #32]
  414ec8:	cmp	w8, #0x28
  414ecc:	b.ne	414f34 <ferror@plt+0x13994>  // b.any
  414ed0:	mov	x0, x19
  414ed4:	bl	402a18 <ferror@plt+0x1478>
  414ed8:	cbnz	w0, 414e6c <ferror@plt+0x138cc>
  414edc:	ldr	w22, [x19, #32]
  414ee0:	mov	w21, #0x1                   	// #1
  414ee4:	cmp	w22, #0x27
  414ee8:	b.eq	414efc <ferror@plt+0x1395c>  // b.none
  414eec:	b	414f08 <ferror@plt+0x13968>
  414ef0:	mov	w21, wzr
  414ef4:	cmp	w22, #0x27
  414ef8:	b.ne	414f08 <ferror@plt+0x13968>  // b.any
  414efc:	mov	x0, x19
  414f00:	bl	402a18 <ferror@plt+0x1478>
  414f04:	cbnz	w0, 414e6c <ferror@plt+0x138cc>
  414f08:	ldp	x1, x0, [x19, #280]
  414f0c:	ldr	x2, [x19, #240]
  414f10:	ldr	x4, [x19, #16]
  414f14:	mov	w3, w21
  414f18:	bl	411cc0 <ferror@plt+0x10720>
  414f1c:	cbnz	w0, 414e6c <ferror@plt+0x138cc>
  414f20:	ldr	w8, [x19, #32]
  414f24:	cmp	w8, #0x2d
  414f28:	b.eq	414e90 <ferror@plt+0x138f0>  // b.none
  414f2c:	cmp	w22, #0x27
  414f30:	b.ne	414f64 <ferror@plt+0x139c4>  // b.any
  414f34:	ldr	x1, [x19, #16]
  414f38:	mov	w0, #0x1c                  	// #28
  414f3c:	ldp	x20, x19, [sp, #32]
  414f40:	ldp	x22, x21, [sp, #16]
  414f44:	ldp	x29, x30, [sp], #48
  414f48:	b	402d44 <ferror@plt+0x17a4>
  414f4c:	ldr	x1, [x19, #16]
  414f50:	mov	w0, #0x1e                  	// #30
  414f54:	ldp	x20, x19, [sp, #32]
  414f58:	ldp	x22, x21, [sp, #16]
  414f5c:	ldp	x29, x30, [sp], #48
  414f60:	b	402d44 <ferror@plt+0x17a4>
  414f64:	mov	x0, x19
  414f68:	bl	415454 <ferror@plt+0x13eb4>
  414f6c:	tbz	w0, #0, 414f84 <ferror@plt+0x139e4>
  414f70:	mov	w0, wzr
  414f74:	ldp	x20, x19, [sp, #32]
  414f78:	ldp	x22, x21, [sp, #16]
  414f7c:	ldp	x29, x30, [sp], #48
  414f80:	ret
  414f84:	ldr	x1, [x19, #16]
  414f88:	mov	w0, #0x18                  	// #24
  414f8c:	ldp	x20, x19, [sp, #32]
  414f90:	ldp	x22, x21, [sp, #16]
  414f94:	ldp	x29, x30, [sp], #48
  414f98:	b	402d44 <ferror@plt+0x17a4>
  414f9c:	stp	x29, x30, [sp, #-96]!
  414fa0:	stp	x28, x27, [sp, #16]
  414fa4:	stp	x26, x25, [sp, #32]
  414fa8:	stp	x24, x23, [sp, #48]
  414fac:	stp	x22, x21, [sp, #64]
  414fb0:	stp	x20, x19, [sp, #80]
  414fb4:	ldr	x8, [x0, #88]
  414fb8:	mov	x21, x0
  414fbc:	mov	x29, sp
  414fc0:	cmp	x8, #0x1
  414fc4:	b.hi	414fec <ferror@plt+0x13a4c>  // b.pmore
  414fc8:	ldr	x1, [x21, #16]
  414fcc:	ldp	x20, x19, [sp, #80]
  414fd0:	ldp	x22, x21, [sp, #64]
  414fd4:	ldp	x24, x23, [sp, #48]
  414fd8:	ldp	x26, x25, [sp, #32]
  414fdc:	ldp	x28, x27, [sp, #16]
  414fe0:	mov	w0, #0x18                  	// #24
  414fe4:	ldp	x29, x30, [sp], #96
  414fe8:	b	402d44 <ferror@plt+0x17a4>
  414fec:	mov	w20, w1
  414ff0:	tbz	w1, #0, 415010 <ferror@plt+0x13a70>
  414ff4:	mov	x0, x21
  414ff8:	bl	402a18 <ferror@plt+0x1478>
  414ffc:	mov	w24, w0
  415000:	cbnz	w0, 415280 <ferror@plt+0x13ce0>
  415004:	mov	x0, x21
  415008:	bl	415454 <ferror@plt+0x13eb4>
  41500c:	tbz	w0, #0, 414fc8 <ferror@plt+0x13a28>
  415010:	add	x19, x21, #0x50
  415014:	mov	x0, x19
  415018:	mov	x1, xzr
  41501c:	bl	401f8c <ferror@plt+0x9ec>
  415020:	ldrb	w8, [x0]
  415024:	add	x22, x21, #0xa0
  415028:	add	x23, x21, #0x78
  41502c:	adrp	x26, 42e000 <ferror@plt+0x2ca60>
  415030:	and	w28, w8, #0x1
  415034:	ldr	x25, [x21, #88]
  415038:	eor	w27, w28, #0x1
  41503c:	tbnz	w20, #0, 415044 <ferror@plt+0x13aa4>
  415040:	tbz	w27, #0, 414fc8 <ferror@plt+0x13a28>
  415044:	mov	x0, x19
  415048:	mov	x1, xzr
  41504c:	bl	401f8c <ferror@plt+0x9ec>
  415050:	ldrb	w8, [x0]
  415054:	tbnz	w8, #5, 4150ac <ferror@plt+0x13b0c>
  415058:	mov	x0, x19
  41505c:	mov	x1, xzr
  415060:	bl	401f8c <ferror@plt+0x9ec>
  415064:	ldrb	w8, [x0]
  415068:	tbnz	w8, #7, 4150e4 <ferror@plt+0x13b44>
  41506c:	mov	x0, x19
  415070:	mov	x1, xzr
  415074:	bl	401f8c <ferror@plt+0x9ec>
  415078:	ldrb	w8, [x0]
  41507c:	tbnz	w8, #1, 415254 <ferror@plt+0x13cb4>
  415080:	mov	x0, x19
  415084:	mov	x1, xzr
  415088:	bl	401f8c <ferror@plt+0x9ec>
  41508c:	ldrb	w8, [x0]
  415090:	tbz	w8, #0, 415120 <ferror@plt+0x13b80>
  415094:	mov	x0, x19
  415098:	mov	x1, xzr
  41509c:	bl	401f8c <ferror@plt+0x9ec>
  4150a0:	ldrb	w8, [x0]
  4150a4:	tbz	w8, #6, 415114 <ferror@plt+0x13b74>
  4150a8:	b	415120 <ferror@plt+0x13b80>
  4150ac:	mov	x0, x22
  4150b0:	mov	x1, xzr
  4150b4:	bl	401f8c <ferror@plt+0x9ec>
  4150b8:	ldr	x8, [x21, #288]
  4150bc:	mov	x24, x0
  4150c0:	mov	w1, #0x43                  	// #67
  4150c4:	mov	x0, x8
  4150c8:	bl	401950 <ferror@plt+0x3b0>
  4150cc:	ldr	x0, [x21, #288]
  4150d0:	ldr	x1, [x24]
  4150d4:	bl	401a10 <ferror@plt+0x470>
  4150d8:	mov	w1, #0x1                   	// #1
  4150dc:	mov	x0, x22
  4150e0:	bl	401750 <ferror@plt+0x1b0>
  4150e4:	ldr	x24, [x21, #288]
  4150e8:	mov	x0, x23
  4150ec:	mov	x1, xzr
  4150f0:	bl	401f8c <ferror@plt+0x9ec>
  4150f4:	ldr	x1, [x0, #8]
  4150f8:	add	x0, x24, #0x28
  4150fc:	bl	401f34 <ferror@plt+0x994>
  415100:	ldr	x8, [x24, #8]
  415104:	mov	w1, #0x1                   	// #1
  415108:	str	x8, [x0]
  41510c:	mov	x0, x23
  415110:	bl	401750 <ferror@plt+0x1b0>
  415114:	mov	w1, #0x1                   	// #1
  415118:	mov	x0, x19
  41511c:	bl	401750 <ferror@plt+0x1b0>
  415120:	mov	x0, x19
  415124:	mov	x1, xzr
  415128:	bl	401f8c <ferror@plt+0x9ec>
  41512c:	ldrb	w8, [x0]
  415130:	tbz	w8, #6, 415210 <ferror@plt+0x13c70>
  415134:	ldr	x8, [x21, #88]
  415138:	cmp	x25, x8
  41513c:	b.eq	415154 <ferror@plt+0x13bb4>  // b.none
  415140:	mov	x0, x19
  415144:	mov	x1, xzr
  415148:	bl	401f8c <ferror@plt+0x9ec>
  41514c:	ldrb	w8, [x0]
  415150:	tbnz	w8, #0, 415210 <ferror@plt+0x13c70>
  415154:	ldr	w8, [x21, #32]
  415158:	cmp	w8, #0x22
  41515c:	b.ne	415170 <ferror@plt+0x13bd0>  // b.any
  415160:	mov	x0, x21
  415164:	bl	402a18 <ferror@plt+0x1478>
  415168:	cbz	w0, 415154 <ferror@plt+0x13bb4>
  41516c:	b	41527c <ferror@plt+0x13cdc>
  415170:	mov	w1, #0x1                   	// #1
  415174:	mov	x0, x19
  415178:	bl	401750 <ferror@plt+0x1b0>
  41517c:	ldr	x8, [x26, #584]
  415180:	mov	x0, x19
  415184:	mov	x1, xzr
  415188:	ldrh	w24, [x8, #1138]
  41518c:	bl	401f8c <ferror@plt+0x9ec>
  415190:	ldrh	w8, [x0]
  415194:	tbnz	w24, #2, 4151d8 <ferror@plt+0x13c38>
  415198:	orr	w8, w8, #0x100
  41519c:	strh	w8, [x0]
  4151a0:	ldr	w8, [x21, #32]
  4151a4:	cmp	w8, #0x46
  4151a8:	b.eq	4152a8 <ferror@plt+0x13d08>  // b.none
  4151ac:	tbnz	w28, #0, 415210 <ferror@plt+0x13c70>
  4151b0:	mov	x0, x19
  4151b4:	mov	x1, xzr
  4151b8:	bl	401f8c <ferror@plt+0x9ec>
  4151bc:	ldrb	w8, [x0, #1]
  4151c0:	bic	w8, w8, w20
  4151c4:	tbnz	w8, #0, 415210 <ferror@plt+0x13c70>
  4151c8:	mov	x0, x19
  4151cc:	mov	x1, xzr
  4151d0:	bl	401f8c <ferror@plt+0x9ec>
  4151d4:	ldrh	w8, [x0]
  4151d8:	and	w8, w8, #0xfffffeff
  4151dc:	strh	w8, [x0]
  4151e0:	ldr	x24, [x21, #288]
  4151e4:	mov	x0, x23
  4151e8:	mov	x1, xzr
  4151ec:	bl	401f8c <ferror@plt+0x9ec>
  4151f0:	ldr	x1, [x0, #8]
  4151f4:	add	x0, x24, #0x28
  4151f8:	bl	401f34 <ferror@plt+0x994>
  4151fc:	ldr	x8, [x24, #8]
  415200:	mov	w1, #0x1                   	// #1
  415204:	str	x8, [x0]
  415208:	mov	x0, x23
  41520c:	bl	401750 <ferror@plt+0x1b0>
  415210:	ldr	x8, [x21, #88]
  415214:	and	w20, w20, w27
  415218:	cmp	x8, #0x2
  41521c:	b.cc	4152bc <ferror@plt+0x13d1c>  // b.lo, b.ul, b.last
  415220:	mov	x0, x19
  415224:	mov	x1, xzr
  415228:	bl	401f8c <ferror@plt+0x9ec>
  41522c:	ldrb	w8, [x0, #1]
  415230:	bic	w8, w8, w20
  415234:	tbnz	w8, #0, 4152a0 <ferror@plt+0x13d00>
  415238:	mov	x0, x19
  41523c:	mov	x1, xzr
  415240:	bl	401f8c <ferror@plt+0x9ec>
  415244:	ldrb	w8, [x0]
  415248:	mov	w28, wzr
  41524c:	tbz	w8, #0, 415034 <ferror@plt+0x13a94>
  415250:	b	4152bc <ferror@plt+0x13d1c>
  415254:	ldr	x0, [x21, #288]
  415258:	ldrb	w8, [x0, #216]
  41525c:	cmp	w8, #0x0
  415260:	mov	w8, #0x47                  	// #71
  415264:	cinc	w1, w8, ne  // ne = any
  415268:	bl	401950 <ferror@plt+0x3b0>
  41526c:	mov	x0, x21
  415270:	mov	x1, xzr
  415274:	bl	403fd0 <ferror@plt+0x2a30>
  415278:	b	415114 <ferror@plt+0x13b74>
  41527c:	mov	w24, w0
  415280:	mov	w0, w24
  415284:	ldp	x20, x19, [sp, #80]
  415288:	ldp	x22, x21, [sp, #64]
  41528c:	ldp	x24, x23, [sp, #48]
  415290:	ldp	x26, x25, [sp, #32]
  415294:	ldp	x28, x27, [sp, #16]
  415298:	ldp	x29, x30, [sp], #96
  41529c:	ret
  4152a0:	mov	w24, wzr
  4152a4:	b	415280 <ferror@plt+0x13ce0>
  4152a8:	mov	x0, x21
  4152ac:	bl	415314 <ferror@plt+0x13d74>
  4152b0:	mov	w24, w0
  4152b4:	and	w20, w20, w27
  4152b8:	cbnz	w0, 4152d0 <ferror@plt+0x13d30>
  4152bc:	ldr	x8, [x21, #88]
  4152c0:	mov	w24, wzr
  4152c4:	cmp	x8, #0x1
  4152c8:	b.ne	4152d0 <ferror@plt+0x13d30>  // b.any
  4152cc:	tbnz	w20, #0, 414fc8 <ferror@plt+0x13a28>
  4152d0:	tbz	w20, #0, 415280 <ferror@plt+0x13ce0>
  4152d4:	mov	x0, x19
  4152d8:	mov	x1, xzr
  4152dc:	bl	401f8c <ferror@plt+0x9ec>
  4152e0:	ldrb	w8, [x0]
  4152e4:	tbz	w8, #0, 415280 <ferror@plt+0x13ce0>
  4152e8:	mov	x0, x19
  4152ec:	mov	x1, xzr
  4152f0:	bl	401f8c <ferror@plt+0x9ec>
  4152f4:	ldrh	w8, [x0]
  4152f8:	mov	w9, #0x1e2                 	// #482
  4152fc:	tst	w8, w9
  415300:	b.ne	415280 <ferror@plt+0x13ce0>  // b.any
  415304:	mov	w1, #0x1                   	// #1
  415308:	mov	x0, x19
  41530c:	bl	401750 <ferror@plt+0x1b0>
  415310:	b	415280 <ferror@plt+0x13ce0>
  415314:	sub	sp, sp, #0x60
  415318:	stp	x29, x30, [sp, #32]
  41531c:	stp	x22, x21, [sp, #64]
  415320:	stp	x20, x19, [sp, #80]
  415324:	ldr	x8, [x0, #288]
  415328:	add	x20, x0, #0x50
  41532c:	mov	x19, x0
  415330:	mov	x0, x20
  415334:	ldr	x21, [x8, #48]
  415338:	mov	x1, xzr
  41533c:	str	x23, [sp, #48]
  415340:	add	x29, sp, #0x20
  415344:	bl	401f8c <ferror@plt+0x9ec>
  415348:	ldrb	w8, [x0, #1]
  41534c:	tbnz	w8, #0, 415370 <ferror@plt+0x13dd0>
  415350:	ldr	x1, [x19, #16]
  415354:	ldp	x20, x19, [sp, #80]
  415358:	ldp	x22, x21, [sp, #64]
  41535c:	ldr	x23, [sp, #48]
  415360:	ldp	x29, x30, [sp, #32]
  415364:	mov	w0, #0x18                  	// #24
  415368:	add	sp, sp, #0x60
  41536c:	b	402d44 <ferror@plt+0x17a4>
  415370:	ldr	x0, [x19, #288]
  415374:	mov	w1, #0x43                  	// #67
  415378:	bl	401950 <ferror@plt+0x3b0>
  41537c:	ldr	x0, [x19, #288]
  415380:	mov	x1, x21
  415384:	bl	401a10 <ferror@plt+0x470>
  415388:	mov	x0, x20
  41538c:	mov	x1, xzr
  415390:	bl	401f8c <ferror@plt+0x9ec>
  415394:	ldrh	w8, [x0]
  415398:	add	x22, x19, #0x78
  41539c:	mov	x1, xzr
  4153a0:	and	w8, w8, #0xfffffeff
  4153a4:	strh	w8, [x0]
  4153a8:	ldr	x23, [x19, #288]
  4153ac:	mov	x0, x22
  4153b0:	bl	401f8c <ferror@plt+0x9ec>
  4153b4:	ldr	x1, [x0, #8]
  4153b8:	add	x0, x23, #0x28
  4153bc:	bl	401f34 <ferror@plt+0x994>
  4153c0:	ldr	x8, [x23, #8]
  4153c4:	mov	w1, #0x1                   	// #1
  4153c8:	str	x8, [x0]
  4153cc:	mov	x0, x22
  4153d0:	bl	401750 <ferror@plt+0x1b0>
  4153d4:	add	x1, sp, #0x8
  4153d8:	mov	x0, x22
  4153dc:	stp	xzr, x21, [sp, #8]
  4153e0:	str	xzr, [sp, #24]
  4153e4:	bl	401890 <ferror@plt+0x2f0>
  4153e8:	ldr	x8, [x19, #288]
  4153ec:	mov	x9, #0xffffffffffffffff    	// #-1
  4153f0:	add	x1, x29, #0x18
  4153f4:	str	x9, [x29, #24]
  4153f8:	add	x0, x8, #0x28
  4153fc:	bl	401890 <ferror@plt+0x2f0>
  415400:	mov	w8, #0x80                  	// #128
  415404:	mov	x0, x20
  415408:	mov	x1, xzr
  41540c:	strh	w8, [sp, #8]
  415410:	bl	401f8c <ferror@plt+0x9ec>
  415414:	ldrh	w8, [x0]
  415418:	mov	w9, #0x88                  	// #136
  41541c:	add	x1, sp, #0x8
  415420:	mov	x0, x20
  415424:	and	w8, w8, #0x1c
  415428:	orr	w8, w8, w9
  41542c:	strh	w8, [sp, #8]
  415430:	bl	401890 <ferror@plt+0x2f0>
  415434:	mov	x0, x19
  415438:	bl	402a18 <ferror@plt+0x1478>
  41543c:	ldp	x20, x19, [sp, #80]
  415440:	ldp	x22, x21, [sp, #64]
  415444:	ldr	x23, [sp, #48]
  415448:	ldp	x29, x30, [sp, #32]
  41544c:	add	sp, sp, #0x60
  415450:	ret
  415454:	stp	x29, x30, [sp, #-48]!
  415458:	stp	x22, x21, [sp, #16]
  41545c:	stp	x20, x19, [sp, #32]
  415460:	ldr	w9, [x0, #32]
  415464:	mov	x19, x0
  415468:	mov	w8, wzr
  41546c:	mov	w0, #0x1                   	// #1
  415470:	sub	w10, w9, #0x22
  415474:	cmp	w10, #0x24
  415478:	mov	x29, sp
  41547c:	b.hi	4154a8 <ferror@plt+0x13f08>  // b.pmore
  415480:	adrp	x9, 41a000 <ferror@plt+0x18a60>
  415484:	add	x9, x9, #0xb9e
  415488:	adr	x11, 415498 <ferror@plt+0x13ef8>
  41548c:	ldrb	w12, [x9, x10]
  415490:	add	x11, x11, x12, lsl #2
  415494:	br	x11
  415498:	ldp	x20, x19, [sp, #32]
  41549c:	ldp	x22, x21, [sp, #16]
  4154a0:	ldp	x29, x30, [sp], #48
  4154a4:	ret
  4154a8:	cbz	w9, 415498 <ferror@plt+0x13ef8>
  4154ac:	b	41553c <ferror@plt+0x13f9c>
  4154b0:	mov	x20, xzr
  4154b4:	add	x21, x19, #0x50
  4154b8:	ldr	x8, [x19, #88]
  4154bc:	cmp	x20, x8
  4154c0:	b.cs	415538 <ferror@plt+0x13f98>  // b.hs, b.nlast
  4154c4:	mov	x0, x21
  4154c8:	mov	x1, x20
  4154cc:	bl	401f8c <ferror@plt+0x9ec>
  4154d0:	ldrb	w8, [x0]
  4154d4:	add	x20, x20, #0x1
  4154d8:	tbz	w8, #0, 4154b8 <ferror@plt+0x13f18>
  4154dc:	mov	w8, #0x1                   	// #1
  4154e0:	b	41553c <ferror@plt+0x13f9c>
  4154e4:	ldr	x8, [x19, #88]
  4154e8:	cbz	x8, 41553c <ferror@plt+0x13f9c>
  4154ec:	mov	x20, xzr
  4154f0:	add	x21, x19, #0x50
  4154f4:	mov	w22, #0xa0                  	// #160
  4154f8:	mov	x0, x21
  4154fc:	mov	x1, x20
  415500:	bl	401f8c <ferror@plt+0x9ec>
  415504:	ldrh	w8, [x0]
  415508:	tbz	w8, #0, 415518 <ferror@plt+0x13f78>
  41550c:	ldr	w9, [x19, #36]
  415510:	cmp	w9, #0x2b
  415514:	b.ne	415550 <ferror@plt+0x13fb0>  // b.any
  415518:	ldr	x9, [x19, #88]
  41551c:	add	x20, x20, #0x1
  415520:	cmp	x20, x9
  415524:	b.cs	415530 <ferror@plt+0x13f90>  // b.hs, b.nlast
  415528:	and	w9, w8, w22
  41552c:	cbnz	w9, 4154f8 <ferror@plt+0x13f58>
  415530:	ubfx	w8, w8, #6, #1
  415534:	b	41553c <ferror@plt+0x13f9c>
  415538:	mov	w8, wzr
  41553c:	mov	w0, w8
  415540:	ldp	x20, x19, [sp, #32]
  415544:	ldp	x22, x21, [sp, #16]
  415548:	ldp	x29, x30, [sp], #48
  41554c:	ret
  415550:	mov	w0, wzr
  415554:	ldp	x20, x19, [sp, #32]
  415558:	ldp	x22, x21, [sp, #16]
  41555c:	ldp	x29, x30, [sp], #48
  415560:	ret
  415564:	stp	x29, x30, [sp, #-80]!
  415568:	mov	x29, sp
  41556c:	stp	x24, x23, [sp, #32]
  415570:	stp	x22, x21, [sp, #48]
  415574:	stp	x20, x19, [sp, #64]
  415578:	str	w1, [x29, #28]
  41557c:	ldr	x8, [x0, #208]
  415580:	add	x21, x0, #0xc8
  415584:	str	x25, [sp, #16]
  415588:	cmp	x8, x2
  41558c:	b.ls	415688 <ferror@plt+0x140e8>  // b.plast
  415590:	adrp	x24, 419000 <ferror@plt+0x17a60>
  415594:	sub	w8, w1, #0x2
  415598:	add	x24, x24, #0xea9
  41559c:	ldrsb	w8, [x24, w8, uxtw]
  4155a0:	mov	x19, x3
  4155a4:	mov	x20, x0
  4155a8:	mov	x22, x2
  4155ac:	and	w25, w8, #0x7f
  4155b0:	tbnz	w8, #31, 415670 <ferror@plt+0x140d0>
  4155b4:	mov	x0, x21
  4155b8:	mov	x1, xzr
  4155bc:	bl	401f8c <ferror@plt+0x9ec>
  4155c0:	ldr	w23, [x0]
  4155c4:	cmp	w23, #0x24
  4155c8:	b.eq	415688 <ferror@plt+0x140e8>  // b.none
  4155cc:	sub	w8, w23, #0x2
  4155d0:	ldrb	w8, [x24, w8, uxtw]
  4155d4:	and	w8, w8, #0x7f
  4155d8:	cmp	w8, w25
  4155dc:	b.cs	415688 <ferror@plt+0x140e8>  // b.hs, b.nlast
  4155e0:	ldr	x0, [x20, #288]
  4155e4:	mov	w1, w23
  4155e8:	bl	401950 <ferror@plt+0x3b0>
  4155ec:	mov	w1, #0x1                   	// #1
  4155f0:	mov	x0, x21
  4155f4:	bl	401750 <ferror@plt+0x1b0>
  4155f8:	ldr	x8, [x19]
  4155fc:	orr	w9, w23, #0x1
  415600:	cmp	w9, #0x5
  415604:	cset	w9, ne  // ne = any
  415608:	sub	x8, x8, x9
  41560c:	str	x8, [x19]
  415610:	ldr	x8, [x20, #208]
  415614:	cmp	x8, x22
  415618:	b.hi	4155b4 <ferror@plt+0x14014>  // b.pmore
  41561c:	b	415688 <ferror@plt+0x140e8>
  415620:	sub	w8, w23, #0x2
  415624:	ldrb	w8, [x24, w8, uxtw]
  415628:	and	w8, w8, #0x7f
  41562c:	cmp	w8, w25
  415630:	b.hi	415688 <ferror@plt+0x140e8>  // b.pmore
  415634:	ldr	x0, [x20, #288]
  415638:	mov	w1, w23
  41563c:	bl	401950 <ferror@plt+0x3b0>
  415640:	mov	w1, #0x1                   	// #1
  415644:	mov	x0, x21
  415648:	bl	401750 <ferror@plt+0x1b0>
  41564c:	ldr	x8, [x19]
  415650:	orr	w9, w23, #0x1
  415654:	cmp	w9, #0x5
  415658:	cset	w9, ne  // ne = any
  41565c:	sub	x8, x8, x9
  415660:	str	x8, [x19]
  415664:	ldr	x8, [x20, #208]
  415668:	cmp	x8, x22
  41566c:	b.ls	415688 <ferror@plt+0x140e8>  // b.plast
  415670:	mov	x0, x21
  415674:	mov	x1, xzr
  415678:	bl	401f8c <ferror@plt+0x9ec>
  41567c:	ldr	w23, [x0]
  415680:	cmp	w23, #0x24
  415684:	b.ne	415620 <ferror@plt+0x14080>  // b.any
  415688:	add	x1, x29, #0x1c
  41568c:	mov	x0, x21
  415690:	bl	401890 <ferror@plt+0x2f0>
  415694:	ldp	x20, x19, [sp, #64]
  415698:	ldp	x22, x21, [sp, #48]
  41569c:	ldp	x24, x23, [sp, #32]
  4156a0:	ldr	x25, [sp, #16]
  4156a4:	ldp	x29, x30, [sp], #80
  4156a8:	ret
  4156ac:	sub	sp, sp, #0x50
  4156b0:	stp	x29, x30, [sp, #16]
  4156b4:	stp	x24, x23, [sp, #32]
  4156b8:	stp	x22, x21, [sp, #48]
  4156bc:	stp	x20, x19, [sp, #64]
  4156c0:	mov	x20, x0
  4156c4:	ldr	x0, [x0, #40]
  4156c8:	add	x29, sp, #0x10
  4156cc:	mov	w24, w3
  4156d0:	mov	x22, x2
  4156d4:	mov	x21, x1
  4156d8:	bl	403020 <ferror@plt+0x1a80>
  4156dc:	mov	x19, x0
  4156e0:	mov	x0, x20
  4156e4:	bl	402a18 <ferror@plt+0x1478>
  4156e8:	mov	w23, w0
  4156ec:	cbz	w0, 415714 <ferror@plt+0x14174>
  4156f0:	mov	x0, x19
  4156f4:	bl	401480 <free@plt>
  4156f8:	mov	w0, w23
  4156fc:	ldp	x20, x19, [sp, #64]
  415700:	ldp	x22, x21, [sp, #48]
  415704:	ldp	x24, x23, [sp, #32]
  415708:	ldp	x29, x30, [sp, #16]
  41570c:	add	sp, sp, #0x50
  415710:	ret
  415714:	ldr	w8, [x20, #32]
  415718:	cmp	w8, #0x24
  41571c:	b.eq	415754 <ferror@plt+0x141b4>  // b.none
  415720:	cmp	w8, #0x26
  415724:	b.ne	415780 <ferror@plt+0x141e0>  // b.any
  415728:	mov	x0, x20
  41572c:	bl	402a18 <ferror@plt+0x1478>
  415730:	mov	w23, w0
  415734:	cbnz	w0, 4156f0 <ferror@plt+0x14150>
  415738:	ldr	w8, [x20, #32]
  41573c:	cmp	w8, #0x28
  415740:	b.ne	4157b4 <ferror@plt+0x14214>  // b.any
  415744:	tbnz	w24, #4, 415864 <ferror@plt+0x142c4>
  415748:	ldr	x1, [x20, #16]
  41574c:	mov	w0, #0x19                  	// #25
  415750:	b	415818 <ferror@plt+0x14278>
  415754:	tbnz	w24, #2, 415810 <ferror@plt+0x14270>
  415758:	mov	w8, #0x45                  	// #69
  41575c:	mov	x0, x20
  415760:	mov	w1, w24
  415764:	str	w8, [x21]
  415768:	strb	wzr, [x22]
  41576c:	str	x19, [sp]
  415770:	bl	4158e0 <ferror@plt+0x14340>
  415774:	cbz	w0, 415824 <ferror@plt+0x14284>
  415778:	mov	w23, w0
  41577c:	b	4156f0 <ferror@plt+0x14150>
  415780:	mov	w8, #0x2f                  	// #47
  415784:	mov	w9, #0x1                   	// #1
  415788:	str	w8, [x21]
  41578c:	strb	w9, [x22]
  415790:	ldr	x0, [x20, #288]
  415794:	mov	w1, #0x2f                  	// #47
  415798:	bl	401950 <ferror@plt+0x3b0>
  41579c:	mov	w2, #0x1                   	// #1
  4157a0:	mov	x0, x20
  4157a4:	mov	x1, x19
  4157a8:	bl	404000 <ferror@plt+0x2a60>
  4157ac:	mov	w23, wzr
  4157b0:	b	4156f0 <ferror@plt+0x14150>
  4157b4:	adrp	x8, 419000 <ferror@plt+0x17a60>
  4157b8:	add	x8, x8, #0xedd
  4157bc:	ldrb	w9, [x8, #4]
  4157c0:	ldr	w2, [x8]
  4157c4:	and	w8, w24, #0xfffffffc
  4157c8:	orr	w1, w8, #0x20
  4157cc:	mov	x0, x20
  4157d0:	bfi	x2, x9, #32, #8
  4157d4:	bl	414070 <ferror@plt+0x12ad0>
  4157d8:	mov	w23, w0
  4157dc:	cmp	w0, #0x6
  4157e0:	b.ne	4157f4 <ferror@plt+0x14254>  // b.any
  4157e4:	ldr	x1, [x20, #16]
  4157e8:	mov	w0, #0x1a                  	// #26
  4157ec:	bl	402d44 <ferror@plt+0x17a4>
  4157f0:	mov	w23, w0
  4157f4:	cbnz	w23, 4156f0 <ferror@plt+0x14150>
  4157f8:	ldr	w8, [x20, #32]
  4157fc:	cmp	w8, #0x28
  415800:	b.ne	415810 <ferror@plt+0x14270>  // b.any
  415804:	mov	w8, #0x1                   	// #1
  415808:	mov	w9, #0x30                  	// #48
  41580c:	b	41586c <ferror@plt+0x142cc>
  415810:	ldr	x1, [x20, #16]
  415814:	mov	w0, #0x18                  	// #24
  415818:	bl	402d44 <ferror@plt+0x17a4>
  41581c:	mov	w23, w0
  415820:	b	4156f0 <ferror@plt+0x14150>
  415824:	ldr	x8, [x20, #280]
  415828:	mov	x1, sp
  41582c:	add	x0, x8, #0x108
  415830:	bl	402218 <ferror@plt+0xc78>
  415834:	cmn	x0, #0x1
  415838:	b.eq	4158a4 <ferror@plt+0x14304>  // b.none
  41583c:	mov	x21, x0
  415840:	mov	x0, x19
  415844:	bl	401480 <free@plt>
  415848:	ldr	x8, [x20, #280]
  41584c:	mov	x1, x21
  415850:	add	x0, x8, #0x108
  415854:	bl	401f34 <ferror@plt+0x994>
  415858:	ldr	x19, [x0, #8]
  41585c:	ldr	x0, [x20, #288]
  415860:	b	4158c8 <ferror@plt+0x14328>
  415864:	mov	w8, wzr
  415868:	mov	w9, #0x31                  	// #49
  41586c:	mov	x0, x20
  415870:	str	w9, [x21]
  415874:	strb	w8, [x22]
  415878:	bl	402a18 <ferror@plt+0x1478>
  41587c:	mov	w23, w0
  415880:	cbnz	w0, 4156f0 <ferror@plt+0x14150>
  415884:	ldr	x0, [x20, #288]
  415888:	ldr	w1, [x21]
  41588c:	bl	401950 <ferror@plt+0x3b0>
  415890:	mov	x0, x20
  415894:	mov	x1, x19
  415898:	mov	w2, wzr
  41589c:	bl	404000 <ferror@plt+0x2a60>
  4158a0:	b	4156f0 <ferror@plt+0x14150>
  4158a4:	ldr	x0, [x20, #280]
  4158a8:	mov	x1, x19
  4158ac:	bl	40e3f4 <ferror@plt+0xce54>
  4158b0:	ldr	x8, [x20, #280]
  4158b4:	ldr	x1, [x20, #296]
  4158b8:	mov	x19, x0
  4158bc:	add	x0, x8, #0xe0
  4158c0:	bl	401f34 <ferror@plt+0x994>
  4158c4:	str	x0, [x20, #288]
  4158c8:	mov	x1, x19
  4158cc:	bl	401a10 <ferror@plt+0x470>
  4158d0:	mov	x0, x20
  4158d4:	bl	402a18 <ferror@plt+0x1478>
  4158d8:	mov	w23, w0
  4158dc:	b	4156f8 <ferror@plt+0x14158>
  4158e0:	stp	x29, x30, [sp, #-64]!
  4158e4:	str	x23, [sp, #16]
  4158e8:	stp	x22, x21, [sp, #32]
  4158ec:	stp	x20, x19, [sp, #48]
  4158f0:	mov	x29, sp
  4158f4:	mov	w21, w1
  4158f8:	mov	x19, x0
  4158fc:	bl	402a18 <ferror@plt+0x1478>
  415900:	cbnz	w0, 415930 <ferror@plt+0x14390>
  415904:	ldr	w8, [x19, #32]
  415908:	cmp	w8, #0x25
  41590c:	b.ne	415944 <ferror@plt+0x143a4>  // b.any
  415910:	mov	x20, xzr
  415914:	ldr	x0, [x19, #288]
  415918:	mov	w1, #0x45                  	// #69
  41591c:	bl	401950 <ferror@plt+0x3b0>
  415920:	ldr	x0, [x19, #288]
  415924:	mov	x1, x20
  415928:	bl	401a10 <ferror@plt+0x470>
  41592c:	mov	w0, wzr
  415930:	ldp	x20, x19, [sp, #48]
  415934:	ldp	x22, x21, [sp, #32]
  415938:	ldr	x23, [sp, #16]
  41593c:	ldp	x29, x30, [sp], #64
  415940:	ret
  415944:	adrp	x8, 419000 <ferror@plt+0x17a60>
  415948:	add	x8, x8, #0xece
  41594c:	ldrb	w9, [x8, #4]
  415950:	ldr	w22, [x8]
  415954:	mov	x20, xzr
  415958:	bfi	x22, x9, #32, #8
  41595c:	b	41596c <ferror@plt+0x143cc>
  415960:	cmp	w8, #0x25
  415964:	add	x20, x20, #0x1
  415968:	b.eq	4159c0 <ferror@plt+0x14420>  // b.none
  41596c:	and	w8, w21, #0xfffffffc
  415970:	orr	w21, w8, #0x30
  415974:	mov	x0, x19
  415978:	mov	w1, w21
  41597c:	mov	x2, x22
  415980:	bl	414070 <ferror@plt+0x12ad0>
  415984:	cmp	w0, #0x6
  415988:	b.ne	415998 <ferror@plt+0x143f8>  // b.any
  41598c:	ldr	x1, [x19, #16]
  415990:	mov	w0, #0x1a                  	// #26
  415994:	bl	402d44 <ferror@plt+0x17a4>
  415998:	cbnz	w0, 415930 <ferror@plt+0x14390>
  41599c:	ldr	w23, [x19, #32]
  4159a0:	cmp	w23, #0x27
  4159a4:	mov	w8, w23
  4159a8:	b.ne	415960 <ferror@plt+0x143c0>  // b.any
  4159ac:	mov	x0, x19
  4159b0:	bl	402a18 <ferror@plt+0x1478>
  4159b4:	cbnz	w0, 415930 <ferror@plt+0x14390>
  4159b8:	ldr	w8, [x19, #32]
  4159bc:	b	415960 <ferror@plt+0x143c0>
  4159c0:	cmp	w23, #0x27
  4159c4:	b.ne	415914 <ferror@plt+0x14374>  // b.any
  4159c8:	ldr	x1, [x19, #16]
  4159cc:	ldp	x20, x19, [sp, #48]
  4159d0:	ldp	x22, x21, [sp, #32]
  4159d4:	ldr	x23, [sp, #16]
  4159d8:	mov	w0, #0x18                  	// #24
  4159dc:	ldp	x29, x30, [sp], #64
  4159e0:	b	402d44 <ferror@plt+0x17a4>
  4159e4:	stp	x29, x30, [sp, #-96]!
  4159e8:	stp	x28, x27, [sp, #16]
  4159ec:	stp	x26, x25, [sp, #32]
  4159f0:	stp	x24, x23, [sp, #48]
  4159f4:	stp	x22, x21, [sp, #64]
  4159f8:	stp	x20, x19, [sp, #80]
  4159fc:	mov	x29, sp
  415a00:	sub	sp, sp, #0x1, lsl #12
  415a04:	sub	sp, sp, #0x50
  415a08:	adrp	x28, 42e000 <ferror@plt+0x2ca60>
  415a0c:	ldr	x8, [x28, #584]
  415a10:	mov	x21, x2
  415a14:	mov	x19, x1
  415a18:	ldrb	w9, [x8, #1139]
  415a1c:	tbz	w9, #0, 415a28 <ferror@plt+0x14488>
  415a20:	ldrb	w8, [x8, #1778]
  415a24:	cbz	w8, 415a54 <ferror@plt+0x144b4>
  415a28:	mov	x0, x19
  415a2c:	mov	x1, x21
  415a30:	add	sp, sp, #0x1, lsl #12
  415a34:	add	sp, sp, #0x50
  415a38:	ldp	x20, x19, [sp, #80]
  415a3c:	ldp	x22, x21, [sp, #64]
  415a40:	ldp	x24, x23, [sp, #48]
  415a44:	ldp	x26, x25, [sp, #32]
  415a48:	ldp	x28, x27, [sp, #16]
  415a4c:	ldp	x29, x30, [sp], #96
  415a50:	b	404460 <ferror@plt+0x2ec0>
  415a54:	ldrb	w8, [x0, #513]
  415a58:	mov	x20, x0
  415a5c:	cbz	w8, 415aa0 <ferror@plt+0x14500>
  415a60:	mov	x0, x20
  415a64:	bl	416c48 <ferror@plt+0x156a8>
  415a68:	mov	w23, w0
  415a6c:	cbz	w0, 415b24 <ferror@plt+0x14584>
  415a70:	add	x1, x20, #0xf0
  415a74:	add	x4, x20, #0x170
  415a78:	add	x5, x20, #0x180
  415a7c:	mov	w0, #0x1                   	// #1
  415a80:	mov	x2, xzr
  415a84:	mov	x3, xzr
  415a88:	mov	w21, #0x1                   	// #1
  415a8c:	bl	401380 <pselect@plt>
  415a90:	cmp	w0, #0x1
  415a94:	b.lt	415c48 <ferror@plt+0x146a8>  // b.tstop
  415a98:	strb	w21, [x20, #512]
  415a9c:	b	415c9c <ferror@plt+0x146fc>
  415aa0:	add	x22, x20, #0xb0
  415aa4:	mov	w0, wzr
  415aa8:	mov	x1, x22
  415aac:	bl	4012d0 <tcgetattr@plt>
  415ab0:	cmn	w0, #0x1
  415ab4:	b.eq	415cc4 <ferror@plt+0x14724>  // b.none
  415ab8:	ldp	q1, q0, [x22]
  415abc:	ldr	q2, [x22, #32]
  415ac0:	ldur	q3, [x22, #44]
  415ac4:	mov	w8, #0xffff7ff4            	// #-32780
  415ac8:	stp	q1, q0, [sp, #48]
  415acc:	ldr	d1, [sp, #56]
  415ad0:	ldr	w9, [sp, #48]
  415ad4:	dup	v0.2s, w8
  415ad8:	mov	w8, #0xfffffacd            	// #-1331
  415adc:	and	v0.8b, v1.8b, v0.8b
  415ae0:	and	w8, w9, w8
  415ae4:	orr	v1.2s, #0x30
  415ae8:	mov	w9, #0x100                 	// #256
  415aec:	mov	v1.s[1], v0.s[1]
  415af0:	add	x2, sp, #0x30
  415af4:	mov	w1, #0x2                   	// #2
  415af8:	mov	w0, wzr
  415afc:	stur	q3, [sp, #92]
  415b00:	str	q2, [sp, #80]
  415b04:	str	w8, [sp, #48]
  415b08:	str	d1, [sp, #56]
  415b0c:	strh	w9, [sp, #70]
  415b10:	bl	4014f0 <tcsetattr@plt>
  415b14:	tbnz	w0, #31, 415cc4 <ferror@plt+0x14724>
  415b18:	mov	w8, #0x1                   	// #1
  415b1c:	strb	w8, [x20, #513]
  415b20:	b	415a60 <ferror@plt+0x144c0>
  415b24:	ldr	x8, [x28, #584]
  415b28:	ldrh	w9, [x8, #1138]
  415b2c:	tbnz	w9, #7, 415dc8 <ferror@plt+0x14828>
  415b30:	tst	x9, #0x6
  415b34:	b.ne	415dc8 <ferror@plt+0x14828>  // b.any
  415b38:	ldrb	w8, [x8, #1141]
  415b3c:	cbz	w8, 415dc8 <ferror@plt+0x14828>
  415b40:	mov	x0, x21
  415b44:	str	x21, [x20, #120]
  415b48:	bl	401270 <strlen@plt>
  415b4c:	mov	x2, x0
  415b50:	str	x0, [x20, #128]
  415b54:	cbz	x0, 415da8 <ferror@plt+0x14808>
  415b58:	mov	w11, #0x3                   	// #3
  415b5c:	mov	x8, xzr
  415b60:	mov	x22, xzr
  415b64:	mov	w9, #0x5b1b                	// #23323
  415b68:	mov	w10, #0x1                   	// #1
  415b6c:	movk	w11, #0x408, lsl #16
  415b70:	add	x12, sp, #0x30
  415b74:	b	415b98 <ferror@plt+0x145f8>
  415b78:	ldrb	w13, [x14]
  415b7c:	add	x14, x22, #0x1
  415b80:	strb	w13, [x12, x22]
  415b84:	mov	x22, x14
  415b88:	mov	w13, #0x1                   	// #1
  415b8c:	add	x8, x13, x8
  415b90:	cmp	x8, x2
  415b94:	b.cs	415c0c <ferror@plt+0x1466c>  // b.hs, b.nlast
  415b98:	sub	x13, x2, x8
  415b9c:	cmp	x13, #0x3
  415ba0:	add	x14, x21, x8
  415ba4:	b.cc	415b78 <ferror@plt+0x145d8>  // b.lo, b.ul, b.last
  415ba8:	ldrh	w15, [x14]
  415bac:	cmp	w15, w9
  415bb0:	b.ne	415b78 <ferror@plt+0x145d8>  // b.any
  415bb4:	mov	w16, #0x2                   	// #2
  415bb8:	cmp	x13, x16
  415bbc:	b.eq	415b78 <ferror@plt+0x145d8>  // b.none
  415bc0:	mov	x15, x16
  415bc4:	ldrb	w16, [x14, x16]
  415bc8:	cmp	w16, #0x49
  415bcc:	b.eq	415be0 <ferror@plt+0x14640>  // b.none
  415bd0:	sub	w17, w16, #0x41
  415bd4:	and	w17, w17, #0xff
  415bd8:	cmp	w17, #0xb
  415bdc:	b.cc	415bfc <ferror@plt+0x1465c>  // b.lo, b.ul, b.last
  415be0:	sub	w17, w16, #0x53
  415be4:	cmp	w17, #0x1a
  415be8:	add	x16, x15, #0x1
  415bec:	b.hi	415bb8 <ferror@plt+0x14618>  // b.pmore
  415bf0:	lsl	w17, w10, w17
  415bf4:	tst	w17, w11
  415bf8:	b.eq	415bb8 <ferror@plt+0x14618>  // b.none
  415bfc:	add	x13, x15, #0x1
  415c00:	add	x8, x13, x8
  415c04:	cmp	x8, x2
  415c08:	b.cc	415b98 <ferror@plt+0x145f8>  // b.lo, b.ul, b.last
  415c0c:	mov	x24, xzr
  415c10:	cbz	x22, 415dac <ferror@plt+0x1480c>
  415c14:	mov	x23, xzr
  415c18:	add	x0, sp, #0x30
  415c1c:	sub	x3, x29, #0x20
  415c20:	mov	x1, x22
  415c24:	mov	x2, x23
  415c28:	bl	417500 <ferror@plt+0x15f60>
  415c2c:	ldur	x8, [x29, #-32]
  415c30:	add	x23, x0, x23
  415c34:	cmp	x23, x22
  415c38:	add	x24, x8, x24
  415c3c:	b.cc	415c18 <ferror@plt+0x14678>  // b.lo, b.ul, b.last
  415c40:	ldr	x2, [x20, #128]
  415c44:	b	415dac <ferror@plt+0x1480c>
  415c48:	add	x2, sp, #0x30
  415c4c:	mov	w1, #0x541b                	// #21531
  415c50:	mov	w0, wzr
  415c54:	bl	401580 <ioctl@plt>
  415c58:	ldr	w8, [sp, #48]
  415c5c:	cmp	w0, #0x0
  415c60:	cset	w9, ge  // ge = tcont
  415c64:	cmp	w8, #0x0
  415c68:	cset	w8, gt
  415c6c:	and	w8, w9, w8
  415c70:	strb	w8, [x20, #512]
  415c74:	tbnz	w8, #0, 415c9c <ferror@plt+0x146fc>
  415c78:	ldrb	w8, [x20, #513]
  415c7c:	cbz	w8, 415c9c <ferror@plt+0x146fc>
  415c80:	add	x2, x20, #0xb0
  415c84:	mov	w1, #0x2                   	// #2
  415c88:	mov	w0, wzr
  415c8c:	bl	4014f0 <tcsetattr@plt>
  415c90:	cmn	w0, #0x1
  415c94:	b.eq	415c9c <ferror@plt+0x146fc>  // b.none
  415c98:	strb	wzr, [x20, #513]
  415c9c:	cbnz	w23, 415cec <ferror@plt+0x1474c>
  415ca0:	adrp	x1, 417000 <ferror@plt+0x15a60>
  415ca4:	add	x1, x1, #0xa56
  415ca8:	mov	w0, #0x2                   	// #2
  415cac:	mov	w2, #0x1                   	// #1
  415cb0:	bl	401400 <write@plt>
  415cb4:	cmp	x0, #0x1
  415cb8:	b.ne	415cdc <ferror@plt+0x1473c>  // b.any
  415cbc:	mov	w23, wzr
  415cc0:	b	415cf8 <ferror@plt+0x14758>
  415cc4:	mov	w0, #0x5                   	// #5
  415cc8:	mov	x1, xzr
  415ccc:	bl	402d44 <ferror@plt+0x17a4>
  415cd0:	mov	w23, w0
  415cd4:	cbnz	w0, 415cec <ferror@plt+0x1474c>
  415cd8:	b	415a60 <ferror@plt+0x144c0>
  415cdc:	mov	w0, #0x5                   	// #5
  415ce0:	mov	x1, xzr
  415ce4:	bl	402d44 <ferror@plt+0x17a4>
  415ce8:	mov	w23, w0
  415cec:	cmp	w23, #0x5
  415cf0:	b.eq	415cf8 <ferror@plt+0x14758>  // b.none
  415cf4:	cbnz	w23, 415d80 <ferror@plt+0x147e0>
  415cf8:	ldp	x2, x8, [x20]
  415cfc:	mov	x0, x19
  415d00:	sub	x1, x8, #0x1
  415d04:	bl	401b70 <ferror@plt+0x5d0>
  415d08:	ldr	x0, [x20]
  415d0c:	bl	403020 <ferror@plt+0x1a80>
  415d10:	str	x0, [sp, #48]
  415d14:	ldr	x8, [x20, #48]
  415d18:	add	x21, x20, #0x28
  415d1c:	cbz	x8, 415d58 <ferror@plt+0x147b8>
  415d20:	mov	x22, x0
  415d24:	mov	x0, x21
  415d28:	mov	x1, xzr
  415d2c:	bl	401f8c <ferror@plt+0x9ec>
  415d30:	ldr	x0, [x0]
  415d34:	mov	x1, x22
  415d38:	bl	401450 <strcmp@plt>
  415d3c:	cbz	w0, 415d68 <ferror@plt+0x147c8>
  415d40:	ldr	x8, [x20, #48]
  415d44:	cmp	x8, #0x80
  415d48:	b.ne	415d58 <ferror@plt+0x147b8>  // b.any
  415d4c:	mov	x0, x21
  415d50:	mov	x1, xzr
  415d54:	bl	401ed8 <ferror@plt+0x938>
  415d58:	add	x1, sp, #0x30
  415d5c:	mov	x0, x21
  415d60:	bl	401890 <ferror@plt+0x2f0>
  415d64:	b	415d70 <ferror@plt+0x147d0>
  415d68:	mov	x0, x22
  415d6c:	bl	401480 <free@plt>
  415d70:	adrp	x1, 417000 <ferror@plt+0x15a60>
  415d74:	add	x1, x1, #0xa56
  415d78:	mov	x0, x19
  415d7c:	bl	401cd0 <ferror@plt+0x730>
  415d80:	mov	w0, w23
  415d84:	add	sp, sp, #0x1, lsl #12
  415d88:	add	sp, sp, #0x50
  415d8c:	ldp	x20, x19, [sp, #80]
  415d90:	ldp	x22, x21, [sp, #64]
  415d94:	ldp	x24, x23, [sp, #48]
  415d98:	ldp	x26, x25, [sp, #32]
  415d9c:	ldp	x28, x27, [sp, #16]
  415da0:	ldp	x29, x30, [sp], #96
  415da4:	ret
  415da8:	mov	x24, xzr
  415dac:	mov	w0, #0x2                   	// #2
  415db0:	mov	x1, x21
  415db4:	str	x24, [x20, #136]
  415db8:	bl	401400 <write@plt>
  415dbc:	ldr	x8, [x20, #128]
  415dc0:	cmp	x0, x8
  415dc4:	b.ne	416a4c <ferror@plt+0x154ac>  // b.any
  415dc8:	add	x8, sp, #0x30
  415dcc:	adrp	x11, 417000 <ferror@plt+0x15a60>
  415dd0:	adrp	x10, 41a000 <ferror@plt+0x18a60>
  415dd4:	orr	x25, x8, #0x1
  415dd8:	ldr	x8, [x11, #4048]
  415ddc:	ldr	x10, [x10, #248]
  415de0:	sub	x9, x29, #0x20
  415de4:	sub	x26, x29, #0x20
  415de8:	add	x22, x20, #0x90
  415dec:	mov	w24, #0x415e                	// #16734
  415df0:	orr	x11, x9, #0x1
  415df4:	orr	x9, x9, #0x2
  415df8:	str	x8, [sp, #40]
  415dfc:	add	x8, x8, #0x1
  415e00:	stp	x11, x10, [sp, #16]
  415e04:	str	x9, [sp, #8]
  415e08:	str	x8, [sp, #32]
  415e0c:	b	415e40 <ferror@plt+0x148a0>
  415e10:	ldr	x8, [x20, #8]
  415e14:	ldr	x9, [x20, #144]
  415e18:	mov	x0, x20
  415e1c:	sub	x1, x8, x9
  415e20:	bl	401750 <ferror@plt+0x1b0>
  415e24:	mov	x0, x20
  415e28:	mov	w1, wzr
  415e2c:	bl	401950 <ferror@plt+0x3b0>
  415e30:	mov	x0, x20
  415e34:	bl	4171bc <ferror@plt+0x15c1c>
  415e38:	mov	w23, w0
  415e3c:	cbnz	w0, 415a70 <ferror@plt+0x144d0>
  415e40:	add	x1, sp, #0x30
  415e44:	mov	w2, #0x1                   	// #1
  415e48:	mov	w0, wzr
  415e4c:	bl	4014e0 <read@plt>
  415e50:	cmp	x0, #0x1
  415e54:	b.lt	415ec8 <ferror@plt+0x14928>  // b.tstop
  415e58:	ldrb	w8, [sp, #48]
  415e5c:	tbz	w8, #7, 415eac <ferror@plt+0x1490c>
  415e60:	and	w9, w8, #0xe0
  415e64:	cmp	w9, #0xc0
  415e68:	b.ne	415e74 <ferror@plt+0x148d4>  // b.any
  415e6c:	mov	w2, #0x1                   	// #1
  415e70:	b	415e98 <ferror@plt+0x148f8>
  415e74:	and	w9, w8, #0xf0
  415e78:	cmp	w9, #0xe0
  415e7c:	b.ne	415e88 <ferror@plt+0x148e8>  // b.any
  415e80:	mov	w2, #0x2                   	// #2
  415e84:	b	415e98 <ferror@plt+0x148f8>
  415e88:	and	w8, w8, #0xf8
  415e8c:	cmp	w8, #0xf0
  415e90:	b.ne	415ecc <ferror@plt+0x1492c>  // b.any
  415e94:	mov	w2, #0x3                   	// #3
  415e98:	mov	w0, wzr
  415e9c:	mov	x1, x25
  415ea0:	bl	4014e0 <read@plt>
  415ea4:	cmp	x0, #0x1
  415ea8:	b.lt	415ec8 <ferror@plt+0x14928>  // b.tstop
  415eac:	ldrb	w21, [sp, #48]
  415eb0:	tbnz	w21, #7, 415ef8 <ferror@plt+0x14958>
  415eb4:	mov	w2, #0x1                   	// #1
  415eb8:	sub	w8, w21, #0x1
  415ebc:	cmp	w8, #0x7e
  415ec0:	b.ls	415fa0 <ferror@plt+0x14a00>  // b.plast
  415ec4:	b	416148 <ferror@plt+0x14ba8>
  415ec8:	tbz	x0, #63, 416a44 <ferror@plt+0x154a4>
  415ecc:	mov	w0, #0x5                   	// #5
  415ed0:	mov	x1, xzr
  415ed4:	bl	402d44 <ferror@plt+0x17a4>
  415ed8:	mov	x2, xzr
  415edc:	cbnz	w0, 416a3c <ferror@plt+0x1549c>
  415ee0:	add	x1, sp, #0x30
  415ee4:	mov	x0, x20
  415ee8:	bl	416f10 <ferror@plt+0x15970>
  415eec:	mov	w23, w0
  415ef0:	cbz	w0, 415e40 <ferror@plt+0x148a0>
  415ef4:	b	415a70 <ferror@plt+0x144d0>
  415ef8:	and	w8, w21, #0xe0
  415efc:	cmp	w8, #0xc0
  415f00:	b.ne	415f28 <ferror@plt+0x14988>  // b.any
  415f04:	ldrb	w8, [sp, #49]
  415f08:	mov	w2, #0x2                   	// #2
  415f0c:	and	w8, w8, #0x3f
  415f10:	bfi	w8, w21, #6, #5
  415f14:	mov	w21, w8
  415f18:	sub	w8, w21, #0x1
  415f1c:	cmp	w8, #0x7e
  415f20:	b.ls	415fa0 <ferror@plt+0x14a00>  // b.plast
  415f24:	b	416148 <ferror@plt+0x14ba8>
  415f28:	and	w8, w21, #0xf0
  415f2c:	cmp	w8, #0xe0
  415f30:	b.ne	415f60 <ferror@plt+0x149c0>  // b.any
  415f34:	ldrb	w8, [sp, #49]
  415f38:	ldrb	w9, [sp, #50]
  415f3c:	ubfiz	w21, w21, #12, #4
  415f40:	mov	w2, #0x3                   	// #3
  415f44:	and	w8, w8, #0x3f
  415f48:	bfi	w21, w8, #6, #6
  415f4c:	bfxil	w21, w9, #0, #6
  415f50:	sub	w8, w21, #0x1
  415f54:	cmp	w8, #0x7e
  415f58:	b.ls	415fa0 <ferror@plt+0x14a00>  // b.plast
  415f5c:	b	416148 <ferror@plt+0x14ba8>
  415f60:	and	w8, w21, #0xf8
  415f64:	cmp	w8, #0xf0
  415f68:	b.ne	416020 <ferror@plt+0x14a80>  // b.any
  415f6c:	ldrb	w8, [sp, #49]
  415f70:	ldrb	w9, [sp, #50]
  415f74:	ldrb	w10, [sp, #51]
  415f78:	ubfiz	w21, w21, #18, #3
  415f7c:	and	w8, w8, #0x3f
  415f80:	and	w9, w9, #0x3f
  415f84:	bfi	w21, w8, #12, #6
  415f88:	bfi	w21, w9, #6, #6
  415f8c:	bfxil	w21, w10, #0, #6
  415f90:	mov	w2, #0x4                   	// #4
  415f94:	sub	w8, w21, #0x1
  415f98:	cmp	w8, #0x7e
  415f9c:	b.hi	416148 <ferror@plt+0x14ba8>  // b.pmore
  415fa0:	adrp	x11, 41a000 <ferror@plt+0x18a60>
  415fa4:	add	x11, x11, #0xce8
  415fa8:	adr	x9, 415a70 <ferror@plt+0x144d0>
  415fac:	ldrh	w10, [x11, x8, lsl #1]
  415fb0:	add	x9, x9, x10, lsl #2
  415fb4:	mov	w23, #0x5                   	// #5
  415fb8:	br	x9
  415fbc:	ldr	x21, [x20, #144]
  415fc0:	mov	w23, wzr
  415fc4:	cbz	x21, 41658c <ferror@plt+0x14fec>
  415fc8:	ldr	x8, [x20, #8]
  415fcc:	sub	x27, x8, #0x1
  415fd0:	cbz	x27, 41658c <ferror@plt+0x14fec>
  415fd4:	ldr	x23, [x20]
  415fd8:	mov	x1, x21
  415fdc:	mov	x0, x23
  415fe0:	bl	4177bc <ferror@plt+0x1621c>
  415fe4:	add	x1, x23, x21
  415fe8:	mov	x24, x0
  415fec:	sub	x0, x1, x0
  415ff0:	sub	x2, x27, x21
  415ff4:	bl	401260 <memmove@plt>
  415ff8:	ldr	x8, [x20, #144]
  415ffc:	ldp	x10, x9, [x20]
  416000:	sub	x8, x8, x24
  416004:	sub	x9, x9, x24
  416008:	str	x8, [x20, #144]
  41600c:	add	x8, x9, x10
  416010:	mov	w24, #0x415e                	// #16734
  416014:	str	x9, [x20, #8]
  416018:	sturb	wzr, [x8, #-1]
  41601c:	b	415e30 <ferror@plt+0x14890>
  416020:	mov	w2, #0x1                   	// #1
  416024:	b	415ee0 <ferror@plt+0x14940>
  416028:	ldr	x8, [x22]
  41602c:	cbnz	x8, 416338 <ferror@plt+0x14d98>
  416030:	mov	w23, wzr
  416034:	cbz	wzr, 415e40 <ferror@plt+0x148a0>
  416038:	b	415a70 <ferror@plt+0x144d0>
  41603c:	ldr	x21, [x22]
  416040:	cbz	x21, 4164b0 <ferror@plt+0x14f10>
  416044:	ldr	x0, [x20]
  416048:	mov	x1, x21
  41604c:	bl	4177bc <ferror@plt+0x1621c>
  416050:	sub	x8, x21, x0
  416054:	b	416120 <ferror@plt+0x14b80>
  416058:	mov	w8, #0x43                  	// #67
  41605c:	sub	x1, x29, #0x20
  416060:	mov	x0, x20
  416064:	sturh	w24, [x29, #-32]
  416068:	strb	wzr, [x26, #2]
  41606c:	strb	w8, [x26, #1]
  416070:	bl	401cd0 <ferror@plt+0x730>
  416074:	mov	x0, x20
  416078:	bl	4171bc <ferror@plt+0x15c1c>
  41607c:	cbnz	w0, 416a3c <ferror@plt+0x1549c>
  416080:	mov	w1, #0x3                   	// #3
  416084:	mov	x0, x20
  416088:	bl	401750 <ferror@plt+0x1b0>
  41608c:	mov	x0, x20
  416090:	mov	w1, wzr
  416094:	bl	401950 <ferror@plt+0x3b0>
  416098:	mov	x0, x20
  41609c:	bl	416c48 <ferror@plt+0x156a8>
  4160a0:	cbnz	w0, 416a3c <ferror@plt+0x1549c>
  4160a4:	ldr	x8, [x28, #584]
  4160a8:	mov	w0, #0x2                   	// #2
  4160ac:	ldr	x1, [x8, #1120]
  4160b0:	ldrb	w2, [x8, #1136]
  4160b4:	bl	401400 <write@plt>
  4160b8:	ldr	x8, [x28, #584]
  4160bc:	ldrb	w8, [x8, #1136]
  4160c0:	cmp	x0, x8
  4160c4:	b.ne	4160e8 <ferror@plt+0x14b48>  // b.any
  4160c8:	ldr	x21, [sp, #24]
  4160cc:	adrp	x1, 41a000 <ferror@plt+0x18a60>
  4160d0:	mov	w0, #0x2                   	// #2
  4160d4:	add	x1, x1, #0xe0
  4160d8:	mov	x2, x21
  4160dc:	bl	401400 <write@plt>
  4160e0:	cmp	x0, x21
  4160e4:	b.eq	415e30 <ferror@plt+0x14890>  // b.none
  4160e8:	mov	w0, #0x5                   	// #5
  4160ec:	mov	x1, xzr
  4160f0:	bl	402d44 <ferror@plt+0x17a4>
  4160f4:	mov	w23, w0
  4160f8:	cbz	w0, 415e40 <ferror@plt+0x148a0>
  4160fc:	b	415a70 <ferror@plt+0x144d0>
  416100:	ldr	x8, [x20, #8]
  416104:	ldr	x9, [x20, #144]
  416108:	sub	x8, x8, #0x1
  41610c:	cmp	x9, x8
  416110:	b.ne	416120 <ferror@plt+0x14b80>  // b.any
  416114:	mov	w23, wzr
  416118:	cbz	wzr, 415e40 <ferror@plt+0x148a0>
  41611c:	b	415a70 <ferror@plt+0x144d0>
  416120:	str	x8, [x20, #144]
  416124:	b	415e30 <ferror@plt+0x14890>
  416128:	ldr	x8, [x20, #8]
  41612c:	ldr	x2, [x20, #144]
  416130:	sub	x1, x8, #0x1
  416134:	cmp	x2, x1
  416138:	b.ne	416494 <ferror@plt+0x14ef4>  // b.any
  41613c:	mov	w23, wzr
  416140:	cbz	wzr, 415e40 <ferror@plt+0x148a0>
  416144:	b	415a70 <ferror@plt+0x144d0>
  416148:	cmp	w8, #0x19
  41614c:	b.hi	415ee0 <ferror@plt+0x14940>  // b.pmore
  416150:	mov	w8, #0xa                   	// #10
  416154:	sturh	w8, [x29, #-20]
  416158:	add	w8, w21, #0x40
  41615c:	sub	x1, x29, #0x20
  416160:	mov	x0, x20
  416164:	strb	wzr, [x26, #2]
  416168:	sturh	w24, [x29, #-32]
  41616c:	strb	w8, [x26, #1]
  416170:	bl	401cd0 <ferror@plt+0x730>
  416174:	mov	x0, x20
  416178:	bl	4171bc <ferror@plt+0x15c1c>
  41617c:	mov	w23, w0
  416180:	cbnz	w0, 41658c <ferror@plt+0x14fec>
  416184:	mov	w1, #0x3                   	// #3
  416188:	mov	x0, x20
  41618c:	bl	401750 <ferror@plt+0x1b0>
  416190:	mov	x0, x20
  416194:	mov	w1, wzr
  416198:	bl	401950 <ferror@plt+0x3b0>
  41619c:	sub	w8, w21, #0x3
  4161a0:	cmp	w8, #0x2
  4161a4:	b.cc	41658c <ferror@plt+0x14fec>  // b.lo, b.ul, b.last
  4161a8:	sub	x1, x29, #0x14
  4161ac:	mov	w0, #0x2                   	// #2
  4161b0:	mov	w2, #0x1                   	// #1
  4161b4:	bl	401400 <write@plt>
  4161b8:	cmp	x0, #0x1
  4161bc:	b.ne	41665c <ferror@plt+0x150bc>  // b.any
  4161c0:	mov	x0, x20
  4161c4:	bl	4171bc <ferror@plt+0x15c1c>
  4161c8:	b	416668 <ferror@plt+0x150c8>
  4161cc:	ldr	x2, [sp, #32]
  4161d0:	adrp	x1, 417000 <ferror@plt+0x15a60>
  4161d4:	add	x0, sp, #0x30
  4161d8:	add	x1, x1, #0xfc0
  4161dc:	bl	401250 <memcpy@plt>
  4161e0:	ldr	x2, [sp, #40]
  4161e4:	add	x1, sp, #0x30
  4161e8:	mov	x0, x20
  4161ec:	bl	416f10 <ferror@plt+0x15970>
  4161f0:	mov	w23, w0
  4161f4:	cbz	w0, 415e40 <ferror@plt+0x148a0>
  4161f8:	b	415a70 <ferror@plt+0x144d0>
  4161fc:	adrp	x1, 41a000 <ferror@plt+0x18a60>
  416200:	mov	w0, #0x2                   	// #2
  416204:	mov	w2, #0x7                   	// #7
  416208:	add	x1, x1, #0xe2a
  41620c:	bl	401400 <write@plt>
  416210:	cmp	x0, #0x7
  416214:	b.eq	415e30 <ferror@plt+0x14890>  // b.none
  416218:	mov	w0, #0x5                   	// #5
  41621c:	mov	x1, xzr
  416220:	bl	402d44 <ferror@plt+0x17a4>
  416224:	cbz	w0, 415e30 <ferror@plt+0x14890>
  416228:	b	416a3c <ferror@plt+0x1549c>
  41622c:	mov	x0, x20
  416230:	mov	w1, wzr
  416234:	b	416240 <ferror@plt+0x14ca0>
  416238:	mov	w1, #0x1                   	// #1
  41623c:	mov	x0, x20
  416240:	bl	4173ec <ferror@plt+0x15e4c>
  416244:	mov	w23, w0
  416248:	cbz	w0, 415e40 <ferror@plt+0x148a0>
  41624c:	b	415a70 <ferror@plt+0x144d0>
  416250:	ldr	x21, [x20]
  416254:	ldr	x23, [x20, #144]
  416258:	mov	x0, x21
  41625c:	mov	x1, x23
  416260:	bl	4177bc <ferror@plt+0x1621c>
  416264:	ldr	x8, [x20, #8]
  416268:	mov	x24, x0
  41626c:	mov	x0, x21
  416270:	mov	x2, x23
  416274:	sub	x1, x8, #0x1
  416278:	mov	x3, xzr
  41627c:	bl	417500 <ferror@plt+0x15f60>
  416280:	cbz	x24, 416584 <ferror@plt+0x14fe4>
  416284:	mov	x21, x0
  416288:	cmp	x0, #0x4
  41628c:	mov	w23, wzr
  416290:	b.hi	416588 <ferror@plt+0x14fe8>  // b.pmore
  416294:	cmp	x24, #0x4
  416298:	b.hi	416588 <ferror@plt+0x14fe8>  // b.pmore
  41629c:	ldr	x9, [x20, #8]
  4162a0:	ldr	x8, [x20, #144]
  4162a4:	sub	x9, x9, #0x1
  4162a8:	cmp	x8, x9
  4162ac:	b.eq	416588 <ferror@plt+0x14fe8>  // b.none
  4162b0:	ldr	x9, [x20]
  4162b4:	neg	x26, x24
  4162b8:	sub	x0, x29, #0x20
  4162bc:	mov	x2, x24
  4162c0:	add	x23, x9, x8
  4162c4:	add	x27, x23, x26
  4162c8:	mov	x1, x27
  4162cc:	bl	401250 <memcpy@plt>
  4162d0:	mov	x0, x27
  4162d4:	mov	x1, x23
  4162d8:	mov	x2, x21
  4162dc:	bl	401250 <memcpy@plt>
  4162e0:	ldr	x8, [x20]
  4162e4:	ldr	x9, [x20, #144]
  4162e8:	sub	x1, x29, #0x20
  4162ec:	mov	x2, x24
  4162f0:	add	x8, x8, x9
  4162f4:	add	x8, x8, x26
  4162f8:	add	x0, x8, x21
  4162fc:	sub	x26, x29, #0x20
  416300:	bl	401250 <memcpy@plt>
  416304:	ldr	x8, [x20, #144]
  416308:	sub	x9, x21, x24
  41630c:	add	x8, x9, x8
  416310:	str	x8, [x20, #144]
  416314:	mov	x0, x20
  416318:	bl	4171bc <ferror@plt+0x15c1c>
  41631c:	mov	w23, w0
  416320:	b	416588 <ferror@plt+0x14fe8>
  416324:	adrp	x2, 417000 <ferror@plt+0x15a60>
  416328:	mov	x0, x20
  41632c:	mov	x1, xzr
  416330:	add	x2, x2, #0xa57
  416334:	bl	401b70 <ferror@plt+0x5d0>
  416338:	str	xzr, [x20, #144]
  41633c:	b	415e30 <ferror@plt+0x14890>
  416340:	ldr	x21, [x20, #144]
  416344:	ldr	x8, [x20]
  416348:	cbz	x21, 4164bc <ferror@plt+0x14f1c>
  41634c:	sub	x9, x8, #0x1
  416350:	mov	x23, x21
  416354:	ldrb	w10, [x9, x23]
  416358:	cmp	w10, #0x20
  41635c:	b.ne	416370 <ferror@plt+0x14dd0>  // b.any
  416360:	sub	x23, x23, #0x1
  416364:	str	x23, [x22]
  416368:	cbnz	x23, 416354 <ferror@plt+0x14db4>
  41636c:	b	4164c0 <ferror@plt+0x14f20>
  416370:	ldrb	w10, [x9, x23]
  416374:	cmp	w10, #0x20
  416378:	b.eq	4164c0 <ferror@plt+0x14f20>  // b.none
  41637c:	sub	x23, x23, #0x1
  416380:	str	x23, [x22]
  416384:	cbnz	x23, 416370 <ferror@plt+0x14dd0>
  416388:	b	4164c0 <ferror@plt+0x14f20>
  41638c:	sub	x1, x29, #0x20
  416390:	mov	w2, #0x1                   	// #1
  416394:	mov	w0, wzr
  416398:	bl	4014e0 <read@plt>
  41639c:	cmn	x0, #0x1
  4163a0:	b.eq	4164e8 <ferror@plt+0x14f48>  // b.none
  4163a4:	ldrb	w21, [x26]
  4163a8:	mov	w23, wzr
  4163ac:	sub	w8, w21, #0x4f
  4163b0:	cmp	w8, #0x17
  4163b4:	b.hi	41658c <ferror@plt+0x14fec>  // b.pmore
  4163b8:	adrp	x11, 41a000 <ferror@plt+0x18a60>
  4163bc:	add	x11, x11, #0xde6
  4163c0:	adr	x9, 4163d0 <ferror@plt+0x14e30>
  4163c4:	ldrb	w10, [x11, x8]
  4163c8:	add	x9, x9, x10, lsl #2
  4163cc:	br	x9
  4163d0:	ldr	x1, [sp, #16]
  4163d4:	mov	w2, #0x1                   	// #1
  4163d8:	mov	w0, wzr
  4163dc:	bl	4014e0 <read@plt>
  4163e0:	cmn	x0, #0x1
  4163e4:	b.eq	416594 <ferror@plt+0x14ff4>  // b.none
  4163e8:	cmp	w21, #0x4f
  4163ec:	b.eq	416674 <ferror@plt+0x150d4>  // b.none
  4163f0:	cmp	w21, #0x5b
  4163f4:	b.ne	4166c0 <ferror@plt+0x15120>  // b.any
  4163f8:	ldrb	w21, [x26, #1]
  4163fc:	sub	w8, w21, #0x30
  416400:	cmp	w8, #0x9
  416404:	b.hi	4166cc <ferror@plt+0x1512c>  // b.pmore
  416408:	ldr	x1, [sp, #8]
  41640c:	mov	w2, #0x1                   	// #1
  416410:	mov	w0, wzr
  416414:	bl	4014e0 <read@plt>
  416418:	cmn	x0, #0x1
  41641c:	b.eq	416594 <ferror@plt+0x14ff4>  // b.none
  416420:	ldrb	w8, [x26, #2]
  416424:	cmp	w21, #0x33
  416428:	b.ne	416748 <ferror@plt+0x151a8>  // b.any
  41642c:	cmp	w8, #0x7e
  416430:	b.ne	416748 <ferror@plt+0x151a8>  // b.any
  416434:	ldr	x8, [x20, #8]
  416438:	subs	x21, x8, #0x1
  41643c:	b.eq	4168f8 <ferror@plt+0x15358>  // b.none
  416440:	ldr	x2, [x22]
  416444:	cmp	x2, x21
  416448:	b.cs	41691c <ferror@plt+0x1537c>  // b.hs, b.nlast
  41644c:	ldr	x0, [x20]
  416450:	mov	x1, x21
  416454:	mov	x3, xzr
  416458:	bl	417500 <ferror@plt+0x15f60>
  41645c:	ldr	x8, [x20]
  416460:	ldr	x9, [x20, #144]
  416464:	mov	x23, x0
  416468:	sub	x10, x21, x0
  41646c:	add	x0, x8, x9
  416470:	add	x1, x0, x23
  416474:	sub	x2, x10, x9
  416478:	bl	401260 <memmove@plt>
  41647c:	ldp	x9, x8, [x20]
  416480:	sub	x8, x8, x23
  416484:	str	x8, [x20, #8]
  416488:	add	x8, x8, x9
  41648c:	sturb	wzr, [x8, #-1]
  416490:	b	4165ec <ferror@plt+0x1504c>
  416494:	ldr	x0, [x20]
  416498:	mov	x3, xzr
  41649c:	bl	417500 <ferror@plt+0x15f60>
  4164a0:	ldr	x8, [x20, #144]
  4164a4:	add	x8, x8, x0
  4164a8:	str	x8, [x20, #144]
  4164ac:	b	415e30 <ferror@plt+0x14890>
  4164b0:	mov	w23, wzr
  4164b4:	cbz	wzr, 415e40 <ferror@plt+0x148a0>
  4164b8:	b	415a70 <ferror@plt+0x144d0>
  4164bc:	mov	x23, xzr
  4164c0:	ldr	x9, [x20, #8]
  4164c4:	add	x0, x8, x23
  4164c8:	add	x1, x8, x21
  4164cc:	sub	x2, x9, x21
  4164d0:	bl	401260 <memmove@plt>
  4164d4:	ldr	x8, [x20, #8]
  4164d8:	sub	x9, x23, x21
  4164dc:	add	x8, x9, x8
  4164e0:	str	x8, [x20, #8]
  4164e4:	b	415e30 <ferror@plt+0x14890>
  4164e8:	mov	w23, wzr
  4164ec:	cbz	wzr, 415e40 <ferror@plt+0x148a0>
  4164f0:	b	415a70 <ferror@plt+0x144d0>
  4164f4:	ldr	x8, [x20, #8]
  4164f8:	cmp	x8, #0x1
  4164fc:	b.ne	416600 <ferror@plt+0x15060>  // b.any
  416500:	mov	w23, wzr
  416504:	cbz	wzr, 415e40 <ferror@plt+0x148a0>
  416508:	b	415a70 <ferror@plt+0x144d0>
  41650c:	ldp	x10, x9, [x20]
  416510:	ldr	x8, [x20, #144]
  416514:	sub	x9, x9, #0x1
  416518:	mov	x21, x8
  41651c:	cmp	x8, x9
  416520:	b.cs	4165a4 <ferror@plt+0x15004>  // b.hs, b.nlast
  416524:	ldrb	w11, [x10, x21]
  416528:	cmp	w11, #0x20
  41652c:	b.ne	4165a4 <ferror@plt+0x15004>  // b.any
  416530:	add	x21, x21, #0x1
  416534:	cmp	x9, x21
  416538:	b.ne	416524 <ferror@plt+0x14f84>  // b.any
  41653c:	b	4165c4 <ferror@plt+0x15024>
  416540:	ldr	x23, [x20, #8]
  416544:	subs	x24, x23, #0x1
  416548:	b.eq	416584 <ferror@plt+0x14fe4>  // b.none
  41654c:	ldr	x21, [x22]
  416550:	cmp	x21, x24
  416554:	b.cs	416584 <ferror@plt+0x14fe4>  // b.hs, b.nlast
  416558:	bl	401460 <__ctype_b_loc@plt>
  41655c:	ldr	x8, [x0]
  416560:	ldr	x9, [x20]
  416564:	ldrb	w10, [x9, x21]
  416568:	ldrh	w10, [x8, x10, lsl #1]
  41656c:	tbz	w10, #13, 416704 <ferror@plt+0x15164>
  416570:	add	x21, x21, #0x1
  416574:	cmp	x24, x21
  416578:	str	x21, [x22]
  41657c:	b.ne	416564 <ferror@plt+0x14fc4>  // b.any
  416580:	b	416314 <ferror@plt+0x14d74>
  416584:	mov	w23, wzr
  416588:	mov	w24, #0x415e                	// #16734
  41658c:	cbz	w23, 415e40 <ferror@plt+0x148a0>
  416590:	b	415a70 <ferror@plt+0x144d0>
  416594:	mov	w0, #0x5                   	// #5
  416598:	mov	x1, xzr
  41659c:	bl	402d44 <ferror@plt+0x17a4>
  4165a0:	b	4165f4 <ferror@plt+0x15054>
  4165a4:	cmp	x9, x21
  4165a8:	b.ls	4165c8 <ferror@plt+0x15028>  // b.plast
  4165ac:	ldrb	w11, [x10, x21]
  4165b0:	cmp	w11, #0x20
  4165b4:	b.eq	4165c8 <ferror@plt+0x15028>  // b.none
  4165b8:	add	x21, x21, #0x1
  4165bc:	cmp	x9, x21
  4165c0:	b.ne	4165ac <ferror@plt+0x1500c>  // b.any
  4165c4:	mov	x21, x9
  4165c8:	add	x0, x10, x8
  4165cc:	add	x1, x10, x21
  4165d0:	sub	x2, x9, x21
  4165d4:	bl	401260 <memmove@plt>
  4165d8:	ldr	x8, [x20, #144]
  4165dc:	ldr	x9, [x20, #8]
  4165e0:	sub	x8, x8, x21
  4165e4:	add	x8, x8, x9
  4165e8:	str	x8, [x20, #8]
  4165ec:	mov	x0, x20
  4165f0:	bl	4171bc <ferror@plt+0x15c1c>
  4165f4:	mov	w23, w0
  4165f8:	cbz	w0, 415e40 <ferror@plt+0x148a0>
  4165fc:	b	415a70 <ferror@plt+0x144d0>
  416600:	ldr	x21, [x22]
  416604:	cbz	x21, 4165ec <ferror@plt+0x1504c>
  416608:	bl	401460 <__ctype_b_loc@plt>
  41660c:	ldr	x8, [x20]
  416610:	ldr	x9, [x0]
  416614:	sub	x10, x21, #0x1
  416618:	sub	x11, x8, #0x1
  41661c:	ldrb	w12, [x11, x21]
  416620:	ldrh	w12, [x9, x12, lsl #1]
  416624:	tbz	w12, #13, 41663c <ferror@plt+0x1509c>
  416628:	sub	x21, x21, #0x1
  41662c:	sub	x10, x10, #0x1
  416630:	str	x21, [x22]
  416634:	cbnz	x21, 41661c <ferror@plt+0x1507c>
  416638:	b	4165ec <ferror@plt+0x1504c>
  41663c:	ldrb	w11, [x8, x10]
  416640:	ldrh	w11, [x9, x11, lsl #1]
  416644:	tbnz	w11, #13, 4165ec <ferror@plt+0x1504c>
  416648:	str	x10, [x22]
  41664c:	sub	x10, x10, #0x1
  416650:	cmn	x10, #0x1
  416654:	b.ne	41663c <ferror@plt+0x1509c>  // b.any
  416658:	b	4165ec <ferror@plt+0x1504c>
  41665c:	mov	w0, #0x5                   	// #5
  416660:	mov	x1, xzr
  416664:	bl	402d44 <ferror@plt+0x17a4>
  416668:	mov	w23, w0
  41666c:	cbz	w0, 415e40 <ferror@plt+0x148a0>
  416670:	b	415a70 <ferror@plt+0x144d0>
  416674:	ldrb	w8, [x26, #1]
  416678:	mov	w23, wzr
  41667c:	sub	w8, w8, #0x41
  416680:	cmp	w8, #0x7
  416684:	b.hi	41658c <ferror@plt+0x14fec>  // b.pmore
  416688:	adrp	x11, 41a000 <ferror@plt+0x18a60>
  41668c:	add	x11, x11, #0xdfe
  416690:	adr	x9, 41658c <ferror@plt+0x14fec>
  416694:	ldrb	w10, [x11, x8]
  416698:	add	x9, x9, x10, lsl #2
  41669c:	br	x9
  4166a0:	ldr	x8, [x20, #8]
  4166a4:	ldr	x2, [x20, #144]
  4166a8:	sub	x1, x8, #0x1
  4166ac:	cmp	x2, x1
  4166b0:	b.ne	41682c <ferror@plt+0x1528c>  // b.any
  4166b4:	mov	w23, wzr
  4166b8:	cbz	wzr, 415e40 <ferror@plt+0x148a0>
  4166bc:	b	415a70 <ferror@plt+0x144d0>
  4166c0:	mov	w23, wzr
  4166c4:	cbz	wzr, 415e40 <ferror@plt+0x148a0>
  4166c8:	b	415a70 <ferror@plt+0x144d0>
  4166cc:	sub	w8, w21, #0x41
  4166d0:	cmp	w8, #0x23
  4166d4:	mov	w23, wzr
  4166d8:	b.hi	41658c <ferror@plt+0x14fec>  // b.pmore
  4166dc:	adrp	x11, 41a000 <ferror@plt+0x18a60>
  4166e0:	add	x11, x11, #0xe06
  4166e4:	adr	x9, 41658c <ferror@plt+0x14fec>
  4166e8:	ldrb	w10, [x11, x8]
  4166ec:	add	x9, x9, x10, lsl #2
  4166f0:	br	x9
  4166f4:	mov	w1, #0x1                   	// #1
  4166f8:	mov	x0, x20
  4166fc:	bl	4173ec <ferror@plt+0x15e4c>
  416700:	b	4165f4 <ferror@plt+0x15054>
  416704:	cmp	x21, x24
  416708:	b.cs	416314 <ferror@plt+0x14d74>  // b.hs, b.nlast
  41670c:	add	x9, x9, #0x1
  416710:	sub	x10, x23, #0x2
  416714:	add	x11, x21, #0x1
  416718:	cmp	x10, x21
  41671c:	str	x11, [x22]
  416720:	b.eq	416314 <ferror@plt+0x14d74>  // b.none
  416724:	ldrb	w12, [x9, x21]
  416728:	mov	x21, x11
  41672c:	ldrh	w12, [x8, x12, lsl #1]
  416730:	tbz	w12, #13, 416714 <ferror@plt+0x15174>
  416734:	b	416314 <ferror@plt+0x14d74>
  416738:	mov	x0, x20
  41673c:	mov	w1, wzr
  416740:	bl	4173ec <ferror@plt+0x15e4c>
  416744:	b	4165f4 <ferror@plt+0x15054>
  416748:	cmp	w8, #0x3b
  41674c:	b.ne	416820 <ferror@plt+0x15280>  // b.any
  416750:	sub	x1, x29, #0x20
  416754:	mov	w2, #0x2                   	// #2
  416758:	mov	w0, wzr
  41675c:	sub	x21, x29, #0x20
  416760:	bl	4014e0 <read@plt>
  416764:	cmn	x0, #0x1
  416768:	b.eq	416984 <ferror@plt+0x153e4>  // b.none
  41676c:	ldrb	w8, [x21]
  416770:	cmp	w8, #0x35
  416774:	b.ne	4169a0 <ferror@plt+0x15400>  // b.any
  416778:	ldrb	w8, [x21, #1]
  41677c:	cmp	w8, #0x44
  416780:	b.eq	416994 <ferror@plt+0x153f4>  // b.none
  416784:	cmp	w8, #0x43
  416788:	b.ne	4169a0 <ferror@plt+0x15400>  // b.any
  41678c:	ldr	x23, [x20, #8]
  416790:	subs	x24, x23, #0x1
  416794:	b.eq	4169a0 <ferror@plt+0x15400>  // b.none
  416798:	ldr	x21, [x22]
  41679c:	cmp	x21, x24
  4167a0:	b.cs	4169a0 <ferror@plt+0x15400>  // b.hs, b.nlast
  4167a4:	bl	401460 <__ctype_b_loc@plt>
  4167a8:	ldr	x8, [x0]
  4167ac:	ldr	x9, [x20]
  4167b0:	ldrb	w10, [x9, x21]
  4167b4:	ldrh	w10, [x8, x10, lsl #1]
  4167b8:	tbz	w10, #13, 416a08 <ferror@plt+0x15468>
  4167bc:	add	x21, x21, #0x1
  4167c0:	cmp	x24, x21
  4167c4:	str	x21, [x22]
  4167c8:	b.ne	4167b0 <ferror@plt+0x15210>  // b.any
  4167cc:	b	416970 <ferror@plt+0x153d0>
  4167d0:	ldr	x21, [x22]
  4167d4:	cbz	x21, 416904 <ferror@plt+0x15364>
  4167d8:	ldr	x0, [x20]
  4167dc:	mov	x1, x21
  4167e0:	bl	4177bc <ferror@plt+0x1621c>
  4167e4:	sub	x8, x21, x0
  4167e8:	str	x8, [x20, #144]
  4167ec:	b	4165ec <ferror@plt+0x1504c>
  4167f0:	ldr	x8, [x20, #8]
  4167f4:	ldr	x9, [x20, #144]
  4167f8:	sub	x8, x8, #0x1
  4167fc:	cmp	x9, x8
  416800:	b.ne	416840 <ferror@plt+0x152a0>  // b.any
  416804:	mov	w23, wzr
  416808:	cbz	wzr, 415e40 <ferror@plt+0x148a0>
  41680c:	b	415a70 <ferror@plt+0x144d0>
  416810:	ldr	x8, [x22]
  416814:	cbz	x8, 416910 <ferror@plt+0x15370>
  416818:	str	xzr, [x20, #144]
  41681c:	b	4165ec <ferror@plt+0x1504c>
  416820:	mov	w23, wzr
  416824:	cbz	wzr, 415e40 <ferror@plt+0x148a0>
  416828:	b	415a70 <ferror@plt+0x144d0>
  41682c:	ldr	x0, [x20]
  416830:	mov	x3, xzr
  416834:	bl	417500 <ferror@plt+0x15f60>
  416838:	ldr	x8, [x20, #144]
  41683c:	add	x8, x8, x0
  416840:	str	x8, [x20, #144]
  416844:	b	4165ec <ferror@plt+0x1504c>
  416848:	ldr	x8, [x20, #8]
  41684c:	ldr	x2, [x20, #144]
  416850:	sub	x1, x8, #0x1
  416854:	cmp	x2, x1
  416858:	b.eq	4169a0 <ferror@plt+0x15400>  // b.none
  41685c:	ldr	x0, [x20]
  416860:	mov	x3, xzr
  416864:	bl	417500 <ferror@plt+0x15f60>
  416868:	ldr	x8, [x20, #144]
  41686c:	add	x8, x8, x0
  416870:	str	x8, [x20, #144]
  416874:	b	416970 <ferror@plt+0x153d0>
  416878:	ldr	x21, [x22]
  41687c:	cbz	x21, 4169a0 <ferror@plt+0x15400>
  416880:	ldr	x0, [x20]
  416884:	mov	x1, x21
  416888:	bl	4177bc <ferror@plt+0x1621c>
  41688c:	sub	x8, x21, x0
  416890:	str	x8, [x20, #144]
  416894:	b	416970 <ferror@plt+0x153d0>
  416898:	ldr	x8, [x20, #8]
  41689c:	ldr	x9, [x20, #144]
  4168a0:	sub	x8, x8, #0x1
  4168a4:	cmp	x9, x8
  4168a8:	b.eq	4169a0 <ferror@plt+0x15400>  // b.none
  4168ac:	str	x8, [x20, #144]
  4168b0:	b	416970 <ferror@plt+0x153d0>
  4168b4:	ldr	x8, [x22]
  4168b8:	cbz	x8, 4169a0 <ferror@plt+0x15400>
  4168bc:	str	xzr, [x20, #144]
  4168c0:	b	416970 <ferror@plt+0x153d0>
  4168c4:	ldp	x10, x9, [x20]
  4168c8:	ldr	x8, [x20, #144]
  4168cc:	sub	x9, x9, #0x1
  4168d0:	mov	x21, x8
  4168d4:	cmp	x8, x9
  4168d8:	b.cs	416928 <ferror@plt+0x15388>  // b.hs, b.nlast
  4168dc:	ldrb	w11, [x10, x21]
  4168e0:	cmp	w11, #0x20
  4168e4:	b.ne	416928 <ferror@plt+0x15388>  // b.any
  4168e8:	add	x21, x21, #0x1
  4168ec:	cmp	x9, x21
  4168f0:	b.ne	4168dc <ferror@plt+0x1533c>  // b.any
  4168f4:	b	416948 <ferror@plt+0x153a8>
  4168f8:	mov	w23, wzr
  4168fc:	cbz	wzr, 415e40 <ferror@plt+0x148a0>
  416900:	b	415a70 <ferror@plt+0x144d0>
  416904:	mov	w23, wzr
  416908:	cbz	wzr, 415e40 <ferror@plt+0x148a0>
  41690c:	b	415a70 <ferror@plt+0x144d0>
  416910:	mov	w23, wzr
  416914:	cbz	wzr, 415e40 <ferror@plt+0x148a0>
  416918:	b	415a70 <ferror@plt+0x144d0>
  41691c:	mov	w23, wzr
  416920:	cbz	wzr, 415e40 <ferror@plt+0x148a0>
  416924:	b	415a70 <ferror@plt+0x144d0>
  416928:	cmp	x9, x21
  41692c:	b.ls	41694c <ferror@plt+0x153ac>  // b.plast
  416930:	ldrb	w11, [x10, x21]
  416934:	cmp	w11, #0x20
  416938:	b.eq	41694c <ferror@plt+0x153ac>  // b.none
  41693c:	add	x21, x21, #0x1
  416940:	cmp	x9, x21
  416944:	b.ne	416930 <ferror@plt+0x15390>  // b.any
  416948:	mov	x21, x9
  41694c:	add	x0, x10, x8
  416950:	add	x1, x10, x21
  416954:	sub	x2, x9, x21
  416958:	bl	401260 <memmove@plt>
  41695c:	ldr	x8, [x20, #144]
  416960:	ldr	x9, [x20, #8]
  416964:	sub	x8, x8, x21
  416968:	add	x8, x8, x9
  41696c:	str	x8, [x20, #8]
  416970:	mov	x0, x20
  416974:	bl	4171bc <ferror@plt+0x15c1c>
  416978:	mov	w23, w0
  41697c:	sub	x26, x29, #0x20
  416980:	b	416588 <ferror@plt+0x14fe8>
  416984:	mov	w0, #0x5                   	// #5
  416988:	mov	x1, xzr
  41698c:	bl	402d44 <ferror@plt+0x17a4>
  416990:	b	416978 <ferror@plt+0x153d8>
  416994:	ldr	x8, [x20, #8]
  416998:	cmp	x8, #0x1
  41699c:	b.ne	4169ac <ferror@plt+0x1540c>  // b.any
  4169a0:	mov	w23, wzr
  4169a4:	sub	x26, x29, #0x20
  4169a8:	b	416588 <ferror@plt+0x14fe8>
  4169ac:	ldr	x21, [x22]
  4169b0:	cbz	x21, 416970 <ferror@plt+0x153d0>
  4169b4:	bl	401460 <__ctype_b_loc@plt>
  4169b8:	ldr	x8, [x20]
  4169bc:	ldr	x9, [x0]
  4169c0:	sub	x10, x21, #0x1
  4169c4:	sub	x11, x8, #0x1
  4169c8:	ldrb	w12, [x11, x21]
  4169cc:	ldrh	w12, [x9, x12, lsl #1]
  4169d0:	tbz	w12, #13, 4169e8 <ferror@plt+0x15448>
  4169d4:	sub	x21, x21, #0x1
  4169d8:	sub	x10, x10, #0x1
  4169dc:	str	x21, [x22]
  4169e0:	cbnz	x21, 4169c8 <ferror@plt+0x15428>
  4169e4:	b	416970 <ferror@plt+0x153d0>
  4169e8:	ldrb	w11, [x8, x10]
  4169ec:	ldrh	w11, [x9, x11, lsl #1]
  4169f0:	tbnz	w11, #13, 416970 <ferror@plt+0x153d0>
  4169f4:	str	x10, [x22]
  4169f8:	sub	x10, x10, #0x1
  4169fc:	cmn	x10, #0x1
  416a00:	b.ne	4169e8 <ferror@plt+0x15448>  // b.any
  416a04:	b	416970 <ferror@plt+0x153d0>
  416a08:	cmp	x21, x24
  416a0c:	b.cs	416970 <ferror@plt+0x153d0>  // b.hs, b.nlast
  416a10:	add	x9, x9, #0x1
  416a14:	sub	x10, x23, #0x2
  416a18:	add	x11, x21, #0x1
  416a1c:	cmp	x10, x21
  416a20:	str	x11, [x22]
  416a24:	b.eq	416970 <ferror@plt+0x153d0>  // b.none
  416a28:	ldrb	w12, [x9, x21]
  416a2c:	mov	x21, x11
  416a30:	ldrh	w12, [x8, x12, lsl #1]
  416a34:	tbz	w12, #13, 416a18 <ferror@plt+0x15478>
  416a38:	b	416970 <ferror@plt+0x153d0>
  416a3c:	mov	w23, w0
  416a40:	b	415a70 <ferror@plt+0x144d0>
  416a44:	mov	w23, #0x5                   	// #5
  416a48:	b	415a70 <ferror@plt+0x144d0>
  416a4c:	mov	w0, #0x5                   	// #5
  416a50:	mov	x1, xzr
  416a54:	bl	402d44 <ferror@plt+0x17a4>
  416a58:	mov	w23, w0
  416a5c:	b	415a70 <ferror@plt+0x144d0>
  416a60:	add	x0, x20, #0x28
  416a64:	mov	w1, #0x1                   	// #1
  416a68:	bl	401750 <ferror@plt+0x1b0>
  416a6c:	mov	w23, wzr
  416a70:	b	415a70 <ferror@plt+0x144d0>
  416a74:	stp	x29, x30, [sp, #-48]!
  416a78:	mov	x29, sp
  416a7c:	stp	x20, x19, [sp, #32]
  416a80:	str	x1, [x29, #24]
  416a84:	ldr	x8, [x0, #48]
  416a88:	add	x19, x0, #0x28
  416a8c:	str	x21, [sp, #16]
  416a90:	cbz	x8, 416ad0 <ferror@plt+0x15530>
  416a94:	mov	x20, x1
  416a98:	mov	x21, x0
  416a9c:	mov	x0, x19
  416aa0:	mov	x1, xzr
  416aa4:	bl	401f8c <ferror@plt+0x9ec>
  416aa8:	ldr	x0, [x0]
  416aac:	mov	x1, x20
  416ab0:	bl	401450 <strcmp@plt>
  416ab4:	cbz	w0, 416aec <ferror@plt+0x1554c>
  416ab8:	ldr	x8, [x21, #48]
  416abc:	cmp	x8, #0x80
  416ac0:	b.ne	416ad0 <ferror@plt+0x15530>  // b.any
  416ac4:	mov	x0, x19
  416ac8:	mov	x1, xzr
  416acc:	bl	401ed8 <ferror@plt+0x938>
  416ad0:	add	x1, x29, #0x18
  416ad4:	mov	x0, x19
  416ad8:	bl	401890 <ferror@plt+0x2f0>
  416adc:	ldp	x20, x19, [sp, #32]
  416ae0:	ldr	x21, [sp, #16]
  416ae4:	ldp	x29, x30, [sp], #48
  416ae8:	ret
  416aec:	mov	x0, x20
  416af0:	ldp	x20, x19, [sp, #32]
  416af4:	ldr	x21, [sp, #16]
  416af8:	ldp	x29, x30, [sp], #48
  416afc:	b	401480 <free@plt>
  416b00:	stp	x29, x30, [sp, #-48]!
  416b04:	mov	w1, #0x1                   	// #1
  416b08:	mov	x2, xzr
  416b0c:	str	x21, [sp, #16]
  416b10:	stp	x20, x19, [sp, #32]
  416b14:	mov	x29, sp
  416b18:	mov	x19, x0
  416b1c:	mov	w21, #0x1                   	// #1
  416b20:	bl	4016bc <ferror@plt+0x11c>
  416b24:	adrp	x2, 411000 <ferror@plt+0xfa60>
  416b28:	add	x0, x19, #0x28
  416b2c:	add	x2, x2, #0xc90
  416b30:	mov	w1, #0x8                   	// #8
  416b34:	bl	4016bc <ferror@plt+0x11c>
  416b38:	add	x0, x19, #0x50
  416b3c:	mov	w1, #0x1                   	// #1
  416b40:	mov	x2, xzr
  416b44:	bl	4016bc <ferror@plt+0x11c>
  416b48:	add	x8, x19, #0x158
  416b4c:	movi	v0.2d, #0x0
  416b50:	stp	xzr, xzr, [x19, #360]
  416b54:	str	q0, [x8]
  416b58:	add	x8, x19, #0x148
  416b5c:	str	q0, [x8]
  416b60:	add	x8, x19, #0x138
  416b64:	str	q0, [x8]
  416b68:	add	x8, x19, #0x128
  416b6c:	str	q0, [x8]
  416b70:	add	x8, x19, #0x118
  416b74:	add	x20, x19, #0x180
  416b78:	str	q0, [x8]
  416b7c:	add	x8, x19, #0x108
  416b80:	mov	x0, x20
  416b84:	str	q0, [x8]
  416b88:	stur	q0, [x19, #248]
  416b8c:	str	x21, [x19, #240]
  416b90:	str	xzr, [x19, #376]
  416b94:	bl	401320 <sigemptyset@plt>
  416b98:	mov	w1, #0x2                   	// #2
  416b9c:	mov	x0, x20
  416ba0:	bl	401530 <sigaddset@plt>
  416ba4:	adrp	x0, 41a000 <ferror@plt+0x18a60>
  416ba8:	add	x0, x0, #0xe60
  416bac:	strh	wzr, [x19, #512]
  416bb0:	bl	401560 <getenv@plt>
  416bb4:	cbz	x0, 416be8 <ferror@plt+0x15648>
  416bb8:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  416bbc:	ldr	x1, [x8, #488]
  416bc0:	cbz	x1, 416be8 <ferror@plt+0x15648>
  416bc4:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  416bc8:	add	x8, x8, #0x1e8
  416bcc:	mov	x20, x0
  416bd0:	add	x21, x8, #0x8
  416bd4:	mov	x0, x20
  416bd8:	bl	4013a0 <strcasecmp@plt>
  416bdc:	cbz	w0, 416bf0 <ferror@plt+0x15650>
  416be0:	ldr	x1, [x21], #8
  416be4:	cbnz	x1, 416bd4 <ferror@plt+0x15634>
  416be8:	mov	w8, wzr
  416bec:	b	416bf4 <ferror@plt+0x15654>
  416bf0:	mov	w8, #0x1                   	// #1
  416bf4:	strb	w8, [x19, #514]
  416bf8:	ldp	x20, x19, [sp, #32]
  416bfc:	ldr	x21, [sp, #16]
  416c00:	ldp	x29, x30, [sp], #48
  416c04:	ret
  416c08:	stp	x29, x30, [sp, #-32]!
  416c0c:	ldrb	w8, [x0, #513]
  416c10:	str	x19, [sp, #16]
  416c14:	mov	x29, sp
  416c18:	cbz	w8, 416c3c <ferror@plt+0x1569c>
  416c1c:	mov	x19, x0
  416c20:	add	x2, x0, #0xb0
  416c24:	mov	w1, #0x2                   	// #2
  416c28:	mov	w0, wzr
  416c2c:	bl	4014f0 <tcsetattr@plt>
  416c30:	cmn	w0, #0x1
  416c34:	b.eq	416c3c <ferror@plt+0x1569c>  // b.none
  416c38:	strb	wzr, [x19, #513]
  416c3c:	ldr	x19, [sp, #16]
  416c40:	ldp	x29, x30, [sp], #32
  416c44:	ret
  416c48:	sub	sp, sp, #0x90
  416c4c:	stp	x29, x30, [sp, #80]
  416c50:	str	x23, [sp, #96]
  416c54:	stp	x22, x21, [sp, #112]
  416c58:	stp	x20, x19, [sp, #128]
  416c5c:	mov	x19, x0
  416c60:	str	xzr, [x0, #168]
  416c64:	stp	xzr, xzr, [x0, #144]
  416c68:	mov	x2, sp
  416c6c:	mov	w0, #0x2                   	// #2
  416c70:	mov	w1, #0x5413                	// #21523
  416c74:	add	x29, sp, #0x50
  416c78:	bl	401580 <ioctl@plt>
  416c7c:	cmn	w0, #0x1
  416c80:	b.eq	416c8c <ferror@plt+0x156ec>  // b.none
  416c84:	ldrh	w22, [sp, #2]
  416c88:	cbnz	x22, 416e7c <ferror@plt+0x158dc>
  416c8c:	adrp	x1, 41a000 <ferror@plt+0x18a60>
  416c90:	add	x1, x1, #0xe40
  416c94:	mov	w0, #0x2                   	// #2
  416c98:	mov	w2, #0x4                   	// #4
  416c9c:	bl	401400 <write@plt>
  416ca0:	cmp	x0, #0x4
  416ca4:	b.ne	416d40 <ferror@plt+0x157a0>  // b.any
  416ca8:	mov	x21, xzr
  416cac:	add	x22, sp, #0x8
  416cb0:	add	x20, x22, x21
  416cb4:	mov	w2, #0x1                   	// #1
  416cb8:	mov	w0, wzr
  416cbc:	mov	x1, x20
  416cc0:	bl	4014e0 <read@plt>
  416cc4:	cmp	x0, #0x1
  416cc8:	b.ne	416ce4 <ferror@plt+0x15744>  // b.any
  416ccc:	ldrb	w8, [x20]
  416cd0:	cmp	w8, #0x52
  416cd4:	b.eq	416ce4 <ferror@plt+0x15744>  // b.none
  416cd8:	add	x21, x21, #0x1
  416cdc:	cmp	x21, #0x3f
  416ce0:	b.ne	416cb0 <ferror@plt+0x15710>  // b.any
  416ce4:	add	x8, sp, #0x8
  416ce8:	strb	wzr, [x8, x21]
  416cec:	ldrb	w8, [sp, #8]
  416cf0:	cmp	w8, #0x1b
  416cf4:	b.ne	416d40 <ferror@plt+0x157a0>  // b.any
  416cf8:	ldrb	w8, [sp, #9]
  416cfc:	cmp	w8, #0x5b
  416d00:	b.ne	416d40 <ferror@plt+0x157a0>  // b.any
  416d04:	add	x8, sp, #0x8
  416d08:	adrp	x1, 41a000 <ferror@plt+0x18a60>
  416d0c:	orr	x0, x8, #0x2
  416d10:	add	x1, x1, #0xe45
  416d14:	sub	x2, x29, #0x8
  416d18:	add	x3, x29, #0x18
  416d1c:	bl	401520 <__isoc99_sscanf@plt>
  416d20:	cmp	w0, #0x2
  416d24:	b.ne	416d40 <ferror@plt+0x157a0>  // b.any
  416d28:	ldr	x8, [x29, #24]
  416d2c:	cmp	x8, #0x10, lsl #12
  416d30:	csel	x21, x8, xzr, cc  // cc = lo, ul, last
  416d34:	cmn	x21, #0x1
  416d38:	b.ne	416d4c <ferror@plt+0x157ac>  // b.any
  416d3c:	b	416e78 <ferror@plt+0x158d8>
  416d40:	mov	x21, #0xffffffffffffffff    	// #-1
  416d44:	cmn	x21, #0x1
  416d48:	b.eq	416e78 <ferror@plt+0x158d8>  // b.none
  416d4c:	adrp	x1, 41a000 <ferror@plt+0x18a60>
  416d50:	add	x1, x1, #0xe32
  416d54:	mov	w0, #0x2                   	// #2
  416d58:	mov	w2, #0x6                   	// #6
  416d5c:	bl	401400 <write@plt>
  416d60:	cmp	x0, #0x6
  416d64:	b.ne	416e78 <ferror@plt+0x158d8>  // b.any
  416d68:	adrp	x1, 41a000 <ferror@plt+0x18a60>
  416d6c:	add	x1, x1, #0xe40
  416d70:	mov	w0, #0x2                   	// #2
  416d74:	mov	w2, #0x4                   	// #4
  416d78:	bl	401400 <write@plt>
  416d7c:	cmp	x0, #0x4
  416d80:	b.ne	416e14 <ferror@plt+0x15874>  // b.any
  416d84:	mov	x22, xzr
  416d88:	add	x23, sp, #0x8
  416d8c:	add	x20, x23, x22
  416d90:	mov	w2, #0x1                   	// #1
  416d94:	mov	w0, wzr
  416d98:	mov	x1, x20
  416d9c:	bl	4014e0 <read@plt>
  416da0:	cmp	x0, #0x1
  416da4:	b.ne	416dc0 <ferror@plt+0x15820>  // b.any
  416da8:	ldrb	w8, [x20]
  416dac:	cmp	w8, #0x52
  416db0:	b.eq	416dc0 <ferror@plt+0x15820>  // b.none
  416db4:	add	x22, x22, #0x1
  416db8:	cmp	x22, #0x3f
  416dbc:	b.ne	416d8c <ferror@plt+0x157ec>  // b.any
  416dc0:	add	x8, sp, #0x8
  416dc4:	strb	wzr, [x8, x22]
  416dc8:	ldrb	w8, [sp, #8]
  416dcc:	cmp	w8, #0x1b
  416dd0:	b.ne	416e14 <ferror@plt+0x15874>  // b.any
  416dd4:	ldrb	w8, [sp, #9]
  416dd8:	cmp	w8, #0x5b
  416ddc:	b.ne	416e14 <ferror@plt+0x15874>  // b.any
  416de0:	add	x8, sp, #0x8
  416de4:	adrp	x1, 41a000 <ferror@plt+0x18a60>
  416de8:	orr	x0, x8, #0x2
  416dec:	add	x1, x1, #0xe45
  416df0:	sub	x2, x29, #0x8
  416df4:	add	x3, x29, #0x18
  416df8:	bl	401520 <__isoc99_sscanf@plt>
  416dfc:	cmp	w0, #0x2
  416e00:	b.ne	416e14 <ferror@plt+0x15874>  // b.any
  416e04:	ldr	x8, [x29, #24]
  416e08:	cmp	x8, #0x10, lsl #12
  416e0c:	csel	x22, x8, xzr, cc  // cc = lo, ul, last
  416e10:	b	416e18 <ferror@plt+0x15878>
  416e14:	mov	x22, #0xffffffffffffffff    	// #-1
  416e18:	cmn	x22, #0x1
  416e1c:	b.eq	416e78 <ferror@plt+0x158d8>  // b.none
  416e20:	subs	x3, x22, x21
  416e24:	b.ls	416e7c <ferror@plt+0x158dc>  // b.plast
  416e28:	adrp	x2, 41a000 <ferror@plt+0x18a60>
  416e2c:	add	x2, x2, #0xe39
  416e30:	add	x0, sp, #0x8
  416e34:	mov	w1, #0x40                  	// #64
  416e38:	bl	4012c0 <snprintf@plt>
  416e3c:	add	x0, sp, #0x8
  416e40:	bl	401270 <strlen@plt>
  416e44:	mov	x20, x0
  416e48:	add	x1, sp, #0x8
  416e4c:	mov	w0, #0x2                   	// #2
  416e50:	mov	x2, x20
  416e54:	bl	401400 <write@plt>
  416e58:	cmp	x0, x20
  416e5c:	b.eq	416e7c <ferror@plt+0x158dc>  // b.none
  416e60:	mov	x8, #0xffffffffffffffff    	// #-1
  416e64:	mov	w0, #0x5                   	// #5
  416e68:	mov	x1, xzr
  416e6c:	str	x8, [x19, #160]
  416e70:	bl	402d44 <ferror@plt+0x17a4>
  416e74:	b	416ef8 <ferror@plt+0x15958>
  416e78:	mov	w22, #0x50                  	// #80
  416e7c:	adrp	x0, 417000 <ferror@plt+0x15a60>
  416e80:	add	x0, x0, #0xa57
  416e84:	str	x22, [x19, #160]
  416e88:	bl	403020 <ferror@plt+0x1a80>
  416e8c:	str	x0, [sp, #8]
  416e90:	ldr	x8, [x19, #48]
  416e94:	add	x20, x19, #0x28
  416e98:	cbz	x8, 416ed4 <ferror@plt+0x15934>
  416e9c:	mov	x21, x0
  416ea0:	mov	x0, x20
  416ea4:	mov	x1, xzr
  416ea8:	bl	401f8c <ferror@plt+0x9ec>
  416eac:	ldr	x0, [x0]
  416eb0:	mov	x1, x21
  416eb4:	bl	401450 <strcmp@plt>
  416eb8:	cbz	w0, 416ee4 <ferror@plt+0x15944>
  416ebc:	ldr	x8, [x19, #48]
  416ec0:	cmp	x8, #0x80
  416ec4:	b.ne	416ed4 <ferror@plt+0x15934>  // b.any
  416ec8:	mov	x0, x20
  416ecc:	mov	x1, xzr
  416ed0:	bl	401ed8 <ferror@plt+0x938>
  416ed4:	add	x1, sp, #0x8
  416ed8:	mov	x0, x20
  416edc:	bl	401890 <ferror@plt+0x2f0>
  416ee0:	b	416eec <ferror@plt+0x1594c>
  416ee4:	mov	x0, x21
  416ee8:	bl	401480 <free@plt>
  416eec:	mov	x0, x19
  416ef0:	bl	401dd4 <ferror@plt+0x834>
  416ef4:	mov	w0, wzr
  416ef8:	ldp	x20, x19, [sp, #128]
  416efc:	ldp	x22, x21, [sp, #112]
  416f00:	ldr	x23, [sp, #96]
  416f04:	ldp	x29, x30, [sp, #80]
  416f08:	add	sp, sp, #0x90
  416f0c:	ret
  416f10:	stp	x29, x30, [sp, #-96]!
  416f14:	str	x28, [sp, #16]
  416f18:	stp	x26, x25, [sp, #32]
  416f1c:	stp	x24, x23, [sp, #48]
  416f20:	stp	x22, x21, [sp, #64]
  416f24:	stp	x20, x19, [sp, #80]
  416f28:	mov	x29, sp
  416f2c:	sub	sp, sp, #0x1, lsl #12
  416f30:	mov	x20, x0
  416f34:	ldr	x0, [x0, #8]
  416f38:	mov	x21, x1
  416f3c:	mov	x1, x2
  416f40:	mov	x19, x2
  416f44:	bl	402fb0 <ferror@plt+0x1a10>
  416f48:	mov	x1, x0
  416f4c:	mov	x0, x20
  416f50:	bl	4016f8 <ferror@plt+0x158>
  416f54:	ldr	x8, [x20, #8]
  416f58:	ldr	x1, [x20, #144]
  416f5c:	sub	x8, x8, #0x1
  416f60:	subs	x2, x8, x1
  416f64:	b.ne	4170ac <ferror@plt+0x15b0c>  // b.any
  416f68:	mov	x0, x20
  416f6c:	bl	401f34 <ferror@plt+0x994>
  416f70:	mov	x1, x21
  416f74:	mov	x2, x19
  416f78:	bl	401250 <memcpy@plt>
  416f7c:	ldr	x8, [x20, #144]
  416f80:	ldr	x9, [x20, #8]
  416f84:	mov	x0, x20
  416f88:	mov	w1, wzr
  416f8c:	add	x8, x8, x19
  416f90:	add	x9, x19, x9
  416f94:	str	x8, [x20, #144]
  416f98:	sub	x8, x9, #0x1
  416f9c:	str	x8, [x20, #8]
  416fa0:	bl	401950 <ferror@plt+0x3b0>
  416fa4:	ldr	x9, [x20, #8]
  416fa8:	ldr	x8, [x20, #128]
  416fac:	sub	x22, x9, #0x1
  416fb0:	cbz	x8, 417118 <ferror@plt+0x15b78>
  416fb4:	ldr	x10, [x20, #120]
  416fb8:	mov	w13, #0x3                   	// #3
  416fbc:	mov	x9, xzr
  416fc0:	mov	x23, xzr
  416fc4:	mov	w11, #0x5b1b                	// #23323
  416fc8:	mov	w12, #0x1                   	// #1
  416fcc:	movk	w13, #0x408, lsl #16
  416fd0:	mov	x14, sp
  416fd4:	b	416ff8 <ferror@plt+0x15a58>
  416fd8:	ldrb	w15, [x16]
  416fdc:	add	x16, x23, #0x1
  416fe0:	strb	w15, [x14, x23]
  416fe4:	mov	x23, x16
  416fe8:	mov	w15, #0x1                   	// #1
  416fec:	add	x9, x15, x9
  416ff0:	cmp	x9, x8
  416ff4:	b.cs	41706c <ferror@plt+0x15acc>  // b.hs, b.nlast
  416ff8:	sub	x15, x8, x9
  416ffc:	cmp	x15, #0x3
  417000:	add	x16, x10, x9
  417004:	b.cc	416fd8 <ferror@plt+0x15a38>  // b.lo, b.ul, b.last
  417008:	ldrh	w17, [x16]
  41700c:	cmp	w17, w11
  417010:	b.ne	416fd8 <ferror@plt+0x15a38>  // b.any
  417014:	mov	w18, #0x2                   	// #2
  417018:	cmp	x15, x18
  41701c:	b.eq	416fd8 <ferror@plt+0x15a38>  // b.none
  417020:	mov	x17, x18
  417024:	ldrb	w18, [x16, x18]
  417028:	cmp	w18, #0x49
  41702c:	b.eq	417040 <ferror@plt+0x15aa0>  // b.none
  417030:	sub	w0, w18, #0x41
  417034:	and	w0, w0, #0xff
  417038:	cmp	w0, #0xb
  41703c:	b.cc	41705c <ferror@plt+0x15abc>  // b.lo, b.ul, b.last
  417040:	sub	w0, w18, #0x53
  417044:	cmp	w0, #0x1a
  417048:	add	x18, x17, #0x1
  41704c:	b.hi	417018 <ferror@plt+0x15a78>  // b.pmore
  417050:	lsl	w0, w12, w0
  417054:	tst	w0, w13
  417058:	b.eq	417018 <ferror@plt+0x15a78>  // b.none
  41705c:	add	x15, x17, #0x1
  417060:	add	x9, x15, x9
  417064:	cmp	x9, x8
  417068:	b.cc	416ff8 <ferror@plt+0x15a58>  // b.lo, b.ul, b.last
  41706c:	mov	x25, xzr
  417070:	cbz	x23, 4170a0 <ferror@plt+0x15b00>
  417074:	mov	x24, xzr
  417078:	mov	x0, sp
  41707c:	add	x3, x29, #0x18
  417080:	mov	x1, x23
  417084:	mov	x2, x24
  417088:	bl	417500 <ferror@plt+0x15f60>
  41708c:	ldr	x8, [x29, #24]
  417090:	add	x24, x0, x24
  417094:	cmp	x24, x23
  417098:	add	x25, x8, x25
  41709c:	b.cc	417078 <ferror@plt+0x15ad8>  // b.lo, b.ul, b.last
  4170a0:	mov	x26, xzr
  4170a4:	cbnz	x22, 417124 <ferror@plt+0x15b84>
  4170a8:	b	417154 <ferror@plt+0x15bb4>
  4170ac:	ldr	x8, [x20]
  4170b0:	add	x1, x8, x1
  4170b4:	add	x0, x1, x19
  4170b8:	bl	401260 <memmove@plt>
  4170bc:	ldr	x8, [x20]
  4170c0:	ldr	x9, [x20, #144]
  4170c4:	mov	x1, x21
  4170c8:	mov	x2, x19
  4170cc:	add	x0, x8, x9
  4170d0:	bl	401250 <memcpy@plt>
  4170d4:	ldr	x8, [x20, #144]
  4170d8:	ldp	x10, x9, [x20]
  4170dc:	mov	x0, x20
  4170e0:	add	x8, x8, x19
  4170e4:	add	x9, x9, x19
  4170e8:	str	x8, [x20, #144]
  4170ec:	add	x8, x9, x10
  4170f0:	str	x9, [x20, #8]
  4170f4:	sturb	wzr, [x8, #-1]
  4170f8:	add	sp, sp, #0x1, lsl #12
  4170fc:	ldp	x20, x19, [sp, #80]
  417100:	ldp	x22, x21, [sp, #64]
  417104:	ldp	x24, x23, [sp, #48]
  417108:	ldp	x26, x25, [sp, #32]
  41710c:	ldr	x28, [sp, #16]
  417110:	ldp	x29, x30, [sp], #96
  417114:	b	4171bc <ferror@plt+0x15c1c>
  417118:	mov	x25, xzr
  41711c:	mov	x26, xzr
  417120:	cbz	x22, 417154 <ferror@plt+0x15bb4>
  417124:	ldr	x23, [x20]
  417128:	mov	x24, xzr
  41712c:	mov	x3, sp
  417130:	mov	x0, x23
  417134:	mov	x1, x22
  417138:	mov	x2, x24
  41713c:	bl	417500 <ferror@plt+0x15f60>
  417140:	ldr	x8, [sp]
  417144:	add	x24, x0, x24
  417148:	cmp	x24, x22
  41714c:	add	x26, x8, x26
  417150:	b.cc	41712c <ferror@plt+0x15b8c>  // b.lo, b.ul, b.last
  417154:	ldr	x8, [x20, #160]
  417158:	add	x9, x26, x25
  41715c:	cmp	x9, x8
  417160:	b.cs	417184 <ferror@plt+0x15be4>  // b.hs, b.nlast
  417164:	mov	w0, #0x2                   	// #2
  417168:	mov	x1, x21
  41716c:	mov	x2, x19
  417170:	bl	401400 <write@plt>
  417174:	cmp	x0, x19
  417178:	b.ne	417190 <ferror@plt+0x15bf0>  // b.any
  41717c:	mov	w0, wzr
  417180:	b	41719c <ferror@plt+0x15bfc>
  417184:	mov	x0, x20
  417188:	bl	4171bc <ferror@plt+0x15c1c>
  41718c:	b	41719c <ferror@plt+0x15bfc>
  417190:	mov	w0, #0x5                   	// #5
  417194:	mov	x1, xzr
  417198:	bl	402d44 <ferror@plt+0x17a4>
  41719c:	add	sp, sp, #0x1, lsl #12
  4171a0:	ldp	x20, x19, [sp, #80]
  4171a4:	ldp	x22, x21, [sp, #64]
  4171a8:	ldp	x24, x23, [sp, #48]
  4171ac:	ldp	x26, x25, [sp, #32]
  4171b0:	ldr	x28, [sp, #16]
  4171b4:	ldp	x29, x30, [sp], #96
  4171b8:	ret
  4171bc:	sub	sp, sp, #0x90
  4171c0:	stp	x29, x30, [sp, #64]
  4171c4:	str	x25, [sp, #80]
  4171c8:	stp	x24, x23, [sp, #96]
  4171cc:	stp	x22, x21, [sp, #112]
  4171d0:	stp	x20, x19, [sp, #128]
  4171d4:	ldp	x20, x8, [x0]
  4171d8:	ldr	x24, [x0, #144]
  4171dc:	mov	x19, x0
  4171e0:	add	x29, sp, #0x40
  4171e4:	sub	x21, x8, #0x1
  4171e8:	ldr	x23, [x19, #136]
  4171ec:	mov	x25, xzr
  4171f0:	cbnz	x24, 417224 <ferror@plt+0x15c84>
  4171f4:	b	417250 <ferror@plt+0x15cb0>
  4171f8:	mov	x0, x20
  4171fc:	mov	x1, x21
  417200:	mov	x2, xzr
  417204:	mov	x3, xzr
  417208:	bl	417500 <ferror@plt+0x15f60>
  41720c:	add	x20, x20, x0
  417210:	sub	x21, x21, x0
  417214:	sub	x24, x24, x0
  417218:	ldr	x23, [x19, #136]
  41721c:	mov	x25, xzr
  417220:	cbz	x24, 417250 <ferror@plt+0x15cb0>
  417224:	mov	x22, xzr
  417228:	mov	x3, sp
  41722c:	mov	x0, x20
  417230:	mov	x1, x21
  417234:	mov	x2, x22
  417238:	bl	417500 <ferror@plt+0x15f60>
  41723c:	ldr	x8, [sp]
  417240:	add	x22, x0, x22
  417244:	cmp	x22, x24
  417248:	add	x25, x8, x25
  41724c:	b.cc	417228 <ferror@plt+0x15c88>  // b.lo, b.ul, b.last
  417250:	ldr	x22, [x19, #160]
  417254:	add	x8, x25, x23
  417258:	cmp	x8, x22
  41725c:	b.cs	4171f8 <ferror@plt+0x15c58>  // b.hs, b.nlast
  417260:	b	417274 <ferror@plt+0x15cd4>
  417264:	mov	x0, x20
  417268:	mov	x1, x21
  41726c:	bl	4177bc <ferror@plt+0x1621c>
  417270:	sub	x21, x21, x0
  417274:	ldr	x23, [x19, #136]
  417278:	mov	x25, xzr
  41727c:	cbz	x21, 4172b0 <ferror@plt+0x15d10>
  417280:	mov	x22, xzr
  417284:	mov	x3, sp
  417288:	mov	x0, x20
  41728c:	mov	x1, x21
  417290:	mov	x2, x22
  417294:	bl	417500 <ferror@plt+0x15f60>
  417298:	ldr	x8, [sp]
  41729c:	add	x22, x0, x22
  4172a0:	cmp	x22, x21
  4172a4:	add	x25, x8, x25
  4172a8:	b.cc	417284 <ferror@plt+0x15ce4>  // b.lo, b.ul, b.last
  4172ac:	ldr	x22, [x19, #160]
  4172b0:	add	x8, x25, x23
  4172b4:	cmp	x8, x22
  4172b8:	b.hi	417264 <ferror@plt+0x15cc4>  // b.pmore
  4172bc:	mov	w8, #0xd                   	// #13
  4172c0:	mov	x0, sp
  4172c4:	strh	w8, [sp]
  4172c8:	add	x22, x19, #0x50
  4172cc:	bl	401270 <strlen@plt>
  4172d0:	mov	x1, x0
  4172d4:	mov	x2, sp
  4172d8:	mov	x0, x22
  4172dc:	bl	401b70 <ferror@plt+0x5d0>
  4172e0:	adrp	x8, 42e000 <ferror@plt+0x2ca60>
  4172e4:	ldr	x8, [x8, #584]
  4172e8:	ldrh	w9, [x8, #1138]
  4172ec:	tbnz	w9, #7, 41730c <ferror@plt+0x15d6c>
  4172f0:	tst	x9, #0x6
  4172f4:	b.ne	41730c <ferror@plt+0x15d6c>  // b.any
  4172f8:	ldrb	w8, [x8, #1141]
  4172fc:	cbz	w8, 41730c <ferror@plt+0x15d6c>
  417300:	ldr	x1, [x19, #120]
  417304:	mov	x0, x22
  417308:	bl	401cd0 <ferror@plt+0x730>
  41730c:	mov	x0, x22
  417310:	mov	x1, x20
  417314:	bl	401cd0 <ferror@plt+0x730>
  417318:	mov	w8, #0x5b1b                	// #23323
  41731c:	movk	w8, #0x4b30, lsl #16
  417320:	mov	x1, sp
  417324:	mov	x0, x22
  417328:	strb	wzr, [sp, #4]
  41732c:	str	w8, [sp]
  417330:	bl	401cd0 <ferror@plt+0x730>
  417334:	mov	x25, xzr
  417338:	cbz	x24, 417368 <ferror@plt+0x15dc8>
  41733c:	mov	x23, xzr
  417340:	add	x3, x29, #0x18
  417344:	mov	x0, x20
  417348:	mov	x1, x21
  41734c:	mov	x2, x23
  417350:	bl	417500 <ferror@plt+0x15f60>
  417354:	ldr	x8, [x29, #24]
  417358:	add	x23, x0, x23
  41735c:	cmp	x23, x24
  417360:	add	x25, x8, x25
  417364:	b.cc	417340 <ferror@plt+0x15da0>  // b.lo, b.ul, b.last
  417368:	ldr	x8, [x19, #136]
  41736c:	adds	x3, x8, x25
  417370:	b.eq	417394 <ferror@plt+0x15df4>  // b.none
  417374:	adrp	x2, 41a000 <ferror@plt+0x18a60>
  417378:	add	x2, x2, #0xe58
  41737c:	mov	x0, sp
  417380:	mov	w1, #0x40                  	// #64
  417384:	bl	4012c0 <snprintf@plt>
  417388:	mov	x1, sp
  41738c:	mov	x0, x22
  417390:	bl	401cd0 <ferror@plt+0x730>
  417394:	ldr	x8, [x19, #88]
  417398:	cbz	x8, 4173bc <ferror@plt+0x15e1c>
  41739c:	ldr	x1, [x19, #80]
  4173a0:	sub	x2, x8, #0x1
  4173a4:	mov	w0, #0x2                   	// #2
  4173a8:	bl	401400 <write@plt>
  4173ac:	ldr	x8, [x19, #88]
  4173b0:	sub	x8, x8, #0x1
  4173b4:	cmp	x0, x8
  4173b8:	b.ne	4173c4 <ferror@plt+0x15e24>  // b.any
  4173bc:	mov	w0, wzr
  4173c0:	b	4173d0 <ferror@plt+0x15e30>
  4173c4:	mov	w0, #0x5                   	// #5
  4173c8:	mov	x1, xzr
  4173cc:	bl	402d44 <ferror@plt+0x17a4>
  4173d0:	ldp	x20, x19, [sp, #128]
  4173d4:	ldp	x22, x21, [sp, #112]
  4173d8:	ldp	x24, x23, [sp, #96]
  4173dc:	ldr	x25, [sp, #80]
  4173e0:	ldp	x29, x30, [sp, #64]
  4173e4:	add	sp, sp, #0x90
  4173e8:	ret
  4173ec:	stp	x29, x30, [sp, #-48]!
  4173f0:	stp	x20, x19, [sp, #32]
  4173f4:	ldr	x8, [x0, #48]
  4173f8:	str	x21, [sp, #16]
  4173fc:	mov	x29, sp
  417400:	cmp	x8, #0x2
  417404:	b.cs	41741c <ferror@plt+0x15e7c>  // b.hs, b.nlast
  417408:	mov	w0, wzr
  41740c:	ldp	x20, x19, [sp, #32]
  417410:	ldr	x21, [sp, #16]
  417414:	ldp	x29, x30, [sp], #48
  417418:	ret
  41741c:	mov	x19, x0
  417420:	ldr	x0, [x0]
  417424:	mov	w21, w1
  417428:	add	x20, x19, #0x28
  41742c:	bl	403020 <ferror@plt+0x1a80>
  417430:	str	x0, [x29, #24]
  417434:	ldr	x8, [x19, #168]
  417438:	ldr	x9, [x19, #48]
  41743c:	add	x2, x29, #0x18
  417440:	mov	x0, x20
  417444:	mvn	x8, x8
  417448:	add	x1, x9, x8
  41744c:	bl	401f44 <ferror@plt+0x9a4>
  417450:	ldr	x8, [x19, #168]
  417454:	tst	w21, #0x1
  417458:	mov	w9, #0x1                   	// #1
  41745c:	cneg	x9, x9, eq  // eq = none
  417460:	add	x8, x8, x9
  417464:	cmn	x8, #0x1
  417468:	str	x8, [x19, #168]
  41746c:	b.eq	4174cc <ferror@plt+0x15f2c>  // b.none
  417470:	ldr	x9, [x19, #48]
  417474:	cmp	x8, x9
  417478:	b.cs	4174e4 <ferror@plt+0x15f44>  // b.hs, b.nlast
  41747c:	mvn	x8, x8
  417480:	add	x1, x9, x8
  417484:	mov	x0, x20
  417488:	bl	401f34 <ferror@plt+0x994>
  41748c:	ldr	x20, [x0]
  417490:	mov	x0, x20
  417494:	bl	401270 <strlen@plt>
  417498:	mov	x1, x0
  41749c:	mov	x0, x19
  4174a0:	mov	x2, x20
  4174a4:	bl	401b70 <ferror@plt+0x5d0>
  4174a8:	ldr	x8, [x19, #8]
  4174ac:	mov	x0, x19
  4174b0:	sub	x8, x8, #0x1
  4174b4:	str	x8, [x19, #144]
  4174b8:	bl	4171bc <ferror@plt+0x15c1c>
  4174bc:	ldp	x20, x19, [sp, #32]
  4174c0:	ldr	x21, [sp, #16]
  4174c4:	ldp	x29, x30, [sp], #48
  4174c8:	ret
  4174cc:	mov	w0, wzr
  4174d0:	str	xzr, [x19, #168]
  4174d4:	ldp	x20, x19, [sp, #32]
  4174d8:	ldr	x21, [sp, #16]
  4174dc:	ldp	x29, x30, [sp], #48
  4174e0:	ret
  4174e4:	sub	x8, x9, #0x1
  4174e8:	mov	w0, wzr
  4174ec:	str	x8, [x19, #168]
  4174f0:	ldp	x20, x19, [sp, #32]
  4174f4:	ldr	x21, [sp, #16]
  4174f8:	ldp	x29, x30, [sp], #48
  4174fc:	ret
  417500:	subs	x10, x1, x2
  417504:	b.eq	4175ec <ferror@plt+0x1604c>  // b.none
  417508:	add	x8, x0, x2
  41750c:	ldrb	w9, [x8]
  417510:	tbnz	w9, #7, 417528 <ferror@plt+0x15f88>
  417514:	mov	w10, #0x1                   	// #1
  417518:	adrp	x8, 419000 <ferror@plt+0x17a60>
  41751c:	ldr	x8, [x8, #3464]
  417520:	cbnz	x8, 417600 <ferror@plt+0x16060>
  417524:	b	417628 <ferror@plt+0x16088>
  417528:	and	w11, w9, #0xe0
  41752c:	cmp	w11, #0xc0
  417530:	b.ne	417560 <ferror@plt+0x15fc0>  // b.any
  417534:	cmp	x10, #0x2
  417538:	b.cc	4175ec <ferror@plt+0x1604c>  // b.lo, b.ul, b.last
  41753c:	ldrb	w8, [x8, #1]
  417540:	mov	w10, #0x2                   	// #2
  417544:	and	w8, w8, #0x3f
  417548:	bfi	w8, w9, #6, #5
  41754c:	mov	w9, w8
  417550:	adrp	x8, 419000 <ferror@plt+0x17a60>
  417554:	ldr	x8, [x8, #3464]
  417558:	cbnz	x8, 417600 <ferror@plt+0x16060>
  41755c:	b	417628 <ferror@plt+0x16088>
  417560:	and	w11, w9, #0xf0
  417564:	cmp	w11, #0xe0
  417568:	b.ne	4175a0 <ferror@plt+0x16000>  // b.any
  41756c:	cmp	x10, #0x3
  417570:	b.cc	4175ec <ferror@plt+0x1604c>  // b.lo, b.ul, b.last
  417574:	ldrb	w10, [x8, #1]
  417578:	ldrb	w8, [x8, #2]
  41757c:	ubfiz	w9, w9, #12, #4
  417580:	and	w10, w10, #0x3f
  417584:	bfi	w9, w10, #6, #6
  417588:	bfxil	w9, w8, #0, #6
  41758c:	mov	w10, #0x3                   	// #3
  417590:	adrp	x8, 419000 <ferror@plt+0x17a60>
  417594:	ldr	x8, [x8, #3464]
  417598:	cbnz	x8, 417600 <ferror@plt+0x16060>
  41759c:	b	417628 <ferror@plt+0x16088>
  4175a0:	and	w11, w9, #0xf8
  4175a4:	cmp	w11, #0xf0
  4175a8:	b.ne	4177a4 <ferror@plt+0x16204>  // b.any
  4175ac:	cmp	x10, #0x4
  4175b0:	b.cc	4175ec <ferror@plt+0x1604c>  // b.lo, b.ul, b.last
  4175b4:	ldrb	w10, [x8, #1]
  4175b8:	ldrb	w11, [x8, #2]
  4175bc:	ldrb	w8, [x8, #3]
  4175c0:	ubfiz	w9, w9, #18, #3
  4175c4:	and	w10, w10, #0x3f
  4175c8:	and	w11, w11, #0x3f
  4175cc:	bfi	w9, w10, #12, #6
  4175d0:	bfi	w9, w11, #6, #6
  4175d4:	bfxil	w9, w8, #0, #6
  4175d8:	mov	w10, #0x4                   	// #4
  4175dc:	adrp	x8, 419000 <ferror@plt+0x17a60>
  4175e0:	ldr	x8, [x8, #3464]
  4175e4:	cbnz	x8, 417600 <ferror@plt+0x16060>
  4175e8:	b	417628 <ferror@plt+0x16088>
  4175ec:	mov	w9, wzr
  4175f0:	mov	w10, #0x1                   	// #1
  4175f4:	adrp	x8, 419000 <ferror@plt+0x17a60>
  4175f8:	ldr	x8, [x8, #3464]
  4175fc:	cbz	x8, 417628 <ferror@plt+0x16088>
  417600:	adrp	x11, 418000 <ferror@plt+0x16a60>
  417604:	add	x11, x11, #0x320
  417608:	mov	x12, x8
  41760c:	ldr	w13, [x11]
  417610:	cmp	w13, w9
  417614:	b.hi	417628 <ferror@plt+0x16088>  // b.pmore
  417618:	b.eq	417670 <ferror@plt+0x160d0>  // b.none
  41761c:	subs	x12, x12, #0x1
  417620:	add	x11, x11, #0x4
  417624:	b.ne	41760c <ferror@plt+0x1606c>  // b.any
  417628:	cbz	x3, 417688 <ferror@plt+0x160e8>
  41762c:	adrp	x11, 418000 <ferror@plt+0x16a60>
  417630:	ldr	x12, [x11, #792]
  417634:	cbz	x12, 417678 <ferror@plt+0x160d8>
  417638:	adrp	x11, 417000 <ferror@plt+0x15a60>
  41763c:	add	x11, x11, #0xfd8
  417640:	add	x13, x11, #0x4
  417644:	mov	w11, #0x1                   	// #1
  417648:	ldur	w14, [x13, #-4]
  41764c:	cmp	w14, w9
  417650:	b.hi	417684 <ferror@plt+0x160e4>  // b.pmore
  417654:	ldr	w14, [x13]
  417658:	cmp	w14, w9
  41765c:	b.cs	417680 <ferror@plt+0x160e0>  // b.hs, b.nlast
  417660:	subs	x12, x12, #0x1
  417664:	add	x13, x13, #0x8
  417668:	b.ne	417648 <ferror@plt+0x160a8>  // b.any
  41766c:	b	417684 <ferror@plt+0x160e4>
  417670:	mov	x0, xzr
  417674:	ret
  417678:	mov	w11, #0x1                   	// #1
  41767c:	b	417684 <ferror@plt+0x160e4>
  417680:	mov	w11, #0x2                   	// #2
  417684:	str	x11, [x3]
  417688:	add	x9, x10, x2
  41768c:	cmp	x9, x1
  417690:	b.cs	41779c <ferror@plt+0x161fc>  // b.hs, b.nlast
  417694:	cbz	x8, 41779c <ferror@plt+0x161fc>
  417698:	adrp	x10, 418000 <ferror@plt+0x16a60>
  41769c:	add	x10, x10, #0x320
  4176a0:	subs	x13, x1, x9
  4176a4:	b.eq	417754 <ferror@plt+0x161b4>  // b.none
  4176a8:	add	x12, x0, x9
  4176ac:	ldrb	w11, [x12]
  4176b0:	tbz	w11, #7, 417758 <ferror@plt+0x161b8>
  4176b4:	and	w14, w11, #0xe0
  4176b8:	cmp	w14, #0xc0
  4176bc:	b.ne	4176e0 <ferror@plt+0x16140>  // b.any
  4176c0:	cmp	x13, #0x2
  4176c4:	b.cc	417754 <ferror@plt+0x161b4>  // b.lo, b.ul, b.last
  4176c8:	ldrb	w12, [x12, #1]
  4176cc:	and	w12, w12, #0x3f
  4176d0:	bfi	w12, w11, #6, #5
  4176d4:	mov	w11, w12
  4176d8:	mov	w12, #0x2                   	// #2
  4176dc:	b	41775c <ferror@plt+0x161bc>
  4176e0:	and	w14, w11, #0xf0
  4176e4:	cmp	w14, #0xe0
  4176e8:	b.ne	417714 <ferror@plt+0x16174>  // b.any
  4176ec:	cmp	x13, #0x3
  4176f0:	b.cc	417754 <ferror@plt+0x161b4>  // b.lo, b.ul, b.last
  4176f4:	ldrb	w13, [x12, #1]
  4176f8:	ldrb	w12, [x12, #2]
  4176fc:	ubfiz	w11, w11, #12, #4
  417700:	and	w13, w13, #0x3f
  417704:	bfi	w11, w13, #6, #6
  417708:	bfxil	w11, w12, #0, #6
  41770c:	mov	w12, #0x3                   	// #3
  417710:	b	41775c <ferror@plt+0x161bc>
  417714:	and	w14, w11, #0xf8
  417718:	cmp	w14, #0xf0
  41771c:	b.ne	417794 <ferror@plt+0x161f4>  // b.any
  417720:	cmp	x13, #0x4
  417724:	b.cc	417754 <ferror@plt+0x161b4>  // b.lo, b.ul, b.last
  417728:	ldrb	w13, [x12, #1]
  41772c:	ldrb	w14, [x12, #2]
  417730:	ldrb	w12, [x12, #3]
  417734:	ubfiz	w11, w11, #18, #3
  417738:	and	w13, w13, #0x3f
  41773c:	and	w14, w14, #0x3f
  417740:	bfi	w11, w13, #12, #6
  417744:	bfi	w11, w14, #6, #6
  417748:	bfxil	w11, w12, #0, #6
  41774c:	mov	w12, #0x4                   	// #4
  417750:	b	41775c <ferror@plt+0x161bc>
  417754:	mov	w11, wzr
  417758:	mov	w12, #0x1                   	// #1
  41775c:	mov	x13, x10
  417760:	mov	x14, x8
  417764:	ldr	w15, [x13]
  417768:	cmp	w15, w11
  41776c:	b.hi	41779c <ferror@plt+0x161fc>  // b.pmore
  417770:	b.eq	417784 <ferror@plt+0x161e4>  // b.none
  417774:	subs	x14, x14, #0x1
  417778:	add	x13, x13, #0x4
  41777c:	b.ne	417764 <ferror@plt+0x161c4>  // b.any
  417780:	b	41779c <ferror@plt+0x161fc>
  417784:	add	x9, x12, x9
  417788:	cmp	x9, x1
  41778c:	b.cc	4176a0 <ferror@plt+0x16100>  // b.lo, b.ul, b.last
  417790:	b	41779c <ferror@plt+0x161fc>
  417794:	mov	w11, #0xfffd                	// #65533
  417798:	b	417758 <ferror@plt+0x161b8>
  41779c:	sub	x0, x9, x2
  4177a0:	ret
  4177a4:	mov	w9, #0xfffd                	// #65533
  4177a8:	mov	w10, #0x1                   	// #1
  4177ac:	adrp	x8, 419000 <ferror@plt+0x17a60>
  4177b0:	ldr	x8, [x8, #3464]
  4177b4:	cbnz	x8, 417600 <ferror@plt+0x16060>
  4177b8:	b	417628 <ferror@plt+0x16088>
  4177bc:	cbz	x1, 417900 <ferror@plt+0x16360>
  4177c0:	adrp	x8, 419000 <ferror@plt+0x17a60>
  4177c4:	ldr	x9, [x8, #3464]
  4177c8:	cbz	x9, 417908 <ferror@plt+0x16368>
  4177cc:	adrp	x11, 418000 <ferror@plt+0x16a60>
  4177d0:	sub	x10, x0, #0x1
  4177d4:	add	x11, x11, #0x320
  4177d8:	mov	x12, x1
  4177dc:	mov	x8, x12
  4177e0:	mov	x13, x12
  4177e4:	sub	x12, x13, #0x1
  4177e8:	cmp	x12, x8
  4177ec:	b.cs	417810 <ferror@plt+0x16270>  // b.hs, b.nlast
  4177f0:	ldrb	w13, [x10, x13]
  4177f4:	and	w13, w13, #0xc0
  4177f8:	cmp	w13, #0x80
  4177fc:	mov	x13, x12
  417800:	b.eq	4177e4 <ferror@plt+0x16244>  // b.none
  417804:	subs	x14, x8, x12
  417808:	b.ne	41781c <ferror@plt+0x1627c>  // b.any
  41780c:	b	4178b4 <ferror@plt+0x16314>
  417810:	mov	x12, xzr
  417814:	subs	x14, x8, x12
  417818:	b.eq	4178b4 <ferror@plt+0x16314>  // b.none
  41781c:	add	x13, x0, x12
  417820:	ldrb	w8, [x13]
  417824:	tbz	w8, #7, 4178b8 <ferror@plt+0x16318>
  417828:	and	w15, w8, #0xe0
  41782c:	cmp	w15, #0xc0
  417830:	b.ne	417850 <ferror@plt+0x162b0>  // b.any
  417834:	cmp	x14, #0x2
  417838:	b.cc	4178b4 <ferror@plt+0x16314>  // b.lo, b.ul, b.last
  41783c:	ldrb	w13, [x13, #1]
  417840:	and	w13, w13, #0x3f
  417844:	bfi	w13, w8, #6, #5
  417848:	mov	w8, w13
  41784c:	b	4178b8 <ferror@plt+0x16318>
  417850:	and	w15, w8, #0xf0
  417854:	cmp	w15, #0xe0
  417858:	b.ne	417878 <ferror@plt+0x162d8>  // b.any
  41785c:	cmp	x14, #0x3
  417860:	b.cc	4178b4 <ferror@plt+0x16314>  // b.lo, b.ul, b.last
  417864:	ldrb	w14, [x13, #1]
  417868:	ldrb	w13, [x13, #2]
  41786c:	ubfiz	w8, w8, #12, #4
  417870:	and	w14, w14, #0x3f
  417874:	b	4178a8 <ferror@plt+0x16308>
  417878:	and	w15, w8, #0xf8
  41787c:	cmp	w15, #0xf0
  417880:	b.ne	4178ec <ferror@plt+0x1634c>  // b.any
  417884:	cmp	x14, #0x4
  417888:	b.cc	4178b4 <ferror@plt+0x16314>  // b.lo, b.ul, b.last
  41788c:	ldrb	w14, [x13, #1]
  417890:	ldrb	w15, [x13, #2]
  417894:	ldrb	w13, [x13, #3]
  417898:	ubfiz	w8, w8, #18, #3
  41789c:	and	w14, w14, #0x3f
  4178a0:	bfi	w8, w14, #12, #6
  4178a4:	and	w14, w15, #0x3f
  4178a8:	bfi	w8, w14, #6, #6
  4178ac:	bfxil	w8, w13, #0, #6
  4178b0:	b	4178b8 <ferror@plt+0x16318>
  4178b4:	mov	w8, wzr
  4178b8:	mov	x13, x11
  4178bc:	mov	x14, x9
  4178c0:	ldr	w15, [x13]
  4178c4:	cmp	w15, w8
  4178c8:	b.hi	4178f4 <ferror@plt+0x16354>  // b.pmore
  4178cc:	b.eq	4178e0 <ferror@plt+0x16340>  // b.none
  4178d0:	subs	x14, x14, #0x1
  4178d4:	add	x13, x13, #0x4
  4178d8:	b.ne	4178c0 <ferror@plt+0x16320>  // b.any
  4178dc:	b	4178f4 <ferror@plt+0x16354>
  4178e0:	mov	x8, xzr
  4178e4:	cbnz	x12, 4177dc <ferror@plt+0x1623c>
  4178e8:	b	4178f8 <ferror@plt+0x16358>
  4178ec:	mov	w8, #0xfffd                	// #65533
  4178f0:	b	4178b8 <ferror@plt+0x16318>
  4178f4:	sub	x8, x1, x12
  4178f8:	mov	x0, x8
  4178fc:	ret
  417900:	mov	x0, xzr
  417904:	ret
  417908:	sub	x8, x0, #0x1
  41790c:	mov	x10, x1
  417910:	sub	x9, x10, #0x1
  417914:	cmp	x9, x1
  417918:	b.cs	417938 <ferror@plt+0x16398>  // b.hs, b.nlast
  41791c:	ldrb	w10, [x8, x10]
  417920:	and	w10, w10, #0xc0
  417924:	cmp	w10, #0x80
  417928:	mov	x10, x9
  41792c:	b.eq	417910 <ferror@plt+0x16370>  // b.none
  417930:	sub	x0, x1, x9
  417934:	ret
  417938:	sub	x0, x1, xzr
  41793c:	ret
  417940:	stp	x29, x30, [sp, #-64]!
  417944:	mov	x29, sp
  417948:	stp	x19, x20, [sp, #16]
  41794c:	adrp	x20, 42d000 <ferror@plt+0x2ba60>
  417950:	add	x20, x20, #0xdf0
  417954:	stp	x21, x22, [sp, #32]
  417958:	adrp	x21, 42d000 <ferror@plt+0x2ba60>
  41795c:	add	x21, x21, #0xde8
  417960:	sub	x20, x20, x21
  417964:	mov	w22, w0
  417968:	stp	x23, x24, [sp, #48]
  41796c:	mov	x23, x1
  417970:	mov	x24, x2
  417974:	bl	401210 <memcpy@plt-0x40>
  417978:	cmp	xzr, x20, asr #3
  41797c:	b.eq	4179a8 <ferror@plt+0x16408>  // b.none
  417980:	asr	x20, x20, #3
  417984:	mov	x19, #0x0                   	// #0
  417988:	ldr	x3, [x21, x19, lsl #3]
  41798c:	mov	x2, x24
  417990:	add	x19, x19, #0x1
  417994:	mov	x1, x23
  417998:	mov	w0, w22
  41799c:	blr	x3
  4179a0:	cmp	x20, x19
  4179a4:	b.ne	417988 <ferror@plt+0x163e8>  // b.any
  4179a8:	ldp	x19, x20, [sp, #16]
  4179ac:	ldp	x21, x22, [sp, #32]
  4179b0:	ldp	x23, x24, [sp, #48]
  4179b4:	ldp	x29, x30, [sp], #64
  4179b8:	ret
  4179bc:	nop
  4179c0:	ret

Disassembly of section .fini:

00000000004179c4 <.fini>:
  4179c4:	stp	x29, x30, [sp, #-16]!
  4179c8:	mov	x29, sp
  4179cc:	ldp	x29, x30, [sp], #16
  4179d0:	ret
