#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr 25 11:43:31 2021
# Process ID: 5936
# Current directory: /home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez
# Command line: vivado
# Log file: /home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/vivado.log
# Journal file: /home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/robertsc/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project /home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/picorv32.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/picorv32.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/picorv32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'system_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/picorv32.sim/sim_1/behav/xsim/firmware.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/picorv32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj system_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/picorv32.sim/sim_1/behav/xsim'
xelab -wto f0e1d316cd9c46f29903f9ae968d6a19 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_tb_behav xil_defaultlib.system_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f0e1d316cd9c46f29903f9ae968d6a19 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_tb_behav xil_defaultlib.system_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/picorv32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_tb_behav -key {Behavioral:sim_1:Functional:system_tb} -tclbatch {system_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source system_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 7302.195 ; gain = 76.809 ; free physical = 129 ; free virtual = 3557
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
"bÂ"bÂ"bÂ"bÂ"bÂ"bÂ"bÂ"bÂ"bÂreset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Apr 25 11:50:25 2021] Launched synth_1...
Run output will be captured here: /home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/picorv32.runs/synth_1/runme.log
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7302.328 ; gain = 0.000 ; free physical = 770 ; free virtual = 2758
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/picorv32.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7302.328 ; gain = 0.000 ; free physical = 1285 ; free virtual = 3314
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'system' is not ideal for floorplanning, since the cellview 'picorv32' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/src/constraints/system.xdc]
Finished Parsing XDC File [/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/src/constraints/system.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7302.328 ; gain = 0.000 ; free physical = 1196 ; free virtual = 3226
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 7323.391 ; gain = 21.062 ; free physical = 1101 ; free virtual = 3140
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/picorv32.sim/sim_1/synth/func/xsim/system_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/picorv32.sim/sim_1/synth/func/xsim/system_tb_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'system_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/picorv32.sim/sim_1/synth/func/xsim/firmware.hex'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/picorv32.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj system_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/picorv32.sim/sim_1/synth/func/xsim/system_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picorv32
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/src/verilog/system_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/picorv32.sim/sim_1/synth/func/xsim'
xelab -wto f0e1d316cd9c46f29903f9ae968d6a19 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot system_tb_func_synth xil_defaultlib.system_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f0e1d316cd9c46f29903f9ae968d6a19 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot system_tb_func_synth xil_defaultlib.system_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100011000...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101110000...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100010000...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111111100...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.picorv32
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.system_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_tb_func_synth

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/picorv32.sim/sim_1/synth/func/xsim/xsim.dir/system_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/picorv32.sim/sim_1/synth/func/xsim/xsim.dir/system_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Apr 25 11:52:08 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 25 11:52:08 2021...
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 7584.621 ; gain = 261.230 ; free physical = 531 ; free virtual = 2728
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/picorv32.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_tb_func_synth -key {Post-Synthesis:sim_1:Functional:system_tb} -tclbatch {system_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source system_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 7648.461 ; gain = 346.133 ; free physical = 483 ; free virtual = 2678
