{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719557232353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719557232365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 00:47:12 2024 " "Processing started: Fri Jun 28 00:47:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719557232365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719557232365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monociclo_fpga -c monociclo_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off monociclo_fpga -c monociclo_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719557232367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719557234503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719557234503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador/decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador/decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador/decodificador.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/decodificador/decodificador.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719557249505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719557249505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensiondesigno/extensiondesigno.v 1 1 " "Found 1 design units, including 1 entities, in source file extensiondesigno/extensiondesigno.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensiondesigno " "Found entity 1: extensiondesigno" {  } { { "extensiondesigno/extensiondesigno.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/extensiondesigno/extensiondesigno.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719557249522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719557249522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shift.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "ALU/shift.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/ALU/shift.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719557249536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719557249536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/ALU/ALU.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719557249551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719557249551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/fulladder/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/fulladder/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "ALU/fulladder/fulladder.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/ALU/fulladder/fulladder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719557249567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719557249567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alunbits.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alunbits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUNBits " "Found entity 1: ALUNBits" {  } { { "ALU/ALUNBits.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/ALU/ALUNBits.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719557249582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719557249582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alubitn.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alubitn.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUBitN " "Found entity 1: ALUBitN" {  } { { "ALU/ALUBitN.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/ALU/ALUBitN.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719557249598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719557249598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo/monociclo.v 1 1 " "Found 1 design units, including 1 entities, in source file monociclo/monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "monociclo/monociclo.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo/monociclo.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719557249613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719557249613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp7segs.v 1 1 " "Found 1 design units, including 1 entities, in source file disp7segs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Disp7segs " "Found entity 1: Disp7segs" {  } { { "Disp7segs.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/Disp7segs.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719557249629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719557249629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file monociclo_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo_fpga " "Found entity 1: monociclo_fpga" {  } { { "monociclo_fpga.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo_fpga.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719557249645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719557249645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file divfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 divFreq " "Found entity 1: divFreq" {  } { { "divFreq.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/divFreq.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719557249660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719557249660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icache/icache.v 1 1 " "Found 1 design units, including 1 entities, in source file icache/icache.v" { { "Info" "ISGN_ENTITY_NAME" "1 icache " "Found entity 1: icache" {  } { { "icache/icache.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/icache/icache.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719557249674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719557249674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile/regfile.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/regfile/regfile.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719557249704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719557249704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcache/dcache.v 1 1 " "Found 1 design units, including 1 entities, in source file dcache/dcache.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcache " "Found entity 1: dcache" {  } { { "dcache/dcache.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/dcache/dcache.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719557249727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719557249727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "ALUcontrol/ALUcontrol.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/ALUcontrol/ALUcontrol.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719557249752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719557249752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll1bit/sll1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sll1bit/sll1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll1bit " "Found entity 1: sll1bit" {  } { { "sll1bit/sll1bit.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/sll1bit/sll1bit.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719557249767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719557249767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagdetector/flagdetector.v 1 1 " "Found 1 design units, including 1 entities, in source file flagdetector/flagdetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 flagDetector " "Found entity 1: flagDetector" {  } { { "flagDetector/flagDetector.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/flagDetector/flagDetector.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719557249784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719557249784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_regwrite_o monociclo.v(93) " "Verilog HDL Implicit Net warning at monociclo.v(93): created implicit net for \"id_regwrite_o\"" {  } { { "monociclo/monociclo.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo/monociclo.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719557249787 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_alusrc_o monociclo.v(94) " "Verilog HDL Implicit Net warning at monociclo.v(94): created implicit net for \"id_alusrc_o\"" {  } { { "monociclo/monociclo.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo/monociclo.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719557249787 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_branch_o monociclo.v(98) " "Verilog HDL Implicit Net warning at monociclo.v(98): created implicit net for \"id_branch_o\"" {  } { { "monociclo/monociclo.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo/monociclo.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719557249787 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "monociclo.v(160) " "Verilog HDL Instantiation warning at monociclo.v(160): instance has no name" {  } { { "monociclo/monociclo.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo/monociclo.v" 160 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719557249804 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "monociclo.v(168) " "Verilog HDL Instantiation warning at monociclo.v(168): instance has no name" {  } { { "monociclo/monociclo.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo/monociclo.v" 168 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719557249804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monociclo_fpga " "Elaborating entity \"monociclo_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719557249998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monociclo monociclo:PC " "Elaborating entity \"monociclo\" for hierarchy \"monociclo:PC\"" {  } { { "monociclo_fpga.v" "PC" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo_fpga.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719557250037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "icache monociclo:PC\|icache:icache_u0 " "Elaborating entity \"icache\" for hierarchy \"monociclo:PC\|icache:icache_u0\"" {  } { { "monociclo/monociclo.v" "icache_u0" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo/monociclo.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719557250061 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "39 0 63 icache.v(27) " "Verilog HDL warning at icache.v(27): number of words (39) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "icache/icache.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/icache/icache.v" 27 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1719557250086 "|monociclo_fpga|monociclo:PC|icache:icache_u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.data_a 0 icache.v(21) " "Net \"memoria.data_a\" at icache.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "icache/icache.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/icache/icache.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719557250099 "|monociclo_fpga|monociclo:PC|icache:icache_u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.waddr_a 0 icache.v(21) " "Net \"memoria.waddr_a\" at icache.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "icache/icache.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/icache/icache.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719557250100 "|monociclo_fpga|monociclo:PC|icache:icache_u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.we_a 0 icache.v(21) " "Net \"memoria.we_a\" at icache.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "icache/icache.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/icache/icache.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719557250100 "|monociclo_fpga|monociclo:PC|icache:icache_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador monociclo:PC\|decodificador:decode_u0 " "Elaborating entity \"decodificador\" for hierarchy \"monociclo:PC\|decodificador:decode_u0\"" {  } { { "monociclo/monociclo.v" "decode_u0" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo/monociclo.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719557250187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile monociclo:PC\|regfile:registerFile_u0 " "Elaborating entity \"regfile\" for hierarchy \"monociclo:PC\|regfile:registerFile_u0\"" {  } { { "monociclo/monociclo.v" "registerFile_u0" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo/monociclo.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719557250208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensiondesigno monociclo:PC\|extensiondesigno:extend_u3 " "Elaborating entity \"extensiondesigno\" for hierarchy \"monociclo:PC\|extensiondesigno:extend_u3\"" {  } { { "monociclo/monociclo.v" "extend_u3" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo/monociclo.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719557250232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrol monociclo:PC\|ALUcontrol:ALUcontrol_u " "Elaborating entity \"ALUcontrol\" for hierarchy \"monociclo:PC\|ALUcontrol:ALUcontrol_u\"" {  } { { "monociclo/monociclo.v" "ALUcontrol_u" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo/monociclo.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719557250255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll1bit monociclo:PC\|sll1bit:sll_u1 " "Elaborating entity \"sll1bit\" for hierarchy \"monociclo:PC\|sll1bit:sll_u1\"" {  } { { "monociclo/monociclo.v" "sll_u1" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo/monociclo.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719557250282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUNBits monociclo:PC\|ALUNBits:comb_169 " "Elaborating entity \"ALUNBits\" for hierarchy \"monociclo:PC\|ALUNBits:comb_169\"" {  } { { "monociclo/monociclo.v" "comb_169" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo/monociclo.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719557250353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU monociclo:PC\|ALUNBits:comb_169\|ALU:alubucle\[0\].ALUBit0 " "Elaborating entity \"ALU\" for hierarchy \"monociclo:PC\|ALUNBits:comb_169\|ALU:alubucle\[0\].ALUBit0\"" {  } { { "ALU/ALUNBits.v" "alubucle\[0\].ALUBit0" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/ALU/ALUNBits.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719557250378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder monociclo:PC\|ALUNBits:comb_169\|ALU:alubucle\[0\].ALUBit0\|fulladder:fa1bit " "Elaborating entity \"fulladder\" for hierarchy \"monociclo:PC\|ALUNBits:comb_169\|ALU:alubucle\[0\].ALUBit0\|fulladder:fa1bit\"" {  } { { "ALU/ALU.v" "fa1bit" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/ALU/ALU.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719557250391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUBitN monociclo:PC\|ALUNBits:comb_169\|ALUBitN:alubucle\[31\].ALUBitN_1 " "Elaborating entity \"ALUBitN\" for hierarchy \"monociclo:PC\|ALUNBits:comb_169\|ALUBitN:alubucle\[31\].ALUBitN_1\"" {  } { { "ALU/ALUNBits.v" "alubucle\[31\].ALUBitN_1" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/ALU/ALUNBits.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719557250508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift monociclo:PC\|ALUNBits:comb_169\|shift:shift_u " "Elaborating entity \"shift\" for hierarchy \"monociclo:PC\|ALUNBits:comb_169\|shift:shift_u\"" {  } { { "ALU/ALUNBits.v" "shift_u" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/ALU/ALUNBits.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719557250524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagDetector monociclo:PC\|flagDetector:comb_170 " "Elaborating entity \"flagDetector\" for hierarchy \"monociclo:PC\|flagDetector:comb_170\"" {  } { { "monociclo/monociclo.v" "comb_170" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo/monociclo.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719557250545 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branchFlag_o flagDetector.v(23) " "Verilog HDL Always Construct warning at flagDetector.v(23): inferring latch(es) for variable \"branchFlag_o\", which holds its previous value in one or more paths through the always construct" {  } { { "flagDetector/flagDetector.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/flagDetector/flagDetector.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1719557250563 "|monociclo_fpga|monociclo:PC|flagDetector:comb_170"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branchFlag_o flagDetector.v(23) " "Inferred latch for \"branchFlag_o\" at flagDetector.v(23)" {  } { { "flagDetector/flagDetector.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/flagDetector/flagDetector.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719557250563 "|monociclo_fpga|monociclo:PC|flagDetector:comb_170"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcache monociclo:PC\|dcache:memoria_mem " "Elaborating entity \"dcache\" for hierarchy \"monociclo:PC\|dcache:memoria_mem\"" {  } { { "monociclo/monociclo.v" "memoria_mem" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo/monociclo.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719557250569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divFreq divFreq:divisor " "Elaborating entity \"divFreq\" for hierarchy \"divFreq:divisor\"" {  } { { "monociclo_fpga.v" "divisor" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo_fpga.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719557250592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disp7segs Disp7segs:Disp0 " "Elaborating entity \"Disp7segs\" for hierarchy \"Disp7segs:Disp0\"" {  } { { "monociclo_fpga.v" "Disp0" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo_fpga.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719557250616 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "monociclo:PC\|regfile:registerFile_u0\|registerfile " "RAM logic \"monociclo:PC\|regfile:registerFile_u0\|registerfile\" is uninferred due to asynchronous read logic" {  } { { "regfile/regfile.v" "registerfile" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/regfile/regfile.v" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1719557251453 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "monociclo:PC\|dcache:memoria_mem\|memoria " "RAM logic \"monociclo:PC\|dcache:memoria_mem\|memoria\" is uninferred due to asynchronous read logic" {  } { { "dcache/dcache.v" "memoria" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/dcache/dcache.v" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1719557251453 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1719557251453 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/db/monociclo_fpga.ram0_icache_ff572994.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/db/monociclo_fpga.ram0_icache_ff572994.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1719557251462 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1719557261900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:PC\|flagDetector:comb_170\|branchFlag_o " "Latch monociclo:PC\|flagDetector:comb_170\|branchFlag_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monociclo:PC\|pc_r\[7\] " "Ports D and ENA on the latch are fed by the same signal monociclo:PC\|pc_r\[7\]" {  } { { "monociclo/monociclo.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/monociclo/monociclo.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719557261999 ""}  } { { "flagDetector/flagDetector.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/flagDetector/flagDetector.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719557261999 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "divFreq.v" "" { Text "C:/Users/Xehcl/OneDrive/Documentos/Arquitectura de computadoras/monociclo_fpga/divFreq.v" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1719557262042 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1719557262042 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719557271461 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719557281318 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719557281318 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7033 " "Implemented 7033 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719557282073 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719557282073 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6975 " "Implemented 6975 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719557282073 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719557282073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719557282107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 00:48:02 2024 " "Processing ended: Fri Jun 28 00:48:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719557282107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719557282107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719557282107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719557282107 ""}
