// This is the memory map header file for 'DF_fixp16_alu_av'
// Generated by High Level Design Compiler for Altera(R) FPGAs Version 25.1.1 (Release Build #64f96064e9) on Mon Aug 11 01:51:50 2025

// This file contains the address of each register in the design, with the block name, 
// read/write mode, and description in the block parameters as comments for each.

// Each section denotes one ModelIP/ModelBus block and is laid out as follows:
// <block name> : <description from block>
// <REGISTER_NAME>_BIT_WIDTH <bit width from block>
// <REGISTER_NAME>_FRAC_WIDTH <frac width from block>
// <REGISTER_NAME>_PRIVATE_SPACE <is the private register space box checked?>
// Then, for each addressable word of the block:
// <REGISTER_NAME>_LSB <LSB of word>
// <REGISTER_NAME>_MSB <MSB of word>
// <REGISTER_NAME>_WIDTH <width of word>
// <REGISTER_NAME> <word address in hex format> <read/write mode>

#define AVALON_BUS_WIDTH 32
#define AVALON_ADDRESS_WIDTH 6
// DF_fixp16_alu_av/FOC/Avalon Regs/Axis_In : Dummy - not used. Set to 0.
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_AXIS_IN_BIT_WIDTH 8
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_AXIS_IN_FRAC_WIDTH 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_AXIS_IN_PRIVATE_SPACE false
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_AXIS_IN_LSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_AXIS_IN_MSB 7
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_AXIS_IN_WIDTH 8
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_AXIS_IN 0x2 // Read/Write 

// DF_fixp16_alu_av/FOC/Avalon Regs/Axis_Output : Axis value
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_AXIS_OUTPUT_BIT_WIDTH 8
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_AXIS_OUTPUT_FRAC_WIDTH 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_AXIS_OUTPUT_PRIVATE_SPACE false
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_AXIS_OUTPUT_LSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_AXIS_OUTPUT_MSB 7
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_AXIS_OUTPUT_WIDTH 8
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_AXIS_OUTPUT 0x3C // Read 

// DF_fixp16_alu_av/FOC/Avalon Regs/DSPBA_Busy : Busy bit - When '1' not ready to accept new data
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_DSPBA_BUSY_BIT_WIDTH 1
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_DSPBA_BUSY_FRAC_WIDTH 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_DSPBA_BUSY_PRIVATE_SPACE false
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_DSPBA_BUSY_LSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_DSPBA_BUSY_MSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_DSPBA_BUSY_WIDTH 1
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_DSPBA_BUSY 0x0 // Read 

// DF_fixp16_alu_av/FOC/Avalon Regs/DSPBA_Ready : Ready bit - Output data is ready when 'Control' reg value matches 'Ready' 
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_DSPBA_READY_BIT_WIDTH 1
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_DSPBA_READY_FRAC_WIDTH 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_DSPBA_READY_PRIVATE_SPACE false
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_DSPBA_READY_LSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_DSPBA_READY_MSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_DSPBA_READY_WIDTH 1
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_DSPBA_READY 0x3 // Read 

// DF_fixp16_alu_av/FOC/Avalon Regs/DSPBA_Start : Start bit - toggle bit value once to start
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_DSPBA_START_BIT_WIDTH 1
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_DSPBA_START_FRAC_WIDTH 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_DSPBA_START_PRIVATE_SPACE false
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_DSPBA_START_LSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_DSPBA_START_MSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_DSPBA_START_WIDTH 1
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_DSPBA_START 0x1 // Read/Write 

// DF_fixp16_alu_av/FOC/Avalon Regs/I_Sat_Limit_cfg_CFG : I_Sat_Limit_cfg input value
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_I_SAT_LIMIT_CFG_CFG_BIT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_I_SAT_LIMIT_CFG_CFG_FRAC_WIDTH 10
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_I_SAT_LIMIT_CFG_CFG_PRIVATE_SPACE false
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_I_SAT_LIMIT_CFG_CFG_LSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_I_SAT_LIMIT_CFG_CFG_MSB 15
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_I_SAT_LIMIT_CFG_CFG_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_I_SAT_LIMIT_CFG_CFG 0x13 // Read/Write 

// DF_fixp16_alu_av/FOC/Avalon Regs/Id_Output : Id output value
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_ID_OUTPUT_BIT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_ID_OUTPUT_FRAC_WIDTH 10
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_ID_OUTPUT_PRIVATE_SPACE false
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_ID_OUTPUT_LSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_ID_OUTPUT_MSB 15
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_ID_OUTPUT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_ID_OUTPUT 0x37 // Read 

// DF_fixp16_alu_av/FOC/Avalon Regs/Iq_Output : Iq output value
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_IQ_OUTPUT_BIT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_IQ_OUTPUT_FRAC_WIDTH 10
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_IQ_OUTPUT_PRIVATE_SPACE false
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_IQ_OUTPUT_LSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_IQ_OUTPUT_MSB 15
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_IQ_OUTPUT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_IQ_OUTPUT 0x36 // Read 

// DF_fixp16_alu_av/FOC/Avalon Regs/Iu_Input : Iu input value
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_IU_INPUT_BIT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_IU_INPUT_FRAC_WIDTH 10
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_IU_INPUT_PRIVATE_SPACE false
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_IU_INPUT_LSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_IU_INPUT_MSB 15
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_IU_INPUT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_IU_INPUT 0x20 // Read/Write 

// DF_fixp16_alu_av/FOC/Avalon Regs/Iw_Input : Iw input value
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_IW_INPUT_BIT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_IW_INPUT_FRAC_WIDTH 10
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_IW_INPUT_PRIVATE_SPACE false
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_IW_INPUT_LSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_IW_INPUT_MSB 15
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_IW_INPUT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_IW_INPUT 0x21 // Read/Write 

// DF_fixp16_alu_av/FOC/Avalon Regs/Ki_cfg_CFG : Ki_cfg input value
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_KI_CFG_CFG_BIT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_KI_CFG_CFG_FRAC_WIDTH 10
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_KI_CFG_CFG_PRIVATE_SPACE false
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_KI_CFG_CFG_LSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_KI_CFG_CFG_MSB 15
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_KI_CFG_CFG_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_KI_CFG_CFG 0x11 // Read/Write 

// DF_fixp16_alu_av/FOC/Avalon Regs/Kp_cfg_CFG : Kp_cfg input value
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_KP_CFG_CFG_BIT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_KP_CFG_CFG_FRAC_WIDTH 10
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_KP_CFG_CFG_PRIVATE_SPACE false
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_KP_CFG_CFG_LSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_KP_CFG_CFG_MSB 15
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_KP_CFG_CFG_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_KP_CFG_CFG 0x10 // Read/Write 

// DF_fixp16_alu_av/FOC/Avalon Regs/MaxPWMvalue : Maximum Voltage
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_MAXPWMVALUE_BIT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_MAXPWMVALUE_FRAC_WIDTH 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_MAXPWMVALUE_PRIVATE_SPACE false
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_MAXPWMVALUE_LSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_MAXPWMVALUE_MSB 15
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_MAXPWMVALUE_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_MAXPWMVALUE 0x3E // Read/Write 

// DF_fixp16_alu_av/FOC/Avalon Regs/Torque_Input : Torque input value
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_TORQUE_INPUT_BIT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_TORQUE_INPUT_FRAC_WIDTH 10
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_TORQUE_INPUT_PRIVATE_SPACE false
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_TORQUE_INPUT_LSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_TORQUE_INPUT_MSB 15
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_TORQUE_INPUT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_TORQUE_INPUT 0x22 // Read/Write 

// DF_fixp16_alu_av/FOC/Avalon Regs/Valpha_Output : Valpha output value
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VALPHA_OUTPUT_BIT_WIDTH 32
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VALPHA_OUTPUT_FRAC_WIDTH 10
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VALPHA_OUTPUT_PRIVATE_SPACE false
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VALPHA_OUTPUT_LSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VALPHA_OUTPUT_MSB 31
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VALPHA_OUTPUT_WIDTH 32
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VALPHA_OUTPUT 0x30 // Read 

// DF_fixp16_alu_av/FOC/Avalon Regs/Vbeta_Output : Vbeta output value
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VBETA_OUTPUT_BIT_WIDTH 32
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VBETA_OUTPUT_FRAC_WIDTH 10
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VBETA_OUTPUT_PRIVATE_SPACE false
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VBETA_OUTPUT_LSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VBETA_OUTPUT_MSB 31
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VBETA_OUTPUT_WIDTH 32
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VBETA_OUTPUT 0x31 // Read 

// DF_fixp16_alu_av/FOC/Avalon Regs/Vu_Output : Vu output value
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VU_OUTPUT_BIT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VU_OUTPUT_FRAC_WIDTH 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VU_OUTPUT_PRIVATE_SPACE false
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VU_OUTPUT_LSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VU_OUTPUT_MSB 15
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VU_OUTPUT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VU_OUTPUT 0x38 // Read 

// DF_fixp16_alu_av/FOC/Avalon Regs/Vv_Output : Vv output value
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VV_OUTPUT_BIT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VV_OUTPUT_FRAC_WIDTH 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VV_OUTPUT_PRIVATE_SPACE false
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VV_OUTPUT_LSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VV_OUTPUT_MSB 15
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VV_OUTPUT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VV_OUTPUT 0x39 // Read 

// DF_fixp16_alu_av/FOC/Avalon Regs/Vw_Output : Vw output value
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VW_OUTPUT_BIT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VW_OUTPUT_FRAC_WIDTH 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VW_OUTPUT_PRIVATE_SPACE false
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VW_OUTPUT_LSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VW_OUTPUT_MSB 15
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VW_OUTPUT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_VW_OUTPUT 0x3A // Read 

// DF_fixp16_alu_av/FOC/Avalon Regs/phi_el_Input : phi_el input value
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_PHI_EL_INPUT_BIT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_PHI_EL_INPUT_FRAC_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_PHI_EL_INPUT_PRIVATE_SPACE false
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_PHI_EL_INPUT_LSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_PHI_EL_INPUT_MSB 15
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_PHI_EL_INPUT_WIDTH 16
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_PHI_EL_INPUT 0x23 // Read/Write 

// DF_fixp16_alu_av/FOC/Avalon Regs/reset_Input : reset - set to '1' to reset
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_RESET_INPUT_BIT_WIDTH 1
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_RESET_INPUT_FRAC_WIDTH 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_RESET_INPUT_PRIVATE_SPACE false
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_RESET_INPUT_LSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_RESET_INPUT_MSB 0
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_RESET_INPUT_WIDTH 1
#define DF_FIXP16_ALU_AV_FOC_AVALON_REGS_RESET_INPUT 0x24 // Read/Write 

