<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p633" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_633{left:96px;bottom:47px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t2_633{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_633{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_633{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_633{left:96px;bottom:1040px;letter-spacing:-0.18px;word-spacing:0.09px;}
#t6_633{left:244px;bottom:1039px;letter-spacing:0.12px;}
#t7_633{left:277px;bottom:1039px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t8_633{left:446px;bottom:1039px;letter-spacing:0.09px;word-spacing:-0.45px;}
#t9_633{left:96px;bottom:1018px;letter-spacing:0.12px;word-spacing:-0.78px;}
#ta_633{left:96px;bottom:997px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tb_633{left:96px;bottom:975px;letter-spacing:0.13px;word-spacing:-0.42px;}
#tc_633{left:96px;bottom:954px;letter-spacing:0.1px;word-spacing:-0.44px;}
#td_633{left:96px;bottom:932px;letter-spacing:0.12px;word-spacing:-0.45px;}
#te_633{left:96px;bottom:893px;letter-spacing:0.11px;}
#tf_633{left:147px;bottom:893px;letter-spacing:0.17px;word-spacing:0.01px;}
#tg_633{left:96px;bottom:857px;letter-spacing:0.13px;word-spacing:-0.48px;}
#th_633{left:96px;bottom:836px;letter-spacing:0.12px;word-spacing:-0.48px;}
#ti_633{left:96px;bottom:815px;letter-spacing:0.06px;word-spacing:-0.35px;}
#tj_633{left:96px;bottom:778px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tk_633{left:353px;bottom:778px;letter-spacing:0.12px;}
#tl_633{left:385px;bottom:778px;letter-spacing:0.14px;word-spacing:-0.44px;}
#tm_633{left:554px;bottom:778px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tn_633{left:96px;bottom:756px;letter-spacing:0.12px;word-spacing:-0.47px;}
#to_633{left:96px;bottom:735px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tp_633{left:96px;bottom:698px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tq_633{left:303px;bottom:698px;letter-spacing:0.12px;}
#tr_633{left:335px;bottom:698px;letter-spacing:0.12px;word-spacing:-1px;}
#ts_633{left:445px;bottom:698px;letter-spacing:0.14px;word-spacing:-1.02px;}
#tt_633{left:521px;bottom:698px;letter-spacing:0.13px;word-spacing:-1.01px;}
#tu_633{left:614px;bottom:698px;letter-spacing:0.13px;word-spacing:-1.01px;}
#tv_633{left:96px;bottom:676px;letter-spacing:0.14px;word-spacing:-0.46px;}
#tw_633{left:96px;bottom:655px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tx_633{left:96px;bottom:620px;letter-spacing:0.11px;word-spacing:-0.57px;}
#ty_633{left:96px;bottom:598px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tz_633{left:96px;bottom:562px;letter-spacing:-0.16px;word-spacing:0.03px;}
#t10_633{left:341px;bottom:561px;letter-spacing:0.12px;}
#t11_633{left:373px;bottom:561px;letter-spacing:0.13px;word-spacing:-1.08px;}
#t12_633{left:96px;bottom:540px;letter-spacing:-0.14px;}
#t13_633{left:154px;bottom:540px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t14_633{left:96px;bottom:500px;letter-spacing:0.11px;}
#t15_633{left:147px;bottom:500px;letter-spacing:0.17px;}
#t16_633{left:96px;bottom:465px;letter-spacing:0.15px;word-spacing:-0.97px;}
#t17_633{left:200px;bottom:465px;}
#t18_633{left:213px;bottom:465px;letter-spacing:0.13px;word-spacing:-0.99px;}
#t19_633{left:96px;bottom:443px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t1a_633{left:96px;bottom:422px;letter-spacing:0.13px;word-spacing:-0.42px;}
#t1b_633{left:96px;bottom:401px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1c_633{left:96px;bottom:361px;letter-spacing:0.11px;}
#t1d_633{left:147px;bottom:361px;letter-spacing:0.16px;}
#t1e_633{left:96px;bottom:324px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1f_633{left:377px;bottom:324px;letter-spacing:0.12px;}
#t1g_633{left:410px;bottom:324px;letter-spacing:0.08px;word-spacing:-0.41px;}
#t1h_633{left:661px;bottom:324px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1i_633{left:96px;bottom:302px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t1j_633{left:576px;bottom:302px;}
#t1k_633{left:582px;bottom:302px;letter-spacing:0.13px;word-spacing:-0.43px;}
#t1l_633{left:96px;bottom:281px;letter-spacing:0.13px;word-spacing:-0.4px;}
#t1m_633{left:96px;bottom:245px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1n_633{left:263px;bottom:244px;letter-spacing:0.12px;}
#t1o_633{left:295px;bottom:244px;letter-spacing:0.12px;word-spacing:-1.17px;}
#t1p_633{left:575px;bottom:244px;letter-spacing:0.13px;word-spacing:-1.21px;}
#t1q_633{left:96px;bottom:222px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1r_633{left:96px;bottom:186px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1s_633{left:259px;bottom:185px;letter-spacing:0.12px;}
#t1t_633{left:292px;bottom:185px;letter-spacing:0.1px;word-spacing:-0.42px;}
#t1u_633{left:475px;bottom:185px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1v_633{left:96px;bottom:164px;letter-spacing:0.1px;word-spacing:-0.43px;}
#t1w_633{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_633{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_633{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_633{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_633{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s5_633{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_633{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_633{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s8_633{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s9_633{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts633" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg633Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg633" style="-webkit-user-select: none;"><object width="935" height="1210" data="633/633.svg" type="image/svg+xml" id="pdf633" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_633" class="t s1_633">System Instructions </span><span id="t2_633" class="t s2_633">178 </span>
<span id="t3_633" class="t s3_633">24593—Rev. 3.41—June 2023 </span><span id="t4_633" class="t s3_633">AMD64 Technology </span>
<span id="t5_633" class="t s4_633">CLTS Instruction. </span><span id="t6_633" class="t s5_633">The </span><span id="t7_633" class="t s6_633">clear task-switched bit </span><span id="t8_633" class="t s5_633">instruction (CLTS) clears CR0.TS to 0. The CR0.TS </span>
<span id="t9_633" class="t s5_633">bit is set to 1 by the processor every time a task switch takes place. The bit is useful to system software </span>
<span id="ta_633" class="t s5_633">in determining when the x87 and multimedia register state should be saved or restored. See “Task </span>
<span id="tb_633" class="t s5_633">Switched (TS) Bit” on page 43 for more information on using CR0.TS to manage x87-instruction </span>
<span id="tc_633" class="t s5_633">state. The CLTS instruction is privileged and causes a #GP to occur if non-privileged software </span>
<span id="td_633" class="t s5_633">attempts to execute it. </span>
<span id="te_633" class="t s7_633">6.2.3 </span><span id="tf_633" class="t s7_633">Accessing the RFLAGS Register </span>
<span id="tg_633" class="t s5_633">The RFLAGS register contains both application and system bits. This section describes the </span>
<span id="th_633" class="t s5_633">instructions used to read and write system bits. Descriptions of instruction effects on application flags </span>
<span id="ti_633" class="t s5_633">can be found in “Flags Register” in Volume 1 and “Instruction Effects on rFLAGS” in Volume 3. </span>
<span id="tj_633" class="t s4_633">POPF and PUSHF Instructions. </span><span id="tk_633" class="t s5_633">The </span><span id="tl_633" class="t s6_633">pop and push rFLAGS </span><span id="tm_633" class="t s5_633">instructions are used for moving data </span>
<span id="tn_633" class="t s5_633">between the rFLAGS register and the stack. They are not strictly system instructions, but their </span>
<span id="to_633" class="t s5_633">behavior is mode-dependent. </span>
<span id="tp_633" class="t s4_633">CLI and STI Instructions. </span><span id="tq_633" class="t s5_633">The </span><span id="tr_633" class="t s6_633">clear interrupt </span><span id="ts_633" class="t s5_633">(CLI) and </span><span id="tt_633" class="t s6_633">set interrupt </span><span id="tu_633" class="t s5_633">(STI) instructions modify only </span>
<span id="tv_633" class="t s5_633">the RFLAGS.IF bit or RFLAGS.VIF bit. Clearing RFLAGS.IF to 0 causes the processor to ignore </span>
<span id="tw_633" class="t s5_633">maskable interrupts. Setting RFLAGS.IF to 1 causes the processor to allow maskable interrupts. </span>
<span id="tx_633" class="t s5_633">See “Virtual Interrupts” on page 287 for more information on the operation of these instructions when </span>
<span id="ty_633" class="t s5_633">virtual-8086 mode extensions are enabled (CR4.VME=1). </span>
<span id="tz_633" class="t s4_633">CLAC and STAC Instructions. </span><span id="t10_633" class="t s5_633">The </span><span id="t11_633" class="t s6_633">clear alignment check flag (CLAC) and set alignment check flag </span>
<span id="t12_633" class="t s6_633">(STAC) </span><span id="t13_633" class="t s5_633">instructions modify only the RFLAGS.AC bit. </span>
<span id="t14_633" class="t s7_633">6.2.4 </span><span id="t15_633" class="t s7_633">Accessing Debug Registers </span>
<span id="t16_633" class="t s5_633">The MOV DR</span><span id="t17_633" class="t s6_633">n </span><span id="t18_633" class="t s5_633">instructions are used to copy data between the debug registers and the general-purpose </span>
<span id="t19_633" class="t s5_633">registers. These instructions are privileged and cause a general-protection exception (#GP) if non- </span>
<span id="t1a_633" class="t s5_633">privileged software attempts to execute them. See “Debug Registers” on page 391 for a detailed </span>
<span id="t1b_633" class="t s5_633">description of the debug registers. </span>
<span id="t1c_633" class="t s7_633">6.2.5 </span><span id="t1d_633" class="t s7_633">Accessing Model-Specific Registers </span>
<span id="t1e_633" class="t s4_633">RDMSR and WRMSR Instructions. </span><span id="t1f_633" class="t s5_633">The </span><span id="t1g_633" class="t s6_633">read/write model-specific register </span><span id="t1h_633" class="t s5_633">instructions (RDMSR </span>
<span id="t1i_633" class="t s5_633">and WRMSR) can be used by privileged software to access the 64</span><span id="t1j_633" class="t s8_633">-</span><span id="t1k_633" class="t s5_633">bit MSRs. See “Model-Specific </span>
<span id="t1l_633" class="t s5_633">Registers (MSRs)” on page 59 for details about the MSRs. </span>
<span id="t1m_633" class="t s4_633">RDPMC Instruction. </span><span id="t1n_633" class="t s5_633">The </span><span id="t1o_633" class="t s6_633">read performance-monitoring counter </span><span id="t1p_633" class="t s5_633">instruction, RDPMC, is used to read </span>
<span id="t1q_633" class="t s5_633">the model-specific performance-monitoring counter registers. </span>
<span id="t1r_633" class="t s4_633">RDTSC Instruction. </span><span id="t1s_633" class="t s5_633">The </span><span id="t1t_633" class="t s6_633">read time-stamp counter </span><span id="t1u_633" class="t s5_633">instruction, RDTSC, is used to read the model- </span>
<span id="t1v_633" class="t s5_633">specific time-stamp counter (TSC) register. </span>
<span id="t1w_633" class="t s9_633">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
