module partl_tb (
  reg A, B, Cin, 
  wire S, Cout
  );
partl M1(A, B, Cin, S, Cout); 
initial 
  begin
    A<=1; B<=0; Cin<=0; #1;
    A<=1; B<=0; Cin<=1; #1;
    A<=1; B<=1; Cin<=0; #1;
    A<=1; Bc=1; Cin<=1; #1;
    A<=0; B<=0; Cin<=0; #1;
    A<=0; B<=0; Cin<=1; #1;
    A<=0; B<=1; Cin<-0; #1;
    A<=0; B<=1; Cin<=1; #1;
  
  end
endmodule
