module wideexpr_00498(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ~(u0);
  assign y1 = $signed(((1'sb1)+(s7))==(+((({4{(ctrl[4]?(ctrl[6]?4'sb1100:s5):(ctrl[1]?4'sb0100:s6))}})<<<(5'sb00110))^((ctrl[3]?+(((1'b1)|(u3))>>>(5'sb11101)):u5)))));
  assign y2 = 5'sb11001;
  assign y3 = 1'sb1;
  assign y4 = (~&(((1'sb1)-((s2)+((s0)^(1'sb1))))^((1'sb1)+(s5))))|({{s5,((ctrl[7]?{4'b0100,4'sb0111,s5,5'b11010}:(6'b111011)>>>(s6)))+(3'sb011)}});
  assign y5 = ($unsigned($unsigned(-(s1))))<=((((ctrl[5]?$signed({s7,s3,((ctrl[4]?$unsigned(s7):$signed(s0)))<<<(s2)}):((ctrl[2]?($signed(s1))<<(((s1)<(4'sb1011))>>(s1)):(2'sb11)&(s2)))|(($signed({(5'b11010)<<(4'b1010),$signed(1'sb1)}))<<<((({s1,1'sb1,s5})>>(s4))<<<({1{(ctrl[7]?s2:u5)}})))))!=((ctrl[1]?+((ctrl[2]?1'sb1:{3{$unsigned(s1)}})):(ctrl[2]?($signed(!(s3)))|(4'sb1110):(ctrl[1]?+((+(2'sb11))!=((ctrl[6]?1'sb0:s6))):1'sb0)))))<<((((~^(4'sb1011))+($signed((($signed(s2))<<((s4)+(5'sb01101)))>>>(s7))))&(({4{-(-((5'sb00101)<<<(3'b001)))}})<<<(^((ctrl[0]?$signed((s6)!=(3'sb000)):$signed((ctrl[4]?6'b110100:s1)))))))==({2{$signed((~|(1'sb1))<=({((s0)>>(s2))|(s3),(s1)>>>($signed(3'b010))}))}})));
  assign y6 = $signed(6'b010100);
  assign y7 = (((ctrl[2]?(s3)>>(s1):5'sb01101))-((($signed(s3))+((s1)>>(s7)))&(-({2{6'sb100111}}))))<($signed(u3));
endmodule
