{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726233539812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726233539819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 10:18:59 2024 " "Processing started: Fri Sep 13 10:18:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726233539819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233539819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233539819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726233540079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726233540079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/registerbank.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/registerbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerBank " "Found entity 1: registerBank" {  } { { "modules/registerBank.v" "" { Text "D:/LabAOC/Processor_V2/modules/registerBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233545709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233545709 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PC_main.v(21) " "Verilog HDL information at PC_main.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "modules/PC_main.v" "" { Text "D:/LabAOC/Processor_V2/modules/PC_main.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726233545709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pc_main.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/pc_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_main " "Found entity 1: PC_main" {  } { { "modules/PC_main.v" "" { Text "D:/LabAOC/Processor_V2/modules/PC_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233545709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233545709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 output_module.v(5) " "Verilog HDL Declaration information at output_module.v(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726233545709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 output_module.v(6) " "Verilog HDL Declaration information at output_module.v(6): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726233545709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 output_module.v(7) " "Verilog HDL Declaration information at output_module.v(7): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726233545709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 output_module.v(10) " "Verilog HDL Declaration information at output_module.v(10): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726233545709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/output_module.v 2 2 " "Found 2 design units, including 2 entities, in source file modules/output_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_module " "Found entity 1: output_module" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233545709 ""} { "Info" "ISGN_ENTITY_NAME" "2 to_display " "Found entity 2: to_display" {  } { { "modules/output_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/output_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233545709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233545709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "modules/InstructionMemory.v" "" { Text "D:/LabAOC/Processor_V2/modules/InstructionMemory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233545709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233545709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/flagverifier.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/flagverifier.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlagVerifier " "Found entity 1: FlagVerifier" {  } { { "modules/FlagVerifier.v" "" { Text "D:/LabAOC/Processor_V2/modules/FlagVerifier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233545709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233545709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/flagdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/flagdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlagDecoder " "Found entity 1: FlagDecoder" {  } { { "modules/FlagDecoder.v" "" { Text "D:/LabAOC/Processor_V2/modules/FlagDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233545709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233545709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "modules/DataMemory.v" "" { Text "D:/LabAOC/Processor_V2/modules/DataMemory.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233545709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233545709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cpsregister.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/cpsregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPSRegister " "Found entity 1: CPSRegister" {  } { { "modules/CPSRegister.v" "" { Text "D:/LabAOC/Processor_V2/modules/CPSRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233545709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233545709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cpsr_module.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/cpsr_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPSR_module " "Found entity 1: CPSR_module" {  } { { "modules/CPSR_module.v" "" { Text "D:/LabAOC/Processor_V2/modules/CPSR_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233545725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233545725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "modules/ControlUnit.v" "" { Text "D:/LabAOC/Processor_V2/modules/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233545725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233545725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "modules/ALUControl.v" "" { Text "D:/LabAOC/Processor_V2/modules/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233545725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233545725 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(17) " "Verilog HDL information at alu.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "modules/alu.v" "" { Text "D:/LabAOC/Processor_V2/modules/alu.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726233545725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "modules/alu.v" "" { Text "D:/LabAOC/Processor_V2/modules/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233545725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233545725 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "freqDiv modules/freqDiv.v " "Entity \"freqDiv\" obtained from \"modules/freqDiv.v\" instead of from Quartus Prime megafunction library" {  } { { "modules/freqDiv.v" "" { Text "D:/LabAOC/Processor_V2/modules/freqDiv.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1726233545725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/freqdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/freqdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv " "Found entity 1: freqDiv" {  } { { "modules/freqDiv.v" "" { Text "D:/LabAOC/Processor_V2/modules/freqDiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233545725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233545725 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Processor.v(41) " "Verilog HDL Module Instantiation warning at Processor.v(41): ignored dangling comma in List of Port Connections" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1726233545725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233545725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233545725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated " "Found entity 1: integrated" {  } { { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726233545725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233545725 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "link PC_main.v(50) " "Verilog HDL Implicit Net warning at PC_main.v(50): created implicit net for \"link\"" {  } { { "modules/PC_main.v" "" { Text "D:/LabAOC/Processor_V2/modules/PC_main.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233545725 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "divided_clock Processor.v(19) " "Verilog HDL Implicit Net warning at Processor.v(19): created implicit net for \"divided_clock\"" {  } { { "Processor.v" "" { Text "D:/LabAOC/Processor_V2/Processor.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233545725 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram_output integrated.v(195) " "Verilog HDL Implicit Net warning at integrated.v(195): created implicit net for \"ram_output\"" {  } { { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 195 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726233545725 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "write_in_reg integrated.v(205) " "Verilog HDL Procedural Assignment error at integrated.v(205): object \"write_in_reg\" on left-hand side of assignment must have a variable data type" {  } { { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 205 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1726233545725 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "write_in_reg integrated.v(207) " "Verilog HDL Procedural Assignment error at integrated.v(207): object \"write_in_reg\" on left-hand side of assignment must have a variable data type" {  } { { "integrated.v" "" { Text "D:/LabAOC/Processor_V2/integrated.v" 207 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1726233545725 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/LabAOC/Processor_V2/output_files/Processor.map.smsg " "Generated suppressed messages file D:/LabAOC/Processor_V2/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233545725 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726233545756 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 13 10:19:05 2024 " "Processing ended: Fri Sep 13 10:19:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726233545756 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726233545756 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726233545756 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233545756 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726233546322 ""}
