# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../DSPProc_all.srcs/sources_1/bd/DSPProc_design/ipshared/ec67/hdl" --include "../../../../DSPProc_all.srcs/sources_1/bd/DSPProc_design/ipshared/8c62/hdl" --include "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../../../../memory/sourceMem_32x256BRAM/blk_mem_gen_0_32x256/sim/blk_mem_gen_0_32x256.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
