$date
	Sat Oct 24 22:19:37 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testebenchContador $end
$var wire 12 ! out [11:0] $end
$var reg 1 " CLK $end
$var reg 1 # En $end
$var reg 1 $ LA $end
$var reg 12 % load [11:0] $end
$var reg 1 & reset $end
$scope module Co $end
$var wire 1 " CLK $end
$var wire 1 # En $end
$var wire 1 $ LA $end
$var wire 12 ' load [11:0] $end
$var wire 1 & reset $end
$var reg 12 ( Out [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
x&
bx %
x$
x#
x"
bx !
$end
#1
b0 %
b0 '
0$
0#
0&
0"
#2
1"
#3
b0 !
b0 (
1&
0"
#4
0&
1"
#5
b10000000 !
b10000000 (
b10000000 %
b10000000 '
1$
0"
#6
b10000001 !
b10000001 (
1#
0$
1"
#7
0"
#8
b10000010 !
b10000010 (
1"
#9
0"
#10
b10000011 !
b10000011 (
1"
#11
0"
#12
b10000100 !
b10000100 (
1"
#13
0"
#14
b10000101 !
b10000101 (
1"
#15
0"
#16
b10000110 !
b10000110 (
1"
#17
0"
#18
b10000111 !
b10000111 (
1"
#19
0"
#20
b10001000 !
b10001000 (
1"
#21
0"
