/*
 * Copyright@ Samsung Electronics Co. LTD
 *
 * This software is proprietary of Samsung Electronics.
 * No part of this software, either material or conceptual may be copied or distributed, transmitted,
 * transcribed, stored in a retrieval system or translated into any human or computer language in any form by any means,
 * electronic, mechanical, manual or otherwise, or disclosed
 * to third parties without the express written permission of Samsung Electronics.
 */

#ifndef _SMC_H_
#define _SMC_H_

#include <sys/types.h>

#define SMC_CMD_REG			(-101)

#define SMC_CMD_LOAD_UBOOT		(-230)
#define SMC_CMD_COLDBOOT		(-231)
#define SMC_CMD_WARMBOOT		(-232)
#define SMC_CMD_CHECK_SECOND_BOOT	(-233)
#define SMC_CMD_EMMC_ENDBOOTOP          (-234)
#define SMC_CMD_SDMMC_ENUMERATE         (-235)
#define SMC_CMD_SET_SECURE_REG		(-236)
#define SMC_CMD_READ_SECURE_REG		(-237)
#define SMC_CMD_SET_SIGNATURE_SIZE	(-238)
#define SMC_CMD_CHECK_SIGNATURE		(-240)
#define SMC_CMD_HASH			(-241)
#define SMC_CMD_CHECK_SIGNATURE_WITH_HASH	(-242)
#define SMC_CMD_LOAD_ECT_HEAD		(-244)
#define SMC_CMD_LOAD_ECT_ALL		(-245)
#define SMC_CMD_SKIP_ECT		(-246)

/* MACRO for SMC_CMD_REG */
#define SMC_REG_CLASS_SFR_W		(0x1 << 30)
#define SMC_REG_CLASS_SFR_R		(0x3 << 30)
#define SMC_REG_CLASS_MASK		(0x3 << 30)
#define SMC_REG_ID_SFR_W(ADDR)		(SMC_REG_CLASS_SFR_W | ((ADDR) >> 2))
#define SMC_REG_ID_SFR_R(ADDR)		(SMC_REG_CLASS_SFR_R | ((ADDR) >> 2))

#define SMC_CMD_GET_DRAM_SIZE		(-239)
#define SMC_CMD_LOAD_SECURE_PAYLOAD	(-300)
#define SMC_CMD_GET_EL3_MON_VERSION	(-301)
#define SMC_CMD_GET_SOC_INFO		(-302)
#define SMC_CMD_SET_TZASC_ACTION	(-303)
#define SMC_CMD_ENCRYPT_SECDRAM		(-304)
#define SMC_CMD_DUMPGPR_FLUSH_SECDRAM	(-305)

#define SMC_CMD_END_OF_BOOTLOADER	(-0x3FF)
#define SMC_CMD_LOAD_LDFW		(-0x500)
#define SMC_CMD_KEYSTORAGE		(-0x502)

#define SMC_DRM_GET_SOC_INFO		(0x82002060)

#ifdef CONFIG_UBOOT_SECURE_BOOT
#define SMC_UBOOT_SIGNATURE_SIZE	256
#else
#define SMC_UBOOT_SIGNATURE_SIZE	0
#endif

#ifdef CONFIG_TZSW_SECURE_BOOT
#define SMC_TZSW_SIGNATURE_SIZE         256
#else
#define SMC_TZSW_SIGNATURE_SIZE         0
#endif

#define CONFIG_IMAGE_INFO_BASE		(CONFIG_SYS_SDRAM_BASE)
#define CONFIG_PHY_UBOOT_BASE		(CONFIG_SYS_TEXT_BASE)

#define SMC_SECURE_CONTEXT_BASE		(CONFIG_PHY_IRAM_BASE + 0x4c00)

#define CONFIG_PHY_TZSW_BASE		(CONFIG_PHY_IRAM_BASE + 0x8000)

#define TRUST_MEASUREMENT_KERNEL        (0x10)

#define SHA_INIT				0x0
#define SHA_UPDATE_UNIT_SIZE			0x1
#define SHA_UPDATE_REMAIN_SIZE			0x2
#define SHA_FINAL				0x3
#define SHA_DIGEST				0x4

#define SB_MAX_SIGN_LEN			(256)

/* SoC information type for SMC_CMD_GET_SOC_INFO */
#define SOC_INFO_VERSION(major, minor)	(0x66000000 | ((major) << 12) | (minor))

#define SOC_INFO_MAJOR_VERSION		(1)
#define SOC_INFO_MINOR_VERSION		(0)

#define ERROR_INVALID_TYPE		(-1)

#define ERROR_DRM_INVALID_TYPE		(0)
#define ERROR_DRM_FW_INVALID_PARAM	(3)
#define ERROR_NO_DRM_FW_INITIALIZED	(-1)

#define UFS_TZSW_POS (5336 / 8)

enum soc_info_type {
	SOC_INFO_TYPE_VERSION = 0,
	SOC_INFO_TYPE_SEC_DRAM_SIZE,
	SOC_INFO_TYPE_SEC_DRAM_BASE
};

enum drm_soc_info_type {
	SOC_INFO_SEC_PGTBL_BASE = 1,
	SOC_INFO_SEC_PGTBL_SIZE
};

typedef struct sdmmc_dev {
	/* for SDMMC */
	u32	image_pos;
	u32	blkcnt;
	u32	base_addr;
} sdmmc_t;

typedef struct emmc_dev {
	/* for eMMC */
	u32	blkcnt;
	u32	base_addr;
} emmc_t;

typedef struct sata_dev {
	/* for SATA */
	u64	read_sector_of_hdd;
	u32	trans_byte;
	u32	*read_buffer;
	u32	position_of_mem;
} sata_t;

typedef struct sfmc_dev {
	/* for SFMC */
	u32	cs;
	u32	byte_offset;
	u32	byte_size;
	void	*dest_addr;
} sfmc_t;

typedef struct spi_sf_dev {
	/* for SPI SERIAL FLASH */
	u32	flash_read_addr;
	u32	read_size;
	u8	*read_buff;
} spi_sf_t;

typedef struct usb_dev {
	/* for USB */
	u32	base_addr;
	u32	*read_buffer;
	u32	secure;
} usb_t;

typedef struct ufs_dev {
	/* for UFS */
	u32	start_blk;
	u32	blkcnt;
	u32	dst_addr;
} ufs_t;

/* boot device */
typedef union boot_device_u {
	sdmmc_t 	sdmmc;
	emmc_t		emmc;
	sata_t		sata;
	sfmc_t		sfmc;
	spi_sf_t	spi_sf;
	usb_t		usb;
	ufs_t		ufs;
} boot_device_t;

typedef struct ld_image_info {
	/* for Signature */
	u32	image_base_addr;
	u32	size;
	u32	secure_context_base;
	u32	signature_size;
	boot_device_t bootdev;

} image_info;

typedef struct {
	unsigned int		hash_addr;
	unsigned int		result_hash;
	unsigned int		total_size;
	unsigned int		unit_size;
	unsigned int		remain_size;
	unsigned int		kindofhash;
} HASH_INFO;

typedef struct {
	unsigned int		hashCode_addr;
	unsigned int		hashCode_Len;
	unsigned int 		pubKey_addr;
	unsigned int		pubKey_Len;
	unsigned int		signature;
	unsigned int		signatureLen;
	unsigned int		algorithm_type;
	unsigned int		reserved;
} SIGNATURE_WITH_HASH;

typedef struct {
	unsigned int		context;
	unsigned int		data;
	unsigned int		dataLen;
	unsigned int		signature;
	unsigned int		signatureLen;
	unsigned int		reserved;
} CHECK_IMAGE_INFO;

typedef struct reg_val {
	u32	addr;
	u32	val;
} reg_val_t;

typedef struct reg_arr {
	reg_val_t	set0;
	reg_val_t	set1;
	reg_val_t	set2;
	reg_val_t	set3;
	reg_val_t	set4;
	reg_val_t	set5;
	reg_val_t	set6;
	reg_val_t	set7;
	reg_val_t	set8;
	reg_val_t	set9;
} reg_arr_t;

u64 exynos_smc(u64 cmd, u64 arg1, u64 arg2, u64 arg3);
unsigned long load_sp_image(u32 boot_device);
unsigned int load_uboot_image(u32 boot_device);
unsigned int coldboot(u32 boot_device);
void warmboot(void);
unsigned int find_second_boot(void);
void emmc_endbootop(void);
void set_secure_reg(u64 reg_val, u32 num);
unsigned int read_secure_reg(u32 addr);
u64 load_ect_head(void);
u64 load_ect_all(void);
u64 skip_ect(void);
u64 set_tzasc_action(u32 val);
u64 sdm_encrypt_secdram(void);
u64 dumpgpr_flush_secdram(u32 cache_level, u32 core);

#endif /* _SMC_H_ */
