
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.38

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.21    0.41 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    0.41 ^ spi_cs_n$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.06    0.06   library removal time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: rx_shift_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rx_shift_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.08    0.38    0.38 v rx_shift_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rx_shift_reg[1] (net)
                  0.08    0.00    0.38 v _170_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.08    0.07    0.45 ^ _170_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _065_ (net)
                  0.08    0.00    0.45 ^ _171_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.00    0.05    0.05    0.50 v _171_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _013_ (net)
                  0.05    0.00    0.50 v rx_shift_reg[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rx_shift_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.21    0.41 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    0.41 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    32    0.39    0.26    0.25    0.65 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    0.65 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.65   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  9.42   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.29    0.56    0.56 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.29    0.00    0.56 ^ _123_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.05    0.23    0.19    0.75 v _123_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _097_ (net)
                  0.23    0.00    0.75 v _125_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.02    0.13    0.31    1.06 v _125_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _101_ (net)
                  0.13    0.00    1.06 v _126_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.20    1.26 v _126_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _116_ (net)
                  0.07    0.00    1.26 v _229_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.19    0.37    1.63 ^ _229_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _118_ (net)
                  0.19    0.00    1.63 ^ _164_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.03    0.16    0.13    1.76 v _164_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _059_ (net)
                  0.16    0.00    1.76 v _172_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.11    0.27    2.03 v _172_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _066_ (net)
                  0.11    0.00    2.03 v _179_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.10    0.24    2.27 v _179_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _071_ (net)
                  0.10    0.00    2.27 v _180_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.22    2.49 ^ _180_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _016_ (net)
                  0.06    0.00    2.49 ^ rx_shift_reg[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.49   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rx_shift_reg[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                  7.38   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.21    0.41 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    0.41 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    32    0.39    0.26    0.25    0.65 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    0.65 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.65   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  9.42   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.29    0.56    0.56 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.29    0.00    0.56 ^ _123_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.05    0.23    0.19    0.75 v _123_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _097_ (net)
                  0.23    0.00    0.75 v _125_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.02    0.13    0.31    1.06 v _125_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _101_ (net)
                  0.13    0.00    1.06 v _126_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.20    1.26 v _126_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _116_ (net)
                  0.07    0.00    1.26 v _229_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.19    0.37    1.63 ^ _229_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _118_ (net)
                  0.19    0.00    1.63 ^ _164_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.03    0.16    0.13    1.76 v _164_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _059_ (net)
                  0.16    0.00    1.76 v _172_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.11    0.27    2.03 v _172_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _066_ (net)
                  0.11    0.00    2.03 v _179_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.10    0.24    2.27 v _179_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _071_ (net)
                  0.10    0.00    2.27 v _180_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.22    2.49 ^ _180_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _016_ (net)
                  0.06    0.00    2.49 ^ rx_shift_reg[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.49   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rx_shift_reg[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                  7.38   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.294949769973755

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8196

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.2644554376602173

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9809

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.56    0.56 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.19    0.75 v _123_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.31    1.06 v _125_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.20    1.26 v _126_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.37    1.63 ^ _229_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.13    1.76 v _164_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.27    2.03 v _172_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.24    2.27 v _179_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.22    2.49 ^ _180_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.49 ^ rx_shift_reg[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.49   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ rx_shift_reg[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.13    9.87   library setup time
           9.87   data required time
---------------------------------------------------------
           9.87   data required time
          -2.49   data arrival time
---------------------------------------------------------
           7.38   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_shift_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rx_shift_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.38    0.38 v rx_shift_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    0.45 ^ _170_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.50 v _171_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
   0.00    0.50 v rx_shift_reg[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.50   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rx_shift_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4870

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
7.3812

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
296.791315

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.21e-03   1.87e-06   2.01e-08   3.21e-03  92.5%
Combinational          1.59e-04   1.01e-04   3.07e-08   2.59e-04   7.5%
Clock                  0.00e+00   0.00e+00   3.99e-09   3.99e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.37e-03   1.02e-04   5.48e-08   3.47e-03 100.0%
                          97.1%       2.9%       0.0%
