`timescale 1ns/1ps

module and_gate_tb;

reg a;
reg b;
wire y;

and_gate dut (
    .a(a),
    .b(b),
    .y(y)
);

initial begin

    $dumpfile("sim/and_gate.vcd");
    $dumpvars(0, and_gate_tb);

    a = 0;
    b = 0;

    #10 a = 0; b = 1;
    #10 a = 1; b = 0;
    #10 a = 1; b = 1;

    #10 $finish;

end

initial begin
    $monitor("time=%0t a=%b b=%b y=%b",
             $time, a, b, y);
end

endmodule