# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"derict_fir_tb_time_synth.v" \
"../../../../../direct_form_fir.srcs/sim_1/new/derict_fir_tb.v" \

# Do not sort compile order
nosort
