{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@170:180@HdlIdDef", "\nwire [7:0] lmfc_counter;\nwire latency_monitor_reset;\n\nwire [2*NUM_LANES-1:0] frame_align;\nwire [NUM_LANES-1:0] ifs_ready;\n\nreg [NUM_LANES-1:0] frame_align_err_thresh_met = {NUM_LANES{1'b0}};\nreg [NUM_LANES-1:0] event_frame_alignment_error_per_lane = {NUM_LANES{1'b0}};\n\nreg buffer_release_opportunity = 1'b0;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@167:177", "wire [DW-1:0] rx_data_s;\n\nwire rx_valid_s = buffer_release_d1;\n\nwire [7:0] lmfc_counter;\nwire latency_monitor_reset;\n\nwire [2*NUM_LANES-1:0] frame_align;\nwire [NUM_LANES-1:0] ifs_ready;\n\nreg [NUM_LANES-1:0] frame_align_err_thresh_met = {NUM_LANES{1'b0}};\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@172:182", "wire latency_monitor_reset;\n\nwire [2*NUM_LANES-1:0] frame_align;\nwire [NUM_LANES-1:0] ifs_ready;\n\nreg [NUM_LANES-1:0] frame_align_err_thresh_met = {NUM_LANES{1'b0}};\nreg [NUM_LANES-1:0] event_frame_alignment_error_per_lane = {NUM_LANES{1'b0}};\n\nreg buffer_release_opportunity = 1'b0;\n\nalways @(posedge clk) begin\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@173:183", "\nwire [2*NUM_LANES-1:0] frame_align;\nwire [NUM_LANES-1:0] ifs_ready;\n\nreg [NUM_LANES-1:0] frame_align_err_thresh_met = {NUM_LANES{1'b0}};\nreg [NUM_LANES-1:0] event_frame_alignment_error_per_lane = {NUM_LANES{1'b0}};\n\nreg buffer_release_opportunity = 1'b0;\n\nalways @(posedge clk) begin\n  if (lmfc_counter == cfg_buffer_delay ||\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@169:179", "wire rx_valid_s = buffer_release_d1;\n\nwire [7:0] lmfc_counter;\nwire latency_monitor_reset;\n\nwire [2*NUM_LANES-1:0] frame_align;\nwire [NUM_LANES-1:0] ifs_ready;\n\nreg [NUM_LANES-1:0] frame_align_err_thresh_met = {NUM_LANES{1'b0}};\nreg [NUM_LANES-1:0] event_frame_alignment_error_per_lane = {NUM_LANES{1'b0}};\n\n"]], "Diff Content": {"Delete": [], "Add": [[175, "wire event_data_phase;\n"], [175, "wire err_statistics_reset;\n"]]}}