//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_cat_2  // -- Begin function triton_poi_fused_cat_2
                                        // @triton_poi_fused_cat_2
.visible .entry triton_poi_fused_cat_2(
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_2_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_2_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_2_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_2_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_2_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_2_param_5,
	.param .u32 triton_poi_fused_cat_2_param_6
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<26>;
	.reg .b32 	%r<59>;
	.reg .f32 	%f<25>;
	.reg .b64 	%rd<22>;
	.loc	1 19 0                          // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:19:0

// %bb.0:
	ld.param.u64 	%rd9, [triton_poi_fused_cat_2_param_0];
	ld.param.u64 	%rd10, [triton_poi_fused_cat_2_param_1];
$L__tmp0:
	.loc	1 21 28                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:21:33
	shl.b32 	%r24, %r1, 8;
	ld.param.u64 	%rd11, [triton_poi_fused_cat_2_param_2];
	ld.param.u64 	%rd12, [triton_poi_fused_cat_2_param_3];
	.loc	1 22 36                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:22:36
	mov.u32 	%r25, %tid.x;
	shl.b32 	%r26, %r25, 1;
	ld.param.u64 	%rd13, [triton_poi_fused_cat_2_param_4];
	and.b32  	%r27, %r26, 254;
	ld.param.u64 	%rd14, [triton_poi_fused_cat_2_param_5];
	.loc	1 22 23                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:22:23
	or.b32  	%r28, %r24, %r27;
	.loc	1 23 21                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:23:21
	setp.lt.s32 	%p18, %r28, 512;
	.loc	1 24 21                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:24:21
	bfe.s32 	%r29, %r1, 23, 1;
	shr.u32 	%r30, %r29, 28;
	add.s32 	%r31, %r28, %r30;
	shr.s32 	%r32, %r31, 4;
	.loc	1 26 19                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:26:19
	shr.s32 	%r34, %r28, 31;
	shr.u32 	%r35, %r34, 25;
	add.s32 	%r36, %r28, %r35;
	shr.s32 	%r37, %r36, 7;
	.loc	1 33 35                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:33:35
	and.b32  	%r38, %r36, -128;
	sub.s32 	%r39, %r28, %r38;
	.loc	1 33 48                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:33:48
	shl.b32 	%r40, %r37, 6;
	.loc	1 33 45                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:33:45
	add.s32 	%r41, %r40, %r39;
	.loc	1 33 30                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:33:30
	mul.wide.s32 	%rd15, %r41, 4;
	add.s64 	%rd1, %rd9, %rd15;
	.loc	1 38 56                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:38:56
	shl.b32 	%r42, %r37, 5;
	.loc	1 25 19                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:25:19
	and.b32  	%r43, %r31, -16;
	sub.s32 	%r44, %r28, %r43;
	shr.u32 	%r45, %r32, 29;
	add.s32 	%r46, %r32, %r45;
	and.b32  	%r47, %r46, -8;
	sub.s32 	%r48, %r32, %r47;
	.loc	1 32 18                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:32:18
	setp.lt.s32 	%p19, %r48, 4;
	.loc	1 33 60                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:33:60
	and.pred  	%p1, %p18, %p19;
	mov.b32 	%r4, 0;
	.loc	1 33 53                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:33:53
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.v2.b32 { %r2, %r3 }, [ %rd1 + 0 ];
	@!%p1 mov.u32 %r2, %r4;
	@!%p1 mov.u32 %r3, %r4;
	// end inline asm
	.loc	1 37 18                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:37:18
	and.b32  	%r49, %r48, -2;
	setp.eq.s32 	%p20, %r49, 4;
	.loc	1 38 36                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:38:36
	add.s32 	%r50, %r42, %r44;
	add.s32 	%r51, %r48, -4;
	.loc	1 38 40                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:38:40
	shl.b32 	%r52, %r51, 4;
	.loc	1 38 53                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:38:53
	add.s32 	%r53, %r50, %r52;
	.loc	1 38 31                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:38:31
	mul.wide.s32 	%rd16, %r53, 4;
	add.s64 	%rd2, %rd10, %rd16;
	.loc	1 38 68                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:38:68
	and.pred  	%p4, %p18, %p20;
	.loc	1 38 61                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:38:61
	// begin inline asm
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	@%p4 ld.global.v2.b32 { %r6, %r7 }, [ %rd2 + 0 ];
	@!%p4 mov.u32 %r6, %r4;
	@!%p4 mov.u32 %r7, %r4;
	// end inline asm
	.loc	1 39 31                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:39:31
	mul.wide.s32 	%rd17, %r51, 4;
	add.s64 	%rd3, %rd11, %rd17;
	.loc	1 39 43                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:39:43
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p4 ld.global.L1::evict_last.b32 { %r10 }, [ %rd3 + 0 ];
	@!%p4 mov.u32 %r10, %r4;
	// end inline asm
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p4 ld.global.L1::evict_last.b32 { %r12 }, [ %rd3 + 0 ];
	@!%p4 mov.u32 %r12, %r4;
	// end inline asm
	.loc	1 48 20                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:48:20
	setp.gt.s32 	%p21, %r48, 5;
	.loc	1 51 47                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:51:47
	shl.b32 	%r54, %r48, 4;
	.loc	1 51 40                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:51:40
	add.s32 	%r55, %r54, %r50;
	.loc	1 51 53                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:51:53
	add.s32 	%r56, %r55, -96;
	.loc	1 51 31                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:51:31
	mul.wide.s32 	%rd18, %r56, 4;
	add.s64 	%rd5, %rd12, %rd18;
	.loc	1 51 69                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:51:69
	and.pred  	%p11, %p18, %p21;
	.loc	1 51 61                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:51:61
	// begin inline asm
	mov.u32 %r14, 0x0;
	mov.u32 %r15, 0x0;
	@%p11 ld.global.v2.b32 { %r14, %r15 }, [ %rd5 + 0 ];
	@!%p11 mov.u32 %r14, %r4;
	@!%p11 mov.u32 %r15, %r4;
	// end inline asm
	.loc	1 52 31                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:52:31
	mul.wide.s32 	%rd19, %r48, 4;
	add.s64 	%rd20, %rd13, %rd19;
	add.s64 	%rd6, %rd20, -24;
	.loc	1 52 43                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:52:43
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r18 }, [ %rd6 + 0 ];
	@!%p11 mov.u32 %r18, %r4;
	// end inline asm
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r20 }, [ %rd6 + 0 ];
	@!%p11 mov.u32 %r20, %r4;
	// end inline asm
	.loc	1 51 61                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:51:61
	mov.b32 	%f1, %r6;
	mov.b32 	%f2, %r7;
	mov.b32 	%f3, %r15;
	mov.b32 	%f4, %r14;
	.loc	1 52 43                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:52:43
	mov.b32 	%f5, %r10;
	mov.b32 	%f6, %r12;
	mov.b32 	%f7, %r20;
	mov.b32 	%f8, %r18;
	.loc	1 53 20                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:53:20
	add.f32 	%f9, %f4, %f8;
	add.f32 	%f10, %f3, %f7;
	add.f32 	%f11, %f2, %f6;
	add.f32 	%f12, %f1, %f5;
	.loc	1 44 20                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:44:20
	mul.f32 	%f13, %f12, 0f3E4CCCCD;
	mul.f32 	%f14, %f11, 0f3E4CCCCD;
	.loc	1 55 20                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:55:20
	setp.gt.f32 	%p22, %f10, 0f00000000;
	setp.gt.f32 	%p23, %f9, 0f00000000;
	setp.gt.f32 	%p24, %f11, 0f00000000;
	setp.gt.f32 	%p25, %f12, 0f00000000;
	.loc	1 45 35                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:45:35
	selp.f32 	%f15, %f12, %f13, %p25;
	selp.f32 	%f16, %f11, %f14, %p24;
	.loc	1 57 20                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:57:20
	mul.f32 	%f17, %f9, 0f3E4CCCCD;
	mul.f32 	%f18, %f10, 0f3E4CCCCD;
	.loc	1 58 35                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:58:35
	selp.f32 	%f19, %f9, %f17, %p23;
	selp.f32 	%f20, %f10, %f18, %p22;
	.loc	1 60 35                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:60:35
	selp.f32 	%f21, %f19, 0f00000000, %p21;
	selp.f32 	%f22, %f20, 0f00000000, %p21;
	.loc	1 0 0                           // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:0:0
	selp.f32 	%f23, %f15, %f21, %p20;
	selp.f32 	%f24, %f16, %f22, %p20;
	.loc	1 63 25                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:63:25
	mul.wide.s32 	%rd21, %r28, 4;
	add.s64 	%rd8, %rd14, %rd21;
	.loc	1 63 37                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:63:37
	mov.b32 	%r57, %f23;
	.loc	1 62 33                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:62:33
	selp.b32 	%r22, %r2, %r57, %p19;
	.loc	1 63 37                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:63:37
	mov.b32 	%r58, %f24;
	.loc	1 62 33                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:62:33
	selp.b32 	%r23, %r3, %r58, %p19;
	.loc	1 63 37                         // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:63:37
	// begin inline asm
	@%p18 st.global.v2.b32 [ %rd8 + 0 ], { %r22, %r23 };
	// end inline asm
	.loc	1 63 4                          // c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py:63:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/63/c63vksgy36nwcssjadeq5blqjl5ig46vngoia4dw6yvqgjpl2vet.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 54
.b8 51
.b8 118
.b8 107
.b8 115
.b8 103
.b8 121
.b8 51
.b8 54
.b8 110
.b8 119
.b8 99
.b8 115
.b8 115
.b8 106
.b8 97
.b8 100
.b8 101
.b8 113
.b8 53
.b8 98
.b8 108
.b8 113
.b8 106
.b8 108
.b8 53
.b8 105
.b8 103
.b8 52
.b8 54
.b8 118
.b8 110
.b8 103
.b8 111
.b8 105
.b8 97
.b8 52
.b8 100
.b8 119
.b8 54
.b8 121
.b8 118
.b8 113
.b8 103
.b8 106
.b8 112
.b8 108
.b8 50
.b8 118
.b8 101
.b8 116
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 54
.b8 51
.b8 0
	}
	.section	.debug_macinfo	{	}
