$date
	Thu Jul 28 21:18:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bool3_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module exp $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#2
1!
1%
#4
0!
1$
0%
#6
1!
1%
#8
0!
1#
0$
0%
#10
1%
#12
1$
0%
#14
1!
1%
#16
1!
0%
0$
0#
1"
#18
1%
#20
0!
1$
0%
#22
1!
1%
#24
1!
1#
0$
0%
#26
1%
#28
0!
1$
0%
#30
1!
1%
#32
