{"sha": "6c93c1fb3969648cb9b4e330c796d6520aa0c9e8", "node_id": "C_kwDOANBUbNoAKDZjOTNjMWZiMzk2OTY0OGNiOWI0ZTMzMGM3OTZkNjUyMGFhMGM5ZTg", "commit": {"author": {"name": "Ju-Zhe Zhong", "email": "juzhe.zhong@rivai.ai", "date": "2023-01-31T22:15:13Z"}, "committer": {"name": "Kito Cheng", "email": "kito.cheng@sifive.com", "date": "2023-02-03T06:57:38Z"}, "message": "RISC-V: Add shift constraint tests\n\ngcc/testsuite/ChangeLog:\n\n\t* gcc.target/riscv/rvv/base/shift_vx_constraint-1.c: New test.", "tree": {"sha": "aeef1134b6296b72d4fd2aac325572f0a2c0a91c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/aeef1134b6296b72d4fd2aac325572f0a2c0a91c"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/6c93c1fb3969648cb9b4e330c796d6520aa0c9e8", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6c93c1fb3969648cb9b4e330c796d6520aa0c9e8", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6c93c1fb3969648cb9b4e330c796d6520aa0c9e8", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6c93c1fb3969648cb9b4e330c796d6520aa0c9e8/comments", "author": {"login": "zhongjuzhe", "id": 66454988, "node_id": "MDQ6VXNlcjY2NDU0OTg4", "avatar_url": "https://avatars.githubusercontent.com/u/66454988?v=4", "gravatar_id": "", "url": "https://api.github.com/users/zhongjuzhe", "html_url": "https://github.com/zhongjuzhe", "followers_url": "https://api.github.com/users/zhongjuzhe/followers", "following_url": "https://api.github.com/users/zhongjuzhe/following{/other_user}", "gists_url": "https://api.github.com/users/zhongjuzhe/gists{/gist_id}", "starred_url": "https://api.github.com/users/zhongjuzhe/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/zhongjuzhe/subscriptions", "organizations_url": "https://api.github.com/users/zhongjuzhe/orgs", "repos_url": "https://api.github.com/users/zhongjuzhe/repos", "events_url": "https://api.github.com/users/zhongjuzhe/events{/privacy}", "received_events_url": "https://api.github.com/users/zhongjuzhe/received_events", "type": "User", "site_admin": false}, "committer": {"login": "kito-cheng", "id": 2723185, "node_id": "MDQ6VXNlcjI3MjMxODU=", "avatar_url": "https://avatars.githubusercontent.com/u/2723185?v=4", "gravatar_id": "", "url": "https://api.github.com/users/kito-cheng", "html_url": "https://github.com/kito-cheng", "followers_url": "https://api.github.com/users/kito-cheng/followers", "following_url": "https://api.github.com/users/kito-cheng/following{/other_user}", "gists_url": "https://api.github.com/users/kito-cheng/gists{/gist_id}", "starred_url": "https://api.github.com/users/kito-cheng/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/kito-cheng/subscriptions", "organizations_url": "https://api.github.com/users/kito-cheng/orgs", "repos_url": "https://api.github.com/users/kito-cheng/repos", "events_url": "https://api.github.com/users/kito-cheng/events{/privacy}", "received_events_url": "https://api.github.com/users/kito-cheng/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "07fba8d6f2da481c8d2915e66d49525c65ca04d6", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/07fba8d6f2da481c8d2915e66d49525c65ca04d6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/07fba8d6f2da481c8d2915e66d49525c65ca04d6"}], "stats": {"total": 133, "additions": 133, "deletions": 0}, "files": [{"sha": "ae3883c5af9cb6de6215d335e23671b034936b1b", "filename": "gcc/testsuite/gcc.target/riscv/rvv/base/shift_vx_constraint-1.c", "status": "added", "additions": 133, "deletions": 0, "changes": 133, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6c93c1fb3969648cb9b4e330c796d6520aa0c9e8/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Frvv%2Fbase%2Fshift_vx_constraint-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6c93c1fb3969648cb9b4e330c796d6520aa0c9e8/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Frvv%2Fbase%2Fshift_vx_constraint-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Frvv%2Fbase%2Fshift_vx_constraint-1.c?ref=6c93c1fb3969648cb9b4e330c796d6520aa0c9e8", "patch": "@@ -0,0 +1,133 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-march=rv32gcv -mabi=ilp32d -O3\" } */\n+/* { dg-final { check-function-bodies \"**\" \"\" } } */\n+#include \"riscv_vector.h\"\n+\n+/*\n+** f1:\n+**\tvsetivli\\tzero,4,e32,m1,tu,ma\n+**\tvle32\\.v\\tv[0-9]+,0\\([a-x0-9]+\\)\n+**\tvle32\\.v\\tv[0-9]+,0\\([a-x0-9]+\\)\n+**\tvsll\\.vi\\tv[0-9]+,\\s*v[0-9]+,31\n+**\tvsll\\.vi\\tv[0-9]+,\\s*v[0-9]+,31\n+**\tvse32\\.v\\tv[0-9]+,0\\([a-x0-9]+\\)\n+**\tret\n+*/\n+void f1 (void * in, void *out)\n+{\n+    vint32m1_t v = __riscv_vle32_v_i32m1 (in, 4);\n+    vint32m1_t v2 = __riscv_vle32_v_i32m1_tu (v, in, 4);\n+    vint32m1_t v3 = __riscv_vsll_vx_i32m1 (v2, 31, 4);\n+    vint32m1_t v4 = __riscv_vsll_vx_i32m1_tu (v3, v2, 31, 4);\n+    __riscv_vse32_v_i32m1 (out, v4, 4);\n+}\n+\n+/*\n+** f2:\n+**\tvsetvli\\t[a-x0-9]+,zero,e8,mf4,ta,ma\n+**\tvlm.v\\tv[0-9]+,0\\([a-x0-9]+\\)\n+**\t...\n+**\tvsetivli\\tzero,4,e32,m1,ta,ma\n+**\tvle32.v\\tv[0-9]+,0\\([a-x0-9]+\\),v0.t\n+**\tvsll\\.vx\\tv[0-9]+,\\s*v[0-9]+,\\s*[a-x0-9]+\n+**\tvsll\\.vx\\tv[0-9]+,\\s*v[0-9]+,\\s*[a-x0-9]+,\\s*v0.t\n+**\tvse32.v\\tv[0-9]+,0\\([a-x0-9]+\\)\n+**\tret\n+*/\n+void f2 (void * in, void *out)\n+{\n+    vbool32_t mask = *(vbool32_t*)in;\n+    asm volatile (\"\":::\"memory\");\n+    vint32m1_t v = __riscv_vle32_v_i32m1 (in, 4);\n+    vint32m1_t v2 = __riscv_vle32_v_i32m1_m (mask, in, 4);\n+    vint32m1_t v3 = __riscv_vsll_vx_i32m1 (v2, 32, 4);\n+    vint32m1_t v4 = __riscv_vsll_vx_i32m1_m (mask, v3, 32, 4);\n+    __riscv_vse32_v_i32m1 (out, v4, 4);\n+}\n+\n+/*\n+** f3:\n+**\tvsetvli\\t[a-x0-9]+,zero,e8,mf4,ta,ma\n+**\tvlm.v\\tv[0-9]+,0\\([a-x0-9]+\\)\n+**\tvsetivli\\tzero,4,e32,m1,tu,mu\n+**\tvle32\\.v\\tv[0-9]+,0\\([a-x0-9]+\\)\n+**\tvle32.v\\tv[0-9]+,0\\([a-x0-9]+\\),v0.t\n+**\tvsll\\.vi\\tv[0-9]+,\\s*v[0-9]+,\\s*17\n+**\tvsll\\.vi\\tv[0-9]+,\\s*v[0-9]+,\\s*17,\\s*v0.t\n+**\tvse32.v\\tv[0-9]+,0\\([a-x0-9]+\\)\n+**\tret\n+*/\n+void f3 (void * in, void *out)\n+{\n+    vbool32_t mask = *(vbool32_t*)in;\n+    asm volatile (\"\":::\"memory\");\n+    vint32m1_t v = __riscv_vle32_v_i32m1 (in, 4);\n+    vint32m1_t v2 = __riscv_vle32_v_i32m1_tumu (mask, v, in, 4);\n+    vint32m1_t v3 = __riscv_vsll_vx_i32m1 (v2, 17, 4);\n+    vint32m1_t v4 = __riscv_vsll_vx_i32m1_tumu (mask, v3, v2, 17, 4);\n+    __riscv_vse32_v_i32m1 (out, v4, 4);\n+}\n+\n+/*\n+** f4:\n+**\tvsetivli\\tzero,4,e8,mf8,tu,ma\n+**\tvle8\\.v\\tv[0-9]+,0\\([a-x0-9]+\\)\n+**\tvle8\\.v\\tv[0-9]+,0\\([a-x0-9]+\\)\n+**\tvsll\\.vx\\tv[0-9]+,\\s*v[0-9]+,\\s*[a-x0-9]+\n+**\tvsll\\.vx\\tv[0-9]+,\\s*v[0-9]+,\\s*[a-x0-9]+\n+**\tvse8\\.v\\tv[0-9]+,0\\([a-x0-9]+\\)\n+**\tret\n+*/\n+void f4 (void * in, void *out, size_t x)\n+{\n+    vint8mf8_t v = __riscv_vle8_v_i8mf8 (in, 4);\n+    vint8mf8_t v2 = __riscv_vle8_v_i8mf8_tu (v, in, 4);\n+    vint8mf8_t v3 = __riscv_vsll_vx_i8mf8 (v2, x, 4);\n+    vint8mf8_t v4 = __riscv_vsll_vx_i8mf8_tu (v3, v2, x, 4);\n+    __riscv_vse8_v_i8mf8 (out, v4, 4);\n+}\n+\n+/*\n+** f5:\n+**\tvsetvli\\t[a-x0-9]+,zero,e8,mf8,ta,ma\n+**\tvlm.v\\tv[0-9]+,0\\([a-x0-9]+\\)\n+**\tvsetivli\\tzero,4,e8,mf8,ta,ma\n+**\tvle8.v\\tv[0-9]+,0\\([a-x0-9]+\\),v0.t\n+**\tvsll\\.vi\\tv[0-9]+,\\s*v[0-9]+,\\s*5\n+**\tvsll\\.vi\\tv[0-9]+,\\s*v[0-9]+,\\s*5,\\s*v0.t\n+**\tvse8.v\\tv[0-9]+,0\\([a-x0-9]+\\)\n+**\tret\n+*/\n+void f5 (void * in, void *out)\n+{\n+    vbool64_t mask = *(vbool64_t*)in;\n+    asm volatile (\"\":::\"memory\");\n+    vint8mf8_t v = __riscv_vle8_v_i8mf8 (in, 4);\n+    vint8mf8_t v2 = __riscv_vle8_v_i8mf8_m (mask, in, 4);\n+    vint8mf8_t v3 = __riscv_vsll_vx_i8mf8 (v2, 5, 4);\n+    vint8mf8_t v4 = __riscv_vsll_vx_i8mf8_m (mask, v3, 5, 4);\n+    __riscv_vse8_v_i8mf8 (out, v4, 4);\n+}\n+\n+/*\n+** f6:\n+**\tvsetvli\\t[a-x0-9]+,zero,e8,mf8,ta,ma\n+**\tvlm.v\\tv[0-9]+,0\\([a-x0-9]+\\)\n+**\tvsetivli\\tzero,4,e8,mf8,tu,mu\n+**\tvle8\\.v\\tv[0-9]+,0\\([a-x0-9]+\\)\n+**\tvle8.v\\tv[0-9]+,0\\([a-x0-9]+\\),v0.t\n+**\tvsll\\.vx\\tv[0-9]+,\\s*v[0-9]+,\\s*[a-x0-9]+\n+**\tvsll\\.vx\\tv[0-9]+,\\s*v[0-9]+,\\s*[a-x0-9]+,\\s*v0.t\n+**\tvse8.v\\tv[0-9]+,0\\([a-x0-9]+\\)\n+**\tret\n+*/\n+void f6 (void * in, void *out, size_t x)\n+{\n+    vbool64_t mask = *(vbool64_t*)in;\n+    asm volatile (\"\":::\"memory\");\n+    vint8mf8_t v = __riscv_vle8_v_i8mf8 (in, 4);\n+    vint8mf8_t v2 = __riscv_vle8_v_i8mf8_tumu (mask, v, in, 4);\n+    vint8mf8_t v3 = __riscv_vsll_vx_i8mf8 (v2, x, 4);\n+    vint8mf8_t v4 = __riscv_vsll_vx_i8mf8_tumu (mask, v3, v2, x, 4);\n+    __riscv_vse8_v_i8mf8 (out, v4, 4);\n+}"}]}