0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/Lenovo/Documents/GitHub/FPGA_rtl_ip_library/Parameterized_counter_with_enable/Parameterized_counter_with_enable.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Lenovo/Documents/GitHub/FPGA_rtl_ip_library/Parameterized_counter_with_enable/Parameterized_counter_with_enable.srcs/sim_1/new/param_counter_tb.sv,1765745928,systemVerilog,,,,param_counter_tb,,uvm,,,,,,
C:/Users/Lenovo/Documents/GitHub/FPGA_rtl_ip_library/Parameterized_counter_with_enable/Parameterized_counter_with_enable.srcs/sources_1/new/param_counter.sv,1765703522,systemVerilog,,C:/Users/Lenovo/Documents/GitHub/FPGA_rtl_ip_library/Parameterized_counter_with_enable/Parameterized_counter_with_enable.srcs/sim_1/new/param_counter_tb.sv,,param_counter,,uvm,,,,,,
