## Headers
-v ../rtl/header/defines.v
-v ../rtl/header/user_defines.v

## User project
-v ../rtl/user/user_project_wrapper.v
-v ../rtl/user/DMA/DMA_Controller.v
-v ../rtl/user/Cache/instru_cache.v
-v ../rtl/user/BRAM/bram_controller_u0.v
-v ../rtl/user/BRAM/bram_controller_u1.v
-v ../rtl/user/BRAM/bram.v
-v ../rtl/user/Arbiter/Arbiter.v
-v ../rtl/user/ASIC/accelerator.v
-v ../rtl/user/ASIC/firmat.v
-v ../rtl/user/ASIC/sorting.v
-v ../rtl/user/FIFO/data_FIFO.v
-v ../rtl/user/FIFO/synchronous_fifo.v
-v ../rtl/user/uart/uart_ctrl.v
-v ../rtl/user/uart/uart_rx.v
-v ../rtl/user/uart/uart_tx.v
-v ../rtl/user/uart/uart.v
-v ../rtl/user/defines.v

## VIP
-v ../vip/tbuart.v
-v ../vip/spiflash.v

## DFFRAM Behavioral Model
-v ../vip/RAM256.v
-v ../vip/RAM128.v

## Mgmt Core Wrapper
-v ../rtl/soc/mgmt_core.v
-v ../rtl/soc/mgmt_core_wrapper.v
-v ../rtl/soc/VexRiscv_MinDebugCache.v

## These blocks need to stay in RTL
-v ../rtl/soc/pads.v			
-v ../rtl/soc/mprj_io.v

## These blocks only needed for RTL sims							     
-v ../rtl/soc/housekeeping_spi.v				     
-v ../rtl/soc/chip_io.v 		     
-v ../rtl/soc/gpio_control_block.v	     
-v ../rtl/soc/gpio_defaults_block.v	     
-v ../rtl/soc/housekeeping.v		     
-v ../rtl/soc/caravel.v
