# Enter the list of source RTL files if reading from RTL
#set RTL_SOURCE_FILES ".v "
set RTL_SOURCE_FILES "common/rtl/bram_1rw_wrapper.v "
append RTL_SOURCE_FILES "common/rtl/bram_1r1w_wrapper.v "
append RTL_SOURCE_FILES "chip/rtl/synchronizer.v "
append RTL_SOURCE_FILES "chip/rtl/reset_synchronizer.v "
#append RTL_SOURCE_FILES "chip/rtl/OCI.v "
#append RTL_SOURCE_FILES "chip/rtl/chip.tmp.v "
#append RTL_SOURCE_FILES "chip/pll/rtl/pll_top.v "
#append RTL_SOURCE_FILES "chip/pll/rtl/clk_mux.v "
#append RTL_SOURCE_FILES "chip/pll/rtl/clk_se_to_diff.v "
#append RTL_SOURCE_FILES "chip/jtag/rtl/jtag.v "
#append RTL_SOURCE_FILES "chip/jtag/rtl/jtag_interface_tap.v "
#append RTL_SOURCE_FILES "chip/jtag/rtl/jtag_ucb_transmitter.v "
#append RTL_SOURCE_FILES "chip/jtag/rtl/jtag_ucb_receiver.v "
#append RTL_SOURCE_FILES "chip/jtag/rtl/jtag_interface.v "
#append RTL_SOURCE_FILES "chip/jtag/rtl/jtag_ctap.v "
#append RTL_SOURCE_FILES "chip/chip_bridge/rtl/chip_bridge.v "
#append RTL_SOURCE_FILES "chip/chip_bridge/rtl/chip_bridge_send_32.v "
#append RTL_SOURCE_FILES "chip/chip_bridge/rtl/chip_bridge_rcv_32.v "
#append RTL_SOURCE_FILES "chip/chip_bridge/rtl/sync_fifo.v "
#append RTL_SOURCE_FILES "chip/chip_bridge/rtl/chip_net_chooser_32.v "
append RTL_SOURCE_FILES "chip/tile/dmbr/rtl/dmbr.tmp.v "
append RTL_SOURCE_FILES "chip/tile/rtl/tile.tmp.v "
append RTL_SOURCE_FILES "chip/tile/rtl/config_regs.tmp.v "
append RTL_SOURCE_FILES "chip/tile/rtl/cpx_arbitrator.v "
append RTL_SOURCE_FILES "chip/tile/rtl/ccx_l15_transducer.v "
append RTL_SOURCE_FILES "chip/tile/rtl/pico_l15_transducer.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_priority_encoder.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_data_pgen.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_data_ecc.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_smc.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_pipe2_dpath.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_pipe2_ctrl.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_pipe2_buf_in.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_pipe1_dpath.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_pipe1_ctrl.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_pipe1_buf_out.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_pipe1_buf_in.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_mshr_decoder.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_mshr.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_encoder.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_decoder.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_broadcast_counter.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_smc_wrap.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_pipe2.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_pipe1.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_mshr_wrap.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_config_regs.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_broadcast_counter_wrap.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_tag_wrap.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_state_wrap.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_dir_wrap.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_data_wrap.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_tag.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_state.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_dir.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_data.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/l2_amo_alu.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/sram_wrappers/sram_l2_tag.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/sram_wrappers/sram_l2_state.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/sram_wrappers/sram_l2_dir.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l2/rtl/sram_wrappers/sram_l2_data.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/l15_wrap.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/l15.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/rf_l15_wmt.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/rf_l15_lruarray.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/rf_l15_mesi.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/rf_l15_lrsc_flag.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/l15_pipeline.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/l15_mshr.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/l15_csm.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/l15_picoencoder.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/l15_cpxencoder.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/noc3encoder.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/noc3buffer.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/noc2decoder.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/noc1encoder.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/noc1buffer.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/simplenocbuffer.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/pico_decoder.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/pcx_decoder.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/pcx_buffer.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/l15_priority_encoder.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/l15_home_encoder.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/l15_hmc.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/sram_wrappers/sram_l15_tag.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/sram_wrappers/sram_l15_hmt.tmp.v "
append RTL_SOURCE_FILES "chip/tile/l15/rtl/sram_wrappers/sram_l15_data.tmp.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/rtl/dynamic_node_top_wrap.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/rtl/dynamic_node_top.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/dynamic/rtl/dynamic_output_datapath.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_4.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_16.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/components/rtl/one_of_five.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/components/rtl/one_of_eight.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/components/rtl/net_dff.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/components/rtl/flip_bus.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/components/rtl/bus_compare_equal.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/common/rtl/space_avail_top.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/common/rtl/network_input_blk_multi_out.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/rtl/dynamic_node_top_wrap_para.tmp.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/rtl/dynamic_node_top_para.tmp.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/dynamic/rtl/dynamic_output_datapath_para.tmp.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/dynamic/rtl/dynamic_output_control_para.tmp.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/dynamic/rtl/dynamic_input_control_para.tmp.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/dynamic/rtl/dynamic_output_top_para.tmp.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_4_para.tmp.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/dynamic/rtl/dynamic_input_top_16_para.tmp.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/dynamic/rtl/dynamic_input_route_request_calc_para.tmp.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/components/rtl/one_of_n.tmp.v "
append RTL_SOURCE_FILES "chip/tile/dynamic_node/components/rtl/one_of_n_plus_3.tmp.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_arb_wrap.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_arb.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_buf.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_out.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_mul.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_in.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_div.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_add.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_in2_gt_in1_frac.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_denorm_frac.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_cnt_lead0_64b.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_cnt_lead0_53b.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_rptr_min_global.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_rptr_macros.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_out_dp.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_out_ctl.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_mul_frac_dp.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_mul_exp_dp.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_mul_ctl.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_in_dp.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_in_ctl.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_div_frac_dp.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_div_exp_dp.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_div_ctl.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_add_frac_dp.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_add_exp_dp.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_add_ctl.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_rptr_groups.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_in2_gt_in1_3to1.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_in2_gt_in1_3b.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_in2_gt_in1_2b.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_denorm_3to1.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_denorm_3b.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_cnt_lead0_lvl4.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_cnt_lead0_lvl3.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_cnt_lead0_lvl2.v "
append RTL_SOURCE_FILES "chip/tile/fpu/rtl/fpu_cnt_lead0_lvl1.v "
append RTL_SOURCE_FILES "chip/tile/rtap/rtl/rtap.v "
append RTL_SOURCE_FILES "chip/tile/rtap/rtl/rtap_ucb_transmitter.v "
append RTL_SOURCE_FILES "chip/tile/rtap/rtl/rtap_ucb_receiver.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/swrvr_clib.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/swrvr_dlib.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/u1.beh.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/m1.beh.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/mul64.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/ucb_bus_out.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/ucb_bus_in.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/valrdy_to_credit.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/credit_to_valrdy.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/flat_id_to_xy.tmp.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/clk_gating_latch.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/test_stub_scan.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/synchronizer_asr.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/synchronizer_asr_dup.v "
append RTL_SOURCE_FILES "chip/tile/common/srams/rtl/bw_r_rf16x160.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/ucb_flow_2buf.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/sync_pulse_synchronizer.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/dbl_buf.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/ucb_flow_spi.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/test_stub_bist.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/ucb_flow_jbi.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/ucb_noflow.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/cluster_header.v "
append RTL_SOURCE_FILES "chip/tile/common/rtl/cluster_header_ctu.v "
append RTL_SOURCE_FILES "chip/tile/pico/rtl/picorv32.v "
append RTL_SOURCE_FILES "chip/tile/pico/rtl/pico_reset.v "
append RTL_SOURCE_FILES "chip/tile/sparc/rtl/sparc.v "
append RTL_SOURCE_FILES "chip/tile/sparc/rtl/sparc_core.v "
append RTL_SOURCE_FILES "chip/tile/sparc/rtl/cpx_spc_rpt.v "
append RTL_SOURCE_FILES "chip/tile/sparc/rtl/cpx_spc_buf.v "
append RTL_SOURCE_FILES "chip/tile/sparc/rtl/cfg_asi.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_wrap.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_shft.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_rml.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_ecl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_ecc.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_div.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_byp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_alu.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_rml_inc3.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_rml_cwp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_reg.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_ecl_wb.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_ecl_mdqctl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_ecl_eccctl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_ecl_divcntl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_eclccr.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog_rs1.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_eclbyplog.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_ecc_dec.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_div_yreg.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_div_32eql.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_byp_eccgen.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_alu_16eql.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_aluzcmp64.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_alulogic.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_aluaddsub.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_rndrob.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_ecl_cnt6.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_eclcomp7.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_aluspr.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_aluor32.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/rtl/sparc_exu_aluadder64.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf_wrap.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/bw_r_irf/rtl/bw_r_irf.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/bw_r_irf/bw_r_irf_register8/rtl/bw_r_irf_register8.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/bw_r_irf/bw_r_irf_register16/rtl/bw_r_irf_register16.v "
append RTL_SOURCE_FILES "chip/tile/sparc/exu/bw_r_irf/common/rtl/bw_r_irf_register.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ffu/rtl/sparc_ffu_nospu_wrap.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ffu/rtl/sparc_ffu.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ffu/rtl/sparc_ffu_vis.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ffu/rtl/sparc_ffu_dp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ffu/rtl/sparc_ffu_ctl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ffu/rtl/sparc_ffu_part_add32.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ffu/rtl/sparc_ffu_ctl_visctl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_nospu_wrap.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_wseldp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_swl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_sscan.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_invctl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_imd.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_ifqdp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_ifqctl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_fdp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_fcl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_errdp.tmp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_errctl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_dec.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_dcl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_thrfsm.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_thrcmpl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_swpla.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_rndrob.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_par34.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_par32.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_par16.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_milfsm.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_lru4.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_lfsr5.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_incr46.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_esl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_ctr5.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_cmp35.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_esl_stsm.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_esl_shiftreg.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_esl_rtsm.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_esl_lfsr.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_esl_htsm.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_esl_counter.v "
append RTL_SOURCE_FILES "chip/tile/sparc/ifu/rtl/sparc_ifu_esl_fsm.v "
append RTL_SOURCE_FILES "chip/tile/sparc/lsu/rtl/lsu_nospu_wrap.v "
append RTL_SOURCE_FILES "chip/tile/sparc/lsu/rtl/lsu.v "
append RTL_SOURCE_FILES "chip/tile/sparc/lsu/rtl/lsu_tlbdp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/lsu/rtl/lsu_tagdp.tmp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/lsu/rtl/lsu_stb_rwdp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/lsu/rtl/lsu_stb_rwctl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/lsu/rtl/lsu_stb_ctldp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/lsu/rtl/lsu_qdp2.v "
append RTL_SOURCE_FILES "chip/tile/sparc/lsu/rtl/lsu_qdp1.v "
append RTL_SOURCE_FILES "chip/tile/sparc/lsu/rtl/lsu_qctl2.tmp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/lsu/rtl/lsu_qctl1.v "
append RTL_SOURCE_FILES "chip/tile/sparc/lsu/rtl/lsu_excpctl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/lsu/rtl/lsu_dctldp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/lsu/rtl/lsu_dctl.tmp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/lsu/rtl/lsu_dcdp.tmp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/lsu/rtl/lsu_rrobin_picker2.v "
append RTL_SOURCE_FILES "chip/tile/sparc/lsu/rtl/lsu_pcx_qmon.v "
append RTL_SOURCE_FILES "chip/tile/sparc/lsu/rtl/lsu_dc_parity_gen.v "
append RTL_SOURCE_FILES "chip/tile/sparc/lsu/rtl/lsu_dcache_lfsr.v "
append RTL_SOURCE_FILES "chip/tile/sparc/lsu/rtl/lsu_asi_decode.v "
append RTL_SOURCE_FILES "chip/tile/sparc/mul/rtl/sparc_mul_top_nospu_wrap.v "
append RTL_SOURCE_FILES "chip/tile/sparc/mul/rtl/sparc_mul_top.v "
append RTL_SOURCE_FILES "chip/tile/sparc/mul/rtl/sparc_mul_dp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/mul/rtl/sparc_mul_cntl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/tlu/rtl/tlu_nospu_wrap.v "
append RTL_SOURCE_FILES "chip/tile/sparc/tlu/rtl/tlu.v "
append RTL_SOURCE_FILES "chip/tile/sparc/tlu/rtl/tlu_tdp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/tlu/rtl/tlu_tcl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/tlu/rtl/tlu_pib.v "
append RTL_SOURCE_FILES "chip/tile/sparc/tlu/rtl/tlu_mmu_dp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/tlu/rtl/tlu_mmu_ctl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/tlu/rtl/tlu_misctl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/tlu/rtl/tlu_incr64.v "
append RTL_SOURCE_FILES "chip/tile/sparc/tlu/rtl/tlu_hyperv.v "
append RTL_SOURCE_FILES "chip/tile/sparc/tlu/rtl/sparc_tlu_intdp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/tlu/rtl/sparc_tlu_intctl.v "
append RTL_SOURCE_FILES "chip/tile/sparc/tlu/rtl/tlu_rrobin_picker.v "
append RTL_SOURCE_FILES "chip/tile/sparc/tlu/rtl/tlu_prencoder16.v "
append RTL_SOURCE_FILES "chip/tile/sparc/tlu/rtl/tlu_addern_32.v "
append RTL_SOURCE_FILES "chip/tile/sparc/tlu/rtl/sparc_tlu_zcmp64.v "
append RTL_SOURCE_FILES "chip/tile/sparc/tlu/rtl/sparc_tlu_penc64.tmp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/tlu/rtl/sparc_tlu_dec64.tmp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/srams/rtl/bw_r_dtlb.tmp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/srams/rtl/bw_r_itlb.tmp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/srams/rtl/bw_r_ict.tmp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/srams/rtl/bw_r_icd.v "
append RTL_SOURCE_FILES "chip/tile/sparc/srams/rtl/bw_r_dct.tmp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/srams/rtl/bw_r_dcd.tmp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/srams/rtl/bw_r_scm.v "
append RTL_SOURCE_FILES "chip/tile/sparc/srams/rtl/bw_r_frf.v "
append RTL_SOURCE_FILES "chip/tile/sparc/srams/rtl/bw_r_rf32x80.v "
append RTL_SOURCE_FILES "chip/tile/sparc/srams/rtl/bw_r_rf32x152b.v "
append RTL_SOURCE_FILES "chip/tile/sparc/srams/rtl/sram_l1d_val.v "
append RTL_SOURCE_FILES "chip/tile/sparc/srams/rtl/sram_l1i_val.v "
append RTL_SOURCE_FILES "chip/tile/sparc/srams/rtl/sram_wrappers/sram_1rw_128x78.tmp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/srams/rtl/sram_wrappers/sram_l1d_data.tmp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/srams/rtl/sram_wrappers/sram_l1d_tag.tmp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/srams/rtl/sram_wrappers/sram_l1i_data.tmp.v "
append RTL_SOURCE_FILES "chip/tile/sparc/srams/rtl/sram_wrappers/sram_l1i_tag.tmp.v "
append RTL_SOURCE_FILES "chip/tile/ariane/tb/ariane_soc_pkg.sv " 
append RTL_SOURCE_FILES "chip/tile/ariane/src/axi/src/axi_pkg.sv "                         
append RTL_SOURCE_FILES "chip/tile/ariane/src/riscv-dbg/src/dm_pkg.sv "                    
append RTL_SOURCE_FILES "chip/tile/ariane/include/riscv_pkg.sv " 
append RTL_SOURCE_FILES "chip/tile/ariane/include/ariane_pkg.sv "
append RTL_SOURCE_FILES "chip/tile/ariane/include/ariane_axi_pkg.sv "                      
append RTL_SOURCE_FILES "chip/tile/ariane/include/wt_cache_pkg.sv "                        
append RTL_SOURCE_FILES "chip/tile/ariane/include/axi_intf.sv "  
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpnew_pkg.sv "             
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/common_cells/include/common_cells/registers.svh "          
append RTL_SOURCE_FILES "chip/tile/ariane/src/util/instruction_tracer_pkg.sv "             
append RTL_SOURCE_FILES "chip/tile/ariane/src/util/instruction_tracer_if.sv "              
append RTL_SOURCE_FILES "chip/tile/ariane/src/util/sram.sv "     
append RTL_SOURCE_FILES "chip/tile/ariane/src/util/axi_master_connect.sv "                 
append RTL_SOURCE_FILES "chip/tile/ariane/src/util/axi_master_connect_rev.sv "             
append RTL_SOURCE_FILES "chip/tile/ariane/src/util/axi_slave_connect.sv "                  
append RTL_SOURCE_FILES "chip/tile/ariane/src/util/axi_slave_connect_rev.sv "              
append RTL_SOURCE_FILES "chip/tile/ariane/src/common_cells/src/fifo_v1.sv "                
append RTL_SOURCE_FILES "chip/tile/ariane/src/common_cells/src/fifo_v2.sv "                
append RTL_SOURCE_FILES "chip/tile/ariane/src/common_cells/src/fifo_v3.sv "                
append RTL_SOURCE_FILES "chip/tile/ariane/src/common_cells/src/stream_arbiter_flushable.sv "
append RTL_SOURCE_FILES "chip/tile/ariane/src/common_cells/src/shift_reg.sv "              
append RTL_SOURCE_FILES "chip/tile/ariane/src/common_cells/src/lfsr_8bit.sv "              
append RTL_SOURCE_FILES "chip/tile/ariane/src/common_cells/src/lzc.sv "                    
append RTL_SOURCE_FILES "chip/tile/ariane/src/common_cells/src/rrarbiter.sv "              
append RTL_SOURCE_FILES "chip/tile/ariane/src/common_cells/src/rstgen_bypass.sv "          
append RTL_SOURCE_FILES "chip/tile/ariane/src/common_cells/src/sync_wedge.sv "             
append RTL_SOURCE_FILES "chip/tile/ariane/src/common_cells/src/cdc_2phase.sv "             
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv "        
append RTL_SOURCE_FILES "chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv "                  
append RTL_SOURCE_FILES "chip/tile/ariane/src/tech_cells_generic/src/cluster_clock_inverter.sv "
append RTL_SOURCE_FILES "chip/tile/ariane/src/tech_cells_generic/src/pulp_clock_mux2.sv "  
append RTL_SOURCE_FILES "chip/tile/ariane/src/axi_adapter.sv "   
append RTL_SOURCE_FILES "chip/tile/ariane/src/alu.sv "           
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu_wrap.sv "      
append RTL_SOURCE_FILES "chip/tile/ariane/src/ariane.sv "        
append RTL_SOURCE_FILES "chip/tile/ariane/src/branch_unit.sv "   
append RTL_SOURCE_FILES "chip/tile/ariane/src/compressed_decoder.sv "                      
append RTL_SOURCE_FILES "chip/tile/ariane/src/controller.sv "    
append RTL_SOURCE_FILES "chip/tile/ariane/src/csr_buffer.sv "    
append RTL_SOURCE_FILES "chip/tile/ariane/src/csr_regfile.sv "   
append RTL_SOURCE_FILES "chip/tile/ariane/src/decoder.sv "       
append RTL_SOURCE_FILES "chip/tile/ariane/src/ex_stage.sv "      
append RTL_SOURCE_FILES "chip/tile/ariane/src/frontend/btb.sv "  
append RTL_SOURCE_FILES "chip/tile/ariane/src/frontend/bht.sv "  
append RTL_SOURCE_FILES "chip/tile/ariane/src/frontend/ras.sv "  
append RTL_SOURCE_FILES "chip/tile/ariane/src/frontend/instr_scan.sv "                     
append RTL_SOURCE_FILES "chip/tile/ariane/src/frontend/frontend.sv "                       
append RTL_SOURCE_FILES "chip/tile/ariane/src/id_stage.sv "      
append RTL_SOURCE_FILES "chip/tile/ariane/src/instr_realigner.sv "                         
append RTL_SOURCE_FILES "chip/tile/ariane/src/issue_read_operands.sv "                     
append RTL_SOURCE_FILES "chip/tile/ariane/src/issue_stage.sv "   
append RTL_SOURCE_FILES "chip/tile/ariane/src/load_unit.sv "     
append RTL_SOURCE_FILES "chip/tile/ariane/src/load_store_unit.sv "                         
append RTL_SOURCE_FILES "chip/tile/ariane/src/mmu.sv "           
append RTL_SOURCE_FILES "chip/tile/ariane/src/mult.sv "          
append RTL_SOURCE_FILES "chip/tile/ariane/src/multiplier.sv "    
append RTL_SOURCE_FILES "chip/tile/ariane/src/serdiv.sv "        
append RTL_SOURCE_FILES "chip/tile/ariane/src/perf_counters.sv " 
append RTL_SOURCE_FILES "chip/tile/ariane/src/ptw.sv "           
append RTL_SOURCE_FILES "chip/tile/ariane/src/ariane_regfile_ff.sv "                       
append RTL_SOURCE_FILES "chip/tile/ariane/src/re_name.sv "       
append RTL_SOURCE_FILES "chip/tile/ariane/src/scoreboard.sv "    
append RTL_SOURCE_FILES "chip/tile/ariane/src/store_buffer.sv "  
append RTL_SOURCE_FILES "chip/tile/ariane/src/amo_buffer.sv "    
append RTL_SOURCE_FILES "chip/tile/ariane/src/store_unit.sv "    
append RTL_SOURCE_FILES "chip/tile/ariane/src/tlb.sv "           
append RTL_SOURCE_FILES "chip/tile/ariane/src/commit_stage.sv "  
append RTL_SOURCE_FILES "chip/tile/ariane/src/cache_subsystem/wt_dcache_ctrl.sv "          
append RTL_SOURCE_FILES "chip/tile/ariane/src/cache_subsystem/wt_dcache_mem.sv "           
append RTL_SOURCE_FILES "chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv "      
append RTL_SOURCE_FILES "chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv "       
append RTL_SOURCE_FILES "chip/tile/ariane/src/cache_subsystem/wt_dcache.sv "               
append RTL_SOURCE_FILES "chip/tile/ariane/src/cache_subsystem/wt_icache.sv "               
append RTL_SOURCE_FILES "chip/tile/ariane/src/cache_subsystem/wt_l15_adapter.sv "          
append RTL_SOURCE_FILES "chip/tile/ariane/src/cache_subsystem/wt_cache_subsystem.sv "      
append RTL_SOURCE_FILES "chip/tile/ariane/src/clint/clint.sv "   
append RTL_SOURCE_FILES "chip/tile/ariane/src/clint/axi_lite_interface.sv "                
append RTL_SOURCE_FILES "chip/tile/ariane/src/riscv-dbg/debug_rom/debug_rom.sv "           
append RTL_SOURCE_FILES "chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv "                   
append RTL_SOURCE_FILES "chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv "                    
append RTL_SOURCE_FILES "chip/tile/ariane/src/riscv-dbg/src/dm_top.sv "                    
append RTL_SOURCE_FILES "chip/tile/ariane/src/riscv-dbg/src/dmi_cdc.sv "                   
append RTL_SOURCE_FILES "chip/tile/ariane/src/riscv-dbg/src/dmi_jtag.sv "                  
append RTL_SOURCE_FILES "chip/tile/ariane/src/riscv-dbg/src/dm_sba.sv "                    
append RTL_SOURCE_FILES "chip/tile/ariane/src/riscv-dbg/src/dmi_jtag_tap.sv "              
append RTL_SOURCE_FILES "chip/tile/ariane/openpiton/serpent_peripherals.sv "               
append RTL_SOURCE_FILES "chip/tile/ariane/openpiton/ariane_verilog_wrap.sv "               
append RTL_SOURCE_FILES "chip/tile/ariane/openpiton/bootrom/baremetal/bootrom.sv "         
append RTL_SOURCE_FILES "chip/tile/ariane/openpiton/bootrom/linux/bootrom_linux.sv "       
append RTL_SOURCE_FILES "chip/tile/ariane/src/plic/plic.sv "     
append RTL_SOURCE_FILES "chip/tile/ariane/src/plic/plic_claim_complete_tracker.sv "        
append RTL_SOURCE_FILES "chip/tile/ariane/src/plic/plic_comparator.sv "                    
append RTL_SOURCE_FILES "chip/tile/ariane/src/plic/plic_find_max.sv "                      
append RTL_SOURCE_FILES "chip/tile/ariane/src/plic/plic_gateway.sv "                       
append RTL_SOURCE_FILES "chip/tile/ariane/src/plic/plic_interface.sv "                     
append RTL_SOURCE_FILES "chip/tile/ariane/src/plic/plic_target_slice.sv "                  
append RTL_SOURCE_FILES "chip/tile/ariane/fpga/src/axi2apb/src/axi2apb_wrap.sv "           
append RTL_SOURCE_FILES "chip/tile/ariane/fpga/src/axi2apb/src/axi2apb.sv "                
append RTL_SOURCE_FILES "chip/tile/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv "          
append RTL_SOURCE_FILES "chip/tile/ariane/fpga/src/axi_slice/src/axi_w_buffer.sv "         
append RTL_SOURCE_FILES "chip/tile/ariane/fpga/src/axi_slice/src/axi_b_buffer.sv "         
append RTL_SOURCE_FILES "chip/tile/ariane/fpga/src/axi_slice/src/axi_slice_wrap.sv "       
append RTL_SOURCE_FILES "chip/tile/ariane/fpga/src/axi_slice/src/axi_slice.sv "            
append RTL_SOURCE_FILES "chip/tile/ariane/fpga/src/axi_slice/src/axi_single_slice.sv "     
append RTL_SOURCE_FILES "chip/tile/ariane/fpga/src/axi_slice/src/axi_ar_buffer.sv "        
append RTL_SOURCE_FILES "chip/tile/ariane/fpga/src/axi_slice/src/axi_r_buffer.sv "         
append RTL_SOURCE_FILES "chip/tile/ariane/fpga/src/axi_slice/src/axi_aw_buffer.sv "        
append RTL_SOURCE_FILES "chip/tile/ariane/src/register_interface/src/apb_to_reg.sv "       
append RTL_SOURCE_FILES "chip/tile/ariane/src/register_interface/src/reg_intf.sv "         
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/fpu_ff.sv "           
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv "
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv "      
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv "
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv " 
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv "
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv "
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv "    
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv "   
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv "                      
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpnew_classifier.sv "                      
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpnew_divsqrt_multi.sv "                   
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpnew_f2fcast.sv "                         
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpnew_f2icast.sv "                         
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv "                       
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpnew_fma.sv "   
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpnew_i2fcast.sv "                         
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv "                         
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpnew_opgroup_block.sv "                   
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv "               
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv "          
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpnew_pipe_in.sv "                         
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpnew_pipe_out.sv "                        
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpnew_rounding.sv "                        
append RTL_SOURCE_FILES "chip/tile/ariane/src/fpu/src/fpnew_top.sv"

uts "RM-Info: Completed script [info script]\n"
