//! System control (IRQ, watchdog, reset).

use rm32::hal::System;
use stm32g0xx_hal::stm32::IWDG;
use stm32g0xx_hal::watchdog::{IWDGExt, IndependedWatchdog};

/// Snapshot reset-cause flags and clear them. See `mcu_l431::system` for
/// rationale. G0 has no firewall flag; its "brownout" bit is named
/// `pwrrstf` (power reset flag — RM0444 §5.4.30).
pub fn read_and_clear_reset_cause() -> rm32::reset_cause::ResetCause {
    use rm32::reset_cause::ResetCause;
    let rcc = unsafe { &*stm32g0xx_hal::stm32::RCC::ptr() };
    let csr = rcc.csr().read();
    let mut r = ResetCause::empty();
    if csr.lpwrrstf().bit_is_set() {
        r |= ResetCause::LOW_POWER;
    }
    if csr.wwdgrstf().bit_is_set() {
        r |= ResetCause::WINDOW_WATCHDOG;
    }
    if csr.iwdgrstf().bit_is_set() {
        r |= ResetCause::INDEP_WATCHDOG;
    }
    if csr.sftrstf().bit_is_set() {
        r |= ResetCause::SOFTWARE;
    }
    if csr.pwrrstf().bit_is_set() {
        r |= ResetCause::BROWNOUT;
    }
    if csr.pinrstf().bit_is_set() {
        r |= ResetCause::PIN;
    }
    if csr.oblrstf().bit_is_set() {
        r |= ResetCause::OPTION_BYTE;
    }
    rcc.csr().modify(|_, w| w.rmvf().set_bit());
    r
}

pub struct SystemControl {
    wdg: IndependedWatchdog,
}

impl SystemControl {
    pub fn new(iwdg: IWDG) -> Self {
        Self {
            wdg: iwdg.constrain(),
        }
    }
}

impl System for SystemControl {
    fn reset(&mut self) -> ! {
        cortex_m::peripheral::SCB::sys_reset()
    }

    fn enable_irq(&mut self) {
        unsafe { cortex_m::interrupt::enable() };
    }

    fn disable_irq(&mut self) {
        cortex_m::interrupt::disable();
    }

    fn start_watchdog(&mut self, prescaler: u8, reload: u16) {
        let iwdg = unsafe { &*stm32g0xx_hal::stm32::IWDG::PTR };
        unsafe {
            iwdg.kr().write(|w| w.bits(0x5555)); // unlock
            iwdg.pr().write(|w| w.pr().bits(prescaler));
            iwdg.rlr().write(|w| w.rl().bits(reload));
            while iwdg.sr().read().bits() & 0x03 != 0 {}
            iwdg.kr().write(|w| w.bits(0xCCCC)); // start
            iwdg.kr().write(|w| w.bits(0xAAAA)); // reload
        }
    }

    fn reload_watchdog(&mut self) {
        self.wdg.feed();
    }

    fn delay_micros(&mut self, us: u32) {
        cortex_m::asm::delay(us * 64); // ~64 cycles per µs at 64MHz
    }

    fn delay_millis(&mut self, ms: u32) {
        for _ in 0..ms {
            self.delay_micros(1000);
        }
    }
}
