<?xml version="1.0" encoding="utf-8" standalone="no"?>
<device schemaVersion="1.3.5" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_3_5.xsd">
  <cpu>
    <name>CR52_AARCH32</name>
    <displayName>Cortex-R52 (AArch32)</displayName>
    <groups>
      <group>
        <name>State</name>
        <description>Current CPU State</description>
        <IsCPUModeItem>1</IsCPUModeItem>
      </group>
      <group>
        <name>AARCH32</name>
        <groups>
          <group>
            <name>Core</name>
            <description>Current State CPU Registers</description>
            <size>32</size>
            <access>RW</access>
            <type>unsigned long</type>
            <registers>
              <register>
                <name>R0</name>
                <description>General purpose register 0</description>
                <Index>116</Index>
              </register>
              <register>
                <name>R1</name>
                <description>General purpose register 1</description>
                <Index>117</Index>
              </register>
              <register>
                <name>R2</name>
                <description>General purpose register 2</description>
                <Index>118</Index>
              </register>
              <register>
                <name>R3</name>
                <description>General purpose register 3</description>
                <Index>119</Index>
              </register>
              <register>
                <name>R4</name>
                <description>General purpose register 4</description>
                <Index>120</Index>
              </register>
              <register>
                <name>R5</name>
                <description>General purpose register 5</description>
                <Index>121</Index>
              </register>
              <register>
                <name>R6</name>
                <description>General purpose register 6</description>
                <Index>122</Index>
              </register>
              <register>
                <name>R7</name>
                <description>General purpose register 7</description>
                <Index>123</Index>
              </register>
              <register>
                <name>R8</name>
                <description>General purpose register 8</description>
                <Index>189</Index>
              </register>
              <register>
                <name>R9</name>
                <description>General purpose register 9</description>
                <Index>190</Index>
              </register>
              <register>
                <name>R10</name>
                <description>General purpose register 10</description>
                <Index>191</Index>
              </register>
              <register>
                <name>R11</name>
                <description>General purpose register 11</description>
                <Index>192</Index>
              </register>
              <register>
                <name>R12</name>
                <description>General purpose register 12</description>
                <Index>193</Index>
              </register>
              <register>
                <name>R13</name>
                <AliasName>SP</AliasName>
                <displayName>R13 (SP)</displayName>
                <description>Stack pointer (SP)</description>
                <Index>194</Index>
              </register>
              <register>
                <name>R14</name>
                <AliasName>LR</AliasName>
                <displayName>R14 (LR/ELR)</displayName>
                <description>Link register (LR/ELR) / procedure link register</description>
                <Index>195</Index>
              </register>
              <register>
                <name>R15</name>
                <AliasName>PC</AliasName>
                <displayName>R15 (PC)</displayName>
                <description>Program counter (PC)</description>
                <Index>147</Index>
              </register>
              <register>
                <name>R8_USR</name>
                <description>General purpose register R8 (User Mode)</description>
                <Index>124</Index>
              </register>
              <register>
                <name>R9_USR</name>
                <description>General purpose register R9 (User Mode)</description>
                <Index>125</Index>
              </register>
              <register>
                <name>R10_USR</name>
                <description>General purpose register R10 (User Mode)</description>
                <Index>126</Index>
              </register>
              <register>
                <name>R11_USR</name>
                <description>General purpose register R11 (User Mode)</description>
                <Index>127</Index>
              </register>
              <register>
                <name>R12_USR</name>
                <description>General purpose register R12 (User Mode)</description>
                <Index>128</Index>
              </register>
              <register>
                <name>R13_USR</name>
                <AliasName>SP_USR</AliasName>
                <description>Stack pointer (User Mode)</description>
                <Index>129</Index>
              </register>
              <register>
                <name>R14_USR</name>
                <AliasName>LR_USR</AliasName>
                <description>Link register (User Mode)</description>
                <Index>130</Index>
              </register>
              <register>
                <name>R13_IRQ</name>
                <AliasName>SP_IRQ</AliasName>
                <description>Stack pointer (Interrupt Mode)</description>
                <Index>132</Index>
              </register>
              <register>
                <name>R14_IRQ</name>
                <AliasName>LR_IRQ</AliasName>
                <description>Link register (Interrupt Mode)</description>
                <Index>133</Index>
              </register>
              <register>
                <name>R13_SVC</name>
                <AliasName>SP_SVC</AliasName>
                <description>Stack pointer (Supervisor Mode)</description>
                <Index>134</Index>
              </register>
              <register>
                <name>R14_SVC</name>
                <AliasName>LR_SVC</AliasName>
                <description>Link register (Supervisor Mode)</description>
                <Index>135</Index>
              </register>
              <register>
                <name>R13_ABT</name>
                <AliasName>SP_ABT</AliasName>
                <description>Stack pointer (Abort Mode)</description>
                <Index>136</Index>
              </register>
              <register>
                <name>R14_ABT</name>
                <AliasName>LR_ABT</AliasName>
                <description>Link register (Abort Mode)</description>
                <Index>137</Index>
              </register>
              <register>
                <name>R13_UND</name>
                <AliasName>SP_UND</AliasName>
                <description>Stack pointer (Undefined Mode)</description>
                <Index>138</Index>
              </register>
              <register>
                <name>R14_UND</name>
                <AliasName>LR_UND</AliasName>
                <description>Link register (Undefined Mode)</description>
                <Index>139</Index>
              </register>
              <register>
                <name>R8_FIQ</name>
                <description>General purpose register R8 (Fast Interrupt Mode)</description>
                <Index>140</Index>
              </register>
              <register>
                <name>R9_FIQ</name>
                <description>General purpose register R9 (Fast Interrupt Mode)</description>
                <Index>141</Index>
              </register>
              <register>
                <name>R10_FIQ</name>
                <description>General purpose register R10 (Fast Interrupt Mode)</description>
                <Index>142</Index>
              </register>
              <register>
                <name>R11_FIQ</name>
                <description>General purpose register R11 (Fast Interrupt Mode)</description>
                <Index>143</Index>
              </register>
              <register>
                <name>R12_FIQ</name>
                <description>General purpose register R12 (Fast Interrupt Mode)</description>
                <Index>144</Index>
              </register>
              <register>
                <name>R13_FIQ</name>
                <AliasName>SP_FIQ</AliasName>
                <description>Stack pointer (Fast Interrupt Mode)</description>
                <Index>145</Index>
              </register>
              <register>
                <name>R14_FIQ</name>
                <AliasName>LR_FIQ</AliasName>
                <description>Link register (Fast Interrupt Mode)</description>
                <Index>146</Index>
              </register>
              <register>
                <name>SP_HYP</name>
                <description>Stack pointer (Hypervisor Mode)</description>
                <Index>131</Index>
              </register>
              <register>
                <name>ELR_HYP</name>
                <description>Exception Link register (Hypervisor Mode)</description>
                <Index>148</Index>
              </register>
              <register>
                <name>CPSR</name>
                <description>Current program status register</description>
                <Index>149</Index>
                <fields>
                  <field>
                    <name>M</name>
                    <description>Mode bits</description>
                    <bitOffset>0</bitOffset>
                    <bitWidth>4</bitWidth>
                  </field>
                  <field>
                    <name>F</name>
                    <description>FIQ interrupt mask</description>
                    <bitOffset>6</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>I</name>
                    <description>IRQ interrupt mask</description>
                    <bitOffset>7</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>A</name>
                    <description>SError interrupt mask</description>
                    <bitOffset>8</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>E</name>
                    <description>Data endianess</description>
                    <bitOffset>9</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>GE</name>
                    <description>Greater-than-or-equal flags)</description>
                    <bitOffset>16</bitOffset>
                    <bitWidth>4</bitWidth>
                  </field>
                  <field>
                    <name>DIT</name>
                    <description>Data independent timing</description>
                    <bitOffset>21</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>PAN</name>
                    <description>Privileged access never</description>
                    <bitOffset>22</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>SSBS</name>
                    <description>Speculative store bypass</description>
                    <bitOffset>23</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>V</name>
                    <description>Overflow condition flag</description>
                    <bitOffset>28</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>C</name>
                    <description>Carry condition flag</description>
                    <bitOffset>29</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>Z</name>
                    <description>Zero condition flag</description>
                    <bitOffset>30</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>N</name>
                    <description>Negative condition flag</description>
                    <bitOffset>31</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                </fields>
              </register>
              <register>
                <name>SPSR_ABT</name>
                <description>Current program status register (Abort Mode)</description>
                <Index>150</Index>
                <fields>
                  <field>
                    <name>M</name>
                    <description>Mode bits</description>
                    <bitOffset>0</bitOffset>
                    <bitWidth>5</bitWidth>
                  </field>
                  <field>
                    <name>T</name>
                    <description>T32 instruction set state</description>
                    <bitOffset>5</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>F</name>
                    <description>FIQ interrupt mask</description>
                    <bitOffset>6</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>I</name>
                    <description>IRQ interrupt mask</description>
                    <bitOffset>7</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>A</name>
                    <description>SError interrupt mask</description>
                    <bitOffset>8</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>E</name>
                    <description>Data endianess</description>
                    <bitOffset>9</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>IT Low</name>
                    <description>If-then flags (lower side)</description>
                    <bitOffset>10</bitOffset>
                    <bitWidth>6</bitWidth>
                  </field>
                  <field>
                    <name>IT High</name>
                    <description>If-then flags (higher side)</description>
                    <bitOffset>25</bitOffset>
                    <bitWidth>2</bitWidth>
                  </field>
                  <field>
                    <name>GE</name>
                    <description>Greater-than-or-equal flags)</description>
                    <bitOffset>16</bitOffset>
                    <bitWidth>4</bitWidth>
                  </field>
                  <field>
                    <name>IL</name>
                    <description>Illegal execution state</description>
                    <bitOffset>20</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>DIT</name>
                    <description>Data independent timing</description>
                    <bitOffset>21</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>PAN</name>
                    <description>Privileged access never</description>
                    <bitOffset>22</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>SSBS</name>
                    <description>Speculative store bypass</description>
                    <bitOffset>23</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>J</name>
                    <description>Instruction set state</description>
                    <bitOffset>24</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>Q</name>
                    <description>Overflow or saturation flag</description>
                    <bitOffset>27</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>V</name>
                    <description>Overflow condition flag</description>
                    <bitOffset>28</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>C</name>
                    <description>Carry condition flag</description>
                    <bitOffset>29</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>Z</name>
                    <description>Zero condition flag</description>
                    <bitOffset>30</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>N</name>
                    <description>Negative condition flag</description>
                    <bitOffset>31</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                </fields>
              </register>
              <register>
                <name>SPSR_SVC</name>
                <description>Current program status register (Supervisor Mode)</description>
                <Index>151</Index>
                <fields>
                  <field>
                    <name>M</name>
                    <description>Mode bits</description>
                    <bitOffset>0</bitOffset>
                    <bitWidth>5</bitWidth>
                  </field>
                  <field>
                    <name>T</name>
                    <description>T32 instruction set state</description>
                    <bitOffset>5</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>F</name>
                    <description>FIQ interrupt mask</description>
                    <bitOffset>6</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>I</name>
                    <description>IRQ interrupt mask</description>
                    <bitOffset>7</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>A</name>
                    <description>SError interrupt mask</description>
                    <bitOffset>8</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>E</name>
                    <description>Data endianess</description>
                    <bitOffset>9</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>IT Low</name>
                    <description>If-then flags (lower side)</description>
                    <bitOffset>10</bitOffset>
                    <bitWidth>6</bitWidth>
                  </field>
                  <field>
                    <name>IT High</name>
                    <description>If-then flags (higher side)</description>
                    <bitOffset>25</bitOffset>
                    <bitWidth>2</bitWidth>
                  </field>
                  <field>
                    <name>GE</name>
                    <description>Greater-than-or-equal flags)</description>
                    <bitOffset>16</bitOffset>
                    <bitWidth>4</bitWidth>
                  </field>
                  <field>
                    <name>IL</name>
                    <description>Illegal execution state</description>
                    <bitOffset>20</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>DIT</name>
                    <description>Data independent timing</description>
                    <bitOffset>21</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>PAN</name>
                    <description>Privileged access never</description>
                    <bitOffset>22</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>SSBS</name>
                    <description>Speculative store bypass</description>
                    <bitOffset>23</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>J</name>
                    <description>Instruction set state</description>
                    <bitOffset>24</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>Q</name>
                    <description>Overflow or saturation flag</description>
                    <bitOffset>27</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>V</name>
                    <description>Overflow condition flag</description>
                    <bitOffset>28</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>C</name>
                    <description>Carry condition flag</description>
                    <bitOffset>29</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>Z</name>
                    <description>Zero condition flag</description>
                    <bitOffset>30</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>N</name>
                    <description>Negative condition flag</description>
                    <bitOffset>31</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                </fields>
              </register>
              <register>
                <name>SPSR_HYP</name>
                <description>Current program status register (Hypervisor Mode)</description>
                <Index>152</Index>
                <fields>
                  <field>
                    <name>M</name>
                    <description>Mode bits</description>
                    <bitOffset>0</bitOffset>
                    <bitWidth>5</bitWidth>
                  </field>
                  <field>
                    <name>T</name>
                    <description>T32 instruction set state</description>
                    <bitOffset>5</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>F</name>
                    <description>FIQ interrupt mask</description>
                    <bitOffset>6</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>I</name>
                    <description>IRQ interrupt mask</description>
                    <bitOffset>7</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>A</name>
                    <description>SError interrupt mask</description>
                    <bitOffset>8</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>E</name>
                    <description>Data endianess</description>
                    <bitOffset>9</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>IT Low</name>
                    <description>If-then flags (lower side)</description>
                    <bitOffset>10</bitOffset>
                    <bitWidth>6</bitWidth>
                  </field>
                  <field>
                    <name>IT High</name>
                    <description>If-then flags (higher side)</description>
                    <bitOffset>25</bitOffset>
                    <bitWidth>2</bitWidth>
                  </field>
                  <field>
                    <name>GE</name>
                    <description>Greater-than-or-equal flags)</description>
                    <bitOffset>16</bitOffset>
                    <bitWidth>4</bitWidth>
                  </field>
                  <field>
                    <name>IL</name>
                    <description>Illegal execution state</description>
                    <bitOffset>20</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>DIT</name>
                    <description>Data independent timing</description>
                    <bitOffset>21</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>PAN</name>
                    <description>Privileged access never</description>
                    <bitOffset>22</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>SSBS</name>
                    <description>Speculative store bypass</description>
                    <bitOffset>23</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>J</name>
                    <description>Instruction set state</description>
                    <bitOffset>24</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>Q</name>
                    <description>Overflow or saturation flag</description>
                    <bitOffset>27</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>V</name>
                    <description>Overflow condition flag</description>
                    <bitOffset>28</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>C</name>
                    <description>Carry condition flag</description>
                    <bitOffset>29</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>Z</name>
                    <description>Zero condition flag</description>
                    <bitOffset>30</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>N</name>
                    <description>Negative condition flag</description>
                    <bitOffset>31</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                </fields>
              </register>
              <register>
                <name>SPSR_FIQ</name>
                <description>Current program status register (Fast Interrupt Mode)</description>
                <Index>153</Index>
                <fields>
                  <field>
                    <name>M</name>
                    <description>Mode bits</description>
                    <bitOffset>0</bitOffset>
                    <bitWidth>5</bitWidth>
                  </field>
                  <field>
                    <name>T</name>
                    <description>T32 instruction set state</description>
                    <bitOffset>5</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>F</name>
                    <description>FIQ interrupt mask</description>
                    <bitOffset>6</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>I</name>
                    <description>IRQ interrupt mask</description>
                    <bitOffset>7</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>A</name>
                    <description>SError interrupt mask</description>
                    <bitOffset>8</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>E</name>
                    <description>Data endianess</description>
                    <bitOffset>9</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>IT Low</name>
                    <description>If-then flags (lower side)</description>
                    <bitOffset>10</bitOffset>
                    <bitWidth>6</bitWidth>
                  </field>
                  <field>
                    <name>IT High</name>
                    <description>If-then flags (higher side)</description>
                    <bitOffset>25</bitOffset>
                    <bitWidth>2</bitWidth>
                  </field>
                  <field>
                    <name>GE</name>
                    <description>Greater-than-or-equal flags)</description>
                    <bitOffset>16</bitOffset>
                    <bitWidth>4</bitWidth>
                  </field>
                  <field>
                    <name>IL</name>
                    <description>Illegal execution state</description>
                    <bitOffset>20</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>DIT</name>
                    <description>Data independent timing</description>
                    <bitOffset>21</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>PAN</name>
                    <description>Privileged access never</description>
                    <bitOffset>22</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>SSBS</name>
                    <description>Speculative store bypass</description>
                    <bitOffset>23</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>J</name>
                    <description>Instruction set state</description>
                    <bitOffset>24</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>Q</name>
                    <description>Overflow or saturation flag</description>
                    <bitOffset>27</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>V</name>
                    <description>Overflow condition flag</description>
                    <bitOffset>28</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>C</name>
                    <description>Carry condition flag</description>
                    <bitOffset>29</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>Z</name>
                    <description>Zero condition flag</description>
                    <bitOffset>30</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>N</name>
                    <description>Negative condition flag</description>
                    <bitOffset>31</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                </fields>
              </register>
              <register>
                <name>SPSR_IRQ</name>
                <description>Current program status register (Interrupt Mode)</description>
                <Index>154</Index>
                <fields>
                  <field>
                    <name>M</name>
                    <description>Mode bits</description>
                    <bitOffset>0</bitOffset>
                    <bitWidth>5</bitWidth>
                  </field>
                  <field>
                    <name>T</name>
                    <description>T32 instruction set state</description>
                    <bitOffset>5</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>F</name>
                    <description>FIQ interrupt mask</description>
                    <bitOffset>6</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>I</name>
                    <description>IRQ interrupt mask</description>
                    <bitOffset>7</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>A</name>
                    <description>SError interrupt mask</description>
                    <bitOffset>8</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>E</name>
                    <description>Data endianess</description>
                    <bitOffset>9</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>IT Low</name>
                    <description>If-then flags (lower side)</description>
                    <bitOffset>10</bitOffset>
                    <bitWidth>6</bitWidth>
                  </field>
                  <field>
                    <name>IT High</name>
                    <description>If-then flags (higher side)</description>
                    <bitOffset>25</bitOffset>
                    <bitWidth>2</bitWidth>
                  </field>
                  <field>
                    <name>GE</name>
                    <description>Greater-than-or-equal flags)</description>
                    <bitOffset>16</bitOffset>
                    <bitWidth>4</bitWidth>
                  </field>
                  <field>
                    <name>IL</name>
                    <description>Illegal execution state</description>
                    <bitOffset>20</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>DIT</name>
                    <description>Data independent timing</description>
                    <bitOffset>21</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>PAN</name>
                    <description>Privileged access never</description>
                    <bitOffset>22</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>SSBS</name>
                    <description>Speculative store bypass</description>
                    <bitOffset>23</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>J</name>
                    <description>Instruction set state</description>
                    <bitOffset>24</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>Q</name>
                    <description>Overflow or saturation flag</description>
                    <bitOffset>27</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>V</name>
                    <description>Overflow condition flag</description>
                    <bitOffset>28</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>C</name>
                    <description>Carry condition flag</description>
                    <bitOffset>29</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>Z</name>
                    <description>Zero condition flag</description>
                    <bitOffset>30</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>N</name>
                    <description>Negative condition flag</description>
                    <bitOffset>31</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                </fields>
              </register>
              <register>
                <name>SPSR_UND</name>
                <description>Current program status register (Undefined Mode)</description>
                <Index>155</Index>
                <fields>
                  <field>
                    <name>M</name>
                    <description>Mode bits</description>
                    <bitOffset>0</bitOffset>
                    <bitWidth>5</bitWidth>
                  </field>
                  <field>
                    <name>T</name>
                    <description>T32 instruction set state</description>
                    <bitOffset>5</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>F</name>
                    <description>FIQ interrupt mask</description>
                    <bitOffset>6</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>I</name>
                    <description>IRQ interrupt mask</description>
                    <bitOffset>7</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>A</name>
                    <description>SError interrupt mask</description>
                    <bitOffset>8</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>E</name>
                    <description>Data endianess</description>
                    <bitOffset>9</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>IT Low</name>
                    <description>If-then flags (lower side)</description>
                    <bitOffset>10</bitOffset>
                    <bitWidth>6</bitWidth>
                  </field>
                  <field>
                    <name>IT High</name>
                    <description>If-then flags (higher side)</description>
                    <bitOffset>25</bitOffset>
                    <bitWidth>2</bitWidth>
                  </field>
                  <field>
                    <name>GE</name>
                    <description>Greater-than-or-equal flags)</description>
                    <bitOffset>16</bitOffset>
                    <bitWidth>4</bitWidth>
                  </field>
                  <field>
                    <name>IL</name>
                    <description>Illegal execution state</description>
                    <bitOffset>20</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>DIT</name>
                    <description>Data independent timing</description>
                    <bitOffset>21</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>PAN</name>
                    <description>Privileged access never</description>
                    <bitOffset>22</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>SSBS</name>
                    <description>Speculative store bypass</description>
                    <bitOffset>23</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>J</name>
                    <description>Instruction set state</description>
                    <bitOffset>24</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>Q</name>
                    <description>Overflow or saturation flag</description>
                    <bitOffset>27</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>V</name>
                    <description>Overflow condition flag</description>
                    <bitOffset>28</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>C</name>
                    <description>Carry condition flag</description>
                    <bitOffset>29</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>Z</name>
                    <description>Zero condition flag</description>
                    <bitOffset>30</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>N</name>
                    <description>Negative condition flag</description>
                    <bitOffset>31</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                </fields>
              </register>
            </registers>
          </group>
          <group>
            <name>FPU</name>
            <description>Floating Point Unit Registers</description>
            <registers>
              <register>
                <name>FPSCR</name>
                <description>Floating point status and control register</description>
                <Index>156</Index>
                <fields>
                  <field>
                    <name>IOC</name>
                    <description>Invalid Operation cumulative FP exception bit</description>
                    <bitOffset>0</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>DZC</name>
                    <description>Divide by zero cumulative FP exception bit</description>
                    <bitOffset>1</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>OFC</name>
                    <description>Overflow cumulative FP exception bit</description>
                    <bitOffset>2</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>UFC</name>
                    <description>Underflow cumulative FP exception bit</description>
                    <bitOffset>3</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>IXC</name>
                    <description>Inexact cumulative FP exception bit</description>
                    <bitOffset>4</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>IDC</name>
                    <description>Input Denormal cumulative FP exception bit</description>
                    <bitOffset>7</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>IOE</name>
                    <description>Invalid Operation FP exception enable</description>
                    <bitOffset>8</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>DZE</name>
                    <description>Divide by Zero FP exception enable</description>
                    <bitOffset>9</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>OFE</name>
                    <description>Overflow FP exception enable</description>
                    <bitOffset>10</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>UFE</name>
                    <description>Underflow FP exception enable</description>
                    <bitOffset>11</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>IXE</name>
                    <description>Inexact FP exception enable</description>
                    <bitOffset>12</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>IDE</name>
                    <description>Input Denormal FP exception enable</description>
                    <bitOffset>15</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>Len</name>
                    <description>Len (AARCH32 only)</description>
                    <bitOffset>16</bitOffset>
                    <bitWidth>3</bitWidth>
                  </field>
                  <field>
                    <name>FZ16</name>
                    <description>Flushing denormalized numbers to zero control bit</description>
                    <bitOffset>19</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>Stride</name>
                    <description>Stride (AARCH32 only)</description>
                    <bitOffset>20</bitOffset>
                    <bitWidth>2</bitWidth>
                  </field>
                  <field>
                    <name>RMode</name>
                    <description>Rounding Mode</description>
                    <bitOffset>22</bitOffset>
                    <bitWidth>2</bitWidth>
                  </field>
                  <field>
                    <name>FZ</name>
                    <description>Flushing denormalized numbers to zero</description>
                    <bitOffset>24</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>DN</name>
                    <description>Default NaN for NaN propagation</description>
                    <bitOffset>25</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>AHP</name>
                    <description>Alternative half-precision control bit</description>
                    <bitOffset>26</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>QC</name>
                    <description>Cumulative saturation bit</description>
                    <bitOffset>27</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>V</name>
                    <description>Overflow condition flag</description>
                    <bitOffset>28</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>C</name>
                    <description>Carry condition flag</description>
                    <bitOffset>29</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>Z</name>
                    <description>Zero condition flag</description>
                    <bitOffset>30</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>N</name>
                    <description>Negative condition flag</description>
                    <bitOffset>31</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                </fields>
              </register>
            </registers>
            <groups>
              <group>
                <name>Double</name>
                <description>Double Precision Floating Point Registers</description>
                <size>64</size>
                <access>RW</access>
                <type>double</type>
                <registers>
                  <register>
                    <name>D0</name>
                    <description>Floating point register 0</description>
                    <Index>157</Index>
                  </register>
                  <register>
                    <name>D1</name>
                    <description>Floating point register 1</description>
                    <Index>159</Index>
                  </register>
                  <register>
                    <name>D2</name>
                    <description>Floating point register 2</description>
                    <Index>161</Index>
                  </register>
                  <register>
                    <name>D3</name>
                    <description>Floating point register 3</description>
                    <Index>163</Index>
                  </register>
                  <register>
                    <name>D4</name>
                    <description>Floating point register 4</description>
                    <Index>165</Index>
                  </register>
                  <register>
                    <name>D5</name>
                    <description>Floating point register 5</description>
                    <Index>167</Index>
                  </register>
                  <register>
                    <name>D6</name>
                    <description>Floating point register 6</description>
                    <Index>169</Index>
                  </register>
                  <register>
                    <name>D7</name>
                    <description>Floating point register 7</description>
                    <Index>171</Index>
                  </register>
                  <register>
                    <name>D8</name>
                    <description>Floating point register 8</description>
                    <Index>173</Index>
                  </register>
                  <register>
                    <name>D9</name>
                    <description>Floating point register 9</description>
                    <Index>175</Index>
                  </register>
                  <register>
                    <name>D10</name>
                    <description>Floating point register 10</description>
                    <Index>177</Index>
                  </register>
                  <register>
                    <name>D11</name>
                    <description>Floating point register 11</description>
                    <Index>179</Index>
                  </register>
                  <register>
                    <name>D12</name>
                    <description>Floating point register 12</description>
                    <Index>181</Index>
                  </register>
                  <register>
                    <name>D13</name>
                    <description>Floating point register 13</description>
                    <Index>183</Index>
                  </register>
                  <register>
                    <name>D14</name>
                    <description>Floating point register 14</description>
                    <Index>185</Index>
                  </register>
                  <register>
                    <name>D15</name>
                    <description>Floating point register 15</description>
                    <Index>187</Index>
                  </register>
                </registers>
              </group>
              <group>
                <name>Single</name>
                <description>Single Precision Floating Point Registers</description>
                <size>32</size>
                <access>RW</access>
                <type>float</type>
                <registers>
                  <register>
                    <name>S0</name>
                    <description>Floating point register 0</description>
                    <Index>157</Index>
                  </register>
                  <register>
                    <name>S1</name>
                    <description>Floating point register 1</description>
                    <Index>159</Index>
                  </register>
                  <register>
                    <name>S2</name>
                    <description>Floating point register 2</description>
                    <Index>161</Index>
                  </register>
                  <register>
                    <name>S3</name>
                    <description>Floating point register 3</description>
                    <Index>163</Index>
                  </register>
                  <register>
                    <name>S4</name>
                    <description>Floating point register 4</description>
                    <Index>165</Index>
                  </register>
                  <register>
                    <name>S5</name>
                    <description>Floating point register 5</description>
                    <Index>167</Index>
                  </register>
                  <register>
                    <name>S6</name>
                    <description>Floating point register 6</description>
                    <Index>169</Index>
                  </register>
                  <register>
                    <name>S7</name>
                    <description>Floating point register 7</description>
                    <Index>171</Index>
                  </register>
                  <register>
                    <name>S8</name>
                    <description>Floating point register 8</description>
                    <Index>173</Index>
                  </register>
                  <register>
                    <name>S9</name>
                    <description>Floating point register 9</description>
                    <Index>175</Index>
                  </register>
                  <register>
                    <name>S10</name>
                    <description>Floating point register 10</description>
                    <Index>177</Index>
                  </register>
                  <register>
                    <name>S11</name>
                    <description>Floating point register 11</description>
                    <Index>179</Index>
                  </register>
                  <register>
                    <name>S12</name>
                    <description>Floating point register 12</description>
                    <Index>181</Index>
                  </register>
                  <register>
                    <name>S13</name>
                    <description>Floating point register 13</description>
                    <Index>183</Index>
                  </register>
                  <register>
                    <name>S14</name>
                    <description>Floating point register 14</description>
                    <Index>185</Index>
                  </register>
                  <register>
                    <name>S15</name>
                    <description>Floating point register 15</description>
                    <Index>187</Index>
                  </register>
                </registers>
              </group>
            </groups>
          </group>
          <group>
            <name>CP15</name>
            <description>Co-Processor 15</description>
            <groups>
              <group>
                <name>ID</name>
                <description>ID functional group</description>
                <registers>
                  <register>
                    <name>CCSIDR</name>
                    <description>Current Cache Size ID Register</description>
                    <ID>15, 0, 0, 1, 0</ID>
                  </register>
                  <register>
                    <name>CLIDR</name>
                    <description>Cache Level ID Register</description>
                    <ID>15, 0, 0, 1, 1</ID>
                  </register>
                  <register>
                    <name>CSSELR</name>
                    <description>Cache Size Selection Register</description>
                    <ID>15, 0, 0, 2, 0</ID>
                  </register>
                  <register>
                    <name>CTR</name>
                    <description>Cache Type Register</description>
                    <ID>15, 0, 0, 0, 1</ID>
                  </register>
                  <register>
                    <name>ID_AFR0</name>
                    <description>Auxiliary Feature Register 0</description>
                    <ID>15, 0, 1, 0, 3</ID>
                  </register>
                  <register>
                    <name>ID_DFR0</name>
                    <description>Debug Feature Register 0</description>
                    <ID>15, 0, 1, 0, 2</ID>
                  </register>
                  <register>
                    <name>ID_ISAR0</name>
                    <description>Instruction Set Attribute Register 0</description>
                    <ID>15, 0, 2, 0, 0</ID>
                  </register>
                  <register>
                    <name>ID_ISAR1</name>
                    <description>Instruction Set Attribute Register 1</description>
                    <ID>15, 0, 2, 0, 1</ID>
                  </register>
                  <register>
                    <name>ID_ISAR2</name>
                    <description>Instruction Set Attribute Register 2</description>
                    <ID>15, 0, 2, 0, 2</ID>
                  </register>
                  <register>
                    <name>ID_ISAR3</name>
                    <description>Instruction Set Attribute Register 3</description>
                    <ID>15, 0, 2, 0, 3</ID>
                  </register>
                  <register>
                    <name>ID_ISAR4</name>
                    <description>Instruction Set Attribute Register 4</description>
                    <ID>15, 0, 2, 0, 4</ID>
                  </register>
                  <register>
                    <name>ID_ISAR5</name>
                    <description>Instruction Set Attribute Register 5</description>
                    <ID>15, 0, 2, 0, 5</ID>
                  </register>
                  <register>
                    <name>ID_MMFR0</name>
                    <description>Memory Model Feature Register 0</description>
                    <ID>15, 0, 1, 0, 4</ID>
                  </register>
                  <register>
                    <name>ID_MMFR1</name>
                    <description>Memory Model Feature Register 1</description>
                    <ID>15, 0, 1, 0, 5</ID>
                  </register>
                  <register>
                    <name>ID_MMFR2</name>
                    <description>Memory Model Feature Register 2</description>
                    <ID>15, 0, 1, 0, 6</ID>
                  </register>
                  <register>
                    <name>ID_MMFR3</name>
                    <description>Memory Model Feature Register 2</description>
                    <ID>15, 0, 1, 0, 7</ID>
                  </register>
                  <register>
                    <name>ID_MMFR4</name>
                    <description>Memory Model Feature Register 4</description>
                    <ID>15, 0, 2, 0, 6</ID>
                  </register>
                  <register>
                    <name>ID_PFR0</name>
                    <description>Processor Feature Register 0</description>
                    <ID>15, 0, 1, 0, 0</ID>
                  </register>
                  <register>
                    <name>ID_PFR1</name>
                    <description>Processor Feature Register 1</description>
                    <ID>15, 0, 1, 0, 1</ID>
                  </register>
                  <register>
                    <name>MIDR</name>
                    <description>Main ID Register</description>
                    <ID>15, 0, 0, 0, 0</ID>
                  </register>
                  <register>
                    <name>MPIDR</name>
                    <description>Multiprocessor Affinity Register</description>
                    <ID>15, 0, 0, 0, 5</ID>
                  </register>
                  <register>
                    <name>REVIDR</name>
                    <description>Revision ID Register</description>
                    <ID>15, 0, 0, 0, 6</ID>
                  </register>
                  <register>
                    <name>TCMTR</name>
                    <description>TCM Type Register</description>
                    <ID>15, 0, 0, 0, 2</ID>
                  </register>
                </registers>
              </group>
              <group>
                <name>Memory</name>
                <description>Memory functional group</description>
                <registers>
                  <register>
                    <name>AMAIR0</name>
                    <description>Auxiliary Memory Attribute Indirection Register 0</description>
                    <ID>15, 10, 3, 0, 0</ID>
                  </register>
                  <register>
                    <name>AMAIR1</name>
                    <description>Auxiliary Memory Attribute Indirection Register 1</description>
                    <ID>15, 10, 3, 0, 1</ID>
                  </register>
                  <register>
                    <name>CONTEXTIDR</name>
                    <description>Context ID Register</description>
                    <ID>15, 13, 0, 0, 1</ID>
                  </register>
                  <register>
                    <name>HAMAIR0</name>
                    <description>Hyp Auxiliary Memory Attribute Indirection Register 0</description>
                    <ID>15, 10, 3, 4, 0</ID>
                  </register>
                  <register>
                    <name>HAMAIR1</name>
                    <description>Hyp Auxiliary Memory Attribute Indirection Register 1</description>
                    <ID>15, 10, 3, 4, 1</ID>
                  </register>
                  <register>
                    <name>HMAIR0</name>
                    <description>Hyp Memory Attribute Indirection Register 0</description>
                    <ID>15, 10, 2, 4, 0</ID>
                  </register>
                  <register>
                    <name>HMAIR1</name>
                    <description>Hyp Memory Attribute Indirection Register 1</description>
                    <ID>15, 10, 2, 4, 1</ID>
                  </register>
                  <register>
                    <name>MAIR0</name>
                    <description>Memory Attribute Indirection Register 0</description>
                    <ID>15, 10, 2, 0, 0</ID>
                  </register>
                  <register>
                    <name>MAIR1</name>
                    <description>Memory Attribute Indirection Register 1</description>
                    <ID>15, 10, 2, 0, 1</ID>
                  </register>
                </registers>
              </group>
              <group>
                <name>Other</name>
                <description>Other functional group</description>
                <registers>
                  <register>
                    <name>CPACR</name>
                    <description>Architectural Feature Access Control Register</description>
                    <ID>15, 1, 0, 0, 2</ID>
                  </register>
                  <register>
                    <name>SCTLR</name>
                    <description>System Control Register</description>
                    <ID>15, 1, 0, 0, 0</ID>
                  </register>
                </registers>
              </group>
              <group>
                <name>Exception</name>
                <description>Exception functional group</description>
                <registers>
                  <register>
                    <name>ADFSR</name>
                    <description>Auxiliary Data Fault Status Register</description>
                    <ID>15, 5, 1, 0, 0</ID>
                  </register>
                  <register>
                    <name>AIFSR</name>
                    <description>Auxiliary Instruction Fault Status Register</description>
                    <ID>15, 5, 1, 0, 1</ID>
                  </register>
                  <register>
                    <name>DFAR</name>
                    <description>Data Fault Address Register</description>
                    <ID>15, 6, 0, 0, 0</ID>
                  </register>
                  <register>
                    <name>DFSR</name>
                    <description>Data Fault Status Register</description>
                    <ID>15, 5, 0, 0, 0</ID>
                  </register>
                  <register>
                    <name>HADFSR</name>
                    <description>Hyp Auxiliary Data Fault Status Register</description>
                    <ID>15, 5, 1, 4, 0</ID>
                  </register>
                  <register>
                    <name>HAIFSR</name>
                    <description>Hyp Auxiliary Instruction Fault Status Register</description>
                    <ID>15, 5, 1, 4, 1</ID>
                  </register>
                  <register>
                    <name>HDFAR</name>
                    <description>Hyp Data Fault Address Register</description>
                    <ID>15, 6, 0, 4, 0</ID>
                  </register>
                  <register>
                    <name>HIFAR</name>
                    <description>Hyp Instruction Fault Address Register</description>
                    <ID>15, 6, 0, 4, 2</ID>
                  </register>
                  <register>
                    <name>HPFAR</name>
                    <description>Hyp IPA Fault Address Register</description>
                    <ID>15, 6, 0, 4, 4</ID>
                  </register>
                  <register>
                    <name>HSR</name>
                    <description>Hyp Syndrome Register</description>
                    <ID>15, 5, 2, 4, 0</ID>
                  </register>
                  <register>
                    <name>HVBAR</name>
                    <description>Hyp Vector Base Address Register</description>
                    <ID>15, 12, 0, 4, 0</ID>
                  </register>
                  <register>
                    <name>IFAR</name>
                    <description>Instruction Fault Address Register</description>
                    <ID>15, 6, 0, 0, 2</ID>
                  </register>
                  <register>
                    <name>IFSR</name>
                    <description>Instruction Fault Status Register</description>
                    <ID>15, 5, 0, 0, 1</ID>
                  </register>
                  <register>
                    <name>ISR</name>
                    <description>Interrupt Status Register</description>
                    <ID>15, 12, 1, 0, 0</ID>
                  </register>
                  <register>
                    <name>MVBAR</name>
                    <description>Monitor Vector Base Address Register</description>
                    <ID>15, 12, 0, 0, 1</ID>
                  </register>
                  <register>
                    <name>VBAR</name>
                    <description>Vector Base Address Register</description>
                    <ID>15, 12, 0, 0, 0</ID>
                  </register>
                </registers>
              </group>
              <group>
                <name>Special</name>
                <description>Special functional group</description>
                <registers>
                  <register>
                    <name>DLR</name>
                    <description>Debug Link Register</description>
                    <ID>15, 4, 5, 3, 1</ID>
                  </register>
                  <register>
                    <name>DSPSR</name>
                    <description>Debug Saved Program Status Register</description>
                    <ID>15, 4, 5, 3, 0</ID>
                  </register>
                </registers>
              </group>
              <group>
                <name>Address</name>
                <description>Address functional group</description>
                <registers>
                  <register>
                    <name>PAR</name>
                    <description>Physical Address Register</description>
                    <ID>15, 7, 4, 0, 0</ID>
                  </register>
                  <register>
                    <name>PAR_64</name>
                    <description>Physical Address Register</description>
                    <size>64</size>
                    <ID>15, 255, 7, 0, 0</ID>
                  </register>
                </registers>
              </group>
              <group>
                <name>PMU</name>
                <description>PMU functional group</description>
                <registers>
                  <register>
                    <name>PMCCFILTR</name>
                    <description>Performance Monitors Cycle Count Filter Register</description>
                    <ID>15, 14, 15, 0, 7</ID>
                  </register>
                  <register>
                    <name>PMCCNTR</name>
                    <description>Performance Monitors Cycle Count Register</description>
                    <ID>15, 9, 13, 0, 0</ID>
                  </register>
                  <register>
                    <name>PMCCNTR_64</name>
                    <description>Performance Monitors Cycle Count Register</description>
                    <size>64</size>
                    <ID>15, 255, 9, 0, 0</ID>
                  </register>
                  <register>
                    <name>PMCEID0</name>
                    <description>Performance Monitors Common Event Identification register 0</description>
                    <ID>15, 9, 12, 0, 6</ID>
                  </register>
                  <register>
                    <name>PMCEID1</name>
                    <description>Performance Monitors Common Event Identification register 1</description>
                    <ID>15, 9, 12, 0, 7</ID>
                  </register>
                  <register>
                    <name>PMCNTENCLR</name>
                    <description>Performance Monitors Count Enable Clear register</description>
                    <ID>15, 9, 12, 0, 2</ID>
                  </register>
                  <register>
                    <name>PMCNTENSET</name>
                    <description>Performance Monitors Count Enable Set register</description>
                    <ID>15, 9, 12, 0, 1</ID>
                  </register>
                  <register>
                    <name>PMCR</name>
                    <description>Performance Monitors Control Register</description>
                    <ID>15, 9, 12, 0, 0</ID>
                  </register>
                  <register>
                    <name>PMINTENCLR</name>
                    <description>Performance Monitors Interrupt Enable Clear register</description>
                    <ID>15, 9, 14, 0, 2</ID>
                  </register>
                  <register>
                    <name>PMINTENSET</name>
                    <description>Performance Monitors Interrupt Enable Set register</description>
                    <ID>15, 9, 14, 0, 1</ID>
                  </register>
                  <register>
                    <name>PMOVSR</name>
                    <description>Performance Monitors Overflow Flag Status Register</description>
                    <ID>15, 9, 12, 0, 3</ID>
                  </register>
                  <register>
                    <name>PMOVSSET</name>
                    <description>Performance Monitors Overflow Flag Status Set register</description>
                    <ID>15, 9, 14, 0, 3</ID>
                  </register>
                  <register>
                    <name>PMSELR</name>
                    <description>Performance Monitors Event Counter Selection Register</description>
                    <ID>15, 9, 12, 0, 5</ID>
                  </register>
                  <register>
                    <name>PMSWINC</name>
                    <description>Performance Monitors Software Increment register</description>
                    <ID>15, 9, 12, 0, 4</ID>
                  </register>
                  <register>
                    <name>PMUSERENR</name>
                    <description>Performance Monitors User Enable Register</description>
                    <ID>15, 9, 14, 0, 0</ID>
                  </register>
                  <register>
                    <name>PMXEVCNTR</name>
                    <description>erformance Monitors Selected Event Count Register</description>
                    <ID>15, 9, 13, 0, 2</ID>
                  </register>
                  <register>
                    <name>PMXEVTYPER</name>
                    <description>Performance Monitors Selected Event Type Register</description>
                    <ID>15, 9, 13, 0, 1</ID>
                  </register>
                </registers>
                <groups>
                  <group>
                    <name>PMEVCNTR</name>
                    <description>Performance Monitors Event Count Registers</description>
                    <registers>
                      <register>
                        <name>PMEVCNTR0</name>
                        <description>Performance Monitors Event Count Register 0</description>
                        <ID>15, 14, 8, 0, 0</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR1</name>
                        <description>Performance Monitors Event Count Register 1</description>
                        <ID>15, 14, 8, 0, 1</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR2</name>
                        <description>Performance Monitors Event Count Register 2</description>
                        <ID>15, 14, 8, 0, 2</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR3</name>
                        <description>Performance Monitors Event Count Register 3</description>
                        <ID>15, 14, 8, 0, 3</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR4</name>
                        <description>Performance Monitors Event Count Register 4</description>
                        <ID>15, 14, 8, 0, 4</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR5</name>
                        <description>Performance Monitors Event Count Register 5</description>
                        <ID>15, 14, 8, 0, 5</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR6</name>
                        <description>Performance Monitors Event Count Register 6</description>
                        <ID>15, 14, 8, 0, 6</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR7</name>
                        <description>Performance Monitors Event Count Register 7</description>
                        <ID>15, 14, 8, 0, 7</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR8</name>
                        <description>Performance Monitors Event Count Register 8</description>
                        <ID>15, 14, 9, 0, 0</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR9</name>
                        <description>Performance Monitors Event Count Register 9</description>
                        <ID>15, 14, 9, 0, 1</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR10</name>
                        <description>Performance Monitors Event Count Register 10</description>
                        <ID>15, 14, 9, 0, 2</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR11</name>
                        <description>Performance Monitors Event Count Register 11</description>
                        <ID>15, 14, 9, 0, 3</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR12</name>
                        <description>Performance Monitors Event Count Register 12</description>
                        <ID>15, 14, 9, 0, 4</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR13</name>
                        <description>Performance Monitors Event Count Register 13</description>
                        <ID>15, 14, 9, 0, 5</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR14</name>
                        <description>Performance Monitors Event Count Register 14</description>
                        <ID>15, 14, 9, 0, 6</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR15</name>
                        <description>Performance Monitors Event Count Register 15</description>
                        <ID>15, 14, 9, 0, 7</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR16</name>
                        <description>Performance Monitors Event Count Register 16</description>
                        <ID>15, 14, 10, 0, 0</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR17</name>
                        <description>Performance Monitors Event Count Register 17</description>
                        <ID>15, 14, 10, 0, 1</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR18</name>
                        <description>Performance Monitors Event Count Register 18</description>
                        <ID>15, 14, 10, 0, 2</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR19</name>
                        <description>Performance Monitors Event Count Register 19</description>
                        <ID>15, 14, 10, 0, 3</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR20</name>
                        <description>Performance Monitors Event Count Register 20</description>
                        <ID>15, 14, 10, 0, 4</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR21</name>
                        <description>Performance Monitors Event Count Register 21</description>
                        <ID>15, 14, 10, 0, 5</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR22</name>
                        <description>Performance Monitors Event Count Register 22</description>
                        <ID>15, 14, 10, 0, 6</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR23</name>
                        <description>Performance Monitors Event Count Register 23</description>
                        <ID>15, 14, 10, 0, 7</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR24</name>
                        <description>Performance Monitors Event Count Register 24</description>
                        <ID>15, 14, 11, 0, 0</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR25</name>
                        <description>Performance Monitors Event Count Register 25</description>
                        <ID>15, 14, 11, 0, 1</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR26</name>
                        <description>Performance Monitors Event Count Register 26</description>
                        <ID>15, 14, 11, 0, 2</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR27</name>
                        <description>Performance Monitors Event Count Register 27</description>
                        <ID>15, 14, 11, 0, 3</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR28</name>
                        <description>Performance Monitors Event Count Register 28</description>
                        <ID>15, 14, 11, 0, 4</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR29</name>
                        <description>Performance Monitors Event Count Register 29</description>
                        <ID>15, 14, 11, 0, 5</ID>
                      </register>
                      <register>
                        <name>PMEVCNTR30</name>
                        <description>Performance Monitors Event Count Register 30</description>
                        <ID>15, 14, 11, 0, 6</ID>
                      </register>
                    </registers>
                  </group>
                  <group>
                    <name>PMEVTYPER</name>
                    <description>Performance Monitors Event Type Registers</description>
                    <registers>
                      <register>
                        <name>PMEVTYPER0</name>
                        <description>Performance Monitors Event Type Register 0</description>
                        <ID>15, 14, 12, 0, 0</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER1</name>
                        <description>Performance Monitors Event Type Register 1</description>
                        <ID>15, 14, 12, 0, 1</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER2</name>
                        <description>Performance Monitors Event Type Register 2</description>
                        <ID>15, 14, 12, 0, 2</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER3</name>
                        <description>Performance Monitors Event Type Register 3</description>
                        <ID>15, 14, 12, 0, 3</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER4</name>
                        <description>Performance Monitors Event Type Register 4</description>
                        <ID>15, 14, 12, 0, 4</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER5</name>
                        <description>Performance Monitors Event Type Register 5</description>
                        <ID>15, 14, 12, 0, 5</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER6</name>
                        <description>Performance Monitors Event Type Register 6</description>
                        <ID>15, 14, 12, 0, 6</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER7</name>
                        <description>Performance Monitors Event Type Register 7</description>
                        <ID>15, 14, 12, 0, 7</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER8</name>
                        <description>Performance Monitors Event Type Register 8</description>
                        <ID>15, 14, 13, 0, 0</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER9</name>
                        <description>Performance Monitors Event Type Register 9</description>
                        <ID>15, 14, 13, 0, 1</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER10</name>
                        <description>Performance Monitors Event Type Register 10</description>
                        <ID>15, 14, 13, 0, 2</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER11</name>
                        <description>Performance Monitors Event Type Register 11</description>
                        <ID>15, 14, 13, 0, 3</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER12</name>
                        <description>Performance Monitors Event Type Register 12</description>
                        <ID>15, 14, 13, 0, 4</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER13</name>
                        <description>Performance Monitors Event Type Register 13</description>
                        <ID>15, 14, 13, 0, 5</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER14</name>
                        <description>Performance Monitors Event Type Register 14</description>
                        <ID>15, 14, 13, 0, 6</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER15</name>
                        <description>Performance Monitors Event Type Register 15</description>
                        <ID>15, 14, 13, 0, 7</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER16</name>
                        <description>Performance Monitors Event Type Register 16</description>
                        <ID>15, 14, 14, 0, 0</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER17</name>
                        <description>Performance Monitors Event Type Register 17</description>
                        <ID>15, 14, 14, 0, 1</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER18</name>
                        <description>Performance Monitors Event Type Register 18</description>
                        <ID>15, 14, 14, 0, 2</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER19</name>
                        <description>Performance Monitors Event Type Register 19</description>
                        <ID>15, 14, 14, 0, 3</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER20</name>
                        <description>Performance Monitors Event Type Register 20</description>
                        <ID>15, 14, 14, 0, 4</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER21</name>
                        <description>Performance Monitors Event Type Register 21</description>
                        <ID>15, 14, 14, 0, 5</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER22</name>
                        <description>Performance Monitors Event Type Register 22</description>
                        <ID>15, 14, 14, 0, 6</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER23</name>
                        <description>Performance Monitors Event Type Register 23</description>
                        <ID>15, 14, 14, 0, 7</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER24</name>
                        <description>Performance Monitors Event Type Register 24</description>
                        <ID>15, 14, 15, 0, 0</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER25</name>
                        <description>Performance Monitors Event Type Register 25</description>
                        <ID>15, 14, 15, 0, 1</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER26</name>
                        <description>Performance Monitors Event Type Register 26</description>
                        <ID>15, 14, 15, 0, 2</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER27</name>
                        <description>Performance Monitors Event Type Register 27</description>
                        <ID>15, 14, 15, 0, 3</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER28</name>
                        <description>Performance Monitors Event Type Register 28</description>
                        <ID>15, 14, 15, 0, 4</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER29</name>
                        <description>Performance Monitors Event Type Register 29</description>
                        <ID>15, 14, 15, 0, 5</ID>
                      </register>
                      <register>
                        <name>PMEVTYPER30</name>
                        <description>Performance Monitors Event Type Register 30</description>
                        <ID>15, 14, 15, 0, 6</ID>
                      </register>
                    </registers>
                  </group>
                </groups>
              </group>
              <group>
                <name>Reset</name>
                <description>Reset functional group</description>
                <registers>
                  <register>
                    <name>HRMR</name>
                    <description>Hyp Reset Management Register</description>
                    <ID>15, 12, 0, 4, 2</ID>
                  </register>
                  <register>
                    <name>RMR</name>
                    <description>Reset Management Register</description>
                    <ID>15, 12, 0, 0, 2</ID>
                  </register>
                  <register>
                    <name>RVBAR</name>
                    <description>Reset Vector Base Address Register</description>
                    <ID>15, 12, 0, 0, 1</ID>
                  </register>
                </registers>
              </group>
              <group>
                <name>Thread</name>
                <description>Thread functional group</description>
                <registers>
                  <register>
                    <name>HTPIDR</name>
                    <description>Hyp Software Thread ID Register</description>
                    <ID>15, 13, 0, 4, 2</ID>
                  </register>
                  <register>
                    <name>TPIDRPRW</name>
                    <description>PL1 Software Thread ID Register</description>
                    <ID>15, 13, 0, 0, 4</ID>
                  </register>
                  <register>
                    <name>TPIDRURO</name>
                    <description>PL0 Read-Only Software Thread ID Register</description>
                    <ID>15, 13, 0, 0, 3</ID>
                  </register>
                  <register>
                    <name>TPIDRURW</name>
                    <description>PL0 Read/Write Software Thread ID Register</description>
                    <ID>15, 13, 0, 0, 2</ID>
                  </register>
                </registers>
              </group>
              <group>
                <name>IMP DEF</name>
                <description>IMP DEF functional group</description>
                <registers>
                  <register>
                    <name>ACTLR</name>
                    <description>Auxiliary Control Register</description>
                    <ID>15, 1, 0, 0, 1</ID>
                  </register>
                  <register>
                    <name>ACTLR2</name>
                    <description>Auxiliary Control Register 2</description>
                    <ID>15, 1, 0, 0, 3</ID>
                  </register>
                  <register>
                    <name>ADFSR</name>
                    <description>Auxiliary Data Fault Status Register</description>
                    <ID>15, 5, 1, 0, 0</ID>
                  </register>
                  <register>
                    <name>AIDR</name>
                    <description>Auxiliary ID Register</description>
                    <ID>15, 0, 0, 1, 7</ID>
                  </register>
                  <register>
                    <name>AIFSR</name>
                    <description>Auxiliary Instruction Fault Status Register</description>
                    <ID>15, 5, 1, 0, 1</ID>
                  </register>
                  <register>
                    <name>AMAIR0</name>
                    <description>Auxiliary Memory Attribute Indirection Register 0</description>
                    <ID>15, 10, 3, 0, 0</ID>
                  </register>
                  <register>
                    <name>AMAIR1</name>
                    <description>Auxiliary Memory Attribute Indirection Register 1</description>
                    <ID>15, 10, 3, 0, 1</ID>
                  </register>
                  <register>
                    <name>HACTLR</name>
                    <description>Hyp Auxiliary Control Register</description>
                    <ID>15, 1, 0, 4, 1</ID>
                  </register>
                  <register>
                    <name>HACTLR2</name>
                    <description>Hyp Auxiliary Control Register 2</description>
                    <ID>15, 1, 0, 4, 3</ID>
                  </register>
                  <register>
                    <name>HADFSR</name>
                    <description>Hyp Auxiliary Data Fault Status Register</description>
                    <ID>15, 5, 1, 4, 0</ID>
                  </register>
                  <register>
                    <name>HAIFSR</name>
                    <description>Hyp Auxiliary Instruction Fault Status Register</description>
                    <ID>15, 5, 1, 4, 1</ID>
                  </register>
                  <register>
                    <name>HAMAIR0</name>
                    <description>Hyp Auxiliary Memory Attribute Indirection Register 0</description>
                    <ID>15, 10, 3, 4, 0</ID>
                  </register>
                  <register>
                    <name>HAMAIR1</name>
                    <description>Hyp Auxiliary Memory Attribute Indirection Register 1</description>
                    <ID>15, 10, 3, 4, 1</ID>
                  </register>
                </registers>
              </group>
              <group>
                <name>Timer</name>
                <description>Timer functional group</description>
                <registers>
                  <register>
                    <name>CNTFRQ</name>
                    <description>Counter-timer Frequency register</description>
                    <ID>15, 14, 0, 0, 0</ID>
                  </register>
                  <register>
                    <name>CNTHP_CTL</name>
                    <description>Counter-timer Hyp Physical Timer Control register</description>
                    <ID>15, 14, 2, 4, 1</ID>
                  </register>
                  <register>
                    <name>CNTKCTL</name>
                    <description>Counter-timer Kernel Control register</description>
                    <ID>15, 14, 1, 0, 0</ID>
                  </register>
                  <register>
                    <name>CNTPCT</name>
                    <description>Counter-timer Physical Count register</description>
                    <size>64</size>
                    <ID>15, 255, 14, 0, 0</ID>
                  </register>
                  <register>
                    <name>CNTP_CTL</name>
                    <description>Counter-timer Physical Timer Control register</description>
                    <ID>15, 14, 2, 0, 1</ID>
                  </register>
                  <register>
                    <name>CNTP_CVAL</name>
                    <description>Counter-timer Physical Timer CompareValue register</description>
                    <size>64</size>
                    <ID>15, 255, 14, 2, 0</ID>
                  </register>
                  <register>
                    <name>CNTP_TVAL</name>
                    <description>Counter-timer Physical Timer TimerValue register</description>
                    <ID>15, 14, 2, 0, 0</ID>
                  </register>
                  <register>
                    <name>CNTVCT</name>
                    <description>Counter-timer Virtual Count register</description>
                    <size>64</size>
                    <ID>15, 255, 14, 1, 0</ID>
                  </register>
                  <register>
                    <name>CNTV_CTL</name>
                    <description>Counter-timer Virtual Timer Control register</description>
                    <ID>15, 14, 3, 0, 1</ID>
                  </register>
                  <register>
                    <name>CNTV_CVAL</name>
                    <description>Counter-timer Virtual Timer CompareValue register</description>
                    <size>64</size>
                    <ID>15, 255, 14, 3, 0</ID>
                  </register>
                  <register>
                    <name>CNTV_TVAL</name>
                    <description>Counter-timer Virtual Timer TimerValue register</description>
                    <ID>15, 14, 3, 0, 0</ID>
                  </register>
                </registers>
              </group>
              <group>
                <name>Virt</name>
                <description>Virt functional group</description>
                <registers>
                  <register>
                    <name>CNTHCTL</name>
                    <description>Counter-timer Hyp Control register</description>
                    <ID>15, 14, 1, 4, 0</ID>
                  </register>
                  <register>
                    <name>CNTHP_CVAL</name>
                    <description>Counter-timer Hyp Physical CompareValue register</description>
                    <size>64</size>
                    <ID>15, 255, 14, 6, 0</ID>
                  </register>
                  <register>
                    <name>CNTHP_TVAL</name>
                    <description>Counter-timer Hyp Physical Timer TimerValue register</description>
                    <ID>15, 14, 2, 4, 0</ID>
                  </register>
                  <register>
                    <name>CNTVOFF</name>
                    <description>Counter-timer Virtual Offset register</description>
                    <size>64</size>
                    <ID>15, 255, 14, 4, 0</ID>
                  </register>
                  <register>
                    <name>HACR</name>
                    <description>Hyp Auxiliary Configuration Register</description>
                    <ID>15, 1, 1, 4, 7</ID>
                  </register>
                  <register>
                    <name>HACTLR</name>
                    <description>Hyp Auxiliary Control Register</description>
                    <ID>15, 1, 0, 4, 1</ID>
                  </register>
                  <register>
                    <name>HACTLR2</name>
                    <description>Hyp Auxiliary Control Register 2</description>
                    <ID>15, 1, 0, 4, 3</ID>
                  </register>
                  <register>
                    <name>HADFSR</name>
                    <description>Hyp Auxiliary Data Fault Status Register</description>
                    <ID>15, 5, 1, 4, 0</ID>
                  </register>
                  <register>
                    <name>HAIFSR</name>
                    <description>Hyp Auxiliary Instruction Fault Status Register</description>
                    <ID>15, 5, 1, 4, 1</ID>
                  </register>
                  <register>
                    <name>HAMAIR0</name>
                    <description>Hyp Auxiliary Memory Attribute Indirection Register 0</description>
                    <ID>15, 10, 3, 4, 0</ID>
                  </register>
                  <register>
                    <name>HAMAIR1</name>
                    <description>Hyp Auxiliary Memory Attribute Indirection Register 1</description>
                    <ID>15, 10, 3, 4, 1</ID>
                  </register>
                  <register>
                    <name>HCPTR</name>
                    <description>Hyp Architectural Feature Trap Register</description>
                    <ID>15, 1, 1, 4, 2</ID>
                  </register>
                  <register>
                    <name>HCR</name>
                    <description>Hyp Configuration Register</description>
                    <ID>15, 1, 1, 4, 0</ID>
                  </register>
                  <register>
                    <name>HCR2</name>
                    <description>Hyp Configuration Register 2</description>
                    <ID>15, 1, 1, 4, 4</ID>
                  </register>
                  <register>
                    <name>HDCR</name>
                    <description>Hyp Debug Control Register</description>
                    <ID>15, 1, 1, 4, 1</ID>
                  </register>
                  <register>
                    <name>HDFAR</name>
                    <description>Hyp Data Fault Address Register</description>
                    <ID>15, 6, 0, 4, 0</ID>
                  </register>
                  <register>
                    <name>HIFAR</name>
                    <description>Hyp Instruction Fault Address Register</description>
                    <ID>15, 6, 0, 4, 2</ID>
                  </register>
                  <register>
                    <name>HMAIR0</name>
                    <description>Hyp Memory Attribute Indirection Register 0</description>
                    <ID>15, 10, 2, 4, 0</ID>
                  </register>
                  <register>
                    <name>HMAIR1</name>
                    <description>Hyp Memory Attribute Indirection Register 1</description>
                    <ID>15, 10, 2, 4, 1</ID>
                  </register>
                  <register>
                    <name>HPFAR</name>
                    <description>Hyp IPA Fault Address Register</description>
                    <ID>15, 6, 0, 4, 4</ID>
                  </register>
                  <register>
                    <name>HRMR</name>
                    <description>Hyp Reset Management Register</description>
                    <ID>15, 12, 0, 4, 2</ID>
                  </register>
                  <register>
                    <name>HSCTLR</name>
                    <description>Hyp System Control Register</description>
                    <ID>15, 1, 0, 4, 0</ID>
                  </register>
                  <register>
                    <name>HSR</name>
                    <description>Hyp Syndrome Register</description>
                    <ID>15, 5, 2, 4, 0</ID>
                  </register>
                  <register>
                    <name>HSTR</name>
                    <description>Hyp System Trap Register</description>
                    <ID>15, 1, 1, 4, 3</ID>
                  </register>
                  <register>
                    <name>HTPIDR</name>
                    <description>Hyp Software Thread ID Register</description>
                    <ID>15, 13, 0, 4, 2</ID>
                  </register>
                  <register>
                    <name>HVBAR</name>
                    <description>Hyp Vector Base Address Register</description>
                    <ID>15, 12, 0, 4, 0</ID>
                  </register>
                  <register>
                    <name>VMPIDR</name>
                    <description>Virtualization Multiprocessor ID Register</description>
                    <ID>15, 0, 0, 4, 5</ID>
                  </register>
                  <register>
                    <name>VPIDR</name>
                    <description>Virtualization Processor ID Register</description>
                    <ID>15, 0, 0, 4, 0</ID>
                  </register>
                  <register>
                    <name>VSCTLR</name>
                    <description>Virtualization System Control register</description>
                    <ID>15,  2,  0,  4,  0    </ID>
                    <access>read-write</access>
                    <resetValue>0x0</resetValue>
                    <size>32</size>
                    <fields>
                      <field>
                        <name>VMID</name>
                        <description>Virtual Machine ID</description>
                        <bitOffset>16</bitOffset>
                        <bitWidth>8</bitWidth>
                        <access>read-write</access>
                      </field>
                      <field>
                        <name>S2NIE</name>
                        <description>EL2-controlled Normal Interrupt Enable</description>
                        <bitOffset>2</bitOffset>
                        <bitWidth>1</bitWidth>
                        <enumeratedValues>
                          <enumeratedValue>
                            <name>disabled</name>
                            <description>disabled</description>
                            <value>0</value>
                          </enumeratedValue>
                          <enumeratedValue>
                            <name>enabled</name>
                            <description>enabled</description>
                            <value>1</value>
                          </enumeratedValue>
                        </enumeratedValues>
                      </field>
                      <field>
                        <name>S2DMAD</name>
                        <description>EL2-controlled Device Multiple Access Disable</description>
                        <bitOffset>1</bitOffset>
                        <bitWidth>1</bitWidth>
                        <enumeratedValues>
                          <enumeratedValue>
                            <name>disabled</name>
                            <description>disabled</description>
                            <value>0</value>
                          </enumeratedValue>
                          <enumeratedValue>
                            <name>enabled</name>
                            <description>enabled</description>
                            <value>1</value>
                          </enumeratedValue>
                        </enumeratedValues>
                      </field>
                      <field>
                        <name>MSA</name>
                        <description>Reserved</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>1</bitWidth>
                      </field>
                    </fields>
                  </register>
                </registers>
              </group>
              <group>
                <name>Secure</name>
                <description>Secure functional group</description>
                <registers>
                  <register>
                    <name>MVBAR</name>
                    <description>Monitor Vector Base Address Register</description>
                    <ID>15, 12, 0, 0, 1</ID>
                  </register>
                  <register>
                    <name>NSACR</name>
                    <description>Non-Secure Access Control Register</description>
                    <ID>15, 1, 1, 0, 2</ID>
                  </register>
                </registers>
              </group>
              <group>
                <name>Legacy</name>
                <description>Legacy functional group</description>
                <registers>
                  <register>
                    <name>FCSEIDR</name>
                    <description>FCSE Process ID register</description>
                    <ID>15, 13, 0, 0, 0</ID>
                  </register>
                </registers>
              </group>
              <group>
                <name>MPU</name>
                <description>MPU functional group</description>
                <registers>
                  <register>
                    <name>HMPUIR</name>
                    <description>Hypervisor MPU Type Register</description>
                    <ID>15, 0, 0, 4, 4</ID>
                  </register>
                  <register>
                    <name>HPRBAR</name>
                    <description>Hypervisor Protection Region Base Address Register</description>
                    <ID>15, 6, 3, 4, 0</ID>
                  </register>
                  <register>
                    <name>HPRENR</name>
                    <description>Hypervisor Protection Region Enable Register</description>
                    <ID>15, 6, 1, 4, 1</ID>
                  </register>
                  <register>
                    <name>HPRLAR</name>
                    <description>Hypervisor Protection Region Limit Address Register</description>
                    <ID>15, 6, 3, 4, 1</ID>
                  </register>
                  <register>
                    <name>HPRSELR</name>
                    <description>Hypervisor Protection Region Selector Register</description>
                    <ID>15, 6, 2, 4, 1</ID>
                  </register>
                  <register>
                    <name>MPUIR</name>
                    <description>MPU Type register</description>
                    <ID>15, 0, 0, 0, 4</ID>
                  </register>
                  <register>
                    <name>PRBAR</name>
                    <description>Protection Region Base Address Register</description>
                    <ID>15, 6, 3, 0, 0</ID>
                  </register>
                  <register>
                    <name>PRLAR</name>
                    <description>Protection Region Limit Address Register</description>
                    <ID>15, 6, 3, 0, 1</ID>
                  </register>
                  <register>
                    <name>PRSELR</name>
                    <description>Protection Region Selector Register</description>
                    <ID>15, 6, 2, 0, 1</ID>
                  </register>
                </registers>
                <groups>
                  <group>
                    <name>HPRBARn</name>
                    <description>Hypervisor Protection Region Base Address Registers</description>
                    <registers>
                      <register>
                        <name>HPRBAR0</name>
                        <description>Hypervisor Protection Region Base Address Register 0</description>
                        <ID>15, 6, 8, 4, 0</ID>
                      </register>
                      <register>
                        <name>HPRBAR1</name>
                        <description>Hypervisor Protection Region Base Address Register 1</description>
                        <ID>15, 6, 8, 4, 4</ID>
                      </register>
                      <register>
                        <name>HPRBAR2</name>
                        <description>Hypervisor Protection Region Base Address Register 2</description>
                        <ID>15, 6, 9, 4, 0</ID>
                      </register>
                      <register>
                        <name>HPRBAR3</name>
                        <description>Hypervisor Protection Region Base Address Register 3</description>
                        <ID>15, 6, 9, 4, 4</ID>
                      </register>
                      <register>
                        <name>HPRBAR4</name>
                        <description>Hypervisor Protection Region Base Address Register 4</description>
                        <ID>15, 6, 10, 4, 0</ID>
                      </register>
                      <register>
                        <name>HPRBAR5</name>
                        <description>Hypervisor Protection Region Base Address Register 5</description>
                        <ID>15, 6, 10, 4, 4</ID>
                      </register>
                      <register>
                        <name>HPRBAR6</name>
                        <description>Hypervisor Protection Region Base Address Register 6</description>
                        <ID>15, 6, 11, 4, 0</ID>
                      </register>
                      <register>
                        <name>HPRBAR7</name>
                        <description>Hypervisor Protection Region Base Address Register 7</description>
                        <ID>15, 6, 11, 4, 4</ID>
                      </register>
                      <register>
                        <name>HPRBAR8</name>
                        <description>Hypervisor Protection Region Base Address Register 8</description>
                        <ID>15, 6, 12, 4, 0</ID>
                      </register>
                      <register>
                        <name>HPRBAR9</name>
                        <description>Hypervisor Protection Region Base Address Register 9</description>
                        <ID>15, 6, 12, 4, 4</ID>
                      </register>
                      <register>
                        <name>HPRBAR10</name>
                        <description>Hypervisor Protection Region Base Address Register 10</description>
                        <ID>15, 6, 13, 4, 0</ID>
                      </register>
                      <register>
                        <name>HPRBAR11</name>
                        <description>Hypervisor Protection Region Base Address Register 11</description>
                        <ID>15, 6, 13, 4, 4</ID>
                      </register>
                      <register>
                        <name>HPRBAR12</name>
                        <description>Hypervisor Protection Region Base Address Register 12</description>
                        <ID>15, 6, 14, 4, 0</ID>
                      </register>
                      <register>
                        <name>HPRBAR13</name>
                        <description>Hypervisor Protection Region Base Address Register 13</description>
                        <ID>15, 6, 14, 4, 4</ID>
                      </register>
                      <register>
                        <name>HPRBAR14</name>
                        <description>Hypervisor Protection Region Base Address Register 14</description>
                        <ID>15, 6, 15, 4, 0</ID>
                      </register>
                      <register>
                        <name>HPRBAR15</name>
                        <description>Hypervisor Protection Region Base Address Register 15</description>
                        <ID>15, 6, 15, 4, 4</ID>
                      </register>
                      <register>
                        <name>HPRBAR16</name>
                        <description>Hypervisor Protection Region Base Address Register 16</description>
                        <ID>15, 6, 8, 5, 0</ID>
                      </register>
                      <register>
                        <name>HPRBAR17</name>
                        <description>Hypervisor Protection Region Base Address Register 17</description>
                        <ID>15, 6, 8, 5, 4</ID>
                      </register>
                      <register>
                        <name>HPRBAR18</name>
                        <description>Hypervisor Protection Region Base Address Register 18</description>
                        <ID>15, 6, 9, 5, 0</ID>
                      </register>
                      <register>
                        <name>HPRBAR19</name>
                        <description>Hypervisor Protection Region Base Address Register 19</description>
                        <ID>15, 6, 9, 5, 4</ID>
                      </register>
                      <register>
                        <name>HPRBAR20</name>
                        <description>Hypervisor Protection Region Base Address Register 20</description>
                        <ID>15, 6, 10, 5, 0</ID>
                      </register>
                      <register>
                        <name>HPRBAR21</name>
                        <description>Hypervisor Protection Region Base Address Register 21</description>
                        <ID>15, 6, 10, 5, 4</ID>
                      </register>
                      <register>
                        <name>HPRBAR22</name>
                        <description>Hypervisor Protection Region Base Address Register 22</description>
                        <ID>15, 6, 11, 5, 0</ID>
                      </register>
                      <register>
                        <name>HPRBAR23</name>
                        <description>Hypervisor Protection Region Base Address Register 23</description>
                        <ID>15, 6, 11, 5, 4</ID>
                      </register>
                      <register>
                        <name>HPRBAR24</name>
                        <description>Hypervisor Protection Region Base Address Register 24</description>
                        <ID>15, 6, 12, 5, 0</ID>
                      </register>
                      <register>
                        <name>HPRBAR25</name>
                        <description>Hypervisor Protection Region Base Address Register 25</description>
                        <ID>15, 6, 12, 5, 4</ID>
                      </register>
                      <register>
                        <name>HPRBAR26</name>
                        <description>Hypervisor Protection Region Base Address Register 26</description>
                        <ID>15, 6, 13, 5, 0</ID>
                      </register>
                      <register>
                        <name>HPRBAR27</name>
                        <description>Hypervisor Protection Region Base Address Register 27</description>
                        <ID>15, 6, 13, 5, 4</ID>
                      </register>
                      <register>
                        <name>HPRBAR28</name>
                        <description>Hypervisor Protection Region Base Address Register 28</description>
                        <ID>15, 6, 14, 5, 0</ID>
                      </register>
                      <register>
                        <name>HPRBAR29</name>
                        <description>Hypervisor Protection Region Base Address Register 29</description>
                        <ID>15, 6, 14, 5, 4</ID>
                      </register>
                      <register>
                        <name>HPRBAR30</name>
                        <description>Hypervisor Protection Region Base Address Register 30</description>
                        <ID>15, 6, 15, 5, 0</ID>
                      </register>
                    </registers>
                  </group>
                  <group>
                    <name>HPRLARn</name>
                    <description>Hypervisor Protection Region Limit Address Registers</description>
                    <registers>
                      <register>
                        <name>HPRLAR0</name>
                        <description>Hypervisor Protection Region Limit Address Register 0</description>
                        <ID>15, 6, 8, 4, 1</ID>
                      </register>
                      <register>
                        <name>HPRLAR1</name>
                        <description>Hypervisor Protection Region Limit Address Register 1</description>
                        <ID>15, 6, 8, 4, 5</ID>
                      </register>
                      <register>
                        <name>HPRLAR2</name>
                        <description>Hypervisor Protection Region Limit Address Register 2</description>
                        <ID>15, 6, 9, 4, 1</ID>
                      </register>
                      <register>
                        <name>HPRLAR3</name>
                        <description>Hypervisor Protection Region Limit Address Register 3</description>
                        <ID>15, 6, 9, 4, 5</ID>
                      </register>
                      <register>
                        <name>HPRLAR4</name>
                        <description>Hypervisor Protection Region Limit Address Register 4</description>
                        <ID>15, 6, 10, 4, 1</ID>
                      </register>
                      <register>
                        <name>HPRLAR5</name>
                        <description>Hypervisor Protection Region Limit Address Register 5</description>
                        <ID>15, 6, 10, 4, 5</ID>
                      </register>
                      <register>
                        <name>HPRLAR6</name>
                        <description>Hypervisor Protection Region Limit Address Register 6</description>
                        <ID>15, 6, 11, 4, 1</ID>
                      </register>
                      <register>
                        <name>HPRLAR7</name>
                        <description>Hypervisor Protection Region Limit Address Register 7</description>
                        <ID>15, 6, 11, 4, 5</ID>
                      </register>
                      <register>
                        <name>HPRLAR8</name>
                        <description>Hypervisor Protection Region Limit Address Register 8</description>
                        <ID>15, 6, 12, 4, 1</ID>
                      </register>
                      <register>
                        <name>HPRLAR9</name>
                        <description>Hypervisor Protection Region Limit Address Register 9</description>
                        <ID>15, 6, 12, 4, 5</ID>
                      </register>
                      <register>
                        <name>HPRLAR10</name>
                        <description>Hypervisor Protection Region Limit Address Register 10</description>
                        <ID>15, 6, 13, 4, 1</ID>
                      </register>
                      <register>
                        <name>HPRLAR11</name>
                        <description>Hypervisor Protection Region Limit Address Register 11</description>
                        <ID>15, 6, 13, 4, 5</ID>
                      </register>
                      <register>
                        <name>HPRLAR12</name>
                        <description>Hypervisor Protection Region Limit Address Register 12</description>
                        <ID>15, 6, 14, 4, 1</ID>
                      </register>
                      <register>
                        <name>HPRLAR13</name>
                        <description>Hypervisor Protection Region Limit Address Register 13</description>
                        <ID>15, 6, 14, 4, 5</ID>
                      </register>
                      <register>
                        <name>HPRLAR14</name>
                        <description>Hypervisor Protection Region Limit Address Register 14</description>
                        <ID>15, 6, 15, 4, 1</ID>
                      </register>
                      <register>
                        <name>HPRLAR15</name>
                        <description>Hypervisor Protection Region Limit Address Register 15</description>
                        <ID>15, 6, 15, 4, 5</ID>
                      </register>
                      <register>
                        <name>HPRLAR16</name>
                        <description>Hypervisor Protection Region Limit Address Register 16</description>
                        <ID>15, 6, 8, 5, 1</ID>
                      </register>
                      <register>
                        <name>HPRLAR17</name>
                        <description>Hypervisor Protection Region Limit Address Register 17</description>
                        <ID>15, 6, 8, 5, 5</ID>
                      </register>
                      <register>
                        <name>HPRLAR18</name>
                        <description>Hypervisor Protection Region Limit Address Register 18</description>
                        <ID>15, 6, 9, 5, 1</ID>
                      </register>
                      <register>
                        <name>HPRLAR19</name>
                        <description>Hypervisor Protection Region Limit Address Register 19</description>
                        <ID>15, 6, 9, 5, 5</ID>
                      </register>
                      <register>
                        <name>HPRLAR20</name>
                        <description>Hypervisor Protection Region Limit Address Register 20</description>
                        <ID>15, 6, 10, 5, 1</ID>
                      </register>
                      <register>
                        <name>HPRLAR21</name>
                        <description>Hypervisor Protection Region Limit Address Register 21</description>
                        <ID>15, 6, 10, 5, 5</ID>
                      </register>
                      <register>
                        <name>HPRLAR22</name>
                        <description>Hypervisor Protection Region Limit Address Register 22</description>
                        <ID>15, 6, 11, 5, 1</ID>
                      </register>
                      <register>
                        <name>HPRLAR23</name>
                        <description>Hypervisor Protection Region Limit Address Register 23</description>
                        <ID>15, 6, 11, 5, 5</ID>
                      </register>
                      <register>
                        <name>HPRLAR24</name>
                        <description>Hypervisor Protection Region Limit Address Register 24</description>
                        <ID>15, 6, 12, 5, 1</ID>
                      </register>
                      <register>
                        <name>HPRLAR25</name>
                        <description>Hypervisor Protection Region Limit Address Register 25</description>
                        <ID>15, 6, 12, 5, 5</ID>
                      </register>
                      <register>
                        <name>HPRLAR26</name>
                        <description>Hypervisor Protection Region Limit Address Register 26</description>
                        <ID>15, 6, 13, 5, 1</ID>
                      </register>
                      <register>
                        <name>HPRLAR27</name>
                        <description>Hypervisor Protection Region Limit Address Register 27</description>
                        <ID>15, 6, 13, 5, 5</ID>
                      </register>
                      <register>
                        <name>HPRLAR28</name>
                        <description>Hypervisor Protection Region Limit Address Register 28</description>
                        <ID>15, 6, 14, 5, 1</ID>
                      </register>
                      <register>
                        <name>HPRLAR29</name>
                        <description>Hypervisor Protection Region Limit Address Register 29</description>
                        <ID>15, 6, 14, 5, 5</ID>
                      </register>
                      <register>
                        <name>HPRLAR30</name>
                        <description>Hypervisor Protection Region Limit Address Register 30</description>
                        <ID>15, 6, 15, 5, 1</ID>
                      </register>
                    </registers>
                  </group>
                  <group>
                    <name>PRBARn</name>
                    <description>Protection Region Base Address Registers</description>
                    <registers>
                      <register>
                        <name>PRBAR0</name>
                        <description>Protection Region Base Address Register 0</description>
                        <ID>15, 8, 6, 0, 0</ID>
                      </register>
                      <register>
                        <name>PRBAR1</name>
                        <description>Protection Region Base Address Register 1</description>
                        <ID>15, 8, 6, 0, 4</ID>
                      </register>
                      <register>
                        <name>PRBAR2</name>
                        <description>Protection Region Base Address Register 2</description>
                        <ID>15, 9, 6, 0, 0</ID>
                      </register>
                      <register>
                        <name>PRBAR3</name>
                        <description>Protection Region Base Address Register 3</description>
                        <ID>15, 9, 6, 0, 4</ID>
                      </register>
                      <register>
                        <name>PRBAR4</name>
                        <description>Protection Region Base Address Register 4</description>
                        <ID>15, 10, 6, 0, 0</ID>
                      </register>
                      <register>
                        <name>PRBAR5</name>
                        <description>Protection Region Base Address Register 5</description>
                        <ID>15, 10, 6, 0, 4</ID>
                      </register>
                      <register>
                        <name>PRBAR6</name>
                        <description>Protection Region Base Address Register 6</description>
                        <ID>15, 11, 6, 0, 0</ID>
                      </register>
                      <register>
                        <name>PRBAR7</name>
                        <description>Protection Region Base Address Register 7</description>
                        <ID>15, 11, 6, 0, 4</ID>
                      </register>
                      <register>
                        <name>PRBAR8</name>
                        <description>Protection Region Base Address Register 8</description>
                        <ID>15, 12, 6, 0, 0</ID>
                      </register>
                      <register>
                        <name>PRBAR9</name>
                        <description>Protection Region Base Address Register 9</description>
                        <ID>15, 12, 6, 0, 4</ID>
                      </register>
                      <register>
                        <name>PRBAR10</name>
                        <description>Protection Region Base Address Register 10</description>
                        <ID>15, 13, 6, 0, 0</ID>
                      </register>
                      <register>
                        <name>PRBAR11</name>
                        <description>Protection Region Base Address Register 11</description>
                        <ID>15, 13, 6, 0, 4</ID>
                      </register>
                      <register>
                        <name>PRBAR12</name>
                        <description>Protection Region Base Address Register 12</description>
                        <ID>15, 14, 6, 0, 0</ID>
                      </register>
                      <register>
                        <name>PRBAR13</name>
                        <description>Protection Region Base Address Register 13</description>
                        <ID>15, 14, 6, 0, 4</ID>
                      </register>
                      <register>
                        <name>PRBAR14</name>
                        <description>Protection Region Base Address Register 14</description>
                        <ID>15, 15, 6, 0, 0</ID>
                      </register>
                      <register>
                        <name>PRBAR15</name>
                        <description>Protection Region Base Address Register 15</description>
                        <ID>15, 15, 6, 0, 4</ID>
                      </register>
                      <register>
                        <name>PRBAR16</name>
                        <description>Protection Region Base Address Register 16</description>
                        <ID>15, 8, 6, 1, 0</ID>
                      </register>
                      <register>
                        <name>PRBAR17</name>
                        <description>Protection Region Base Address Register 17</description>
                        <ID>15, 8, 6, 1, 4</ID>
                      </register>
                      <register>
                        <name>PRBAR18</name>
                        <description>Protection Region Base Address Register 18</description>
                        <ID>15, 9, 6, 1, 0</ID>
                      </register>
                      <register>
                        <name>PRBAR19</name>
                        <description>Protection Region Base Address Register 19</description>
                        <ID>15, 9, 6, 1, 4</ID>
                      </register>
                      <register>
                        <name>PRBAR20</name>
                        <description>Protection Region Base Address Register 20</description>
                        <ID>15, 10, 6, 1, 0</ID>
                      </register>
                      <register>
                        <name>PRBAR21</name>
                        <description>Protection Region Base Address Register 21</description>
                        <ID>15, 10, 6, 1, 4</ID>
                      </register>
                      <register>
                        <name>PRBAR22</name>
                        <description>Protection Region Base Address Register 22</description>
                        <ID>15, 11, 6, 1, 0</ID>
                      </register>
                      <register>
                        <name>PRBAR23</name>
                        <description>Protection Region Base Address Register 23</description>
                        <ID>15, 11, 6, 1, 4</ID>
                      </register>
                      <register>
                        <name>PRBAR24</name>
                        <description>Protection Region Base Address Register 24</description>
                        <ID>15, 12, 6, 1, 0</ID>
                      </register>
                      <register>
                        <name>PRBAR25</name>
                        <description>Protection Region Base Address Register 25</description>
                        <ID>15, 12, 6, 1, 4</ID>
                      </register>
                      <register>
                        <name>PRBAR26</name>
                        <description>Protection Region Base Address Register 26</description>
                        <ID>15, 13, 6, 1, 0</ID>
                      </register>
                      <register>
                        <name>PRBAR27</name>
                        <description>Protection Region Base Address Register 27</description>
                        <ID>15, 13, 6, 1, 4</ID>
                      </register>
                      <register>
                        <name>PRBAR28</name>
                        <description>Protection Region Base Address Register 28</description>
                        <ID>15, 14, 6, 1, 0</ID>
                      </register>
                      <register>
                        <name>PRBAR29</name>
                        <description>Protection Region Base Address Register 29</description>
                        <ID>15, 14, 6, 1, 4</ID>
                      </register>
                      <register>
                        <name>PRBAR30</name>
                        <description>Protection Region Base Address Register 30</description>
                        <ID>15, 15, 6, 1, 0</ID>
                      </register>
                    </registers>
                  </group>
                  <group>
                    <name>PRLARn</name>
                    <description>Protection Region Limit Address Registers</description>
                    <registers>
                      <register>
                        <name>PRLAR0</name>
                        <description>Protection Region Limit Address Register 0</description>
                        <ID>15, 8, 6, 0, 1</ID>
                      </register>
                      <register>
                        <name>PRLAR1</name>
                        <description>Protection Region Limit Address Register 1</description>
                        <ID>15, 8, 6, 0, 5</ID>
                      </register>
                      <register>
                        <name>PRLAR2</name>
                        <description>Protection Region Limit Address Register 2</description>
                        <ID>15, 9, 6, 0, 1</ID>
                      </register>
                      <register>
                        <name>PRLAR3</name>
                        <description>Protection Region Limit Address Register 3</description>
                        <ID>15, 9, 6, 0, 5</ID>
                      </register>
                      <register>
                        <name>PRLAR4</name>
                        <description>Protection Region Limit Address Register 4</description>
                        <ID>15, 10, 6, 0, 1</ID>
                      </register>
                      <register>
                        <name>PRLAR5</name>
                        <description>Protection Region Limit Address Register 5</description>
                        <ID>15, 10, 6, 0, 5</ID>
                      </register>
                      <register>
                        <name>PRLAR6</name>
                        <description>Protection Region Limit Address Register 6</description>
                        <ID>15, 11, 6, 0, 1</ID>
                      </register>
                      <register>
                        <name>PRLAR7</name>
                        <description>Protection Region Limit Address Register 7</description>
                        <ID>15, 11, 6, 0, 5</ID>
                      </register>
                      <register>
                        <name>PRLAR8</name>
                        <description>Protection Region Limit Address Register 8</description>
                        <ID>15, 12, 6, 0, 1</ID>
                      </register>
                      <register>
                        <name>PRLAR9</name>
                        <description>Protection Region Limit Address Register 9</description>
                        <ID>15, 12, 6, 0, 5</ID>
                      </register>
                      <register>
                        <name>PRLAR10</name>
                        <description>Protection Region Limit Address Register 10</description>
                        <ID>15, 13, 6, 0, 1</ID>
                      </register>
                      <register>
                        <name>PRLAR11</name>
                        <description>Protection Region Limit Address Register 11</description>
                        <ID>15, 13, 6, 0, 5</ID>
                      </register>
                      <register>
                        <name>PRLAR12</name>
                        <description>Protection Region Limit Address Register 12</description>
                        <ID>15, 14, 6, 0, 1</ID>
                      </register>
                      <register>
                        <name>PRLAR13</name>
                        <description>Protection Region Limit Address Register 13</description>
                        <ID>15, 14, 6, 0, 5</ID>
                      </register>
                      <register>
                        <name>PRLAR14</name>
                        <description>Protection Region Limit Address Register 14</description>
                        <ID>15, 15, 6, 0, 1</ID>
                      </register>
                      <register>
                        <name>PRLAR15</name>
                        <description>Protection Region Limit Address Register 15</description>
                        <ID>15, 15, 6, 0, 5</ID>
                      </register>
                      <register>
                        <name>PRLAR16</name>
                        <description>Protection Region Limit Address Register 16</description>
                        <ID>15, 8, 6, 1, 1</ID>
                      </register>
                      <register>
                        <name>PRLAR17</name>
                        <description>Protection Region Limit Address Register 17</description>
                        <ID>15, 8, 6, 1, 5</ID>
                      </register>
                      <register>
                        <name>PRLAR18</name>
                        <description>Protection Region Limit Address Register 18</description>
                        <ID>15, 9, 6, 1, 1</ID>
                      </register>
                      <register>
                        <name>PRLAR19</name>
                        <description>Protection Region Limit Address Register 19</description>
                        <ID>15, 9, 6, 1, 5</ID>
                      </register>
                      <register>
                        <name>PRLAR20</name>
                        <description>Protection Region Limit Address Register 20</description>
                        <ID>15, 10, 6, 1, 1</ID>
                      </register>
                      <register>
                        <name>PRLAR21</name>
                        <description>Protection Region Limit Address Register 21</description>
                        <ID>15, 10, 6, 1, 5</ID>
                      </register>
                      <register>
                        <name>PRLAR22</name>
                        <description>Protection Region Limit Address Register 22</description>
                        <ID>15, 11, 6, 1, 1</ID>
                      </register>
                      <register>
                        <name>PRLAR23</name>
                        <description>Protection Region Limit Address Register 23</description>
                        <ID>15, 11, 6, 1, 5</ID>
                      </register>
                      <register>
                        <name>PRLAR24</name>
                        <description>Protection Region Limit Address Register 24</description>
                        <ID>15, 12, 6, 1, 1</ID>
                      </register>
                      <register>
                        <name>PRLAR25</name>
                        <description>Protection Region Limit Address Register 25</description>
                        <ID>15, 12, 6, 1, 5</ID>
                      </register>
                      <register>
                        <name>PRLAR26</name>
                        <description>Protection Region Limit Address Register 26</description>
                        <ID>15, 13, 6, 1, 1</ID>
                      </register>
                      <register>
                        <name>PRLAR27</name>
                        <description>Protection Region Limit Address Register 27</description>
                        <ID>15, 13, 6, 1, 5</ID>
                      </register>
                      <register>
                        <name>PRLAR28</name>
                        <description>Protection Region Limit Address Register 28</description>
                        <ID>15, 14, 6, 1, 1</ID>
                      </register>
                      <register>
                        <name>PRLAR29</name>
                        <description>Protection Region Limit Address Register 29</description>
                        <ID>15, 14, 6, 1, 5</ID>
                      </register>
                      <register>
                        <name>PRLAR30</name>
                        <description>Protection Region Limit Address Register 30</description>
                        <ID>15, 15, 6, 1, 1</ID>
                      </register>
                    </registers>
                  </group>
                </groups>
              </group>
            </groups>
          </group>
        </groups>
      </group>
    </groups>
  </cpu>
</device>

