--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Software\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.524ns.
--------------------------------------------------------------------------------
Slack:                  16.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.397ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.636 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.AQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    SLICE_X3Y21.C1       net (fanout=15)       1.957   M_state_q_FSM_FFd1
    SLICE_X3Y21.C        Tilo                  0.259   M_counter_q[2]
                                                       M_state_q<3>_inv1_INV_0
    SLICE_X3Y21.CE       net (fanout=1)        0.348   M_state_q<3>_inv
    SLICE_X3Y21.CLK      Tceck                 0.403   M_counter_q[2]
                                                       M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.397ns (1.092ns logic, 2.305ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  16.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.384ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.636 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.AQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    SLICE_X3Y21.C1       net (fanout=15)       1.957   M_state_q_FSM_FFd1
    SLICE_X3Y21.C        Tilo                  0.259   M_counter_q[2]
                                                       M_state_q<3>_inv1_INV_0
    SLICE_X3Y21.CE       net (fanout=1)        0.348   M_state_q<3>_inv
    SLICE_X3Y21.CLK      Tceck                 0.390   M_counter_q[2]
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (1.079ns logic, 2.305ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  16.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.359ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.636 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.AQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    SLICE_X3Y21.C1       net (fanout=15)       1.957   M_state_q_FSM_FFd1
    SLICE_X3Y21.C        Tilo                  0.259   M_counter_q[2]
                                                       M_state_q<3>_inv1_INV_0
    SLICE_X3Y21.CE       net (fanout=1)        0.348   M_state_q<3>_inv
    SLICE_X3Y21.CLK      Tceck                 0.365   M_counter_q[2]
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.359ns (1.054ns logic, 2.305ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  17.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.565ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.636 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.DQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    SLICE_X3Y21.B3       net (fanout=15)       1.762   M_state_q_FSM_FFd4
    SLICE_X3Y21.CLK      Tas                   0.373   M_counter_q[2]
                                                       Mmux__n008211
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.565ns (0.803ns logic, 1.762ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  17.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.561ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.636 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.CQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    SLICE_X3Y21.B4       net (fanout=15)       1.758   M_state_q_FSM_FFd3
    SLICE_X3Y21.CLK      Tas                   0.373   M_counter_q[2]
                                                       Mmux__n008211
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.561ns (0.803ns logic, 1.758ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  17.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.554ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.636 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.DQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    SLICE_X3Y21.A3       net (fanout=15)       1.751   M_state_q_FSM_FFd4
    SLICE_X3Y21.CLK      Tas                   0.373   M_counter_q[2]
                                                       Mmux__n008231
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (0.803ns logic, 1.751ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  17.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.507ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.636 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.CQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    SLICE_X3Y21.A4       net (fanout=15)       1.704   M_state_q_FSM_FFd3
    SLICE_X3Y21.CLK      Tas                   0.373   M_counter_q[2]
                                                       Mmux__n008231
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.507ns (0.803ns logic, 1.704ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  17.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4 (FF)
  Destination:          M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.445ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.636 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4 to M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.DQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    SLICE_X3Y21.A3       net (fanout=15)       1.751   M_state_q_FSM_FFd4
    SLICE_X3Y21.CLK      Tas                   0.264   M_counter_q[2]
                                                       Mmux__n008221
                                                       M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.445ns (0.694ns logic, 1.751ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  17.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.432ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.636 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.BQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2
    SLICE_X3Y21.A5       net (fanout=15)       1.629   M_state_q_FSM_FFd2
    SLICE_X3Y21.CLK      Tas                   0.373   M_counter_q[2]
                                                       Mmux__n008231
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.432ns (0.803ns logic, 1.629ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  17.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3 (FF)
  Destination:          M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.398ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.636 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3 to M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.CQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    SLICE_X3Y21.A4       net (fanout=15)       1.704   M_state_q_FSM_FFd3
    SLICE_X3Y21.CLK      Tas                   0.264   M_counter_q[2]
                                                       Mmux__n008221
                                                       M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.398ns (0.694ns logic, 1.704ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  17.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.368ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.636 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.BQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2
    SLICE_X3Y21.B6       net (fanout=15)       1.565   M_state_q_FSM_FFd2
    SLICE_X3Y21.CLK      Tas                   0.373   M_counter_q[2]
                                                       Mmux__n008211
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.368ns (0.803ns logic, 1.565ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  17.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.092ns (0.636 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.BQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2
    SLICE_X3Y21.A5       net (fanout=15)       1.629   M_state_q_FSM_FFd2
    SLICE_X3Y21.CLK      Tas                   0.264   M_counter_q[2]
                                                       Mmux__n008221
                                                       M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (0.694ns logic, 1.629ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  18.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.779ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.DQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    SLICE_X3Y2.C2        net (fanout=15)       0.976   M_state_q_FSM_FFd4
    SLICE_X3Y2.CLK       Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.803ns logic, 0.976ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  18.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.759ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AQ       Tcko                  0.430   M_counter_q[2]
                                                       M_counter_q_0
    SLICE_X3Y21.B2       net (fanout=3)        0.956   M_counter_q[0]
    SLICE_X3Y21.CLK      Tas                   0.373   M_counter_q[2]
                                                       Mmux__n008211
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      1.759ns (0.803ns logic, 0.956ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack:                  18.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.650ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AQ       Tcko                  0.430   M_counter_q[2]
                                                       M_counter_q_0
    SLICE_X3Y21.A1       net (fanout=3)        0.847   M_counter_q[0]
    SLICE_X3Y21.CLK      Tas                   0.373   M_counter_q[2]
                                                       Mmux__n008231
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      1.650ns (0.803ns logic, 0.847ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  18.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   M_counter_q[2]
                                                       M_counter_q_1
    SLICE_X3Y21.B1       net (fanout=3)        0.723   M_counter_q[1]
    SLICE_X3Y21.CLK      Tas                   0.373   M_counter_q[2]
                                                       Mmux__n008211
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      1.614ns (0.891ns logic, 0.723ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack:                  18.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.586ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.DQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    SLICE_X3Y2.A2        net (fanout=15)       0.783   M_state_q_FSM_FFd4
    SLICE_X3Y2.CLK       Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.586ns (0.803ns logic, 0.783ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack:                  18.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.AQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    SLICE_X3Y2.D2        net (fanout=15)       0.775   M_state_q_FSM_FFd1
    SLICE_X3Y2.CLK       Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.578ns (0.803ns logic, 0.775ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack:                  18.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.563ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.CQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    SLICE_X3Y2.B1        net (fanout=15)       0.760   M_state_q_FSM_FFd3
    SLICE_X3Y2.CLK       Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.563ns (0.803ns logic, 0.760ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  18.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.BQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2
    SLICE_X3Y2.C1        net (fanout=15)       0.759   M_state_q_FSM_FFd2
    SLICE_X3Y2.CLK       Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.562ns (0.803ns logic, 0.759ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  18.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AQ       Tcko                  0.430   M_counter_q[2]
                                                       M_counter_q_0
    SLICE_X3Y21.A1       net (fanout=3)        0.847   M_counter_q[0]
    SLICE_X3Y21.CLK      Tas                   0.264   M_counter_q[2]
                                                       Mmux__n008221
                                                       M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      1.541ns (0.694ns logic, 0.847ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack:                  18.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.BQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2
    SLICE_X3Y2.B3        net (fanout=15)       0.609   M_state_q_FSM_FFd2
    SLICE_X3Y2.CLK       Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (0.803ns logic, 0.609ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack:                  18.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.400ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.CQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    SLICE_X3Y2.C3        net (fanout=15)       0.597   M_state_q_FSM_FFd3
    SLICE_X3Y2.CLK       Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.400ns (0.803ns logic, 0.597ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack:                  18.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.DQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    SLICE_X3Y2.B4        net (fanout=15)       0.593   M_state_q_FSM_FFd4
    SLICE_X3Y2.CLK       Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.396ns (0.803ns logic, 0.593ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack:                  18.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.384ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.BQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2
    SLICE_X3Y2.A1        net (fanout=15)       0.581   M_state_q_FSM_FFd2
    SLICE_X3Y2.CLK       Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (0.803ns logic, 0.581ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack:                  18.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.383ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.CQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    SLICE_X3Y2.D1        net (fanout=15)       0.580   M_state_q_FSM_FFd3
    SLICE_X3Y2.CLK       Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (0.803ns logic, 0.580ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack:                  18.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.370ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.AQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    SLICE_X3Y2.C4        net (fanout=15)       0.567   M_state_q_FSM_FFd1
    SLICE_X3Y2.CLK       Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (0.803ns logic, 0.567ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack:                  18.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.342ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   M_counter_q[2]
                                                       M_counter_q_1
    SLICE_X3Y21.A2       net (fanout=3)        0.560   M_counter_q[1]
    SLICE_X3Y21.CLK      Tas                   0.264   M_counter_q[2]
                                                       Mmux__n008221
                                                       M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      1.342ns (0.782ns logic, 0.560ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  18.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.DQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    SLICE_X3Y2.D5        net (fanout=15)       0.475   M_state_q_FSM_FFd4
    SLICE_X3Y2.CLK       Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.278ns (0.803ns logic, 0.475ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack:                  18.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.185ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.BQ        Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2
    SLICE_X3Y2.D6        net (fanout=15)       0.382   M_state_q_FSM_FFd2
    SLICE_X3Y2.CLK       Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In2
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.185ns (0.803ns logic, 0.382ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X3Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X3Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X3Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X3Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[2]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X3Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_counter_q[2]/SR
  Logical resource: M_counter_q_1/SR
  Location pin: SLICE_X3Y21.SR
  Clock network: rst_n_IBUF
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[2]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X3Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[2]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X3Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.524|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33 paths, 0 nets, and 31 connections

Design statistics:
   Minimum period:   3.524ns{1}   (Maximum frequency: 283.768MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 24 12:08:32 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



