# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do CPU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/EE224 project/CPU/clock_divider_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:06 on Dec 04,2023
# vcom -reportprogress 300 -93 -work work C:/EE224 project/CPU/clock_divider_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_divider_tb
# -- Compiling architecture bhv of clock_divider_tb
# End time: 16:44:06 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/EE224 project/CPU/CPU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:06 on Dec 04,2023
# vcom -reportprogress 300 -93 -work work C:/EE224 project/CPU/CPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cpu
# -- Compiling architecture main of cpu
# End time: 16:44:06 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/EE224 project/CPU/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:06 on Dec 04,2023
# vcom -reportprogress 300 -93 -work work C:/EE224 project/CPU/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity full_adder
# -- Compiling architecture basic of full_adder
# -- Compiling entity carry_generate
# -- Compiling architecture basic of carry_generate
# -- Loading package MATH_REAL
# -- Compiling entity adder
# -- Compiling architecture look_ahead of adder
# -- Compiling entity alu
# -- Compiling architecture behave of alu
# End time: 16:44:06 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/EE224 project/CPU/SE9_shifter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:06 on Dec 04,2023
# vcom -reportprogress 300 -93 -work work C:/EE224 project/CPU/SE9_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SE9_shifter
# -- Compiling architecture bhv of SE9_shifter
# End time: 16:44:06 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/EE224 project/CPU/SE6.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:06 on Dec 04,2023
# vcom -reportprogress 300 -93 -work work C:/EE224 project/CPU/SE6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SE6
# -- Compiling architecture bhv of SE6
# End time: 16:44:07 on Dec 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/EE224 project/CPU/MUX_4x2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:07 on Dec 04,2023
# vcom -reportprogress 300 -93 -work work C:/EE224 project/CPU/MUX_4x2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX_4x2
# -- Compiling architecture bhv of MUX_4x2
# End time: 16:44:07 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/EE224 project/CPU/MUX_2x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:07 on Dec 04,2023
# vcom -reportprogress 300 -93 -work work C:/EE224 project/CPU/MUX_2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX_2x1
# -- Compiling architecture bhv of MUX_2x1
# End time: 16:44:07 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/EE224 project/CPU/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:07 on Dec 04,2023
# vcom -reportprogress 300 -93 -work work C:/EE224 project/CPU/Memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture form of Memory
# End time: 16:44:07 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/EE224 project/CPU/SE6_Shifter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:07 on Dec 04,2023
# vcom -reportprogress 300 -93 -work work C:/EE224 project/CPU/SE6_Shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SE6_shifter
# -- Compiling architecture bhv of SE6_shifter
# End time: 16:44:07 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/EE224 project/CPU/Register File.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:07 on Dec 04,2023
# vcom -reportprogress 300 -93 -work work C:/EE224 project/CPU/Register File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_file
# -- Compiling architecture arch of reg_file
# End time: 16:44:07 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/EE224 project/CPU/Register.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:07 on Dec 04,2023
# vcom -reportprogress 300 -93 -work work C:/EE224 project/CPU/Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg
# -- Compiling architecture bhv of reg
# End time: 16:44:07 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/EE224 project/CPU/clock_divider_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:07 on Dec 04,2023
# vcom -reportprogress 300 -93 -work work C:/EE224 project/CPU/clock_divider_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_divider_tb
# -- Compiling architecture bhv of clock_divider_tb
# End time: 16:44:07 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  clock_divider_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" clock_divider_tb 
# Start time: 16:44:07 on Dec 04,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.clock_divider_tb(bhv)
# Loading ieee.numeric_std(body)
# Loading work.cpu(main)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.memory(form)
# Loading work.alu(behave)
# Loading ieee.math_real(body)
# Loading work.adder(look_ahead)
# Loading work.full_adder(basic)
# Loading work.carry_generate(basic)
# Loading work.reg_file(arch)
# Loading work.reg(bhv)
# Loading work.se6(bhv)
# Loading work.se6_shifter(bhv)
# Loading work.se9_shifter(bhv)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /clock_divider_tb/dut_instance/Arithmetic_Logical_Unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /clock_divider_tb/dut_instance/Arithmetic_Logical_Unit
# Break key hit
# Break in Process clk_process at C:/EE224 project/CPU/CPU.vhd line 490
# End time: 16:46:41 on Dec 04,2023, Elapsed time: 0:02:34
# Errors: 0, Warnings: 2
