<sld_project_info>
  <project>
    <hash md5_digest_80b="7dc3c9485609c5a2e3e0"/>
  </project>
  <file_info>
    <file device="10M50DAF484C7G" path="Simple-8bit-CPU-Verilog.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
