

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_4e24aa2b91963f20d8274bc66d08b02f.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">at91_ssc.h File Reference</div>  </div>
</div>
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="at91sam7_8h_source.html">io/at91sam7.h</a>&gt;</code><br/>
</div>
<p><a href="at91__ssc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a6aacf35e5d6f3efab170f10a5d531a7e">SSC_CR_OFF</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSC Control Register.  <a href="#a6aacf35e5d6f3efab170f10a5d531a7e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0aaa14e1ef1ae878da79db18a78d3b8d"></a><!-- doxytag: member="at91_ssc.h::SSC_RXEN" ref="a0aaa14e1ef1ae878da79db18a78d3b8d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a0aaa14e1ef1ae878da79db18a78d3b8d">SSC_RXEN</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a570d1e6135bb8d91e04391bc574b4b5b"></a><!-- doxytag: member="at91_ssc.h::SSC_RXDIS" ref="a570d1e6135bb8d91e04391bc574b4b5b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a570d1e6135bb8d91e04391bc574b4b5b">SSC_RXDIS</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52971a900b884e14ec1b05b9db293a9e"></a><!-- doxytag: member="at91_ssc.h::SSC_TXEN" ref="a52971a900b884e14ec1b05b9db293a9e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a52971a900b884e14ec1b05b9db293a9e">SSC_TXEN</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a8d978d3ed119f0ccd8961a1b6266dd"></a><!-- doxytag: member="at91_ssc.h::SSC_TXDIS" ref="a9a8d978d3ed119f0ccd8961a1b6266dd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a9a8d978d3ed119f0ccd8961a1b6266dd">SSC_TXDIS</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa73f76a4cffadbedc4a637a34aa14b26"></a><!-- doxytag: member="at91_ssc.h::SSC_SWRST" ref="aa73f76a4cffadbedc4a637a34aa14b26" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#aa73f76a4cffadbedc4a637a34aa14b26">SSC_SWRST</a>&#160;&#160;&#160;15</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a8215bb4aad3c82618e879b2266ae9f8f">SSC_CMR_OFF</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSC Clock Mode Register.  <a href="#a8215bb4aad3c82618e879b2266ae9f8f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbba0dd0eb079a5a6bde1c225d38dfd8"></a><!-- doxytag: member="at91_ssc.h::SSC_DIV_MASK" ref="acbba0dd0eb079a5a6bde1c225d38dfd8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#acbba0dd0eb079a5a6bde1c225d38dfd8">SSC_DIV_MASK</a>&#160;&#160;&#160;0x00000FFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a79860da6d4db8ce3108a11b52e618b51">SSC_RCMR_OFF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSC Receive/Transmit Clock Mode Register.  <a href="#a79860da6d4db8ce3108a11b52e618b51"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a58d93a433657d26c133adf3397f50a2c"></a><!-- doxytag: member="at91_ssc.h::SSC_TCMR_OFF" ref="a58d93a433657d26c133adf3397f50a2c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a58d93a433657d26c133adf3397f50a2c">SSC_TCMR_OFF</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit clock mode register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a2a3b9b00f8669f048b997dd70e5bc3"></a><!-- doxytag: member="at91_ssc.h::SSC_CKS_MASK" ref="a0a2a3b9b00f8669f048b997dd70e5bc3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a0a2a3b9b00f8669f048b997dd70e5bc3">SSC_CKS_MASK</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock selection. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e4731a2181099d48e440e5289eac33b"></a><!-- doxytag: member="at91_ssc.h::SSC_CKS_DIV" ref="a5e4731a2181099d48e440e5289eac33b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a5e4731a2181099d48e440e5289eac33b">SSC_CKS_DIV</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Divided clock. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc110505897fbd3e9936888cb737fcd2"></a><!-- doxytag: member="at91_ssc.h::SSC_CKS_CLK" ref="adc110505897fbd3e9936888cb737fcd2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#adc110505897fbd3e9936888cb737fcd2">SSC_CKS_CLK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RK/TK clock signal. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a29173072383f4b056671fff7179c4000"></a><!-- doxytag: member="at91_ssc.h::SSC_CKS_PIN" ref="a29173072383f4b056671fff7179c4000" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a29173072383f4b056671fff7179c4000">SSC_CKS_PIN</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TK/RK pin. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6d7fc44023539d9204bccf1e14512cd"></a><!-- doxytag: member="at91_ssc.h::SSC_CKO_MASK" ref="ac6d7fc44023539d9204bccf1e14512cd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#ac6d7fc44023539d9204bccf1e14512cd">SSC_CKO_MASK</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock output mode selection. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc0f2c099a9fcf9fa4123ee68388c6c5"></a><!-- doxytag: member="at91_ssc.h::SSC_CKO_NONE" ref="afc0f2c099a9fcf9fa4123ee68388c6c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#afc0f2c099a9fcf9fa4123ee68388c6c5">SSC_CKO_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">None. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed78a72d80324bbf3284b858e0955ba3"></a><!-- doxytag: member="at91_ssc.h::SSC_CKO_CONT" ref="aed78a72d80324bbf3284b858e0955ba3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#aed78a72d80324bbf3284b858e0955ba3">SSC_CKO_CONT</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Continous receive clock. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3da4d734311e451325d232895ff5bd6"></a><!-- doxytag: member="at91_ssc.h::SSC_CKO_TRAN" ref="af3da4d734311e451325d232895ff5bd6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#af3da4d734311e451325d232895ff5bd6">SSC_CKO_TRAN</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock only during data transfers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5aaf1688e3bf2708ff1f4a66e32b06e"></a><!-- doxytag: member="at91_ssc.h::SSC_CKI" ref="af5aaf1688e3bf2708ff1f4a66e32b06e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#af5aaf1688e3bf2708ff1f4a66e32b06e">SSC_CKI</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock inversion. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e913cf2e4f30074e4678aaef9811136"></a><!-- doxytag: member="at91_ssc.h::SSC_CKG_MASK" ref="a5e913cf2e4f30074e4678aaef9811136" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a5e913cf2e4f30074e4678aaef9811136">SSC_CKG_MASK</a>&#160;&#160;&#160;0x000000C0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock gating selection. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75a7d42e7e9cf9f932ec86f428d21723"></a><!-- doxytag: member="at91_ssc.h::SSC_CKG_NONE" ref="a75a7d42e7e9cf9f932ec86f428d21723" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a75a7d42e7e9cf9f932ec86f428d21723">SSC_CKG_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">None, continous clock. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac17628b5a9e29b5c759785e4fbd51e2b"></a><!-- doxytag: member="at91_ssc.h::SSC_CKG_FL" ref="ac17628b5a9e29b5c759785e4fbd51e2b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#ac17628b5a9e29b5c759785e4fbd51e2b">SSC_CKG_FL</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Continous receive clock. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1665d78746fa6105e6430c513153c5db"></a><!-- doxytag: member="at91_ssc.h::SSC_CKG_FH" ref="a1665d78746fa6105e6430c513153c5db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a1665d78746fa6105e6430c513153c5db">SSC_CKG_FH</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock only during data transfers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a134b6cfd410dfa1e5f41953399f3dc7c"></a><!-- doxytag: member="at91_ssc.h::SSC_START_MASK" ref="a134b6cfd410dfa1e5f41953399f3dc7c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a134b6cfd410dfa1e5f41953399f3dc7c">SSC_START_MASK</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start selection. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad01c9d1ec238621a04f962ddd622ced5"></a><!-- doxytag: member="at91_ssc.h::SSC_START_CONT" ref="ad01c9d1ec238621a04f962ddd622ced5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#ad01c9d1ec238621a04f962ddd622ced5">SSC_START_CONT</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start as soon as enabled. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbda0bd9f70d932b74c4b528fc96f113"></a><!-- doxytag: member="at91_ssc.h::SSC_START_TX" ref="acbda0bd9f70d932b74c4b528fc96f113" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#acbda0bd9f70d932b74c4b528fc96f113">SSC_START_TX</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on transmit start. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8440d4bf2af08521a86fc6a6d842ca02"></a><!-- doxytag: member="at91_ssc.h::SSC_START_RX" ref="a8440d4bf2af08521a86fc6a6d842ca02" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a8440d4bf2af08521a86fc6a6d842ca02">SSC_START_RX</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on receive start. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a153a1e8ce1344b2bd2c2fbf9e980af22"></a><!-- doxytag: member="at91_ssc.h::SSC_START_LOW_F" ref="a153a1e8ce1344b2bd2c2fbf9e980af22" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a153a1e8ce1344b2bd2c2fbf9e980af22">SSC_START_LOW_F</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on low level RF. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3aa6b325d1b518260f7542ae3844261"></a><!-- doxytag: member="at91_ssc.h::SSC_START_HIGH_F" ref="ab3aa6b325d1b518260f7542ae3844261" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#ab3aa6b325d1b518260f7542ae3844261">SSC_START_HIGH_F</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on high level RF. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7dca4e9790c2a1caeb5029aa5e1ced23"></a><!-- doxytag: member="at91_ssc.h::SSC_START_FALL_F" ref="a7dca4e9790c2a1caeb5029aa5e1ced23" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a7dca4e9790c2a1caeb5029aa5e1ced23">SSC_START_FALL_F</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on falling edge RF. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aede91ff2160b69e2064c64f481db9f20"></a><!-- doxytag: member="at91_ssc.h::SSC_START_RISE_F" ref="aede91ff2160b69e2064c64f481db9f20" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#aede91ff2160b69e2064c64f481db9f20">SSC_START_RISE_F</a>&#160;&#160;&#160;0x00000500</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on rising edge RF. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50781df546b8b08b3c93193c754febf7"></a><!-- doxytag: member="at91_ssc.h::SSC_START_LEVEL_F" ref="a50781df546b8b08b3c93193c754febf7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a50781df546b8b08b3c93193c754febf7">SSC_START_LEVEL_F</a>&#160;&#160;&#160;0x00000600</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on any RF level change. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8680d2b69fa69ff50c696b6e33ed3b2a"></a><!-- doxytag: member="at91_ssc.h::SSC_START_EDGE_F" ref="a8680d2b69fa69ff50c696b6e33ed3b2a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a8680d2b69fa69ff50c696b6e33ed3b2a">SSC_START_EDGE_F</a>&#160;&#160;&#160;0x00000700</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on any RF edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5187494b1c4c3c71d7f44c1b6b39226e"></a><!-- doxytag: member="at91_ssc.h::SSC_START_COMP0" ref="a5187494b1c4c3c71d7f44c1b6b39226e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a5187494b1c4c3c71d7f44c1b6b39226e">SSC_START_COMP0</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive on compare 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a668efa00200c6abe449132f40d05cc0c"></a><!-- doxytag: member="at91_ssc.h::SSC_STOP" ref="a668efa00200c6abe449132f40d05cc0c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a668efa00200c6abe449132f40d05cc0c">SSC_STOP</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive stop selection. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf5d13be1ab89360f9445ed4de0bf454"></a><!-- doxytag: member="at91_ssc.h::SSC_STTDLY_MASK" ref="aaf5d13be1ab89360f9445ed4de0bf454" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#aaf5d13be1ab89360f9445ed4de0bf454">SSC_STTDLY_MASK</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start delay. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51f537b508de6b14688680bc22a2f358"></a><!-- doxytag: member="at91_ssc.h::SSC_STTDLY_SHIFT" ref="a51f537b508de6b14688680bc22a2f358" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a51f537b508de6b14688680bc22a2f358">SSC_STTDLY_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of receive start delay. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a234b4931ca92be23ba10239bb048d9"></a><!-- doxytag: member="at91_ssc.h::SSC_PERIOD_MASK" ref="a4a234b4931ca92be23ba10239bb048d9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a4a234b4931ca92be23ba10239bb048d9">SSC_PERIOD_MASK</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive period divider selection. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a522ffed79e504e012a27d28dee99385d"></a><!-- doxytag: member="at91_ssc.h::SSC_PERIOD_SHIFT" ref="a522ffed79e504e012a27d28dee99385d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a522ffed79e504e012a27d28dee99385d">SSC_PERIOD_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of receive period divider selection. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a19ee82176a13c868184f8b413d4a6497">SSC_RFMR_OFF</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSC Receive/Transmit Frame Mode Registers.  <a href="#a19ee82176a13c868184f8b413d4a6497"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae68c712617521aee7562c189ab091f98"></a><!-- doxytag: member="at91_ssc.h::SSC_TFMR_OFF" ref="ae68c712617521aee7562c189ab091f98" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#ae68c712617521aee7562c189ab091f98">SSC_TFMR_OFF</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit frame mode register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b5f1e9cefda12f716d54ef681e156d3"></a><!-- doxytag: member="at91_ssc.h::SSC_DATLEN_MASK" ref="a5b5f1e9cefda12f716d54ef681e156d3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a5b5f1e9cefda12f716d54ef681e156d3">SSC_DATLEN_MASK</a>&#160;&#160;&#160;0x0000001F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data length. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb4e9af44b414c8d166961056e042631"></a><!-- doxytag: member="at91_ssc.h::SSC_LOOP" ref="abb4e9af44b414c8d166961056e042631" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#abb4e9af44b414c8d166961056e042631">SSC_LOOP</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver loop mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ca7d91cb2fffd52c376e401e3c77a34"></a><!-- doxytag: member="at91_ssc.h::SSC_DATDEF" ref="a6ca7d91cb2fffd52c376e401e3c77a34" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a6ca7d91cb2fffd52c376e401e3c77a34">SSC_DATDEF</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit default value. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b1513ef77f139e9ca9550c1180e54e5"></a><!-- doxytag: member="at91_ssc.h::SSC_MSBF" ref="a4b1513ef77f139e9ca9550c1180e54e5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a4b1513ef77f139e9ca9550c1180e54e5">SSC_MSBF</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Most significant bit first. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4497c31111b27b7adaa0eecd7c34d363"></a><!-- doxytag: member="at91_ssc.h::SSC_DATNB_MASK" ref="a4497c31111b27b7adaa0eecd7c34d363" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a4497c31111b27b7adaa0eecd7c34d363">SSC_DATNB_MASK</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data number per frame. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b5582fadf2f8bd0fef2c34a907e66b9"></a><!-- doxytag: member="at91_ssc.h::SSC_DATNB_SHIFT" ref="a0b5582fadf2f8bd0fef2c34a907e66b9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a0b5582fadf2f8bd0fef2c34a907e66b9">SSC_DATNB_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of data number per frame. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49db56e3bffaa70cb90085de88741a60"></a><!-- doxytag: member="at91_ssc.h::SSC_FSLEN_MASK" ref="a49db56e3bffaa70cb90085de88741a60" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a49db56e3bffaa70cb90085de88741a60">SSC_FSLEN_MASK</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive frame sync. length. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a3145e266be1f9084b8fa5b6c5a8635"></a><!-- doxytag: member="at91_ssc.h::SSC_FSLEN_SHIFT" ref="a9a3145e266be1f9084b8fa5b6c5a8635" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a9a3145e266be1f9084b8fa5b6c5a8635">SSC_FSLEN_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of receive frame sync. length. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e269aa6a51e4c7f4c823318c8925a61"></a><!-- doxytag: member="at91_ssc.h::SSC_FSOS" ref="a3e269aa6a51e4c7f4c823318c8925a61" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a3e269aa6a51e4c7f4c823318c8925a61">SSC_FSOS</a>&#160;&#160;&#160;0x00700000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive frame sync. output selection. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e6c04499b3306980c78baefb04fc3c8"></a><!-- doxytag: member="at91_ssc.h::SSC_FSOS_NONE" ref="a5e6c04499b3306980c78baefb04fc3c8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a5e6c04499b3306980c78baefb04fc3c8">SSC_FSOS_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">No frame sync. Line set to input. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b3f2bc75d759f4779adaa67b6893bbf"></a><!-- doxytag: member="at91_ssc.h::SSC_FSOS_NEGATIVE" ref="a9b3f2bc75d759f4779adaa67b6893bbf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a9b3f2bc75d759f4779adaa67b6893bbf">SSC_FSOS_NEGATIVE</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Negative pulse. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8da7bc47a9d9e5131961ca5034c6ed2c"></a><!-- doxytag: member="at91_ssc.h::SSC_FSOS_POSITIVE" ref="a8da7bc47a9d9e5131961ca5034c6ed2c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a8da7bc47a9d9e5131961ca5034c6ed2c">SSC_FSOS_POSITIVE</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Positive pulse. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad9631a52af3051a8953311b5d502baa7"></a><!-- doxytag: member="at91_ssc.h::SSC_FSOS_LOW" ref="ad9631a52af3051a8953311b5d502baa7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#ad9631a52af3051a8953311b5d502baa7">SSC_FSOS_LOW</a>&#160;&#160;&#160;0x00300000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low during transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e4ddbffd672e392c495078e199d3e50"></a><!-- doxytag: member="at91_ssc.h::SSC_FSOS_HIGH" ref="a5e4ddbffd672e392c495078e199d3e50" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a5e4ddbffd672e392c495078e199d3e50">SSC_FSOS_HIGH</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">High during transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a062cb2f6780c9d3c01e2f900ccc03e5f"></a><!-- doxytag: member="at91_ssc.h::SSC_FSOS_TOGGLE" ref="a062cb2f6780c9d3c01e2f900ccc03e5f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a062cb2f6780c9d3c01e2f900ccc03e5f">SSC_FSOS_TOGGLE</a>&#160;&#160;&#160;0x00500000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Toggling at each start. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9febbc7f8ed4e1886f7e68bff7bf66d6"></a><!-- doxytag: member="at91_ssc.h::SSC_FSDEN" ref="a9febbc7f8ed4e1886f7e68bff7bf66d6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a9febbc7f8ed4e1886f7e68bff7bf66d6">SSC_FSDEN</a>&#160;&#160;&#160;23</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame sync. data enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f8285f0f3107a59f88b2f649dc30e38"></a><!-- doxytag: member="at91_ssc.h::SSC_FSEDGE" ref="a5f8285f0f3107a59f88b2f649dc30e38" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a5f8285f0f3107a59f88b2f649dc30e38">SSC_FSEDGE</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame sync. edge detection. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a9186e64ace4a829ebbe7851a34da15f2">SSC_RHR_OFF</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSC Receive Holding Register.  <a href="#a9186e64ace4a829ebbe7851a34da15f2"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a8d029edc335fb271cb2d1f518e0d2b69">SSC_THR_OFF</a>&#160;&#160;&#160;0x00000024</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSC Transmit Holding Register.  <a href="#a8d029edc335fb271cb2d1f518e0d2b69"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a8614e27b24a78ea9c1b42c99b2aaff10">SSC_RSHR_OFF</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSC Receive Sync.  <a href="#a8614e27b24a78ea9c1b42c99b2aaff10"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a8f280bab4f43ddc8dc509338dc418214">SSC_TSHR_OFF</a>&#160;&#160;&#160;0x00000034</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSC Transmit Sync.  <a href="#a8f280bab4f43ddc8dc509338dc418214"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a905cc8104fc9eae6cca32bd42f4cd55d">SSC_RC0R_OFF</a>&#160;&#160;&#160;0x00000038</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSC Receive Compare 0 Register.  <a href="#a905cc8104fc9eae6cca32bd42f4cd55d"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#ad7a6967237022f39d46c86210092f479">SSC_RC1R_OFF</a>&#160;&#160;&#160;0x0000003C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSC Receive Compare 1 Register.  <a href="#ad7a6967237022f39d46c86210092f479"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#ada71618740c141381f4b3b60f48ba07a">SSC_SR_OFF</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSC Status and Interrupt Register.  <a href="#ada71618740c141381f4b3b60f48ba07a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a440a9e8eee74ebd00bc5320458bbfa"></a><!-- doxytag: member="at91_ssc.h::SSC_IER_OFF" ref="a0a440a9e8eee74ebd00bc5320458bbfa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a0a440a9e8eee74ebd00bc5320458bbfa">SSC_IER_OFF</a>&#160;&#160;&#160;0x00000044</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a4d83ecb255ee8736d90c13f03fc4c4"></a><!-- doxytag: member="at91_ssc.h::SSC_IDR_OFF" ref="a6a4d83ecb255ee8736d90c13f03fc4c4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a6a4d83ecb255ee8736d90c13f03fc4c4">SSC_IDR_OFF</a>&#160;&#160;&#160;0x00000048</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt disable register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af33ee3add1d99ad2acf85e442e2831d2"></a><!-- doxytag: member="at91_ssc.h::SSC_IMR_OFF" ref="af33ee3add1d99ad2acf85e442e2831d2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#af33ee3add1d99ad2acf85e442e2831d2">SSC_IMR_OFF</a>&#160;&#160;&#160;0x0000004C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add11b7405f12280b809d371ff26aa562"></a><!-- doxytag: member="at91_ssc.h::SSC_TXRDY" ref="add11b7405f12280b809d371ff26aa562" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#add11b7405f12280b809d371ff26aa562">SSC_TXRDY</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit ready. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad53ad83d87bae56877d7b86503f9c709"></a><!-- doxytag: member="at91_ssc.h::SSC_TXEMPTY" ref="ad53ad83d87bae56877d7b86503f9c709" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#ad53ad83d87bae56877d7b86503f9c709">SSC_TXEMPTY</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit empty. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a009be0cb90377d74c0ff17bb918396f6"></a><!-- doxytag: member="at91_ssc.h::SSC_ENDTX" ref="a009be0cb90377d74c0ff17bb918396f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a009be0cb90377d74c0ff17bb918396f6">SSC_ENDTX</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of transmission. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a08cadb85da7ab9081686aa86a4a0d7de"></a><!-- doxytag: member="at91_ssc.h::SSC_TXBUFE" ref="a08cadb85da7ab9081686aa86a4a0d7de" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a08cadb85da7ab9081686aa86a4a0d7de">SSC_TXBUFE</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit buffer empty. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b85b99746e616d1e2b0552fbd86f229"></a><!-- doxytag: member="at91_ssc.h::SSC_RXRDY" ref="a6b85b99746e616d1e2b0552fbd86f229" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a6b85b99746e616d1e2b0552fbd86f229">SSC_RXRDY</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive ready. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8de75989b8d4b2af01ef87b45109f49"></a><!-- doxytag: member="at91_ssc.h::SSC_OVRUN" ref="aa8de75989b8d4b2af01ef87b45109f49" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#aa8de75989b8d4b2af01ef87b45109f49">SSC_OVRUN</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive overrun. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2507ee4feca56dea888a2fa08935802"></a><!-- doxytag: member="at91_ssc.h::SSC_ENDRX" ref="ac2507ee4feca56dea888a2fa08935802" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#ac2507ee4feca56dea888a2fa08935802">SSC_ENDRX</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of receiption. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f58318d5073aded24db1f74488959ac"></a><!-- doxytag: member="at91_ssc.h::SSC_RXBUFF" ref="a1f58318d5073aded24db1f74488959ac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a1f58318d5073aded24db1f74488959ac">SSC_RXBUFF</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive buffer full. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0fd7b51c4c3ec4d998c41669fa706271"></a><!-- doxytag: member="at91_ssc.h::SSC_CP0" ref="a0fd7b51c4c3ec4d998c41669fa706271" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a0fd7b51c4c3ec4d998c41669fa706271">SSC_CP0</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27f716f7c680a5e2cccff49092a60152"></a><!-- doxytag: member="at91_ssc.h::SSC_CP1" ref="a27f716f7c680a5e2cccff49092a60152" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a27f716f7c680a5e2cccff49092a60152">SSC_CP1</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68ec31d33e0ca50707ae12b1f576e231"></a><!-- doxytag: member="at91_ssc.h::SSC_TXSYN" ref="a68ec31d33e0ca50707ae12b1f576e231" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a68ec31d33e0ca50707ae12b1f576e231">SSC_TXSYN</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit sync. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79ff5e7db825bec924c7b905ad813419"></a><!-- doxytag: member="at91_ssc.h::SSC_RXSYN" ref="a79ff5e7db825bec924c7b905ad813419" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a79ff5e7db825bec924c7b905ad813419">SSC_RXSYN</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive sync. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a549d2fb3efab6bc07721315aec9eafb3"></a><!-- doxytag: member="at91_ssc.h::SSC_TXENA" ref="a549d2fb3efab6bc07721315aec9eafb3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a549d2fb3efab6bc07721315aec9eafb3">SSC_TXENA</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab95bfdfbb1dcf4062e8cad042d759a3b"></a><!-- doxytag: member="at91_ssc.h::SSC_RXENA" ref="ab95bfdfbb1dcf4062e8cad042d759a3b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#ab95bfdfbb1dcf4062e8cad042d759a3b">SSC_RXENA</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive enable. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><dl class="author"><dt><b>Author:</b></dt><dd>Luca Ottaviano &lt;<a href="mailto:lottaviano@develer.com">lottaviano@develer.com</a>&gt;</dd></dl>
<p>AT91SAM7 SSC register definitions. This file is based on NUT/OS implementation. See license below. </p>

<p>Definition in file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a8215bb4aad3c82618e879b2266ae9f8f"></a><!-- doxytag: member="at91_ssc.h::SSC_CMR_OFF" ref="a8215bb4aad3c82618e879b2266ae9f8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CMR_OFF&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SSC Clock Mode Register. </p>
<p>Clock mode register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00094">94</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6aacf35e5d6f3efab170f10a5d531a7e"></a><!-- doxytag: member="at91_ssc.h::SSC_CR_OFF" ref="a6aacf35e5d6f3efab170f10a5d531a7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CR_OFF&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SSC Control Register. </p>
<p>Control register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00081">81</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a905cc8104fc9eae6cca32bd42f4cd55d"></a><!-- doxytag: member="at91_ssc.h::SSC_RC0R_OFF" ref="a905cc8104fc9eae6cca32bd42f4cd55d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RC0R_OFF&#160;&#160;&#160;0x00000038</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SSC Receive Compare 0 Register. </p>
<p>Receive compare 0 register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00196">196</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad7a6967237022f39d46c86210092f479"></a><!-- doxytag: member="at91_ssc.h::SSC_RC1R_OFF" ref="ad7a6967237022f39d46c86210092f479" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RC1R_OFF&#160;&#160;&#160;0x0000003C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SSC Receive Compare 1 Register. </p>
<p>Receive compare 1 register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00203">203</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a79860da6d4db8ce3108a11b52e618b51"></a><!-- doxytag: member="at91_ssc.h::SSC_RCMR_OFF" ref="a79860da6d4db8ce3108a11b52e618b51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_OFF&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SSC Receive/Transmit Clock Mode Register. </p>
<p>Receive clock mode register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00103">103</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a19ee82176a13c868184f8b413d4a6497"></a><!-- doxytag: member="at91_ssc.h::SSC_RFMR_OFF" ref="a19ee82176a13c868184f8b413d4a6497" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_OFF&#160;&#160;&#160;0x00000014</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SSC Receive/Transmit Frame Mode Registers. </p>
<p>Receive frame mode register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00141">141</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9186e64ace4a829ebbe7851a34da15f2"></a><!-- doxytag: member="at91_ssc.h::SSC_RHR_OFF" ref="a9186e64ace4a829ebbe7851a34da15f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RHR_OFF&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SSC Receive Holding Register. </p>
<p>Receive holding register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00168">168</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8614e27b24a78ea9c1b42c99b2aaff10"></a><!-- doxytag: member="at91_ssc.h::SSC_RSHR_OFF" ref="a8614e27b24a78ea9c1b42c99b2aaff10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RSHR_OFF&#160;&#160;&#160;0x00000030</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SSC Receive Sync. </p>
<p>Holding Register Receive sync. holding register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00182">182</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ada71618740c141381f4b3b60f48ba07a"></a><!-- doxytag: member="at91_ssc.h::SSC_SR_OFF" ref="ada71618740c141381f4b3b60f48ba07a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_SR_OFF&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SSC Status and Interrupt Register. </p>
<p>Status register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00210">210</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8d029edc335fb271cb2d1f518e0d2b69"></a><!-- doxytag: member="at91_ssc.h::SSC_THR_OFF" ref="a8d029edc335fb271cb2d1f518e0d2b69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_THR_OFF&#160;&#160;&#160;0x00000024</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SSC Transmit Holding Register. </p>
<p>Transmit holding register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00175">175</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8f280bab4f43ddc8dc509338dc418214"></a><!-- doxytag: member="at91_ssc.h::SSC_TSHR_OFF" ref="a8f280bab4f43ddc8dc509338dc418214" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TSHR_OFF&#160;&#160;&#160;0x00000034</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SSC Transmit Sync. </p>
<p>Holding Register Transmit sync. holding register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00189">189</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
</div>


