flyjsonp_2D6C91EE583744BBBB5E4AB0E8FD5202({"erroStatus":{"erroNo":0,"erroStr":"\u6b63\u786e"},"blockData":[{"title":"<em>FPGA\u4e4bODDR<\/em> - <em>WTT_1988\u7684\u4e13\u680f<\/em> - CSDN\u535a\u5ba2","linkurl":"https:\/\/blog.csdn.net\/wtt_1988\/article\/details\/19977597","abstract":"2014\u5e7402\u670826\u65e5 14:17:23 <em>wtt_1988<\/em> \u9605\u8bfb\u6570:6389 \u4e2a\u4eba\u5206\u7c7b: <em>FPGA<\/em> \u901a\u8fc7<em>oddr<\/em>\u628a\u4e24\u8def\u5355\u7aef\u7684\u6570\u636e\u5408\u5e76\u5230\u4e00\u8def\u4e0a\u8f93\u51fa \u4e0a\u4e0b\u6cbf\u540c\u65f6\u8f93\u51fa\u6570\u636e \u4e0a\u6cbf\u8f93\u51faa\u8def\u4e0b\u6cbf\u8f93\u51fab\u8def ...","image":"","dispurl":"blog.csdn.net\/wtt_1988\/article\/detail...","timeshow":"2018-11-6","summarywords":null},{"title":"Xilinx 7series <em>FPGA<\/em> SelectIO\u8d44\u6e90--<em>ODDR<\/em> - \u5377\u8212\u5f00\u5408\u4efb..._CSDN\u535a\u5ba2","linkurl":"https:\/\/blog.csdn.net\/ddiicey\/article\/details\/74503752","abstract":"\u4ece<em>FPGA<\/em>\u903b\u8f91\u5185\u7684\u903b\u8f91\u8d44\u6e90\u5230\u8f93\u51fa\u6570\u636e\u6216\u8005\u4e09\u6001\u63a7\u5236\u7684\u76f4\u63a5\u8fde\u63a5(\u672a\u7ecf\u8fc7\u5bc4\u5b58\u5668)\u3002 pack...\u535a\u6587 \u6765\u81ea: <em>WTT_1988\u7684\u4e13\u680f<\/em>  <em>ODDR<\/em>  04-18 \u9605\u8bfb\u6570 904  \u6211\u5728\u505a\u4e00\u5757\u6570\u5b57IO...","image":"","dispurl":"blog.csdn.net\/ddiicey\/article\/details...","timeshow":"2019-4-4","summarywords":null},{"title":"NC-Verilog Simulator - <em>WTT_1988\u7684\u4e13\u680f<\/em> - CSDN\u535a\u5ba2","linkurl":"https:\/\/blog.csdn.net\/wtt_1988\/article\/details\/41644889","abstract":"\u535a\u6587 \u6765\u81ea: <em>WTT_1988\u7684\u4e13\u680f<\/em>  \u652f\u6301RVM\/VMM\/UVM\u9a8c\u8bc1\u65b9\u6cd5\u5b66+VCS\/NC\u4eff\u771f\u5668+Verdi...\u7531\u4e8e\u67d0\u4e9b\u539f\u56e0,\u539f\u6765\u8c03<em>fpga<\/em>\u7684\u90a3\u53f0\u673a\u5668\u6682\u65f6\u4f7f\u7528\u4e0d\u80fd,\u53ea\u597d\u56db\u5904\u641c\u7d22verilog\u7f16\u8bd1\u5668,\u5e0c\u671b...","image":"","dispurl":"blog.csdn.net\/wtt_1988\/article\/detail...","timeshow":"2019-4-6","summarywords":null},{"title":"\u963b\u585e(=)\u8d4b\u503c\u548c\u975e\u963b\u585e( - <em>WTT_1988\u7684\u4e13\u680f<\/em> - CSDN\u535a\u5ba2","linkurl":"https:\/\/blog.csdn.net\/wtt_1988\/article\/details\/23672377","abstract":"2014\u5e7404\u670814\u65e5 13:19:16 <em>wtt_1988<\/em> \u9605\u8bfb\u6570:1259 \u5728\u5199\u7ec4\u5408\u903b\u8f91\u7535\u8def\u7684\u4ee3\u7801\u65f6...<em>FPGA<\/em>\u963b\u585e\u548c\u975e\u963b\u585e\u8d4b\u503c\u7684\u4e0d\u540c,\u8be6\u7ec6\u7684\u4ecb\u7ecd\u4e86\u963b\u585e\u548c\u975e\u963b\u585e\u8d4b\u503c\u7684\u5dee\u5f02,\u5185\u9644\u4f8b\u5b50,\u5305...","image":"","dispurl":"blog.csdn.net\/wtt_1988\/article\/detail...","timeshow":"2018-12-19","summarywords":null},{"title":"\u5173\u4e8eIDDR\u4e0e<em>ODDR<\/em>\u4ee5\u53caIBUFDS\u548cOBUFDS\u7684\u4f7f\u7528 - qaaz12322..._CSDN\u535a\u5ba2","linkurl":"https:\/\/blog.csdn.net\/qaaz12322\/article\/details\/83863874","abstract":"\u6ce8\u610f:ODDR\u4e0eIDDR\u5de5\u4f5c\u6709\u4e00\u4e2a\u590d\u4f4d\u65f6\u95f4,\u5927\u6982110-120ns\u4e4b\u95f4 IDDR\u662f\u4e0a\u5347\u6cbf\u91c7\u4e00\u6b21\u6570\u636e...<em>FPGA\u4e4bODDR<\/em> - <em>WTT_1988\u7684\u4e13\u680f<\/em>  02-26 6541  \u901a\u8fc7oddr\u628a\u4e24\u8def\u5355\u7aef\u7684\u6570\u636e\u5408\u5e76\u5230...","image":"","dispurl":"blog.csdn.net\/qaaz12322\/article\/detai...","timeshow":"2018-11-19","summarywords":null},{"title":"<em>ODDR<\/em>2 - lizzie912\u7684\u535a\u5ba2 - CSDN\u535a\u5ba2","linkurl":"https:\/\/blog.csdn.net\/lizzie912\/article\/details\/55223897","abstract":"2.\u5982\u679c\u786c\u4ef6\u5df2\u7ecf\u8fde\u4e0a\u4e86,\u53ef\u901a\u8fc7\u5728PLL\u8f93\u51fa\u4e0e\u901a\u7528I\/O\u4e4b\u95f4\u589e\u52a0ODDR2\u6a21\u5757\u7f13\u51b2\u6765\u89e3\u51b3...<em>FPGA\u4e4bODDR<\/em> - <em>WTT_1988\u7684\u4e13\u680f<\/em>  02-26 6494  \u901a\u8fc7oddr\u628a\u4e24\u8def\u5355\u7aef\u7684\u6570\u636e\u5408\u5e76\u5230...","image":"","dispurl":"blog.csdn.net\/lizzie912\/article\/detai...","timeshow":"2018-11-14","summarywords":null},{"title":"\u57fa\u4e8estd::string\u7684\u5b57\u7b26\u4e32\u5904\u7406 - <em>WTT_1988\u7684\u4e13\u680f<\/em> - CSDN\u535a\u5ba2","linkurl":"https:\/\/blog.csdn.net\/wtt_1988\/article\/details\/20691179","abstract":"2014\u5e7403\u670807\u65e5 09:41:21 <em>wtt_1988<\/em> \u9605\u8bfb\u6570:2272 \u4e2a\u4eba\u5206\u7c7b: C++ C++\u6807\u51c6\u6a21\u677f\u5e93std\u4f7f\u7528\u5e7f\u6cdb\u3002\u8be5\u5e93\u4e2d\u5904\u7406\u5b57\u7b26\u4e32\u7684\u5bf9\u8c61\u4e3astd::string,\u8be5\u5bf9\u8c61\u5e38\u7528\u6765\u5bf9\u5b57\u7b26\u4e32\u5206\u5272...","image":"","dispurl":"blog.csdn.net\/wtt_1988\/article\/detail...","timeshow":"2018-11-2","summarywords":null},{"title":"VHDL\u6570\u636e\u7c7b\u578b - <em>WTT_1988\u7684\u4e13\u680f<\/em> - \u535a\u5ba2\u9891\u9053 - CSDN.NET","linkurl":"https:\/\/blog.csdn.net\/wtt_1988\/article\/details\/20369563","abstract":"<em>WTT_1988\u7684\u4e13\u680f<\/em> \u76ee\u5f55\u89c6\u56fe \u6458\u8981\u89c6\u56fe \u8ba2\u9605 \u3010\u516c\u544a\u3011\u535a\u5ba2\u7cfb\u7edf\u4f18\u5316\u5347\u7ea7 Unity3D\u5b66\u4e60...\u4e0a\u4e00\u7bc7<em>FPGA\u4e4bODDR<\/em> \u4e0b\u4e00\u7bc7VHDL\u7684\u6570\u636e\u7ed3\u6784 \u53c2\u8003\u77e5\u8bc6\u5e93 \u731c\u4f60\u5728\u627e ...","image":"","dispurl":"blog.csdn.net\/wtt_1988\/article\/detail...","timeshow":"2016-8-22","summarywords":null},{"title":"xilinx <em>ODDR<\/em>2\u7684\u4f7f\u7528 - yanxiaopan\u7684\u535a\u5ba2 - CSDN\u535a\u5ba2","linkurl":"https:\/\/blog.csdn.net\/yanxiaopan\/article\/details\/50541274?utm_source=blogxgwz1","abstract":"","image":"","dispurl":"blog.csdn.net\/yanxiaopan\/article\/deta...","timeshow":"2018-11-13","summarywords":null},{"title":"<em>FPGA<\/em>\u6e90\u540c\u6b65\u65f6\u949f\u8f93\u51fa - skyplain1984\u7684\u535a\u5ba2 - CSDN\u535a\u5ba2","linkurl":"https:\/\/blog.csdn.net\/skyplain1984\/article\/details\/62045436","abstract":"\u5728xilinx\u7684FPGA\u4e2d,\u8981\u5b9e\u73b0\u9ad8\u9891\u65f6\u949f\u7684\u8f93\u51fa,\u5e76\u4fdd\u8bc1\u65f6\u949f\u8d28\u91cf,\u6700\u6709\u6548\u7684\u65b9\u6848\u662f\u4f7f\u7528ODDR...<em>FPGA\u4e4bODDR<\/em> - <em>wtt_1988\u7684\u4e13\u680f<\/em>  02-26 6387  \u901a\u8fc7oddr\u628a\u4e24\u8def\u5355\u7aef\u7684\u6570\u636e\u5408\u5e76\u5230...","image":"","dispurl":"blog.csdn.net\/skyplain1984\/article\/de...","timeshow":"2018-11-6","summarywords":null}],"searchInfo":{"totalNum":"63","tplId":0,"curPage":0,"jcInfo":null,"searchTime":0.23737382888794}})