 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : system_TOP
Version: K-2015.06
Date   : Wed Aug 28 22:23:10 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: register_file/reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: alu/alu_out_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[1][6]/CK (DFFRHQX4M)         0.00       0.00 r
  register_file/reg_file_reg[1][6]/Q (DFFRHQX4M)          0.25       0.25 f
  register_file/reg1[6] (RF)                              0.00       0.25 f
  alu/b[6] (bit16_alu)                                    0.00       0.25 f
  alu/U10/Y (BUFX8M)                                      0.11       0.36 f
  alu/U3/Y (BUFX12M)                                      0.10       0.46 f
  alu/div_30/b[6] (bit16_alu_DW_div_uns_1)                0.00       0.46 f
  alu/div_30/U31/Y (NAND2BX12M)                           0.13       0.59 f
  alu/div_30/U8/Y (CLKINVX16M)                            0.05       0.64 r
  alu/div_30/U4/Y (NAND2X8M)                              0.05       0.69 f
  alu/div_30/U3/Y (INVX4M)                                0.05       0.74 r
  alu/div_30/U41/Y (NAND2X2M)                             0.11       0.85 f
  alu/div_30/U43/Y (CLKINVX8M)                            0.07       0.91 r
  alu/div_30/U61/Y (NAND2X4M)                             0.06       0.97 f
  alu/div_30/U32/Y (MXI2X2M)                              0.13       1.10 f
  alu/div_30/U12/Y (INVX2M)                               0.08       1.18 r
  alu/div_30/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX1M)       0.18       1.36 r
  alu/div_30/U51/Y (NAND2X2M)                             0.07       1.43 f
  alu/div_30/U54/Y (INVX2M)                               0.10       1.54 r
  alu/div_30/U11/Y (NAND2X4M)                             0.07       1.61 f
  alu/div_30/U29/Y (NAND2X4M)                             0.09       1.69 r
  alu/div_30/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)       0.37       2.07 r
  alu/div_30/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)       0.16       2.23 r
  alu/div_30/U88/Y (INVX4M)                               0.04       2.27 f
  alu/div_30/U87/Y (NOR2X4M)                              0.12       2.39 r
  alu/div_30/U62/Y (MXI2X4M)                              0.16       2.55 r
  alu/div_30/U23/Y (NAND2X3M)                             0.08       2.63 f
  alu/div_30/U13/Y (NAND3X2M)                             0.13       2.76 r
  alu/div_30/U94/Y (NAND2X2M)                             0.07       2.83 f
  alu/div_30/U95/Y (NAND3X2M)                             0.14       2.97 r
  alu/div_30/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)       0.18       3.16 r
  alu/div_30/U45/Y (INVX4M)                               0.04       3.19 f
  alu/div_30/U38/Y (NOR2X4M)                              0.13       3.33 r
  alu/div_30/U89/Y (MXI2X6M)                              0.15       3.48 r
  alu/div_30/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX4M)       0.38       3.86 r
  alu/div_30/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX2M)       0.16       4.02 r
  alu/div_30/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX2M)       0.17       4.19 r
  alu/div_30/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)       0.17       4.37 r
  alu/div_30/U30/Y (CLKINVX4M)                            0.06       4.43 f
  alu/div_30/U63/Y (OR2X4M)                               0.18       4.61 f
  alu/div_30/U6/Y (NAND2X3M)                              0.07       4.68 r
  alu/div_30/U7/Y (AND2X4M)                               0.13       4.81 r
  alu/div_30/U21/Y (NAND2X3M)                             0.07       4.88 f
  alu/div_30/U59/Y (NAND3X4M)                             0.10       4.98 r
  alu/div_30/U18/Y (CLKNAND2X2M)                          0.13       5.10 f
  alu/div_30/U58/Y (NAND3X4M)                             0.11       5.21 r
  alu/div_30/U77/Y (NAND2X2M)                             0.07       5.28 f
  alu/div_30/U49/Y (NAND3X2M)                             0.10       5.38 r
  alu/div_30/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)       0.18       5.55 r
  alu/div_30/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)       0.17       5.73 r
  alu/div_30/U33/Y (INVX3M)                               0.04       5.77 f
  alu/div_30/U46/Y (NOR2X2M)                              0.15       5.93 r
  alu/div_30/U35/Y (MXI2X3M)                              0.17       6.10 r
  alu/div_30/U26/Y (INVX4M)                               0.08       6.17 f
  alu/div_30/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)       0.34       6.52 f
  alu/div_30/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)       0.22       6.74 f
  alu/div_30/U69/Y (CLKNAND2X2M)                          0.08       6.82 r
  alu/div_30/U71/Y (NAND3X4M)                             0.10       6.92 f
  alu/div_30/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)       0.22       7.14 f
  alu/div_30/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)       0.22       7.37 f
  alu/div_30/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)       0.22       7.58 f
  alu/div_30/U133/Y (NOR2BX8M)                            0.13       7.71 f
  alu/div_30/U137/Y (MXI2X6M)                             0.13       7.84 f
  alu/div_30/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)       0.35       8.19 f
  alu/div_30/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)       0.22       8.42 f
  alu/div_30/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4M)       0.22       8.64 f
  alu/div_30/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)       0.22       8.86 f
  alu/div_30/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX4M)       0.22       9.08 f
  alu/div_30/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX4M)       0.21       9.29 f
  alu/div_30/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX2M)       0.21       9.50 f
  alu/div_30/quotient[0] (bit16_alu_DW_div_uns_1)         0.00       9.50 f
  alu/U65/Y (OAI2BB1X2M)                                  0.17       9.66 f
  alu/alu_out_reg[0]/D (DFFRQX1M)                         0.00       9.66 f
  data arrival time                                                  9.66

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/alu_out_reg[0]/CK (DFFRQX1M)                        0.00       9.80 r
  library setup time                                     -0.13       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -9.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: register_file/reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: alu/alu_out_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[1][6]/CK (DFFRHQX4M)         0.00       0.00 r
  register_file/reg_file_reg[1][6]/Q (DFFRHQX4M)          0.25       0.25 f
  register_file/reg1[6] (RF)                              0.00       0.25 f
  alu/b[6] (bit16_alu)                                    0.00       0.25 f
  alu/U10/Y (BUFX8M)                                      0.11       0.36 f
  alu/U3/Y (BUFX12M)                                      0.10       0.46 f
  alu/div_30/b[6] (bit16_alu_DW_div_uns_1)                0.00       0.46 f
  alu/div_30/U31/Y (NAND2BX12M)                           0.13       0.59 f
  alu/div_30/U8/Y (CLKINVX16M)                            0.05       0.64 r
  alu/div_30/U4/Y (NAND2X8M)                              0.05       0.69 f
  alu/div_30/U3/Y (INVX4M)                                0.05       0.74 r
  alu/div_30/U41/Y (NAND2X2M)                             0.11       0.85 f
  alu/div_30/U43/Y (CLKINVX8M)                            0.07       0.91 r
  alu/div_30/U61/Y (NAND2X4M)                             0.06       0.97 f
  alu/div_30/U32/Y (MXI2X2M)                              0.13       1.10 f
  alu/div_30/U12/Y (INVX2M)                               0.08       1.18 r
  alu/div_30/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX1M)       0.18       1.36 r
  alu/div_30/U51/Y (NAND2X2M)                             0.07       1.43 f
  alu/div_30/U54/Y (INVX2M)                               0.10       1.54 r
  alu/div_30/U11/Y (NAND2X4M)                             0.07       1.61 f
  alu/div_30/U29/Y (NAND2X4M)                             0.09       1.69 r
  alu/div_30/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)       0.37       2.07 r
  alu/div_30/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)       0.16       2.23 r
  alu/div_30/U88/Y (INVX4M)                               0.04       2.27 f
  alu/div_30/U87/Y (NOR2X4M)                              0.12       2.39 r
  alu/div_30/U62/Y (MXI2X4M)                              0.16       2.55 r
  alu/div_30/U23/Y (NAND2X3M)                             0.08       2.63 f
  alu/div_30/U13/Y (NAND3X2M)                             0.13       2.76 r
  alu/div_30/U94/Y (NAND2X2M)                             0.07       2.83 f
  alu/div_30/U95/Y (NAND3X2M)                             0.14       2.97 r
  alu/div_30/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)       0.18       3.16 r
  alu/div_30/U45/Y (INVX4M)                               0.04       3.19 f
  alu/div_30/U38/Y (NOR2X4M)                              0.13       3.33 r
  alu/div_30/U89/Y (MXI2X6M)                              0.15       3.48 r
  alu/div_30/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX4M)       0.38       3.86 r
  alu/div_30/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX2M)       0.16       4.02 r
  alu/div_30/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX2M)       0.17       4.19 r
  alu/div_30/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)       0.17       4.37 r
  alu/div_30/U30/Y (CLKINVX4M)                            0.06       4.43 f
  alu/div_30/U63/Y (OR2X4M)                               0.18       4.61 f
  alu/div_30/U6/Y (NAND2X3M)                              0.07       4.68 r
  alu/div_30/U7/Y (AND2X4M)                               0.13       4.81 r
  alu/div_30/U21/Y (NAND2X3M)                             0.07       4.88 f
  alu/div_30/U59/Y (NAND3X4M)                             0.10       4.98 r
  alu/div_30/U18/Y (CLKNAND2X2M)                          0.13       5.10 f
  alu/div_30/U58/Y (NAND3X4M)                             0.11       5.21 r
  alu/div_30/U77/Y (NAND2X2M)                             0.07       5.28 f
  alu/div_30/U49/Y (NAND3X2M)                             0.10       5.38 r
  alu/div_30/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)       0.18       5.55 r
  alu/div_30/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)       0.17       5.73 r
  alu/div_30/U33/Y (INVX3M)                               0.04       5.77 f
  alu/div_30/U46/Y (NOR2X2M)                              0.15       5.93 r
  alu/div_30/U35/Y (MXI2X3M)                              0.17       6.10 r
  alu/div_30/U26/Y (INVX4M)                               0.08       6.17 f
  alu/div_30/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)       0.34       6.52 f
  alu/div_30/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)       0.22       6.74 f
  alu/div_30/U69/Y (CLKNAND2X2M)                          0.08       6.82 r
  alu/div_30/U71/Y (NAND3X4M)                             0.10       6.92 f
  alu/div_30/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)       0.22       7.14 f
  alu/div_30/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)       0.22       7.37 f
  alu/div_30/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)       0.22       7.58 f
  alu/div_30/U1/Y (NAND2BXLM)                             0.11       7.69 r
  alu/div_30/U44/Y (INVX2M)                               0.11       7.80 f
  alu/div_30/quotient[1] (bit16_alu_DW_div_uns_1)         0.00       7.80 f
  alu/U71/Y (AOI221XLM)                                   0.40       8.20 r
  alu/U68/Y (NAND3X2M)                                    0.13       8.33 f
  alu/alu_out_reg[1]/D (DFFRQX2M)                         0.00       8.33 f
  data arrival time                                                  8.33

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/alu_out_reg[1]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -8.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: register_file/reg_file_reg[1][2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: alu/alu_out_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[1][2]/CK (DFFRQX2M)          0.00       0.00 r
  register_file/reg_file_reg[1][2]/Q (DFFRQX2M)           0.49       0.49 r
  register_file/reg1[2] (RF)                              0.00       0.49 r
  alu/b[2] (bit16_alu)                                    0.00       0.49 r
  alu/mult_27/B[2] (bit16_alu_DW02_mult_0)                0.00       0.49 r
  alu/mult_27/U10/Y (INVXLM)                              0.25       0.74 f
  alu/mult_27/U107/Y (NOR2X1M)                            0.21       0.95 r
  alu/mult_27/U3/Y (AND2X2M)                              0.16       1.11 r
  alu/mult_27/S2_2_2/CO (ADDFX2M)                         0.54       1.65 r
  alu/mult_27/S2_3_2/CO (ADDFX2M)                         0.55       2.20 r
  alu/mult_27/S2_4_2/CO (ADDFX2M)                         0.55       2.75 r
  alu/mult_27/S2_5_2/CO (ADDFX2M)                         0.55       3.30 r
  alu/mult_27/S2_6_2/CO (ADDFX2M)                         0.55       3.85 r
  alu/mult_27/S4_2/S (ADDFX2M)                            0.58       4.43 f
  alu/mult_27/U22/Y (CLKXOR2X2M)                          0.31       4.74 r
  alu/mult_27/FS_1/A[7] (bit16_alu_DW01_add_1)            0.00       4.74 r
  alu/mult_27/FS_1/U2/Y (NAND2X2M)                        0.07       4.81 f
  alu/mult_27/FS_1/U31/Y (OA21X1M)                        0.37       5.18 f
  alu/mult_27/FS_1/U28/Y (AOI2BB1X1M)                     0.26       5.44 f
  alu/mult_27/FS_1/U26/Y (OA21X1M)                        0.40       5.84 f
  alu/mult_27/FS_1/U21/Y (OAI21BX1M)                      0.25       6.08 r
  alu/mult_27/FS_1/U19/Y (OAI21X1M)                       0.13       6.21 f
  alu/mult_27/FS_1/U3/Y (AOI21BX2M)                       0.17       6.39 f
  alu/mult_27/FS_1/U5/Y (XNOR2X2M)                        0.13       6.51 r
  alu/mult_27/FS_1/SUM[13] (bit16_alu_DW01_add_1)         0.00       6.51 r
  alu/mult_27/PRODUCT[15] (bit16_alu_DW02_mult_0)         0.00       6.51 r
  alu/U110/Y (AOI22X1M)                                   0.12       6.63 f
  alu/U109/Y (NAND2X2M)                                   0.08       6.71 r
  alu/alu_out_reg[15]/D (DFFRQX2M)                        0.00       6.71 r
  data arrival time                                                  6.71

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/alu_out_reg[15]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -6.71
  --------------------------------------------------------------------------
  slack (MET)                                                        2.79


  Startpoint: register_file/reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: alu/alu_out_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[1][6]/CK (DFFRHQX4M)         0.00       0.00 r
  register_file/reg_file_reg[1][6]/Q (DFFRHQX4M)          0.25       0.25 f
  register_file/reg1[6] (RF)                              0.00       0.25 f
  alu/b[6] (bit16_alu)                                    0.00       0.25 f
  alu/U10/Y (BUFX8M)                                      0.11       0.36 f
  alu/U3/Y (BUFX12M)                                      0.10       0.46 f
  alu/div_30/b[6] (bit16_alu_DW_div_uns_1)                0.00       0.46 f
  alu/div_30/U31/Y (NAND2BX12M)                           0.13       0.59 f
  alu/div_30/U8/Y (CLKINVX16M)                            0.05       0.64 r
  alu/div_30/U4/Y (NAND2X8M)                              0.05       0.69 f
  alu/div_30/U3/Y (INVX4M)                                0.05       0.74 r
  alu/div_30/U41/Y (NAND2X2M)                             0.11       0.85 f
  alu/div_30/U43/Y (CLKINVX8M)                            0.07       0.91 r
  alu/div_30/U61/Y (NAND2X4M)                             0.06       0.97 f
  alu/div_30/U32/Y (MXI2X2M)                              0.13       1.10 f
  alu/div_30/U12/Y (INVX2M)                               0.08       1.18 r
  alu/div_30/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX1M)       0.18       1.36 r
  alu/div_30/U51/Y (NAND2X2M)                             0.07       1.43 f
  alu/div_30/U54/Y (INVX2M)                               0.10       1.54 r
  alu/div_30/U11/Y (NAND2X4M)                             0.07       1.61 f
  alu/div_30/U29/Y (NAND2X4M)                             0.09       1.69 r
  alu/div_30/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)       0.37       2.07 r
  alu/div_30/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)       0.16       2.23 r
  alu/div_30/U88/Y (INVX4M)                               0.04       2.27 f
  alu/div_30/U87/Y (NOR2X4M)                              0.12       2.39 r
  alu/div_30/U62/Y (MXI2X4M)                              0.16       2.55 r
  alu/div_30/U23/Y (NAND2X3M)                             0.08       2.63 f
  alu/div_30/U13/Y (NAND3X2M)                             0.13       2.76 r
  alu/div_30/U94/Y (NAND2X2M)                             0.07       2.83 f
  alu/div_30/U95/Y (NAND3X2M)                             0.14       2.97 r
  alu/div_30/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)       0.18       3.16 r
  alu/div_30/U45/Y (INVX4M)                               0.04       3.19 f
  alu/div_30/U38/Y (NOR2X4M)                              0.13       3.33 r
  alu/div_30/U89/Y (MXI2X6M)                              0.15       3.48 r
  alu/div_30/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX4M)       0.38       3.86 r
  alu/div_30/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX2M)       0.16       4.02 r
  alu/div_30/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX2M)       0.17       4.19 r
  alu/div_30/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)       0.17       4.37 r
  alu/div_30/U30/Y (CLKINVX4M)                            0.06       4.43 f
  alu/div_30/U65/Y (NOR2X2M)                              0.12       4.55 r
  alu/div_30/U24/Y (NAND2X1M)                             0.11       4.65 f
  alu/div_30/U7/Y (AND2X4M)                               0.17       4.83 f
  alu/div_30/U25/Y (NAND2X3M)                             0.07       4.90 r
  alu/div_30/U59/Y (NAND3X4M)                             0.10       4.99 f
  alu/div_30/U14/Y (NAND2X3M)                             0.09       5.08 r
  alu/div_30/U58/Y (NAND3X4M)                             0.11       5.19 f
  alu/div_30/U50/Y (NAND2X2M)                             0.07       5.27 r
  alu/div_30/U49/Y (NAND3X2M)                             0.11       5.37 f
  alu/div_30/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)       0.24       5.61 f
  alu/div_30/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)       0.23       5.84 f
  alu/div_30/U33/Y (INVX3M)                               0.07       5.91 r
  alu/div_30/U136/Y (NAND2BX4M)                           0.11       6.02 r
  alu/div_30/U134/Y (INVX6M)                              0.05       6.07 f
  alu/div_30/quotient[2] (bit16_alu_DW_div_uns_1)         0.00       6.07 f
  alu/U174/Y (AOI222XLM)                                  0.49       6.57 r
  alu/U72/Y (NAND3BX2M)                                   0.13       6.70 f
  alu/alu_out_reg[2]/D (DFFRQX2M)                         0.00       6.70 f
  data arrival time                                                  6.70

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/alu_out_reg[2]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -6.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.93


  Startpoint: register_file/reg_file_reg[1][2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: alu/alu_out_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[1][2]/CK (DFFRQX2M)          0.00       0.00 r
  register_file/reg_file_reg[1][2]/Q (DFFRQX2M)           0.49       0.49 r
  register_file/reg1[2] (RF)                              0.00       0.49 r
  alu/b[2] (bit16_alu)                                    0.00       0.49 r
  alu/mult_27/B[2] (bit16_alu_DW02_mult_0)                0.00       0.49 r
  alu/mult_27/U10/Y (INVXLM)                              0.25       0.74 f
  alu/mult_27/U107/Y (NOR2X1M)                            0.21       0.95 r
  alu/mult_27/U3/Y (AND2X2M)                              0.16       1.11 r
  alu/mult_27/S2_2_2/CO (ADDFX2M)                         0.54       1.65 r
  alu/mult_27/S2_3_2/CO (ADDFX2M)                         0.55       2.20 r
  alu/mult_27/S2_4_2/CO (ADDFX2M)                         0.55       2.75 r
  alu/mult_27/S2_5_2/CO (ADDFX2M)                         0.55       3.30 r
  alu/mult_27/S2_6_2/CO (ADDFX2M)                         0.55       3.85 r
  alu/mult_27/S4_2/S (ADDFX2M)                            0.58       4.43 f
  alu/mult_27/U22/Y (CLKXOR2X2M)                          0.31       4.74 r
  alu/mult_27/FS_1/A[7] (bit16_alu_DW01_add_1)            0.00       4.74 r
  alu/mult_27/FS_1/U2/Y (NAND2X2M)                        0.07       4.81 f
  alu/mult_27/FS_1/U31/Y (OA21X1M)                        0.37       5.18 f
  alu/mult_27/FS_1/U28/Y (AOI2BB1X1M)                     0.26       5.44 f
  alu/mult_27/FS_1/U26/Y (OA21X1M)                        0.40       5.84 f
  alu/mult_27/FS_1/U21/Y (OAI21BX1M)                      0.25       6.08 r
  alu/mult_27/FS_1/U20/Y (XOR3XLM)                        0.25       6.33 f
  alu/mult_27/FS_1/SUM[12] (bit16_alu_DW01_add_1)         0.00       6.33 f
  alu/mult_27/PRODUCT[14] (bit16_alu_DW02_mult_0)         0.00       6.33 f
  alu/U108/Y (AOI22X1M)                                   0.17       6.50 r
  alu/U107/Y (NAND2X2M)                                   0.07       6.57 f
  alu/alu_out_reg[14]/D (DFFRQX2M)                        0.00       6.57 f
  data arrival time                                                  6.57

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/alu_out_reg[14]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -6.57
  --------------------------------------------------------------------------
  slack (MET)                                                        3.06


  Startpoint: register_file/reg_file_reg[1][2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: alu/alu_out_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[1][2]/CK (DFFRQX2M)          0.00       0.00 r
  register_file/reg_file_reg[1][2]/Q (DFFRQX2M)           0.49       0.49 r
  register_file/reg1[2] (RF)                              0.00       0.49 r
  alu/b[2] (bit16_alu)                                    0.00       0.49 r
  alu/mult_27/B[2] (bit16_alu_DW02_mult_0)                0.00       0.49 r
  alu/mult_27/U10/Y (INVXLM)                              0.25       0.74 f
  alu/mult_27/U107/Y (NOR2X1M)                            0.21       0.95 r
  alu/mult_27/U3/Y (AND2X2M)                              0.16       1.11 r
  alu/mult_27/S2_2_2/CO (ADDFX2M)                         0.54       1.65 r
  alu/mult_27/S2_3_2/CO (ADDFX2M)                         0.55       2.20 r
  alu/mult_27/S2_4_2/CO (ADDFX2M)                         0.55       2.75 r
  alu/mult_27/S2_5_2/CO (ADDFX2M)                         0.55       3.30 r
  alu/mult_27/S2_6_2/CO (ADDFX2M)                         0.55       3.85 r
  alu/mult_27/S4_2/S (ADDFX2M)                            0.58       4.43 f
  alu/mult_27/U22/Y (CLKXOR2X2M)                          0.31       4.74 r
  alu/mult_27/FS_1/A[7] (bit16_alu_DW01_add_1)            0.00       4.74 r
  alu/mult_27/FS_1/U2/Y (NAND2X2M)                        0.07       4.81 f
  alu/mult_27/FS_1/U31/Y (OA21X1M)                        0.37       5.18 f
  alu/mult_27/FS_1/U28/Y (AOI2BB1X1M)                     0.26       5.44 f
  alu/mult_27/FS_1/U26/Y (OA21X1M)                        0.40       5.84 f
  alu/mult_27/FS_1/U22/Y (XNOR2X1M)                       0.12       5.96 r
  alu/mult_27/FS_1/SUM[11] (bit16_alu_DW01_add_1)         0.00       5.96 r
  alu/mult_27/PRODUCT[13] (bit16_alu_DW02_mult_0)         0.00       5.96 r
  alu/U116/Y (AOI22X1M)                                   0.12       6.08 f
  alu/U115/Y (NAND2X2M)                                   0.08       6.15 r
  alu/alu_out_reg[13]/D (DFFRQX2M)                        0.00       6.15 r
  data arrival time                                                  6.15

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/alu_out_reg[13]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -6.15
  --------------------------------------------------------------------------
  slack (MET)                                                        3.34


  Startpoint: register_file/reg_file_reg[1][2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: alu/alu_out_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[1][2]/CK (DFFRQX2M)          0.00       0.00 r
  register_file/reg_file_reg[1][2]/Q (DFFRQX2M)           0.49       0.49 r
  register_file/reg1[2] (RF)                              0.00       0.49 r
  alu/b[2] (bit16_alu)                                    0.00       0.49 r
  alu/mult_27/B[2] (bit16_alu_DW02_mult_0)                0.00       0.49 r
  alu/mult_27/U10/Y (INVXLM)                              0.25       0.74 f
  alu/mult_27/U107/Y (NOR2X1M)                            0.21       0.95 r
  alu/mult_27/U3/Y (AND2X2M)                              0.16       1.11 r
  alu/mult_27/S2_2_2/CO (ADDFX2M)                         0.54       1.65 r
  alu/mult_27/S2_3_2/CO (ADDFX2M)                         0.55       2.20 r
  alu/mult_27/S2_4_2/CO (ADDFX2M)                         0.55       2.75 r
  alu/mult_27/S2_5_2/CO (ADDFX2M)                         0.55       3.30 r
  alu/mult_27/S2_6_2/CO (ADDFX2M)                         0.55       3.85 r
  alu/mult_27/S4_2/S (ADDFX2M)                            0.58       4.43 f
  alu/mult_27/U22/Y (CLKXOR2X2M)                          0.31       4.74 r
  alu/mult_27/FS_1/A[7] (bit16_alu_DW01_add_1)            0.00       4.74 r
  alu/mult_27/FS_1/U2/Y (NAND2X2M)                        0.07       4.81 f
  alu/mult_27/FS_1/U31/Y (OA21X1M)                        0.37       5.18 f
  alu/mult_27/FS_1/U28/Y (AOI2BB1X1M)                     0.26       5.44 f
  alu/mult_27/FS_1/U27/Y (CLKXOR2X2M)                     0.27       5.71 r
  alu/mult_27/FS_1/SUM[10] (bit16_alu_DW01_add_1)         0.00       5.71 r
  alu/mult_27/PRODUCT[12] (bit16_alu_DW02_mult_0)         0.00       5.71 r
  alu/U118/Y (AOI22X1M)                                   0.08       5.79 f
  alu/U117/Y (NAND2X2M)                                   0.08       5.87 r
  alu/alu_out_reg[12]/D (DFFRQX2M)                        0.00       5.87 r
  data arrival time                                                  5.87

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/alu_out_reg[12]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.87
  --------------------------------------------------------------------------
  slack (MET)                                                        3.63


  Startpoint: register_file/reg_file_reg[1][2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: alu/alu_out_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[1][2]/CK (DFFRQX2M)          0.00       0.00 r
  register_file/reg_file_reg[1][2]/Q (DFFRQX2M)           0.49       0.49 r
  register_file/reg1[2] (RF)                              0.00       0.49 r
  alu/b[2] (bit16_alu)                                    0.00       0.49 r
  alu/mult_27/B[2] (bit16_alu_DW02_mult_0)                0.00       0.49 r
  alu/mult_27/U10/Y (INVXLM)                              0.25       0.74 f
  alu/mult_27/U107/Y (NOR2X1M)                            0.21       0.95 r
  alu/mult_27/U3/Y (AND2X2M)                              0.16       1.11 r
  alu/mult_27/S2_2_2/CO (ADDFX2M)                         0.54       1.65 r
  alu/mult_27/S2_3_2/CO (ADDFX2M)                         0.55       2.20 r
  alu/mult_27/S2_4_2/CO (ADDFX2M)                         0.55       2.75 r
  alu/mult_27/S2_5_2/CO (ADDFX2M)                         0.55       3.30 r
  alu/mult_27/S2_6_2/CO (ADDFX2M)                         0.55       3.85 r
  alu/mult_27/S4_2/S (ADDFX2M)                            0.58       4.43 f
  alu/mult_27/U22/Y (CLKXOR2X2M)                          0.31       4.74 r
  alu/mult_27/FS_1/A[7] (bit16_alu_DW01_add_1)            0.00       4.74 r
  alu/mult_27/FS_1/U2/Y (NAND2X2M)                        0.07       4.81 f
  alu/mult_27/FS_1/U31/Y (OA21X1M)                        0.37       5.18 f
  alu/mult_27/FS_1/U15/Y (XNOR2X1M)                       0.12       5.29 r
  alu/mult_27/FS_1/SUM[9] (bit16_alu_DW01_add_1)          0.00       5.29 r
  alu/mult_27/PRODUCT[11] (bit16_alu_DW02_mult_0)         0.00       5.29 r
  alu/U114/Y (AOI22X1M)                                   0.12       5.41 f
  alu/U113/Y (NAND2X2M)                                   0.08       5.49 r
  alu/alu_out_reg[11]/D (DFFRQX2M)                        0.00       5.49 r
  data arrival time                                                  5.49

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/alu_out_reg[11]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.49
  --------------------------------------------------------------------------
  slack (MET)                                                        4.00


  Startpoint: register_file/reg_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: alu/alu_out_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[0][1]/CK (DFFRQX2M)          0.00       0.00 r
  register_file/reg_file_reg[0][1]/Q (DFFRQX2M)           0.37       0.37 r
  register_file/reg0[1] (RF)                              0.00       0.37 r
  alu/a[1] (bit16_alu)                                    0.00       0.37 r
  alu/U111/Y (BUFX2M)                                     0.25       0.63 r
  alu/mult_27/A[1] (bit16_alu_DW02_mult_0)                0.00       0.63 r
  alu/mult_27/U37/Y (INVX2M)                              0.14       0.77 f
  alu/mult_27/U106/Y (NOR2X1M)                            0.17       0.94 r
  alu/mult_27/U4/Y (AND2X2M)                              0.16       1.10 r
  alu/mult_27/S2_2_3/CO (ADDFX2M)                         0.54       1.64 r
  alu/mult_27/S2_3_3/CO (ADDFX2M)                         0.55       2.19 r
  alu/mult_27/S2_4_3/CO (ADDFX2M)                         0.55       2.74 r
  alu/mult_27/S2_5_3/CO (ADDFX2M)                         0.55       3.29 r
  alu/mult_27/S2_6_3/CO (ADDFX2M)                         0.55       3.85 r
  alu/mult_27/S4_3/S (ADDFX2M)                            0.58       4.42 f
  alu/mult_27/U12/Y (CLKXOR2X2M)                          0.30       4.72 r
  alu/mult_27/FS_1/A[8] (bit16_alu_DW01_add_1)            0.00       4.72 r
  alu/mult_27/FS_1/U33/Y (NOR2X1M)                        0.06       4.79 f
  alu/mult_27/FS_1/U18/Y (NAND2BX1M)                      0.20       4.99 f
  alu/mult_27/FS_1/U17/Y (CLKXOR2X2M)                     0.19       5.18 r
  alu/mult_27/FS_1/SUM[8] (bit16_alu_DW01_add_1)          0.00       5.18 r
  alu/mult_27/PRODUCT[10] (bit16_alu_DW02_mult_0)         0.00       5.18 r
  alu/U120/Y (AOI22X1M)                                   0.08       5.27 f
  alu/U119/Y (NAND2X2M)                                   0.08       5.35 r
  alu/alu_out_reg[10]/D (DFFRQX2M)                        0.00       5.35 r
  data arrival time                                                  5.35

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/alu_out_reg[10]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.35
  --------------------------------------------------------------------------
  slack (MET)                                                        4.15


  Startpoint: register_file/reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: alu/alu_out_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[1][6]/CK (DFFRHQX4M)         0.00       0.00 r
  register_file/reg_file_reg[1][6]/Q (DFFRHQX4M)          0.25       0.25 f
  register_file/reg1[6] (RF)                              0.00       0.25 f
  alu/b[6] (bit16_alu)                                    0.00       0.25 f
  alu/U10/Y (BUFX8M)                                      0.11       0.36 f
  alu/U3/Y (BUFX12M)                                      0.10       0.46 f
  alu/div_30/b[6] (bit16_alu_DW_div_uns_1)                0.00       0.46 f
  alu/div_30/U31/Y (NAND2BX12M)                           0.13       0.59 f
  alu/div_30/U8/Y (CLKINVX16M)                            0.05       0.64 r
  alu/div_30/U4/Y (NAND2X8M)                              0.05       0.69 f
  alu/div_30/U3/Y (INVX4M)                                0.05       0.74 r
  alu/div_30/U41/Y (NAND2X2M)                             0.11       0.85 f
  alu/div_30/U43/Y (CLKINVX8M)                            0.07       0.91 r
  alu/div_30/U61/Y (NAND2X4M)                             0.06       0.97 f
  alu/div_30/U32/Y (MXI2X2M)                              0.13       1.10 f
  alu/div_30/U12/Y (INVX2M)                               0.08       1.18 r
  alu/div_30/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX1M)       0.18       1.36 r
  alu/div_30/U51/Y (NAND2X2M)                             0.07       1.43 f
  alu/div_30/U54/Y (INVX2M)                               0.10       1.54 r
  alu/div_30/U11/Y (NAND2X4M)                             0.07       1.61 f
  alu/div_30/U29/Y (NAND2X4M)                             0.09       1.69 r
  alu/div_30/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)       0.37       2.07 r
  alu/div_30/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)       0.16       2.23 r
  alu/div_30/U88/Y (INVX4M)                               0.04       2.27 f
  alu/div_30/U87/Y (NOR2X4M)                              0.12       2.39 r
  alu/div_30/U62/Y (MXI2X4M)                              0.16       2.55 r
  alu/div_30/U23/Y (NAND2X3M)                             0.08       2.63 f
  alu/div_30/U13/Y (NAND3X2M)                             0.13       2.76 r
  alu/div_30/U94/Y (NAND2X2M)                             0.07       2.83 f
  alu/div_30/U95/Y (NAND3X2M)                             0.14       2.97 r
  alu/div_30/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)       0.18       3.16 r
  alu/div_30/U20/Y (CLKAND2X3M)                           0.20       3.35 r
  alu/div_30/U39/Y (CLKMX2X2M)                            0.25       3.60 f
  alu/div_30/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX2M)       0.39       3.99 f
  alu/div_30/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX2M)       0.23       4.22 f
  alu/div_30/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)       0.23       4.46 f
  alu/div_30/U30/Y (CLKINVX4M)                            0.06       4.51 r
  alu/div_30/U63/Y (OR2X4M)                               0.11       4.62 r
  alu/div_30/U53/Y (INVX2M)                               0.07       4.69 f
  alu/div_30/quotient[3] (bit16_alu_DW_div_uns_1)         0.00       4.69 f
  alu/U173/Y (AOI222XLM)                                  0.50       5.19 r
  alu/U75/Y (NAND3BX2M)                                   0.13       5.32 f
  alu/alu_out_reg[3]/D (DFFRQX2M)                         0.00       5.32 f
  data arrival time                                                  5.32

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/alu_out_reg[3]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -5.32
  --------------------------------------------------------------------------
  slack (MET)                                                        4.31


  Startpoint: register_file/reg_file_reg[1][2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: alu/alu_out_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[1][2]/CK (DFFRQX2M)          0.00       0.00 r
  register_file/reg_file_reg[1][2]/Q (DFFRQX2M)           0.49       0.49 r
  register_file/reg1[2] (RF)                              0.00       0.49 r
  alu/b[2] (bit16_alu)                                    0.00       0.49 r
  alu/mult_27/B[2] (bit16_alu_DW02_mult_0)                0.00       0.49 r
  alu/mult_27/U10/Y (INVXLM)                              0.25       0.74 f
  alu/mult_27/U115/Y (NOR2X1M)                            0.21       0.95 r
  alu/mult_27/U2/Y (AND2X2M)                              0.16       1.11 r
  alu/mult_27/S2_2_1/CO (ADDFX2M)                         0.54       1.65 r
  alu/mult_27/S2_3_1/CO (ADDFX2M)                         0.55       2.20 r
  alu/mult_27/S2_4_1/CO (ADDFX2M)                         0.55       2.75 r
  alu/mult_27/S2_5_1/CO (ADDFX2M)                         0.55       3.30 r
  alu/mult_27/S2_6_1/CO (ADDFX2M)                         0.55       3.85 r
  alu/mult_27/S4_1/S (ADDFX2M)                            0.59       4.44 f
  alu/mult_27/U31/Y (INVX2M)                              0.08       4.52 r
  alu/mult_27/U30/Y (XNOR2X2M)                            0.09       4.61 f
  alu/mult_27/FS_1/A[6] (bit16_alu_DW01_add_1)            0.00       4.61 f
  alu/mult_27/FS_1/U4/Y (INVX2M)                          0.07       4.68 r
  alu/mult_27/FS_1/U8/Y (INVX2M)                          0.03       4.71 f
  alu/mult_27/FS_1/SUM[6] (bit16_alu_DW01_add_1)          0.00       4.71 f
  alu/mult_27/PRODUCT[8] (bit16_alu_DW02_mult_0)          0.00       4.71 f
  alu/U124/Y (AOI221XLM)                                  0.37       5.09 r
  alu/U123/Y (OAI2B11X2M)                                 0.16       5.24 f
  alu/alu_out_reg[8]/D (DFFRQX2M)                         0.00       5.24 f
  data arrival time                                                  5.24

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/alu_out_reg[8]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.18       9.62
  data required time                                                 9.62
  --------------------------------------------------------------------------
  data required time                                                 9.62
  data arrival time                                                 -5.24
  --------------------------------------------------------------------------
  slack (MET)                                                        4.38


  Startpoint: register_file/reg_file_reg[1][2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: alu/alu_out_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[1][2]/CK (DFFRQX2M)          0.00       0.00 r
  register_file/reg_file_reg[1][2]/Q (DFFRQX2M)           0.49       0.49 r
  register_file/reg1[2] (RF)                              0.00       0.49 r
  alu/b[2] (bit16_alu)                                    0.00       0.49 r
  alu/mult_27/B[2] (bit16_alu_DW02_mult_0)                0.00       0.49 r
  alu/mult_27/U10/Y (INVXLM)                              0.25       0.74 f
  alu/mult_27/U115/Y (NOR2X1M)                            0.21       0.95 r
  alu/mult_27/U2/Y (AND2X2M)                              0.16       1.11 r
  alu/mult_27/S2_2_1/CO (ADDFX2M)                         0.54       1.65 r
  alu/mult_27/S2_3_1/CO (ADDFX2M)                         0.55       2.20 r
  alu/mult_27/S2_4_1/CO (ADDFX2M)                         0.55       2.75 r
  alu/mult_27/S2_5_1/CO (ADDFX2M)                         0.55       3.30 r
  alu/mult_27/S2_6_1/CO (ADDFX2M)                         0.55       3.85 r
  alu/mult_27/S4_1/S (ADDFX2M)                            0.59       4.44 f
  alu/mult_27/U21/Y (AND2X2M)                             0.20       4.64 f
  alu/mult_27/FS_1/B[7] (bit16_alu_DW01_add_1)            0.00       4.64 f
  alu/mult_27/FS_1/U7/Y (INVX2M)                          0.06       4.70 r
  alu/mult_27/FS_1/U6/Y (XNOR2X2M)                        0.16       4.86 r
  alu/mult_27/FS_1/SUM[7] (bit16_alu_DW01_add_1)          0.00       4.86 r
  alu/mult_27/PRODUCT[9] (bit16_alu_DW02_mult_0)          0.00       4.86 r
  alu/U122/Y (AOI22X1M)                                   0.12       4.98 f
  alu/U121/Y (NAND2X2M)                                   0.08       5.06 r
  alu/alu_out_reg[9]/D (DFFRQX2M)                         0.00       5.06 r
  data arrival time                                                  5.06

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/alu_out_reg[9]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.06
  --------------------------------------------------------------------------
  slack (MET)                                                        4.44


  Startpoint: register_file/reg_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: alu/alu_out_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[0][1]/CK (DFFRQX2M)          0.00       0.00 r
  register_file/reg_file_reg[0][1]/Q (DFFRQX2M)           0.37       0.37 r
  register_file/reg0[1] (RF)                              0.00       0.37 r
  alu/a[1] (bit16_alu)                                    0.00       0.37 r
  alu/U111/Y (BUFX2M)                                     0.25       0.63 r
  alu/mult_27/A[1] (bit16_alu_DW02_mult_0)                0.00       0.63 r
  alu/mult_27/U37/Y (INVX2M)                              0.14       0.77 f
  alu/mult_27/U109/Y (NOR2X1M)                            0.19       0.96 r
  alu/mult_27/U6/Y (AND2X2M)                              0.16       1.12 r
  alu/mult_27/S1_2_0/CO (ADDFX2M)                         0.54       1.66 r
  alu/mult_27/S1_3_0/CO (ADDFX2M)                         0.55       2.21 r
  alu/mult_27/S1_4_0/CO (ADDFX2M)                         0.55       2.76 r
  alu/mult_27/S1_5_0/CO (ADDFX2M)                         0.55       3.31 r
  alu/mult_27/S1_6_0/CO (ADDFX2M)                         0.55       3.86 r
  alu/mult_27/S4_0/S (ADDFX2M)                            0.56       4.42 f
  alu/mult_27/FS_1/A[5] (bit16_alu_DW01_add_1)            0.00       4.42 f
  alu/mult_27/FS_1/U14/Y (BUFX2M)                         0.15       4.57 f
  alu/mult_27/FS_1/SUM[5] (bit16_alu_DW01_add_1)          0.00       4.57 f
  alu/mult_27/PRODUCT[7] (bit16_alu_DW02_mult_0)          0.00       4.57 f
  alu/U163/Y (AOI222XLM)                                  0.34       4.90 r
  alu/U78/Y (NAND3BX2M)                                   0.13       5.03 f
  alu/alu_out_reg[7]/D (DFFRQX2M)                         0.00       5.03 f
  data arrival time                                                  5.03

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/alu_out_reg[7]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -5.03
  --------------------------------------------------------------------------
  slack (MET)                                                        4.59


  Startpoint: register_file/reg_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: alu/alu_out_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[0][1]/CK (DFFRQX2M)          0.00       0.00 r
  register_file/reg_file_reg[0][1]/Q (DFFRQX2M)           0.37       0.37 r
  register_file/reg0[1] (RF)                              0.00       0.37 r
  alu/a[1] (bit16_alu)                                    0.00       0.37 r
  alu/U111/Y (BUFX2M)                                     0.25       0.63 r
  alu/mult_27/A[1] (bit16_alu_DW02_mult_0)                0.00       0.63 r
  alu/mult_27/U37/Y (INVX2M)                              0.14       0.77 f
  alu/mult_27/U109/Y (NOR2X1M)                            0.19       0.96 r
  alu/mult_27/U6/Y (AND2X2M)                              0.16       1.12 r
  alu/mult_27/S1_2_0/CO (ADDFX2M)                         0.54       1.66 r
  alu/mult_27/S1_3_0/CO (ADDFX2M)                         0.55       2.21 r
  alu/mult_27/S1_4_0/CO (ADDFX2M)                         0.55       2.76 r
  alu/mult_27/S1_5_0/CO (ADDFX2M)                         0.55       3.31 r
  alu/mult_27/S1_6_0/S (ADDFX2M)                          0.56       3.87 f
  alu/mult_27/FS_1/A[4] (bit16_alu_DW01_add_1)            0.00       3.87 f
  alu/mult_27/FS_1/U13/Y (BUFX2M)                         0.15       4.02 f
  alu/mult_27/FS_1/SUM[4] (bit16_alu_DW01_add_1)          0.00       4.02 f
  alu/mult_27/PRODUCT[6] (bit16_alu_DW02_mult_0)          0.00       4.02 f
  alu/U86/Y (AOI222X1M)                                   0.35       4.37 r
  alu/U84/Y (NAND3BX2M)                                   0.12       4.49 f
  alu/alu_out_reg[6]/D (DFFRQX2M)                         0.00       4.49 f
  data arrival time                                                  4.49

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/alu_out_reg[6]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.49
  --------------------------------------------------------------------------
  slack (MET)                                                        5.14


  Startpoint: register_file/reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: alu/alu_out_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[1][6]/CK (DFFRHQX4M)         0.00       0.00 r
  register_file/reg_file_reg[1][6]/Q (DFFRHQX4M)          0.27       0.27 r
  register_file/reg1[6] (RF)                              0.00       0.27 r
  alu/b[6] (bit16_alu)                                    0.00       0.27 r
  alu/U10/Y (BUFX8M)                                      0.10       0.37 r
  alu/U3/Y (BUFX12M)                                      0.08       0.45 r
  alu/div_30/b[6] (bit16_alu_DW_div_uns_1)                0.00       0.45 r
  alu/div_30/U31/Y (NAND2BX12M)                           0.10       0.56 r
  alu/div_30/U8/Y (CLKINVX16M)                            0.06       0.61 f
  alu/div_30/U4/Y (NAND2X8M)                              0.06       0.67 r
  alu/div_30/U3/Y (INVX4M)                                0.03       0.70 f
  alu/div_30/U41/Y (NAND2X2M)                             0.12       0.82 r
  alu/div_30/U43/Y (CLKINVX8M)                            0.08       0.90 f
  alu/div_30/U61/Y (NAND2X4M)                             0.07       0.97 r
  alu/div_30/U32/Y (MXI2X2M)                              0.10       1.08 r
  alu/div_30/U12/Y (INVX2M)                               0.07       1.14 f
  alu/div_30/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX1M)       0.25       1.39 f
  alu/div_30/U51/Y (NAND2X2M)                             0.09       1.48 r
  alu/div_30/U54/Y (INVX2M)                               0.07       1.55 f
  alu/div_30/U11/Y (NAND2X4M)                             0.07       1.62 r
  alu/div_30/U29/Y (NAND2X4M)                             0.07       1.70 f
  alu/div_30/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)       0.35       2.04 f
  alu/div_30/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)       0.22       2.26 f
  alu/div_30/U88/Y (INVX4M)                               0.06       2.32 r
  alu/div_30/U87/Y (NOR2X4M)                              0.05       2.37 f
  alu/div_30/U62/Y (MXI2X4M)                              0.14       2.51 f
  alu/div_30/U60/Y (NAND2X2M)                             0.09       2.61 r
  alu/div_30/U13/Y (NAND3X2M)                             0.12       2.72 f
  alu/div_30/U94/Y (NAND2X2M)                             0.09       2.81 r
  alu/div_30/U95/Y (NAND3X2M)                             0.13       2.95 f
  alu/div_30/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)       0.24       3.19 f
  alu/div_30/U20/Y (CLKAND2X3M)                           0.19       3.37 f
  alu/div_30/quotient[4] (bit16_alu_DW_div_uns_1)         0.00       3.37 f
  alu/U172/Y (AOI222XLM)                                  0.51       3.88 r
  alu/U81/Y (NAND3BX2M)                                   0.13       4.01 f
  alu/alu_out_reg[4]/D (DFFRQX2M)                         0.00       4.01 f
  data arrival time                                                  4.01

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/alu_out_reg[4]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                        5.62


  Startpoint: register_file/reg_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: alu/alu_out_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file/reg_file_reg[0][1]/CK (DFFRQX2M)          0.00       0.00 r
  register_file/reg_file_reg[0][1]/Q (DFFRQX2M)           0.37       0.37 r
  register_file/reg0[1] (RF)                              0.00       0.37 r
  alu/a[1] (bit16_alu)                                    0.00       0.37 r
  alu/U111/Y (BUFX2M)                                     0.25       0.63 r
  alu/mult_27/A[1] (bit16_alu_DW02_mult_0)                0.00       0.63 r
  alu/mult_27/U37/Y (INVX2M)                              0.14       0.77 f
  alu/mult_27/U109/Y (NOR2X1M)                            0.19       0.96 r
  alu/mult_27/U6/Y (AND2X2M)                              0.16       1.12 r
  alu/mult_27/S1_2_0/CO (ADDFX2M)                         0.54       1.66 r
  alu/mult_27/S1_3_0/CO (ADDFX2M)                         0.55       2.21 r
  alu/mult_27/S1_4_0/CO (ADDFX2M)                         0.55       2.76 r
  alu/mult_27/S1_5_0/S (ADDFX2M)                          0.56       3.32 f
  alu/mult_27/FS_1/A[3] (bit16_alu_DW01_add_1)            0.00       3.32 f
  alu/mult_27/FS_1/U12/Y (BUFX2M)                         0.15       3.47 f
  alu/mult_27/FS_1/SUM[3] (bit16_alu_DW01_add_1)          0.00       3.47 f
  alu/mult_27/PRODUCT[5] (bit16_alu_DW02_mult_0)          0.00       3.47 f
  alu/U97/Y (AOI222X1M)                                   0.35       3.82 r
  alu/U94/Y (NAND3BX2M)                                   0.12       3.94 f
  alu/alu_out_reg[5]/D (DFFRQX2M)                         0.00       3.94 f
  data arrival time                                                  3.94

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/alu_out_reg[5]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.94
  --------------------------------------------------------------------------
  slack (MET)                                                        5.69


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: alu/out_valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U9/Y (NOR2BX2M)                                0.20       1.08 r
  sys_ctrl/U7/Y (NOR2X2M)                                 0.11       1.19 f
  sys_ctrl/U10/Y (NOR2X2M)                                0.26       1.45 r
  sys_ctrl/alu_fun[1] (sys_ctrl)                          0.00       1.45 r
  alu/alu_fun[1] (bit16_alu)                              0.00       1.45 r
  alu/U49/Y (INVX2M)                                      0.15       1.60 f
  alu/U29/Y (NOR2X2M)                                     0.18       1.78 r
  alu/U27/Y (AOI22X1M)                                    0.18       1.96 f
  alu/U64/Y (AND4X2M)                                     0.28       2.24 f
  alu/U63/Y (NOR2X2M)                                     0.08       2.32 r
  alu/out_valid_reg/D (DFFRQX2M)                          0.00       2.32 r
  data arrival time                                                  2.32

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/out_valid_reg/CK (DFFRQX2M)                         0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                        7.18


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[1][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U50/Y (INVX2M)                            0.09       2.30 f
  register_file/U3/Y (NOR2X2M)                            0.34       2.64 r
  register_file/U246/Y (MX2XLM)                           0.32       2.96 f
  register_file/reg_file_reg[1][0]/D (DFFRHQX2M)          0.00       2.96 f
  data arrival time                                                  2.96

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[1][0]/CK (DFFRHQX2M)         0.00       9.80 r
  library setup time                                     -0.22       9.58
  data required time                                                 9.58
  --------------------------------------------------------------------------
  data required time                                                 9.58
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        6.62


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[1][7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U50/Y (INVX2M)                            0.09       2.30 f
  register_file/U3/Y (NOR2X2M)                            0.34       2.64 r
  register_file/U244/Y (MX2XLM)                           0.34       2.98 f
  register_file/reg_file_reg[1][7]/D (DFFRHQX4M)          0.00       2.98 f
  data arrival time                                                  2.98

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[1][7]/CK (DFFRHQX4M)         0.00       9.80 r
  library setup time                                     -0.19       9.61
  data required time                                                 9.61
  --------------------------------------------------------------------------
  data required time                                                 9.61
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                        6.62


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[1][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U50/Y (INVX2M)                            0.09       2.30 f
  register_file/U3/Y (NOR2X2M)                            0.34       2.64 r
  register_file/U243/Y (MX2XLM)                           0.34       2.98 f
  register_file/reg_file_reg[1][6]/D (DFFRHQX4M)          0.00       2.98 f
  data arrival time                                                  2.98

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[1][6]/CK (DFFRHQX4M)         0.00       9.80 r
  library setup time                                     -0.19       9.61
  data required time                                                 9.61
  --------------------------------------------------------------------------
  data required time                                                 9.61
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                        6.62


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[1][2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U50/Y (INVX2M)                            0.09       2.30 f
  register_file/U3/Y (NOR2X2M)                            0.34       2.64 r
  register_file/U13/Y (MX2XLM)                            0.22       2.86 r
  register_file/reg_file_reg[1][2]/D (DFFRQX2M)           0.00       2.86 r
  data arrival time                                                  2.86

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[1][2]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                        6.63


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[1][1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U50/Y (INVX2M)                            0.09       2.30 f
  register_file/U3/Y (NOR2X2M)                            0.34       2.64 r
  register_file/U125/Y (MX2XLM)                           0.22       2.86 r
  register_file/reg_file_reg[1][1]/D (DFFRQX2M)           0.00       2.86 r
  data arrival time                                                  2.86

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[1][1]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                        6.63


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[1][5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U50/Y (INVX2M)                            0.09       2.30 f
  register_file/U3/Y (NOR2X2M)                            0.34       2.64 r
  register_file/U128/Y (MX2XLM)                           0.32       2.97 f
  register_file/reg_file_reg[1][5]/D (DFFRHQX1M)          0.00       2.97 f
  data arrival time                                                  2.97

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[1][5]/CK (DFFRHQX1M)         0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        6.68


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[1][3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U50/Y (INVX2M)                            0.09       2.30 f
  register_file/U3/Y (NOR2X2M)                            0.34       2.64 r
  register_file/U126/Y (MX2XLM)                           0.32       2.97 f
  register_file/reg_file_reg[1][3]/D (DFFRHQX1M)          0.00       2.97 f
  data arrival time                                                  2.97

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[1][3]/CK (DFFRHQX1M)         0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        6.68


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[1][4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U50/Y (INVX2M)                            0.09       2.30 f
  register_file/U3/Y (NOR2X2M)                            0.34       2.64 r
  register_file/U127/Y (MX2XLM)                           0.32       2.97 f
  register_file/reg_file_reg[1][4]/D (DFFRHQX1M)          0.00       2.97 f
  data arrival time                                                  2.97

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[1][4]/CK (DFFRHQX1M)         0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        6.68


  Startpoint: sys_ctrl/address_reg[0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/rddata_reg[4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/address_reg[0]/CK (DFFRX1M)                    0.00       0.00 r
  sys_ctrl/address_reg[0]/Q (DFFRX1M)                     0.47       0.47 r
  sys_ctrl/address[0] (sys_ctrl)                          0.00       0.47 r
  U16/Y (BUFX2M)                                          0.27       0.74 r
  register_file/address[0] (RF)                           0.00       0.74 r
  register_file/U238/Y (INVX2M)                           0.13       0.86 f
  register_file/U17/Y (INVX2M)                            0.83       1.70 r
  register_file/U206/Y (MX4X1M)                           0.49       2.18 f
  register_file/U7/Y (MX4XLM)                             0.38       2.57 f
  register_file/U226/Y (AO22X1M)                          0.33       2.90 f
  register_file/rddata_reg[4]/D (DFFRQX2M)                0.00       2.90 f
  data arrival time                                                  2.90

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/rddata_reg[4]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                        6.74


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[3][5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U47/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U46/Y (BUFX2M)                            0.24       2.55 f
  register_file/U122/Y (OAI2BB2X1M)                       0.25       2.80 f
  register_file/reg_file_reg[3][5]/D (DFFSQX2M)           0.00       2.80 f
  data arrival time                                                  2.80

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[3][5]/CK (DFFSQX2M)          0.00       9.80 r
  library setup time                                     -0.26       9.54
  data required time                                                 9.54
  --------------------------------------------------------------------------
  data required time                                                 9.54
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                        6.74


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[0][5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U36/Y (NAND2BX2M)                         0.24       2.45 f
  register_file/U19/Y (INVX2M)                            0.14       2.59 r
  register_file/U14/Y (MX2XLM)                            0.17       2.76 r
  register_file/reg_file_reg[0][5]/D (DFFRQX2M)           0.00       2.76 r
  data arrival time                                                  2.76

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[0][5]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                        6.74


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[2][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U49/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U48/Y (BUFX2M)                            0.24       2.55 f
  register_file/U123/Y (OAI2BB2X1M)                       0.25       2.80 f
  register_file/reg_file_reg[2][0]/D (DFFSQX2M)           0.00       2.80 f
  data arrival time                                                  2.80

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[2][0]/CK (DFFSQX2M)          0.00       9.80 r
  library setup time                                     -0.26       9.54
  data required time                                                 9.54
  --------------------------------------------------------------------------
  data required time                                                 9.54
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                        6.74


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[2][7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U49/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U48/Y (BUFX2M)                            0.24       2.55 f
  register_file/U124/Y (OAI2BB2X1M)                       0.25       2.80 f
  register_file/reg_file_reg[2][7]/D (DFFSQX2M)           0.00       2.80 f
  data arrival time                                                  2.80

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[2][7]/CK (DFFSQX2M)          0.00       9.80 r
  library setup time                                     -0.26       9.54
  data required time                                                 9.54
  --------------------------------------------------------------------------
  data required time                                                 9.54
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                        6.74


  Startpoint: sys_ctrl/address_reg[0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/rddata_reg[3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/address_reg[0]/CK (DFFRX1M)                    0.00       0.00 r
  sys_ctrl/address_reg[0]/Q (DFFRX1M)                     0.47       0.47 r
  sys_ctrl/address[0] (sys_ctrl)                          0.00       0.47 r
  U16/Y (BUFX2M)                                          0.27       0.74 r
  register_file/address[0] (RF)                           0.00       0.74 r
  register_file/U238/Y (INVX2M)                           0.13       0.86 f
  register_file/U17/Y (INVX2M)                            0.83       1.70 r
  register_file/U224/Y (MX4XLM)                           0.54       2.24 f
  register_file/U223/Y (MX4X1M)                           0.32       2.56 f
  register_file/U222/Y (AO22X1M)                          0.32       2.88 f
  register_file/rddata_reg[3]/D (DFFRQX2M)                0.00       2.88 f
  data arrival time                                                  2.88

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/rddata_reg[3]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        6.75


  Startpoint: sys_ctrl/address_reg[0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/rddata_reg[2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/address_reg[0]/CK (DFFRX1M)                    0.00       0.00 r
  sys_ctrl/address_reg[0]/Q (DFFRX1M)                     0.47       0.47 r
  sys_ctrl/address[0] (sys_ctrl)                          0.00       0.47 r
  U16/Y (BUFX2M)                                          0.27       0.74 r
  register_file/address[0] (RF)                           0.00       0.74 r
  register_file/U238/Y (INVX2M)                           0.13       0.86 f
  register_file/U17/Y (INVX2M)                            0.83       1.70 r
  register_file/U12/Y (MX4XLM)                            0.54       2.24 f
  register_file/U220/Y (MX4X1M)                           0.32       2.56 f
  register_file/U219/Y (AO22X1M)                          0.32       2.88 f
  register_file/rddata_reg[2]/D (DFFRQX2M)                0.00       2.88 f
  data arrival time                                                  2.88

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/rddata_reg[2]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        6.75


  Startpoint: sys_ctrl/address_reg[0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/rddata_reg[1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/address_reg[0]/CK (DFFRX1M)                    0.00       0.00 r
  sys_ctrl/address_reg[0]/Q (DFFRX1M)                     0.47       0.47 r
  sys_ctrl/address[0] (sys_ctrl)                          0.00       0.47 r
  U16/Y (BUFX2M)                                          0.27       0.74 r
  register_file/address[0] (RF)                           0.00       0.74 r
  register_file/U238/Y (INVX2M)                           0.13       0.86 f
  register_file/U17/Y (INVX2M)                            0.83       1.70 r
  register_file/U197/Y (MX4XLM)                           0.54       2.24 f
  register_file/U216/Y (MX4X1M)                           0.32       2.56 f
  register_file/U215/Y (AO22X1M)                          0.32       2.88 f
  register_file/rddata_reg[1]/D (DFFRQX2M)                0.00       2.88 f
  data arrival time                                                  2.88

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/rddata_reg[1]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        6.75


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[5][7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U43/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U42/Y (BUFX2M)                            0.24       2.55 f
  register_file/U95/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[5][7]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[5][7]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[5][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U43/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U42/Y (BUFX2M)                            0.24       2.55 f
  register_file/U94/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[5][6]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[5][6]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[5][5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U43/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U42/Y (BUFX2M)                            0.24       2.55 f
  register_file/U93/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[5][5]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[5][5]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[5][4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U43/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U42/Y (BUFX2M)                            0.24       2.55 f
  register_file/U92/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[5][4]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[5][4]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[5][3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U43/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U42/Y (BUFX2M)                            0.24       2.55 f
  register_file/U91/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[5][3]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[5][3]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[5][2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U43/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U42/Y (BUFX2M)                            0.24       2.55 f
  register_file/U90/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[5][2]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[5][2]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[5][1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U43/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U42/Y (BUFX2M)                            0.24       2.55 f
  register_file/U89/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[5][1]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[5][1]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[5][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U43/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U42/Y (BUFX2M)                            0.24       2.55 f
  register_file/U88/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[5][0]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[5][0]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[7][7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U39/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U38/Y (BUFX2M)                            0.24       2.55 f
  register_file/U79/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[7][7]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[7][7]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[7][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U39/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U38/Y (BUFX2M)                            0.24       2.55 f
  register_file/U78/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[7][6]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[7][6]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[7][5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U39/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U38/Y (BUFX2M)                            0.24       2.55 f
  register_file/U77/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[7][5]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[7][5]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[7][4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U39/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U38/Y (BUFX2M)                            0.24       2.55 f
  register_file/U76/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[7][4]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[7][4]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[7][3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U39/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U38/Y (BUFX2M)                            0.24       2.55 f
  register_file/U75/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[7][3]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[7][3]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[7][2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U39/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U38/Y (BUFX2M)                            0.24       2.55 f
  register_file/U74/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[7][2]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[7][2]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[7][1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U39/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U38/Y (BUFX2M)                            0.24       2.55 f
  register_file/U73/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[7][1]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[7][1]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[7][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U39/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U38/Y (BUFX2M)                            0.24       2.55 f
  register_file/U72/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[7][0]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[7][0]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[3][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U47/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U46/Y (BUFX2M)                            0.24       2.55 f
  register_file/U104/Y (OAI2BB2X1M)                       0.16       2.71 r
  register_file/reg_file_reg[3][0]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[3][0]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[3][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U47/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U46/Y (BUFX2M)                            0.24       2.55 f
  register_file/U109/Y (OAI2BB2X1M)                       0.16       2.71 r
  register_file/reg_file_reg[3][6]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[3][6]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[3][7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U47/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U46/Y (BUFX2M)                            0.24       2.55 f
  register_file/U110/Y (OAI2BB2X1M)                       0.16       2.71 r
  register_file/reg_file_reg[3][7]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[3][7]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[3][1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U47/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U46/Y (BUFX2M)                            0.24       2.55 f
  register_file/U105/Y (OAI2BB2X1M)                       0.16       2.71 r
  register_file/reg_file_reg[3][1]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[3][1]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[3][4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U47/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U46/Y (BUFX2M)                            0.24       2.55 f
  register_file/U108/Y (OAI2BB2X1M)                       0.16       2.71 r
  register_file/reg_file_reg[3][4]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[3][4]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[3][3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U47/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U46/Y (BUFX2M)                            0.24       2.55 f
  register_file/U107/Y (OAI2BB2X1M)                       0.16       2.71 r
  register_file/reg_file_reg[3][3]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[3][3]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[3][2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U9/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U47/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U46/Y (BUFX2M)                            0.24       2.55 f
  register_file/U106/Y (OAI2BB2X1M)                       0.16       2.71 r
  register_file/reg_file_reg[3][2]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[3][2]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[6][7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U41/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U40/Y (BUFX2M)                            0.24       2.55 f
  register_file/U87/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[6][7]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[6][7]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[6][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U41/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U40/Y (BUFX2M)                            0.24       2.55 f
  register_file/U86/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[6][6]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[6][6]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[6][5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U41/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U40/Y (BUFX2M)                            0.24       2.55 f
  register_file/U85/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[6][5]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[6][5]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[6][4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U41/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U40/Y (BUFX2M)                            0.24       2.55 f
  register_file/U84/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[6][4]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[6][4]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[6][3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U41/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U40/Y (BUFX2M)                            0.24       2.55 f
  register_file/U83/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[6][3]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[6][3]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[6][2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U41/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U40/Y (BUFX2M)                            0.24       2.55 f
  register_file/U82/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[6][2]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[6][2]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[6][1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U41/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U40/Y (BUFX2M)                            0.24       2.55 f
  register_file/U81/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[6][1]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[6][1]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[6][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U41/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U40/Y (BUFX2M)                            0.24       2.55 f
  register_file/U80/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[6][0]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[6][0]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[4][7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U45/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U44/Y (BUFX2M)                            0.24       2.55 f
  register_file/U103/Y (OAI2BB2X1M)                       0.16       2.71 r
  register_file/reg_file_reg[4][7]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[4][7]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[4][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U45/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U44/Y (BUFX2M)                            0.24       2.55 f
  register_file/U102/Y (OAI2BB2X1M)                       0.16       2.71 r
  register_file/reg_file_reg[4][6]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[4][6]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[4][5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U45/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U44/Y (BUFX2M)                            0.24       2.55 f
  register_file/U101/Y (OAI2BB2X1M)                       0.16       2.71 r
  register_file/reg_file_reg[4][5]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[4][5]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[4][4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U45/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U44/Y (BUFX2M)                            0.24       2.55 f
  register_file/U100/Y (OAI2BB2X1M)                       0.16       2.71 r
  register_file/reg_file_reg[4][4]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[4][4]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[4][3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U45/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U44/Y (BUFX2M)                            0.24       2.55 f
  register_file/U99/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[4][3]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[4][3]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[4][2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U45/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U44/Y (BUFX2M)                            0.24       2.55 f
  register_file/U98/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[4][2]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[4][2]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[4][1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U45/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U44/Y (BUFX2M)                            0.24       2.55 f
  register_file/U97/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[4][1]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[4][1]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[4][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U45/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U44/Y (BUFX2M)                            0.24       2.55 f
  register_file/U96/Y (OAI2BB2X1M)                        0.16       2.71 r
  register_file/reg_file_reg[4][0]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[4][0]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[2][1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U49/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U48/Y (BUFX2M)                            0.24       2.55 f
  register_file/U111/Y (OAI2BB2X1M)                       0.16       2.71 r
  register_file/reg_file_reg[2][1]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[2][1]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[2][4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U49/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U48/Y (BUFX2M)                            0.24       2.55 f
  register_file/U114/Y (OAI2BB2X1M)                       0.16       2.71 r
  register_file/reg_file_reg[2][4]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[2][4]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[2][2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U49/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U48/Y (BUFX2M)                            0.24       2.55 f
  register_file/U112/Y (OAI2BB2X1M)                       0.16       2.71 r
  register_file/reg_file_reg[2][2]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[2][2]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[2][3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U49/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U48/Y (BUFX2M)                            0.24       2.55 f
  register_file/U113/Y (OAI2BB2X1M)                       0.16       2.71 r
  register_file/reg_file_reg[2][3]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[2][3]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[2][5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U49/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U48/Y (BUFX2M)                            0.24       2.55 f
  register_file/U115/Y (OAI2BB2X1M)                       0.16       2.71 r
  register_file/reg_file_reg[2][5]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[2][5]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[2][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U49/Y (NAND2X2M)                          0.10       2.32 f
  register_file/U48/Y (BUFX2M)                            0.24       2.55 f
  register_file/U116/Y (OAI2BB2X1M)                       0.16       2.71 r
  register_file/reg_file_reg[2][6]/D (DFFRQX2M)           0.00       2.71 r
  data arrival time                                                  2.71

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[2][6]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/address_reg[0]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/rddata_reg[0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/address_reg[0]/CK (DFFRX1M)                    0.00       0.00 r
  sys_ctrl/address_reg[0]/Q (DFFRX1M)                     0.47       0.47 r
  sys_ctrl/address[0] (sys_ctrl)                          0.00       0.47 r
  U16/Y (BUFX2M)                                          0.27       0.74 r
  register_file/address[0] (RF)                           0.00       0.74 r
  register_file/U238/Y (INVX2M)                           0.13       0.86 f
  register_file/U17/Y (INVX2M)                            0.83       1.70 r
  register_file/U203/Y (MX4X1M)                           0.50       2.20 f
  register_file/U212/Y (MX4X1M)                           0.34       2.54 f
  register_file/U211/Y (AO22X1M)                          0.32       2.86 f
  register_file/rddata_reg[0]/D (DFFRQX2M)                0.00       2.86 f
  data arrival time                                                  2.86

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/rddata_reg[0]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[0][7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U36/Y (NAND2BX2M)                         0.24       2.45 f
  register_file/U19/Y (INVX2M)                            0.14       2.59 r
  register_file/U245/Y (MX2XLM)                           0.25       2.84 f
  register_file/reg_file_reg[0][7]/D (DFFRHQX1M)          0.00       2.84 f
  data arrival time                                                  2.84

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[0][7]/CK (DFFRHQX1M)         0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                        6.80


  Startpoint: sys_ctrl/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: register_file/reg_file_reg[0][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[2]/Q (DFFRQX2M)              0.45       0.45 f
  sys_ctrl/U48/Y (BUFX2M)                                 0.22       0.67 f
  sys_ctrl/U12/Y (NOR2X2M)                                0.21       0.88 r
  sys_ctrl/U14/Y (NAND3X2M)                               0.14       1.01 f
  sys_ctrl/U46/Y (AOI2BB2XLM)                             0.25       1.26 f
  sys_ctrl/U44/Y (OAI31X1M)                               0.30       1.56 r
  sys_ctrl/w_en (sys_ctrl)                                0.00       1.56 r
  register_file/wren (RF)                                 0.00       1.56 r
  register_file/U37/Y (NOR2BX2M)                          0.24       1.80 r
  register_file/U8/Y (NOR3BX2M)                           0.42       2.22 r
  register_file/U36/Y (NAND2BX2M)                         0.24       2.45 f
  register_file/U19/Y (INVX2M)                            0.14       2.59 r
  register_file/U15/Y (MX2XLM)                            0.25       2.84 f
  register_file/reg_file_reg[0][6]/D (DFFRHQX1M)          0.00       2.84 f
  data arrival time                                                  2.84

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file/reg_file_reg[0][6]/CK (DFFRHQX1M)         0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                        6.80


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[15][7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U180/Y (AND2X2M)                        0.18       2.26 f
  async_fifo/dut2/U38/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U59/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[15][7]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[15][7]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.81


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[15][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U180/Y (AND2X2M)                        0.18       2.26 f
  async_fifo/dut2/U38/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U58/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[15][6]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[15][6]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.81


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[15][5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U180/Y (AND2X2M)                        0.18       2.26 f
  async_fifo/dut2/U38/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U57/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[15][5]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[15][5]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.81


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[15][4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U180/Y (AND2X2M)                        0.18       2.26 f
  async_fifo/dut2/U38/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U56/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[15][4]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[15][4]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.81


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[15][3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U180/Y (AND2X2M)                        0.18       2.26 f
  async_fifo/dut2/U38/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U55/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[15][3]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[15][3]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.81


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[15][2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U180/Y (AND2X2M)                        0.18       2.26 f
  async_fifo/dut2/U38/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U54/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[15][2]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[15][2]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.81


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[15][1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U180/Y (AND2X2M)                        0.18       2.26 f
  async_fifo/dut2/U38/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U53/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[15][1]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[15][1]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.81


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[15][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U180/Y (AND2X2M)                        0.18       2.26 f
  async_fifo/dut2/U38/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U52/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[15][0]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[15][0]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.81


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[10][7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U28/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U91/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[10][7]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[10][7]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[10][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U28/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U90/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[10][6]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[10][6]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[10][5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U28/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U89/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[10][5]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[10][5]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[10][4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U28/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U88/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[10][4]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[10][4]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[10][3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U28/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U87/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[10][3]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[10][3]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[10][2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U28/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U86/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[10][2]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[10][2]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[10][1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U28/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U85/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[10][1]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[10][1]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[10][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U28/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U84/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[10][0]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[10][0]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[8][7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U30/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U107/Y (OAI2BB2X1M)                     0.19       2.67 r
  async_fifo/dut2/fifo_reg[8][7]/D (DFFRQX2M)             0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[8][7]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[8][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U30/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U106/Y (OAI2BB2X1M)                     0.19       2.67 r
  async_fifo/dut2/fifo_reg[8][6]/D (DFFRQX2M)             0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[8][6]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[8][5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U30/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U105/Y (OAI2BB2X1M)                     0.19       2.67 r
  async_fifo/dut2/fifo_reg[8][5]/D (DFFRQX2M)             0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[8][5]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[8][4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U30/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U104/Y (OAI2BB2X1M)                     0.19       2.67 r
  async_fifo/dut2/fifo_reg[8][4]/D (DFFRQX2M)             0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[8][4]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[8][3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U30/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U103/Y (OAI2BB2X1M)                     0.19       2.67 r
  async_fifo/dut2/fifo_reg[8][3]/D (DFFRQX2M)             0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[8][3]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[8][2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U30/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U102/Y (OAI2BB2X1M)                     0.19       2.67 r
  async_fifo/dut2/fifo_reg[8][2]/D (DFFRQX2M)             0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[8][2]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[8][1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U30/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U101/Y (OAI2BB2X1M)                     0.19       2.67 r
  async_fifo/dut2/fifo_reg[8][1]/D (DFFRQX2M)             0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[8][1]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[8][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U30/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U100/Y (OAI2BB2X1M)                     0.19       2.67 r
  async_fifo/dut2/fifo_reg[8][0]/D (DFFRQX2M)             0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[8][0]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[12][7]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U26/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U75/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[12][7]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[12][7]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[12][6]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U26/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U74/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[12][6]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[12][6]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[12][5]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U26/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U73/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[12][5]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[12][5]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[12][4]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U26/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U72/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[12][4]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[12][4]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[12][3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U26/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U71/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[12][3]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[12][3]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[12][2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U26/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U70/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[12][2]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[12][2]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[12][1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U26/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U69/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[12][1]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[12][1]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[12][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U39/Y (AND2X2M)                         0.18       2.26 f
  async_fifo/dut2/U26/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U68/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[12][0]/D (DFFRQX2M)            0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[12][0]/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[9][3]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U180/Y (AND2X2M)                        0.18       2.26 f
  async_fifo/dut2/U29/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U95/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[9][3]/D (DFFRQX2M)             0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[9][3]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[9][2]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U180/Y (AND2X2M)                        0.18       2.26 f
  async_fifo/dut2/U29/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U94/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[9][2]/D (DFFRQX2M)             0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[9][2]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[9][1]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U180/Y (AND2X2M)                        0.18       2.26 f
  async_fifo/dut2/U29/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U93/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[9][1]/D (DFFRQX2M)             0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[9][1]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: sys_ctrl/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by Ref_clk)
  Endpoint: async_fifo/dut2/fifo_reg[9][0]
            (rising edge-triggered flip-flop clocked by Ref_clk)
  Path Group: Ref_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Ref_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl/current_state_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  sys_ctrl/current_state_reg[3]/Q (DFFRQX2M)              0.53       0.53 f
  sys_ctrl/U43/Y (INVX2M)                                 0.15       0.69 r
  sys_ctrl/U12/Y (NOR2X2M)                                0.09       0.78 f
  sys_ctrl/U9/Y (NOR2BX2M)                                0.16       0.94 f
  sys_ctrl/U7/Y (NOR2X2M)                                 0.26       1.20 r
  sys_ctrl/U6/Y (INVX2M)                                  0.20       1.39 f
  sys_ctrl/U89/Y (AO21XLM)                                0.36       1.75 f
  sys_ctrl/w_inc (sys_ctrl)                               0.00       1.75 f
  async_fifo/w_inc (fifo_top)                             0.00       1.75 f
  async_fifo/dut2/w_inc (fifo_memory)                     0.00       1.75 f
  async_fifo/dut2/U40/Y (NOR2BX2M)                        0.17       1.92 f
  async_fifo/dut2/U183/Y (AND2X2M)                        0.16       2.08 f
  async_fifo/dut2/U180/Y (AND2X2M)                        0.18       2.26 f
  async_fifo/dut2/U29/Y (NAND2X2M)                        0.22       2.48 r
  async_fifo/dut2/U92/Y (OAI2BB2X1M)                      0.19       2.67 r
  async_fifo/dut2/fifo_reg[9][0]/D (DFFRQX2M)             0.00       2.67 r
  data arrival time                                                  2.67

  clock Ref_clk (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo/dut2/fifo_reg[9][0]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: Uart_clk (clock source 'UART_CLK')
  Endpoint: tx_div/clk_reg_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (fall edge)             135.00     135.00
  Uart_clk (in)                            0.00     135.00 f
  tx_div/i_ref_clk (clk_div_0)             0.00     135.00 f
  tx_div/U10/Y (OAI2BB2X1M)                0.78     135.78 f
  tx_div/U23/Y (CLKXOR2X2M)                0.14     135.92 f
  tx_div/U22/Y (MXI2X1M)                   0.11     136.03 r
  tx_div/clk_reg_reg/D (DFFRX1M)           0.00     136.03 r
  data arrival time                                 136.03

  clock UART_CLK (rise edge)             271.00     271.00
  clock network delay (ideal)              0.00     271.00
  clock uncertainty                       -0.20     270.80
  tx_div/clk_reg_reg/CK (DFFRX1M)          0.00     270.80 r
  library setup time                      -0.26     270.54
  data required time                                270.54
  -----------------------------------------------------------
  data required time                                270.54
  data arrival time                                -136.03
  -----------------------------------------------------------
  slack (MET)                                       134.51


  Startpoint: Uart_clk (clock source 'UART_CLK')
  Endpoint: rx_div/clk_reg_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (fall edge)             135.00     135.00
  Uart_clk (in)                            0.00     135.00 f
  rx_div/i_ref_clk (clk_div_1)             0.00     135.00 f
  rx_div/U10/Y (OAI2BB2X1M)                0.72     135.72 f
  rx_div/U23/Y (CLKXOR2X2M)                0.14     135.86 f
  rx_div/U22/Y (MXI2X1M)                   0.11     135.96 r
  rx_div/clk_reg_reg/D (DFFRX1M)           0.00     135.96 r
  data arrival time                                 135.96

  clock UART_CLK (rise edge)             271.00     271.00
  clock network delay (ideal)              0.00     271.00
  clock uncertainty                       -0.20     270.80
  rx_div/clk_reg_reg/CK (DFFRX1M)          0.00     270.80 r
  library setup time                      -0.26     270.54
  data required time                                270.54
  -----------------------------------------------------------
  data required time                                270.54
  data arrival time                                -135.96
  -----------------------------------------------------------
  slack (MET)                                       134.58


  Startpoint: tx_div/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_div/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_div/counter_reg[6]/CK (DFFRQX2M)                     0.00       0.00 r
  tx_div/counter_reg[6]/Q (DFFRQX2M)                      0.50       0.50 f
  tx_div/U45/Y (CLKXOR2X2M)                               0.23       0.73 f
  tx_div/U44/Y (NOR4X1M)                                  0.29       1.02 r
  tx_div/U13/Y (NAND2X2M)                                 0.18       1.20 f
  tx_div/U3/Y (AND2X2M)                                   0.21       1.41 f
  tx_div/add_21_aco/A[0] (clk_div_0_DW01_inc_0)           0.00       1.41 f
  tx_div/add_21_aco/U1_1_1/CO (ADDHX1M)                   0.19       1.60 f
  tx_div/add_21_aco/U1_1_2/CO (ADDHX1M)                   0.19       1.79 f
  tx_div/add_21_aco/U1_1_3/CO (ADDHX1M)                   0.19       1.99 f
  tx_div/add_21_aco/U1_1_4/CO (ADDHX1M)                   0.19       2.18 f
  tx_div/add_21_aco/U1_1_5/CO (ADDHX1M)                   0.19       2.37 f
  tx_div/add_21_aco/U1_1_6/CO (ADDHX1M)                   0.20       2.57 f
  tx_div/add_21_aco/U1/Y (CLKXOR2X2M)                     0.19       2.76 r
  tx_div/add_21_aco/SUM[7] (clk_div_0_DW01_inc_0)         0.00       2.76 r
  tx_div/U14/Y (CLKMX2X2M)                                0.17       2.93 r
  tx_div/counter_reg[7]/D (DFFRQX2M)                      0.00       2.93 r
  data arrival time                                                  2.93

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  tx_div/counter_reg[7]/CK (DFFRQX2M)                     0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                      267.57


  Startpoint: rx_div/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_div/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_div/counter_reg[6]/CK (DFFRQX2M)                     0.00       0.00 r
  rx_div/counter_reg[6]/Q (DFFRQX2M)                      0.50       0.50 f
  rx_div/U45/Y (CLKXOR2X2M)                               0.23       0.73 f
  rx_div/U44/Y (NOR4X1M)                                  0.29       1.02 r
  rx_div/U13/Y (NAND2X2M)                                 0.18       1.20 f
  rx_div/U3/Y (AND2X2M)                                   0.21       1.41 f
  rx_div/add_21_aco/A[0] (clk_div_1_DW01_inc_0)           0.00       1.41 f
  rx_div/add_21_aco/U1_1_1/CO (ADDHX1M)                   0.19       1.60 f
  rx_div/add_21_aco/U1_1_2/CO (ADDHX1M)                   0.19       1.79 f
  rx_div/add_21_aco/U1_1_3/CO (ADDHX1M)                   0.19       1.99 f
  rx_div/add_21_aco/U1_1_4/CO (ADDHX1M)                   0.19       2.18 f
  rx_div/add_21_aco/U1_1_5/CO (ADDHX1M)                   0.19       2.37 f
  rx_div/add_21_aco/U1_1_6/CO (ADDHX1M)                   0.20       2.57 f
  rx_div/add_21_aco/U1/Y (CLKXOR2X2M)                     0.19       2.76 r
  rx_div/add_21_aco/SUM[7] (clk_div_1_DW01_inc_0)         0.00       2.76 r
  rx_div/U14/Y (CLKMX2X2M)                                0.17       2.93 r
  rx_div/counter_reg[7]/D (DFFRQX2M)                      0.00       2.93 r
  data arrival time                                                  2.93

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  rx_div/counter_reg[7]/CK (DFFRQX2M)                     0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                      267.57


  Startpoint: tx_div/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_div/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_div/counter_reg[6]/CK (DFFRQX2M)                     0.00       0.00 r
  tx_div/counter_reg[6]/Q (DFFRQX2M)                      0.50       0.50 f
  tx_div/U45/Y (CLKXOR2X2M)                               0.23       0.73 f
  tx_div/U44/Y (NOR4X1M)                                  0.29       1.02 r
  tx_div/U13/Y (NAND2X2M)                                 0.18       1.20 f
  tx_div/U3/Y (AND2X2M)                                   0.21       1.41 f
  tx_div/add_21_aco/A[0] (clk_div_0_DW01_inc_0)           0.00       1.41 f
  tx_div/add_21_aco/U1_1_1/CO (ADDHX1M)                   0.19       1.60 f
  tx_div/add_21_aco/U1_1_2/CO (ADDHX1M)                   0.19       1.79 f
  tx_div/add_21_aco/U1_1_3/CO (ADDHX1M)                   0.19       1.99 f
  tx_div/add_21_aco/U1_1_4/CO (ADDHX1M)                   0.19       2.18 f
  tx_div/add_21_aco/U1_1_5/CO (ADDHX1M)                   0.19       2.37 f
  tx_div/add_21_aco/U1_1_6/S (ADDHX1M)                    0.11       2.49 r
  tx_div/add_21_aco/SUM[6] (clk_div_0_DW01_inc_0)         0.00       2.49 r
  tx_div/U15/Y (CLKMX2X2M)                                0.21       2.69 r
  tx_div/counter_reg[6]/D (DFFRQX2M)                      0.00       2.69 r
  data arrival time                                                  2.69

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  tx_div/counter_reg[6]/CK (DFFRQX2M)                     0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                      267.81


  Startpoint: rx_div/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_div/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_div/counter_reg[6]/CK (DFFRQX2M)                     0.00       0.00 r
  rx_div/counter_reg[6]/Q (DFFRQX2M)                      0.50       0.50 f
  rx_div/U45/Y (CLKXOR2X2M)                               0.23       0.73 f
  rx_div/U44/Y (NOR4X1M)                                  0.29       1.02 r
  rx_div/U13/Y (NAND2X2M)                                 0.18       1.20 f
  rx_div/U3/Y (AND2X2M)                                   0.21       1.41 f
  rx_div/add_21_aco/A[0] (clk_div_1_DW01_inc_0)           0.00       1.41 f
  rx_div/add_21_aco/U1_1_1/CO (ADDHX1M)                   0.19       1.60 f
  rx_div/add_21_aco/U1_1_2/CO (ADDHX1M)                   0.19       1.79 f
  rx_div/add_21_aco/U1_1_3/CO (ADDHX1M)                   0.19       1.99 f
  rx_div/add_21_aco/U1_1_4/CO (ADDHX1M)                   0.19       2.18 f
  rx_div/add_21_aco/U1_1_5/CO (ADDHX1M)                   0.19       2.37 f
  rx_div/add_21_aco/U1_1_6/S (ADDHX1M)                    0.11       2.48 r
  rx_div/add_21_aco/SUM[6] (clk_div_1_DW01_inc_0)         0.00       2.48 r
  rx_div/U15/Y (CLKMX2X2M)                                0.21       2.69 r
  rx_div/counter_reg[6]/D (DFFRQX2M)                      0.00       2.69 r
  data arrival time                                                  2.69

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  rx_div/counter_reg[6]/CK (DFFRQX2M)                     0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                      267.81


  Startpoint: tx_div/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_div/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_div/counter_reg[6]/CK (DFFRQX2M)                     0.00       0.00 r
  tx_div/counter_reg[6]/Q (DFFRQX2M)                      0.50       0.50 f
  tx_div/U45/Y (CLKXOR2X2M)                               0.23       0.73 f
  tx_div/U44/Y (NOR4X1M)                                  0.29       1.02 r
  tx_div/U13/Y (NAND2X2M)                                 0.18       1.20 f
  tx_div/U3/Y (AND2X2M)                                   0.21       1.41 f
  tx_div/add_21_aco/A[0] (clk_div_0_DW01_inc_0)           0.00       1.41 f
  tx_div/add_21_aco/U1_1_1/CO (ADDHX1M)                   0.19       1.60 f
  tx_div/add_21_aco/U1_1_2/CO (ADDHX1M)                   0.19       1.79 f
  tx_div/add_21_aco/U1_1_3/CO (ADDHX1M)                   0.19       1.99 f
  tx_div/add_21_aco/U1_1_4/CO (ADDHX1M)                   0.19       2.18 f
  tx_div/add_21_aco/U1_1_5/S (ADDHX1M)                    0.11       2.29 r
  tx_div/add_21_aco/SUM[5] (clk_div_0_DW01_inc_0)         0.00       2.29 r
  tx_div/U16/Y (CLKMX2X2M)                                0.21       2.50 r
  tx_div/counter_reg[5]/D (DFFRQX2M)                      0.00       2.50 r
  data arrival time                                                  2.50

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  tx_div/counter_reg[5]/CK (DFFRQX2M)                     0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -2.50
  --------------------------------------------------------------------------
  slack (MET)                                                      268.00


  Startpoint: rx_div/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_div/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_div/counter_reg[6]/CK (DFFRQX2M)                     0.00       0.00 r
  rx_div/counter_reg[6]/Q (DFFRQX2M)                      0.50       0.50 f
  rx_div/U45/Y (CLKXOR2X2M)                               0.23       0.73 f
  rx_div/U44/Y (NOR4X1M)                                  0.29       1.02 r
  rx_div/U13/Y (NAND2X2M)                                 0.18       1.20 f
  rx_div/U3/Y (AND2X2M)                                   0.21       1.41 f
  rx_div/add_21_aco/A[0] (clk_div_1_DW01_inc_0)           0.00       1.41 f
  rx_div/add_21_aco/U1_1_1/CO (ADDHX1M)                   0.19       1.60 f
  rx_div/add_21_aco/U1_1_2/CO (ADDHX1M)                   0.19       1.79 f
  rx_div/add_21_aco/U1_1_3/CO (ADDHX1M)                   0.19       1.99 f
  rx_div/add_21_aco/U1_1_4/CO (ADDHX1M)                   0.19       2.18 f
  rx_div/add_21_aco/U1_1_5/S (ADDHX1M)                    0.11       2.29 r
  rx_div/add_21_aco/SUM[5] (clk_div_1_DW01_inc_0)         0.00       2.29 r
  rx_div/U16/Y (CLKMX2X2M)                                0.21       2.50 r
  rx_div/counter_reg[5]/D (DFFRQX2M)                      0.00       2.50 r
  data arrival time                                                  2.50

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  rx_div/counter_reg[5]/CK (DFFRQX2M)                     0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -2.50
  --------------------------------------------------------------------------
  slack (MET)                                                      268.00


  Startpoint: tx_div/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_div/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_div/counter_reg[6]/CK (DFFRQX2M)                     0.00       0.00 r
  tx_div/counter_reg[6]/Q (DFFRQX2M)                      0.50       0.50 f
  tx_div/U45/Y (CLKXOR2X2M)                               0.23       0.73 f
  tx_div/U44/Y (NOR4X1M)                                  0.29       1.02 r
  tx_div/U13/Y (NAND2X2M)                                 0.18       1.20 f
  tx_div/U3/Y (AND2X2M)                                   0.21       1.41 f
  tx_div/add_21_aco/A[0] (clk_div_0_DW01_inc_0)           0.00       1.41 f
  tx_div/add_21_aco/U1_1_1/CO (ADDHX1M)                   0.19       1.60 f
  tx_div/add_21_aco/U1_1_2/CO (ADDHX1M)                   0.19       1.79 f
  tx_div/add_21_aco/U1_1_3/CO (ADDHX1M)                   0.19       1.99 f
  tx_div/add_21_aco/U1_1_4/S (ADDHX1M)                    0.11       2.10 r
  tx_div/add_21_aco/SUM[4] (clk_div_0_DW01_inc_0)         0.00       2.10 r
  tx_div/U17/Y (CLKMX2X2M)                                0.21       2.31 r
  tx_div/counter_reg[4]/D (DFFRQX2M)                      0.00       2.31 r
  data arrival time                                                  2.31

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  tx_div/counter_reg[4]/CK (DFFRQX2M)                     0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                      268.19


  Startpoint: rx_div/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_div/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_div/counter_reg[6]/CK (DFFRQX2M)                     0.00       0.00 r
  rx_div/counter_reg[6]/Q (DFFRQX2M)                      0.50       0.50 f
  rx_div/U45/Y (CLKXOR2X2M)                               0.23       0.73 f
  rx_div/U44/Y (NOR4X1M)                                  0.29       1.02 r
  rx_div/U13/Y (NAND2X2M)                                 0.18       1.20 f
  rx_div/U3/Y (AND2X2M)                                   0.21       1.41 f
  rx_div/add_21_aco/A[0] (clk_div_1_DW01_inc_0)           0.00       1.41 f
  rx_div/add_21_aco/U1_1_1/CO (ADDHX1M)                   0.19       1.60 f
  rx_div/add_21_aco/U1_1_2/CO (ADDHX1M)                   0.19       1.79 f
  rx_div/add_21_aco/U1_1_3/CO (ADDHX1M)                   0.19       1.99 f
  rx_div/add_21_aco/U1_1_4/S (ADDHX1M)                    0.11       2.10 r
  rx_div/add_21_aco/SUM[4] (clk_div_1_DW01_inc_0)         0.00       2.10 r
  rx_div/U17/Y (CLKMX2X2M)                                0.21       2.30 r
  rx_div/counter_reg[4]/D (DFFRQX2M)                      0.00       2.30 r
  data arrival time                                                  2.30

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  rx_div/counter_reg[4]/CK (DFFRQX2M)                     0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                      268.20


  Startpoint: tx_div/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_div/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_div/counter_reg[6]/CK (DFFRQX2M)                     0.00       0.00 r
  tx_div/counter_reg[6]/Q (DFFRQX2M)                      0.50       0.50 f
  tx_div/U45/Y (CLKXOR2X2M)                               0.23       0.73 f
  tx_div/U44/Y (NOR4X1M)                                  0.29       1.02 r
  tx_div/U13/Y (NAND2X2M)                                 0.18       1.20 f
  tx_div/U3/Y (AND2X2M)                                   0.21       1.41 f
  tx_div/add_21_aco/A[0] (clk_div_0_DW01_inc_0)           0.00       1.41 f
  tx_div/add_21_aco/U1_1_1/CO (ADDHX1M)                   0.19       1.60 f
  tx_div/add_21_aco/U1_1_2/CO (ADDHX1M)                   0.19       1.79 f
  tx_div/add_21_aco/U1_1_3/S (ADDHX1M)                    0.11       1.90 r
  tx_div/add_21_aco/SUM[3] (clk_div_0_DW01_inc_0)         0.00       1.90 r
  tx_div/U18/Y (CLKMX2X2M)                                0.21       2.11 r
  tx_div/counter_reg[3]/D (DFFRQX2M)                      0.00       2.11 r
  data arrival time                                                  2.11

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  tx_div/counter_reg[3]/CK (DFFRQX2M)                     0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                      268.39


  Startpoint: rx_div/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_div/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_div/counter_reg[6]/CK (DFFRQX2M)                     0.00       0.00 r
  rx_div/counter_reg[6]/Q (DFFRQX2M)                      0.50       0.50 f
  rx_div/U45/Y (CLKXOR2X2M)                               0.23       0.73 f
  rx_div/U44/Y (NOR4X1M)                                  0.29       1.02 r
  rx_div/U13/Y (NAND2X2M)                                 0.18       1.20 f
  rx_div/U3/Y (AND2X2M)                                   0.21       1.41 f
  rx_div/add_21_aco/A[0] (clk_div_1_DW01_inc_0)           0.00       1.41 f
  rx_div/add_21_aco/U1_1_1/CO (ADDHX1M)                   0.19       1.60 f
  rx_div/add_21_aco/U1_1_2/CO (ADDHX1M)                   0.19       1.79 f
  rx_div/add_21_aco/U1_1_3/S (ADDHX1M)                    0.11       1.90 r
  rx_div/add_21_aco/SUM[3] (clk_div_1_DW01_inc_0)         0.00       1.90 r
  rx_div/U18/Y (CLKMX2X2M)                                0.21       2.11 r
  rx_div/counter_reg[3]/D (DFFRQX2M)                      0.00       2.11 r
  data arrival time                                                  2.11

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  rx_div/counter_reg[3]/CK (DFFRQX2M)                     0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                      268.39


  Startpoint: tx_div/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_div/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_div/counter_reg[6]/CK (DFFRQX2M)                     0.00       0.00 r
  tx_div/counter_reg[6]/Q (DFFRQX2M)                      0.50       0.50 f
  tx_div/U45/Y (CLKXOR2X2M)                               0.23       0.73 f
  tx_div/U44/Y (NOR4X1M)                                  0.29       1.02 r
  tx_div/U13/Y (NAND2X2M)                                 0.18       1.20 f
  tx_div/U3/Y (AND2X2M)                                   0.21       1.41 f
  tx_div/add_21_aco/A[0] (clk_div_0_DW01_inc_0)           0.00       1.41 f
  tx_div/add_21_aco/U1_1_1/CO (ADDHX1M)                   0.19       1.60 f
  tx_div/add_21_aco/U1_1_2/S (ADDHX1M)                    0.11       1.71 r
  tx_div/add_21_aco/SUM[2] (clk_div_0_DW01_inc_0)         0.00       1.71 r
  tx_div/U19/Y (CLKMX2X2M)                                0.21       1.92 r
  tx_div/counter_reg[2]/D (DFFRQX2M)                      0.00       1.92 r
  data arrival time                                                  1.92

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  tx_div/counter_reg[2]/CK (DFFRQX2M)                     0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                      268.58


  Startpoint: rx_div/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_div/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_div/counter_reg[6]/CK (DFFRQX2M)                     0.00       0.00 r
  rx_div/counter_reg[6]/Q (DFFRQX2M)                      0.50       0.50 f
  rx_div/U45/Y (CLKXOR2X2M)                               0.23       0.73 f
  rx_div/U44/Y (NOR4X1M)                                  0.29       1.02 r
  rx_div/U13/Y (NAND2X2M)                                 0.18       1.20 f
  rx_div/U3/Y (AND2X2M)                                   0.21       1.41 f
  rx_div/add_21_aco/A[0] (clk_div_1_DW01_inc_0)           0.00       1.41 f
  rx_div/add_21_aco/U1_1_1/CO (ADDHX1M)                   0.19       1.60 f
  rx_div/add_21_aco/U1_1_2/S (ADDHX1M)                    0.11       1.71 r
  rx_div/add_21_aco/SUM[2] (clk_div_1_DW01_inc_0)         0.00       1.71 r
  rx_div/U19/Y (CLKMX2X2M)                                0.21       1.92 r
  rx_div/counter_reg[2]/D (DFFRQX2M)                      0.00       1.92 r
  data arrival time                                                  1.92

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  rx_div/counter_reg[2]/CK (DFFRQX2M)                     0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                      268.58


  Startpoint: tx_div/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_div/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_div/counter_reg[6]/CK (DFFRQX2M)                     0.00       0.00 r
  tx_div/counter_reg[6]/Q (DFFRQX2M)                      0.50       0.50 f
  tx_div/U45/Y (CLKXOR2X2M)                               0.23       0.73 f
  tx_div/U44/Y (NOR4X1M)                                  0.29       1.02 r
  tx_div/U13/Y (NAND2X2M)                                 0.18       1.20 f
  tx_div/U4/Y (AND2X2M)                                   0.20       1.40 f
  tx_div/add_21_aco/A[1] (clk_div_0_DW01_inc_0)           0.00       1.40 f
  tx_div/add_21_aco/U1_1_1/S (ADDHX1M)                    0.14       1.54 r
  tx_div/add_21_aco/SUM[1] (clk_div_0_DW01_inc_0)         0.00       1.54 r
  tx_div/U20/Y (CLKMX2X2M)                                0.21       1.75 r
  tx_div/counter_reg[1]/D (DFFRQX2M)                      0.00       1.75 r
  data arrival time                                                  1.75

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  tx_div/counter_reg[1]/CK (DFFRQX2M)                     0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                      268.75


  Startpoint: rx_div/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_div/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_div/counter_reg[6]/CK (DFFRQX2M)                     0.00       0.00 r
  rx_div/counter_reg[6]/Q (DFFRQX2M)                      0.50       0.50 f
  rx_div/U45/Y (CLKXOR2X2M)                               0.23       0.73 f
  rx_div/U44/Y (NOR4X1M)                                  0.29       1.02 r
  rx_div/U13/Y (NAND2X2M)                                 0.18       1.20 f
  rx_div/U4/Y (AND2X2M)                                   0.20       1.40 f
  rx_div/add_21_aco/A[1] (clk_div_1_DW01_inc_0)           0.00       1.40 f
  rx_div/add_21_aco/U1_1_1/S (ADDHX1M)                    0.14       1.54 r
  rx_div/add_21_aco/SUM[1] (clk_div_1_DW01_inc_0)         0.00       1.54 r
  rx_div/U20/Y (CLKMX2X2M)                                0.21       1.75 r
  rx_div/counter_reg[1]/D (DFFRQX2M)                      0.00       1.75 r
  data arrival time                                                  1.75

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  rx_div/counter_reg[1]/CK (DFFRQX2M)                     0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                      268.75


  Startpoint: tx_div/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: tx_div/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_div/counter_reg[6]/CK (DFFRQX2M)                     0.00       0.00 r
  tx_div/counter_reg[6]/Q (DFFRQX2M)                      0.50       0.50 f
  tx_div/U45/Y (CLKXOR2X2M)                               0.23       0.73 f
  tx_div/U44/Y (NOR4X1M)                                  0.29       1.02 r
  tx_div/U13/Y (NAND2X2M)                                 0.18       1.20 f
  tx_div/U3/Y (AND2X2M)                                   0.21       1.41 f
  tx_div/add_21_aco/A[0] (clk_div_0_DW01_inc_0)           0.00       1.41 f
  tx_div/add_21_aco/U2/Y (CLKINVX1M)                      0.06       1.47 r
  tx_div/add_21_aco/SUM[0] (clk_div_0_DW01_inc_0)         0.00       1.47 r
  tx_div/U21/Y (CLKMX2X2M)                                0.17       1.64 r
  tx_div/counter_reg[0]/D (DFFRQX2M)                      0.00       1.64 r
  data arrival time                                                  1.64

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  tx_div/counter_reg[0]/CK (DFFRQX2M)                     0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                      268.86


  Startpoint: rx_div/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: rx_div/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx_div/counter_reg[6]/CK (DFFRQX2M)                     0.00       0.00 r
  rx_div/counter_reg[6]/Q (DFFRQX2M)                      0.50       0.50 f
  rx_div/U45/Y (CLKXOR2X2M)                               0.23       0.73 f
  rx_div/U44/Y (NOR4X1M)                                  0.29       1.02 r
  rx_div/U13/Y (NAND2X2M)                                 0.18       1.20 f
  rx_div/U3/Y (AND2X2M)                                   0.21       1.41 f
  rx_div/add_21_aco/A[0] (clk_div_1_DW01_inc_0)           0.00       1.41 f
  rx_div/add_21_aco/U2/Y (CLKINVX1M)                      0.06       1.47 r
  rx_div/add_21_aco/SUM[0] (clk_div_1_DW01_inc_0)         0.00       1.47 r
  rx_div/U21/Y (CLKMX2X2M)                                0.17       1.64 r
  rx_div/counter_reg[0]/D (DFFRQX2M)                      0.00       1.64 r
  data arrival time                                                  1.64

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  rx_div/counter_reg[0]/CK (DFFRQX2M)                     0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                      268.86


  Startpoint: uart_clk_rst_sync/syn_rst_reg_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: uart_clk_rst_sync/syn_rst_reg_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_clk_rst_sync/syn_rst_reg_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  uart_clk_rst_sync/syn_rst_reg_reg[1]/Q (DFFRQX2M)       0.35       0.35 r
  uart_clk_rst_sync/syn_rst_reg_reg[0]/D (DFFRQX2M)       0.00       0.35 r
  data arrival time                                                  0.35

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_clk_rst_sync/syn_rst_reg_reg[0]/CK (DFFRQX2M)      0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                      270.15


  Startpoint: uart_clk_rst_sync/syn_rst_reg_reg[2]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: uart_clk_rst_sync/syn_rst_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  uart_clk_rst_sync/syn_rst_reg_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  uart_clk_rst_sync/syn_rst_reg_reg[2]/Q (DFFRQX2M)       0.35       0.35 r
  uart_clk_rst_sync/syn_rst_reg_reg[1]/D (DFFRQX2M)       0.00       0.35 r
  data arrival time                                                  0.35

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_clk_rst_sync/syn_rst_reg_reg[1]/CK (DFFRQX2M)      0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                      270.15


  Startpoint: rx_in (input port clocked by UART_CLK)
  Endpoint: uart_RX/dut2/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 f
  rx_in (in)                                              0.02      54.22 f
  uart_RX/rx_in (RX_TOP_MODULE)                           0.00      54.22 f
  uart_RX/dut2/rx_in (fsm)                                0.00      54.22 f
  uart_RX/dut2/U10/Y (OAI211X2M)                          0.16      54.38 r
  uart_RX/dut2/current_state_reg[0]/D (DFFRX1M)           0.00      54.38 r
  data arrival time                                                 54.38

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut2/current_state_reg[0]/CK (DFFRX1M)          0.00     270.80 r
  library setup time                                     -0.26     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                -54.38
  --------------------------------------------------------------------------
  slack (MET)                                                      216.16


  Startpoint: rx_in (input port clocked by UART_CLK)
  Endpoint: uart_RX/dut0/sampled_data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 r
  rx_in (in)                                              0.03      54.23 r
  uart_RX/rx_in (RX_TOP_MODULE)                           0.00      54.23 r
  uart_RX/dut0/rx_in (data_sampler)                       0.00      54.23 r
  uart_RX/dut0/U6/Y (OAI2BB2X1M)                          0.15      54.37 r
  uart_RX/dut0/sampled_data_reg[2]/D (DFFRX1M)            0.00      54.37 r
  data arrival time                                                 54.37

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut0/sampled_data_reg[2]/CK (DFFRX1M)           0.00     270.80 r
  library setup time                                     -0.26     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                -54.37
  --------------------------------------------------------------------------
  slack (MET)                                                      216.17


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut2/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20       0.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19       1.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41       1.58 r
  uart_RX/dut1/edge_done_tick (edge_bit_counter)          0.00       1.58 r
  uart_RX/dut2/edge_done_tick (fsm)                       0.00       1.58 r
  uart_RX/dut2/U4/Y (NAND2X2M)                            0.21       1.79 f
  uart_RX/dut2/U9/Y (NOR3X2M)                             0.28       2.07 r
  uart_RX/dut2/start_check_enable (fsm)                   0.00       2.07 r
  uart_RX/dut5/start_check_enable (start_check)           0.00       2.07 r
  uart_RX/dut5/U3/Y (AND2X8M)                             0.86       2.94 r
  uart_RX/dut5/start_glitch (start_check)                 0.00       2.94 r
  uart_RX/dut2/start_glitch (fsm)                         0.00       2.94 r
  uart_RX/dut2/U14/Y (OAI32X1M)                           0.21       3.15 f
  uart_RX/dut2/current_state_reg[1]/D (DFFRX1M)           0.00       3.15 f
  data arrival time                                                  3.15

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut2/current_state_reg[1]/CK (DFFRX1M)          0.00     270.80 r
  library setup time                                     -0.20     270.60
  data required time                                               270.60
  --------------------------------------------------------------------------
  data required time                                               270.60
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                      267.45


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut1/data_bit_counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20       0.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19       1.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41       1.58 r
  uart_RX/dut1/edge_done_tick (edge_bit_counter)          0.00       1.58 r
  uart_RX/dut2/edge_done_tick (fsm)                       0.00       1.58 r
  uart_RX/dut2/U4/Y (NAND2X2M)                            0.21       1.79 f
  uart_RX/dut2/U18/Y (NOR3X2M)                            0.27       2.06 r
  uart_RX/dut2/deserializer_enable (fsm)                  0.00       2.06 r
  uart_RX/dut1/deserializer_enable (edge_bit_counter)     0.00       2.06 r
  uart_RX/dut1/U76/Y (NAND4X1M)                           0.26       2.32 f
  uart_RX/dut1/U73/Y (OAI21X1M)                           0.16       2.48 r
  uart_RX/dut1/U72/Y (AND2X1M)                            0.19       2.67 r
  uart_RX/dut1/U70/Y (CLKNAND2X2M)                        0.09       2.76 f
  uart_RX/dut1/U69/Y (AOI32X1M)                           0.14       2.90 r
  uart_RX/dut1/U68/Y (CLKINVX1M)                          0.07       2.97 f
  uart_RX/dut1/data_bit_counter_reg[2]/D (DFFRX1M)        0.00       2.97 f
  data arrival time                                                  2.97

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut1/data_bit_counter_reg[2]/CK (DFFRX1M)       0.00     270.80 r
  library setup time                                     -0.16     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                      267.66


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut1/data_bit_counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20       0.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19       1.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41       1.58 r
  uart_RX/dut1/edge_done_tick (edge_bit_counter)          0.00       1.58 r
  uart_RX/dut2/edge_done_tick (fsm)                       0.00       1.58 r
  uart_RX/dut2/U4/Y (NAND2X2M)                            0.21       1.79 f
  uart_RX/dut2/U18/Y (NOR3X2M)                            0.27       2.06 r
  uart_RX/dut2/deserializer_enable (fsm)                  0.00       2.06 r
  uart_RX/dut1/deserializer_enable (edge_bit_counter)     0.00       2.06 r
  uart_RX/dut1/U76/Y (NAND4X1M)                           0.26       2.32 f
  uart_RX/dut1/U73/Y (OAI21X1M)                           0.16       2.48 r
  uart_RX/dut1/U72/Y (AND2X1M)                            0.19       2.67 r
  uart_RX/dut1/U71/Y (MXI2X1M)                            0.09       2.76 f
  uart_RX/dut1/data_bit_counter_reg[1]/D (DFFRX1M)        0.00       2.76 f
  data arrival time                                                  2.76

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut1/data_bit_counter_reg[1]/CK (DFFRX1M)       0.00     270.80 r
  library setup time                                     -0.18     270.62
  data required time                                               270.62
  --------------------------------------------------------------------------
  data required time                                               270.62
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                      267.86


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut1/data_bit_counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20       0.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19       1.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41       1.58 r
  uart_RX/dut1/edge_done_tick (edge_bit_counter)          0.00       1.58 r
  uart_RX/dut2/edge_done_tick (fsm)                       0.00       1.58 r
  uart_RX/dut2/U4/Y (NAND2X2M)                            0.21       1.79 f
  uart_RX/dut2/U18/Y (NOR3X2M)                            0.27       2.06 r
  uart_RX/dut2/deserializer_enable (fsm)                  0.00       2.06 r
  uart_RX/dut1/deserializer_enable (edge_bit_counter)     0.00       2.06 r
  uart_RX/dut1/U76/Y (NAND4X1M)                           0.26       2.32 f
  uart_RX/dut1/U73/Y (OAI21X1M)                           0.16       2.48 r
  uart_RX/dut1/U67/Y (CLKXOR2X2M)                         0.18       2.66 r
  uart_RX/dut1/data_bit_counter_reg[0]/D (DFFRX1M)        0.00       2.66 r
  data arrival time                                                  2.66

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut1/data_bit_counter_reg[0]/CK (DFFRX1M)       0.00     270.80 r
  library setup time                                     -0.24     270.56
  data required time                                               270.56
  --------------------------------------------------------------------------
  data required time                                               270.56
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                      267.90


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20       0.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19       1.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41       1.58 r
  uart_RX/dut1/edge_done_tick (edge_bit_counter)          0.00       1.58 r
  uart_RX/dut2/edge_done_tick (fsm)                       0.00       1.58 r
  uart_RX/dut2/U4/Y (NAND2X2M)                            0.21       1.79 f
  uart_RX/dut2/U18/Y (NOR3X2M)                            0.27       2.06 r
  uart_RX/dut2/deserializer_enable (fsm)                  0.00       2.06 r
  uart_RX/dut3/deserializer_enable (deserializer)         0.00       2.06 r
  uart_RX/dut3/U9/Y (BUFX2M)                              0.25       2.31 r
  uart_RX/dut3/U2/Y (INVX2M)                              0.13       2.44 f
  uart_RX/dut3/U11/Y (OAI2BB2X1M)                         0.23       2.67 f
  uart_RX/dut3/p_data_reg[0]/D (DFFRX1M)                  0.00       2.67 f
  data arrival time                                                  2.67

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut3/p_data_reg[0]/CK (DFFRX1M)                 0.00     270.80 r
  library setup time                                     -0.17     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      267.96


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20       0.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19       1.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41       1.58 r
  uart_RX/dut1/edge_done_tick (edge_bit_counter)          0.00       1.58 r
  uart_RX/dut2/edge_done_tick (fsm)                       0.00       1.58 r
  uart_RX/dut2/U4/Y (NAND2X2M)                            0.21       1.79 f
  uart_RX/dut2/U18/Y (NOR3X2M)                            0.27       2.06 r
  uart_RX/dut2/deserializer_enable (fsm)                  0.00       2.06 r
  uart_RX/dut3/deserializer_enable (deserializer)         0.00       2.06 r
  uart_RX/dut3/U9/Y (BUFX2M)                              0.25       2.31 r
  uart_RX/dut3/U2/Y (INVX2M)                              0.13       2.44 f
  uart_RX/dut3/U8/Y (OAI22X1M)                            0.11       2.55 r
  uart_RX/dut3/p_data_reg[6]/D (DFFRX1M)                  0.00       2.55 r
  data arrival time                                                  2.55

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut3/p_data_reg[6]/CK (DFFRX1M)                 0.00     270.80 r
  library setup time                                     -0.27     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                      267.98


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20       0.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19       1.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41       1.58 r
  uart_RX/dut1/edge_done_tick (edge_bit_counter)          0.00       1.58 r
  uart_RX/dut2/edge_done_tick (fsm)                       0.00       1.58 r
  uart_RX/dut2/U4/Y (NAND2X2M)                            0.21       1.79 f
  uart_RX/dut2/U18/Y (NOR3X2M)                            0.27       2.06 r
  uart_RX/dut2/deserializer_enable (fsm)                  0.00       2.06 r
  uart_RX/dut3/deserializer_enable (deserializer)         0.00       2.06 r
  uart_RX/dut3/U9/Y (BUFX2M)                              0.25       2.31 r
  uart_RX/dut3/U2/Y (INVX2M)                              0.13       2.44 f
  uart_RX/dut3/U7/Y (OAI22X1M)                            0.11       2.55 r
  uart_RX/dut3/p_data_reg[5]/D (DFFRX1M)                  0.00       2.55 r
  data arrival time                                                  2.55

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut3/p_data_reg[5]/CK (DFFRX1M)                 0.00     270.80 r
  library setup time                                     -0.27     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                      267.98


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20       0.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19       1.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41       1.58 r
  uart_RX/dut1/edge_done_tick (edge_bit_counter)          0.00       1.58 r
  uart_RX/dut2/edge_done_tick (fsm)                       0.00       1.58 r
  uart_RX/dut2/U4/Y (NAND2X2M)                            0.21       1.79 f
  uart_RX/dut2/U18/Y (NOR3X2M)                            0.27       2.06 r
  uart_RX/dut2/deserializer_enable (fsm)                  0.00       2.06 r
  uart_RX/dut3/deserializer_enable (deserializer)         0.00       2.06 r
  uart_RX/dut3/U9/Y (BUFX2M)                              0.25       2.31 r
  uart_RX/dut3/U2/Y (INVX2M)                              0.13       2.44 f
  uart_RX/dut3/U6/Y (OAI22X1M)                            0.11       2.55 r
  uart_RX/dut3/p_data_reg[4]/D (DFFRX1M)                  0.00       2.55 r
  data arrival time                                                  2.55

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut3/p_data_reg[4]/CK (DFFRX1M)                 0.00     270.80 r
  library setup time                                     -0.27     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                      267.98


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20       0.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19       1.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41       1.58 r
  uart_RX/dut1/edge_done_tick (edge_bit_counter)          0.00       1.58 r
  uart_RX/dut2/edge_done_tick (fsm)                       0.00       1.58 r
  uart_RX/dut2/U4/Y (NAND2X2M)                            0.21       1.79 f
  uart_RX/dut2/U18/Y (NOR3X2M)                            0.27       2.06 r
  uart_RX/dut2/deserializer_enable (fsm)                  0.00       2.06 r
  uart_RX/dut3/deserializer_enable (deserializer)         0.00       2.06 r
  uart_RX/dut3/U9/Y (BUFX2M)                              0.25       2.31 r
  uart_RX/dut3/U2/Y (INVX2M)                              0.13       2.44 f
  uart_RX/dut3/U5/Y (OAI22X1M)                            0.11       2.55 r
  uart_RX/dut3/p_data_reg[3]/D (DFFRX1M)                  0.00       2.55 r
  data arrival time                                                  2.55

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut3/p_data_reg[3]/CK (DFFRX1M)                 0.00     270.80 r
  library setup time                                     -0.27     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                      267.98


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20       0.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19       1.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41       1.58 r
  uart_RX/dut1/edge_done_tick (edge_bit_counter)          0.00       1.58 r
  uart_RX/dut2/edge_done_tick (fsm)                       0.00       1.58 r
  uart_RX/dut2/U4/Y (NAND2X2M)                            0.21       1.79 f
  uart_RX/dut2/U18/Y (NOR3X2M)                            0.27       2.06 r
  uart_RX/dut2/deserializer_enable (fsm)                  0.00       2.06 r
  uart_RX/dut3/deserializer_enable (deserializer)         0.00       2.06 r
  uart_RX/dut3/U9/Y (BUFX2M)                              0.25       2.31 r
  uart_RX/dut3/U2/Y (INVX2M)                              0.13       2.44 f
  uart_RX/dut3/U4/Y (OAI22X1M)                            0.11       2.55 r
  uart_RX/dut3/p_data_reg[2]/D (DFFRX1M)                  0.00       2.55 r
  data arrival time                                                  2.55

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut3/p_data_reg[2]/CK (DFFRX1M)                 0.00     270.80 r
  library setup time                                     -0.27     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                      267.98


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20       0.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19       1.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41       1.58 r
  uart_RX/dut1/edge_done_tick (edge_bit_counter)          0.00       1.58 r
  uart_RX/dut2/edge_done_tick (fsm)                       0.00       1.58 r
  uart_RX/dut2/U4/Y (NAND2X2M)                            0.21       1.79 f
  uart_RX/dut2/U18/Y (NOR3X2M)                            0.27       2.06 r
  uart_RX/dut2/deserializer_enable (fsm)                  0.00       2.06 r
  uart_RX/dut3/deserializer_enable (deserializer)         0.00       2.06 r
  uart_RX/dut3/U9/Y (BUFX2M)                              0.25       2.31 r
  uart_RX/dut3/U2/Y (INVX2M)                              0.13       2.44 f
  uart_RX/dut3/U3/Y (OAI22X1M)                            0.11       2.55 r
  uart_RX/dut3/p_data_reg[1]/D (DFFRX1M)                  0.00       2.55 r
  data arrival time                                                  2.55

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut3/p_data_reg[1]/CK (DFFRX1M)                 0.00     270.80 r
  library setup time                                     -0.27     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                      267.98


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut3/p_data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20       0.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19       1.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41       1.58 r
  uart_RX/dut1/edge_done_tick (edge_bit_counter)          0.00       1.58 r
  uart_RX/dut2/edge_done_tick (fsm)                       0.00       1.58 r
  uart_RX/dut2/U4/Y (NAND2X2M)                            0.21       1.79 f
  uart_RX/dut2/U18/Y (NOR3X2M)                            0.27       2.06 r
  uart_RX/dut2/deserializer_enable (fsm)                  0.00       2.06 r
  uart_RX/dut3/deserializer_enable (deserializer)         0.00       2.06 r
  uart_RX/dut3/U9/Y (BUFX2M)                              0.25       2.31 r
  uart_RX/dut3/U10/Y (OAI2BB2X1M)                         0.17       2.49 r
  uart_RX/dut3/p_data_reg[7]/D (DFFRX1M)                  0.00       2.49 r
  data arrival time                                                  2.49

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut3/p_data_reg[7]/CK (DFFRX1M)                 0.00     270.80 r
  library setup time                                     -0.26     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                 -2.49
  --------------------------------------------------------------------------
  slack (MET)                                                      268.05


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut6/stop_error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20       0.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19       1.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41       1.58 r
  uart_RX/dut1/edge_done_tick (edge_bit_counter)          0.00       1.58 r
  uart_RX/dut2/edge_done_tick (fsm)                       0.00       1.58 r
  uart_RX/dut2/U6/Y (INVX2M)                              0.13       1.72 f
  uart_RX/dut2/U22/Y (NOR3BX2M)                           0.22       1.93 r
  uart_RX/dut2/stop_check_enable (fsm)                    0.00       1.93 r
  uart_RX/dut6/stop_check_enable (stop_check)             0.00       1.93 r
  uart_RX/dut6/U4/Y (INVX2M)                              0.07       2.00 f
  uart_RX/dut6/U3/Y (OAI2BB2X1M)                          0.24       2.24 f
  uart_RX/dut6/stop_error_reg/D (DFFRHQX8M)               0.00       2.24 f
  data arrival time                                                  2.24

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut6/stop_error_reg/CK (DFFRHQX8M)              0.00     270.80 r
  library setup time                                     -0.19     270.61
  data required time                                               270.61
  --------------------------------------------------------------------------
  data required time                                               270.61
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut4/parity_error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20       0.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19       1.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41       1.58 r
  uart_RX/dut1/edge_done_tick (edge_bit_counter)          0.00       1.58 r
  uart_RX/dut2/edge_done_tick (fsm)                       0.00       1.58 r
  uart_RX/dut2/U4/Y (NAND2X2M)                            0.21       1.79 f
  uart_RX/dut2/U7/Y (NOR2X2M)                             0.14       1.93 r
  uart_RX/dut2/parity_check_enable (fsm)                  0.00       1.93 r
  uart_RX/dut4/parity_check_enable (parity_check)         0.00       1.93 r
  uart_RX/dut4/U5/Y (INVX2M)                              0.06       1.99 f
  uart_RX/dut4/U3/Y (OAI2BB2X1M)                          0.23       2.22 f
  uart_RX/dut4/parity_error_reg/D (DFFRHQX8M)             0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut4/parity_error_reg/CK (DFFRHQX8M)            0.00     270.80 r
  library setup time                                     -0.19     270.61
  data required time                                               270.61
  --------------------------------------------------------------------------
  data required time                                               270.61
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.40


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut2/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20       0.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19       1.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41       1.58 r
  uart_RX/dut1/edge_done_tick (edge_bit_counter)          0.00       1.58 r
  uart_RX/dut2/edge_done_tick (fsm)                       0.00       1.58 r
  uart_RX/dut2/U4/Y (NAND2X2M)                            0.21       1.79 f
  uart_RX/dut2/U19/Y (OAI22X1M)                           0.21       2.01 r
  uart_RX/dut2/current_state_reg[2]/D (DFFRX1M)           0.00       2.01 r
  data arrival time                                                  2.01

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut2/current_state_reg[2]/CK (DFFRX1M)          0.00     270.80 r
  library setup time                                     -0.27     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                      268.52


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut0/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U42/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U43/Y (OAI2B2X1M)                          0.20       0.99 r
  uart_RX/dut1/U46/Y (NAND4BBX1M)                         0.21       1.20 f
  uart_RX/dut1/U50/Y (NOR4X1M)                            0.17       1.37 r
  uart_RX/dut1/U51/Y (OR3X1M)                             0.18       1.55 r
  uart_RX/dut1/sampling_tick (edge_bit_counter)           0.00       1.55 r
  uart_RX/dut0/sampling_tick (data_sampler)               0.00       1.55 r
  uart_RX/dut0/U5/Y (NAND2X2M)                            0.08       1.64 f
  uart_RX/dut0/U2/Y (INVX2M)                              0.11       1.75 r
  uart_RX/dut0/U7/Y (OAI2BB2X1M)                          0.16       1.90 r
  uart_RX/dut0/sampled_bit_reg/D (DFFRX1M)                0.00       1.90 r
  data arrival time                                                  1.90

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut0/sampled_bit_reg/CK (DFFRX1M)               0.00     270.80 r
  library setup time                                     -0.26     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                      268.64


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut1/edge_counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20       0.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19       1.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41       1.58 r
  uart_RX/dut1/U86/Y (CLKINVX1M)                          0.18       1.76 f
  uart_RX/dut1/U85/Y (CLKNAND2X2M)                        0.16       1.92 r
  uart_RX/dut1/U79/Y (NOR2BX1M)                           0.07       1.99 f
  uart_RX/dut1/edge_counter_reg[5]/D (DFFRX1M)            0.00       1.99 f
  data arrival time                                                  1.99

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut1/edge_counter_reg[5]/CK (DFFRX1M)           0.00     270.80 r
  library setup time                                     -0.16     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut1/edge_counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20       0.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19       1.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41       1.58 r
  uart_RX/dut1/U86/Y (CLKINVX1M)                          0.18       1.76 f
  uart_RX/dut1/U85/Y (CLKNAND2X2M)                        0.16       1.92 r
  uart_RX/dut1/U80/Y (NOR2BX1M)                           0.07       1.99 f
  uart_RX/dut1/edge_counter_reg[4]/D (DFFRX1M)            0.00       1.99 f
  data arrival time                                                  1.99

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut1/edge_counter_reg[4]/CK (DFFRX1M)           0.00     270.80 r
  library setup time                                     -0.16     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut1/edge_counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20       0.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19       1.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41       1.58 r
  uart_RX/dut1/U86/Y (CLKINVX1M)                          0.18       1.76 f
  uart_RX/dut1/U85/Y (CLKNAND2X2M)                        0.16       1.92 r
  uart_RX/dut1/U81/Y (NOR2BX1M)                           0.07       1.99 f
  uart_RX/dut1/edge_counter_reg[3]/D (DFFRX1M)            0.00       1.99 f
  data arrival time                                                  1.99

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut1/edge_counter_reg[3]/CK (DFFRX1M)           0.00     270.80 r
  library setup time                                     -0.16     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut1/edge_counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20       0.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19       1.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41       1.58 r
  uart_RX/dut1/U86/Y (CLKINVX1M)                          0.18       1.76 f
  uart_RX/dut1/U85/Y (CLKNAND2X2M)                        0.16       1.92 r
  uart_RX/dut1/U82/Y (NOR2BX1M)                           0.07       1.99 f
  uart_RX/dut1/edge_counter_reg[2]/D (DFFRX1M)            0.00       1.99 f
  data arrival time                                                  1.99

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut1/edge_counter_reg[2]/CK (DFFRX1M)           0.00     270.80 r
  library setup time                                     -0.16     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut1/edge_counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20       0.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19       1.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41       1.58 r
  uart_RX/dut1/U86/Y (CLKINVX1M)                          0.18       1.76 f
  uart_RX/dut1/U85/Y (CLKNAND2X2M)                        0.16       1.92 r
  uart_RX/dut1/U83/Y (NOR2BX1M)                           0.07       1.99 f
  uart_RX/dut1/edge_counter_reg[1]/D (DFFRX1M)            0.00       1.99 f
  data arrival time                                                  1.99

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut1/edge_counter_reg[1]/CK (DFFRX1M)           0.00     270.80 r
  library setup time                                     -0.16     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut1/edge_counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20       0.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19       1.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41       1.58 r
  uart_RX/dut1/U86/Y (CLKINVX1M)                          0.18       1.76 f
  uart_RX/dut1/U85/Y (CLKNAND2X2M)                        0.16       1.92 r
  uart_RX/dut1/U84/Y (NOR2BX1M)                           0.07       1.99 f
  uart_RX/dut1/edge_counter_reg[0]/D (DFFRX1M)            0.00       1.99 f
  data arrival time                                                  1.99

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00     270.80 r
  library setup time                                     -0.16     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut0/sampled_data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U42/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U43/Y (OAI2B2X1M)                          0.20       0.99 r
  uart_RX/dut1/U46/Y (NAND4BBX1M)                         0.21       1.20 f
  uart_RX/dut1/U50/Y (NOR4X1M)                            0.17       1.37 r
  uart_RX/dut1/U51/Y (OR3X1M)                             0.18       1.55 r
  uart_RX/dut1/sampling_tick (edge_bit_counter)           0.00       1.55 r
  uart_RX/dut0/sampling_tick (data_sampler)               0.00       1.55 r
  uart_RX/dut0/U5/Y (NAND2X2M)                            0.08       1.64 f
  uart_RX/dut0/U4/Y (OAI22X1M)                            0.17       1.81 r
  uart_RX/dut0/sampled_data_reg[1]/D (DFFRX1M)            0.00       1.81 r
  data arrival time                                                  1.81

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut0/sampled_data_reg[1]/CK (DFFRX1M)           0.00     270.80 r
  library setup time                                     -0.27     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                      268.72


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: uart_RX/dut0/sampled_data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57       0.57 f
  uart_RX/dut1/U42/Y (NOR2BX1M)                           0.21       0.78 f
  uart_RX/dut1/U43/Y (OAI2B2X1M)                          0.20       0.99 r
  uart_RX/dut1/U46/Y (NAND4BBX1M)                         0.21       1.20 f
  uart_RX/dut1/U50/Y (NOR4X1M)                            0.17       1.37 r
  uart_RX/dut1/U51/Y (OR3X1M)                             0.18       1.55 r
  uart_RX/dut1/sampling_tick (edge_bit_counter)           0.00       1.55 r
  uart_RX/dut0/sampling_tick (data_sampler)               0.00       1.55 r
  uart_RX/dut0/U5/Y (NAND2X2M)                            0.08       1.64 f
  uart_RX/dut0/U3/Y (OAI22X1M)                            0.17       1.81 r
  uart_RX/dut0/sampled_data_reg[0]/D (DFFRX1M)            0.00       1.81 r
  data arrival time                                                  1.81

  clock UART_RX_CLK (rise edge)                         271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  uart_RX/dut0/sampled_data_reg[0]/CK (DFFRX1M)           0.00     270.80 r
  library setup time                                     -0.27     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                      268.72


  Startpoint: uart_RX/dut1/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: start_glitch
            (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                        8401.00    8401.00
  clock network delay (ideal)                             0.00    8401.00
  uart_RX/dut1/edge_counter_reg[0]/CK (DFFRX1M)           0.00    8401.00 r
  uart_RX/dut1/edge_counter_reg[0]/Q (DFFRX1M)            0.57    8401.57 f
  uart_RX/dut1/U35/Y (NOR2BX1M)                           0.21    8401.78 f
  uart_RX/dut1/U36/Y (OAI2B2X1M)                          0.20    8401.98 r
  uart_RX/dut1/U37/Y (NAND4BX1M)                          0.19    8402.18 f
  uart_RX/dut1/U41/Y (NOR4X1M)                            0.41    8402.58 r
  uart_RX/dut1/edge_done_tick (edge_bit_counter)          0.00    8402.58 r
  uart_RX/dut2/edge_done_tick (fsm)                       0.00    8402.58 r
  uart_RX/dut2/U4/Y (NAND2X2M)                            0.21    8402.79 f
  uart_RX/dut2/U9/Y (NOR3X2M)                             0.28    8403.07 r
  uart_RX/dut2/start_check_enable (fsm)                   0.00    8403.07 r
  uart_RX/dut5/start_check_enable (start_check)           0.00    8403.07 r
  uart_RX/dut5/U3/Y (AND2X8M)                             0.87    8403.94 r
  uart_RX/dut5/start_glitch (start_check)                 0.00    8403.94 r
  uart_RX/start_glitch (RX_TOP_MODULE)                    0.00    8403.94 r
  start_glitch (out)                                      0.00    8403.94 r
  data arrival time                                               8403.94

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  output external delay                                 -54.20    8617.60
  data required time                                              8617.60
  --------------------------------------------------------------------------
  data required time                                              8617.60
  data arrival time                                              -8403.94
  --------------------------------------------------------------------------
  slack (MET)                                                      213.66


  Startpoint: uart_RX/dut6/stop_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: stop_error (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                        8401.00    8401.00
  clock network delay (ideal)                             0.00    8401.00
  uart_RX/dut6/stop_error_reg/CK (DFFRHQX8M)              0.00    8401.00 r
  uart_RX/dut6/stop_error_reg/Q (DFFRHQX8M)               1.05    8402.05 r
  uart_RX/dut6/stop_error (stop_check)                    0.00    8402.05 r
  uart_RX/stop_error (RX_TOP_MODULE)                      0.00    8402.05 r
  stop_error (out)                                        0.00    8402.05 r
  data arrival time                                               8402.05

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  output external delay                                 -54.20    8617.60
  data required time                                              8617.60
  --------------------------------------------------------------------------
  data required time                                              8617.60
  data arrival time                                              -8402.05
  --------------------------------------------------------------------------
  slack (MET)                                                      215.55


  Startpoint: uart_RX/dut4/parity_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                        8401.00    8401.00
  clock network delay (ideal)                             0.00    8401.00
  uart_RX/dut4/parity_error_reg/CK (DFFRHQX8M)            0.00    8401.00 r
  uart_RX/dut4/parity_error_reg/Q (DFFRHQX8M)             1.05    8402.05 r
  uart_RX/dut4/parity_error (parity_check)                0.00    8402.05 r
  uart_RX/parity_error (RX_TOP_MODULE)                    0.00    8402.05 r
  parity_error (out)                                      0.00    8402.05 r
  data arrival time                                               8402.05

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  output external delay                                 -54.20    8617.60
  data required time                                              8617.60
  --------------------------------------------------------------------------
  data required time                                              8617.60
  data arrival time                                              -8402.05
  --------------------------------------------------------------------------
  slack (MET)                                                      215.55


  Startpoint: UART_tx/uut0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: tx_out (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut0/current_state_reg[2]/CK (DFFRQX2M)         0.00       0.00 r
  UART_tx/uut0/current_state_reg[2]/Q (DFFRQX2M)          0.51       0.51 f
  UART_tx/uut0/U8/Y (NOR2X2M)                             0.15       0.66 r
  UART_tx/uut0/U7/Y (OAI2BB2X1M)                          0.17       0.83 r
  UART_tx/uut0/mux_sel[0] (fsm_controller)                0.00       0.83 r
  UART_tx/uu3/mux_sel[0] (mux)                            0.00       0.83 r
  UART_tx/uu3/U7/Y (CLKINVX1M)                            0.10       0.93 f
  UART_tx/uu3/U3/Y (AND3X2M)                              0.19       1.12 f
  UART_tx/uu3/U6/Y (NOR2XLM)                              0.42       1.54 r
  UART_tx/uu3/U4/Y (INVX8M)                               0.53       2.08 f
  UART_tx/uu3/tx_out (mux)                                0.00       2.08 f
  UART_tx/tx_out (UART_tx_TOP_MODULE)                     0.00       2.08 f
  tx_out (out)                                            0.00       2.08 f
  data arrival time                                                  2.08

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  output external delay                                 -54.20    8617.60
  data required time                                              8617.60
  --------------------------------------------------------------------------
  data required time                                              8617.60
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                     8615.52


  Startpoint: async_fifo/dut3/rd_address_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut2/parity_bit_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_address_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  async_fifo/dut3/rd_address_reg[0]/Q (DFFRQX2M)          0.78       0.78 r
  async_fifo/dut3/rd_address[0] (empty_gen)               0.00       0.78 r
  async_fifo/dut2/rd_address[0] (fifo_memory)             0.00       0.78 r
  async_fifo/dut2/U228/Y (INVX2M)                         0.08       0.86 f
  async_fifo/dut2/U42/Y (BUFX2M)                          0.17       1.02 f
  async_fifo/dut2/U18/Y (INVX2M)                          0.72       1.75 r
  async_fifo/dut2/U197/Y (MX4X1M)                         0.49       2.23 f
  async_fifo/dut2/U195/Y (MX4X1M)                         0.38       2.61 f
  async_fifo/dut2/rd_data[4] (fifo_memory)                0.00       2.61 f
  async_fifo/rd_data[4] (fifo_top)                        0.00       2.61 f
  UART_tx/p_data[4] (UART_tx_TOP_MODULE)                  0.00       2.61 f
  UART_tx/uut2/p_data[4] (parity_calc)                    0.00       2.61 f
  UART_tx/uut2/U3/Y (XOR3XLM)                             0.50       3.12 f
  UART_tx/uut2/U7/Y (XOR3XLM)                             0.51       3.63 f
  UART_tx/uut2/U5/Y (OAI2BB2X1M)                          0.14       3.77 r
  UART_tx/uut2/parity_bit_reg/D (DFFRQX2M)                0.00       3.77 r
  data arrival time                                                  3.77

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_tx/uut2/parity_bit_reg/CK (DFFRQX2M)               0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                     8667.72


  Startpoint: async_fifo/dut3/rd_address_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_address_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  async_fifo/dut3/rd_address_reg[0]/Q (DFFRQX2M)          0.78       0.78 r
  async_fifo/dut3/rd_address[0] (empty_gen)               0.00       0.78 r
  async_fifo/dut2/rd_address[0] (fifo_memory)             0.00       0.78 r
  async_fifo/dut2/U228/Y (INVX2M)                         0.08       0.86 f
  async_fifo/dut2/U42/Y (BUFX2M)                          0.17       1.02 f
  async_fifo/dut2/U18/Y (INVX2M)                          0.72       1.75 r
  async_fifo/dut2/U225/Y (MX4X1M)                         0.49       2.23 f
  async_fifo/dut2/U223/Y (MX4X1M)                         0.39       2.62 f
  async_fifo/dut2/rd_data[2] (fifo_memory)                0.00       2.62 f
  async_fifo/rd_data[2] (fifo_top)                        0.00       2.62 f
  UART_tx/p_data[2] (UART_tx_TOP_MODULE)                  0.00       2.62 f
  UART_tx/uut1/p_data[2] (serilaizer)                     0.00       2.62 f
  UART_tx/uut1/U12/Y (AOI22X1M)                           0.20       2.82 r
  UART_tx/uut1/U11/Y (OAI2BB1X2M)                         0.07       2.90 f
  UART_tx/uut1/parallel_data_reg_reg[2]/D (DFFRQX2M)      0.00       2.90 f
  data arrival time                                                  2.90

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_tx/uut1/parallel_data_reg_reg[2]/CK (DFFRQX2M)     0.00    8671.80 r
  library setup time                                     -0.16    8671.64
  data required time                                              8671.64
  --------------------------------------------------------------------------
  data required time                                              8671.64
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                     8668.75


  Startpoint: async_fifo/dut3/rd_address_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_address_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  async_fifo/dut3/rd_address_reg[0]/Q (DFFRQX2M)          0.78       0.78 r
  async_fifo/dut3/rd_address[0] (empty_gen)               0.00       0.78 r
  async_fifo/dut2/rd_address[0] (fifo_memory)             0.00       0.78 r
  async_fifo/dut2/U228/Y (INVX2M)                         0.08       0.86 f
  async_fifo/dut2/U42/Y (BUFX2M)                          0.17       1.02 f
  async_fifo/dut2/U18/Y (INVX2M)                          0.72       1.75 r
  async_fifo/dut2/U218/Y (MX4X1M)                         0.49       2.23 f
  async_fifo/dut2/U191/Y (MX4X1M)                         0.39       2.62 f
  async_fifo/dut2/rd_data[3] (fifo_memory)                0.00       2.62 f
  async_fifo/rd_data[3] (fifo_top)                        0.00       2.62 f
  UART_tx/p_data[3] (UART_tx_TOP_MODULE)                  0.00       2.62 f
  UART_tx/uut1/p_data[3] (serilaizer)                     0.00       2.62 f
  UART_tx/uut1/U14/Y (AOI22X1M)                           0.20       2.82 r
  UART_tx/uut1/U13/Y (OAI2BB1X2M)                         0.07       2.89 f
  UART_tx/uut1/parallel_data_reg_reg[3]/D (DFFRQX2M)      0.00       2.89 f
  data arrival time                                                  2.89

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_tx/uut1/parallel_data_reg_reg[3]/CK (DFFRQX2M)     0.00    8671.80 r
  library setup time                                     -0.16    8671.64
  data required time                                              8671.64
  --------------------------------------------------------------------------
  data required time                                              8671.64
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                     8668.75


  Startpoint: async_fifo/dut3/rd_address_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_address_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  async_fifo/dut3/rd_address_reg[0]/Q (DFFRQX2M)          0.78       0.78 r
  async_fifo/dut3/rd_address[0] (empty_gen)               0.00       0.78 r
  async_fifo/dut2/rd_address[0] (fifo_memory)             0.00       0.78 r
  async_fifo/dut2/U228/Y (INVX2M)                         0.08       0.86 f
  async_fifo/dut2/U42/Y (BUFX2M)                          0.17       1.02 f
  async_fifo/dut2/U18/Y (INVX2M)                          0.72       1.75 r
  async_fifo/dut2/U197/Y (MX4X1M)                         0.49       2.23 f
  async_fifo/dut2/U195/Y (MX4X1M)                         0.38       2.61 f
  async_fifo/dut2/rd_data[4] (fifo_memory)                0.00       2.61 f
  async_fifo/rd_data[4] (fifo_top)                        0.00       2.61 f
  UART_tx/p_data[4] (UART_tx_TOP_MODULE)                  0.00       2.61 f
  UART_tx/uut1/p_data[4] (serilaizer)                     0.00       2.61 f
  UART_tx/uut1/U16/Y (AOI22X1M)                           0.20       2.82 r
  UART_tx/uut1/U15/Y (OAI2BB1X2M)                         0.07       2.89 f
  UART_tx/uut1/parallel_data_reg_reg[4]/D (DFFRQX2M)      0.00       2.89 f
  data arrival time                                                  2.89

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_tx/uut1/parallel_data_reg_reg[4]/CK (DFFRQX2M)     0.00    8671.80 r
  library setup time                                     -0.16    8671.64
  data required time                                              8671.64
  --------------------------------------------------------------------------
  data required time                                              8671.64
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                     8668.75


  Startpoint: async_fifo/dut3/rd_address_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_address_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  async_fifo/dut3/rd_address_reg[0]/Q (DFFRQX2M)          0.78       0.78 r
  async_fifo/dut3/rd_address[0] (empty_gen)               0.00       0.78 r
  async_fifo/dut2/rd_address[0] (fifo_memory)             0.00       0.78 r
  async_fifo/dut2/U228/Y (INVX2M)                         0.08       0.86 f
  async_fifo/dut2/U42/Y (BUFX2M)                          0.17       1.02 f
  async_fifo/dut2/U18/Y (INVX2M)                          0.72       1.75 r
  async_fifo/dut2/U210/Y (MX4X1M)                         0.48       2.23 f
  async_fifo/dut2/U207/Y (MX4X1M)                         0.37       2.60 f
  async_fifo/dut2/rd_data[1] (fifo_memory)                0.00       2.60 f
  async_fifo/rd_data[1] (fifo_top)                        0.00       2.60 f
  UART_tx/p_data[1] (UART_tx_TOP_MODULE)                  0.00       2.60 f
  UART_tx/uut1/p_data[1] (serilaizer)                     0.00       2.60 f
  UART_tx/uut1/U10/Y (AOI22X1M)                           0.20       2.80 r
  UART_tx/uut1/U9/Y (OAI2BB1X2M)                          0.07       2.87 f
  UART_tx/uut1/parallel_data_reg_reg[1]/D (DFFRQX2M)      0.00       2.87 f
  data arrival time                                                  2.87

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_tx/uut1/parallel_data_reg_reg[1]/CK (DFFRQX2M)     0.00    8671.80 r
  library setup time                                     -0.16    8671.64
  data required time                                              8671.64
  --------------------------------------------------------------------------
  data required time                                              8671.64
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                     8668.77


  Startpoint: async_fifo/dut3/rd_address_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_address_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  async_fifo/dut3/rd_address_reg[0]/Q (DFFRQX2M)          0.78       0.78 r
  async_fifo/dut3/rd_address[0] (empty_gen)               0.00       0.78 r
  async_fifo/dut2/rd_address[0] (fifo_memory)             0.00       0.78 r
  async_fifo/dut2/U228/Y (INVX2M)                         0.08       0.86 f
  async_fifo/dut2/U42/Y (BUFX2M)                          0.17       1.02 f
  async_fifo/dut2/U19/Y (INVX2M)                          0.67       1.69 r
  async_fifo/dut2/U201/Y (MX4X1M)                         0.48       2.17 f
  async_fifo/dut2/U199/Y (MX4X1M)                         0.38       2.55 f
  async_fifo/dut2/rd_data[0] (fifo_memory)                0.00       2.55 f
  async_fifo/rd_data[0] (fifo_top)                        0.00       2.55 f
  UART_tx/p_data[0] (UART_tx_TOP_MODULE)                  0.00       2.55 f
  UART_tx/uut1/p_data[0] (serilaizer)                     0.00       2.55 f
  UART_tx/uut1/U8/Y (AOI22X1M)                            0.20       2.76 r
  UART_tx/uut1/U7/Y (OAI2BB1X2M)                          0.07       2.83 f
  UART_tx/uut1/parallel_data_reg_reg[0]/D (DFFRQX2M)      0.00       2.83 f
  data arrival time                                                  2.83

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_tx/uut1/parallel_data_reg_reg[0]/CK (DFFRQX2M)     0.00    8671.80 r
  library setup time                                     -0.16    8671.64
  data required time                                              8671.64
  --------------------------------------------------------------------------
  data required time                                              8671.64
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                     8668.81


  Startpoint: async_fifo/dut3/rd_address_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_address_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  async_fifo/dut3/rd_address_reg[0]/Q (DFFRQX2M)          0.78       0.78 r
  async_fifo/dut3/rd_address[0] (empty_gen)               0.00       0.78 r
  async_fifo/dut2/rd_address[0] (fifo_memory)             0.00       0.78 r
  async_fifo/dut2/U228/Y (INVX2M)                         0.08       0.86 f
  async_fifo/dut2/U42/Y (BUFX2M)                          0.17       1.02 f
  async_fifo/dut2/U19/Y (INVX2M)                          0.67       1.69 r
  async_fifo/dut2/U205/Y (MX4X1M)                         0.48       2.17 f
  async_fifo/dut2/U203/Y (MX4X1M)                         0.38       2.55 f
  async_fifo/dut2/rd_data[5] (fifo_memory)                0.00       2.55 f
  async_fifo/rd_data[5] (fifo_top)                        0.00       2.55 f
  UART_tx/p_data[5] (UART_tx_TOP_MODULE)                  0.00       2.55 f
  UART_tx/uut1/p_data[5] (serilaizer)                     0.00       2.55 f
  UART_tx/uut1/U18/Y (AOI22X1M)                           0.20       2.75 r
  UART_tx/uut1/U17/Y (OAI2BB1X2M)                         0.07       2.82 f
  UART_tx/uut1/parallel_data_reg_reg[5]/D (DFFRQX2M)      0.00       2.82 f
  data arrival time                                                  2.82

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_tx/uut1/parallel_data_reg_reg[5]/CK (DFFRQX2M)     0.00    8671.80 r
  library setup time                                     -0.16    8671.64
  data required time                                              8671.64
  --------------------------------------------------------------------------
  data required time                                              8671.64
  data arrival time                                                 -2.82
  --------------------------------------------------------------------------
  slack (MET)                                                     8668.82


  Startpoint: async_fifo/dut3/rd_address_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_address_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  async_fifo/dut3/rd_address_reg[0]/Q (DFFRQX2M)          0.78       0.78 r
  async_fifo/dut3/rd_address[0] (empty_gen)               0.00       0.78 r
  async_fifo/dut2/rd_address[0] (fifo_memory)             0.00       0.78 r
  async_fifo/dut2/U228/Y (INVX2M)                         0.08       0.86 f
  async_fifo/dut2/U42/Y (BUFX2M)                          0.17       1.02 f
  async_fifo/dut2/U19/Y (INVX2M)                          0.67       1.69 r
  async_fifo/dut2/U189/Y (MX4X1M)                         0.48       2.17 f
  async_fifo/dut2/U187/Y (MX4X1M)                         0.38       2.55 f
  async_fifo/dut2/rd_data[6] (fifo_memory)                0.00       2.55 f
  async_fifo/rd_data[6] (fifo_top)                        0.00       2.55 f
  UART_tx/p_data[6] (UART_tx_TOP_MODULE)                  0.00       2.55 f
  UART_tx/uut1/p_data[6] (serilaizer)                     0.00       2.55 f
  UART_tx/uut1/U20/Y (AOI22X1M)                           0.20       2.75 r
  UART_tx/uut1/U19/Y (OAI2BB1X2M)                         0.07       2.82 f
  UART_tx/uut1/parallel_data_reg_reg[6]/D (DFFRQX2M)      0.00       2.82 f
  data arrival time                                                  2.82

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_tx/uut1/parallel_data_reg_reg[6]/CK (DFFRQX2M)     0.00    8671.80 r
  library setup time                                     -0.16    8671.64
  data required time                                              8671.64
  --------------------------------------------------------------------------
  data required time                                              8671.64
  data arrival time                                                 -2.82
  --------------------------------------------------------------------------
  slack (MET)                                                     8668.82


  Startpoint: async_fifo/dut3/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut3/rd_address_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_ptr_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  async_fifo/dut3/rd_ptr_reg[0]/Q (DFFRQX2M)              0.49       0.49 f
  async_fifo/dut3/rd_ptr_gc/binary_data[0] (grey_code_gen_1)
                                                          0.00       0.49 f
  async_fifo/dut3/rd_ptr_gc/U2/Y (CLKXOR2X2M)             0.25       0.73 f
  async_fifo/dut3/rd_ptr_gc/grey_coded_data[0] (grey_code_gen_1)
                                                          0.00       0.73 f
  async_fifo/dut3/U25/Y (NOR2BX1M)                        0.19       0.92 f
  async_fifo/dut3/U26/Y (OAI2B2X1M)                       0.21       1.14 r
  async_fifo/dut3/U27/Y (CLKNAND2X2M)                     0.12       1.26 f
  async_fifo/dut3/U30/Y (NOR4X1M)                         0.23       1.49 r
  async_fifo/dut3/U4/Y (NAND2BX2M)                        0.20       1.69 r
  async_fifo/dut3/U3/Y (INVX2M)                           0.08       1.77 f
  async_fifo/dut3/U7/Y (AND2X2M)                          0.18       1.95 f
  async_fifo/dut3/U6/Y (NAND2X2M)                         0.09       2.04 r
  async_fifo/dut3/U14/Y (NOR2BX2M)                        0.06       2.10 f
  async_fifo/dut3/U13/Y (CLKXOR2X2M)                      0.24       2.35 r
  async_fifo/dut3/rd_address_reg[3]/D (DFFRQX2M)          0.00       2.35 r
  data arrival time                                                  2.35

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo/dut3/rd_address_reg[3]/CK (DFFRQX2M)         0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.15


  Startpoint: async_fifo/dut3/rd_address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/parallel_data_reg_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_address_reg[1]/CK (DFFRQX2M)         0.00       0.00 r
  async_fifo/dut3/rd_address_reg[1]/Q (DFFRQX2M)          0.83       0.83 r
  async_fifo/dut3/rd_address[1] (empty_gen)               0.00       0.83 r
  async_fifo/dut2/rd_address[1] (fifo_memory)             0.00       0.83 r
  async_fifo/dut2/U227/Y (INVX2M)                         0.10       0.93 f
  async_fifo/dut2/U43/Y (INVX2M)                          0.43       1.36 r
  async_fifo/dut2/U221/Y (MX4X1M)                         0.29       1.65 f
  async_fifo/dut2/U219/Y (MX4X1M)                         0.39       2.03 f
  async_fifo/dut2/rd_data[7] (fifo_memory)                0.00       2.03 f
  async_fifo/rd_data[7] (fifo_top)                        0.00       2.03 f
  UART_tx/p_data[7] (UART_tx_TOP_MODULE)                  0.00       2.03 f
  UART_tx/uut1/p_data[7] (serilaizer)                     0.00       2.03 f
  UART_tx/uut1/U21/Y (AO22X1M)                            0.39       2.42 f
  UART_tx/uut1/parallel_data_reg_reg[7]/D (DFFRQX2M)      0.00       2.42 f
  data arrival time                                                  2.42

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_tx/uut1/parallel_data_reg_reg[7]/CK (DFFRQX2M)     0.00    8671.80 r
  library setup time                                     -0.17    8671.63
  data required time                                              8671.63
  --------------------------------------------------------------------------
  data required time                                              8671.63
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.21


  Startpoint: async_fifo/dut3/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut3/rd_address_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_ptr_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  async_fifo/dut3/rd_ptr_reg[0]/Q (DFFRQX2M)              0.49       0.49 f
  async_fifo/dut3/rd_ptr_gc/binary_data[0] (grey_code_gen_1)
                                                          0.00       0.49 f
  async_fifo/dut3/rd_ptr_gc/U2/Y (CLKXOR2X2M)             0.25       0.73 f
  async_fifo/dut3/rd_ptr_gc/grey_coded_data[0] (grey_code_gen_1)
                                                          0.00       0.73 f
  async_fifo/dut3/U25/Y (NOR2BX1M)                        0.19       0.92 f
  async_fifo/dut3/U26/Y (OAI2B2X1M)                       0.21       1.14 r
  async_fifo/dut3/U27/Y (CLKNAND2X2M)                     0.12       1.26 f
  async_fifo/dut3/U30/Y (NOR4X1M)                         0.23       1.49 r
  async_fifo/dut3/U4/Y (NAND2BX2M)                        0.20       1.69 r
  async_fifo/dut3/U3/Y (INVX2M)                           0.08       1.77 f
  async_fifo/dut3/U7/Y (AND2X2M)                          0.18       1.95 f
  async_fifo/dut3/U6/Y (NAND2X2M)                         0.09       2.04 r
  async_fifo/dut3/U5/Y (XNOR2X2M)                         0.17       2.22 r
  async_fifo/dut3/rd_address_reg[2]/D (DFFRQX2M)          0.00       2.22 r
  data arrival time                                                  2.22

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo/dut3/rd_address_reg[2]/CK (DFFRQX2M)         0.00    8671.80 r
  library setup time                                     -0.32    8671.48
  data required time                                              8671.48
  --------------------------------------------------------------------------
  data required time                                              8671.48
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.26


  Startpoint: async_fifo/dut3/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut3/rd_address_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_ptr_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  async_fifo/dut3/rd_ptr_reg[0]/Q (DFFRQX2M)              0.49       0.49 f
  async_fifo/dut3/rd_ptr_gc/binary_data[0] (grey_code_gen_1)
                                                          0.00       0.49 f
  async_fifo/dut3/rd_ptr_gc/U2/Y (CLKXOR2X2M)             0.25       0.73 f
  async_fifo/dut3/rd_ptr_gc/grey_coded_data[0] (grey_code_gen_1)
                                                          0.00       0.73 f
  async_fifo/dut3/U25/Y (NOR2BX1M)                        0.19       0.92 f
  async_fifo/dut3/U26/Y (OAI2B2X1M)                       0.21       1.14 r
  async_fifo/dut3/U27/Y (CLKNAND2X2M)                     0.12       1.26 f
  async_fifo/dut3/U30/Y (NOR4X1M)                         0.23       1.49 r
  async_fifo/dut3/U4/Y (NAND2BX2M)                        0.20       1.69 r
  async_fifo/dut3/U3/Y (INVX2M)                           0.08       1.77 f
  async_fifo/dut3/U7/Y (AND2X2M)                          0.18       1.95 f
  async_fifo/dut3/U15/Y (CLKXOR2X2M)                      0.25       2.20 r
  async_fifo/dut3/rd_address_reg[1]/D (DFFRQX2M)          0.00       2.20 r
  data arrival time                                                  2.20

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo/dut3/rd_address_reg[1]/CK (DFFRQX2M)         0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.30


  Startpoint: async_fifo/dut3/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut3/rd_ptr_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_ptr_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  async_fifo/dut3/rd_ptr_reg[0]/Q (DFFRQX2M)              0.49       0.49 f
  async_fifo/dut3/rd_ptr_gc/binary_data[0] (grey_code_gen_1)
                                                          0.00       0.49 f
  async_fifo/dut3/rd_ptr_gc/U2/Y (CLKXOR2X2M)             0.25       0.73 f
  async_fifo/dut3/rd_ptr_gc/grey_coded_data[0] (grey_code_gen_1)
                                                          0.00       0.73 f
  async_fifo/dut3/U25/Y (NOR2BX1M)                        0.19       0.92 f
  async_fifo/dut3/U26/Y (OAI2B2X1M)                       0.21       1.14 r
  async_fifo/dut3/U27/Y (CLKNAND2X2M)                     0.12       1.26 f
  async_fifo/dut3/U30/Y (NOR4X1M)                         0.23       1.49 r
  async_fifo/dut3/U4/Y (NAND2BX2M)                        0.20       1.69 r
  async_fifo/dut3/U3/Y (INVX2M)                           0.08       1.77 f
  async_fifo/dut3/U11/Y (AO22X1M)                         0.40       2.17 f
  async_fifo/dut3/rd_ptr_reg[4]/D (DFFRQX2M)              0.00       2.17 f
  data arrival time                                                  2.17

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo/dut3/rd_ptr_reg[4]/CK (DFFRQX2M)             0.00    8671.80 r
  library setup time                                     -0.17    8671.63
  data required time                                              8671.63
  --------------------------------------------------------------------------
  data required time                                              8671.63
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.47


  Startpoint: async_fifo/dut3/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut3/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_ptr_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  async_fifo/dut3/rd_ptr_reg[0]/Q (DFFRQX2M)              0.49       0.49 f
  async_fifo/dut3/rd_ptr_gc/binary_data[0] (grey_code_gen_1)
                                                          0.00       0.49 f
  async_fifo/dut3/rd_ptr_gc/U2/Y (CLKXOR2X2M)             0.25       0.73 f
  async_fifo/dut3/rd_ptr_gc/grey_coded_data[0] (grey_code_gen_1)
                                                          0.00       0.73 f
  async_fifo/dut3/U25/Y (NOR2BX1M)                        0.19       0.92 f
  async_fifo/dut3/U26/Y (OAI2B2X1M)                       0.21       1.14 r
  async_fifo/dut3/U27/Y (CLKNAND2X2M)                     0.12       1.26 f
  async_fifo/dut3/U30/Y (NOR4X1M)                         0.23       1.49 r
  async_fifo/dut3/U4/Y (NAND2BX2M)                        0.20       1.69 r
  async_fifo/dut3/U3/Y (INVX2M)                           0.08       1.77 f
  async_fifo/dut3/U12/Y (AO22X1M)                         0.40       2.17 f
  async_fifo/dut3/rd_ptr_reg[0]/D (DFFRQX2M)              0.00       2.17 f
  data arrival time                                                  2.17

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo/dut3/rd_ptr_reg[0]/CK (DFFRQX2M)             0.00    8671.80 r
  library setup time                                     -0.17    8671.63
  data required time                                              8671.63
  --------------------------------------------------------------------------
  data required time                                              8671.63
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.47


  Startpoint: async_fifo/dut3/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut3/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_ptr_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  async_fifo/dut3/rd_ptr_reg[0]/Q (DFFRQX2M)              0.49       0.49 f
  async_fifo/dut3/rd_ptr_gc/binary_data[0] (grey_code_gen_1)
                                                          0.00       0.49 f
  async_fifo/dut3/rd_ptr_gc/U2/Y (CLKXOR2X2M)             0.25       0.73 f
  async_fifo/dut3/rd_ptr_gc/grey_coded_data[0] (grey_code_gen_1)
                                                          0.00       0.73 f
  async_fifo/dut3/U25/Y (NOR2BX1M)                        0.19       0.92 f
  async_fifo/dut3/U26/Y (OAI2B2X1M)                       0.21       1.14 r
  async_fifo/dut3/U27/Y (CLKNAND2X2M)                     0.12       1.26 f
  async_fifo/dut3/U30/Y (NOR4X1M)                         0.23       1.49 r
  async_fifo/dut3/U4/Y (NAND2BX2M)                        0.20       1.69 r
  async_fifo/dut3/U3/Y (INVX2M)                           0.08       1.77 f
  async_fifo/dut3/U10/Y (AO22X1M)                         0.40       2.17 f
  async_fifo/dut3/rd_ptr_reg[1]/D (DFFRQX2M)              0.00       2.17 f
  data arrival time                                                  2.17

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo/dut3/rd_ptr_reg[1]/CK (DFFRQX2M)             0.00    8671.80 r
  library setup time                                     -0.17    8671.63
  data required time                                              8671.63
  --------------------------------------------------------------------------
  data required time                                              8671.63
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.47


  Startpoint: async_fifo/dut3/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut3/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_ptr_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  async_fifo/dut3/rd_ptr_reg[0]/Q (DFFRQX2M)              0.49       0.49 f
  async_fifo/dut3/rd_ptr_gc/binary_data[0] (grey_code_gen_1)
                                                          0.00       0.49 f
  async_fifo/dut3/rd_ptr_gc/U2/Y (CLKXOR2X2M)             0.25       0.73 f
  async_fifo/dut3/rd_ptr_gc/grey_coded_data[0] (grey_code_gen_1)
                                                          0.00       0.73 f
  async_fifo/dut3/U25/Y (NOR2BX1M)                        0.19       0.92 f
  async_fifo/dut3/U26/Y (OAI2B2X1M)                       0.21       1.14 r
  async_fifo/dut3/U27/Y (CLKNAND2X2M)                     0.12       1.26 f
  async_fifo/dut3/U30/Y (NOR4X1M)                         0.23       1.49 r
  async_fifo/dut3/U4/Y (NAND2BX2M)                        0.20       1.69 r
  async_fifo/dut3/U3/Y (INVX2M)                           0.08       1.77 f
  async_fifo/dut3/U9/Y (AO22X1M)                          0.40       2.17 f
  async_fifo/dut3/rd_ptr_reg[2]/D (DFFRQX2M)              0.00       2.17 f
  data arrival time                                                  2.17

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo/dut3/rd_ptr_reg[2]/CK (DFFRQX2M)             0.00    8671.80 r
  library setup time                                     -0.17    8671.63
  data required time                                              8671.63
  --------------------------------------------------------------------------
  data required time                                              8671.63
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.47


  Startpoint: async_fifo/dut3/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut3/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_ptr_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  async_fifo/dut3/rd_ptr_reg[0]/Q (DFFRQX2M)              0.49       0.49 f
  async_fifo/dut3/rd_ptr_gc/binary_data[0] (grey_code_gen_1)
                                                          0.00       0.49 f
  async_fifo/dut3/rd_ptr_gc/U2/Y (CLKXOR2X2M)             0.25       0.73 f
  async_fifo/dut3/rd_ptr_gc/grey_coded_data[0] (grey_code_gen_1)
                                                          0.00       0.73 f
  async_fifo/dut3/U25/Y (NOR2BX1M)                        0.19       0.92 f
  async_fifo/dut3/U26/Y (OAI2B2X1M)                       0.21       1.14 r
  async_fifo/dut3/U27/Y (CLKNAND2X2M)                     0.12       1.26 f
  async_fifo/dut3/U30/Y (NOR4X1M)                         0.23       1.49 r
  async_fifo/dut3/U4/Y (NAND2BX2M)                        0.20       1.69 r
  async_fifo/dut3/U3/Y (INVX2M)                           0.08       1.77 f
  async_fifo/dut3/U8/Y (AO22X1M)                          0.40       2.17 f
  async_fifo/dut3/rd_ptr_reg[3]/D (DFFRQX2M)              0.00       2.17 f
  data arrival time                                                  2.17

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo/dut3/rd_ptr_reg[3]/CK (DFFRQX2M)             0.00    8671.80 r
  library setup time                                     -0.17    8671.63
  data required time                                              8671.63
  --------------------------------------------------------------------------
  data required time                                              8671.63
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.47


  Startpoint: async_fifo/dut3/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut3/rd_address_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_ptr_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  async_fifo/dut3/rd_ptr_reg[0]/Q (DFFRQX2M)              0.49       0.49 f
  async_fifo/dut3/rd_ptr_gc/binary_data[0] (grey_code_gen_1)
                                                          0.00       0.49 f
  async_fifo/dut3/rd_ptr_gc/U2/Y (CLKXOR2X2M)             0.25       0.73 f
  async_fifo/dut3/rd_ptr_gc/grey_coded_data[0] (grey_code_gen_1)
                                                          0.00       0.73 f
  async_fifo/dut3/U25/Y (NOR2BX1M)                        0.19       0.92 f
  async_fifo/dut3/U26/Y (OAI2B2X1M)                       0.21       1.14 r
  async_fifo/dut3/U27/Y (CLKNAND2X2M)                     0.12       1.26 f
  async_fifo/dut3/U30/Y (NOR4X1M)                         0.23       1.49 r
  async_fifo/dut3/U4/Y (NAND2BX2M)                        0.20       1.69 r
  async_fifo/dut3/U3/Y (INVX2M)                           0.08       1.77 f
  async_fifo/dut3/U16/Y (CLKXOR2X2M)                      0.25       2.02 r
  async_fifo/dut3/rd_address_reg[0]/D (DFFRQX2M)          0.00       2.02 r
  data arrival time                                                  2.02

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo/dut3/rd_address_reg[0]/CK (DFFRQX2M)         0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.47


  Startpoint: async_fifo/dut3/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: q1_reg (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut3/rd_ptr_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  async_fifo/dut3/rd_ptr_reg[0]/Q (DFFRQX2M)              0.49       0.49 f
  async_fifo/dut3/rd_ptr_gc/binary_data[0] (grey_code_gen_1)
                                                          0.00       0.49 f
  async_fifo/dut3/rd_ptr_gc/U2/Y (CLKXOR2X2M)             0.25       0.73 f
  async_fifo/dut3/rd_ptr_gc/grey_coded_data[0] (grey_code_gen_1)
                                                          0.00       0.73 f
  async_fifo/dut3/U25/Y (NOR2BX1M)                        0.19       0.92 f
  async_fifo/dut3/U26/Y (OAI2B2X1M)                       0.21       1.14 r
  async_fifo/dut3/U27/Y (CLKNAND2X2M)                     0.12       1.26 f
  async_fifo/dut3/U30/Y (NOR4X1M)                         0.23       1.49 r
  async_fifo/dut3/empty_flag (empty_gen)                  0.00       1.49 r
  async_fifo/empty_flag (fifo_top)                        0.00       1.49 r
  q1_reg/D (DFFRQX2M)                                     0.00       1.49 r
  data arrival time                                                  1.49

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  q1_reg/CK (DFFRQX2M)                                    0.00    8671.80 r
  library setup time                                     -0.34    8671.46
  data required time                                              8671.46
  --------------------------------------------------------------------------
  data required time                                              8671.46
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.97


  Startpoint: UART_tx/uut0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut0/current_state_reg[2]/CK (DFFRQX2M)         0.00       0.00 r
  UART_tx/uut0/current_state_reg[2]/Q (DFFRQX2M)          0.51       0.51 f
  UART_tx/uut0/U10/Y (NAND2X2M)                           0.13       0.64 r
  UART_tx/uut0/U11/Y (NAND2X2M)                           0.11       0.75 f
  UART_tx/uut0/U4/Y (NOR2X2M)                             0.12       0.88 r
  UART_tx/uut0/serilaizer_enable (fsm_controller)         0.00       0.88 r
  UART_tx/uut1/serilaizer_enable (serilaizer)             0.00       0.88 r
  UART_tx/uut1/U5/Y (NAND2BX2M)                           0.13       1.01 f
  UART_tx/uut1/U23/Y (OAI32X1M)                           0.25       1.25 r
  UART_tx/uut1/counter_reg[2]/D (DFFRX1M)                 0.00       1.25 r
  data arrival time                                                  1.25

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_tx/uut1/counter_reg[2]/CK (DFFRX1M)                0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.25


  Startpoint: UART_tx/uut0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: pulse_gen/out_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut0/current_state_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  UART_tx/uut0/current_state_reg[0]/Q (DFFRQX2M)          0.50       0.50 f
  UART_tx/uut0/U12/Y (INVX2M)                             0.08       0.59 r
  UART_tx/uut0/U9/Y (XNOR2X2M)                            0.24       0.83 r
  UART_tx/uut0/U3/Y (NAND3BX2M)                           0.20       1.03 r
  UART_tx/uut0/busy (fsm_controller)                      0.00       1.03 r
  UART_tx/busy (UART_tx_TOP_MODULE)                       0.00       1.03 r
  pulse_gen/in (pulse_gen_0)                              0.00       1.03 r
  pulse_gen/U3/Y (NOR2BX2M)                               0.18       1.21 r
  pulse_gen/out_reg/D (DFFRQX2M)                          0.00       1.21 r
  data arrival time                                                  1.21

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  pulse_gen/out_reg/CK (DFFRQX2M)                         0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.27


  Startpoint: UART_tx/uut0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut0/current_state_reg[2]/CK (DFFRQX2M)         0.00       0.00 r
  UART_tx/uut0/current_state_reg[2]/Q (DFFRQX2M)          0.51       0.51 f
  UART_tx/uut0/U10/Y (NAND2X2M)                           0.13       0.64 r
  UART_tx/uut0/U11/Y (NAND2X2M)                           0.11       0.75 f
  UART_tx/uut0/U4/Y (NOR2X2M)                             0.12       0.88 r
  UART_tx/uut0/serilaizer_enable (fsm_controller)         0.00       0.88 r
  UART_tx/uut1/serilaizer_enable (serilaizer)             0.00       0.88 r
  UART_tx/uut1/U5/Y (NAND2BX2M)                           0.13       1.01 f
  UART_tx/uut1/U24/Y (NOR2X2M)                            0.11       1.12 r
  UART_tx/uut1/counter_reg[0]/D (DFFRQX2M)                0.00       1.12 r
  data arrival time                                                  1.12

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_tx/uut1/counter_reg[0]/CK (DFFRQX2M)               0.00    8671.80 r
  library setup time                                     -0.31    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.38


  Startpoint: UART_tx/uut1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/counter_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  UART_tx/uut1/counter_reg[0]/Q (DFFRQX2M)                0.40       0.40 r
  UART_tx/uut1/U27/Y (INVX2M)                             0.06       0.46 f
  UART_tx/uut1/U22/Y (NOR3X2M)                            0.34       0.80 r
  UART_tx/uut1/serilaizer_done (serilaizer)               0.00       0.80 r
  UART_tx/uut0/serilaizer_done (fsm_controller)           0.00       0.80 r
  UART_tx/uut0/U18/Y (NAND3X2M)                           0.15       0.94 f
  UART_tx/uut0/U16/Y (AOI31X2M)                           0.14       1.08 r
  UART_tx/uut0/current_state_reg[0]/D (DFFRQX2M)          0.00       1.08 r
  data arrival time                                                  1.08

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_tx/uut0/current_state_reg[0]/CK (DFFRQX2M)         0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.41


  Startpoint: UART_tx/uut1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut0/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/counter_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  UART_tx/uut1/counter_reg[0]/Q (DFFRQX2M)                0.40       0.40 r
  UART_tx/uut1/U27/Y (INVX2M)                             0.06       0.46 f
  UART_tx/uut1/U22/Y (NOR3X2M)                            0.34       0.80 r
  UART_tx/uut1/serilaizer_done (serilaizer)               0.00       0.80 r
  UART_tx/uut0/serilaizer_done (fsm_controller)           0.00       0.80 r
  UART_tx/uut0/U6/Y (AOI21X2M)                            0.14       0.93 f
  UART_tx/uut0/U5/Y (OAI21X2M)                            0.14       1.07 r
  UART_tx/uut0/current_state_reg[2]/D (DFFRQX2M)          0.00       1.07 r
  data arrival time                                                  1.07

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_tx/uut0/current_state_reg[2]/CK (DFFRQX2M)         0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.42


  Startpoint: UART_tx/uut0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut0/current_state_reg[2]/CK (DFFRQX2M)         0.00       0.00 r
  UART_tx/uut0/current_state_reg[2]/Q (DFFRQX2M)          0.51       0.51 f
  UART_tx/uut0/U10/Y (NAND2X2M)                           0.13       0.64 r
  UART_tx/uut0/U11/Y (NAND2X2M)                           0.11       0.75 f
  UART_tx/uut0/U4/Y (NOR2X2M)                             0.12       0.88 r
  UART_tx/uut0/serilaizer_enable (fsm_controller)         0.00       0.88 r
  UART_tx/uut1/serilaizer_enable (serilaizer)             0.00       0.88 r
  UART_tx/uut1/U5/Y (NAND2BX2M)                           0.13       1.01 f
  UART_tx/uut1/U25/Y (NOR2X2M)                            0.11       1.12 r
  UART_tx/uut1/counter_reg[1]/D (DFFRX1M)                 0.00       1.12 r
  data arrival time                                                  1.12

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_tx/uut1/counter_reg[1]/CK (DFFRX1M)                0.00    8671.80 r
  library setup time                                     -0.25    8671.55
  data required time                                              8671.55
  --------------------------------------------------------------------------
  data required time                                              8671.55
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.44


  Startpoint: UART_tx/uut0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: pulse_gen/q_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut0/current_state_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  UART_tx/uut0/current_state_reg[0]/Q (DFFRQX2M)          0.50       0.50 f
  UART_tx/uut0/U12/Y (INVX2M)                             0.08       0.59 r
  UART_tx/uut0/U9/Y (XNOR2X2M)                            0.24       0.83 r
  UART_tx/uut0/U3/Y (NAND3BX2M)                           0.20       1.03 r
  UART_tx/uut0/busy (fsm_controller)                      0.00       1.03 r
  UART_tx/busy (UART_tx_TOP_MODULE)                       0.00       1.03 r
  pulse_gen/in (pulse_gen_0)                              0.00       1.03 r
  pulse_gen/q_reg/D (DFFRQX2M)                            0.00       1.03 r
  data arrival time                                                  1.03

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  pulse_gen/q_reg/CK (DFFRQX2M)                           0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.45


  Startpoint: UART_tx/uut1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_tx/uut0/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_tx/uut1/counter_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  UART_tx/uut1/counter_reg[0]/Q (DFFRQX2M)                0.40       0.40 r
  UART_tx/uut1/U27/Y (INVX2M)                             0.06       0.46 f
  UART_tx/uut1/U22/Y (NOR3X2M)                            0.34       0.80 r
  UART_tx/uut1/serilaizer_done (serilaizer)               0.00       0.80 r
  UART_tx/uut0/serilaizer_done (fsm_controller)           0.00       0.80 r
  UART_tx/uut0/U15/Y (AOI21X2M)                           0.13       0.93 f
  UART_tx/uut0/U14/Y (NOR2X2M)                            0.12       1.05 r
  UART_tx/uut0/U13/Y (OAI32X1M)                           0.09       1.14 f
  UART_tx/uut0/current_state_reg[1]/D (DFFRX1M)           0.00       1.14 f
  data arrival time                                                  1.14

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_tx/uut0/current_state_reg[1]/CK (DFFRX1M)          0.00    8671.80 r
  library setup time                                     -0.17    8671.63
  data required time                                              8671.63
  --------------------------------------------------------------------------
  data required time                                              8671.63
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.49


  Startpoint: async_fifo/dut5/q1_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut5/q2_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q1_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  async_fifo/dut5/q1_reg[0]/Q (DFFRQX2M)                  0.35       0.35 r
  async_fifo/dut5/q2_reg[0]/D (DFFRQX2M)                  0.00       0.35 r
  data arrival time                                                  0.35

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo/dut5/q2_reg[0]/CK (DFFRQX2M)                 0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.15


  Startpoint: async_fifo/dut5/q1_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut5/q2_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q1_reg[1]/CK (DFFRQX2M)                 0.00       0.00 r
  async_fifo/dut5/q1_reg[1]/Q (DFFRQX2M)                  0.35       0.35 r
  async_fifo/dut5/q2_reg[1]/D (DFFRQX2M)                  0.00       0.35 r
  data arrival time                                                  0.35

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo/dut5/q2_reg[1]/CK (DFFRQX2M)                 0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.15


  Startpoint: async_fifo/dut5/q1_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut5/q2_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q1_reg[4]/CK (DFFRQX2M)                 0.00       0.00 r
  async_fifo/dut5/q1_reg[4]/Q (DFFRQX2M)                  0.35       0.35 r
  async_fifo/dut5/q2_reg[4]/D (DFFRQX2M)                  0.00       0.35 r
  data arrival time                                                  0.35

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo/dut5/q2_reg[4]/CK (DFFRQX2M)                 0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.15


  Startpoint: async_fifo/dut5/q1_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut5/q2_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q1_reg[3]/CK (DFFRQX2M)                 0.00       0.00 r
  async_fifo/dut5/q1_reg[3]/Q (DFFRQX2M)                  0.35       0.35 r
  async_fifo/dut5/q2_reg[3]/D (DFFRQX2M)                  0.00       0.35 r
  data arrival time                                                  0.35

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo/dut5/q2_reg[3]/CK (DFFRQX2M)                 0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.15


  Startpoint: async_fifo/dut5/q1_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: async_fifo/dut5/q2_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo/dut5/q1_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  async_fifo/dut5/q1_reg[2]/Q (DFFRQX2M)                  0.35       0.35 r
  async_fifo/dut5/q2_reg[2]/D (DFFRQX2M)                  0.00       0.35 r
  data arrival time                                                  0.35

  clock UART_TX_CLK (rise edge)                        8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo/dut5/q2_reg[2]/CK (DFFRQX2M)                 0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.15


  Startpoint: q1_reg (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: q2_reg (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_TX_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  q1_reg/CK (DFFRQX2M)                     0.00       0.00 r
  q1_reg/Q (DFFRQX2M)                      0.45       0.45 f
  q2_reg/D (DFFRX1M)                       0.00       0.45 f
  data arrival time                                   0.45

  clock UART_TX_CLK (rise edge)         8672.00    8672.00
  clock network delay (ideal)              0.00    8672.00
  clock uncertainty                       -0.20    8671.80
  q2_reg/CK (DFFRX1M)                      0.00    8671.80 r
  library setup time                      -0.16    8671.64
  data required time                               8671.64
  -----------------------------------------------------------
  data required time                               8671.64
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                      8671.19


1
