// Seed: 3557778964
module module_0 (
    output wand id_0,
    input tri id_1,
    output tri1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input tri id_5,
    input uwire id_6,
    output supply0 id_7,
    output tri0 id_8,
    input uwire id_9,
    input wire id_10,
    input wand id_11,
    output tri id_12
);
endmodule
module module_1 (
    input logic id_0,
    input uwire id_1,
    output supply1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wire id_6,
    input wire id_7,
    input wire id_8,
    output uwire id_9,
    output uwire id_10,
    output wor id_11,
    output wand id_12,
    output supply0 id_13,
    output tri1 id_14,
    inout tri0 id_15,
    input tri id_16,
    input tri1 id_17,
    output logic id_18
);
  initial begin
    if (1) id_9 = 1;
    else id_18 <= id_0;
  end
  module_0(
      id_2, id_6, id_12, id_9, id_1, id_3, id_4, id_9, id_2, id_3, id_8, id_17, id_13
  );
  wire id_20;
endmodule
