/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
/*
 * Meson MMC sub clock tree IDs
 *
 * Copyright (c) 2018 Amlogic, Inc. All rights reserved.
 * Author: Yixun Lan <yixun.lan@amlogic.com>
 */

#ifndef __MMC_CLKC_H
#define __MMC_CLKC_H

#define CLKID_MMC_DIV		0
#define CLKID_MMC_PHASE_CORE	1
#define CLKID_MMC_PHASE_TX	2
#define CLKID_MMC_PHASE_RX	3

#endif
