

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_55_3_proc2'
================================================================
* Date:           Wed Jan 28 08:24:52 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrix_multiply_8x8_proj
* Solution:       int8_8x8_solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       75|       75|  0.375 us|  0.375 us|   64|   64|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_55_3  |       73|       73|        18|          8|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      610|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      188|    -|
|Register             |        -|     -|      731|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      731|      830|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln58_1_fu_231_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln58_2_fu_257_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln58_3_fu_275_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln58_4_fu_301_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln58_5_fu_323_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln58_6_fu_341_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln58_7_fu_359_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln58_fu_191_p2         |         +|   0|  0|  71|          64|          64|
    |j_fu_203_p2                |         +|   0|  0|  10|           3|           1|
    |ap_condition_424           |       and|   0|  0|   2|           1|           1|
    |icmp_ln55_fu_209_p2        |      icmp|   0|  0|  10|           3|           2|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 610|         529|         527|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  49|          9|    1|          9|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j22_load         |   9|          2|    3|          6|
    |b_stream_blk_n                    |   9|          2|    1|          2|
    |gmem_b_blk_n_AR                   |   9|          2|    1|          2|
    |gmem_b_blk_n_R                    |   9|          2|    1|          2|
    |j22_fu_66                         |   9|          2|    3|          6|
    |m_axi_gmem_b_ARADDR               |  49|          9|   64|        576|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 188|         38|   79|        613|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |B_read_reg_390                    |  64|   0|   64|          0|
    |ap_CS_fsm                         |   8|   0|    8|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |gmem_b_addr_1_read_reg_477        |   8|   0|    8|          0|
    |gmem_b_addr_1_reg_425             |  64|   0|   64|          0|
    |gmem_b_addr_2_read_reg_482        |   8|   0|    8|          0|
    |gmem_b_addr_2_reg_436             |  64|   0|   64|          0|
    |gmem_b_addr_3_read_reg_487        |   8|   0|    8|          0|
    |gmem_b_addr_3_reg_442             |  64|   0|   64|          0|
    |gmem_b_addr_4_read_reg_492        |   8|   0|    8|          0|
    |gmem_b_addr_4_reg_448             |  64|   0|   64|          0|
    |gmem_b_addr_5_read_reg_497        |   8|   0|    8|          0|
    |gmem_b_addr_5_reg_454             |  64|   0|   64|          0|
    |gmem_b_addr_6_read_reg_502        |   8|   0|    8|          0|
    |gmem_b_addr_6_reg_460             |  64|   0|   64|          0|
    |gmem_b_addr_7_read_reg_507        |   8|   0|    8|          0|
    |gmem_b_addr_7_reg_466             |  64|   0|   64|          0|
    |gmem_b_addr_read_reg_472          |   8|   0|    8|          0|
    |gmem_b_addr_reg_409               |  64|   0|   64|          0|
    |icmp_ln55_reg_415                 |   1|   0|    1|          0|
    |j22_fu_66                         |   3|   0|    3|          0|
    |j22_load_reg_401                  |   3|   0|    3|          0|
    |zext_ln58_1_cast_reg_431          |   3|   0|    5|          2|
    |zext_ln58_cast_reg_419            |   3|   0|    4|          1|
    |icmp_ln55_reg_415                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 731|  32|  671|          3|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_55_3_proc2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_55_3_proc2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_55_3_proc2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_55_3_proc2|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_55_3_proc2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_55_3_proc2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_55_3_proc2|  return value|
|m_axi_gmem_b_AWVALID     |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWREADY     |   in|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWADDR      |  out|   64|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWID        |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWLEN       |  out|   32|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWSIZE      |  out|    3|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWBURST     |  out|    2|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWLOCK      |  out|    2|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWCACHE     |  out|    4|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWPROT      |  out|    3|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWQOS       |  out|    4|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWREGION    |  out|    4|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_AWUSER      |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_WVALID      |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_WREADY      |   in|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_WDATA       |  out|    8|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_WSTRB       |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_WLAST       |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_WID         |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_WUSER       |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARVALID     |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARREADY     |   in|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARADDR      |  out|   64|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARID        |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARLEN       |  out|   32|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARSIZE      |  out|    3|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARBURST     |  out|    2|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARLOCK      |  out|    2|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARCACHE     |  out|    4|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARPROT      |  out|    3|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARQOS       |  out|    4|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARREGION    |  out|    4|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_ARUSER      |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_RVALID      |   in|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_RREADY      |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_RDATA       |   in|    8|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_RLAST       |   in|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_RID         |   in|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_RFIFONUM    |   in|   11|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_RUSER       |   in|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_RRESP       |   in|    2|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_BVALID      |   in|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_BREADY      |  out|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_BRESP       |   in|    2|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_BID         |   in|    1|       m_axi|                      gmem_b|       pointer|
|m_axi_gmem_b_BUSER       |   in|    1|       m_axi|                      gmem_b|       pointer|
|B                        |   in|   64|     ap_none|                           B|        scalar|
|b_stream_din             |  out|   64|     ap_fifo|                    b_stream|       pointer|
|b_stream_num_data_valid  |   in|    3|     ap_fifo|                    b_stream|       pointer|
|b_stream_fifo_cap        |   in|    3|     ap_fifo|                    b_stream|       pointer|
|b_stream_full_n          |   in|    1|     ap_fifo|                    b_stream|       pointer|
|b_stream_write           |  out|    1|     ap_fifo|                    b_stream|       pointer|
+-------------------------+-----+-----+------------+----------------------------+--------------+

