{
  "module_name": "memory.json",
  "hash_id": "959169db6fa6f68fabd9455b9f5be1972c1448b4db616095ff8db72743753db9",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/powerpc/power9/memory.json",
  "human_readable_source": "[\n  {\n    \"EventCode\": \"0x3006E\",\n    \"EventName\": \"PM_NEST_REF_CLK\",\n    \"BriefDescription\": \"Multiply by 4 to obtain the number of PB cycles\"\n  },\n  {\n    \"EventCode\": \"0x20010\",\n    \"EventName\": \"PM_PMC1_OVERFLOW\",\n    \"BriefDescription\": \"Overflow from counter 1\"\n  },\n  {\n    \"EventCode\": \"0x2005A\",\n    \"EventName\": \"PM_DARQ1_7_9_ENTRIES\",\n    \"BriefDescription\": \"Cycles in which 7 to 9 DARQ1 entries (out of 12) are in use\"\n  },\n  {\n    \"EventCode\": \"0x3C048\",\n    \"EventName\": \"PM_DATA_FROM_DL2L3_SHR\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a demand load\"\n  },\n  {\n    \"EventCode\": \"0x10008\",\n    \"EventName\": \"PM_RUN_SPURR\",\n    \"BriefDescription\": \"Run SPURR\"\n  },\n  {\n    \"EventCode\": \"0x200F6\",\n    \"EventName\": \"PM_LSU_DERAT_MISS\",\n    \"BriefDescription\": \"DERAT Reloaded due to a DERAT miss\"\n  },\n  {\n    \"EventCode\": \"0x4C048\",\n    \"EventName\": \"PM_DATA_FROM_DL2L3_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a demand load\"\n  },\n  {\n    \"EventCode\": \"0x1D15E\",\n    \"EventName\": \"PM_MRK_RUN_CYC\",\n    \"BriefDescription\": \"Run cycles in which a marked instruction is in the pipeline\"\n  },\n  {\n    \"EventCode\": \"0x4003E\",\n    \"EventName\": \"PM_LD_CMPL\",\n    \"BriefDescription\": \"count of Loads completed\"\n  },\n  {\n    \"EventCode\": \"0x4C042\",\n    \"EventName\": \"PM_DATA_FROM_L3\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L3 due to a demand load\"\n  },\n  {\n    \"EventCode\": \"0x4D02C\",\n    \"EventName\": \"PM_PMC1_REWIND\",\n    \"BriefDescription\": \"PMC1 rewind event\"\n  },\n  {\n    \"EventCode\": \"0x15158\",\n    \"EventName\": \"PM_SYNC_MRK_L2HIT\",\n    \"BriefDescription\": \"Marked L2 Hits that can throw a synchronous interrupt\"\n  },\n  {\n    \"EventCode\": \"0x3404A\",\n    \"EventName\": \"PM_INST_FROM_RMEM\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from another chip's memory on the same Node or Group ( Remote) due to an instruction fetch (not prefetch)\"\n  },\n  {\n    \"EventCode\": \"0x301E2\",\n    \"EventName\": \"PM_MRK_ST_CMPL\",\n    \"BriefDescription\": \"Marked store completed and sent to nest\"\n  },\n  {\n    \"EventCode\": \"0x1C050\",\n    \"EventName\": \"PM_DATA_CHIP_PUMP_CPRED\",\n    \"BriefDescription\": \"Initial and Final Pump Scope was chip pump (prediction=correct) for a demand load\"\n  },\n  {\n    \"EventCode\": \"0x4C040\",\n    \"EventName\": \"PM_DATA_FROM_L2_DISP_CONFLICT_OTHER\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L2 with dispatch conflict due to a demand load\"\n  },\n  {\n    \"EventCode\": \"0x2E05C\",\n    \"EventName\": \"PM_LSU_REJECT_ERAT_MISS\",\n    \"BriefDescription\": \"LSU Reject due to ERAT (up to 4 per cycles)\"\n  },\n  {\n    \"EventCode\": \"0x1000A\",\n    \"EventName\": \"PM_PMC3_REWIND\",\n    \"BriefDescription\": \"PMC3 rewind event. A rewind happens when a speculative event (such as latency or CPI stack) is selected on PMC3 and the stall reason or reload source did not match the one programmed in PMC3. When this occurs, the count in PMC3 will not change.\"\n  },\n  {\n    \"EventCode\": \"0x3C058\",\n    \"EventName\": \"PM_LARX_FIN\",\n    \"BriefDescription\": \"Larx finished\"\n  },\n  {\n    \"EventCode\": \"0x1C040\",\n    \"EventName\": \"PM_DATA_FROM_L2_NO_CONFLICT\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L2 without conflict due to a demand load\"\n  },\n  {\n    \"EventCode\": \"0x2C040\",\n    \"EventName\": \"PM_DATA_FROM_L2_MEPF\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state due to a demand load\"\n  },\n  {\n    \"EventCode\": \"0x2E05A\",\n    \"EventName\": \"PM_LRQ_REJECT\",\n    \"BriefDescription\": \"Internal LSU reject from LRQ. Rejects cause the load to go back to LRQ, but it stays contained within the LSU once it gets issued. This event counts the number of times the LRQ attempts to relaunch an instruction after a reject. Any load can suffer multiple rejects\"\n  },\n  {\n    \"EventCode\": \"0x2C05C\",\n    \"EventName\": \"PM_INST_GRP_PUMP_CPRED\",\n    \"BriefDescription\": \"Initial and Final Pump Scope was group pump (prediction=correct) for an instruction fetch (demand only)\"\n  },\n  {\n    \"EventCode\": \"0x4D056\",\n    \"EventName\": \"PM_NON_FMA_FLOP_CMPL\",\n    \"BriefDescription\": \"Non FMA instruction completed\"\n  },\n  {\n    \"EventCode\": \"0x3E050\",\n    \"EventName\": \"PM_DARQ1_4_6_ENTRIES\",\n    \"BriefDescription\": \"Cycles in which 4, 5, or 6 DARQ1 entries (out of 12) are in use\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}