INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_example_top glbl -prj example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s example 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/baseline/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/baseline/sim/verilog/AESL_autofifo_in1_strm_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in1_strm_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/baseline/sim/verilog/AESL_autofifo_in2_strm_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in2_strm_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/baseline/sim/verilog/AESL_autofifo_out_strm_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_strm_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/baseline/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/baseline/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/baseline/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/baseline/sim/verilog/example.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_example_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/baseline/sim/verilog/example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/baseline/sim/verilog/example_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_tb_ram
INFO: [VRFC 10-311] analyzing module example_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/baseline/sim/verilog/fifo_w32_d4_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d4_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d4_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/baseline/sim/verilog/readmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module readmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/baseline/sim/verilog/readmemA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module readmemA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/baseline/sim/verilog/readmemB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module readmemB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2019.2/examples/design/dataflow_stable_content/proj_stable_content/baseline/sim/verilog/start_for_readmembkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_readmembkb_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_readmembkb
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.example_tb_ram
Compiling module xil_defaultlib.example_tb(DataWidth=32,AddressR...
Compiling module xil_defaultlib.readmemA
Compiling module xil_defaultlib.readmemB
Compiling module xil_defaultlib.fifo_w32_d4_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d4_A
Compiling module xil_defaultlib.start_for_readmembkb_shiftReg
Compiling module xil_defaultlib.start_for_readmembkb
Compiling module xil_defaultlib.readmem
Compiling module xil_defaultlib.example
Compiling module xil_defaultlib.AESL_autofifo_in1_strm_V
Compiling module xil_defaultlib.AESL_autofifo_in2_strm_V
Compiling module xil_defaultlib.AESL_autofifo_out_strm_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_example_top
Compiling module work.glbl
Built simulation snapshot example
