# compile verilog/system verilog design source files
verilog xil_defaultlib  -d "SERV_CLEAR_RAM=" \
"../../../../SERV_TEST.srcs/sources_1/imports/rtl/serv_aligner.v" \
"../../../../SERV_TEST.srcs/sources_1/imports/rtl/serv_alu.v" \
"../../../../SERV_TEST.srcs/sources_1/imports/rtl/serv_bufreg.v" \
"../../../../SERV_TEST.srcs/sources_1/imports/rtl/serv_bufreg2.v" \
"../../../../SERV_TEST.srcs/sources_1/imports/rtl/serv_compdec.v" \
"../../../../SERV_TEST.srcs/sources_1/imports/rtl/serv_csr.v" \
"../../../../SERV_TEST.srcs/sources_1/imports/rtl/serv_ctrl.v" \
"../../../../SERV_TEST.srcs/sources_1/imports/rtl/serv_decode.v" \
"../../../../SERV_TEST.srcs/sources_1/imports/rtl/serv_immdec.v" \
"../../../../SERV_TEST.srcs/sources_1/imports/rtl/serv_mem_if.v" \
"../../../../SERV_TEST.srcs/sources_1/imports/rtl/serv_rf_if.v" \
"../../../../SERV_TEST.srcs/sources_1/imports/rtl/serv_rf_ram.v" \
"../../../../SERV_TEST.srcs/sources_1/imports/rtl/serv_rf_ram_if.v" \
"../../../../SERV_TEST.srcs/sources_1/imports/rtl/serv_rf_top.v" \
"../../../../SERV_TEST.srcs/sources_1/imports/rtl/serv_state.v" \
"../../../../SERV_TEST.srcs/sources_1/imports/rtl/serv_top.v" \

sv xil_defaultlib  -d "SERV_CLEAR_RAM=" \
"../../../../SERV_TEST.srcs/sources_1/new/serv_if.sv" \
"../../../../SERV_TEST.srcs/sources_1/new/test_program.sv" \
"../../../../SERV_TEST.srcs/sources_1/new/top_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
