// Seed: 1603219128
module module_0;
  for (id_1 = 1 == 1; 1; id_1 = 1) begin : LABEL_0
    assign id_1 = id_1;
    wire id_4;
  end
  module_2 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_4,
      id_4
  );
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output logic id_0,
    output tri   id_1,
    output tri1  id_2
);
  always @(posedge |id_4 or id_4) begin : LABEL_0
    id_0 <= 1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1 * id_2;
  id_6(
      .id_0(1), .id_1(id_3), .id_2()
  );
endmodule
