Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Mon Nov 13 07:58:00 2023
| Host         : oager_laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fpga_top_rtl_cfg_timing_summary_routed.rpt -rpx fpga_top_rtl_cfg_timing_summary_routed.rpx
| Design       : fpga_top_rtl_cfg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     65.834        0.000                      0                 1176        0.200        0.000                      0                 1176        2.633        0.000                       0                   479  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_prescaler  {0.000 71.429}       142.857         7.000           
  clkfbout_prescaler  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_prescaler       93.849        0.000                      0                  715        0.200        0.000                      0                  715       17.143        0.000                       0                   475  
  clkfbout_prescaler                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_prescaler  clk_out1_prescaler       65.834        0.000                      0                  461       71.536        0.000                      0                  461  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  i_prescaler/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  i_prescaler/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i_prescaler/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i_prescaler/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i_prescaler/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i_prescaler/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_prescaler
  To Clock:  clk_out1_prescaler

Setup :            0  Failing Endpoints,  Worst Slack       93.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.849ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_prescaler rise@142.857ns - clk_out1_prescaler rise@0.000ns)
  Data Path Delay:        48.637ns  (logic 11.730ns (24.117%)  route 36.907ns (75.883%))
  Logic Levels:           42  (CARRY4=7 LUT2=3 LUT3=4 LUT4=5 LUT5=7 LUT6=14 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 140.795 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.611    -2.408    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.046 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=15, routed)          2.843     2.889    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/douta[2]
    SLICE_X12Y23         LUT5 (Prop_lut5_I4_O)        0.124     3.013 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir[2]_i_1/O
                         net (fo=183, routed)         3.489     6.502    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_command[2]
    SLICE_X30Y19         LUT4 (Prop_lut4_I1_O)        0.150     6.652 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[3]_i_23/O
                         net (fo=21, routed)          1.321     7.973    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[3]_i_23_n_0
    SLICE_X36Y20         LUT5 (Prop_lut5_I1_O)        0.328     8.301 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_71/O
                         net (fo=3, routed)           0.438     8.739    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_71_n_0
    SLICE_X36Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.863 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_69/O
                         net (fo=1, routed)           1.099     9.962    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_69_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.086 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_34/O
                         net (fo=3, routed)           0.165    10.250    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_34_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.374 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_19/O
                         net (fo=45, routed)          2.859    13.234    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[4]
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.124    13.358 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=69, routed)          2.175    15.533    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9_n_0
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.657 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_42/O
                         net (fo=1, routed)           1.159    16.816    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_42_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.940 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_28/O
                         net (fo=1, routed)           0.305    17.246    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_28_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.124    17.370 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_19/O
                         net (fo=4, routed)           0.499    17.869    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_19_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.993 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_15/O
                         net (fo=3, routed)           0.826    18.819    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_15_n_0
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.124    18.943 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=2, routed)           0.459    19.401    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.124    19.525 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000    19.525    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_3[1]
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.058 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=9, routed)           0.968    21.026    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.150    21.176 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=4, routed)           0.617    21.794    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X32Y6          LUT4 (Prop_lut4_I0_O)        0.326    22.120 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_2/O
                         net (fo=1, routed)           0.379    22.499    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_1[1]
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.006 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=13, routed)          0.789    23.795    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X32Y8          LUT6 (Prop_lut6_I4_O)        0.124    23.919 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry_i_2/O
                         net (fo=6, routed)           0.471    24.389    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[7]_9
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124    24.513 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_2/O
                         net (fo=1, routed)           0.332    24.845    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7][1]
    SLICE_X33Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.352 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=19, routed)          1.324    26.677    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X31Y6          LUT3 (Prop_lut3_I1_O)        0.150    26.827 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_9/O
                         net (fo=5, routed)           0.515    27.342    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_9_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I3_O)        0.326    27.668 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__11_carry_i_3/O
                         net (fo=1, routed)           0.336    28.004    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_5[1]
    SLICE_X30Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.524 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__11_carry/CO[3]
                         net (fo=13, routed)          1.020    29.543    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]_0[0]
    SLICE_X28Y8          LUT3 (Prop_lut3_I1_O)        0.150    29.693 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_13/O
                         net (fo=4, routed)           0.969    30.662    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_13_n_0
    SLICE_X30Y10         LUT4 (Prop_lut4_I1_O)        0.326    30.988 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_7/O
                         net (fo=1, routed)           0.000    30.988    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_8[1]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.521 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.745    32.267    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[0]_0[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.118    32.385 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b[7]_i_7/O
                         net (fo=8, routed)           0.496    32.880    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b[7]_i_7_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.326    33.206 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_5/O
                         net (fo=2, routed)           0.552    33.759    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_5_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    33.883 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_3/O
                         net (fo=4, routed)           0.634    34.517    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_alu_data0[0]
    SLICE_X28Y12         LUT6 (Prop_lut6_I2_O)        0.124    34.641 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_97/O
                         net (fo=2, routed)           0.501    35.141    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_97_n_0
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.124    35.265 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_88/O
                         net (fo=2, routed)           0.275    35.540    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_88_n_0
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.124    35.664 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_71/O
                         net (fo=1, routed)           0.430    36.094    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_71_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I0_O)        0.124    36.218 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_56/O
                         net (fo=2, routed)           0.900    37.118    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_56_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.124    37.242 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_41/O
                         net (fo=1, routed)           0.429    37.671    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_41_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.124    37.795 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_27/O
                         net (fo=1, routed)           0.000    37.795    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_27_n_0
    SLICE_X30Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    38.036 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_17/O
                         net (fo=1, routed)           0.000    38.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_17_n_0
    SLICE_X30Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    38.134 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_13/O
                         net (fo=70, routed)          3.849    41.983    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X7Y2           LUT3 (Prop_lut3_I1_O)        0.319    42.302 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[11]_i_13/O
                         net (fo=1, routed)           0.514    42.816    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[4]
    SLICE_X6Y3           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.366 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.366    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_5_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.585 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.438    44.024    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_2_n_7
    SLICE_X7Y6           LUT5 (Prop_lut5_I0_O)        0.295    44.319 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[8]_i_2/O
                         net (fo=1, routed)           0.667    44.986    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[8]_i_2_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.124    45.110 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[8]_i_1/O
                         net (fo=2, routed)           1.119    46.229    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_0[8]
    SLICE_X10Y4          FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  clk (IN)
                         net (fo=0)                   0.000   142.857    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.451   140.795    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X10Y4          FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[8]/C
                         clock pessimism             -0.425   140.370    
                         clock uncertainty           -0.233   140.137    
    SLICE_X10Y4          FDCE (Setup_fdce_C_D)       -0.059   140.078    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[8]
  -------------------------------------------------------------------
                         required time                        140.078    
                         arrival time                         -46.229    
  -------------------------------------------------------------------
                         slack                                 93.849    

Slack (MET) :             93.868ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_prescaler rise@142.857ns - clk_out1_prescaler rise@0.000ns)
  Data Path Delay:        48.191ns  (logic 11.615ns (24.102%)  route 36.576ns (75.898%))
  Logic Levels:           41  (CARRY4=6 LUT2=3 LUT3=4 LUT4=5 LUT5=6 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 140.836 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.611    -2.408    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.046 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=15, routed)          2.843     2.889    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/douta[2]
    SLICE_X12Y23         LUT5 (Prop_lut5_I4_O)        0.124     3.013 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir[2]_i_1/O
                         net (fo=183, routed)         3.489     6.502    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_command[2]
    SLICE_X30Y19         LUT4 (Prop_lut4_I1_O)        0.150     6.652 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[3]_i_23/O
                         net (fo=21, routed)          1.321     7.973    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[3]_i_23_n_0
    SLICE_X36Y20         LUT5 (Prop_lut5_I1_O)        0.328     8.301 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_71/O
                         net (fo=3, routed)           0.438     8.739    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_71_n_0
    SLICE_X36Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.863 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_69/O
                         net (fo=1, routed)           1.099     9.962    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_69_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.086 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_34/O
                         net (fo=3, routed)           0.165    10.250    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_34_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.374 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_19/O
                         net (fo=45, routed)          2.859    13.234    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[4]
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.124    13.358 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=69, routed)          2.175    15.533    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9_n_0
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.657 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_42/O
                         net (fo=1, routed)           1.159    16.816    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_42_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.940 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_28/O
                         net (fo=1, routed)           0.305    17.246    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_28_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.124    17.370 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_19/O
                         net (fo=4, routed)           0.499    17.869    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_19_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.993 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_15/O
                         net (fo=3, routed)           0.826    18.819    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_15_n_0
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.124    18.943 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=2, routed)           0.459    19.401    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.124    19.525 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000    19.525    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_3[1]
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.058 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=9, routed)           0.968    21.026    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.150    21.176 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=4, routed)           0.617    21.794    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X32Y6          LUT4 (Prop_lut4_I0_O)        0.326    22.120 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_2/O
                         net (fo=1, routed)           0.379    22.499    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_1[1]
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.006 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=13, routed)          0.789    23.795    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X32Y8          LUT6 (Prop_lut6_I4_O)        0.124    23.919 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry_i_2/O
                         net (fo=6, routed)           0.471    24.389    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[7]_9
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124    24.513 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_2/O
                         net (fo=1, routed)           0.332    24.845    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7][1]
    SLICE_X33Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.352 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=19, routed)          1.324    26.677    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X31Y6          LUT3 (Prop_lut3_I1_O)        0.150    26.827 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_9/O
                         net (fo=5, routed)           0.515    27.342    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_9_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I3_O)        0.326    27.668 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__11_carry_i_3/O
                         net (fo=1, routed)           0.336    28.004    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_5[1]
    SLICE_X30Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.524 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__11_carry/CO[3]
                         net (fo=13, routed)          1.020    29.543    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]_0[0]
    SLICE_X28Y8          LUT3 (Prop_lut3_I1_O)        0.150    29.693 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_13/O
                         net (fo=4, routed)           0.969    30.662    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_13_n_0
    SLICE_X30Y10         LUT4 (Prop_lut4_I1_O)        0.326    30.988 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_7/O
                         net (fo=1, routed)           0.000    30.988    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_8[1]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.521 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.745    32.267    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[0]_0[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.118    32.385 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b[7]_i_7/O
                         net (fo=8, routed)           0.496    32.880    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b[7]_i_7_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.326    33.206 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_5/O
                         net (fo=2, routed)           0.552    33.759    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_5_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    33.883 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_3/O
                         net (fo=4, routed)           0.634    34.517    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_alu_data0[0]
    SLICE_X28Y12         LUT6 (Prop_lut6_I2_O)        0.124    34.641 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_97/O
                         net (fo=2, routed)           0.501    35.141    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_97_n_0
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.124    35.265 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_88/O
                         net (fo=2, routed)           0.275    35.540    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_88_n_0
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.124    35.664 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_71/O
                         net (fo=1, routed)           0.430    36.094    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_71_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I0_O)        0.124    36.218 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_56/O
                         net (fo=2, routed)           0.900    37.118    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_56_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.124    37.242 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_41/O
                         net (fo=1, routed)           0.429    37.671    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_41_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.124    37.795 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_27/O
                         net (fo=1, routed)           0.000    37.795    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_27_n_0
    SLICE_X30Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    38.036 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_17/O
                         net (fo=1, routed)           0.000    38.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_17_n_0
    SLICE_X30Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    38.134 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_13/O
                         net (fo=70, routed)          3.849    41.983    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X7Y2           LUT3 (Prop_lut3_I1_O)        0.319    42.302 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[11]_i_13/O
                         net (fo=1, routed)           0.514    42.816    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[4]
    SLICE_X6Y3           CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    43.458 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_5/O[3]
                         net (fo=1, routed)           0.433    43.891    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_5_n_4
    SLICE_X5Y4           LUT6 (Prop_lut6_I5_O)        0.307    44.198 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[7]_i_4/O
                         net (fo=1, routed)           0.505    44.703    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[7]_i_4_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.124    44.827 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[7]_i_1/O
                         net (fo=2, routed)           0.956    45.783    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  clk (IN)
                         net (fo=0)                   0.000   142.857    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.492   140.836    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.386   140.449    
                         clock uncertainty           -0.233   140.217    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   139.651    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        139.651    
                         arrival time                         -45.783    
  -------------------------------------------------------------------
                         slack                                 93.868    

Slack (MET) :             93.892ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_prescaler rise@142.857ns - clk_out1_prescaler rise@0.000ns)
  Data Path Delay:        48.167ns  (logic 11.845ns (24.592%)  route 36.322ns (75.408%))
  Logic Levels:           42  (CARRY4=7 LUT2=3 LUT3=4 LUT4=5 LUT5=7 LUT6=14 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 140.836 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.611    -2.408    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.046 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=15, routed)          2.843     2.889    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/douta[2]
    SLICE_X12Y23         LUT5 (Prop_lut5_I4_O)        0.124     3.013 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir[2]_i_1/O
                         net (fo=183, routed)         3.489     6.502    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_command[2]
    SLICE_X30Y19         LUT4 (Prop_lut4_I1_O)        0.150     6.652 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[3]_i_23/O
                         net (fo=21, routed)          1.321     7.973    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[3]_i_23_n_0
    SLICE_X36Y20         LUT5 (Prop_lut5_I1_O)        0.328     8.301 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_71/O
                         net (fo=3, routed)           0.438     8.739    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_71_n_0
    SLICE_X36Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.863 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_69/O
                         net (fo=1, routed)           1.099     9.962    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_69_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.086 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_34/O
                         net (fo=3, routed)           0.165    10.250    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_34_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.374 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_19/O
                         net (fo=45, routed)          2.859    13.234    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[4]
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.124    13.358 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=69, routed)          2.175    15.533    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9_n_0
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.657 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_42/O
                         net (fo=1, routed)           1.159    16.816    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_42_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.940 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_28/O
                         net (fo=1, routed)           0.305    17.246    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_28_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.124    17.370 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_19/O
                         net (fo=4, routed)           0.499    17.869    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_19_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.993 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_15/O
                         net (fo=3, routed)           0.826    18.819    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_15_n_0
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.124    18.943 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=2, routed)           0.459    19.401    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.124    19.525 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000    19.525    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_3[1]
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.058 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=9, routed)           0.968    21.026    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.150    21.176 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=4, routed)           0.617    21.794    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X32Y6          LUT4 (Prop_lut4_I0_O)        0.326    22.120 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_2/O
                         net (fo=1, routed)           0.379    22.499    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_1[1]
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.006 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=13, routed)          0.789    23.795    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X32Y8          LUT6 (Prop_lut6_I4_O)        0.124    23.919 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry_i_2/O
                         net (fo=6, routed)           0.471    24.389    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[7]_9
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124    24.513 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_2/O
                         net (fo=1, routed)           0.332    24.845    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7][1]
    SLICE_X33Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.352 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=19, routed)          1.324    26.677    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X31Y6          LUT3 (Prop_lut3_I1_O)        0.150    26.827 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_9/O
                         net (fo=5, routed)           0.515    27.342    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_9_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I3_O)        0.326    27.668 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__11_carry_i_3/O
                         net (fo=1, routed)           0.336    28.004    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_5[1]
    SLICE_X30Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.524 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__11_carry/CO[3]
                         net (fo=13, routed)          1.020    29.543    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]_0[0]
    SLICE_X28Y8          LUT3 (Prop_lut3_I1_O)        0.150    29.693 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_13/O
                         net (fo=4, routed)           0.969    30.662    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_13_n_0
    SLICE_X30Y10         LUT4 (Prop_lut4_I1_O)        0.326    30.988 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_7/O
                         net (fo=1, routed)           0.000    30.988    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_8[1]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.521 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.745    32.267    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[0]_0[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.118    32.385 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b[7]_i_7/O
                         net (fo=8, routed)           0.496    32.880    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b[7]_i_7_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.326    33.206 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_5/O
                         net (fo=2, routed)           0.552    33.759    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_5_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    33.883 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_3/O
                         net (fo=4, routed)           0.634    34.517    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_alu_data0[0]
    SLICE_X28Y12         LUT6 (Prop_lut6_I2_O)        0.124    34.641 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_97/O
                         net (fo=2, routed)           0.501    35.141    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_97_n_0
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.124    35.265 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_88/O
                         net (fo=2, routed)           0.275    35.540    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_88_n_0
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.124    35.664 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_71/O
                         net (fo=1, routed)           0.430    36.094    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_71_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I0_O)        0.124    36.218 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_56/O
                         net (fo=2, routed)           0.900    37.118    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_56_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.124    37.242 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_41/O
                         net (fo=1, routed)           0.429    37.671    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_41_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.124    37.795 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_27/O
                         net (fo=1, routed)           0.000    37.795    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_27_n_0
    SLICE_X30Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    38.036 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_17/O
                         net (fo=1, routed)           0.000    38.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_17_n_0
    SLICE_X30Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    38.134 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_13/O
                         net (fo=70, routed)          3.849    41.983    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X7Y2           LUT3 (Prop_lut3_I1_O)        0.319    42.302 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[11]_i_13/O
                         net (fo=1, routed)           0.514    42.816    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[4]
    SLICE_X6Y3           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.366 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.366    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_5_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    43.689 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.637    44.326    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_2_n_6
    SLICE_X9Y6           LUT5 (Prop_lut5_I0_O)        0.306    44.632 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[9]_i_2/O
                         net (fo=1, routed)           0.407    45.039    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[9]_i_2_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I0_O)        0.124    45.163 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[9]_i_1/O
                         net (fo=2, routed)           0.596    45.759    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  clk (IN)
                         net (fo=0)                   0.000   142.857    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.492   140.836    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.386   140.449    
                         clock uncertainty           -0.233   140.217    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566   139.651    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        139.651    
                         arrival time                         -45.759    
  -------------------------------------------------------------------
                         slack                                 93.892    

Slack (MET) :             93.932ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_prescaler rise@142.857ns - clk_out1_prescaler rise@0.000ns)
  Data Path Delay:        48.127ns  (logic 11.546ns (23.991%)  route 36.581ns (76.009%))
  Logic Levels:           41  (CARRY4=6 LUT2=3 LUT3=4 LUT4=5 LUT5=6 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 140.836 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.611    -2.408    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.046 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=15, routed)          2.843     2.889    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/douta[2]
    SLICE_X12Y23         LUT5 (Prop_lut5_I4_O)        0.124     3.013 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir[2]_i_1/O
                         net (fo=183, routed)         3.489     6.502    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_command[2]
    SLICE_X30Y19         LUT4 (Prop_lut4_I1_O)        0.150     6.652 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[3]_i_23/O
                         net (fo=21, routed)          1.321     7.973    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[3]_i_23_n_0
    SLICE_X36Y20         LUT5 (Prop_lut5_I1_O)        0.328     8.301 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_71/O
                         net (fo=3, routed)           0.438     8.739    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_71_n_0
    SLICE_X36Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.863 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_69/O
                         net (fo=1, routed)           1.099     9.962    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_69_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.086 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_34/O
                         net (fo=3, routed)           0.165    10.250    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_34_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.374 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_19/O
                         net (fo=45, routed)          2.859    13.234    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[4]
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.124    13.358 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=69, routed)          2.175    15.533    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9_n_0
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.657 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_42/O
                         net (fo=1, routed)           1.159    16.816    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_42_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.940 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_28/O
                         net (fo=1, routed)           0.305    17.246    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_28_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.124    17.370 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_19/O
                         net (fo=4, routed)           0.499    17.869    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_19_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.993 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_15/O
                         net (fo=3, routed)           0.826    18.819    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_15_n_0
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.124    18.943 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=2, routed)           0.459    19.401    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.124    19.525 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000    19.525    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_3[1]
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.058 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=9, routed)           0.968    21.026    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.150    21.176 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=4, routed)           0.617    21.794    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X32Y6          LUT4 (Prop_lut4_I0_O)        0.326    22.120 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_2/O
                         net (fo=1, routed)           0.379    22.499    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_1[1]
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.006 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=13, routed)          0.789    23.795    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X32Y8          LUT6 (Prop_lut6_I4_O)        0.124    23.919 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry_i_2/O
                         net (fo=6, routed)           0.471    24.389    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[7]_9
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124    24.513 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_2/O
                         net (fo=1, routed)           0.332    24.845    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7][1]
    SLICE_X33Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.352 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=19, routed)          1.324    26.677    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X31Y6          LUT3 (Prop_lut3_I1_O)        0.150    26.827 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_9/O
                         net (fo=5, routed)           0.515    27.342    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_9_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I3_O)        0.326    27.668 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__11_carry_i_3/O
                         net (fo=1, routed)           0.336    28.004    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_5[1]
    SLICE_X30Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.524 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__11_carry/CO[3]
                         net (fo=13, routed)          1.020    29.543    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]_0[0]
    SLICE_X28Y8          LUT3 (Prop_lut3_I1_O)        0.150    29.693 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_13/O
                         net (fo=4, routed)           0.969    30.662    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_13_n_0
    SLICE_X30Y10         LUT4 (Prop_lut4_I1_O)        0.326    30.988 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_7/O
                         net (fo=1, routed)           0.000    30.988    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_8[1]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.521 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.745    32.267    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[0]_0[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.118    32.385 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b[7]_i_7/O
                         net (fo=8, routed)           0.496    32.880    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b[7]_i_7_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.326    33.206 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_5/O
                         net (fo=2, routed)           0.552    33.759    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_5_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    33.883 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_3/O
                         net (fo=4, routed)           0.634    34.517    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_alu_data0[0]
    SLICE_X28Y12         LUT6 (Prop_lut6_I2_O)        0.124    34.641 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_97/O
                         net (fo=2, routed)           0.501    35.141    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_97_n_0
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.124    35.265 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_88/O
                         net (fo=2, routed)           0.275    35.540    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_88_n_0
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.124    35.664 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_71/O
                         net (fo=1, routed)           0.430    36.094    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_71_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I0_O)        0.124    36.218 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_56/O
                         net (fo=2, routed)           0.900    37.118    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_56_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.124    37.242 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_41/O
                         net (fo=1, routed)           0.429    37.671    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_41_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.124    37.795 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_27/O
                         net (fo=1, routed)           0.000    37.795    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_27_n_0
    SLICE_X30Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    38.036 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_17/O
                         net (fo=1, routed)           0.000    38.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_17_n_0
    SLICE_X30Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    38.134 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_13/O
                         net (fo=70, routed)          3.849    41.983    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X7Y2           LUT3 (Prop_lut3_I1_O)        0.319    42.302 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[11]_i_13/O
                         net (fo=1, routed)           0.514    42.816    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[4]
    SLICE_X6Y3           CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    43.395 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_5/O[2]
                         net (fo=1, routed)           0.652    44.047    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_5_n_5
    SLICE_X8Y3           LUT6 (Prop_lut6_I5_O)        0.301    44.348 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[6]_i_4/O
                         net (fo=1, routed)           0.452    44.800    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[6]_i_4_n_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I2_O)        0.124    44.924 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[6]_i_1/O
                         net (fo=2, routed)           0.795    45.719    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  clk (IN)
                         net (fo=0)                   0.000   142.857    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.492   140.836    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.386   140.449    
                         clock uncertainty           -0.233   140.217    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   139.651    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        139.651    
                         arrival time                         -45.719    
  -------------------------------------------------------------------
                         slack                                 93.932    

Slack (MET) :             93.966ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_prescaler rise@142.857ns - clk_out1_prescaler rise@0.000ns)
  Data Path Delay:        48.093ns  (logic 11.714ns (24.357%)  route 36.378ns (75.643%))
  Logic Levels:           41  (CARRY4=7 LUT2=3 LUT3=4 LUT4=5 LUT5=6 LUT6=14 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 140.836 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.611    -2.408    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.046 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=15, routed)          2.843     2.889    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/douta[2]
    SLICE_X12Y23         LUT5 (Prop_lut5_I4_O)        0.124     3.013 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir[2]_i_1/O
                         net (fo=183, routed)         3.489     6.502    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_command[2]
    SLICE_X30Y19         LUT4 (Prop_lut4_I1_O)        0.150     6.652 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[3]_i_23/O
                         net (fo=21, routed)          1.321     7.973    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[3]_i_23_n_0
    SLICE_X36Y20         LUT5 (Prop_lut5_I1_O)        0.328     8.301 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_71/O
                         net (fo=3, routed)           0.438     8.739    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_71_n_0
    SLICE_X36Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.863 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_69/O
                         net (fo=1, routed)           1.099     9.962    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_69_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.086 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_34/O
                         net (fo=3, routed)           0.165    10.250    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_34_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.374 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_19/O
                         net (fo=45, routed)          2.859    13.234    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[4]
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.124    13.358 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=69, routed)          2.175    15.533    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9_n_0
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.657 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_42/O
                         net (fo=1, routed)           1.159    16.816    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_42_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.940 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_28/O
                         net (fo=1, routed)           0.305    17.246    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_28_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.124    17.370 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_19/O
                         net (fo=4, routed)           0.499    17.869    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_19_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.993 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_15/O
                         net (fo=3, routed)           0.826    18.819    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_15_n_0
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.124    18.943 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=2, routed)           0.459    19.401    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.124    19.525 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000    19.525    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_3[1]
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.058 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=9, routed)           0.968    21.026    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.150    21.176 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=4, routed)           0.617    21.794    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X32Y6          LUT4 (Prop_lut4_I0_O)        0.326    22.120 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_2/O
                         net (fo=1, routed)           0.379    22.499    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_1[1]
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.006 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=13, routed)          0.789    23.795    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X32Y8          LUT6 (Prop_lut6_I4_O)        0.124    23.919 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry_i_2/O
                         net (fo=6, routed)           0.471    24.389    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[7]_9
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124    24.513 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_2/O
                         net (fo=1, routed)           0.332    24.845    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7][1]
    SLICE_X33Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.352 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=19, routed)          1.324    26.677    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X31Y6          LUT3 (Prop_lut3_I1_O)        0.150    26.827 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_9/O
                         net (fo=5, routed)           0.515    27.342    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_9_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I3_O)        0.326    27.668 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__11_carry_i_3/O
                         net (fo=1, routed)           0.336    28.004    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_5[1]
    SLICE_X30Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.524 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__11_carry/CO[3]
                         net (fo=13, routed)          1.020    29.543    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]_0[0]
    SLICE_X28Y8          LUT3 (Prop_lut3_I1_O)        0.150    29.693 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_13/O
                         net (fo=4, routed)           0.969    30.662    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_13_n_0
    SLICE_X30Y10         LUT4 (Prop_lut4_I1_O)        0.326    30.988 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_7/O
                         net (fo=1, routed)           0.000    30.988    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_8[1]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.521 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.745    32.267    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[0]_0[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.118    32.385 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b[7]_i_7/O
                         net (fo=8, routed)           0.496    32.880    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b[7]_i_7_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.326    33.206 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_5/O
                         net (fo=2, routed)           0.552    33.759    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_5_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    33.883 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_3/O
                         net (fo=4, routed)           0.634    34.517    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_alu_data0[0]
    SLICE_X28Y12         LUT6 (Prop_lut6_I2_O)        0.124    34.641 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_97/O
                         net (fo=2, routed)           0.501    35.141    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_97_n_0
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.124    35.265 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_88/O
                         net (fo=2, routed)           0.275    35.540    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_88_n_0
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.124    35.664 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_71/O
                         net (fo=1, routed)           0.430    36.094    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_71_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I0_O)        0.124    36.218 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_56/O
                         net (fo=2, routed)           0.900    37.118    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_56_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.124    37.242 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_41/O
                         net (fo=1, routed)           0.429    37.671    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_41_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.124    37.795 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_27/O
                         net (fo=1, routed)           0.000    37.795    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_27_n_0
    SLICE_X30Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    38.036 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_17/O
                         net (fo=1, routed)           0.000    38.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_17_n_0
    SLICE_X30Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    38.134 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_13/O
                         net (fo=70, routed)          3.849    41.983    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X7Y2           LUT3 (Prop_lut3_I1_O)        0.319    42.302 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[11]_i_13/O
                         net (fo=1, routed)           0.514    42.816    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[4]
    SLICE_X6Y3           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.366 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.366    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_5_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.681 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.801    44.482    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_2_n_4
    SLICE_X7Y5           LUT6 (Prop_lut6_I0_O)        0.307    44.789 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[11]_i_1/O
                         net (fo=2, routed)           0.895    45.684    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  clk (IN)
                         net (fo=0)                   0.000   142.857    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.492   140.836    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.386   140.449    
                         clock uncertainty           -0.233   140.217    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   139.651    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        139.651    
                         arrival time                         -45.684    
  -------------------------------------------------------------------
                         slack                                 93.966    

Slack (MET) :             93.988ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_prescaler rise@142.857ns - clk_out1_prescaler rise@0.000ns)
  Data Path Delay:        48.071ns  (logic 11.730ns (24.402%)  route 36.341ns (75.598%))
  Logic Levels:           42  (CARRY4=7 LUT2=3 LUT3=4 LUT4=5 LUT5=7 LUT6=14 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 140.836 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.611    -2.408    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.046 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=15, routed)          2.843     2.889    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/douta[2]
    SLICE_X12Y23         LUT5 (Prop_lut5_I4_O)        0.124     3.013 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir[2]_i_1/O
                         net (fo=183, routed)         3.489     6.502    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_command[2]
    SLICE_X30Y19         LUT4 (Prop_lut4_I1_O)        0.150     6.652 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[3]_i_23/O
                         net (fo=21, routed)          1.321     7.973    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[3]_i_23_n_0
    SLICE_X36Y20         LUT5 (Prop_lut5_I1_O)        0.328     8.301 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_71/O
                         net (fo=3, routed)           0.438     8.739    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_71_n_0
    SLICE_X36Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.863 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_69/O
                         net (fo=1, routed)           1.099     9.962    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_69_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.086 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_34/O
                         net (fo=3, routed)           0.165    10.250    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_34_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.374 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_19/O
                         net (fo=45, routed)          2.859    13.234    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[4]
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.124    13.358 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=69, routed)          2.175    15.533    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9_n_0
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.657 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_42/O
                         net (fo=1, routed)           1.159    16.816    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_42_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.940 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_28/O
                         net (fo=1, routed)           0.305    17.246    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_28_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.124    17.370 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_19/O
                         net (fo=4, routed)           0.499    17.869    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_19_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.993 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_15/O
                         net (fo=3, routed)           0.826    18.819    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_15_n_0
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.124    18.943 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=2, routed)           0.459    19.401    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.124    19.525 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000    19.525    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_3[1]
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.058 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=9, routed)           0.968    21.026    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.150    21.176 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=4, routed)           0.617    21.794    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X32Y6          LUT4 (Prop_lut4_I0_O)        0.326    22.120 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_2/O
                         net (fo=1, routed)           0.379    22.499    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_1[1]
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.006 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=13, routed)          0.789    23.795    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X32Y8          LUT6 (Prop_lut6_I4_O)        0.124    23.919 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry_i_2/O
                         net (fo=6, routed)           0.471    24.389    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[7]_9
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124    24.513 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_2/O
                         net (fo=1, routed)           0.332    24.845    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7][1]
    SLICE_X33Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.352 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=19, routed)          1.324    26.677    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X31Y6          LUT3 (Prop_lut3_I1_O)        0.150    26.827 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_9/O
                         net (fo=5, routed)           0.515    27.342    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_9_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I3_O)        0.326    27.668 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__11_carry_i_3/O
                         net (fo=1, routed)           0.336    28.004    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_5[1]
    SLICE_X30Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.524 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__11_carry/CO[3]
                         net (fo=13, routed)          1.020    29.543    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]_0[0]
    SLICE_X28Y8          LUT3 (Prop_lut3_I1_O)        0.150    29.693 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_13/O
                         net (fo=4, routed)           0.969    30.662    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_13_n_0
    SLICE_X30Y10         LUT4 (Prop_lut4_I1_O)        0.326    30.988 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_7/O
                         net (fo=1, routed)           0.000    30.988    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_8[1]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.521 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.745    32.267    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[0]_0[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.118    32.385 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b[7]_i_7/O
                         net (fo=8, routed)           0.496    32.880    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b[7]_i_7_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.326    33.206 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_5/O
                         net (fo=2, routed)           0.552    33.759    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_5_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    33.883 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_3/O
                         net (fo=4, routed)           0.634    34.517    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_alu_data0[0]
    SLICE_X28Y12         LUT6 (Prop_lut6_I2_O)        0.124    34.641 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_97/O
                         net (fo=2, routed)           0.501    35.141    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_97_n_0
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.124    35.265 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_88/O
                         net (fo=2, routed)           0.275    35.540    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_88_n_0
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.124    35.664 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_71/O
                         net (fo=1, routed)           0.430    36.094    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_71_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I0_O)        0.124    36.218 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_56/O
                         net (fo=2, routed)           0.900    37.118    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_56_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.124    37.242 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_41/O
                         net (fo=1, routed)           0.429    37.671    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_41_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.124    37.795 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_27/O
                         net (fo=1, routed)           0.000    37.795    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_27_n_0
    SLICE_X30Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    38.036 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_17/O
                         net (fo=1, routed)           0.000    38.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_17_n_0
    SLICE_X30Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    38.134 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_13/O
                         net (fo=70, routed)          3.849    41.983    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X7Y2           LUT3 (Prop_lut3_I1_O)        0.319    42.302 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[11]_i_13/O
                         net (fo=1, routed)           0.514    42.816    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[4]
    SLICE_X6Y3           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.366 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.366    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_5_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.585 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.438    44.024    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_2_n_7
    SLICE_X7Y6           LUT5 (Prop_lut5_I0_O)        0.295    44.319 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[8]_i_2/O
                         net (fo=1, routed)           0.667    44.986    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[8]_i_2_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.124    45.110 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[8]_i_1/O
                         net (fo=2, routed)           0.553    45.662    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  clk (IN)
                         net (fo=0)                   0.000   142.857    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.492   140.836    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.386   140.449    
                         clock uncertainty           -0.233   140.217    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   139.651    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        139.651    
                         arrival time                         -45.662    
  -------------------------------------------------------------------
                         slack                                 93.988    

Slack (MET) :             94.067ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_prescaler rise@142.857ns - clk_out1_prescaler rise@0.000ns)
  Data Path Delay:        47.992ns  (logic 11.756ns (24.496%)  route 36.236ns (75.504%))
  Logic Levels:           42  (CARRY4=7 LUT2=3 LUT3=4 LUT4=5 LUT5=7 LUT6=14 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 140.836 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.611    -2.408    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.046 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=15, routed)          2.843     2.889    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/douta[2]
    SLICE_X12Y23         LUT5 (Prop_lut5_I4_O)        0.124     3.013 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir[2]_i_1/O
                         net (fo=183, routed)         3.489     6.502    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_command[2]
    SLICE_X30Y19         LUT4 (Prop_lut4_I1_O)        0.150     6.652 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[3]_i_23/O
                         net (fo=21, routed)          1.321     7.973    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[3]_i_23_n_0
    SLICE_X36Y20         LUT5 (Prop_lut5_I1_O)        0.328     8.301 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_71/O
                         net (fo=3, routed)           0.438     8.739    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_71_n_0
    SLICE_X36Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.863 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_69/O
                         net (fo=1, routed)           1.099     9.962    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_69_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.086 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_34/O
                         net (fo=3, routed)           0.165    10.250    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_34_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.374 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_19/O
                         net (fo=45, routed)          2.859    13.234    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[4]
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.124    13.358 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=69, routed)          2.175    15.533    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9_n_0
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.657 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_42/O
                         net (fo=1, routed)           1.159    16.816    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_42_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.940 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_28/O
                         net (fo=1, routed)           0.305    17.246    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_28_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.124    17.370 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_19/O
                         net (fo=4, routed)           0.499    17.869    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_19_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.993 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_15/O
                         net (fo=3, routed)           0.826    18.819    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_15_n_0
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.124    18.943 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=2, routed)           0.459    19.401    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.124    19.525 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000    19.525    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_3[1]
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.058 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=9, routed)           0.968    21.026    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.150    21.176 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=4, routed)           0.617    21.794    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X32Y6          LUT4 (Prop_lut4_I0_O)        0.326    22.120 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_2/O
                         net (fo=1, routed)           0.379    22.499    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_1[1]
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.006 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=13, routed)          0.789    23.795    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X32Y8          LUT6 (Prop_lut6_I4_O)        0.124    23.919 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry_i_2/O
                         net (fo=6, routed)           0.471    24.389    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[7]_9
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124    24.513 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_2/O
                         net (fo=1, routed)           0.332    24.845    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7][1]
    SLICE_X33Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.352 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=19, routed)          1.324    26.677    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X31Y6          LUT3 (Prop_lut3_I1_O)        0.150    26.827 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_9/O
                         net (fo=5, routed)           0.515    27.342    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_9_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I3_O)        0.326    27.668 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__11_carry_i_3/O
                         net (fo=1, routed)           0.336    28.004    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_5[1]
    SLICE_X30Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.524 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__11_carry/CO[3]
                         net (fo=13, routed)          1.020    29.543    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]_0[0]
    SLICE_X28Y8          LUT3 (Prop_lut3_I1_O)        0.150    29.693 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_13/O
                         net (fo=4, routed)           0.969    30.662    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_13_n_0
    SLICE_X30Y10         LUT4 (Prop_lut4_I1_O)        0.326    30.988 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_7/O
                         net (fo=1, routed)           0.000    30.988    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_8[1]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.521 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.745    32.267    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[0]_0[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.118    32.385 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b[7]_i_7/O
                         net (fo=8, routed)           0.496    32.880    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b[7]_i_7_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.326    33.206 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_5/O
                         net (fo=2, routed)           0.552    33.759    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_5_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    33.883 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_3/O
                         net (fo=4, routed)           0.634    34.517    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_alu_data0[0]
    SLICE_X28Y12         LUT6 (Prop_lut6_I2_O)        0.124    34.641 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_97/O
                         net (fo=2, routed)           0.501    35.141    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_97_n_0
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.124    35.265 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_88/O
                         net (fo=2, routed)           0.275    35.540    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_88_n_0
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.124    35.664 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_71/O
                         net (fo=1, routed)           0.430    36.094    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_71_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I0_O)        0.124    36.218 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_56/O
                         net (fo=2, routed)           0.900    37.118    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_56_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.124    37.242 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_41/O
                         net (fo=1, routed)           0.429    37.671    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_41_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.124    37.795 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_27/O
                         net (fo=1, routed)           0.000    37.795    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_27_n_0
    SLICE_X30Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    38.036 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_17/O
                         net (fo=1, routed)           0.000    38.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_17_n_0
    SLICE_X30Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    38.134 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_13/O
                         net (fo=70, routed)          3.849    41.983    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X7Y2           LUT3 (Prop_lut3_I1_O)        0.319    42.302 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[11]_i_13/O
                         net (fo=1, routed)           0.514    42.816    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[4]
    SLICE_X6Y3           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.366 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.366    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_5_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.605 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.403    44.008    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_2_n_5
    SLICE_X5Y4           LUT5 (Prop_lut5_I0_O)        0.301    44.309 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[10]_i_2/O
                         net (fo=1, routed)           0.566    44.875    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[10]_i_2_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124    44.999 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[10]_i_1/O
                         net (fo=2, routed)           0.585    45.584    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  clk (IN)
                         net (fo=0)                   0.000   142.857    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.492   140.836    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.386   140.449    
                         clock uncertainty           -0.233   140.217    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   139.651    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        139.651    
                         arrival time                         -45.584    
  -------------------------------------------------------------------
                         slack                                 94.067    

Slack (MET) :             94.458ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_prescaler rise@142.857ns - clk_out1_prescaler rise@0.000ns)
  Data Path Delay:        47.601ns  (logic 11.584ns (24.336%)  route 36.017ns (75.664%))
  Logic Levels:           42  (CARRY4=7 LUT2=3 LUT3=4 LUT4=5 LUT5=6 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 140.836 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.611    -2.408    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.046 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=15, routed)          2.843     2.889    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/douta[2]
    SLICE_X12Y23         LUT5 (Prop_lut5_I4_O)        0.124     3.013 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir[2]_i_1/O
                         net (fo=183, routed)         3.489     6.502    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_command[2]
    SLICE_X30Y19         LUT4 (Prop_lut4_I1_O)        0.150     6.652 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[3]_i_23/O
                         net (fo=21, routed)          1.321     7.973    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[3]_i_23_n_0
    SLICE_X36Y20         LUT5 (Prop_lut5_I1_O)        0.328     8.301 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_71/O
                         net (fo=3, routed)           0.438     8.739    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_71_n_0
    SLICE_X36Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.863 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_69/O
                         net (fo=1, routed)           1.099     9.962    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_69_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.086 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_34/O
                         net (fo=3, routed)           0.165    10.250    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_34_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.374 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_19/O
                         net (fo=45, routed)          2.859    13.234    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[4]
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.124    13.358 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=69, routed)          2.175    15.533    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9_n_0
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.657 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_42/O
                         net (fo=1, routed)           1.159    16.816    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_42_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.940 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_28/O
                         net (fo=1, routed)           0.305    17.246    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_28_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.124    17.370 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_19/O
                         net (fo=4, routed)           0.499    17.869    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_19_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.993 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_15/O
                         net (fo=3, routed)           0.826    18.819    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_15_n_0
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.124    18.943 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=2, routed)           0.459    19.401    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.124    19.525 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000    19.525    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_3[1]
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.058 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=9, routed)           0.968    21.026    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.150    21.176 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=4, routed)           0.617    21.794    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X32Y6          LUT4 (Prop_lut4_I0_O)        0.326    22.120 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_2/O
                         net (fo=1, routed)           0.379    22.499    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_1[1]
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.006 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=13, routed)          0.789    23.795    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X32Y8          LUT6 (Prop_lut6_I4_O)        0.124    23.919 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry_i_2/O
                         net (fo=6, routed)           0.471    24.389    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[7]_9
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124    24.513 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_2/O
                         net (fo=1, routed)           0.332    24.845    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7][1]
    SLICE_X33Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.352 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=19, routed)          1.324    26.677    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X31Y6          LUT3 (Prop_lut3_I1_O)        0.150    26.827 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_9/O
                         net (fo=5, routed)           0.515    27.342    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_9_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I3_O)        0.326    27.668 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__11_carry_i_3/O
                         net (fo=1, routed)           0.336    28.004    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_5[1]
    SLICE_X30Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.524 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__11_carry/CO[3]
                         net (fo=13, routed)          1.020    29.543    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]_0[0]
    SLICE_X28Y8          LUT3 (Prop_lut3_I1_O)        0.150    29.693 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_13/O
                         net (fo=4, routed)           0.969    30.662    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_13_n_0
    SLICE_X30Y10         LUT4 (Prop_lut4_I1_O)        0.326    30.988 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_7/O
                         net (fo=1, routed)           0.000    30.988    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_8[1]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.521 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.745    32.267    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[0]_0[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.118    32.385 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b[7]_i_7/O
                         net (fo=8, routed)           0.496    32.880    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b[7]_i_7_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.326    33.206 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_5/O
                         net (fo=2, routed)           0.552    33.759    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_5_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    33.883 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_3/O
                         net (fo=4, routed)           0.634    34.517    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_alu_data0[0]
    SLICE_X28Y12         LUT6 (Prop_lut6_I2_O)        0.124    34.641 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_97/O
                         net (fo=2, routed)           0.501    35.141    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_97_n_0
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.124    35.265 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_88/O
                         net (fo=2, routed)           0.275    35.540    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_88_n_0
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.124    35.664 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_71/O
                         net (fo=1, routed)           0.430    36.094    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_71_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I0_O)        0.124    36.218 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_56/O
                         net (fo=2, routed)           0.900    37.118    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_56_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.124    37.242 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_41/O
                         net (fo=1, routed)           0.429    37.671    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_41_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.124    37.795 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_27/O
                         net (fo=1, routed)           0.000    37.795    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_27_n_0
    SLICE_X30Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    38.036 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_17/O
                         net (fo=1, routed)           0.000    38.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_17_n_0
    SLICE_X30Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    38.134 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_13/O
                         net (fo=70, routed)          3.477    41.611    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X7Y2           LUT3 (Prop_lut3_I1_O)        0.319    41.930 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[3]_i_8/O
                         net (fo=1, routed)           0.568    42.498    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[2]
    SLICE_X6Y2           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    42.902 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.902    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.121 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_5/O[0]
                         net (fo=1, routed)           0.477    43.598    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_5_n_7
    SLICE_X5Y3           LUT6 (Prop_lut6_I5_O)        0.295    43.893 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[4]_i_4/O
                         net (fo=1, routed)           0.433    44.326    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[4]_i_4_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I2_O)        0.124    44.450 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[4]_i_1/O
                         net (fo=2, routed)           0.743    45.193    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  clk (IN)
                         net (fo=0)                   0.000   142.857    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.492   140.836    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.386   140.449    
                         clock uncertainty           -0.233   140.217    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   139.651    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        139.651    
                         arrival time                         -45.193    
  -------------------------------------------------------------------
                         slack                                 94.458    

Slack (MET) :             94.515ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_prescaler rise@142.857ns - clk_out1_prescaler rise@0.000ns)
  Data Path Delay:        47.543ns  (logic 11.399ns (23.976%)  route 36.144ns (76.024%))
  Logic Levels:           41  (CARRY4=6 LUT2=3 LUT3=3 LUT4=5 LUT5=6 LUT6=16 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 140.836 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.611    -2.408    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.046 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=15, routed)          2.843     2.889    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/douta[2]
    SLICE_X12Y23         LUT5 (Prop_lut5_I4_O)        0.124     3.013 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir[2]_i_1/O
                         net (fo=183, routed)         3.489     6.502    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_command[2]
    SLICE_X30Y19         LUT4 (Prop_lut4_I1_O)        0.150     6.652 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[3]_i_23/O
                         net (fo=21, routed)          1.321     7.973    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[3]_i_23_n_0
    SLICE_X36Y20         LUT5 (Prop_lut5_I1_O)        0.328     8.301 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_71/O
                         net (fo=3, routed)           0.438     8.739    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_71_n_0
    SLICE_X36Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.863 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_69/O
                         net (fo=1, routed)           1.099     9.962    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_69_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.086 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_34/O
                         net (fo=3, routed)           0.165    10.250    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_34_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.374 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_19/O
                         net (fo=45, routed)          2.859    13.234    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[4]
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.124    13.358 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=69, routed)          2.175    15.533    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9_n_0
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.657 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_42/O
                         net (fo=1, routed)           1.159    16.816    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_42_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.940 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_28/O
                         net (fo=1, routed)           0.305    17.246    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_28_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.124    17.370 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_19/O
                         net (fo=4, routed)           0.499    17.869    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_19_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.993 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_15/O
                         net (fo=3, routed)           0.826    18.819    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_15_n_0
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.124    18.943 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=2, routed)           0.459    19.401    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.124    19.525 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000    19.525    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_3[1]
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.058 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=9, routed)           0.968    21.026    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.150    21.176 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=4, routed)           0.617    21.794    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X32Y6          LUT4 (Prop_lut4_I0_O)        0.326    22.120 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_2/O
                         net (fo=1, routed)           0.379    22.499    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_1[1]
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.006 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=13, routed)          0.789    23.795    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X32Y8          LUT6 (Prop_lut6_I4_O)        0.124    23.919 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry_i_2/O
                         net (fo=6, routed)           0.471    24.389    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[7]_9
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124    24.513 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_2/O
                         net (fo=1, routed)           0.332    24.845    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7][1]
    SLICE_X33Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.352 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=19, routed)          1.324    26.677    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X31Y6          LUT3 (Prop_lut3_I1_O)        0.150    26.827 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_9/O
                         net (fo=5, routed)           0.515    27.342    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_9_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I3_O)        0.326    27.668 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__11_carry_i_3/O
                         net (fo=1, routed)           0.336    28.004    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_5[1]
    SLICE_X30Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.524 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__11_carry/CO[3]
                         net (fo=13, routed)          1.020    29.543    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]_0[0]
    SLICE_X28Y8          LUT3 (Prop_lut3_I1_O)        0.150    29.693 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_13/O
                         net (fo=4, routed)           0.969    30.662    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_13_n_0
    SLICE_X30Y10         LUT4 (Prop_lut4_I1_O)        0.326    30.988 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_7/O
                         net (fo=1, routed)           0.000    30.988    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_8[1]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.521 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.745    32.267    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[0]_0[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.118    32.385 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b[7]_i_7/O
                         net (fo=8, routed)           0.496    32.880    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b[7]_i_7_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.326    33.206 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_5/O
                         net (fo=2, routed)           0.552    33.759    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_5_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    33.883 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_3/O
                         net (fo=4, routed)           0.634    34.517    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_alu_data0[0]
    SLICE_X28Y12         LUT6 (Prop_lut6_I2_O)        0.124    34.641 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_97/O
                         net (fo=2, routed)           0.501    35.141    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_97_n_0
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.124    35.265 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_88/O
                         net (fo=2, routed)           0.275    35.540    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_88_n_0
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.124    35.664 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_71/O
                         net (fo=1, routed)           0.430    36.094    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_71_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I0_O)        0.124    36.218 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_56/O
                         net (fo=2, routed)           0.900    37.118    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_56_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.124    37.242 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_41/O
                         net (fo=1, routed)           0.429    37.671    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_41_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.124    37.795 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_27/O
                         net (fo=1, routed)           0.000    37.795    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_27_n_0
    SLICE_X30Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    38.036 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_17/O
                         net (fo=1, routed)           0.000    38.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_17_n_0
    SLICE_X30Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    38.134 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_13/O
                         net (fo=70, routed)          3.662    41.796    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X6Y2           LUT6 (Prop_lut6_I1_O)        0.319    42.115 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[3]_i_14/O
                         net (fo=1, routed)           0.000    42.115    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[3]_i_14_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    42.542 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6/O[1]
                         net (fo=1, routed)           0.666    43.208    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6_n_6
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.306    43.514 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[1]_i_4/O
                         net (fo=1, routed)           0.452    43.966    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[1]_i_4_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I2_O)        0.124    44.090 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[1]_i_1/O
                         net (fo=2, routed)           1.045    45.135    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  clk (IN)
                         net (fo=0)                   0.000   142.857    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.492   140.836    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.386   140.449    
                         clock uncertainty           -0.233   140.217    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   139.651    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        139.651    
                         arrival time                         -45.135    
  -------------------------------------------------------------------
                         slack                                 94.515    

Slack (MET) :             94.529ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_prescaler rise@142.857ns - clk_out1_prescaler rise@0.000ns)
  Data Path Delay:        47.962ns  (logic 11.845ns (24.697%)  route 36.117ns (75.303%))
  Logic Levels:           42  (CARRY4=7 LUT2=3 LUT3=4 LUT4=5 LUT5=7 LUT6=14 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 140.794 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.611    -2.408    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.046 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=15, routed)          2.843     2.889    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/douta[2]
    SLICE_X12Y23         LUT5 (Prop_lut5_I4_O)        0.124     3.013 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir[2]_i_1/O
                         net (fo=183, routed)         3.489     6.502    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_command[2]
    SLICE_X30Y19         LUT4 (Prop_lut4_I1_O)        0.150     6.652 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[3]_i_23/O
                         net (fo=21, routed)          1.321     7.973    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[3]_i_23_n_0
    SLICE_X36Y20         LUT5 (Prop_lut5_I1_O)        0.328     8.301 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_71/O
                         net (fo=3, routed)           0.438     8.739    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_71_n_0
    SLICE_X36Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.863 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_69/O
                         net (fo=1, routed)           1.099     9.962    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_69_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.086 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_34/O
                         net (fo=3, routed)           0.165    10.250    i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_34_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.374 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/qutnt_o0_carry_i_19/O
                         net (fo=45, routed)          2.859    13.234    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[4]
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.124    13.358 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=69, routed)          2.175    15.533    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9_n_0
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.657 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_42/O
                         net (fo=1, routed)           1.159    16.816    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_42_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.940 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_28/O
                         net (fo=1, routed)           0.305    17.246    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_28_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.124    17.370 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_19/O
                         net (fo=4, routed)           0.499    17.869    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_19_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.993 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_15/O
                         net (fo=3, routed)           0.826    18.819    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_15_n_0
    SLICE_X33Y8          LUT2 (Prop_lut2_I0_O)        0.124    18.943 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=2, routed)           0.459    19.401    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.124    19.525 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000    19.525    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_3[1]
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.058 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=9, routed)           0.968    21.026    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.150    21.176 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=4, routed)           0.617    21.794    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X32Y6          LUT4 (Prop_lut4_I0_O)        0.326    22.120 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_2/O
                         net (fo=1, routed)           0.379    22.499    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_1[1]
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.006 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=13, routed)          0.789    23.795    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X32Y8          LUT6 (Prop_lut6_I4_O)        0.124    23.919 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry_i_2/O
                         net (fo=6, routed)           0.471    24.389    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[7]_9
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124    24.513 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_2/O
                         net (fo=1, routed)           0.332    24.845    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7][1]
    SLICE_X33Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.352 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=19, routed)          1.324    26.677    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X31Y6          LUT3 (Prop_lut3_I1_O)        0.150    26.827 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_9/O
                         net (fo=5, routed)           0.515    27.342    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_9_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I3_O)        0.326    27.668 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__11_carry_i_3/O
                         net (fo=1, routed)           0.336    28.004    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_5[1]
    SLICE_X30Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.524 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__11_carry/CO[3]
                         net (fo=13, routed)          1.020    29.543    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]_0[0]
    SLICE_X28Y8          LUT3 (Prop_lut3_I1_O)        0.150    29.693 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_13/O
                         net (fo=4, routed)           0.969    30.662    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_13_n_0
    SLICE_X30Y10         LUT4 (Prop_lut4_I1_O)        0.326    30.988 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_7/O
                         net (fo=1, routed)           0.000    30.988    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/s_preadr_reg[7]_8[1]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.521 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.745    32.267    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[0]_0[0]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.118    32.385 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b[7]_i_7/O
                         net (fo=8, routed)           0.496    32.880    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b[7]_i_7_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I0_O)        0.326    33.206 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_5/O
                         net (fo=2, routed)           0.552    33.759    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_5_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    33.883 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_3/O
                         net (fo=4, routed)           0.634    34.517    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_alu_data0[0]
    SLICE_X28Y12         LUT6 (Prop_lut6_I2_O)        0.124    34.641 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_97/O
                         net (fo=2, routed)           0.501    35.141    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_97_n_0
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.124    35.265 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_88/O
                         net (fo=2, routed)           0.275    35.540    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_88_n_0
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.124    35.664 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_71/O
                         net (fo=1, routed)           0.430    36.094    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_71_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I0_O)        0.124    36.218 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_56/O
                         net (fo=2, routed)           0.900    37.118    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_56_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I4_O)        0.124    37.242 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_41/O
                         net (fo=1, routed)           0.429    37.671    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_41_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.124    37.795 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_27/O
                         net (fo=1, routed)           0.000    37.795    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_27_n_0
    SLICE_X30Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    38.036 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_17/O
                         net (fo=1, routed)           0.000    38.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_17_n_0
    SLICE_X30Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    38.134 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_13/O
                         net (fo=70, routed)          3.849    41.983    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X7Y2           LUT3 (Prop_lut3_I1_O)        0.319    42.302 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[11]_i_13/O
                         net (fo=1, routed)           0.514    42.816    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[4]
    SLICE_X6Y3           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.366 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.366    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_5_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    43.689 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.637    44.326    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_2_n_6
    SLICE_X9Y6           LUT5 (Prop_lut5_I0_O)        0.306    44.632 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[9]_i_2/O
                         net (fo=1, routed)           0.407    45.039    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[9]_i_2_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I0_O)        0.124    45.163 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[9]_i_1/O
                         net (fo=2, routed)           0.391    45.554    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_0[9]
    SLICE_X9Y6           FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  clk (IN)
                         net (fo=0)                   0.000   142.857    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.450   140.794    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X9Y6           FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[9]/C
                         clock pessimism             -0.411   140.383    
                         clock uncertainty           -0.233   140.150    
    SLICE_X9Y6           FDCE (Setup_fdce_C_D)       -0.067   140.083    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[9]
  -------------------------------------------------------------------
                         required time                        140.083    
                         arrival time                         -45.554    
  -------------------------------------------------------------------
                         slack                                 94.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reload_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_counth0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prescaler rise@0.000ns - clk_out1_prescaler rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.083%)  route 0.119ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.583    -0.546    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X3Y23          FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reload_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.405 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reload_reg[0][4]/Q
                         net (fo=4, routed)           0.119    -0.287    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_counth0_reg[7]_1[3]
    SLICE_X1Y23          LUT5 (Prop_lut5_I1_O)        0.045    -0.242 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_counth0[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/D[4]
    SLICE_X1Y23          FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_counth0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.851    -0.318    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/clk_out1
    SLICE_X1Y23          FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_counth0_reg[4]/C
                         clock pessimism             -0.216    -0.533    
    SLICE_X1Y23          FDCE (Hold_fdce_C_D)         0.092    -0.441    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_counth0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_wt_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_countl0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prescaler rise@0.000ns - clk_out1_prescaler rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.240%)  route 0.133ns (41.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.583    -0.546    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X5Y21          FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_wt_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.405 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_wt_reg[0][0]/Q
                         net (fo=18, routed)          0.133    -0.272    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_all_wt[0]
    SLICE_X4Y21          LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_countl0[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_wt_reg[0][1][2]
    SLICE_X4Y21          FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_countl0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.852    -0.317    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/clk_out1
    SLICE_X4Y21          FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_countl0_reg[6]/C
                         clock pessimism             -0.217    -0.533    
    SLICE_X4Y21          FDCE (Hold_fdce_C_D)         0.092    -0.441    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_countl0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_wt_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_countl0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prescaler rise@0.000ns - clk_out1_prescaler rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.423%)  route 0.132ns (41.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.583    -0.546    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X5Y21          FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_wt_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.405 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_wt_reg[0][0]/Q
                         net (fo=18, routed)          0.132    -0.273    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_all_wt[0]
    SLICE_X4Y21          LUT6 (Prop_lut6_I4_O)        0.045    -0.228 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_countl0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_wt_reg[0][1][0]
    SLICE_X4Y21          FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_countl0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.852    -0.317    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/clk_out1
    SLICE_X4Y21          FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_countl0_reg[1]/C
                         clock pessimism             -0.217    -0.533    
    SLICE_X4Y21          FDCE (Hold_fdce_C_D)         0.091    -0.442    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_countl0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prescaler rise@0.000ns - clk_out1_prescaler rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.594    -0.535    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X2Y9           FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164    -0.371 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[2][2]/Q
                         net (fo=3, routed)           0.127    -0.245    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[2]_14[2]
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.045    -0.200 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit[2][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit[2][2]_i_1_n_0
    SLICE_X2Y9           FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.865    -0.304    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X2Y9           FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[2][2]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.121    -0.414    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ri_h1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prescaler rise@0.000ns - clk_out1_prescaler rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.290%)  route 0.127ns (43.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.588    -0.541    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/clk_out1
    SLICE_X2Y18          FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_done_reg/Q
                         net (fo=2, routed)           0.127    -0.250    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/all_scon_i[0]
    SLICE_X2Y16          FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ri_h1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.859    -0.310    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X2Y16          FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ri_h1_reg[0]/C
                         clock pessimism             -0.216    -0.525    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.059    -0.466    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ri_h1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 s_sync_locked_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            s_reset_8051_reg_rep__1/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prescaler fall@71.429ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        0.316ns  (logic 0.232ns (73.519%)  route 0.084ns (26.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns = ( 71.120 - 71.429 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( 70.890 - 71.429 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    71.655 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    72.095    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    69.773 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    70.274    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    70.300 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.591    70.890    s_clk_8051
    SLICE_X1Y15          FDCE                                         r  s_sync_locked_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.133    71.023 r  s_sync_locked_reg[2]/Q
                         net (fo=5, routed)           0.084    71.107    p_0_in
    SLICE_X1Y15          LUT3 (Prop_lut3_I1_O)        0.099    71.206 r  s_reset_8051_rep_i_1__1/O
                         net (fo=1, routed)           0.000    71.206    s_reset_8051_rep_i_1__1_n_0
    SLICE_X1Y15          FDPE                                         r  s_reset_8051_reg_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    71.843 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    72.324    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    69.686 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    70.231    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    70.260 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.860    71.120    s_clk_8051
    SLICE_X1Y15          FDPE                                         r  s_reset_8051_reg_rep__1/C  (IS_INVERTED)
                         clock pessimism             -0.230    70.890    
    SLICE_X1Y15          FDPE (Hold_fdpe_C_D)         0.099    70.989    s_reset_8051_reg_rep__1
  -------------------------------------------------------------------
                         required time                        -70.989    
                         arrival time                          71.206    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prescaler rise@0.000ns - clk_out1_prescaler rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.592    -0.537    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X1Y12          FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[2][1]/Q
                         net (fo=3, routed)           0.123    -0.274    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[2]_14[1]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.045    -0.229 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit[2][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit[2][1]_i_1_n_0
    SLICE_X1Y12          FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.862    -0.307    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X1Y12          FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[2][1]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X1Y12          FDCE (Hold_fdce_C_D)         0.092    -0.445    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[10][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[10][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prescaler rise@0.000ns - clk_out1_prescaler rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.881%)  route 0.129ns (38.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.594    -0.535    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X2Y8           FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.164    -0.371 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[10][2]/Q
                         net (fo=3, routed)           0.129    -0.243    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[10]_6[2]
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.045    -0.198 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit[10][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit[10][2]_i_1_n_0
    SLICE_X2Y8           FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.865    -0.304    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X2Y8           FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[10][2]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X2Y8           FDCE (Hold_fdce_C_D)         0.121    -0.414    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[10][2]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 s_sync_locked_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            s_reset_8051_reg_rep__0/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prescaler fall@71.429ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        0.317ns  (logic 0.232ns (73.288%)  route 0.085ns (26.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns = ( 71.120 - 71.429 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( 70.890 - 71.429 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    71.655 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    72.095    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    69.773 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    70.274    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    70.300 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.591    70.890    s_clk_8051
    SLICE_X1Y15          FDCE                                         r  s_sync_locked_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.133    71.023 r  s_sync_locked_reg[2]/Q
                         net (fo=5, routed)           0.085    71.108    p_0_in
    SLICE_X1Y15          LUT3 (Prop_lut3_I1_O)        0.099    71.207 r  s_reset_8051_rep_i_1__0/O
                         net (fo=1, routed)           0.000    71.207    s_reset_8051_rep_i_1__0_n_0
    SLICE_X1Y15          FDPE                                         r  s_reset_8051_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    71.843 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    72.324    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    69.686 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    70.231    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    70.260 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.860    71.120    s_clk_8051
    SLICE_X1Y15          FDPE                                         r  s_reset_8051_reg_rep__0/C  (IS_INVERTED)
                         clock pessimism             -0.230    70.890    
    SLICE_X1Y15          FDPE (Hold_fdpe_C_D)         0.098    70.988    s_reset_8051_reg_rep__0
  -------------------------------------------------------------------
                         required time                        -70.988    
                         arrival time                          71.207    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reload_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_counth1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prescaler rise@0.000ns - clk_out1_prescaler rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.331%)  route 0.144ns (43.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.580    -0.549    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X5Y24          FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reload_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reload_reg[0][1]/Q
                         net (fo=4, routed)           0.144    -0.264    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_all_reload[1]
    SLICE_X4Y22          LUT4 (Prop_lut4_I0_O)        0.045    -0.219 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_counth1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_reload_reg[0][1][1]
    SLICE_X4Y22          FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_counth1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.851    -0.318    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/clk_out1
    SLICE_X4Y22          FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_counth1_reg[1]/C
                         clock pessimism             -0.216    -0.533    
    SLICE_X4Y22          FDCE (Hold_fdce_C_D)         0.092    -0.441    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_counth1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_prescaler
Waveform(ns):       { 0.000 71.429 }
Period(ns):         142.857
Sources:            { i_prescaler/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         142.857     140.281    RAMB18_X0Y8     i_mc8051_top/i_mc8051_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         142.857     140.281    RAMB18_X0Y8     i_mc8051_top/i_mc8051_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         142.857     140.281    RAMB36_X0Y1     i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         142.857     140.281    RAMB36_X0Y1     i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         142.857     140.702    BUFGCTRL_X0Y0   i_prescaler/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         142.857     141.608    PLLE2_ADV_X1Y0  i_prescaler/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         142.857     141.857    SLICE_X2Y18     i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_done_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         142.857     141.857    SLICE_X3Y9      i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[9][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         142.857     141.857    SLICE_X3Y8      i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[9][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         142.857     141.857    SLICE_X3Y9      i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[9][2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       142.857     17.143     PLLE2_ADV_X1Y0  i_prescaler/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         71.429      70.929     SLICE_X3Y8      i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[9][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         71.429      70.929     SLICE_X5Y8      i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[9][3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         71.429      70.929     SLICE_X5Y8      i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[9][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         71.429      70.929     SLICE_X5Y8      i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[9][6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         71.429      70.929     SLICE_X5Y8      i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[9][7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         71.429      70.929     SLICE_X7Y26     i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r0_b0_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         71.429      70.929     SLICE_X6Y26     i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r0_b1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         71.429      70.929     SLICE_X6Y26     i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r0_b1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         71.429      70.929     SLICE_X6Y26     i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r0_b1_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         71.429      70.929     SLICE_X9Y13     i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/tcon_reg[0][6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         71.429      70.929     SLICE_X2Y18     i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_done_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         71.429      70.929     SLICE_X3Y9      i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[9][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         71.429      70.929     SLICE_X3Y8      i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[9][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         71.429      70.929     SLICE_X3Y9      i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[9][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         71.429      70.929     SLICE_X5Y8      i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[9][3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         71.429      70.929     SLICE_X5Y8      i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[9][4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         71.429      70.929     SLICE_X3Y9      i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[9][5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         71.429      70.929     SLICE_X5Y8      i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[9][6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         71.429      70.929     SLICE_X5Y8      i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[9][7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         71.429      70.929     SLICE_X7Y26     i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r0_b0_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prescaler
  To Clock:  clkfbout_prescaler

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prescaler
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_prescaler/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   i_prescaler/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  i_prescaler/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  i_prescaler/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  i_prescaler/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  i_prescaler/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_prescaler
  To Clock:  clk_out1_prescaler

Setup :            0  Failing Endpoints,  Worst Slack       65.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       71.536ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.834ns  (required time - arrival time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out1_prescaler rise@142.857ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        4.921ns  (logic 0.459ns (9.327%)  route 4.462ns (90.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 140.861 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 69.043 - 71.429 ) 
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    72.887 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    74.140    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    65.658 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    67.314    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    67.410 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.633    69.043    s_clk_8051
    SLICE_X1Y14          FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.459    69.502 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         4.462    73.964    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X7Y4           FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  clk (IN)
                         net (fo=0)                   0.000   142.857    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.517   140.861    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X7Y4           FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[5]/C
                         clock pessimism             -0.425   140.436    
                         clock uncertainty           -0.233   140.203    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405   139.798    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[5]
  -------------------------------------------------------------------
                         required time                        139.798    
                         arrival time                         -73.964    
  -------------------------------------------------------------------
                         slack                                 65.834    

Slack (MET) :             65.965ns  (required time - arrival time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out1_prescaler rise@142.857ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        4.790ns  (logic 0.459ns (9.582%)  route 4.331ns (90.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 140.861 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 69.043 - 71.429 ) 
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    72.887 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    74.140    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    65.658 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    67.314    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    67.410 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.633    69.043    s_clk_8051
    SLICE_X1Y14          FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.459    69.502 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         4.331    73.833    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X5Y3           FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  clk (IN)
                         net (fo=0)                   0.000   142.857    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.517   140.861    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X5Y3           FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[4]/C
                         clock pessimism             -0.425   140.436    
                         clock uncertainty           -0.233   140.203    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405   139.798    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[4]
  -------------------------------------------------------------------
                         required time                        139.798    
                         arrival time                         -73.833    
  -------------------------------------------------------------------
                         slack                                 65.965    

Slack (MET) :             65.981ns  (required time - arrival time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out1_prescaler rise@142.857ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        4.774ns  (logic 0.459ns (9.615%)  route 4.315ns (90.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 140.861 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 69.043 - 71.429 ) 
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    72.887 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    74.140    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    65.658 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    67.314    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    67.410 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.633    69.043    s_clk_8051
    SLICE_X1Y14          FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.459    69.502 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         4.315    73.817    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X7Y5           FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  clk (IN)
                         net (fo=0)                   0.000   142.857    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.517   140.861    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X7Y5           FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]/C
                         clock pessimism             -0.425   140.436    
                         clock uncertainty           -0.233   140.203    
    SLICE_X7Y5           FDCE (Recov_fdce_C_CLR)     -0.405   139.798    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]
  -------------------------------------------------------------------
                         required time                        139.798    
                         arrival time                         -73.817    
  -------------------------------------------------------------------
                         slack                                 65.981    

Slack (MET) :             65.981ns  (required time - arrival time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out1_prescaler rise@142.857ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        4.774ns  (logic 0.459ns (9.615%)  route 4.315ns (90.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 140.861 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 69.043 - 71.429 ) 
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    72.887 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    74.140    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    65.658 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    67.314    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    67.410 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.633    69.043    s_clk_8051
    SLICE_X1Y14          FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.459    69.502 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         4.315    73.817    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X7Y5           FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  clk (IN)
                         net (fo=0)                   0.000   142.857    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.517   140.861    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X7Y5           FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[13]/C
                         clock pessimism             -0.425   140.436    
                         clock uncertainty           -0.233   140.203    
    SLICE_X7Y5           FDCE (Recov_fdce_C_CLR)     -0.405   139.798    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[13]
  -------------------------------------------------------------------
                         required time                        139.798    
                         arrival time                         -73.817    
  -------------------------------------------------------------------
                         slack                                 65.981    

Slack (MET) :             65.986ns  (required time - arrival time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help16_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out1_prescaler rise@142.857ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        4.702ns  (logic 0.459ns (9.762%)  route 4.243ns (90.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 140.794 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 69.043 - 71.429 ) 
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    72.887 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    74.140    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    65.658 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    67.314    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    67.410 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.633    69.043    s_clk_8051
    SLICE_X1Y14          FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.459    69.502 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         4.243    73.745    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X9Y5           FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help16_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  clk (IN)
                         net (fo=0)                   0.000   142.857    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.450   140.794    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X9Y5           FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help16_reg[12]/C
                         clock pessimism             -0.425   140.369    
                         clock uncertainty           -0.233   140.136    
    SLICE_X9Y5           FDCE (Recov_fdce_C_CLR)     -0.405   139.731    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help16_reg[12]
  -------------------------------------------------------------------
                         required time                        139.731    
                         arrival time                         -73.745    
  -------------------------------------------------------------------
                         slack                                 65.986    

Slack (MET) :             65.986ns  (required time - arrival time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help16_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out1_prescaler rise@142.857ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        4.702ns  (logic 0.459ns (9.762%)  route 4.243ns (90.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 140.794 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 69.043 - 71.429 ) 
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    72.887 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    74.140    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    65.658 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    67.314    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    67.410 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.633    69.043    s_clk_8051
    SLICE_X1Y14          FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.459    69.502 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         4.243    73.745    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X9Y5           FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help16_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  clk (IN)
                         net (fo=0)                   0.000   142.857    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.450   140.794    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X9Y5           FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help16_reg[14]/C
                         clock pessimism             -0.425   140.369    
                         clock uncertainty           -0.233   140.136    
    SLICE_X9Y5           FDCE (Recov_fdce_C_CLR)     -0.405   139.731    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help16_reg[14]
  -------------------------------------------------------------------
                         required time                        139.731    
                         arrival time                         -73.745    
  -------------------------------------------------------------------
                         slack                                 65.986    

Slack (MET) :             65.986ns  (required time - arrival time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help16_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out1_prescaler rise@142.857ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        4.702ns  (logic 0.459ns (9.762%)  route 4.243ns (90.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 140.794 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 69.043 - 71.429 ) 
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    72.887 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    74.140    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    65.658 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    67.314    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    67.410 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.633    69.043    s_clk_8051
    SLICE_X1Y14          FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.459    69.502 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         4.243    73.745    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X9Y5           FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help16_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  clk (IN)
                         net (fo=0)                   0.000   142.857    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.450   140.794    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X9Y5           FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help16_reg[15]/C
                         clock pessimism             -0.425   140.369    
                         clock uncertainty           -0.233   140.136    
    SLICE_X9Y5           FDCE (Recov_fdce_C_CLR)     -0.405   139.731    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help16_reg[15]
  -------------------------------------------------------------------
                         required time                        139.731    
                         arrival time                         -73.745    
  -------------------------------------------------------------------
                         slack                                 65.986    

Slack (MET) :             66.072ns  (required time - arrival time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out1_prescaler rise@142.857ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        4.702ns  (logic 0.459ns (9.762%)  route 4.243ns (90.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 140.794 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 69.043 - 71.429 ) 
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    72.887 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    74.140    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    65.658 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    67.314    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    67.410 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.633    69.043    s_clk_8051
    SLICE_X1Y14          FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.459    69.502 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         4.243    73.745    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X8Y5           FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  clk (IN)
                         net (fo=0)                   0.000   142.857    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.450   140.794    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X8Y5           FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]/C
                         clock pessimism             -0.425   140.369    
                         clock uncertainty           -0.233   140.136    
    SLICE_X8Y5           FDCE (Recov_fdce_C_CLR)     -0.319   139.817    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]
  -------------------------------------------------------------------
                         required time                        139.817    
                         arrival time                         -73.745    
  -------------------------------------------------------------------
                         slack                                 66.072    

Slack (MET) :             66.108ns  (required time - arrival time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out1_prescaler rise@142.857ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        4.580ns  (logic 0.459ns (10.023%)  route 4.121ns (89.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 140.794 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 69.043 - 71.429 ) 
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    72.887 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    74.140    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    65.658 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    67.314    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    67.410 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.633    69.043    s_clk_8051
    SLICE_X1Y14          FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.459    69.502 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         4.121    73.623    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X9Y4           FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  clk (IN)
                         net (fo=0)                   0.000   142.857    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.450   140.794    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X9Y4           FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[14]/C
                         clock pessimism             -0.425   140.369    
                         clock uncertainty           -0.233   140.136    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405   139.731    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[14]
  -------------------------------------------------------------------
                         required time                        139.731    
                         arrival time                         -73.623    
  -------------------------------------------------------------------
                         slack                                 66.108    

Slack (MET) :             66.152ns  (required time - arrival time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out1_prescaler rise@142.857ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        4.580ns  (logic 0.459ns (10.023%)  route 4.121ns (89.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 140.794 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 69.043 - 71.429 ) 
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    72.887 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    74.140    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    65.658 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    67.314    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    67.410 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.633    69.043    s_clk_8051
    SLICE_X1Y14          FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.459    69.502 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         4.121    73.623    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X8Y4           FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                    142.857   142.857 r  
    W5                                                0.000   142.857 r  clk (IN)
                         net (fo=0)                   0.000   142.857    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   144.245 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.426    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750   137.677 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   139.253    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   139.344 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         1.450   140.794    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X8Y4           FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[10]/C
                         clock pessimism             -0.425   140.369    
                         clock uncertainty           -0.233   140.136    
    SLICE_X8Y4           FDCE (Recov_fdce_C_CLR)     -0.361   139.775    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[10]
  -------------------------------------------------------------------
                         required time                        139.775    
                         arrival time                         -73.623    
  -------------------------------------------------------------------
                         slack                                 66.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.536ns  (arrival time - required time)
  Source:                 s_reset_8051_reg_rep__1/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/ie_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -71.429ns  (clk_out1_prescaler rise@0.000ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        0.287ns  (logic 0.146ns (50.854%)  route 0.141ns (49.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns = ( 70.890 - 71.429 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    71.655 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    72.095    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    69.773 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    70.274    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    70.300 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.591    70.890    s_clk_8051
    SLICE_X1Y15          FDPE                                         r  s_reset_8051_reg_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDPE (Prop_fdpe_C_Q)         0.146    71.036 f  s_reset_8051_reg_rep__1/Q
                         net (fo=113, routed)         0.141    71.177    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[0]
    SLICE_X2Y15          FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/ie_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.860    -0.309    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X2Y15          FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/ie_reg[5]/C
                         clock pessimism             -0.216    -0.524    
                         clock uncertainty            0.233    -0.292    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.359    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/ie_reg[5]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          71.177    
  -------------------------------------------------------------------
                         slack                                 71.536    

Slack (MET) :             71.592ns  (arrival time - required time)
  Source:                 s_reset_8051_reg_rep__2/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[11][4]/CLR
                            (removal check against rising-edge clock clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -71.429ns  (clk_out1_prescaler rise@0.000ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        0.341ns  (logic 0.146ns (42.817%)  route 0.195ns (57.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns = ( 70.890 - 71.429 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    71.655 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    72.095    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    69.773 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    70.274    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    70.300 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.591    70.890    s_clk_8051
    SLICE_X1Y14          FDPE                                         r  s_reset_8051_reg_rep__2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.146    71.036 f  s_reset_8051_reg_rep__2/Q
                         net (fo=113, routed)         0.195    71.231    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reset_8051_reg_rep__2[0]
    SLICE_X4Y10          FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[11][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.862    -0.307    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X4Y10          FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[11][4]/C
                         clock pessimism             -0.195    -0.501    
                         clock uncertainty            0.233    -0.269    
    SLICE_X4Y10          FDCE (Remov_fdce_C_CLR)     -0.092    -0.361    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[11][4]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          71.231    
  -------------------------------------------------------------------
                         slack                                 71.592    

Slack (MET) :             71.592ns  (arrival time - required time)
  Source:                 s_reset_8051_reg_rep__2/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[15][4]/CLR
                            (removal check against rising-edge clock clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -71.429ns  (clk_out1_prescaler rise@0.000ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        0.341ns  (logic 0.146ns (42.817%)  route 0.195ns (57.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns = ( 70.890 - 71.429 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    71.655 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    72.095    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    69.773 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    70.274    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    70.300 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.591    70.890    s_clk_8051
    SLICE_X1Y14          FDPE                                         r  s_reset_8051_reg_rep__2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.146    71.036 f  s_reset_8051_reg_rep__2/Q
                         net (fo=113, routed)         0.195    71.231    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reset_8051_reg_rep__2[0]
    SLICE_X4Y10          FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[15][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.862    -0.307    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X4Y10          FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[15][4]/C
                         clock pessimism             -0.195    -0.501    
                         clock uncertainty            0.233    -0.269    
    SLICE_X4Y10          FDCE (Remov_fdce_C_CLR)     -0.092    -0.361    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[15][4]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          71.231    
  -------------------------------------------------------------------
                         slack                                 71.592    

Slack (MET) :             71.592ns  (arrival time - required time)
  Source:                 s_reset_8051_reg_rep__2/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[15][7]/CLR
                            (removal check against rising-edge clock clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -71.429ns  (clk_out1_prescaler rise@0.000ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        0.341ns  (logic 0.146ns (42.817%)  route 0.195ns (57.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns = ( 70.890 - 71.429 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    71.655 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    72.095    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    69.773 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    70.274    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    70.300 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.591    70.890    s_clk_8051
    SLICE_X1Y14          FDPE                                         r  s_reset_8051_reg_rep__2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.146    71.036 f  s_reset_8051_reg_rep__2/Q
                         net (fo=113, routed)         0.195    71.231    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reset_8051_reg_rep__2[0]
    SLICE_X4Y10          FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[15][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.862    -0.307    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X4Y10          FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[15][7]/C
                         clock pessimism             -0.195    -0.501    
                         clock uncertainty            0.233    -0.269    
    SLICE_X4Y10          FDCE (Remov_fdce_C_CLR)     -0.092    -0.361    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[15][7]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          71.231    
  -------------------------------------------------------------------
                         slack                                 71.592    

Slack (MET) :             71.601ns  (arrival time - required time)
  Source:                 s_reset_8051_reg_rep__2/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[11][1]/CLR
                            (removal check against rising-edge clock clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -71.429ns  (clk_out1_prescaler rise@0.000ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        0.327ns  (logic 0.146ns (44.698%)  route 0.181ns (55.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns = ( 70.890 - 71.429 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    71.655 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    72.095    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    69.773 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    70.274    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    70.300 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.591    70.890    s_clk_8051
    SLICE_X1Y14          FDPE                                         r  s_reset_8051_reg_rep__2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.146    71.036 f  s_reset_8051_reg_rep__2/Q
                         net (fo=113, routed)         0.181    71.217    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reset_8051_reg_rep__2[0]
    SLICE_X0Y15          FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[11][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.860    -0.309    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X0Y15          FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[11][1]/C
                         clock pessimism             -0.216    -0.524    
                         clock uncertainty            0.233    -0.292    
    SLICE_X0Y15          FDCE (Remov_fdce_C_CLR)     -0.092    -0.384    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[11][1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          71.217    
  -------------------------------------------------------------------
                         slack                                 71.601    

Slack (MET) :             71.618ns  (arrival time - required time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ti_h2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -71.429ns  (clk_out1_prescaler rise@0.000ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        0.388ns  (logic 0.146ns (37.677%)  route 0.242ns (62.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.538ns = ( 70.890 - 71.429 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    71.655 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    72.095    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    69.773 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    70.274    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    70.300 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.591    70.890    s_clk_8051
    SLICE_X1Y14          FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.146    71.036 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         0.242    71.278    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X6Y15          FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ti_h2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.858    -0.311    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X6Y15          FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ti_h2_reg[0]/C
                         clock pessimism             -0.195    -0.505    
                         clock uncertainty            0.233    -0.273    
    SLICE_X6Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.340    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ti_h2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          71.278    
  -------------------------------------------------------------------
                         slack                                 71.618    

Slack (MET) :             71.618ns  (arrival time - required time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/scon_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -71.429ns  (clk_out1_prescaler rise@0.000ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        0.388ns  (logic 0.146ns (37.677%)  route 0.242ns (62.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.538ns = ( 70.890 - 71.429 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    71.655 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    72.095    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    69.773 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    70.274    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    70.300 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.591    70.890    s_clk_8051
    SLICE_X1Y14          FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.146    71.036 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         0.242    71.278    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X6Y15          FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/scon_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.858    -0.311    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X6Y15          FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/scon_reg[0][1]/C
                         clock pessimism             -0.195    -0.505    
                         clock uncertainty            0.233    -0.273    
    SLICE_X6Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.340    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/scon_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          71.278    
  -------------------------------------------------------------------
                         slack                                 71.618    

Slack (MET) :             71.624ns  (arrival time - required time)
  Source:                 s_reset_8051_reg_rep__2/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/ssel_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -71.429ns  (clk_out1_prescaler rise@0.000ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        0.366ns  (logic 0.146ns (39.878%)  route 0.220ns (60.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.538ns = ( 70.890 - 71.429 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    71.655 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    72.095    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    69.773 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    70.274    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    70.300 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.591    70.890    s_clk_8051
    SLICE_X1Y14          FDPE                                         r  s_reset_8051_reg_rep__2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.146    71.036 f  s_reset_8051_reg_rep__2/Q
                         net (fo=113, routed)         0.220    71.256    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reset_8051_reg_rep__2[0]
    SLICE_X5Y18          FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/ssel_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.855    -0.314    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X5Y18          FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/ssel_reg[3]/C
                         clock pessimism             -0.195    -0.508    
                         clock uncertainty            0.233    -0.276    
    SLICE_X5Y18          FDCE (Remov_fdce_C_CLR)     -0.092    -0.368    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/ssel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          71.256    
  -------------------------------------------------------------------
                         slack                                 71.624    

Slack (MET) :             71.624ns  (arrival time - required time)
  Source:                 s_reset_8051_reg_rep__2/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/ssel_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -71.429ns  (clk_out1_prescaler rise@0.000ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        0.366ns  (logic 0.146ns (39.878%)  route 0.220ns (60.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.538ns = ( 70.890 - 71.429 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    71.655 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    72.095    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    69.773 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    70.274    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    70.300 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.591    70.890    s_clk_8051
    SLICE_X1Y14          FDPE                                         r  s_reset_8051_reg_rep__2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.146    71.036 f  s_reset_8051_reg_rep__2/Q
                         net (fo=113, routed)         0.220    71.256    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reset_8051_reg_rep__2[0]
    SLICE_X5Y18          FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/ssel_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.855    -0.314    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X5Y18          FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/ssel_reg[7]/C
                         clock pessimism             -0.195    -0.508    
                         clock uncertainty            0.233    -0.276    
    SLICE_X5Y18          FDCE (Remov_fdce_C_CLR)     -0.092    -0.368    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/ssel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          71.256    
  -------------------------------------------------------------------
                         slack                                 71.624    

Slack (MET) :             71.635ns  (arrival time - required time)
  Source:                 s_reset_8051_reg_rep__1/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/ie_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_prescaler  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -71.429ns  (clk_out1_prescaler rise@0.000ns - clk_out1_prescaler fall@71.429ns)
  Data Path Delay:        0.362ns  (logic 0.146ns (40.343%)  route 0.216ns (59.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns = ( 70.890 - 71.429 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prescaler fall edge)
                                                     71.429    71.429 f  
    W5                                                0.000    71.429 f  clk (IN)
                         net (fo=0)                   0.000    71.429    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    71.655 f  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    72.095    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    69.773 f  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    70.274    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    70.300 f  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.591    70.890    s_clk_8051
    SLICE_X1Y15          FDPE                                         r  s_reset_8051_reg_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDPE (Prop_fdpe_C_Q)         0.146    71.036 f  s_reset_8051_reg_rep__1/Q
                         net (fo=113, routed)         0.216    71.252    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[0]
    SLICE_X1Y13          FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/ie_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_prescaler/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_prescaler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_prescaler/inst/clk_in1_prescaler
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_prescaler/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_prescaler/inst/clk_out1_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_prescaler/inst/clkout1_buf/O
                         net (fo=473, routed)         0.861    -0.308    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X1Y13          FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/ie_reg[6]/C
                         clock pessimism             -0.216    -0.523    
                         clock uncertainty            0.233    -0.291    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.383    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/ie_reg[6]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          71.252    
  -------------------------------------------------------------------
                         slack                                 71.635    





