<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="shift_left_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/shift_left_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="shift_right_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/shift_right_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_ila_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/design_2_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_gpio_ila_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/design_2_gpio_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_dfx_s_ila_1_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/design_2_dfx_s_ila_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_dfx_m_ila_2_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/design_2_dfx_m_ila_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="icap_ila_ila_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/icap_ila_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_axi_gpio_0_1_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/design_2_axi_gpio_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_xbar_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/design_2_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_ila_0_1_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/design_2_ila_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_dfx_bitstream_monitor_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/design_2_dfx_bitstream_monitor_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="shift_left_synth_1"/>
		<Parent Id="shift_right_synth_1"/>
		<Parent Id="design_2_ila_0_0_synth_1"/>
		<Parent Id="design_2_gpio_ila_0_0_synth_1"/>
		<Parent Id="design_2_dfx_s_ila_1_0_synth_1"/>
		<Parent Id="design_2_dfx_m_ila_2_0_synth_1"/>
		<Parent Id="icap_ila_ila_0_0_synth_1"/>
		<Parent Id="design_2_axi_gpio_0_1_synth_1"/>
		<Parent Id="design_2_xbar_0_synth_1"/>
		<Parent Id="design_2_ila_0_1_synth_1"/>
		<Parent Id="design_2_dfx_bitstream_monitor_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="shift_left_synth_1"/>
		<Parent Id="shift_right_synth_1"/>
		<Parent Id="design_2_ila_0_0_synth_1"/>
		<Parent Id="design_2_gpio_ila_0_0_synth_1"/>
		<Parent Id="design_2_dfx_s_ila_1_0_synth_1"/>
		<Parent Id="design_2_dfx_m_ila_2_0_synth_1"/>
		<Parent Id="icap_ila_ila_0_0_synth_1"/>
		<Parent Id="design_2_axi_gpio_0_1_synth_1"/>
		<Parent Id="design_2_xbar_0_synth_1"/>
		<Parent Id="design_2_ila_0_1_synth_1"/>
		<Parent Id="design_2_dfx_bitstream_monitor_0_0_synth_1"/>
	</Run>
	<Run Id="child_0_impl_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/child_0_impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="impl_1"/>
		<Parent Id="shift_left_synth_1"/>
		<Parent Id="shift_right_synth_1"/>
		<Parent Id="design_2_ila_0_0_synth_1"/>
		<Parent Id="design_2_gpio_ila_0_0_synth_1"/>
		<Parent Id="design_2_dfx_s_ila_1_0_synth_1"/>
		<Parent Id="design_2_dfx_m_ila_2_0_synth_1"/>
		<Parent Id="icap_ila_ila_0_0_synth_1"/>
		<Parent Id="design_2_axi_gpio_0_1_synth_1"/>
		<Parent Id="design_2_xbar_0_synth_1"/>
		<Parent Id="design_2_ila_0_1_synth_1"/>
		<Parent Id="design_2_dfx_bitstream_monitor_0_0_synth_1"/>
	</Run>
	<Run Id="child_1_impl_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/pr_shifter.runs/child_1_impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="impl_1"/>
		<Parent Id="shift_left_synth_1"/>
		<Parent Id="shift_right_synth_1"/>
		<Parent Id="design_2_ila_0_0_synth_1"/>
		<Parent Id="design_2_gpio_ila_0_0_synth_1"/>
		<Parent Id="design_2_dfx_s_ila_1_0_synth_1"/>
		<Parent Id="design_2_dfx_m_ila_2_0_synth_1"/>
		<Parent Id="icap_ila_ila_0_0_synth_1"/>
		<Parent Id="design_2_axi_gpio_0_1_synth_1"/>
		<Parent Id="design_2_xbar_0_synth_1"/>
		<Parent Id="design_2_ila_0_1_synth_1"/>
		<Parent Id="design_2_dfx_bitstream_monitor_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

