/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Fri Oct  7 09:58:44 2016
 *                 Full Compile MD5 Checksum  5cb26230737d0bcd479d552dccc3ad90
 *                     (minus title and desc)
 *                 MD5 Checksum               1900306b860a4790a41d2145717e7f67
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_XPT_MEMDMA_MCPB_CH5_H__
#define BCHP_XPT_MEMDMA_MCPB_CH5_H__

/***************************************************************************
 *XPT_MEMDMA_MCPB_CH5 - MCPB Channel 5 Configuration
 ***************************************************************************/
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_DESC_CONTROL 0x00a61600 /* [RW][32] MCPB Channel x Descriptor control information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_DATA_CONTROL 0x00a61604 /* [RW][32] MCPB Channel x Data control information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_CURR_DESC_ADDRESS 0x00a61608 /* [RW][32] MCPB Channel x Current Descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_NEXT_DESC_ADDRESS 0x00a6160c /* [RW][32] MCPB Channel x Next Descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_BUFF_BASE_ADDRESS_UPPER 0x00a61610 /* [RW][32] MCPB Channel x Data Buffer Base address */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_BUFF_BASE_ADDRESS_LOWER 0x00a61614 /* [RW][32] MCPB Channel x Data Buffer Base address */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_BUFF_END_ADDRESS_UPPER 0x00a61618 /* [RW][32] MCPB Channel x Data Buffer End address */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_BUFF_END_ADDRESS_LOWER 0x00a6161c /* [RW][32] MCPB Channel x Data Buffer End address */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_BUFF_CURR_RD_ADDRESS_UPPER 0x00a61620 /* [RW][32] MCPB Channel x Current Data Buffer Read address */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_BUFF_CURR_RD_ADDRESS_LOWER 0x00a61624 /* [RW][32] MCPB Channel x Current Data Buffer Read address */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_BUFF_WRITE_ADDRESS_UPPER 0x00a61628 /* [RW][32] MCPB Channel x Data Buffer Write address */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_BUFF_WRITE_ADDRESS_LOWER 0x00a6162c /* [RW][32] MCPB Channel x Data Buffer Write address */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_STATUS_0    0x00a61630 /* [RW][32] MCPB Channel x Status information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_STATUS_1    0x00a61634 /* [RW][32] MCPB Channel x CRC value */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_STATUS_2    0x00a61638 /* [RW][32] MCPB Channel x Manual mode status */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_DESC_SLOT0_STATUS_0 0x00a6163c /* [RW][32] MCPB channel x Descriptor Slot 0 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_DESC_SLOT0_STATUS_1 0x00a61640 /* [RW][32] MCPB channel x Descriptor Slot 0 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_DESC_SLOT0_CURR_DESC_ADDR 0x00a61644 /* [RW][32] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_DESC_SLOT0_CURR_DATA_ADDR_UPPER 0x00a61648 /* [RW][32] MCPB Channel x  Descriptor Slot 0 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_DESC_SLOT0_CURR_DATA_ADDR_LOWER 0x00a6164c /* [RW][32] MCPB Channel x  Descriptor Slot 0 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_DESC_SLOT0_NEXT_TIMESTAMP 0x00a61650 /* [RW][32] MCPB Channel x Descriptor Slot 0 Next Packet Timestamp */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_DESC_SLOT0_PKT2PKT_TIMESTAMP_DELTA 0x00a61654 /* [RW][32] MCPB Channel x Descriptor Slot 0 Packet to packet Timestamp delta */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_DESC_SLOT1_STATUS_0 0x00a61658 /* [RW][32] MCPB channel x Descriptor Slot 1 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_DESC_SLOT1_STATUS_1 0x00a6165c /* [RW][32] MCPB channel x Descriptor Slot 1 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_DESC_SLOT1_CURR_DESC_ADDR 0x00a61660 /* [RW][32] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_DESC_SLOT1_CURR_DATA_ADDR_UPPER 0x00a61664 /* [RW][32] MCPB Channel x  Descriptor Slot 1 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_DESC_SLOT1_CURR_DATA_ADDR_LOWER 0x00a61668 /* [RW][32] MCPB Channel x  Descriptor Slot 1 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_DESC_SLOT1_NEXT_TIMESTAMP 0x00a6166c /* [RW][32] MCPB Channel x Descriptor Slot 1 Next Packet Timestamp */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_DESC_SLOT1_PKT2PKT_TIMESTAMP_DELTA 0x00a61670 /* [RW][32] MCPB Channel x Descriptor Slot 1 Packet to packet Timestamp delta */
#define BCHP_XPT_MEMDMA_MCPB_CH5_SP_PKT_LEN      0x00a61674 /* [RW][32] MCPB Channel x Packet length control */
#define BCHP_XPT_MEMDMA_MCPB_CH5_SP_PARSER_CTRL  0x00a61678 /* [RW][32] MCPB Channel x Parser control */
#define BCHP_XPT_MEMDMA_MCPB_CH5_SP_PARSER_CTRL1 0x00a6167c /* [RW][32] MCPB Channel x Parser control 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_SP_TS_CONFIG    0x00a61680 /* [RW][32] MCPB Channel x TS Configuration */
#define BCHP_XPT_MEMDMA_MCPB_CH5_SP_PES_ES_CONFIG 0x00a61684 /* [RW][32] MCPB Channel x PES and ES Configuration */
#define BCHP_XPT_MEMDMA_MCPB_CH5_SP_PES_SYNC_COUNTER 0x00a61688 /* [RW][32] MCPB Channel x PES Sync counter */
#define BCHP_XPT_MEMDMA_MCPB_CH5_SP_ASF_CONFIG   0x00a6168c /* [RW][32] MCPB Channel x ASF Configuration */
#define BCHP_XPT_MEMDMA_MCPB_CH5_SP_STATE_REG_0  0x00a61690 /* [RW][32] MCPB Channel x Stream Processor State Register 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_SP_STATE_REG_1  0x00a61694 /* [RW][32] MCPB Channel x Stream Processor State Register 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_SP_STATE_REG_2  0x00a61698 /* [RW][32] MCPB Channel x Stream Processor State Register 2 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_SP_STATE_REG_3  0x00a6169c /* [RW][32] MCPB Channel x Stream Processor State Register 3 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_SP_STATE_REG_4  0x00a616a0 /* [RW][32] MCPB Channel x Stream Processor State Register 4 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_SP_STATE_REG_5  0x00a616a4 /* [RW][32] MCPB Channel x Stream Processor State Register 5 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_SP_STATE_REG_6  0x00a616a8 /* [RW][32] MCPB Channel x Stream Processor State Register 6 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_SP_STATE_REG_7  0x00a616ac /* [RW][32] MCPB Channel x Stream Processor State Register 7 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_SP_STATE_REG_8  0x00a616b0 /* [RW][32] MCPB Channel x Stream Processor State Register 8 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_SP_STATE_REG_9  0x00a616b4 /* [RW][32] MCPB Channel x Stream Processor State Register 9 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_SP_STATE_REG_10 0x00a616b8 /* [RW][32] MCPB Channel x Stream Processor State Register 10 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_SP_STATE_REG_11 0x00a616bc /* [RW][32] MCPB Channel x Stream Processor State Register 11 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_SP_STATE_REG_12 0x00a616c0 /* [RW][32] MCPB Channel x Stream Processor State Register 12 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_SP_STATE_REG_13 0x00a616c4 /* [RW][32] MCPB Channel x Stream Processor State Register 13 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_BBUFF_CTRL  0x00a616c8 /* [RW][32] MCPB Channel x Burst buffer control */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_BBUFF_CRC   0x00a616cc /* [RW][32] MCPB Channel x Current CRC value */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_BBUFF0_RW_STATUS 0x00a616d0 /* [RW][32] MCPB Channel x Burst buffer 0 data specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_BBUFF0_RO_STATUS 0x00a616d4 /* [RW][32] MCPB Channel x Burst buffer 0 control specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_BBUFF1_RW_STATUS 0x00a616d8 /* [RW][32] MCPB Channel x Burst buffer 1 data specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DMA_BBUFF1_RO_STATUS 0x00a616dc /* [RW][32] MCPB Channel x Burst buffer 1 control specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_TMEU_BLOCKOUT_CTRL 0x00a616e0 /* [RW][32] MCPB Channel x Blockout control information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_TMEU_NEXT_BO_MON 0x00a616e4 /* [RW][32] MCPB Channel x next Blockout monitor information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_TMEU_TIMING_CTRL 0x00a616e8 /* [RW][32] MCPB Channel x next Blockout monitor information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_TMEU_REF_DIFF_VALUE_TS_MBOX 0x00a616ec /* [RW][32] MCPB Channel x reference difference value and next Timestamp information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_TMEU_TS_ERR_BOUND_EARLY 0x00a616f0 /* [RW][32] MCPB Channel x TS error bound early information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_TMEU_TS_ERR_BOUND_LATE 0x00a616f4 /* [RW][32] MCPB Channel x TS error bound late information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_TMEU_NEXT_GPC_MON 0x00a616f8 /* [RW][32] MCPB Channel x next Global Pacing Counter and Timestamp monitor information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_TMEU_REF_DIFF_VALUE_SIGN 0x00a616fc /* [RW][32] MCPB Channel x reference difference value sign information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_TMEU_PES_PACING_CTRL 0x00a61700 /* [RW][32] MCPB Channel x PES pacing control information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_TMEU_SLOT_STATUS 0x00a61704 /* [RW][32] MCPB Channel x Slot 0 and Slot 1 information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_TMEU_TIMING_INFO_SLOT0_REG1 0x00a61708 /* [RW][32] MCPB Channel x timing information for Slot 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_TMEU_TIMING_INFO_SLOT0_REG2 0x00a6170c /* [RW][32] MCPB Channel x timing information for Slot 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_TMEU_TIMING_INFO_SLOT1_REG1 0x00a61710 /* [RW][32] MCPB Channel x timing information for Slot 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_TMEU_TIMING_INFO_SLOT1_REG2 0x00a61714 /* [RW][32] MCPB Channel x timing information for Slot 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH5_TMEU_TIMING_INFO_LAST_TIMESTAMP_DELTA 0x00a61718 /* [RW][32] MCPB Channel x last TS delta value */
#define BCHP_XPT_MEMDMA_MCPB_CH5_TMEU_TIMING_INFO_LAST_NEXT_TIMESTAMP 0x00a6171c /* [RW][32] MCPB Channel x last NEXT TS value */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_STATUS     0x00a61720 /* [RW][32] MCPB Channel x DCPM status information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_DESC_ADDR  0x00a61724 /* [RW][32] MCPB Channel x DCPM descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_DESC_DONE_INT_ADDR 0x00a61728 /* [RW][32] MCPB Channel x DCPM descriptor done interrupt address information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL 0x00a6172c /* [RW][32] MCPB Channel x Pause after group of packets control information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_PAUSE_AFTER_GROUP_PACKETS_PKT_COUNTER 0x00a61730 /* [RW][32] MCPB Channel x Pause after group of packets local packet counter */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_LOCAL_PACKET_COUNTER 0x00a61734 /* [RW][32] MCPB Channel x local packet counter */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_DATA_ADDR_UPPER 0x00a61738 /* [RW][32] MCPB Channel x DCPM data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_DATA_ADDR_LOWER 0x00a6173c /* [RW][32] MCPB Channel x DCPM data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_CURR_DESC_ADDR 0x00a61740 /* [RW][32] MCPB Channel x DCPM current descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_SLOT_STATUS 0x00a61744 /* [RW][32] MCPB Channel x DCPM slot status information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_DESC_ADDR_SLOT_0 0x00a61748 /* [RW][32] MCPB Channel x DCPM completed slot 0 descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_DATA_ADDR_SLOT_0_UPPER 0x00a6174c /* [RW][32] MCPB Channel x DCPM completed slot 0 data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_DATA_ADDR_SLOT_0_LOWER 0x00a61750 /* [RW][32] MCPB Channel x DCPM completed slot 0 data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_DESC_ADDR_SLOT_1 0x00a61754 /* [RW][32] MCPB Channel x DCPM completed slot 1 descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_DATA_ADDR_SLOT_1_UPPER 0x00a61758 /* [RW][32] MCPB Channel x DCPM completed slot 1 data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH5_DCPM_DATA_ADDR_SLOT_1_LOWER 0x00a6175c /* [RW][32] MCPB Channel x DCPM completed slot 1 data address information */

#endif /* #ifndef BCHP_XPT_MEMDMA_MCPB_CH5_H__ */

/* End of File */
