INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc_FSM_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_enc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_addRoundKey.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_enc_addRoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_enc_mixColumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_enc_rom256
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_enc_shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_mux_2to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mux_2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_reg16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_16to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_reg16_16to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/tb_AES256_enc_FSM_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AES256_enc
