\hypertarget{struct_d_m_a___type_def}{\section{D\-M\-A\-\_\-\-Type\-Def Struct Reference}
\label{struct_d_m_a___type_def}\index{D\-M\-A\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Type\-Def}}
}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{I\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{I\-F\-C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{L\-I\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{H\-I\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{L\-I\-F\-C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{H\-I\-F\-C\-R}
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\hypertarget{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{\index{D\-M\-A\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Type\-Def}!H\-I\-F\-C\-R@{H\-I\-F\-C\-R}}
\index{H\-I\-F\-C\-R@{H\-I\-F\-C\-R}!DMA_TypeDef@{D\-M\-A\-\_\-\-Type\-Def}}
\subsubsection[{H\-I\-F\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-M\-A\-\_\-\-Type\-Def\-::\-H\-I\-F\-C\-R}}\label{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}
D\-M\-A high interrupt flag clear register, Address offset\-: 0x0\-C \hypertarget{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{\index{D\-M\-A\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Type\-Def}!H\-I\-S\-R@{H\-I\-S\-R}}
\index{H\-I\-S\-R@{H\-I\-S\-R}!DMA_TypeDef@{D\-M\-A\-\_\-\-Type\-Def}}
\subsubsection[{H\-I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-M\-A\-\_\-\-Type\-Def\-::\-H\-I\-S\-R}}\label{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}
D\-M\-A high interrupt status register, Address offset\-: 0x04 \hypertarget{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{\index{D\-M\-A\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Type\-Def}!I\-F\-C\-R@{I\-F\-C\-R}}
\index{I\-F\-C\-R@{I\-F\-C\-R}!DMA_TypeDef@{D\-M\-A\-\_\-\-Type\-Def}}
\subsubsection[{I\-F\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-M\-A\-\_\-\-Type\-Def\-::\-I\-F\-C\-R}}\label{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}
D\-M\-A interrupt flag clear register, Address offset\-: 0x04 \hypertarget{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{\index{D\-M\-A\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Type\-Def}!I\-S\-R@{I\-S\-R}}
\index{I\-S\-R@{I\-S\-R}!DMA_TypeDef@{D\-M\-A\-\_\-\-Type\-Def}}
\subsubsection[{I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-M\-A\-\_\-\-Type\-Def\-::\-I\-S\-R}}\label{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}
D\-M\-A interrupt status register, Address offset\-: 0x00 \hypertarget{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{\index{D\-M\-A\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Type\-Def}!L\-I\-F\-C\-R@{L\-I\-F\-C\-R}}
\index{L\-I\-F\-C\-R@{L\-I\-F\-C\-R}!DMA_TypeDef@{D\-M\-A\-\_\-\-Type\-Def}}
\subsubsection[{L\-I\-F\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-M\-A\-\_\-\-Type\-Def\-::\-L\-I\-F\-C\-R}}\label{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}
D\-M\-A low interrupt flag clear register, Address offset\-: 0x08 \hypertarget{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{\index{D\-M\-A\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Type\-Def}!L\-I\-S\-R@{L\-I\-S\-R}}
\index{L\-I\-S\-R@{L\-I\-S\-R}!DMA_TypeDef@{D\-M\-A\-\_\-\-Type\-Def}}
\subsubsection[{L\-I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-M\-A\-\_\-\-Type\-Def\-::\-L\-I\-S\-R}}\label{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}
D\-M\-A low interrupt status register, Address offset\-: 0x00 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{stm32l1xx_8h}{stm32l1xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
