// Generated by CIRCT firtool-1.47.0
module Xgmii2Axis(
  input         clock,
                reset,
                io_rst,
  input  [63:0] io_xgmii_d,
  input  [7:0]  io_xgmii_c,
  input         io_aresetn,
  output [31:0] io_good_frames,
                io_bad_frames,
  output [29:0] io_rx_statistics_vector,
  output        io_rx_statistics_valid,
  output [63:0] io_tdata,
  output [7:0]  io_tkeep,
  output        io_tvalid,
                io_tlast,
                io_tuser
);

  reg         synch;
  reg  [7:0]  fsm;
  reg  [63:0] tdata_i;
  reg  [7:0]  tkeep_i;
  reg  [7:0]  last_tkeep_i;
  reg         tvalid_i;
  reg         tlast_i;
  reg         tuser_i;
  reg  [63:0] tdata_d0;
  reg         tvalid_d0;
  reg  [63:0] d_reg;
  reg         inbound_frame;
  reg  [15:0] len;
  reg  [31:0] aux_dw;
  reg         chk_tchar;
  reg  [31:0] crc_32;
  reg  [31:0] crc_32_7B;
  reg  [31:0] crc_32_6B;
  reg  [31:0] crc_32_5B;
  reg  [31:0] crc_32_4B;
  reg  [31:0] rcved_crc;
  reg  [31:0] calcted_crc;
  reg  [31:0] good_frames_reg;
  reg  [31:0] bad_frames_reg;
  reg  [29:0] rx_statistics_vector_reg;
  reg         rx_statistics_valid_reg;
  reg  [63:0] tdata_reg;
  reg  [7:0]  tkeep_reg;
  reg         tvalid_reg;
  reg         tlast_reg;
  reg         tuser_reg;
  wire [15:0] _len_T_2 = len + 16'h1;
  wire [15:0] _len_T_4 = len + 16'h2;
  wire [15:0] _len_T_6 = len + 16'h3;
  wire [15:0] _len_T_8 = len + 16'h4;
  wire        _GEN = tvalid_reg & tlast_reg;
  wire        _GEN_0 = ~inbound_frame | synch;
  wire        _GEN_1 = io_aresetn & _GEN_0;
  wire        _GEN_2 = fsm == 8'h1;
  wire        _GEN_3 = io_xgmii_d[7:0] == 8'hFB & io_xgmii_c[0];
  wire        _GEN_4 = io_xgmii_d[39:32] == 8'hFB & io_xgmii_c[4];
  wire        _GEN_5 = fsm == 8'h2;
  wire        _GEN_6 = io_xgmii_d[7:0] == 8'hFD;
  wire        _GEN_7 =
    ~{crc_32_4B[0],
      crc_32_4B[1],
      crc_32_4B[2],
      crc_32_4B[3],
      crc_32_4B[4],
      crc_32_4B[5],
      crc_32_4B[6],
      crc_32_4B[7],
      crc_32_4B[8],
      crc_32_4B[9],
      crc_32_4B[10],
      crc_32_4B[11],
      crc_32_4B[12],
      crc_32_4B[13],
      crc_32_4B[14],
      crc_32_4B[15],
      crc_32_4B[16],
      crc_32_4B[17],
      crc_32_4B[18],
      crc_32_4B[19],
      crc_32_4B[20],
      crc_32_4B[21],
      crc_32_4B[22],
      crc_32_4B[23],
      crc_32_4B[24],
      crc_32_4B[25],
      crc_32_4B[26],
      crc_32_4B[27],
      crc_32_4B[28],
      crc_32_4B[29],
      crc_32_4B[30],
      crc_32_4B[31]} == d_reg[63:32] & _GEN_6;
  wire        _GEN_8 = io_xgmii_c == 8'hFE;
  wire        _GEN_9 =
    ~{crc_32_5B[0],
      crc_32_5B[1],
      crc_32_5B[2],
      crc_32_5B[3],
      crc_32_5B[4],
      crc_32_5B[5],
      crc_32_5B[6],
      crc_32_5B[7],
      crc_32_5B[8],
      crc_32_5B[9],
      crc_32_5B[10],
      crc_32_5B[11],
      crc_32_5B[12],
      crc_32_5B[13],
      crc_32_5B[14],
      crc_32_5B[15],
      crc_32_5B[16],
      crc_32_5B[17],
      crc_32_5B[18],
      crc_32_5B[19],
      crc_32_5B[20],
      crc_32_5B[21],
      crc_32_5B[22],
      crc_32_5B[23],
      crc_32_5B[24],
      crc_32_5B[25],
      crc_32_5B[26],
      crc_32_5B[27],
      crc_32_5B[28],
      crc_32_5B[29],
      crc_32_5B[30],
      crc_32_5B[31]} == {io_xgmii_d[7:0], d_reg[63:40]} & io_xgmii_d[15:8] == 8'hFD;
  wire        _GEN_10 = io_xgmii_c == 8'hFC;
  wire        _GEN_11 =
    ~{crc_32_6B[0],
      crc_32_6B[1],
      crc_32_6B[2],
      crc_32_6B[3],
      crc_32_6B[4],
      crc_32_6B[5],
      crc_32_6B[6],
      crc_32_6B[7],
      crc_32_6B[8],
      crc_32_6B[9],
      crc_32_6B[10],
      crc_32_6B[11],
      crc_32_6B[12],
      crc_32_6B[13],
      crc_32_6B[14],
      crc_32_6B[15],
      crc_32_6B[16],
      crc_32_6B[17],
      crc_32_6B[18],
      crc_32_6B[19],
      crc_32_6B[20],
      crc_32_6B[21],
      crc_32_6B[22],
      crc_32_6B[23],
      crc_32_6B[24],
      crc_32_6B[25],
      crc_32_6B[26],
      crc_32_6B[27],
      crc_32_6B[28],
      crc_32_6B[29],
      crc_32_6B[30],
      crc_32_6B[31]} == {io_xgmii_d[15:0], d_reg[63:48]} & io_xgmii_d[23:16] == 8'hFD;
  wire        _GEN_12 = io_xgmii_c == 8'hF8;
  wire        _GEN_13 =
    ~{crc_32_7B[0],
      crc_32_7B[1],
      crc_32_7B[2],
      crc_32_7B[3],
      crc_32_7B[4],
      crc_32_7B[5],
      crc_32_7B[6],
      crc_32_7B[7],
      crc_32_7B[8],
      crc_32_7B[9],
      crc_32_7B[10],
      crc_32_7B[11],
      crc_32_7B[12],
      crc_32_7B[13],
      crc_32_7B[14],
      crc_32_7B[15],
      crc_32_7B[16],
      crc_32_7B[17],
      crc_32_7B[18],
      crc_32_7B[19],
      crc_32_7B[20],
      crc_32_7B[21],
      crc_32_7B[22],
      crc_32_7B[23],
      crc_32_7B[24],
      crc_32_7B[25],
      crc_32_7B[26],
      crc_32_7B[27],
      crc_32_7B[28],
      crc_32_7B[29],
      crc_32_7B[30],
      crc_32_7B[31]} == {io_xgmii_d[23:0], d_reg[63:56]} & io_xgmii_d[31:24] == 8'hFD;
  wire        _GEN_14 = io_xgmii_c == 8'hF0;
  wire        _GEN_15 = _GEN_8 | _GEN_10 | _GEN_12;
  wire        _GEN_16 = (&io_xgmii_c) | _GEN_15;
  wire        _GEN_17 =
    ~{crc_32[0],
      crc_32[1],
      crc_32[2],
      crc_32[3],
      crc_32[4],
      crc_32[5],
      crc_32[6],
      crc_32[7],
      crc_32[8],
      crc_32[9],
      crc_32[10],
      crc_32[11],
      crc_32[12],
      crc_32[13],
      crc_32[14],
      crc_32[15],
      crc_32[16],
      crc_32[17],
      crc_32[18],
      crc_32[19],
      crc_32[20],
      crc_32[21],
      crc_32[22],
      crc_32[23],
      crc_32[24],
      crc_32[25],
      crc_32[26],
      crc_32[27],
      crc_32[28],
      crc_32[29],
      crc_32[30],
      crc_32[31]} == io_xgmii_d[31:0] & io_xgmii_d[39:32] == 8'hFD;
  wire        _GEN_18 = io_xgmii_c == 8'hE0;
  wire        _GEN_19 = io_xgmii_c == 8'hC0;
  wire        _GEN_20 = io_xgmii_c == 8'h80;
  wire        _GEN_21 = (&io_xgmii_c) | _GEN_8 | _GEN_10 | _GEN_12 | _GEN_14;
  wire        _GEN_22 = ~(|io_xgmii_c) | _GEN_21;
  wire        _GEN_23 =
    (|io_xgmii_c) & ~(&io_xgmii_c) & io_xgmii_c != 8'hFE & io_xgmii_c != 8'hFC
    & io_xgmii_c != 8'hF8 & io_xgmii_c != 8'hF0 & io_xgmii_c != 8'hE0
    & io_xgmii_c != 8'hC0 & io_xgmii_c != 8'h80;
  wire        _GEN_24 = _GEN_23 | (|io_xgmii_c) & (_GEN_16 | _GEN_14);
  wire        _GEN_25 = fsm == 8'h4;
  wire        _GEN_26 =
    ~{calcted_crc[0],
      calcted_crc[1],
      calcted_crc[2],
      calcted_crc[3],
      calcted_crc[4],
      calcted_crc[5],
      calcted_crc[6],
      calcted_crc[7],
      calcted_crc[8],
      calcted_crc[9],
      calcted_crc[10],
      calcted_crc[11],
      calcted_crc[12],
      calcted_crc[13],
      calcted_crc[14],
      calcted_crc[15],
      calcted_crc[16],
      calcted_crc[17],
      calcted_crc[18],
      calcted_crc[19],
      calcted_crc[20],
      calcted_crc[21],
      calcted_crc[22],
      calcted_crc[23],
      calcted_crc[24],
      calcted_crc[25],
      calcted_crc[26],
      calcted_crc[27],
      calcted_crc[28],
      calcted_crc[29],
      calcted_crc[30],
      calcted_crc[31]} == rcved_crc & chk_tchar;
  wire        _GEN_27 = fsm == 8'h3;
  wire        _GEN_28 = fsm == 8'h5;
  wire        _GEN_29 = _GEN_25 | _GEN_27;
  wire        _GEN_30 = _GEN_29 | ~_GEN_28;
  wire        _GEN_31 = ~(|fsm) | _GEN_2;
  wire        _GEN_32 = (|io_xgmii_c) & (&io_xgmii_c);
  wire        _GEN_33 =
    ~{crc_32_4B[0],
      crc_32_4B[1],
      crc_32_4B[2],
      crc_32_4B[3],
      crc_32_4B[4],
      crc_32_4B[5],
      crc_32_4B[6],
      crc_32_4B[7],
      crc_32_4B[8],
      crc_32_4B[9],
      crc_32_4B[10],
      crc_32_4B[11],
      crc_32_4B[12],
      crc_32_4B[13],
      crc_32_4B[14],
      crc_32_4B[15],
      crc_32_4B[16],
      crc_32_4B[17],
      crc_32_4B[18],
      crc_32_4B[19],
      crc_32_4B[20],
      crc_32_4B[21],
      crc_32_4B[22],
      crc_32_4B[23],
      crc_32_4B[24],
      crc_32_4B[25],
      crc_32_4B[26],
      crc_32_4B[27],
      crc_32_4B[28],
      crc_32_4B[29],
      crc_32_4B[30],
      crc_32_4B[31]} == d_reg[63:32] & _GEN_6;
  wire        _GEN_34 = _GEN_29 | ~_GEN_28 | ~(|io_xgmii_c) | (&io_xgmii_c);
  wire        _GEN_35 = fsm == 8'h6;
  wire        _GEN_36 =
    ~{calcted_crc[0],
      calcted_crc[1],
      calcted_crc[2],
      calcted_crc[3],
      calcted_crc[4],
      calcted_crc[5],
      calcted_crc[6],
      calcted_crc[7],
      calcted_crc[8],
      calcted_crc[9],
      calcted_crc[10],
      calcted_crc[11],
      calcted_crc[12],
      calcted_crc[13],
      calcted_crc[14],
      calcted_crc[15],
      calcted_crc[16],
      calcted_crc[17],
      calcted_crc[18],
      calcted_crc[19],
      calcted_crc[20],
      calcted_crc[21],
      calcted_crc[22],
      calcted_crc[23],
      calcted_crc[24],
      calcted_crc[25],
      calcted_crc[26],
      calcted_crc[27],
      calcted_crc[28],
      calcted_crc[29],
      calcted_crc[30],
      calcted_crc[31]} == rcved_crc & chk_tchar;
  wire        _GEN_37 = _GEN_18 | _GEN_19 | _GEN_20;
  wire [7:0]  _GEN_38 = {6'h0, _GEN_4, 1'h1};
  always @(posedge clock) begin
    if (reset) begin
      synch <= 1'h0;
      fsm <= 8'h0;
      tdata_i <= 64'h0;
      tkeep_i <= 8'h0;
      last_tkeep_i <= 8'h0;
      tvalid_i <= 1'h0;
      tlast_i <= 1'h0;
      tuser_i <= 1'h0;
      tdata_d0 <= 64'h0;
      tvalid_d0 <= 1'h0;
      d_reg <= 64'h0;
      inbound_frame <= 1'h0;
      len <= 16'h0;
      aux_dw <= 32'h0;
      chk_tchar <= 1'h0;
      crc_32 <= 32'h0;
      crc_32_7B <= 32'h0;
      crc_32_6B <= 32'h0;
      crc_32_5B <= 32'h0;
      crc_32_4B <= 32'h0;
      rcved_crc <= 32'h0;
      calcted_crc <= 32'h0;
      good_frames_reg <= 32'h0;
      bad_frames_reg <= 32'h0;
      rx_statistics_vector_reg <= 30'h0;
      rx_statistics_valid_reg <= 1'h0;
      tdata_reg <= 64'h0;
      tkeep_reg <= 8'h0;
      tvalid_reg <= 1'h0;
      tlast_reg <= 1'h0;
      tuser_reg <= 1'h0;
    end
    else begin
      synch <= io_aresetn & (_GEN_0 | synch);
      if (io_rst) begin
        fsm <= 8'h0;
        tdata_i <= 64'h0;
        tkeep_i <= 8'h0;
        last_tkeep_i <= 8'h0;
        tdata_d0 <= 64'h0;
        d_reg <= 64'h0;
        len <= 16'h0;
        aux_dw <= 32'h0;
        crc_32 <= 32'h0;
        rcved_crc <= 32'h0;
        calcted_crc <= 32'h0;
        rx_statistics_vector_reg <= 30'h0;
      end
      else begin
        if ((|fsm) & fsm != 8'h1 & fsm != 8'h2 & fsm != 8'h3 & fsm != 8'h4 & fsm != 8'h5
            & fsm != 8'h6 | ~(|fsm))
          fsm <= 8'h1;
        else if (_GEN_2) begin
          if (_GEN_3)
            fsm <= 8'h2;
          else if (_GEN_4)
            fsm <= 8'h3;
        end
        else if (_GEN_5) begin
          if (_GEN_23)
            fsm <= 8'h1;
          else if (|io_xgmii_c) begin
            if (_GEN_21)
              fsm <= 8'h1;
            else if (_GEN_37)
              fsm <= 8'h4;
          end
        end
        else if (_GEN_25)
          fsm <= _GEN_38;
        else if (_GEN_27)
          fsm <= {5'h0, ~(|io_xgmii_c), 2'h1};
        else if (_GEN_28) begin
          if (_GEN_23)
            fsm <= 8'h1;
          else if (|io_xgmii_c) begin
            if (&io_xgmii_c)
              fsm <= 8'h1;
            else if (_GEN_15)
              fsm <= 8'h6;
            else if (_GEN_14 | _GEN_37)
              fsm <= 8'h4;
          end
        end
        else if (_GEN_35) begin
          if (_GEN_3)
            fsm <= 8'h2;
          else
            fsm <= _GEN_38;
        end
        tdata_i <= tdata_d0;
        if (~_GEN_31) begin
          if (_GEN_5) begin
            if (|io_xgmii_c) begin
              if (&io_xgmii_c)
                tkeep_i <= 8'hF;
              else if (_GEN_8)
                tkeep_i <= 8'h1F;
              else if (_GEN_10)
                tkeep_i <= 8'h3F;
              else
                tkeep_i <= {~_GEN_12, 7'h7F};
            end
            else
              tkeep_i <= 8'hFF;
            if (~_GEN_22) begin
              if (_GEN_18) begin
                last_tkeep_i <= 8'h1;
                rcved_crc <= io_xgmii_d[39:8];
              end
              else if (_GEN_19) begin
                last_tkeep_i <= 8'h3;
                rcved_crc <= io_xgmii_d[47:16];
              end
              else if (_GEN_20) begin
                last_tkeep_i <= 8'h7;
                rcved_crc <= io_xgmii_d[55:24];
              end
            end
            tdata_d0 <= io_xgmii_d;
            if (_GEN_22 | ~_GEN_37) begin
            end
            else
              calcted_crc <= 32'h0;
          end
          else begin
            if (_GEN_25)
              tkeep_i <= last_tkeep_i;
            else if (~_GEN_27) begin
              if (_GEN_28)
                tkeep_i <= 8'hFF;
              else if (_GEN_35)
                tkeep_i <= last_tkeep_i;
            end
            if (_GEN_34) begin
            end
            else if (_GEN_8)
              last_tkeep_i <= 8'h1;
            else if (_GEN_10)
              last_tkeep_i <= 8'h3;
            else if (_GEN_12)
              last_tkeep_i <= 8'h7;
            else if (_GEN_14)
              last_tkeep_i <= 8'hF;
            else if (_GEN_18)
              last_tkeep_i <= 8'h1F;
            else if (_GEN_19)
              last_tkeep_i <= 8'h3F;
            else if (_GEN_20)
              last_tkeep_i <= 8'h7F;
            if (_GEN_30) begin
            end
            else
              tdata_d0 <= {io_xgmii_d[31:0], aux_dw};
            if (_GEN_34) begin
            end
            else if (_GEN_8) begin
              rcved_crc <= {io_xgmii_d[7:0], aux_dw[31:8]};
              calcted_crc <= crc_32_5B;
            end
            else if (_GEN_10) begin
              rcved_crc <= {io_xgmii_d[15:0], aux_dw[31:16]};
              calcted_crc <= crc_32_6B;
            end
            else if (_GEN_12) begin
              rcved_crc <= {io_xgmii_d[23:0], aux_dw[31:24]};
              calcted_crc <= crc_32_7B;
            end
            else if (_GEN_14) begin
              rcved_crc <= io_xgmii_d[31:0];
              calcted_crc <= crc_32;
            end
            else begin
              if (_GEN_18)
                rcved_crc <= io_xgmii_d[39:8];
              else if (_GEN_19)
                rcved_crc <= io_xgmii_d[47:16];
              else if (_GEN_20)
                rcved_crc <= io_xgmii_d[55:24];
              if (_GEN_37)
                calcted_crc <= 32'h0;
            end
          end
        end
        if ((|fsm) & (_GEN_2 | _GEN_5 | ~_GEN_30))
          d_reg <= io_xgmii_d;
        if (|fsm) begin
          if (_GEN_2) begin
            len <= 16'h0;
            crc_32 <= 32'hFFFFFFFF;
            rx_statistics_vector_reg <= 30'h0;
          end
          else if (_GEN_5) begin
            if (|io_xgmii_c) begin
              if (~(&io_xgmii_c)) begin
                if (_GEN_8)
                  len <= _len_T_2;
                else if (_GEN_10)
                  len <= _len_T_4;
                else if (_GEN_12)
                  len <= _len_T_6;
                else if (_GEN_14)
                  len <= _len_T_8;
                else if (_GEN_18)
                  len <= len + 16'h5;
                else if (_GEN_19)
                  len <= len + 16'h6;
                else if (_GEN_20)
                  len <= len + 16'h7;
              end
            end
            else
              len <= len + 16'h8;
            crc_32 <= 32'h0;
            if (_GEN_23)
              rx_statistics_vector_reg <=
                {rx_statistics_vector_reg[29:14],
                 rx_statistics_vector_reg[13:0] | len[13:0]};
            else if (|io_xgmii_c) begin
              if (&io_xgmii_c)
                rx_statistics_vector_reg <=
                  {rx_statistics_vector_reg[29:14],
                   _GEN_7
                     ? rx_statistics_vector_reg[13:0] | len[13:0]
                     : rx_statistics_vector_reg[13:0] | len[13:0]};
              else if (_GEN_8)
                rx_statistics_vector_reg <=
                  {rx_statistics_vector_reg[29:14],
                   _GEN_9
                     ? rx_statistics_vector_reg[13:0] | _len_T_2[13:0]
                     : rx_statistics_vector_reg[13:0] | _len_T_2[13:0]};
              else if (_GEN_10)
                rx_statistics_vector_reg <=
                  {rx_statistics_vector_reg[29:14],
                   _GEN_11
                     ? rx_statistics_vector_reg[13:0] | _len_T_4[13:0]
                     : rx_statistics_vector_reg[13:0] | _len_T_4[13:0]};
              else if (_GEN_12)
                rx_statistics_vector_reg <=
                  {rx_statistics_vector_reg[29:14],
                   _GEN_13
                     ? rx_statistics_vector_reg[13:0] | _len_T_6[13:0]
                     : rx_statistics_vector_reg[13:0] | _len_T_6[13:0]};
              else if (_GEN_14)
                rx_statistics_vector_reg <=
                  {rx_statistics_vector_reg[29:14],
                   _GEN_17
                     ? rx_statistics_vector_reg[13:0] | _len_T_8[13:0]
                     : rx_statistics_vector_reg[13:0] | _len_T_8[13:0]};
            end
          end
          else if (_GEN_25) begin
            crc_32 <= 32'hFFFFFFFF;
            rx_statistics_vector_reg <=
              {rx_statistics_vector_reg[29:14],
               _GEN_26
                 ? rx_statistics_vector_reg[13:0] | len[13:0]
                 : rx_statistics_vector_reg[13:0] | len[13:0]};
          end
          else begin
            if (_GEN_27)
              len <= 16'h4;
            else if (_GEN_28) begin
              if (|io_xgmii_c) begin
                if (~(&io_xgmii_c)) begin
                  if (_GEN_8)
                    len <= len + 16'h1;
                  else if (_GEN_10)
                    len <= len + 16'h2;
                  else if (_GEN_12)
                    len <= len + 16'h3;
                  else if (_GEN_14)
                    len <= len + 16'h4;
                  else if (_GEN_18)
                    len <= len + 16'h5;
                  else if (_GEN_19)
                    len <= len + 16'h6;
                  else if (_GEN_20)
                    len <= len + 16'h7;
                end
              end
              else
                len <= len + 16'h8;
              if (_GEN_23)
                rx_statistics_vector_reg <=
                  {rx_statistics_vector_reg[29:14],
                   rx_statistics_vector_reg[13:0] | len[13:0]};
              else if (_GEN_32)
                rx_statistics_vector_reg <=
                  {rx_statistics_vector_reg[29:14],
                   _GEN_33
                     ? rx_statistics_vector_reg[13:0] | len[13:0]
                     : rx_statistics_vector_reg[13:0] | len[13:0]};
            end
            else if (_GEN_35) begin
              len <= 16'h0;
              rx_statistics_vector_reg <=
                {rx_statistics_vector_reg[29:14],
                 _GEN_36
                   ? rx_statistics_vector_reg[13:0] | len[13:0]
                   : rx_statistics_vector_reg[13:0] | len[13:0]};
            end
            if (_GEN_27 | _GEN_28)
              crc_32 <= 32'h0;
            else if (_GEN_35)
              crc_32 <= 32'hFFFFFFFF;
          end
        end
        if (~(~(|fsm) | _GEN_2 | _GEN_5 | _GEN_25)) begin
          if (_GEN_27)
            aux_dw <= io_xgmii_d[63:32];
          else if (_GEN_28)
            aux_dw <= io_xgmii_d[63:32];
        end
      end
      tvalid_i <=
        ~io_rst
        & (_GEN_31
             ? tvalid_d0
             : _GEN_5 ? _GEN_23 | tvalid_d0 : ~_GEN_29 & _GEN_28 & _GEN_23 | tvalid_d0);
      tlast_i <=
        ~io_rst
        & ((|fsm)
             ? ~_GEN_2
               & (_GEN_5
                    ? _GEN_24
                    : _GEN_25 | ~_GEN_27
                      & (_GEN_28 ? _GEN_23 | _GEN_32 | tlast_i : _GEN_35 | tlast_i))
             : tlast_i);
      tuser_i <=
        ~io_rst
        & ((|fsm)
             ? ~_GEN_2
               & (_GEN_5
                    ? (|io_xgmii_c)
                      & ((&io_xgmii_c)
                           ? _GEN_7
                           : _GEN_8
                               ? _GEN_9
                               : _GEN_10
                                   ? _GEN_11
                                   : _GEN_12 ? _GEN_13 : _GEN_14 & _GEN_17)
                    : _GEN_25
                        ? _GEN_26 | tuser_i
                        : ~_GEN_27
                          & (_GEN_28
                               ? (|io_xgmii_c) & (&io_xgmii_c) & _GEN_33 | tuser_i
                               : _GEN_35 & _GEN_36 | tuser_i))
             : tuser_i);
      tvalid_d0 <=
        ~io_rst
        & ((|fsm)
             ? ~_GEN_2
               & (_GEN_5
                    ? ~_GEN_23 & (~(|io_xgmii_c) | ~_GEN_16 & ~_GEN_14)
                    : ~_GEN_25
                      & (_GEN_27
                           ? tvalid_d0
                           : _GEN_28
                               ? ~_GEN_23 & (~(|io_xgmii_c) | ~(&io_xgmii_c))
                               : ~_GEN_35 & tvalid_d0))
             : tvalid_d0);
      inbound_frame <= ~io_rst & ((|fsm) & _GEN_2 ? _GEN_3 | _GEN_4 : inbound_frame);
      chk_tchar <=
        ~io_rst
        & (_GEN_31
             ? chk_tchar
             : _GEN_5
                 ? (_GEN_22
                      ? chk_tchar
                      : _GEN_18
                          ? io_xgmii_d[47:40] == 8'hFD
                          : _GEN_19
                              ? io_xgmii_d[55:48] == 8'hFD
                              : _GEN_20 ? io_xgmii_d[63:56] == 8'hFD : chk_tchar)
                 : _GEN_34
                     ? chk_tchar
                     : _GEN_8
                         ? io_xgmii_d[15:8] == 8'hFD
                         : _GEN_10
                             ? io_xgmii_d[23:16] == 8'hFD
                             : _GEN_12
                                 ? io_xgmii_d[31:24] == 8'hFD
                                 : _GEN_14
                                     ? io_xgmii_d[39:32] == 8'hFD
                                     : _GEN_18
                                         ? io_xgmii_d[47:40] == 8'hFD
                                         : _GEN_19
                                             ? io_xgmii_d[55:48] == 8'hFD
                                             : _GEN_20
                                                 ? io_xgmii_d[63:56] == 8'hFD
                                                 : chk_tchar);
      if (io_rst | ~(_GEN_31 | ~(_GEN_5 | ~_GEN_30))) begin
        crc_32_7B <= 32'h0;
        crc_32_6B <= 32'h0;
        crc_32_5B <= 32'h0;
        crc_32_4B <= 32'h0;
      end
      if (io_rst | ~(|fsm)) begin
        good_frames_reg <= 32'h0;
        bad_frames_reg <= 32'h0;
      end
      else begin
        if (_GEN & tuser_reg)
          good_frames_reg <= good_frames_reg + 32'h1;
        if (_GEN & ~tuser_reg)
          bad_frames_reg <= bad_frames_reg + 32'h1;
      end
      rx_statistics_valid_reg <=
        ~(io_rst | _GEN_31)
        & (_GEN_5
             ? _GEN_24
             : _GEN_25 | ~_GEN_27 & (_GEN_28 ? _GEN_23 | _GEN_32 : _GEN_35));
      if (_GEN_1) begin
        tdata_reg <= tdata_i;
        tkeep_reg <= tkeep_i;
      end
      tvalid_reg <= io_aresetn & _GEN_0 & tvalid_i;
      if (_GEN_1) begin
        tlast_reg <= tlast_i;
        tuser_reg <= tuser_i;
      end
    end
  end // always @(posedge)
  assign io_good_frames = good_frames_reg;
  assign io_bad_frames = bad_frames_reg;
  assign io_rx_statistics_vector = rx_statistics_vector_reg;
  assign io_rx_statistics_valid = rx_statistics_valid_reg;
  assign io_tdata = tdata_reg;
  assign io_tkeep = tkeep_reg;
  assign io_tvalid = tvalid_reg;
  assign io_tlast = tlast_reg;
  assign io_tuser = tuser_reg;
endmodule

