---
layout: default
title: Home
---

<section class="hero card">
  <h2 class="glitch" data-text="Formal Methods & Hardware Engineering">Formal Methods & Hardware Engineering</h2>
  <p>Formal verification, FPGA design, SystemC modeling, and applied mathematics.</p>
  <p>
    <a class="button" href="{{ site.baseurl }}/pages/formal-verification">Formal Verification</a>
    <a class="button" href="{{ site.baseurl }}/pages/fpga">FPGA</a>
    <a class="button" href="{{ site.baseurl }}/pages/systemc">SystemC</a>
  </p>
</section>

<h2>Domains</h2>
<div class="grid">
  <div class="card">
    <h3><a href="{{ site.baseurl }}/pages/formal-verification">Formal Verification</a></h3>
    <p>Model checking, SAT/SMT, property-driven design, and proof engineering.</p>
  </div>
  <div class="card">
    <h3><a href="{{ site.baseurl }}/pages/fpga">FPGA</a></h3>
    <p>RTL, timing closure, high-level synthesis, and on-chip instrumentation.</p>
  </div>
  <div class="card">
    <h3><a href="{{ site.baseurl }}/pages/systemc">SystemC</a></h3>
    <p>TLM, cycle-accurate models, and co-simulation bridges for complex IP.</p>
  </div>
  <div class="card">
    <h3><a href="{{ site.baseurl }}/pages/mathematics">Mathematics</a></h3>
    <p>Category theory, algebraic constructs, and applied probability for hardware.</p>
  </div>
 </div>


