// Seed: 1142237542
module module_0 (
    input  tri1 id_0,
    input  tri0 id_1,
    output wor  id_2,
    input  wor  id_3
);
  assign id_2 = 1 % !id_3;
  supply1 id_5 = id_3;
  assign id_5 = 1;
  id_6(
      .id_0(), .id_1(id_3 & id_1), .id_2(1 == id_2)
  );
  wire id_7;
endmodule
module module_1 (
    inout wand id_0,
    input wor  id_1
);
  wire id_3;
  assign id_0 = 1;
  wire id_4;
  module_0(
      id_1, id_0, id_0, id_1
  );
endmodule
