Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Fri Apr 24 07:54:05 2015
| Host         : maclab-3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file System_wrapper_control_sets_placed.rpt
| Design       : System_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    73 |
| Minimum Number of register sites lost to control set restrictions |   190 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             108 |           38 |
| No           | No                    | Yes                    |             136 |           58 |
| No           | Yes                   | No                     |              82 |           22 |
| Yes          | No                    | No                     |             354 |           97 |
| Yes          | No                    | Yes                    |             612 |          248 |
| Yes          | Yes                   | No                     |              22 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|           Clock Signal          |                                                                                     Enable Signal                                                                                     |                                                                                 Set/Reset Signal                                                                                 | Slice Load Count | Bel Load Count |
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_l3g_dut/u_Transmit/n_0_read_temp[7]_i_1                            | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O27[0] |                1 |              1 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                              |                                                                                                                                                                                  |                1 |              2 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_l3g_dut/u_Transmit/enb_gated                                       | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O22[0] |                1 |              2 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_addr_decoder_inst/O5[0]          | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O27[1] |                1 |              3 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_l3g_dut/u_Transmit/n_0_bit_count[15]_i_1__0                        | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O28[0] |                2 |              3 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_adxl_dut/u_Transmit/n_0_FSM_onehot_is_Transmit[7]_i_1              | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O27[0] |                2 |              3 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor2/u_Chart/n_0_FSM_onehot_is_Chart[4]_i_1__0               | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O27[0] |                3 |              4 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O9[0]                                                         |                                                                                                                                                                                  |                2 |              4 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11                                                           |                                                                                                                                                                                  |                2 |              4 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11                                                           | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2                                                       |                1 |              4 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O11[0]                                                        |                                                                                                                                                                                  |                1 |              4 |
|  System_i/clk_wiz_0/U0/clk_out1 |                                                                                                                                                                                       | System_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                     |                3 |              4 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_adxl_dut/u_Transmit/n_0_bit_count[15]_i_1                          | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O27[0] |                2 |              4 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor3/u_Chart/n_0_FSM_onehot_is_Chart[4]_i_1__1               | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/AR[0]  |                2 |              4 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/n_0_FSM_onehot_is_Chart[4]_i_1__2               | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O27[0] |                2 |              4 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor1/u_Chart/n_0_FSM_onehot_is_Chart[4]_i_1                  | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/AR[0]  |                3 |              4 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O9                                                            | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O2                                                       |                1 |              4 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O9                                                            |                                                                                                                                                                                  |                2 |              4 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_adxl_dut/u_Transmit/n_0_FSM_onehot_is_Transmit[7]_i_1              | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/AR[0]  |                3 |              4 |
|  System_i/clk_wiz_0/U0/clk_out1 |                                                                                                                                                                                       | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/reset  |                4 |              5 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                           | System_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                               |                1 |              6 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_l3g_dut/u_Transmit/n_0_read_temp[7]_i_1                            | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O28[0] |                3 |              7 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_l3g_dut/u_Transmit/n_0_FSM_onehot_is_Transmit[7]_i_1__0            | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O27[0] |                4 |              7 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/I48[0]      | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O27[0] |                4 |              8 |
|  System_i/clk_wiz_0/U0/clk_out1 |                                                                                                                                                                                       | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                                                                   |                2 |              8 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                       |                3 |              8 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/w_transfer  | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/reset  |                3 |              8 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/I52[0]      | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O27[0] |                4 |              8 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/I51[0]      | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O27[0] |                5 |              8 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/I50[0]      | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O27[0] |                5 |              8 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_addr_decoder_inst/O15[0]         | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O27[0] |                3 |              8 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_addr_decoder_inst/O15[0]         | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O27[1] |                3 |              8 |
|  System_i/clk_wiz_0/U0/clk_out1 |                                                                                                                                                                                       | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/AR[0]  |                9 |              9 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                          |                                                                                                                                                                                  |                6 |             12 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                          |                                                                                                                                                                                  |                4 |             12 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O10[0]                                                        |                                                                                                                                                                                  |                4 |             12 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12                                                           |                                                                                                                                                                                  |                3 |             12 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O10[0]                                                        |                                                                                                                                                                                  |                5 |             12 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_adxl_dut/u_Transmit/n_0_bit_count[15]_i_1                          | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O28[0] |                4 |             12 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13                                                           |                                                                                                                                                                                  |                3 |             12 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                    |                                                                                                                                                                                  |                4 |             13 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_l3g_dut/u_Transmit/n_0_bit_count[15]_i_1__0                        | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O27[0] |                4 |             13 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_addr_decoder_inst/O5[0]          | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O27[0] |                5 |             13 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/aw_transfer | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/reset  |                5 |             14 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                                                                           |                                                                                                                                                                                  |                5 |             14 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                       |                                                                                                                                                                                  |                3 |             14 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_l3g_dut/u_Transmit/enb_gated                                       | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O28[0] |                5 |             14 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_addr_decoder_inst/E[0]           | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O28[0] |                5 |             16 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_adxl_dut/u_Transmit/enb_gated                                      | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O28[0] |                5 |             16 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_addr_decoder_inst/O10[0]         | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O28[0] |                5 |             16 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_adxl_dut/u_Transmit/enb_gated                                      | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O27[1] |                5 |             16 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_l3g_dut/u_Transmit/enb_gated                                       | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O27[1] |                4 |             16 |
|  System_i/clk_wiz_0/U0/clk_out1 |                                                                                                                                                                                       | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O27[0] |               13 |             18 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O3                                                            |                                                                                                                                                                                  |                3 |             20 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_adxl_dut/u_Transmit/E[0]                                           | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O22[0] |                8 |             21 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_addr_decoder_inst/O1             | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O28[0] |                7 |             23 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_adxl_dut/u_Transmit/E[0]                                           | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O22[1] |               10 |             27 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_l3g_dut/u_Transmit/enb_gated_1                                     | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O27[1] |                8 |             32 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_l3g_dut/u_Transmit/enb_gated_0                                     | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O27[1] |               10 |             32 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/rd_enb      | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/reset  |               11 |             32 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                       |                                                                                                                                                                                  |                9 |             34 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]                                                        |                                                                                                                                                                                  |               10 |             36 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                                                                          |                                                                                                                                                                                  |                9 |             36 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                                                                          |                                                                                                                                                                                  |               10 |             36 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13[0]                                                        |                                                                                                                                                                                  |               10 |             36 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                       |                                                                                                                                                                                  |                8 |             47 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                                                                           |                                                                                                                                                                                  |               10 |             47 |
|  System_i/clk_wiz_0/U0/clk_out1 |                                                                                                                                                                                       | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O22[0] |               14 |             49 |
|  System_i/clk_wiz_0/U0/clk_out1 |                                                                                                                                                                                       | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/O22[1] |               18 |             55 |
|  System_i/clk_wiz_0/U0/clk_out1 |                                                                                                                                                                                       | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                             |               17 |             70 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_addr_decoder_inst/O1             | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/AR[0]  |               39 |             86 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_addr_decoder_inst/O1             | System_i/BasicQuadrotorControlv2_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControlv2_hdl_dut_ipcore_axi_lite_module_inst/AR[1]  |               52 |            107 |
|  System_i/clk_wiz_0/U0/clk_out1 |                                                                                                                                                                                       |                                                                                                                                                                                  |               39 |            109 |
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


