
BMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098d0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000064c  08009aa0  08009aa0  00019aa0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0ec  0800a0ec  00023488  2**0
                  CONTENTS
  4 .ARM          00000008  0800a0ec  0800a0ec  0001a0ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a0f4  0800a0f4  00023488  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a0f4  0800a0f4  0001a0f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a0f8  0800a0f8  0001a0f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00003488  20000000  0800a0fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a8  20003488  0800d584  00023488  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003830  0800d584  00023830  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00023488  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011efb  00000000  00000000  000234b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002596  00000000  00000000  000353b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ef8  00000000  00000000  00037950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e28  00000000  00000000  00038848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002b9a  00000000  00000000  00039670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010ce1  00000000  00000000  0003c20a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cf8d8  00000000  00000000  0004ceeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011c7c3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005098  00000000  00000000  0011c814  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20003488 	.word	0x20003488
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009a88 	.word	0x08009a88

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000348c 	.word	0x2000348c
 800020c:	08009a88 	.word	0x08009a88

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <LTC6811_init_reg_limits>:
#include "LTC6811.h"

/* Initialize the Register limits */
void LTC6811_init_reg_limits(uint8_t total_ic, //The number of ICs in the system
    cell_asic *ic  //A two dimensional array where data will be written
    ) {
 8000f8c:	b480      	push	{r7}
 8000f8e:	b085      	sub	sp, #20
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	6039      	str	r1, [r7, #0]
 8000f96:	71fb      	strb	r3, [r7, #7]
  for (uint8_t cic = 0; cic < total_ic; cic++) {
 8000f98:	2300      	movs	r3, #0
 8000f9a:	73fb      	strb	r3, [r7, #15]
 8000f9c:	e038      	b.n	8001010 <LTC6811_init_reg_limits+0x84>
    ic[cic].ic_reg.cell_channels = 12;
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
 8000fa0:	22e8      	movs	r2, #232	; 0xe8
 8000fa2:	fb02 f303 	mul.w	r3, r2, r3
 8000fa6:	683a      	ldr	r2, [r7, #0]
 8000fa8:	4413      	add	r3, r2
 8000faa:	220c      	movs	r2, #12
 8000fac:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
    ic[cic].ic_reg.stat_channels = 4;
 8000fb0:	7bfb      	ldrb	r3, [r7, #15]
 8000fb2:	22e8      	movs	r2, #232	; 0xe8
 8000fb4:	fb02 f303 	mul.w	r3, r2, r3
 8000fb8:	683a      	ldr	r2, [r7, #0]
 8000fba:	4413      	add	r3, r2
 8000fbc:	2204      	movs	r2, #4
 8000fbe:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
    ic[cic].ic_reg.aux_channels = 6;
 8000fc2:	7bfb      	ldrb	r3, [r7, #15]
 8000fc4:	22e8      	movs	r2, #232	; 0xe8
 8000fc6:	fb02 f303 	mul.w	r3, r2, r3
 8000fca:	683a      	ldr	r2, [r7, #0]
 8000fcc:	4413      	add	r3, r2
 8000fce:	2206      	movs	r2, #6
 8000fd0:	f883 20de 	strb.w	r2, [r3, #222]	; 0xde
    ic[cic].ic_reg.num_cv_reg = 4;
 8000fd4:	7bfb      	ldrb	r3, [r7, #15]
 8000fd6:	22e8      	movs	r2, #232	; 0xe8
 8000fd8:	fb02 f303 	mul.w	r3, r2, r3
 8000fdc:	683a      	ldr	r2, [r7, #0]
 8000fde:	4413      	add	r3, r2
 8000fe0:	2204      	movs	r2, #4
 8000fe2:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
    ic[cic].ic_reg.num_gpio_reg = 2;
 8000fe6:	7bfb      	ldrb	r3, [r7, #15]
 8000fe8:	22e8      	movs	r2, #232	; 0xe8
 8000fea:	fb02 f303 	mul.w	r3, r2, r3
 8000fee:	683a      	ldr	r2, [r7, #0]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	2202      	movs	r2, #2
 8000ff4:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
    ic[cic].ic_reg.num_stat_reg = 3;
 8000ff8:	7bfb      	ldrb	r3, [r7, #15]
 8000ffa:	22e8      	movs	r2, #232	; 0xe8
 8000ffc:	fb02 f303 	mul.w	r3, r2, r3
 8001000:	683a      	ldr	r2, [r7, #0]
 8001002:	4413      	add	r3, r2
 8001004:	2203      	movs	r2, #3
 8001006:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
  for (uint8_t cic = 0; cic < total_ic; cic++) {
 800100a:	7bfb      	ldrb	r3, [r7, #15]
 800100c:	3301      	adds	r3, #1
 800100e:	73fb      	strb	r3, [r7, #15]
 8001010:	7bfa      	ldrb	r2, [r7, #15]
 8001012:	79fb      	ldrb	r3, [r7, #7]
 8001014:	429a      	cmp	r2, r3
 8001016:	d3c2      	bcc.n	8000f9e <LTC6811_init_reg_limits+0x12>
  }
}
 8001018:	bf00      	nop
 800101a:	bf00      	nop
 800101c:	3714      	adds	r7, #20
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr

08001026 <LTC6811_wrcfg>:
 connected. The configuration is written in descending
 order so the last device's configuration is written first.
 */
void LTC6811_wrcfg(uint8_t total_ic, //The number of ICs being written to
    cell_asic *ic //A two dimensional array of the configuration data that will be written
    ) {
 8001026:	b580      	push	{r7, lr}
 8001028:	b082      	sub	sp, #8
 800102a:	af00      	add	r7, sp, #0
 800102c:	4603      	mov	r3, r0
 800102e:	6039      	str	r1, [r7, #0]
 8001030:	71fb      	strb	r3, [r7, #7]
  LTC681x_wrcfg(total_ic, ic);
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	6839      	ldr	r1, [r7, #0]
 8001036:	4618      	mov	r0, r3
 8001038:	f000 f9c4 	bl	80013c4 <LTC681x_wrcfg>
}
 800103c:	bf00      	nop
 800103e:	3708      	adds	r7, #8
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}

08001044 <LTC6811_adcv>:

/* Starts cell voltage conversion */
void LTC6811_adcv(uint8_t MD, //ADC Mode
    uint8_t DCP, //Discharge Permit
    uint8_t CH //Cell Channels to be measured
    ) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	4603      	mov	r3, r0
 800104c:	71fb      	strb	r3, [r7, #7]
 800104e:	460b      	mov	r3, r1
 8001050:	71bb      	strb	r3, [r7, #6]
 8001052:	4613      	mov	r3, r2
 8001054:	717b      	strb	r3, [r7, #5]
  LTC681x_adcv(MD, DCP, CH);
 8001056:	797a      	ldrb	r2, [r7, #5]
 8001058:	79b9      	ldrb	r1, [r7, #6]
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	4618      	mov	r0, r3
 800105e:	f000 fa30 	bl	80014c2 <LTC681x_adcv>
}
 8001062:	bf00      	nop
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}

0800106a <LTC6811_adax>:

/* Start a GPIO and Vref2 Conversion */
void LTC6811_adax(uint8_t MD, //ADC Mode
    uint8_t CHG //GPIO Channels to be measured
    ) {
 800106a:	b580      	push	{r7, lr}
 800106c:	b082      	sub	sp, #8
 800106e:	af00      	add	r7, sp, #0
 8001070:	4603      	mov	r3, r0
 8001072:	460a      	mov	r2, r1
 8001074:	71fb      	strb	r3, [r7, #7]
 8001076:	4613      	mov	r3, r2
 8001078:	71bb      	strb	r3, [r7, #6]
  LTC681x_adax(MD, CHG);
 800107a:	79ba      	ldrb	r2, [r7, #6]
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	4611      	mov	r1, r2
 8001080:	4618      	mov	r0, r3
 8001082:	f000 fa49 	bl	8001518 <LTC681x_adax>
}
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}

0800108e <LTC6811_rdcv>:
 store the cell voltages in c_codes variable
 */
uint8_t LTC6811_rdcv(uint8_t reg, // Controls which cell voltage register is read back.
    uint8_t total_ic, // The number of ICs in the system
    cell_asic *ic // Array of the parsed cell codes
    ) {
 800108e:	b580      	push	{r7, lr}
 8001090:	b084      	sub	sp, #16
 8001092:	af00      	add	r7, sp, #0
 8001094:	4603      	mov	r3, r0
 8001096:	603a      	str	r2, [r7, #0]
 8001098:	71fb      	strb	r3, [r7, #7]
 800109a:	460b      	mov	r3, r1
 800109c:	71bb      	strb	r3, [r7, #6]
  int8_t pec_error = 0;
 800109e:	2300      	movs	r3, #0
 80010a0:	73fb      	strb	r3, [r7, #15]
  pec_error = LTC681x_rdcv(reg, total_ic, ic);
 80010a2:	79b9      	ldrb	r1, [r7, #6]
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	683a      	ldr	r2, [r7, #0]
 80010a8:	4618      	mov	r0, r3
 80010aa:	f000 fa5a 	bl	8001562 <LTC681x_rdcv>
 80010ae:	4603      	mov	r3, r0
 80010b0:	73fb      	strb	r3, [r7, #15]
  return (pec_error);
 80010b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <LTC6811_rdaux>:
 and store the gpio voltages in a_codes variable
 */
int8_t LTC6811_rdaux(uint8_t reg, //Determines which GPIO voltage register is read back.
    uint8_t total_ic, //The number of ICs in the system
    cell_asic *ic //A two dimensional array of the gpio voltage codes.
    ) {
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	603a      	str	r2, [r7, #0]
 80010c6:	71fb      	strb	r3, [r7, #7]
 80010c8:	460b      	mov	r3, r1
 80010ca:	71bb      	strb	r3, [r7, #6]
  int8_t pec_error = 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	73fb      	strb	r3, [r7, #15]
  LTC681x_rdaux(reg, total_ic, ic);
 80010d0:	79b9      	ldrb	r1, [r7, #6]
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	683a      	ldr	r2, [r7, #0]
 80010d6:	4618      	mov	r0, r3
 80010d8:	f000 faf7 	bl	80016ca <LTC681x_rdaux>
  return (pec_error);
 80010dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3710      	adds	r7, #16
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <LTC6811_pollAdc>:
uint8_t LTC6811_pladc() {
  return (LTC681x_pladc());
}

//This function will block operation until the ADC has finished it's conversion */
uint32_t LTC6811_pollAdc() {
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  return (LTC681x_pollAdc());
 80010ec:	f000 fcb8 	bl	8001a60 <LTC681x_pollAdc>
 80010f0:	4603      	mov	r3, r0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	bd80      	pop	{r7, pc}

080010f6 <LTC6811_reset_crc_count>:
}

/* Helper Function to reset PEC counters */
void LTC6811_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
    cell_asic *ic //A two dimensional array that will store the data
    ) {
 80010f6:	b580      	push	{r7, lr}
 80010f8:	b082      	sub	sp, #8
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	4603      	mov	r3, r0
 80010fe:	6039      	str	r1, [r7, #0]
 8001100:	71fb      	strb	r3, [r7, #7]
  LTC681x_reset_crc_count(total_ic, ic);
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	6839      	ldr	r1, [r7, #0]
 8001106:	4618      	mov	r0, r3
 8001108:	f000 fe92 	bl	8001e30 <LTC681x_reset_crc_count>
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <LTC6811_init_cfg>:

/* Helper function to initialize CFG variables.*/
void LTC6811_init_cfg(uint8_t total_ic, //Number of ICs in the system
    cell_asic *ic //A two dimensional array that will store the data
    ) {
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	4603      	mov	r3, r0
 800111c:	6039      	str	r1, [r7, #0]
 800111e:	71fb      	strb	r3, [r7, #7]
  LTC681x_init_cfg(total_ic, ic);
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	6839      	ldr	r1, [r7, #0]
 8001124:	4618      	mov	r0, r3
 8001126:	f000 fee9 	bl	8001efc <LTC681x_init_cfg>
}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}

08001132 <LTC6811_set_cfgr>:
    uint8_t gpio[5], // The GPIO bit
    uint8_t dcc[12], // The DCC bit
    uint8_t dcto[4], // The Dcto bit
    uint16_t uv, // The UV bit
    uint16_t ov // The OV bit
    ) {
 8001132:	b580      	push	{r7, lr}
 8001134:	b088      	sub	sp, #32
 8001136:	af06      	add	r7, sp, #24
 8001138:	6039      	str	r1, [r7, #0]
 800113a:	4611      	mov	r1, r2
 800113c:	461a      	mov	r2, r3
 800113e:	4603      	mov	r3, r0
 8001140:	71fb      	strb	r3, [r7, #7]
 8001142:	460b      	mov	r3, r1
 8001144:	71bb      	strb	r3, [r7, #6]
 8001146:	4613      	mov	r3, r2
 8001148:	717b      	strb	r3, [r7, #5]
  LTC681x_set_cfgr(nIC, ic, refon, adcopt, gpio, dcc, dcto, uv, ov);
 800114a:	7979      	ldrb	r1, [r7, #5]
 800114c:	79ba      	ldrb	r2, [r7, #6]
 800114e:	79f8      	ldrb	r0, [r7, #7]
 8001150:	8c3b      	ldrh	r3, [r7, #32]
 8001152:	9304      	str	r3, [sp, #16]
 8001154:	8bbb      	ldrh	r3, [r7, #28]
 8001156:	9303      	str	r3, [sp, #12]
 8001158:	69bb      	ldr	r3, [r7, #24]
 800115a:	9302      	str	r3, [sp, #8]
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	9301      	str	r3, [sp, #4]
 8001160:	693b      	ldr	r3, [r7, #16]
 8001162:	9300      	str	r3, [sp, #0]
 8001164:	460b      	mov	r3, r1
 8001166:	6839      	ldr	r1, [r7, #0]
 8001168:	f000 fef2 	bl	8001f50 <LTC681x_set_cfgr>
}
 800116c:	bf00      	nop
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <wakeup_idle>:
    0xf5cd, 0x2630, 0xe3a9, 0xe89b, 0x2d02, 0xa76f, 0x62f6, 0x69c4, 0xac5d, 0x7fa0, 0xba39, 0xb10b, 0x7492, 0x5368,
    0x96f1, 0x9dc3, 0x585a, 0x8ba7, 0x4e3e, 0x450c, 0x8095 };

/* Wake isoSPI up from IDlE state and enters the READY state */
void wakeup_idle(uint8_t total_ic) //Number of ICs in the system
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	4603      	mov	r3, r0
 800117c:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < total_ic; i++) {
 800117e:	2300      	movs	r3, #0
 8001180:	60fb      	str	r3, [r7, #12]
 8001182:	e00b      	b.n	800119c <wakeup_idle+0x28>
    cs_low(CS_PIN);
 8001184:	200a      	movs	r0, #10
 8001186:	f001 f93d 	bl	8002404 <cs_low>
    spi_read_byte(0xff); //Guarantees the isoSPI will be in ready mode
 800118a:	20ff      	movs	r0, #255	; 0xff
 800118c:	f001 f998 	bl	80024c0 <spi_read_byte>
    cs_high(CS_PIN);
 8001190:	200a      	movs	r0, #10
 8001192:	f001 f947 	bl	8002424 <cs_high>
  for (int i = 0; i < total_ic; i++) {
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	3301      	adds	r3, #1
 800119a:	60fb      	str	r3, [r7, #12]
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	68fa      	ldr	r2, [r7, #12]
 80011a0:	429a      	cmp	r2, r3
 80011a2:	dbef      	blt.n	8001184 <wakeup_idle+0x10>
  }
}
 80011a4:	bf00      	nop
 80011a6:	bf00      	nop
 80011a8:	3710      	adds	r7, #16
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}

080011ae <wakeup_sleep>:

/* Generic wakeup command to wake the LTC681x from sleep state */
void wakeup_sleep(uint8_t total_ic) {
 80011ae:	b580      	push	{r7, lr}
 80011b0:	b084      	sub	sp, #16
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	4603      	mov	r3, r0
 80011b6:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < total_ic; i++) {
 80011b8:	2300      	movs	r3, #0
 80011ba:	60fb      	str	r3, [r7, #12]
 80011bc:	e00f      	b.n	80011de <wakeup_sleep+0x30>
    cs_low(CS_PIN);
 80011be:	200a      	movs	r0, #10
 80011c0:	f001 f920 	bl	8002404 <cs_low>
    delay_u(300); // Guarantees the LTC681x will be in standby
 80011c4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80011c8:	f001 f93c 	bl	8002444 <delay_u>
    cs_high(CS_PIN);
 80011cc:	200a      	movs	r0, #10
 80011ce:	f001 f929 	bl	8002424 <cs_high>
    delay_u(10);
 80011d2:	200a      	movs	r0, #10
 80011d4:	f001 f936 	bl	8002444 <delay_u>
  for (int i = 0; i < total_ic; i++) {
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	3301      	adds	r3, #1
 80011dc:	60fb      	str	r3, [r7, #12]
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	68fa      	ldr	r2, [r7, #12]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	dbeb      	blt.n	80011be <wakeup_sleep+0x10>
  }
}
 80011e6:	bf00      	nop
 80011e8:	bf00      	nop
 80011ea:	3710      	adds	r7, #16
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <cmd_68>:

/* Generic function to write 68xx commands. Function calculates PEC for tx_cmd data. */
void cmd_68(uint8_t tx_cmd[2]) //The command to be transmitted
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  uint8_t cmd[4];
  uint16_t cmd_pec;
  uint8_t md_bits;

  cmd[0] = tx_cmd[0];
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	723b      	strb	r3, [r7, #8]
  cmd[1] = tx_cmd[1];
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	785b      	ldrb	r3, [r3, #1]
 8001202:	727b      	strb	r3, [r7, #9]
  cmd_pec = pec15_calc(2, cmd);
 8001204:	f107 0308 	add.w	r3, r7, #8
 8001208:	4619      	mov	r1, r3
 800120a:	2002      	movs	r0, #2
 800120c:	f000 f8a6 	bl	800135c <pec15_calc>
 8001210:	4603      	mov	r3, r0
 8001212:	81fb      	strh	r3, [r7, #14]
  cmd[2] = (uint8_t) (cmd_pec >> 8);
 8001214:	89fb      	ldrh	r3, [r7, #14]
 8001216:	0a1b      	lsrs	r3, r3, #8
 8001218:	b29b      	uxth	r3, r3
 800121a:	b2db      	uxtb	r3, r3
 800121c:	72bb      	strb	r3, [r7, #10]
  cmd[3] = (uint8_t) (cmd_pec);
 800121e:	89fb      	ldrh	r3, [r7, #14]
 8001220:	b2db      	uxtb	r3, r3
 8001222:	72fb      	strb	r3, [r7, #11]

  cs_low(CS_PIN);
 8001224:	200a      	movs	r0, #10
 8001226:	f001 f8ed 	bl	8002404 <cs_low>
  spi_write_array(4, cmd);
 800122a:	f107 0308 	add.w	r3, r7, #8
 800122e:	4619      	mov	r1, r3
 8001230:	2004      	movs	r0, #4
 8001232:	f001 f913 	bl	800245c <spi_write_array>
  cs_high(CS_PIN);
 8001236:	200a      	movs	r0, #10
 8001238:	f001 f8f4 	bl	8002424 <cs_high>
}
 800123c:	bf00      	nop
 800123e:	3710      	adds	r7, #16
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}

08001244 <write_68>:
 Function calculates PEC for tx_cmd data and the data to be transmitted.
 */
void write_68(uint8_t total_ic, //Number of ICs to be written to 
    uint8_t tx_cmd[2], //The command to be transmitted 
    uint8_t data[] // Payload Data
    ) {
 8001244:	b580      	push	{r7, lr}
 8001246:	b088      	sub	sp, #32
 8001248:	af00      	add	r7, sp, #0
 800124a:	4603      	mov	r3, r0
 800124c:	60b9      	str	r1, [r7, #8]
 800124e:	607a      	str	r2, [r7, #4]
 8001250:	73fb      	strb	r3, [r7, #15]
  const uint8_t BYTES_IN_REG = 6;
 8001252:	2306      	movs	r3, #6
 8001254:	773b      	strb	r3, [r7, #28]
  const uint8_t CMD_LEN = 4 + (8 * total_ic);
 8001256:	7bfb      	ldrb	r3, [r7, #15]
 8001258:	00db      	lsls	r3, r3, #3
 800125a:	b2db      	uxtb	r3, r3
 800125c:	3304      	adds	r3, #4
 800125e:	76fb      	strb	r3, [r7, #27]
  uint8_t *cmd;
  uint16_t data_pec;
  uint16_t cmd_pec;
  uint8_t cmd_index;

  cmd = (uint8_t*) malloc(CMD_LEN * sizeof(uint8_t));
 8001260:	7efb      	ldrb	r3, [r7, #27]
 8001262:	4618      	mov	r0, r3
 8001264:	f005 fd0c 	bl	8006c80 <malloc>
 8001268:	4603      	mov	r3, r0
 800126a:	617b      	str	r3, [r7, #20]
  cmd[0] = tx_cmd[0];
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	781a      	ldrb	r2, [r3, #0]
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	701a      	strb	r2, [r3, #0]
  cmd[1] = tx_cmd[1];
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	3301      	adds	r3, #1
 8001278:	68ba      	ldr	r2, [r7, #8]
 800127a:	7852      	ldrb	r2, [r2, #1]
 800127c:	701a      	strb	r2, [r3, #0]
  cmd_pec = pec15_calc(2, cmd);
 800127e:	6979      	ldr	r1, [r7, #20]
 8001280:	2002      	movs	r0, #2
 8001282:	f000 f86b 	bl	800135c <pec15_calc>
 8001286:	4603      	mov	r3, r0
 8001288:	827b      	strh	r3, [r7, #18]
  cmd[2] = (uint8_t) (cmd_pec >> 8);
 800128a:	8a7b      	ldrh	r3, [r7, #18]
 800128c:	0a1b      	lsrs	r3, r3, #8
 800128e:	b29a      	uxth	r2, r3
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	3302      	adds	r3, #2
 8001294:	b2d2      	uxtb	r2, r2
 8001296:	701a      	strb	r2, [r3, #0]
  cmd[3] = (uint8_t) (cmd_pec);
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	3303      	adds	r3, #3
 800129c:	8a7a      	ldrh	r2, [r7, #18]
 800129e:	b2d2      	uxtb	r2, r2
 80012a0:	701a      	strb	r2, [r3, #0]

  cmd_index = 4;
 80012a2:	2304      	movs	r3, #4
 80012a4:	77fb      	strb	r3, [r7, #31]
  for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--) // Executes for each LTC681x, this loops starts with the last IC on the stack.
 80012a6:	7bfb      	ldrb	r3, [r7, #15]
 80012a8:	77bb      	strb	r3, [r7, #30]
 80012aa:	e042      	b.n	8001332 <write_68+0xee>
      {	                                 //The first configuration written is received by the last IC in the daisy chain
    for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++) {
 80012ac:	2300      	movs	r3, #0
 80012ae:	777b      	strb	r3, [r7, #29]
 80012b0:	e016      	b.n	80012e0 <write_68+0x9c>
      cmd[cmd_index] = data[((current_ic - 1) * 6) + current_byte];
 80012b2:	7fbb      	ldrb	r3, [r7, #30]
 80012b4:	1e5a      	subs	r2, r3, #1
 80012b6:	4613      	mov	r3, r2
 80012b8:	005b      	lsls	r3, r3, #1
 80012ba:	4413      	add	r3, r2
 80012bc:	005b      	lsls	r3, r3, #1
 80012be:	461a      	mov	r2, r3
 80012c0:	7f7b      	ldrb	r3, [r7, #29]
 80012c2:	4413      	add	r3, r2
 80012c4:	461a      	mov	r2, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	441a      	add	r2, r3
 80012ca:	7ffb      	ldrb	r3, [r7, #31]
 80012cc:	6979      	ldr	r1, [r7, #20]
 80012ce:	440b      	add	r3, r1
 80012d0:	7812      	ldrb	r2, [r2, #0]
 80012d2:	701a      	strb	r2, [r3, #0]
      cmd_index = cmd_index + 1;
 80012d4:	7ffb      	ldrb	r3, [r7, #31]
 80012d6:	3301      	adds	r3, #1
 80012d8:	77fb      	strb	r3, [r7, #31]
    for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++) {
 80012da:	7f7b      	ldrb	r3, [r7, #29]
 80012dc:	3301      	adds	r3, #1
 80012de:	777b      	strb	r3, [r7, #29]
 80012e0:	7f7a      	ldrb	r2, [r7, #29]
 80012e2:	7f3b      	ldrb	r3, [r7, #28]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d3e4      	bcc.n	80012b2 <write_68+0x6e>
    }

    data_pec = (uint16_t) pec15_calc(BYTES_IN_REG, &data[(current_ic - 1) * 6]); // Calculating the PEC for each ICs configuration register data
 80012e8:	7fbb      	ldrb	r3, [r7, #30]
 80012ea:	1e5a      	subs	r2, r3, #1
 80012ec:	4613      	mov	r3, r2
 80012ee:	005b      	lsls	r3, r3, #1
 80012f0:	4413      	add	r3, r2
 80012f2:	005b      	lsls	r3, r3, #1
 80012f4:	461a      	mov	r2, r3
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	441a      	add	r2, r3
 80012fa:	7f3b      	ldrb	r3, [r7, #28]
 80012fc:	4611      	mov	r1, r2
 80012fe:	4618      	mov	r0, r3
 8001300:	f000 f82c 	bl	800135c <pec15_calc>
 8001304:	4603      	mov	r3, r0
 8001306:	823b      	strh	r3, [r7, #16]
    cmd[cmd_index] = (uint8_t) (data_pec >> 8);
 8001308:	8a3b      	ldrh	r3, [r7, #16]
 800130a:	0a1b      	lsrs	r3, r3, #8
 800130c:	b299      	uxth	r1, r3
 800130e:	7ffb      	ldrb	r3, [r7, #31]
 8001310:	697a      	ldr	r2, [r7, #20]
 8001312:	4413      	add	r3, r2
 8001314:	b2ca      	uxtb	r2, r1
 8001316:	701a      	strb	r2, [r3, #0]
    cmd[cmd_index + 1] = (uint8_t) data_pec;
 8001318:	7ffb      	ldrb	r3, [r7, #31]
 800131a:	3301      	adds	r3, #1
 800131c:	697a      	ldr	r2, [r7, #20]
 800131e:	4413      	add	r3, r2
 8001320:	8a3a      	ldrh	r2, [r7, #16]
 8001322:	b2d2      	uxtb	r2, r2
 8001324:	701a      	strb	r2, [r3, #0]
    cmd_index = cmd_index + 2;
 8001326:	7ffb      	ldrb	r3, [r7, #31]
 8001328:	3302      	adds	r3, #2
 800132a:	77fb      	strb	r3, [r7, #31]
  for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--) // Executes for each LTC681x, this loops starts with the last IC on the stack.
 800132c:	7fbb      	ldrb	r3, [r7, #30]
 800132e:	3b01      	subs	r3, #1
 8001330:	77bb      	strb	r3, [r7, #30]
 8001332:	7fbb      	ldrb	r3, [r7, #30]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d1b9      	bne.n	80012ac <write_68+0x68>
  }

  cs_low(CS_PIN);
 8001338:	200a      	movs	r0, #10
 800133a:	f001 f863 	bl	8002404 <cs_low>
  spi_write_array(CMD_LEN, cmd);
 800133e:	7efb      	ldrb	r3, [r7, #27]
 8001340:	6979      	ldr	r1, [r7, #20]
 8001342:	4618      	mov	r0, r3
 8001344:	f001 f88a 	bl	800245c <spi_write_array>
  cs_high(CS_PIN);
 8001348:	200a      	movs	r0, #10
 800134a:	f001 f86b 	bl	8002424 <cs_high>

  free(cmd);
 800134e:	6978      	ldr	r0, [r7, #20]
 8001350:	f005 fc9e 	bl	8006c90 <free>
}
 8001354:	bf00      	nop
 8001356:	3720      	adds	r7, #32
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}

0800135c <pec15_calc>:
}

/* Calculates  and returns the CRC15 */
uint16_t pec15_calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
    uint8_t *data //Array of data that will be used to calculate  a PEC
    ) {
 800135c:	b480      	push	{r7}
 800135e:	b085      	sub	sp, #20
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	6039      	str	r1, [r7, #0]
 8001366:	71fb      	strb	r3, [r7, #7]
  uint16_t remainder, addr;
  remainder = 16; //initialize the PEC
 8001368:	2310      	movs	r3, #16
 800136a:	81fb      	strh	r3, [r7, #14]

  for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 800136c:	2300      	movs	r3, #0
 800136e:	737b      	strb	r3, [r7, #13]
 8001370:	e019      	b.n	80013a6 <pec15_calc+0x4a>
      {
    addr = ((remainder >> 7) ^ data[i]) & 0xff; //calculate PEC table address
 8001372:	89fb      	ldrh	r3, [r7, #14]
 8001374:	09db      	lsrs	r3, r3, #7
 8001376:	b29a      	uxth	r2, r3
 8001378:	7b7b      	ldrb	r3, [r7, #13]
 800137a:	6839      	ldr	r1, [r7, #0]
 800137c:	440b      	add	r3, r1
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	b29b      	uxth	r3, r3
 8001382:	4053      	eors	r3, r2
 8001384:	b29b      	uxth	r3, r3
 8001386:	b2db      	uxtb	r3, r3
 8001388:	817b      	strh	r3, [r7, #10]
    remainder = (remainder << 8) ^ crc15Table[addr];
 800138a:	89fb      	ldrh	r3, [r7, #14]
 800138c:	021b      	lsls	r3, r3, #8
 800138e:	b21a      	sxth	r2, r3
 8001390:	897b      	ldrh	r3, [r7, #10]
 8001392:	490b      	ldr	r1, [pc, #44]	; (80013c0 <pec15_calc+0x64>)
 8001394:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001398:	b21b      	sxth	r3, r3
 800139a:	4053      	eors	r3, r2
 800139c:	b21b      	sxth	r3, r3
 800139e:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 80013a0:	7b7b      	ldrb	r3, [r7, #13]
 80013a2:	3301      	adds	r3, #1
 80013a4:	737b      	strb	r3, [r7, #13]
 80013a6:	7b7a      	ldrb	r2, [r7, #13]
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	429a      	cmp	r2, r3
 80013ac:	d3e1      	bcc.n	8001372 <pec15_calc+0x16>

  }

  return (remainder * 2); //The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 80013ae:	89fb      	ldrh	r3, [r7, #14]
 80013b0:	005b      	lsls	r3, r3, #1
 80013b2:	b29b      	uxth	r3, r3
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	3714      	adds	r7, #20
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	08009af8 	.word	0x08009af8

080013c4 <LTC681x_wrcfg>:

/* Write the LTC681x CFGRA */
void LTC681x_wrcfg(uint8_t total_ic, //The number of ICs being written to
    cell_asic ic[]  // A two dimensional array of the configuration data that will be written
    ) {
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b0c4      	sub	sp, #272	; 0x110
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	4602      	mov	r2, r0
 80013cc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80013d0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80013d4:	6019      	str	r1, [r3, #0]
 80013d6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80013da:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 80013de:	701a      	strb	r2, [r3, #0]
  uint8_t cmd[2] = { 0x00, 0x01 };
 80013e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013e4:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
  uint8_t write_buffer[256];
  uint8_t write_count = 0;
 80013e8:	2300      	movs	r3, #0
 80013ea:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
  uint8_t c_ic = 0;
 80013ee:	2300      	movs	r3, #0
 80013f0:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e

  for (uint8_t current_ic = 0; current_ic < total_ic; current_ic++) {
 80013f4:	2300      	movs	r3, #0
 80013f6:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
 80013fa:	e048      	b.n	800148e <LTC681x_wrcfg+0xca>
    if (ic->isospi_reverse == false) {
 80013fc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001400:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d004      	beq.n	800141e <LTC681x_wrcfg+0x5a>
      c_ic = current_ic;
 8001414:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8001418:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
 800141c:	e00b      	b.n	8001436 <LTC681x_wrcfg+0x72>
    }
    else {
      c_ic = total_ic - current_ic - 1;
 800141e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001422:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8001426:	781a      	ldrb	r2, [r3, #0]
 8001428:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	b2db      	uxtb	r3, r3
 8001430:	3b01      	subs	r3, #1
 8001432:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
    }

    for (uint8_t data = 0; data < 6; data++) {
 8001436:	2300      	movs	r3, #0
 8001438:	f887 310c 	strb.w	r3, [r7, #268]	; 0x10c
 800143c:	e01e      	b.n	800147c <LTC681x_wrcfg+0xb8>
      write_buffer[write_count] = ic[c_ic].config.tx_data[data];
 800143e:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8001442:	22e8      	movs	r2, #232	; 0xe8
 8001444:	fb02 f303 	mul.w	r3, r2, r3
 8001448:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800144c:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8001450:	6812      	ldr	r2, [r2, #0]
 8001452:	18d1      	adds	r1, r2, r3
 8001454:	f897 210c 	ldrb.w	r2, [r7, #268]	; 0x10c
 8001458:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800145c:	5c89      	ldrb	r1, [r1, r2]
 800145e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001462:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8001466:	54d1      	strb	r1, [r2, r3]
      write_count++;
 8001468:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800146c:	3301      	adds	r3, #1
 800146e:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
    for (uint8_t data = 0; data < 6; data++) {
 8001472:	f897 310c 	ldrb.w	r3, [r7, #268]	; 0x10c
 8001476:	3301      	adds	r3, #1
 8001478:	f887 310c 	strb.w	r3, [r7, #268]	; 0x10c
 800147c:	f897 310c 	ldrb.w	r3, [r7, #268]	; 0x10c
 8001480:	2b05      	cmp	r3, #5
 8001482:	d9dc      	bls.n	800143e <LTC681x_wrcfg+0x7a>
  for (uint8_t current_ic = 0; current_ic < total_ic; current_ic++) {
 8001484:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8001488:	3301      	adds	r3, #1
 800148a:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
 800148e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001492:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8001496:	f897 210d 	ldrb.w	r2, [r7, #269]	; 0x10d
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	429a      	cmp	r2, r3
 800149e:	d3ad      	bcc.n	80013fc <LTC681x_wrcfg+0x38>
    }
  }
  write_68(total_ic, cmd, write_buffer);
 80014a0:	f107 0208 	add.w	r2, r7, #8
 80014a4:	f507 7184 	add.w	r1, r7, #264	; 0x108
 80014a8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80014ac:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff fec6 	bl	8001244 <write_68>
}
 80014b8:	bf00      	nop
 80014ba:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <LTC681x_adcv>:

/* Starts ADC conversion for cell voltage */
void LTC681x_adcv(uint8_t MD, //ADC Mode
    uint8_t DCP, //Discharge Permit
    uint8_t CH //Cell Channels to be measured
    ) {
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b084      	sub	sp, #16
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	4603      	mov	r3, r0
 80014ca:	71fb      	strb	r3, [r7, #7]
 80014cc:	460b      	mov	r3, r1
 80014ce:	71bb      	strb	r3, [r7, #6]
 80014d0:	4613      	mov	r3, r2
 80014d2:	717b      	strb	r3, [r7, #5]
  uint8_t cmd[2];
  uint8_t md_bits;

  md_bits = (MD & 0x02) >> 1;
 80014d4:	79fb      	ldrb	r3, [r7, #7]
 80014d6:	105b      	asrs	r3, r3, #1
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	f003 0301 	and.w	r3, r3, #1
 80014de:	73fb      	strb	r3, [r7, #15]
  cmd[0] = md_bits + 0x02;
 80014e0:	7bfb      	ldrb	r3, [r7, #15]
 80014e2:	3302      	adds	r3, #2
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	733b      	strb	r3, [r7, #12]
  md_bits = (MD & 0x01) << 7;
 80014e8:	79fb      	ldrb	r3, [r7, #7]
 80014ea:	01db      	lsls	r3, r3, #7
 80014ec:	73fb      	strb	r3, [r7, #15]
  cmd[1] = md_bits + 0x60 + (DCP << 4) + CH;
 80014ee:	79bb      	ldrb	r3, [r7, #6]
 80014f0:	011b      	lsls	r3, r3, #4
 80014f2:	b2da      	uxtb	r2, r3
 80014f4:	7bfb      	ldrb	r3, [r7, #15]
 80014f6:	4413      	add	r3, r2
 80014f8:	b2da      	uxtb	r2, r3
 80014fa:	797b      	ldrb	r3, [r7, #5]
 80014fc:	4413      	add	r3, r2
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	3360      	adds	r3, #96	; 0x60
 8001502:	b2db      	uxtb	r3, r3
 8001504:	737b      	strb	r3, [r7, #13]

  cmd_68(cmd);
 8001506:	f107 030c 	add.w	r3, r7, #12
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff fe70 	bl	80011f0 <cmd_68>
}
 8001510:	bf00      	nop
 8001512:	3710      	adds	r7, #16
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}

08001518 <LTC681x_adax>:

/* Start ADC Conversion for GPIO and Vref2  */
void LTC681x_adax(uint8_t MD, //ADC Mode
    uint8_t CHG //GPIO Channels to be measured
    ) {
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	4603      	mov	r3, r0
 8001520:	460a      	mov	r2, r1
 8001522:	71fb      	strb	r3, [r7, #7]
 8001524:	4613      	mov	r3, r2
 8001526:	71bb      	strb	r3, [r7, #6]
  uint8_t cmd[4];
  uint8_t md_bits;

  md_bits = (MD & 0x02) >> 1;
 8001528:	79fb      	ldrb	r3, [r7, #7]
 800152a:	105b      	asrs	r3, r3, #1
 800152c:	b2db      	uxtb	r3, r3
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	73fb      	strb	r3, [r7, #15]
  cmd[0] = md_bits + 0x04;
 8001534:	7bfb      	ldrb	r3, [r7, #15]
 8001536:	3304      	adds	r3, #4
 8001538:	b2db      	uxtb	r3, r3
 800153a:	723b      	strb	r3, [r7, #8]
  md_bits = (MD & 0x01) << 7;
 800153c:	79fb      	ldrb	r3, [r7, #7]
 800153e:	01db      	lsls	r3, r3, #7
 8001540:	73fb      	strb	r3, [r7, #15]
  cmd[1] = md_bits + 0x60 + CHG;
 8001542:	7bfa      	ldrb	r2, [r7, #15]
 8001544:	79bb      	ldrb	r3, [r7, #6]
 8001546:	4413      	add	r3, r2
 8001548:	b2db      	uxtb	r3, r3
 800154a:	3360      	adds	r3, #96	; 0x60
 800154c:	b2db      	uxtb	r3, r3
 800154e:	727b      	strb	r3, [r7, #9]

  cmd_68(cmd);
 8001550:	f107 0308 	add.w	r3, r7, #8
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff fe4b 	bl	80011f0 <cmd_68>
}
 800155a:	bf00      	nop
 800155c:	3710      	adds	r7, #16
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}

08001562 <LTC681x_rdcv>:
 and store the cell voltages in c_codes variable.
 */
uint8_t LTC681x_rdcv(uint8_t reg, // Controls which cell voltage register is read back.
    uint8_t total_ic, // The number of ICs in the system
    cell_asic *ic // Array of the parsed cell codes
    ) {
 8001562:	b5b0      	push	{r4, r5, r7, lr}
 8001564:	b088      	sub	sp, #32
 8001566:	af02      	add	r7, sp, #8
 8001568:	4603      	mov	r3, r0
 800156a:	603a      	str	r2, [r7, #0]
 800156c:	71fb      	strb	r3, [r7, #7]
 800156e:	460b      	mov	r3, r1
 8001570:	71bb      	strb	r3, [r7, #6]
  int8_t pec_error = 0;
 8001572:	2300      	movs	r3, #0
 8001574:	75fb      	strb	r3, [r7, #23]
  uint8_t *cell_data;
  uint8_t c_ic = 0;
 8001576:	2300      	movs	r3, #0
 8001578:	75bb      	strb	r3, [r7, #22]
  cell_data = (uint8_t*) malloc((NUM_RX_BYT * total_ic) * sizeof(uint8_t));
 800157a:	79bb      	ldrb	r3, [r7, #6]
 800157c:	00db      	lsls	r3, r3, #3
 800157e:	4618      	mov	r0, r3
 8001580:	f005 fb7e 	bl	8006c80 <malloc>
 8001584:	4603      	mov	r3, r0
 8001586:	60bb      	str	r3, [r7, #8]

  if (reg == 0) {
 8001588:	79fb      	ldrb	r3, [r7, #7]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d14b      	bne.n	8001626 <LTC681x_rdcv+0xc4>
    for (uint8_t cell_reg = 1; cell_reg < ic[0].ic_reg.num_cv_reg + 1; cell_reg++) //Executes once for each of the LTC681x cell voltage registers
 800158e:	2301      	movs	r3, #1
 8001590:	757b      	strb	r3, [r7, #21]
 8001592:	e041      	b.n	8001618 <LTC681x_rdcv+0xb6>
        {
      LTC681x_rdcv_reg(cell_reg, total_ic, cell_data);
 8001594:	79b9      	ldrb	r1, [r7, #6]
 8001596:	7d7b      	ldrb	r3, [r7, #21]
 8001598:	68ba      	ldr	r2, [r7, #8]
 800159a:	4618      	mov	r0, r3
 800159c:	f000 f93d 	bl	800181a <LTC681x_rdcv_reg>
      for (int current_ic = 0; current_ic < total_ic; current_ic++) {
 80015a0:	2300      	movs	r3, #0
 80015a2:	613b      	str	r3, [r7, #16]
 80015a4:	e031      	b.n	800160a <LTC681x_rdcv+0xa8>
        if (ic->isospi_reverse == false) {
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 80015ac:	f083 0301 	eor.w	r3, r3, #1
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d002      	beq.n	80015bc <LTC681x_rdcv+0x5a>
          c_ic = current_ic;
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	75bb      	strb	r3, [r7, #22]
 80015ba:	e006      	b.n	80015ca <LTC681x_rdcv+0x68>
        }
        else {
          c_ic = total_ic - current_ic - 1;
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	79ba      	ldrb	r2, [r7, #6]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	3b01      	subs	r3, #1
 80015c8:	75bb      	strb	r3, [r7, #22]
        }
        pec_error = pec_error
            + parse_cells(current_ic, cell_reg, cell_data, &ic[c_ic].cells.c_codes[0], &ic[c_ic].cells.pec_match[0]);
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	b2d8      	uxtb	r0, r3
 80015ce:	7dbb      	ldrb	r3, [r7, #22]
 80015d0:	22e8      	movs	r2, #232	; 0xe8
 80015d2:	fb02 f303 	mul.w	r3, r2, r3
 80015d6:	683a      	ldr	r2, [r7, #0]
 80015d8:	4413      	add	r3, r2
 80015da:	f103 041e 	add.w	r4, r3, #30
 80015de:	7dbb      	ldrb	r3, [r7, #22]
 80015e0:	22e8      	movs	r2, #232	; 0xe8
 80015e2:	fb02 f303 	mul.w	r3, r2, r3
 80015e6:	683a      	ldr	r2, [r7, #0]
 80015e8:	4413      	add	r3, r2
 80015ea:	3342      	adds	r3, #66	; 0x42
 80015ec:	7d79      	ldrb	r1, [r7, #21]
 80015ee:	9300      	str	r3, [sp, #0]
 80015f0:	4623      	mov	r3, r4
 80015f2:	68ba      	ldr	r2, [r7, #8]
 80015f4:	f000 f9c2 	bl	800197c <parse_cells>
 80015f8:	4603      	mov	r3, r0
 80015fa:	b2da      	uxtb	r2, r3
 80015fc:	7dfb      	ldrb	r3, [r7, #23]
 80015fe:	4413      	add	r3, r2
 8001600:	b2db      	uxtb	r3, r3
        pec_error = pec_error
 8001602:	75fb      	strb	r3, [r7, #23]
      for (int current_ic = 0; current_ic < total_ic; current_ic++) {
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	3301      	adds	r3, #1
 8001608:	613b      	str	r3, [r7, #16]
 800160a:	79bb      	ldrb	r3, [r7, #6]
 800160c:	693a      	ldr	r2, [r7, #16]
 800160e:	429a      	cmp	r2, r3
 8001610:	dbc9      	blt.n	80015a6 <LTC681x_rdcv+0x44>
    for (uint8_t cell_reg = 1; cell_reg < ic[0].ic_reg.num_cv_reg + 1; cell_reg++) //Executes once for each of the LTC681x cell voltage registers
 8001612:	7d7b      	ldrb	r3, [r7, #21]
 8001614:	3301      	adds	r3, #1
 8001616:	757b      	strb	r3, [r7, #21]
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 800161e:	7d7a      	ldrb	r2, [r7, #21]
 8001620:	429a      	cmp	r2, r3
 8001622:	d9b7      	bls.n	8001594 <LTC681x_rdcv+0x32>
 8001624:	e043      	b.n	80016ae <LTC681x_rdcv+0x14c>
      }
    }
  }

  else {
    LTC681x_rdcv_reg(reg, total_ic, cell_data);
 8001626:	79b9      	ldrb	r1, [r7, #6]
 8001628:	79fb      	ldrb	r3, [r7, #7]
 800162a:	68ba      	ldr	r2, [r7, #8]
 800162c:	4618      	mov	r0, r3
 800162e:	f000 f8f4 	bl	800181a <LTC681x_rdcv_reg>

    for (int current_ic = 0; current_ic < total_ic; current_ic++) {
 8001632:	2300      	movs	r3, #0
 8001634:	60fb      	str	r3, [r7, #12]
 8001636:	e036      	b.n	80016a6 <LTC681x_rdcv+0x144>
      if (ic->isospi_reverse == false) {
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 800163e:	f083 0301 	eor.w	r3, r3, #1
 8001642:	b2db      	uxtb	r3, r3
 8001644:	2b00      	cmp	r3, #0
 8001646:	d002      	beq.n	800164e <LTC681x_rdcv+0xec>
        c_ic = current_ic;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	75bb      	strb	r3, [r7, #22]
 800164c:	e006      	b.n	800165c <LTC681x_rdcv+0xfa>
      }
      else {
        c_ic = total_ic - current_ic - 1;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	b2db      	uxtb	r3, r3
 8001652:	79ba      	ldrb	r2, [r7, #6]
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	b2db      	uxtb	r3, r3
 8001658:	3b01      	subs	r3, #1
 800165a:	75bb      	strb	r3, [r7, #22]
      }
      pec_error = pec_error
          + parse_cells(current_ic, reg, &cell_data[8 * c_ic], &ic[c_ic].cells.c_codes[0],
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	b2d8      	uxtb	r0, r3
 8001660:	7dbb      	ldrb	r3, [r7, #22]
 8001662:	00db      	lsls	r3, r3, #3
 8001664:	461a      	mov	r2, r3
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	189c      	adds	r4, r3, r2
 800166a:	7dbb      	ldrb	r3, [r7, #22]
 800166c:	22e8      	movs	r2, #232	; 0xe8
 800166e:	fb02 f303 	mul.w	r3, r2, r3
 8001672:	683a      	ldr	r2, [r7, #0]
 8001674:	4413      	add	r3, r2
 8001676:	f103 051e 	add.w	r5, r3, #30
              &ic[c_ic].cells.pec_match[0]);
 800167a:	7dbb      	ldrb	r3, [r7, #22]
 800167c:	22e8      	movs	r2, #232	; 0xe8
 800167e:	fb02 f303 	mul.w	r3, r2, r3
 8001682:	683a      	ldr	r2, [r7, #0]
 8001684:	4413      	add	r3, r2
          + parse_cells(current_ic, reg, &cell_data[8 * c_ic], &ic[c_ic].cells.c_codes[0],
 8001686:	3342      	adds	r3, #66	; 0x42
 8001688:	79f9      	ldrb	r1, [r7, #7]
 800168a:	9300      	str	r3, [sp, #0]
 800168c:	462b      	mov	r3, r5
 800168e:	4622      	mov	r2, r4
 8001690:	f000 f974 	bl	800197c <parse_cells>
 8001694:	4603      	mov	r3, r0
 8001696:	b2da      	uxtb	r2, r3
 8001698:	7dfb      	ldrb	r3, [r7, #23]
 800169a:	4413      	add	r3, r2
 800169c:	b2db      	uxtb	r3, r3
      pec_error = pec_error
 800169e:	75fb      	strb	r3, [r7, #23]
    for (int current_ic = 0; current_ic < total_ic; current_ic++) {
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	3301      	adds	r3, #1
 80016a4:	60fb      	str	r3, [r7, #12]
 80016a6:	79bb      	ldrb	r3, [r7, #6]
 80016a8:	68fa      	ldr	r2, [r7, #12]
 80016aa:	429a      	cmp	r2, r3
 80016ac:	dbc4      	blt.n	8001638 <LTC681x_rdcv+0xd6>
    }
  }
  LTC681x_check_pec(total_ic, CELL, ic);
 80016ae:	79bb      	ldrb	r3, [r7, #6]
 80016b0:	683a      	ldr	r2, [r7, #0]
 80016b2:	2101      	movs	r1, #1
 80016b4:	4618      	mov	r0, r3
 80016b6:	f000 fa17 	bl	8001ae8 <LTC681x_check_pec>
  free(cell_data);
 80016ba:	68b8      	ldr	r0, [r7, #8]
 80016bc:	f005 fae8 	bl	8006c90 <free>

  return (pec_error);
 80016c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3718      	adds	r7, #24
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bdb0      	pop	{r4, r5, r7, pc}

080016ca <LTC681x_rdaux>:
 and store the gpio voltages in a_codes variable.
 */
int8_t LTC681x_rdaux(uint8_t reg, //Determines which GPIO voltage register is read back.
    uint8_t total_ic, //The number of ICs in the system
    cell_asic *ic //A two dimensional array of the gpio voltage codes.
    ) {
 80016ca:	b590      	push	{r4, r7, lr}
 80016cc:	b089      	sub	sp, #36	; 0x24
 80016ce:	af02      	add	r7, sp, #8
 80016d0:	4603      	mov	r3, r0
 80016d2:	603a      	str	r2, [r7, #0]
 80016d4:	71fb      	strb	r3, [r7, #7]
 80016d6:	460b      	mov	r3, r1
 80016d8:	71bb      	strb	r3, [r7, #6]
  uint8_t *data;
  int8_t pec_error = 0;
 80016da:	2300      	movs	r3, #0
 80016dc:	75fb      	strb	r3, [r7, #23]
  uint8_t c_ic = 0;
 80016de:	2300      	movs	r3, #0
 80016e0:	75bb      	strb	r3, [r7, #22]
  data = (uint8_t*) malloc((NUM_RX_BYT * total_ic) * sizeof(uint8_t));
 80016e2:	79bb      	ldrb	r3, [r7, #6]
 80016e4:	00db      	lsls	r3, r3, #3
 80016e6:	4618      	mov	r0, r3
 80016e8:	f005 faca 	bl	8006c80 <malloc>
 80016ec:	4603      	mov	r3, r0
 80016ee:	60bb      	str	r3, [r7, #8]

  if (reg == 0) {
 80016f0:	79fb      	ldrb	r3, [r7, #7]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d147      	bne.n	8001786 <LTC681x_rdaux+0xbc>
    for (uint8_t gpio_reg = 1; gpio_reg < ic[0].ic_reg.num_gpio_reg + 1; gpio_reg++) //Executes once for each of the LTC681x aux voltage registers
 80016f6:	2301      	movs	r3, #1
 80016f8:	757b      	strb	r3, [r7, #21]
 80016fa:	e03d      	b.n	8001778 <LTC681x_rdaux+0xae>
        {
      LTC681x_rdaux_reg(gpio_reg, total_ic, data);         //Reads the raw auxiliary register data into the data[] array
 80016fc:	79b9      	ldrb	r1, [r7, #6]
 80016fe:	7d7b      	ldrb	r3, [r7, #21]
 8001700:	68ba      	ldr	r2, [r7, #8]
 8001702:	4618      	mov	r0, r3
 8001704:	f000 f8e7 	bl	80018d6 <LTC681x_rdaux_reg>
      for (int current_ic = 0; current_ic < total_ic; current_ic++) {
 8001708:	2300      	movs	r3, #0
 800170a:	613b      	str	r3, [r7, #16]
 800170c:	e02d      	b.n	800176a <LTC681x_rdaux+0xa0>
        if (ic->isospi_reverse == false) {
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 8001714:	f083 0301 	eor.w	r3, r3, #1
 8001718:	b2db      	uxtb	r3, r3
 800171a:	2b00      	cmp	r3, #0
 800171c:	d002      	beq.n	8001724 <LTC681x_rdaux+0x5a>
          c_ic = current_ic;
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	75bb      	strb	r3, [r7, #22]
 8001722:	e006      	b.n	8001732 <LTC681x_rdaux+0x68>
        }
        else {
          c_ic = total_ic - current_ic - 1;
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	b2db      	uxtb	r3, r3
 8001728:	79ba      	ldrb	r2, [r7, #6]
 800172a:	1ad3      	subs	r3, r2, r3
 800172c:	b2db      	uxtb	r3, r3
 800172e:	3b01      	subs	r3, #1
 8001730:	75bb      	strb	r3, [r7, #22]
        }
        pec_error = parse_cells(current_ic, gpio_reg, data, &ic[c_ic].aux.a_codes[0], &ic[c_ic].aux.pec_match[0]);
 8001732:	693b      	ldr	r3, [r7, #16]
 8001734:	b2d8      	uxtb	r0, r3
 8001736:	7dbb      	ldrb	r3, [r7, #22]
 8001738:	22e8      	movs	r2, #232	; 0xe8
 800173a:	fb02 f303 	mul.w	r3, r2, r3
 800173e:	683a      	ldr	r2, [r7, #0]
 8001740:	4413      	add	r3, r2
 8001742:	f103 0448 	add.w	r4, r3, #72	; 0x48
 8001746:	7dbb      	ldrb	r3, [r7, #22]
 8001748:	22e8      	movs	r2, #232	; 0xe8
 800174a:	fb02 f303 	mul.w	r3, r2, r3
 800174e:	683a      	ldr	r2, [r7, #0]
 8001750:	4413      	add	r3, r2
 8001752:	335a      	adds	r3, #90	; 0x5a
 8001754:	7d79      	ldrb	r1, [r7, #21]
 8001756:	9300      	str	r3, [sp, #0]
 8001758:	4623      	mov	r3, r4
 800175a:	68ba      	ldr	r2, [r7, #8]
 800175c:	f000 f90e 	bl	800197c <parse_cells>
 8001760:	4603      	mov	r3, r0
 8001762:	75fb      	strb	r3, [r7, #23]
      for (int current_ic = 0; current_ic < total_ic; current_ic++) {
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	3301      	adds	r3, #1
 8001768:	613b      	str	r3, [r7, #16]
 800176a:	79bb      	ldrb	r3, [r7, #6]
 800176c:	693a      	ldr	r2, [r7, #16]
 800176e:	429a      	cmp	r2, r3
 8001770:	dbcd      	blt.n	800170e <LTC681x_rdaux+0x44>
    for (uint8_t gpio_reg = 1; gpio_reg < ic[0].ic_reg.num_gpio_reg + 1; gpio_reg++) //Executes once for each of the LTC681x aux voltage registers
 8001772:	7d7b      	ldrb	r3, [r7, #21]
 8001774:	3301      	adds	r3, #1
 8001776:	757b      	strb	r3, [r7, #21]
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 800177e:	7d7a      	ldrb	r2, [r7, #21]
 8001780:	429a      	cmp	r2, r3
 8001782:	d9bb      	bls.n	80016fc <LTC681x_rdaux+0x32>
 8001784:	e03a      	b.n	80017fc <LTC681x_rdaux+0x132>
      }
    }
  }
  else {
    LTC681x_rdaux_reg(reg, total_ic, data);
 8001786:	79b9      	ldrb	r1, [r7, #6]
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	68ba      	ldr	r2, [r7, #8]
 800178c:	4618      	mov	r0, r3
 800178e:	f000 f8a2 	bl	80018d6 <LTC681x_rdaux_reg>

    for (int current_ic = 0; current_ic < total_ic; current_ic++) {
 8001792:	2300      	movs	r3, #0
 8001794:	60fb      	str	r3, [r7, #12]
 8001796:	e02d      	b.n	80017f4 <LTC681x_rdaux+0x12a>
      if (ic->isospi_reverse == false) {
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 800179e:	f083 0301 	eor.w	r3, r3, #1
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d002      	beq.n	80017ae <LTC681x_rdaux+0xe4>
        c_ic = current_ic;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	75bb      	strb	r3, [r7, #22]
 80017ac:	e006      	b.n	80017bc <LTC681x_rdaux+0xf2>
      }
      else {
        c_ic = total_ic - current_ic - 1;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	79ba      	ldrb	r2, [r7, #6]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	3b01      	subs	r3, #1
 80017ba:	75bb      	strb	r3, [r7, #22]
      }
      pec_error = parse_cells(current_ic, reg, data, &ic[c_ic].aux.a_codes[0], &ic[c_ic].aux.pec_match[0]);
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	b2d8      	uxtb	r0, r3
 80017c0:	7dbb      	ldrb	r3, [r7, #22]
 80017c2:	22e8      	movs	r2, #232	; 0xe8
 80017c4:	fb02 f303 	mul.w	r3, r2, r3
 80017c8:	683a      	ldr	r2, [r7, #0]
 80017ca:	4413      	add	r3, r2
 80017cc:	f103 0448 	add.w	r4, r3, #72	; 0x48
 80017d0:	7dbb      	ldrb	r3, [r7, #22]
 80017d2:	22e8      	movs	r2, #232	; 0xe8
 80017d4:	fb02 f303 	mul.w	r3, r2, r3
 80017d8:	683a      	ldr	r2, [r7, #0]
 80017da:	4413      	add	r3, r2
 80017dc:	335a      	adds	r3, #90	; 0x5a
 80017de:	79f9      	ldrb	r1, [r7, #7]
 80017e0:	9300      	str	r3, [sp, #0]
 80017e2:	4623      	mov	r3, r4
 80017e4:	68ba      	ldr	r2, [r7, #8]
 80017e6:	f000 f8c9 	bl	800197c <parse_cells>
 80017ea:	4603      	mov	r3, r0
 80017ec:	75fb      	strb	r3, [r7, #23]
    for (int current_ic = 0; current_ic < total_ic; current_ic++) {
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	3301      	adds	r3, #1
 80017f2:	60fb      	str	r3, [r7, #12]
 80017f4:	79bb      	ldrb	r3, [r7, #6]
 80017f6:	68fa      	ldr	r2, [r7, #12]
 80017f8:	429a      	cmp	r2, r3
 80017fa:	dbcd      	blt.n	8001798 <LTC681x_rdaux+0xce>
    }
  }
  LTC681x_check_pec(total_ic, AUX, ic);
 80017fc:	79bb      	ldrb	r3, [r7, #6]
 80017fe:	683a      	ldr	r2, [r7, #0]
 8001800:	2102      	movs	r1, #2
 8001802:	4618      	mov	r0, r3
 8001804:	f000 f970 	bl	8001ae8 <LTC681x_check_pec>
  free(data);
 8001808:	68b8      	ldr	r0, [r7, #8]
 800180a:	f005 fa41 	bl	8006c90 <free>

  return (pec_error);
 800180e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001812:	4618      	mov	r0, r3
 8001814:	371c      	adds	r7, #28
 8001816:	46bd      	mov	sp, r7
 8001818:	bd90      	pop	{r4, r7, pc}

0800181a <LTC681x_rdcv_reg>:

/* Writes the command and reads the raw cell voltage register data */
void LTC681x_rdcv_reg(uint8_t reg, //Determines which cell voltage register is read back
    uint8_t total_ic, //the number of ICs in the
    uint8_t *data //An array of the unparsed cell codes
    ) {
 800181a:	b580      	push	{r7, lr}
 800181c:	b084      	sub	sp, #16
 800181e:	af00      	add	r7, sp, #0
 8001820:	4603      	mov	r3, r0
 8001822:	603a      	str	r2, [r7, #0]
 8001824:	71fb      	strb	r3, [r7, #7]
 8001826:	460b      	mov	r3, r1
 8001828:	71bb      	strb	r3, [r7, #6]
  const uint8_t REG_LEN = 8; //Number of bytes in each ICs register + 2 bytes for the PEC
 800182a:	2308      	movs	r3, #8
 800182c:	73fb      	strb	r3, [r7, #15]
  uint8_t cmd[4];
  uint16_t cmd_pec;

  if (reg == 1)     //1: RDCVA
 800182e:	79fb      	ldrb	r3, [r7, #7]
 8001830:	2b01      	cmp	r3, #1
 8001832:	d104      	bne.n	800183e <LTC681x_rdcv_reg+0x24>
      {
    cmd[1] = 0x04;
 8001834:	2304      	movs	r3, #4
 8001836:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 8001838:	2300      	movs	r3, #0
 800183a:	723b      	strb	r3, [r7, #8]
 800183c:	e026      	b.n	800188c <LTC681x_rdcv_reg+0x72>
  }
  else if (reg == 2) //2: RDCVB
 800183e:	79fb      	ldrb	r3, [r7, #7]
 8001840:	2b02      	cmp	r3, #2
 8001842:	d104      	bne.n	800184e <LTC681x_rdcv_reg+0x34>
      {
    cmd[1] = 0x06;
 8001844:	2306      	movs	r3, #6
 8001846:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 8001848:	2300      	movs	r3, #0
 800184a:	723b      	strb	r3, [r7, #8]
 800184c:	e01e      	b.n	800188c <LTC681x_rdcv_reg+0x72>
  }
  else if (reg == 3) //3: RDCVC
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	2b03      	cmp	r3, #3
 8001852:	d104      	bne.n	800185e <LTC681x_rdcv_reg+0x44>
      {
    cmd[1] = 0x08;
 8001854:	2308      	movs	r3, #8
 8001856:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 8001858:	2300      	movs	r3, #0
 800185a:	723b      	strb	r3, [r7, #8]
 800185c:	e016      	b.n	800188c <LTC681x_rdcv_reg+0x72>
  }
  else if (reg == 4) //4: RDCVD
 800185e:	79fb      	ldrb	r3, [r7, #7]
 8001860:	2b04      	cmp	r3, #4
 8001862:	d104      	bne.n	800186e <LTC681x_rdcv_reg+0x54>
      {
    cmd[1] = 0x0A;
 8001864:	230a      	movs	r3, #10
 8001866:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 8001868:	2300      	movs	r3, #0
 800186a:	723b      	strb	r3, [r7, #8]
 800186c:	e00e      	b.n	800188c <LTC681x_rdcv_reg+0x72>
  }
  else if (reg == 5) //4: RDCVE
 800186e:	79fb      	ldrb	r3, [r7, #7]
 8001870:	2b05      	cmp	r3, #5
 8001872:	d104      	bne.n	800187e <LTC681x_rdcv_reg+0x64>
      {
    cmd[1] = 0x09;
 8001874:	2309      	movs	r3, #9
 8001876:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 8001878:	2300      	movs	r3, #0
 800187a:	723b      	strb	r3, [r7, #8]
 800187c:	e006      	b.n	800188c <LTC681x_rdcv_reg+0x72>
  }
  else if (reg == 6) //4: RDCVF
 800187e:	79fb      	ldrb	r3, [r7, #7]
 8001880:	2b06      	cmp	r3, #6
 8001882:	d103      	bne.n	800188c <LTC681x_rdcv_reg+0x72>
      {
    cmd[1] = 0x0B;
 8001884:	230b      	movs	r3, #11
 8001886:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 8001888:	2300      	movs	r3, #0
 800188a:	723b      	strb	r3, [r7, #8]
  }

  cmd_pec = pec15_calc(2, cmd);
 800188c:	f107 0308 	add.w	r3, r7, #8
 8001890:	4619      	mov	r1, r3
 8001892:	2002      	movs	r0, #2
 8001894:	f7ff fd62 	bl	800135c <pec15_calc>
 8001898:	4603      	mov	r3, r0
 800189a:	81bb      	strh	r3, [r7, #12]
  cmd[2] = (uint8_t) (cmd_pec >> 8);
 800189c:	89bb      	ldrh	r3, [r7, #12]
 800189e:	0a1b      	lsrs	r3, r3, #8
 80018a0:	b29b      	uxth	r3, r3
 80018a2:	b2db      	uxtb	r3, r3
 80018a4:	72bb      	strb	r3, [r7, #10]
  cmd[3] = (uint8_t) (cmd_pec);
 80018a6:	89bb      	ldrh	r3, [r7, #12]
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	72fb      	strb	r3, [r7, #11]

  cs_low(CS_PIN);
 80018ac:	200a      	movs	r0, #10
 80018ae:	f000 fda9 	bl	8002404 <cs_low>
  spi_write_read(cmd, 4, data, (REG_LEN * total_ic));
 80018b2:	7bfa      	ldrb	r2, [r7, #15]
 80018b4:	79bb      	ldrb	r3, [r7, #6]
 80018b6:	fb12 f303 	smulbb	r3, r2, r3
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	f107 0008 	add.w	r0, r7, #8
 80018c0:	683a      	ldr	r2, [r7, #0]
 80018c2:	2104      	movs	r1, #4
 80018c4:	f000 fdde 	bl	8002484 <spi_write_read>
  cs_high(CS_PIN);
 80018c8:	200a      	movs	r0, #10
 80018ca:	f000 fdab 	bl	8002424 <cs_high>
}
 80018ce:	bf00      	nop
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <LTC681x_rdaux_reg>:
 the LTC681x_rdaux() command.
 */
void LTC681x_rdaux_reg(uint8_t reg, //Determines which GPIO voltage register is read back
    uint8_t total_ic, //The number of ICs in the system
    uint8_t *data //Array of the unparsed auxiliary codes
    ) {
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b084      	sub	sp, #16
 80018da:	af00      	add	r7, sp, #0
 80018dc:	4603      	mov	r3, r0
 80018de:	603a      	str	r2, [r7, #0]
 80018e0:	71fb      	strb	r3, [r7, #7]
 80018e2:	460b      	mov	r3, r1
 80018e4:	71bb      	strb	r3, [r7, #6]
  const uint8_t REG_LEN = 8; // Number of bytes in the register + 2 bytes for the PEC
 80018e6:	2308      	movs	r3, #8
 80018e8:	73fb      	strb	r3, [r7, #15]
  uint8_t cmd[4];
  uint16_t cmd_pec;

  if (reg == 1)     //Read back auxiliary group A
 80018ea:	79fb      	ldrb	r3, [r7, #7]
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d104      	bne.n	80018fa <LTC681x_rdaux_reg+0x24>
      {
    cmd[1] = 0x0C;
 80018f0:	230c      	movs	r3, #12
 80018f2:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 80018f4:	2300      	movs	r3, #0
 80018f6:	723b      	strb	r3, [r7, #8]
 80018f8:	e01b      	b.n	8001932 <LTC681x_rdaux_reg+0x5c>
  }
  else if (reg == 2)  //Read back auxiliary group B
 80018fa:	79fb      	ldrb	r3, [r7, #7]
 80018fc:	2b02      	cmp	r3, #2
 80018fe:	d104      	bne.n	800190a <LTC681x_rdaux_reg+0x34>
      {
    cmd[1] = 0x0E;
 8001900:	230e      	movs	r3, #14
 8001902:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 8001904:	2300      	movs	r3, #0
 8001906:	723b      	strb	r3, [r7, #8]
 8001908:	e013      	b.n	8001932 <LTC681x_rdaux_reg+0x5c>
  }
  else if (reg == 3)  //Read back auxiliary group C
 800190a:	79fb      	ldrb	r3, [r7, #7]
 800190c:	2b03      	cmp	r3, #3
 800190e:	d104      	bne.n	800191a <LTC681x_rdaux_reg+0x44>
      {
    cmd[1] = 0x0D;
 8001910:	230d      	movs	r3, #13
 8001912:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 8001914:	2300      	movs	r3, #0
 8001916:	723b      	strb	r3, [r7, #8]
 8001918:	e00b      	b.n	8001932 <LTC681x_rdaux_reg+0x5c>
  }
  else if (reg == 4)  //Read back auxiliary group D
 800191a:	79fb      	ldrb	r3, [r7, #7]
 800191c:	2b04      	cmp	r3, #4
 800191e:	d104      	bne.n	800192a <LTC681x_rdaux_reg+0x54>
      {
    cmd[1] = 0x0F;
 8001920:	230f      	movs	r3, #15
 8001922:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 8001924:	2300      	movs	r3, #0
 8001926:	723b      	strb	r3, [r7, #8]
 8001928:	e003      	b.n	8001932 <LTC681x_rdaux_reg+0x5c>
  }
  else          //Read back auxiliary group A
  {
    cmd[1] = 0x0C;
 800192a:	230c      	movs	r3, #12
 800192c:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 800192e:	2300      	movs	r3, #0
 8001930:	723b      	strb	r3, [r7, #8]
  }

  cmd_pec = pec15_calc(2, cmd);
 8001932:	f107 0308 	add.w	r3, r7, #8
 8001936:	4619      	mov	r1, r3
 8001938:	2002      	movs	r0, #2
 800193a:	f7ff fd0f 	bl	800135c <pec15_calc>
 800193e:	4603      	mov	r3, r0
 8001940:	81bb      	strh	r3, [r7, #12]
  cmd[2] = (uint8_t) (cmd_pec >> 8);
 8001942:	89bb      	ldrh	r3, [r7, #12]
 8001944:	0a1b      	lsrs	r3, r3, #8
 8001946:	b29b      	uxth	r3, r3
 8001948:	b2db      	uxtb	r3, r3
 800194a:	72bb      	strb	r3, [r7, #10]
  cmd[3] = (uint8_t) (cmd_pec);
 800194c:	89bb      	ldrh	r3, [r7, #12]
 800194e:	b2db      	uxtb	r3, r3
 8001950:	72fb      	strb	r3, [r7, #11]

  cs_low(CS_PIN);
 8001952:	200a      	movs	r0, #10
 8001954:	f000 fd56 	bl	8002404 <cs_low>
  spi_write_read(cmd, 4, data, (REG_LEN * total_ic));
 8001958:	7bfa      	ldrb	r2, [r7, #15]
 800195a:	79bb      	ldrb	r3, [r7, #6]
 800195c:	fb12 f303 	smulbb	r3, r2, r3
 8001960:	b2db      	uxtb	r3, r3
 8001962:	f107 0008 	add.w	r0, r7, #8
 8001966:	683a      	ldr	r2, [r7, #0]
 8001968:	2104      	movs	r1, #4
 800196a:	f000 fd8b 	bl	8002484 <spi_write_read>
  cs_high(CS_PIN);
 800196e:	200a      	movs	r0, #10
 8001970:	f000 fd58 	bl	8002424 <cs_high>
}
 8001974:	bf00      	nop
 8001976:	3710      	adds	r7, #16
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}

0800197c <parse_cells>:
int8_t parse_cells(uint8_t current_ic, // Current IC
    uint8_t cell_reg,  // Type of register
    uint8_t cell_data[], // Unparsed data
    uint16_t *cell_codes, // Parsed data
    uint8_t *ic_pec // PEC error
    ) {
 800197c:	b580      	push	{r7, lr}
 800197e:	b088      	sub	sp, #32
 8001980:	af00      	add	r7, sp, #0
 8001982:	60ba      	str	r2, [r7, #8]
 8001984:	607b      	str	r3, [r7, #4]
 8001986:	4603      	mov	r3, r0
 8001988:	73fb      	strb	r3, [r7, #15]
 800198a:	460b      	mov	r3, r1
 800198c:	73bb      	strb	r3, [r7, #14]
  const uint8_t BYT_IN_REG = 6;
 800198e:	2306      	movs	r3, #6
 8001990:	773b      	strb	r3, [r7, #28]
  const uint8_t CELL_IN_REG = 3;
 8001992:	2303      	movs	r3, #3
 8001994:	76fb      	strb	r3, [r7, #27]
  int8_t pec_error = 0;
 8001996:	2300      	movs	r3, #0
 8001998:	77fb      	strb	r3, [r7, #31]
  uint16_t parsed_cell;
  uint16_t received_pec;
  uint16_t data_pec;
  uint8_t data_counter = current_ic * NUM_RX_BYT; //data counter
 800199a:	7bfb      	ldrb	r3, [r7, #15]
 800199c:	00db      	lsls	r3, r3, #3
 800199e:	77bb      	strb	r3, [r7, #30]

  for (uint8_t current_cell = 0; current_cell < CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 80019a0:	2300      	movs	r3, #0
 80019a2:	777b      	strb	r3, [r7, #29]
 80019a4:	e020      	b.n	80019e8 <parse_cells+0x6c>
      {																		// loops once for each of the 3 codes in the register

    parsed_cell = cell_data[data_counter] + (cell_data[data_counter + 1] << 8);	//Each code is received as two bytes and is combined to
 80019a6:	7fbb      	ldrb	r3, [r7, #30]
 80019a8:	68ba      	ldr	r2, [r7, #8]
 80019aa:	4413      	add	r3, r2
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	b29a      	uxth	r2, r3
 80019b0:	7fbb      	ldrb	r3, [r7, #30]
 80019b2:	3301      	adds	r3, #1
 80019b4:	68b9      	ldr	r1, [r7, #8]
 80019b6:	440b      	add	r3, r1
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	021b      	lsls	r3, r3, #8
 80019be:	b29b      	uxth	r3, r3
 80019c0:	4413      	add	r3, r2
 80019c2:	82bb      	strh	r3, [r7, #20]
    // create the parsed code
    cell_codes[current_cell + ((cell_reg - 1) * CELL_IN_REG)] = parsed_cell;
 80019c4:	7f7a      	ldrb	r2, [r7, #29]
 80019c6:	7bbb      	ldrb	r3, [r7, #14]
 80019c8:	3b01      	subs	r3, #1
 80019ca:	7ef9      	ldrb	r1, [r7, #27]
 80019cc:	fb01 f303 	mul.w	r3, r1, r3
 80019d0:	4413      	add	r3, r2
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	687a      	ldr	r2, [r7, #4]
 80019d6:	4413      	add	r3, r2
 80019d8:	8aba      	ldrh	r2, [r7, #20]
 80019da:	801a      	strh	r2, [r3, #0]

    data_counter = data_counter + 2;                       //Because the codes are two bytes, the data counter
 80019dc:	7fbb      	ldrb	r3, [r7, #30]
 80019de:	3302      	adds	r3, #2
 80019e0:	77bb      	strb	r3, [r7, #30]
  for (uint8_t current_cell = 0; current_cell < CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 80019e2:	7f7b      	ldrb	r3, [r7, #29]
 80019e4:	3301      	adds	r3, #1
 80019e6:	777b      	strb	r3, [r7, #29]
 80019e8:	7f7a      	ldrb	r2, [r7, #29]
 80019ea:	7efb      	ldrb	r3, [r7, #27]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d3da      	bcc.n	80019a6 <parse_cells+0x2a>
    //must increment by two for each parsed code
  }
  received_pec = (cell_data[data_counter] << 8) | cell_data[data_counter + 1]; //The received PEC for the current_ic is transmitted as the 7th and 8th
 80019f0:	7fbb      	ldrb	r3, [r7, #30]
 80019f2:	68ba      	ldr	r2, [r7, #8]
 80019f4:	4413      	add	r3, r2
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	021b      	lsls	r3, r3, #8
 80019fa:	b21a      	sxth	r2, r3
 80019fc:	7fbb      	ldrb	r3, [r7, #30]
 80019fe:	3301      	adds	r3, #1
 8001a00:	68b9      	ldr	r1, [r7, #8]
 8001a02:	440b      	add	r3, r1
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	b21b      	sxth	r3, r3
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	b21b      	sxth	r3, r3
 8001a0c:	833b      	strh	r3, [r7, #24]
  //after the 6 cell voltage data bytes
  data_pec = pec15_calc(BYT_IN_REG, &cell_data[(current_ic) * NUM_RX_BYT]);
 8001a0e:	7bfb      	ldrb	r3, [r7, #15]
 8001a10:	00db      	lsls	r3, r3, #3
 8001a12:	461a      	mov	r2, r3
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	441a      	add	r2, r3
 8001a18:	7f3b      	ldrb	r3, [r7, #28]
 8001a1a:	4611      	mov	r1, r2
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7ff fc9d 	bl	800135c <pec15_calc>
 8001a22:	4603      	mov	r3, r0
 8001a24:	82fb      	strh	r3, [r7, #22]

  if (received_pec != data_pec) {
 8001a26:	8b3a      	ldrh	r2, [r7, #24]
 8001a28:	8afb      	ldrh	r3, [r7, #22]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d008      	beq.n	8001a40 <parse_cells+0xc4>
    pec_error = 1;                             //The pec_error variable is simply set negative if any PEC errors
 8001a2e:	2301      	movs	r3, #1
 8001a30:	77fb      	strb	r3, [r7, #31]
    ic_pec[cell_reg - 1] = 1;
 8001a32:	7bbb      	ldrb	r3, [r7, #14]
 8001a34:	3b01      	subs	r3, #1
 8001a36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a38:	4413      	add	r3, r2
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	701a      	strb	r2, [r3, #0]
 8001a3e:	e005      	b.n	8001a4c <parse_cells+0xd0>
  }
  else {
    ic_pec[cell_reg - 1] = 0;
 8001a40:	7bbb      	ldrb	r3, [r7, #14]
 8001a42:	3b01      	subs	r3, #1
 8001a44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a46:	4413      	add	r3, r2
 8001a48:	2200      	movs	r2, #0
 8001a4a:	701a      	strb	r2, [r3, #0]
  }
  data_counter = data_counter + 2;
 8001a4c:	7fbb      	ldrb	r3, [r7, #30]
 8001a4e:	3302      	adds	r3, #2
 8001a50:	77bb      	strb	r3, [r7, #30]

  return (pec_error);
 8001a52:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3720      	adds	r7, #32
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
	...

08001a60 <LTC681x_pollAdc>:

  return (adc_state);
}

/* This function will block operation until the ADC has finished it's conversion */
uint32_t LTC681x_pollAdc() {
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
  uint32_t counter = 0;
 8001a66:	2300      	movs	r3, #0
 8001a68:	60fb      	str	r3, [r7, #12]
  uint8_t finished = 0;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	72fb      	strb	r3, [r7, #11]
  uint8_t current_time = 0;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	72bb      	strb	r3, [r7, #10]
  uint8_t cmd[4];
  uint16_t cmd_pec;

  cmd[0] = 0x07;
 8001a72:	2307      	movs	r3, #7
 8001a74:	713b      	strb	r3, [r7, #4]
  cmd[1] = 0x14;
 8001a76:	2314      	movs	r3, #20
 8001a78:	717b      	strb	r3, [r7, #5]
  cmd_pec = pec15_calc(2, cmd);
 8001a7a:	1d3b      	adds	r3, r7, #4
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	2002      	movs	r0, #2
 8001a80:	f7ff fc6c 	bl	800135c <pec15_calc>
 8001a84:	4603      	mov	r3, r0
 8001a86:	813b      	strh	r3, [r7, #8]
  cmd[2] = (uint8_t) (cmd_pec >> 8);
 8001a88:	893b      	ldrh	r3, [r7, #8]
 8001a8a:	0a1b      	lsrs	r3, r3, #8
 8001a8c:	b29b      	uxth	r3, r3
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	71bb      	strb	r3, [r7, #6]
  cmd[3] = (uint8_t) (cmd_pec);
 8001a92:	893b      	ldrh	r3, [r7, #8]
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	71fb      	strb	r3, [r7, #7]

  cs_low(CS_PIN);
 8001a98:	200a      	movs	r0, #10
 8001a9a:	f000 fcb3 	bl	8002404 <cs_low>
  spi_write_array(4, cmd);
 8001a9e:	1d3b      	adds	r3, r7, #4
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	2004      	movs	r0, #4
 8001aa4:	f000 fcda 	bl	800245c <spi_write_array>
  while ((counter < 200000) && (finished == 0)) {
 8001aa8:	e00d      	b.n	8001ac6 <LTC681x_pollAdc+0x66>
    current_time = spi_read_byte(0xff);
 8001aaa:	20ff      	movs	r0, #255	; 0xff
 8001aac:	f000 fd08 	bl	80024c0 <spi_read_byte>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	72bb      	strb	r3, [r7, #10]
    if (current_time > 0) {
 8001ab4:	7abb      	ldrb	r3, [r7, #10]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d002      	beq.n	8001ac0 <LTC681x_pollAdc+0x60>
      finished = 1;
 8001aba:	2301      	movs	r3, #1
 8001abc:	72fb      	strb	r3, [r7, #11]
 8001abe:	e002      	b.n	8001ac6 <LTC681x_pollAdc+0x66>
    }
    else {
      counter = counter + 10;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	330a      	adds	r3, #10
 8001ac4:	60fb      	str	r3, [r7, #12]
  while ((counter < 200000) && (finished == 0)) {
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	4a06      	ldr	r2, [pc, #24]	; (8001ae4 <LTC681x_pollAdc+0x84>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d802      	bhi.n	8001ad4 <LTC681x_pollAdc+0x74>
 8001ace:	7afb      	ldrb	r3, [r7, #11]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d0ea      	beq.n	8001aaa <LTC681x_pollAdc+0x4a>
    }
  }
  cs_high(CS_PIN);
 8001ad4:	200a      	movs	r0, #10
 8001ad6:	f000 fca5 	bl	8002424 <cs_high>

  return (counter);
 8001ada:	68fb      	ldr	r3, [r7, #12]
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3710      	adds	r7, #16
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	00030d3f 	.word	0x00030d3f

08001ae8 <LTC681x_check_pec>:

/* Helper function that increments PEC counters */
void LTC681x_check_pec(uint8_t total_ic, //Number of ICs in the system
    uint8_t reg, //Type of Register
    cell_asic *ic //A two dimensional array that stores the data
    ) {
 8001ae8:	b480      	push	{r7}
 8001aea:	b08b      	sub	sp, #44	; 0x2c
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	4603      	mov	r3, r0
 8001af0:	603a      	str	r2, [r7, #0]
 8001af2:	71fb      	strb	r3, [r7, #7]
 8001af4:	460b      	mov	r3, r1
 8001af6:	71bb      	strb	r3, [r7, #6]
  switch (reg) {
 8001af8:	79bb      	ldrb	r3, [r7, #6]
 8001afa:	2b04      	cmp	r3, #4
 8001afc:	f200 8191 	bhi.w	8001e22 <LTC681x_check_pec+0x33a>
 8001b00:	a201      	add	r2, pc, #4	; (adr r2, 8001b08 <LTC681x_check_pec+0x20>)
 8001b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b06:	bf00      	nop
 8001b08:	08001b1d 	.word	0x08001b1d
 8001b0c:	08001c19 	.word	0x08001c19
 8001b10:	08001ccb 	.word	0x08001ccb
 8001b14:	08001d77 	.word	0x08001d77
 8001b18:	08001b9b 	.word	0x08001b9b
    case CFGR:
      for (int current_ic = 0; current_ic < total_ic; current_ic++) {
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	627b      	str	r3, [r7, #36]	; 0x24
 8001b20:	e036      	b.n	8001b90 <LTC681x_check_pec+0xa8>
        ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].config.rx_pec_match;
 8001b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b24:	22e8      	movs	r2, #232	; 0xe8
 8001b26:	fb02 f303 	mul.w	r3, r2, r3
 8001b2a:	683a      	ldr	r2, [r7, #0]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 8001b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b34:	22e8      	movs	r2, #232	; 0xe8
 8001b36:	fb02 f303 	mul.w	r3, r2, r3
 8001b3a:	683a      	ldr	r2, [r7, #0]
 8001b3c:	4413      	add	r3, r2
 8001b3e:	7b9b      	ldrb	r3, [r3, #14]
 8001b40:	b29a      	uxth	r2, r3
 8001b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b44:	20e8      	movs	r0, #232	; 0xe8
 8001b46:	fb00 f303 	mul.w	r3, r0, r3
 8001b4a:	6838      	ldr	r0, [r7, #0]
 8001b4c:	4403      	add	r3, r0
 8001b4e:	440a      	add	r2, r1
 8001b50:	b292      	uxth	r2, r2
 8001b52:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
        ic[current_ic].crc_count.cfgr_pec = ic[current_ic].crc_count.cfgr_pec + ic[current_ic].config.rx_pec_match;
 8001b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b58:	22e8      	movs	r2, #232	; 0xe8
 8001b5a:	fb02 f303 	mul.w	r3, r2, r3
 8001b5e:	683a      	ldr	r2, [r7, #0]
 8001b60:	4413      	add	r3, r2
 8001b62:	f8b3 10c2 	ldrh.w	r1, [r3, #194]	; 0xc2
 8001b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b68:	22e8      	movs	r2, #232	; 0xe8
 8001b6a:	fb02 f303 	mul.w	r3, r2, r3
 8001b6e:	683a      	ldr	r2, [r7, #0]
 8001b70:	4413      	add	r3, r2
 8001b72:	7b9b      	ldrb	r3, [r3, #14]
 8001b74:	b29a      	uxth	r2, r3
 8001b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b78:	20e8      	movs	r0, #232	; 0xe8
 8001b7a:	fb00 f303 	mul.w	r3, r0, r3
 8001b7e:	6838      	ldr	r0, [r7, #0]
 8001b80:	4403      	add	r3, r0
 8001b82:	440a      	add	r2, r1
 8001b84:	b292      	uxth	r2, r2
 8001b86:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
      for (int current_ic = 0; current_ic < total_ic; current_ic++) {
 8001b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b8c:	3301      	adds	r3, #1
 8001b8e:	627b      	str	r3, [r7, #36]	; 0x24
 8001b90:	79fb      	ldrb	r3, [r7, #7]
 8001b92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b94:	429a      	cmp	r2, r3
 8001b96:	dbc4      	blt.n	8001b22 <LTC681x_check_pec+0x3a>
      }
      break;
 8001b98:	e144      	b.n	8001e24 <LTC681x_check_pec+0x33c>

    case CFGRB:
      for (int current_ic = 0; current_ic < total_ic; current_ic++) {
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	623b      	str	r3, [r7, #32]
 8001b9e:	e036      	b.n	8001c0e <LTC681x_check_pec+0x126>
        ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].configb.rx_pec_match;
 8001ba0:	6a3b      	ldr	r3, [r7, #32]
 8001ba2:	22e8      	movs	r2, #232	; 0xe8
 8001ba4:	fb02 f303 	mul.w	r3, r2, r3
 8001ba8:	683a      	ldr	r2, [r7, #0]
 8001baa:	4413      	add	r3, r2
 8001bac:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 8001bb0:	6a3b      	ldr	r3, [r7, #32]
 8001bb2:	22e8      	movs	r2, #232	; 0xe8
 8001bb4:	fb02 f303 	mul.w	r3, r2, r3
 8001bb8:	683a      	ldr	r2, [r7, #0]
 8001bba:	4413      	add	r3, r2
 8001bbc:	7f5b      	ldrb	r3, [r3, #29]
 8001bbe:	b29a      	uxth	r2, r3
 8001bc0:	6a3b      	ldr	r3, [r7, #32]
 8001bc2:	20e8      	movs	r0, #232	; 0xe8
 8001bc4:	fb00 f303 	mul.w	r3, r0, r3
 8001bc8:	6838      	ldr	r0, [r7, #0]
 8001bca:	4403      	add	r3, r0
 8001bcc:	440a      	add	r2, r1
 8001bce:	b292      	uxth	r2, r2
 8001bd0:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
        ic[current_ic].crc_count.cfgr_pec = ic[current_ic].crc_count.cfgr_pec + ic[current_ic].configb.rx_pec_match;
 8001bd4:	6a3b      	ldr	r3, [r7, #32]
 8001bd6:	22e8      	movs	r2, #232	; 0xe8
 8001bd8:	fb02 f303 	mul.w	r3, r2, r3
 8001bdc:	683a      	ldr	r2, [r7, #0]
 8001bde:	4413      	add	r3, r2
 8001be0:	f8b3 10c2 	ldrh.w	r1, [r3, #194]	; 0xc2
 8001be4:	6a3b      	ldr	r3, [r7, #32]
 8001be6:	22e8      	movs	r2, #232	; 0xe8
 8001be8:	fb02 f303 	mul.w	r3, r2, r3
 8001bec:	683a      	ldr	r2, [r7, #0]
 8001bee:	4413      	add	r3, r2
 8001bf0:	7f5b      	ldrb	r3, [r3, #29]
 8001bf2:	b29a      	uxth	r2, r3
 8001bf4:	6a3b      	ldr	r3, [r7, #32]
 8001bf6:	20e8      	movs	r0, #232	; 0xe8
 8001bf8:	fb00 f303 	mul.w	r3, r0, r3
 8001bfc:	6838      	ldr	r0, [r7, #0]
 8001bfe:	4403      	add	r3, r0
 8001c00:	440a      	add	r2, r1
 8001c02:	b292      	uxth	r2, r2
 8001c04:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
      for (int current_ic = 0; current_ic < total_ic; current_ic++) {
 8001c08:	6a3b      	ldr	r3, [r7, #32]
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	623b      	str	r3, [r7, #32]
 8001c0e:	79fb      	ldrb	r3, [r7, #7]
 8001c10:	6a3a      	ldr	r2, [r7, #32]
 8001c12:	429a      	cmp	r2, r3
 8001c14:	dbc4      	blt.n	8001ba0 <LTC681x_check_pec+0xb8>
      }
      break;
 8001c16:	e105      	b.n	8001e24 <LTC681x_check_pec+0x33c>
    case CELL:
      for (int current_ic = 0; current_ic < total_ic; current_ic++) {
 8001c18:	2300      	movs	r3, #0
 8001c1a:	61fb      	str	r3, [r7, #28]
 8001c1c:	e050      	b.n	8001cc0 <LTC681x_check_pec+0x1d8>
        for (int i = 0; i < ic[0].ic_reg.num_cv_reg; i++) {
 8001c1e:	2300      	movs	r3, #0
 8001c20:	61bb      	str	r3, [r7, #24]
 8001c22:	e043      	b.n	8001cac <LTC681x_check_pec+0x1c4>
          ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].cells.pec_match[i];
 8001c24:	69fb      	ldr	r3, [r7, #28]
 8001c26:	22e8      	movs	r2, #232	; 0xe8
 8001c28:	fb02 f303 	mul.w	r3, r2, r3
 8001c2c:	683a      	ldr	r2, [r7, #0]
 8001c2e:	4413      	add	r3, r2
 8001c30:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	22e8      	movs	r2, #232	; 0xe8
 8001c38:	fb02 f303 	mul.w	r3, r2, r3
 8001c3c:	683a      	ldr	r2, [r7, #0]
 8001c3e:	441a      	add	r2, r3
 8001c40:	69bb      	ldr	r3, [r7, #24]
 8001c42:	4413      	add	r3, r2
 8001c44:	3342      	adds	r3, #66	; 0x42
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	b29a      	uxth	r2, r3
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	20e8      	movs	r0, #232	; 0xe8
 8001c4e:	fb00 f303 	mul.w	r3, r0, r3
 8001c52:	6838      	ldr	r0, [r7, #0]
 8001c54:	4403      	add	r3, r0
 8001c56:	440a      	add	r2, r1
 8001c58:	b292      	uxth	r2, r2
 8001c5a:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
          ic[current_ic].crc_count.cell_pec[i] = ic[current_ic].crc_count.cell_pec[i]
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	22e8      	movs	r2, #232	; 0xe8
 8001c62:	fb02 f303 	mul.w	r3, r2, r3
 8001c66:	683a      	ldr	r2, [r7, #0]
 8001c68:	441a      	add	r2, r3
 8001c6a:	69bb      	ldr	r3, [r7, #24]
 8001c6c:	3360      	adds	r3, #96	; 0x60
 8001c6e:	005b      	lsls	r3, r3, #1
 8001c70:	4413      	add	r3, r2
 8001c72:	8899      	ldrh	r1, [r3, #4]
              + ic[current_ic].cells.pec_match[i];
 8001c74:	69fb      	ldr	r3, [r7, #28]
 8001c76:	22e8      	movs	r2, #232	; 0xe8
 8001c78:	fb02 f303 	mul.w	r3, r2, r3
 8001c7c:	683a      	ldr	r2, [r7, #0]
 8001c7e:	441a      	add	r2, r3
 8001c80:	69bb      	ldr	r3, [r7, #24]
 8001c82:	4413      	add	r3, r2
 8001c84:	3342      	adds	r3, #66	; 0x42
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	b29b      	uxth	r3, r3
          ic[current_ic].crc_count.cell_pec[i] = ic[current_ic].crc_count.cell_pec[i]
 8001c8a:	69fa      	ldr	r2, [r7, #28]
 8001c8c:	20e8      	movs	r0, #232	; 0xe8
 8001c8e:	fb00 f202 	mul.w	r2, r0, r2
 8001c92:	6838      	ldr	r0, [r7, #0]
 8001c94:	4402      	add	r2, r0
              + ic[current_ic].cells.pec_match[i];
 8001c96:	440b      	add	r3, r1
 8001c98:	b299      	uxth	r1, r3
          ic[current_ic].crc_count.cell_pec[i] = ic[current_ic].crc_count.cell_pec[i]
 8001c9a:	69bb      	ldr	r3, [r7, #24]
 8001c9c:	3360      	adds	r3, #96	; 0x60
 8001c9e:	005b      	lsls	r3, r3, #1
 8001ca0:	4413      	add	r3, r2
 8001ca2:	460a      	mov	r2, r1
 8001ca4:	809a      	strh	r2, [r3, #4]
        for (int i = 0; i < ic[0].ic_reg.num_cv_reg; i++) {
 8001ca6:	69bb      	ldr	r3, [r7, #24]
 8001ca8:	3301      	adds	r3, #1
 8001caa:	61bb      	str	r3, [r7, #24]
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	69bb      	ldr	r3, [r7, #24]
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	dbb4      	blt.n	8001c24 <LTC681x_check_pec+0x13c>
      for (int current_ic = 0; current_ic < total_ic; current_ic++) {
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	61fb      	str	r3, [r7, #28]
 8001cc0:	79fb      	ldrb	r3, [r7, #7]
 8001cc2:	69fa      	ldr	r2, [r7, #28]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	dbaa      	blt.n	8001c1e <LTC681x_check_pec+0x136>
        }
      }
      break;
 8001cc8:	e0ac      	b.n	8001e24 <LTC681x_check_pec+0x33c>
    case AUX:
      for (int current_ic = 0; current_ic < total_ic; current_ic++) {
 8001cca:	2300      	movs	r3, #0
 8001ccc:	617b      	str	r3, [r7, #20]
 8001cce:	e04d      	b.n	8001d6c <LTC681x_check_pec+0x284>
        for (int i = 0; i < ic[0].ic_reg.num_gpio_reg; i++) {
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	613b      	str	r3, [r7, #16]
 8001cd4:	e040      	b.n	8001d58 <LTC681x_check_pec+0x270>
          ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + (ic[current_ic].aux.pec_match[i]);
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	22e8      	movs	r2, #232	; 0xe8
 8001cda:	fb02 f303 	mul.w	r3, r2, r3
 8001cde:	683a      	ldr	r2, [r7, #0]
 8001ce0:	4413      	add	r3, r2
 8001ce2:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	22e8      	movs	r2, #232	; 0xe8
 8001cea:	fb02 f303 	mul.w	r3, r2, r3
 8001cee:	683a      	ldr	r2, [r7, #0]
 8001cf0:	441a      	add	r2, r3
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	4413      	add	r3, r2
 8001cf6:	335a      	adds	r3, #90	; 0x5a
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	b29a      	uxth	r2, r3
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	20e8      	movs	r0, #232	; 0xe8
 8001d00:	fb00 f303 	mul.w	r3, r0, r3
 8001d04:	6838      	ldr	r0, [r7, #0]
 8001d06:	4403      	add	r3, r0
 8001d08:	440a      	add	r2, r1
 8001d0a:	b292      	uxth	r2, r2
 8001d0c:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
          ic[current_ic].crc_count.aux_pec[i] = ic[current_ic].crc_count.aux_pec[i] + (ic[current_ic].aux.pec_match[i]);
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	22e8      	movs	r2, #232	; 0xe8
 8001d14:	fb02 f303 	mul.w	r3, r2, r3
 8001d18:	683a      	ldr	r2, [r7, #0]
 8001d1a:	4413      	add	r3, r2
 8001d1c:	693a      	ldr	r2, [r7, #16]
 8001d1e:	3268      	adds	r2, #104	; 0x68
 8001d20:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	22e8      	movs	r2, #232	; 0xe8
 8001d28:	fb02 f303 	mul.w	r3, r2, r3
 8001d2c:	683a      	ldr	r2, [r7, #0]
 8001d2e:	441a      	add	r2, r3
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	4413      	add	r3, r2
 8001d34:	335a      	adds	r3, #90	; 0x5a
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	b29a      	uxth	r2, r3
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	20e8      	movs	r0, #232	; 0xe8
 8001d3e:	fb00 f303 	mul.w	r3, r0, r3
 8001d42:	6838      	ldr	r0, [r7, #0]
 8001d44:	4403      	add	r3, r0
 8001d46:	440a      	add	r2, r1
 8001d48:	b291      	uxth	r1, r2
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	3268      	adds	r2, #104	; 0x68
 8001d4e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        for (int i = 0; i < ic[0].ic_reg.num_gpio_reg; i++) {
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	3301      	adds	r3, #1
 8001d56:	613b      	str	r3, [r7, #16]
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8001d5e:	461a      	mov	r2, r3
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	4293      	cmp	r3, r2
 8001d64:	dbb7      	blt.n	8001cd6 <LTC681x_check_pec+0x1ee>
      for (int current_ic = 0; current_ic < total_ic; current_ic++) {
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	617b      	str	r3, [r7, #20]
 8001d6c:	79fb      	ldrb	r3, [r7, #7]
 8001d6e:	697a      	ldr	r2, [r7, #20]
 8001d70:	429a      	cmp	r2, r3
 8001d72:	dbad      	blt.n	8001cd0 <LTC681x_check_pec+0x1e8>
        }
      }

      break;
 8001d74:	e056      	b.n	8001e24 <LTC681x_check_pec+0x33c>
    case STAT:
      for (int current_ic = 0; current_ic < total_ic; current_ic++) {
 8001d76:	2300      	movs	r3, #0
 8001d78:	60fb      	str	r3, [r7, #12]
 8001d7a:	e04d      	b.n	8001e18 <LTC681x_check_pec+0x330>

        for (int i = 0; i < ic[0].ic_reg.num_stat_reg - 1; i++) {
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	60bb      	str	r3, [r7, #8]
 8001d80:	e040      	b.n	8001e04 <LTC681x_check_pec+0x31c>
          ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].stat.pec_match[i];
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	22e8      	movs	r2, #232	; 0xe8
 8001d86:	fb02 f303 	mul.w	r3, r2, r3
 8001d8a:	683a      	ldr	r2, [r7, #0]
 8001d8c:	4413      	add	r3, r2
 8001d8e:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	22e8      	movs	r2, #232	; 0xe8
 8001d96:	fb02 f303 	mul.w	r3, r2, r3
 8001d9a:	683a      	ldr	r2, [r7, #0]
 8001d9c:	441a      	add	r2, r3
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	4413      	add	r3, r2
 8001da2:	336b      	adds	r3, #107	; 0x6b
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	20e8      	movs	r0, #232	; 0xe8
 8001dac:	fb00 f303 	mul.w	r3, r0, r3
 8001db0:	6838      	ldr	r0, [r7, #0]
 8001db2:	4403      	add	r3, r0
 8001db4:	440a      	add	r2, r1
 8001db6:	b292      	uxth	r2, r2
 8001db8:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
          ic[current_ic].crc_count.stat_pec[i] = ic[current_ic].crc_count.stat_pec[i]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	22e8      	movs	r2, #232	; 0xe8
 8001dc0:	fb02 f303 	mul.w	r3, r2, r3
 8001dc4:	683a      	ldr	r2, [r7, #0]
 8001dc6:	4413      	add	r3, r2
 8001dc8:	68ba      	ldr	r2, [r7, #8]
 8001dca:	326c      	adds	r2, #108	; 0x6c
 8001dcc:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
              + ic[current_ic].stat.pec_match[i];
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	22e8      	movs	r2, #232	; 0xe8
 8001dd4:	fb02 f303 	mul.w	r3, r2, r3
 8001dd8:	683a      	ldr	r2, [r7, #0]
 8001dda:	441a      	add	r2, r3
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	4413      	add	r3, r2
 8001de0:	336b      	adds	r3, #107	; 0x6b
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	b29a      	uxth	r2, r3
          ic[current_ic].crc_count.stat_pec[i] = ic[current_ic].crc_count.stat_pec[i]
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	20e8      	movs	r0, #232	; 0xe8
 8001dea:	fb00 f303 	mul.w	r3, r0, r3
 8001dee:	6838      	ldr	r0, [r7, #0]
 8001df0:	4403      	add	r3, r0
              + ic[current_ic].stat.pec_match[i];
 8001df2:	440a      	add	r2, r1
 8001df4:	b291      	uxth	r1, r2
          ic[current_ic].crc_count.stat_pec[i] = ic[current_ic].crc_count.stat_pec[i]
 8001df6:	68ba      	ldr	r2, [r7, #8]
 8001df8:	326c      	adds	r2, #108	; 0x6c
 8001dfa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        for (int i = 0; i < ic[0].ic_reg.num_stat_reg - 1; i++) {
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	3301      	adds	r3, #1
 8001e02:	60bb      	str	r3, [r7, #8]
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8001e0a:	3b01      	subs	r3, #1
 8001e0c:	68ba      	ldr	r2, [r7, #8]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	dbb7      	blt.n	8001d82 <LTC681x_check_pec+0x29a>
      for (int current_ic = 0; current_ic < total_ic; current_ic++) {
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	3301      	adds	r3, #1
 8001e16:	60fb      	str	r3, [r7, #12]
 8001e18:	79fb      	ldrb	r3, [r7, #7]
 8001e1a:	68fa      	ldr	r2, [r7, #12]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	dbad      	blt.n	8001d7c <LTC681x_check_pec+0x294>
        }
      }
      break;
 8001e20:	e000      	b.n	8001e24 <LTC681x_check_pec+0x33c>
    default:
      break;
 8001e22:	bf00      	nop
  }
}
 8001e24:	bf00      	nop
 8001e26:	372c      	adds	r7, #44	; 0x2c
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr

08001e30 <LTC681x_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC681x_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
    cell_asic *ic //A two dimensional array that stores the data
    ) {
 8001e30:	b480      	push	{r7}
 8001e32:	b087      	sub	sp, #28
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	4603      	mov	r3, r0
 8001e38:	6039      	str	r1, [r7, #0]
 8001e3a:	71fb      	strb	r3, [r7, #7]
  for (int current_ic = 0; current_ic < total_ic; current_ic++) {
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	617b      	str	r3, [r7, #20]
 8001e40:	e051      	b.n	8001ee6 <LTC681x_reset_crc_count+0xb6>
    ic[current_ic].crc_count.pec_count = 0;
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	22e8      	movs	r2, #232	; 0xe8
 8001e46:	fb02 f303 	mul.w	r3, r2, r3
 8001e4a:	683a      	ldr	r2, [r7, #0]
 8001e4c:	4413      	add	r3, r2
 8001e4e:	2200      	movs	r2, #0
 8001e50:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
    ic[current_ic].crc_count.cfgr_pec = 0;
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	22e8      	movs	r2, #232	; 0xe8
 8001e58:	fb02 f303 	mul.w	r3, r2, r3
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	4413      	add	r3, r2
 8001e60:	2200      	movs	r2, #0
 8001e62:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
    for (int i = 0; i < 6; i++) {
 8001e66:	2300      	movs	r3, #0
 8001e68:	613b      	str	r3, [r7, #16]
 8001e6a:	e00e      	b.n	8001e8a <LTC681x_reset_crc_count+0x5a>
      ic[current_ic].crc_count.cell_pec[i] = 0;
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	22e8      	movs	r2, #232	; 0xe8
 8001e70:	fb02 f303 	mul.w	r3, r2, r3
 8001e74:	683a      	ldr	r2, [r7, #0]
 8001e76:	441a      	add	r2, r3
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	3360      	adds	r3, #96	; 0x60
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	4413      	add	r3, r2
 8001e80:	2200      	movs	r2, #0
 8001e82:	809a      	strh	r2, [r3, #4]
    for (int i = 0; i < 6; i++) {
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	3301      	adds	r3, #1
 8001e88:	613b      	str	r3, [r7, #16]
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	2b05      	cmp	r3, #5
 8001e8e:	dded      	ble.n	8001e6c <LTC681x_reset_crc_count+0x3c>

    }
    for (int i = 0; i < 4; i++) {
 8001e90:	2300      	movs	r3, #0
 8001e92:	60fb      	str	r3, [r7, #12]
 8001e94:	e00d      	b.n	8001eb2 <LTC681x_reset_crc_count+0x82>
      ic[current_ic].crc_count.aux_pec[i] = 0;
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	22e8      	movs	r2, #232	; 0xe8
 8001e9a:	fb02 f303 	mul.w	r3, r2, r3
 8001e9e:	683a      	ldr	r2, [r7, #0]
 8001ea0:	4413      	add	r3, r2
 8001ea2:	68fa      	ldr	r2, [r7, #12]
 8001ea4:	3268      	adds	r2, #104	; 0x68
 8001ea6:	2100      	movs	r1, #0
 8001ea8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for (int i = 0; i < 4; i++) {
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	3301      	adds	r3, #1
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	2b03      	cmp	r3, #3
 8001eb6:	ddee      	ble.n	8001e96 <LTC681x_reset_crc_count+0x66>
    }
    for (int i = 0; i < 2; i++) {
 8001eb8:	2300      	movs	r3, #0
 8001eba:	60bb      	str	r3, [r7, #8]
 8001ebc:	e00d      	b.n	8001eda <LTC681x_reset_crc_count+0xaa>
      ic[current_ic].crc_count.stat_pec[i] = 0;
 8001ebe:	697b      	ldr	r3, [r7, #20]
 8001ec0:	22e8      	movs	r2, #232	; 0xe8
 8001ec2:	fb02 f303 	mul.w	r3, r2, r3
 8001ec6:	683a      	ldr	r2, [r7, #0]
 8001ec8:	4413      	add	r3, r2
 8001eca:	68ba      	ldr	r2, [r7, #8]
 8001ecc:	326c      	adds	r2, #108	; 0x6c
 8001ece:	2100      	movs	r1, #0
 8001ed0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for (int i = 0; i < 2; i++) {
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	60bb      	str	r3, [r7, #8]
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	ddee      	ble.n	8001ebe <LTC681x_reset_crc_count+0x8e>
  for (int current_ic = 0; current_ic < total_ic; current_ic++) {
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	3301      	adds	r3, #1
 8001ee4:	617b      	str	r3, [r7, #20]
 8001ee6:	79fb      	ldrb	r3, [r7, #7]
 8001ee8:	697a      	ldr	r2, [r7, #20]
 8001eea:	429a      	cmp	r2, r3
 8001eec:	dba9      	blt.n	8001e42 <LTC681x_reset_crc_count+0x12>
    }
  }
}
 8001eee:	bf00      	nop
 8001ef0:	bf00      	nop
 8001ef2:	371c      	adds	r7, #28
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr

08001efc <LTC681x_init_cfg>:

/* Helper function to initialize CFG variables */
void LTC681x_init_cfg(uint8_t total_ic, //Number of ICs in the system
    cell_asic *ic //A two dimensional array that stores the data
    ) {
 8001efc:	b480      	push	{r7}
 8001efe:	b085      	sub	sp, #20
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	4603      	mov	r3, r0
 8001f04:	6039      	str	r1, [r7, #0]
 8001f06:	71fb      	strb	r3, [r7, #7]
  for (uint8_t current_ic = 0; current_ic < total_ic; current_ic++) {
 8001f08:	2300      	movs	r3, #0
 8001f0a:	73fb      	strb	r3, [r7, #15]
 8001f0c:	e015      	b.n	8001f3a <LTC681x_init_cfg+0x3e>
    for (int j = 0; j < 6; j++) {
 8001f0e:	2300      	movs	r3, #0
 8001f10:	60bb      	str	r3, [r7, #8]
 8001f12:	e00c      	b.n	8001f2e <LTC681x_init_cfg+0x32>
      ic[current_ic].config.tx_data[j] = 0;
 8001f14:	7bfb      	ldrb	r3, [r7, #15]
 8001f16:	22e8      	movs	r2, #232	; 0xe8
 8001f18:	fb02 f303 	mul.w	r3, r2, r3
 8001f1c:	683a      	ldr	r2, [r7, #0]
 8001f1e:	441a      	add	r2, r3
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	4413      	add	r3, r2
 8001f24:	2200      	movs	r2, #0
 8001f26:	701a      	strb	r2, [r3, #0]
    for (int j = 0; j < 6; j++) {
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	60bb      	str	r3, [r7, #8]
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	2b05      	cmp	r3, #5
 8001f32:	ddef      	ble.n	8001f14 <LTC681x_init_cfg+0x18>
  for (uint8_t current_ic = 0; current_ic < total_ic; current_ic++) {
 8001f34:	7bfb      	ldrb	r3, [r7, #15]
 8001f36:	3301      	adds	r3, #1
 8001f38:	73fb      	strb	r3, [r7, #15]
 8001f3a:	7bfa      	ldrb	r2, [r7, #15]
 8001f3c:	79fb      	ldrb	r3, [r7, #7]
 8001f3e:	429a      	cmp	r2, r3
 8001f40:	d3e5      	bcc.n	8001f0e <LTC681x_init_cfg+0x12>
    }
  }
}
 8001f42:	bf00      	nop
 8001f44:	bf00      	nop
 8001f46:	3714      	adds	r7, #20
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr

08001f50 <LTC681x_set_cfgr>:
    uint8_t gpio[5], // The GPIO bits
    uint8_t dcc[12], // The DCC bits
    uint8_t dcto[4], // The Dcto bits
    uint16_t uv, // The UV value
    uint16_t ov // The OV value
    ) {
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6039      	str	r1, [r7, #0]
 8001f58:	4611      	mov	r1, r2
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	71fb      	strb	r3, [r7, #7]
 8001f60:	460b      	mov	r3, r1
 8001f62:	71bb      	strb	r3, [r7, #6]
 8001f64:	4613      	mov	r3, r2
 8001f66:	717b      	strb	r3, [r7, #5]
  LTC681x_set_cfgr_refon(nIC, ic, refon);
 8001f68:	79ba      	ldrb	r2, [r7, #6]
 8001f6a:	79fb      	ldrb	r3, [r7, #7]
 8001f6c:	6839      	ldr	r1, [r7, #0]
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f000 f828 	bl	8001fc4 <LTC681x_set_cfgr_refon>
  LTC681x_set_cfgr_adcopt(nIC, ic, adcopt);
 8001f74:	797a      	ldrb	r2, [r7, #5]
 8001f76:	79fb      	ldrb	r3, [r7, #7]
 8001f78:	6839      	ldr	r1, [r7, #0]
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f000 f856 	bl	800202c <LTC681x_set_cfgr_adcopt>
  LTC681x_set_cfgr_gpio(nIC, ic, gpio);
 8001f80:	79fb      	ldrb	r3, [r7, #7]
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	6839      	ldr	r1, [r7, #0]
 8001f86:	4618      	mov	r0, r3
 8001f88:	f000 f884 	bl	8002094 <LTC681x_set_cfgr_gpio>
  LTC681x_set_cfgr_dis(nIC, ic, dcc);
 8001f8c:	79fb      	ldrb	r3, [r7, #7]
 8001f8e:	697a      	ldr	r2, [r7, #20]
 8001f90:	6839      	ldr	r1, [r7, #0]
 8001f92:	4618      	mov	r0, r3
 8001f94:	f000 f8ce 	bl	8002134 <LTC681x_set_cfgr_dis>
  LTC681x_set_cfgr_dcto(nIC, ic, dcto);
 8001f98:	79fb      	ldrb	r3, [r7, #7]
 8001f9a:	69ba      	ldr	r2, [r7, #24]
 8001f9c:	6839      	ldr	r1, [r7, #0]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f000 f957 	bl	8002252 <LTC681x_set_cfgr_dcto>
  LTC681x_set_cfgr_uv(nIC, ic, uv);
 8001fa4:	8bba      	ldrh	r2, [r7, #28]
 8001fa6:	79fb      	ldrb	r3, [r7, #7]
 8001fa8:	6839      	ldr	r1, [r7, #0]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f000 f9a1 	bl	80022f2 <LTC681x_set_cfgr_uv>
  LTC681x_set_cfgr_ov(nIC, ic, ov);
 8001fb0:	8c3a      	ldrh	r2, [r7, #32]
 8001fb2:	79fb      	ldrb	r3, [r7, #7]
 8001fb4:	6839      	ldr	r1, [r7, #0]
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f000 f9e1 	bl	800237e <LTC681x_set_cfgr_ov>
}
 8001fbc:	bf00      	nop
 8001fbe:	3708      	adds	r7, #8
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <LTC681x_set_cfgr_refon>:

/* Helper function to set the REFON bit */
void LTC681x_set_cfgr_refon(uint8_t nIC, cell_asic *ic, uint8_t refon) {
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	4603      	mov	r3, r0
 8001fcc:	6039      	str	r1, [r7, #0]
 8001fce:	71fb      	strb	r3, [r7, #7]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	71bb      	strb	r3, [r7, #6]
  if (refon)
 8001fd4:	79bb      	ldrb	r3, [r7, #6]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d011      	beq.n	8001ffe <LTC681x_set_cfgr_refon+0x3a>
    ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] | 0x04;
 8001fda:	79fb      	ldrb	r3, [r7, #7]
 8001fdc:	22e8      	movs	r2, #232	; 0xe8
 8001fde:	fb02 f303 	mul.w	r3, r2, r3
 8001fe2:	683a      	ldr	r2, [r7, #0]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	781a      	ldrb	r2, [r3, #0]
 8001fe8:	79fb      	ldrb	r3, [r7, #7]
 8001fea:	21e8      	movs	r1, #232	; 0xe8
 8001fec:	fb01 f303 	mul.w	r3, r1, r3
 8001ff0:	6839      	ldr	r1, [r7, #0]
 8001ff2:	440b      	add	r3, r1
 8001ff4:	f042 0204 	orr.w	r2, r2, #4
 8001ff8:	b2d2      	uxtb	r2, r2
 8001ffa:	701a      	strb	r2, [r3, #0]
  else
    ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFB;
}
 8001ffc:	e010      	b.n	8002020 <LTC681x_set_cfgr_refon+0x5c>
    ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFB;
 8001ffe:	79fb      	ldrb	r3, [r7, #7]
 8002000:	22e8      	movs	r2, #232	; 0xe8
 8002002:	fb02 f303 	mul.w	r3, r2, r3
 8002006:	683a      	ldr	r2, [r7, #0]
 8002008:	4413      	add	r3, r2
 800200a:	781a      	ldrb	r2, [r3, #0]
 800200c:	79fb      	ldrb	r3, [r7, #7]
 800200e:	21e8      	movs	r1, #232	; 0xe8
 8002010:	fb01 f303 	mul.w	r3, r1, r3
 8002014:	6839      	ldr	r1, [r7, #0]
 8002016:	440b      	add	r3, r1
 8002018:	f022 0204 	bic.w	r2, r2, #4
 800201c:	b2d2      	uxtb	r2, r2
 800201e:	701a      	strb	r2, [r3, #0]
}
 8002020:	bf00      	nop
 8002022:	370c      	adds	r7, #12
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr

0800202c <LTC681x_set_cfgr_adcopt>:

/* Helper function to set the ADCOPT bit */
void LTC681x_set_cfgr_adcopt(uint8_t nIC, cell_asic *ic, uint8_t adcopt) {
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	4603      	mov	r3, r0
 8002034:	6039      	str	r1, [r7, #0]
 8002036:	71fb      	strb	r3, [r7, #7]
 8002038:	4613      	mov	r3, r2
 800203a:	71bb      	strb	r3, [r7, #6]
  if (adcopt)
 800203c:	79bb      	ldrb	r3, [r7, #6]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d011      	beq.n	8002066 <LTC681x_set_cfgr_adcopt+0x3a>
    ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] | 0x01;
 8002042:	79fb      	ldrb	r3, [r7, #7]
 8002044:	22e8      	movs	r2, #232	; 0xe8
 8002046:	fb02 f303 	mul.w	r3, r2, r3
 800204a:	683a      	ldr	r2, [r7, #0]
 800204c:	4413      	add	r3, r2
 800204e:	781a      	ldrb	r2, [r3, #0]
 8002050:	79fb      	ldrb	r3, [r7, #7]
 8002052:	21e8      	movs	r1, #232	; 0xe8
 8002054:	fb01 f303 	mul.w	r3, r1, r3
 8002058:	6839      	ldr	r1, [r7, #0]
 800205a:	440b      	add	r3, r1
 800205c:	f042 0201 	orr.w	r2, r2, #1
 8002060:	b2d2      	uxtb	r2, r2
 8002062:	701a      	strb	r2, [r3, #0]
  else
    ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFE;
}
 8002064:	e010      	b.n	8002088 <LTC681x_set_cfgr_adcopt+0x5c>
    ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFE;
 8002066:	79fb      	ldrb	r3, [r7, #7]
 8002068:	22e8      	movs	r2, #232	; 0xe8
 800206a:	fb02 f303 	mul.w	r3, r2, r3
 800206e:	683a      	ldr	r2, [r7, #0]
 8002070:	4413      	add	r3, r2
 8002072:	781a      	ldrb	r2, [r3, #0]
 8002074:	79fb      	ldrb	r3, [r7, #7]
 8002076:	21e8      	movs	r1, #232	; 0xe8
 8002078:	fb01 f303 	mul.w	r3, r1, r3
 800207c:	6839      	ldr	r1, [r7, #0]
 800207e:	440b      	add	r3, r1
 8002080:	f022 0201 	bic.w	r2, r2, #1
 8002084:	b2d2      	uxtb	r2, r2
 8002086:	701a      	strb	r2, [r3, #0]
}
 8002088:	bf00      	nop
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <LTC681x_set_cfgr_gpio>:

/* Helper function to set GPIO bits */
void LTC681x_set_cfgr_gpio(uint8_t nIC, cell_asic *ic, uint8_t gpio[5]) {
 8002094:	b480      	push	{r7}
 8002096:	b087      	sub	sp, #28
 8002098:	af00      	add	r7, sp, #0
 800209a:	4603      	mov	r3, r0
 800209c:	60b9      	str	r1, [r7, #8]
 800209e:	607a      	str	r2, [r7, #4]
 80020a0:	73fb      	strb	r3, [r7, #15]
  for (int i = 0; i < 5; i++) {
 80020a2:	2300      	movs	r3, #0
 80020a4:	617b      	str	r3, [r7, #20]
 80020a6:	e03b      	b.n	8002120 <LTC681x_set_cfgr_gpio+0x8c>
    if (gpio[i])
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	4413      	add	r3, r2
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d018      	beq.n	80020e6 <LTC681x_set_cfgr_gpio+0x52>
      ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] | (0x01 << (i + 3));
 80020b4:	7bfb      	ldrb	r3, [r7, #15]
 80020b6:	22e8      	movs	r2, #232	; 0xe8
 80020b8:	fb02 f303 	mul.w	r3, r2, r3
 80020bc:	68ba      	ldr	r2, [r7, #8]
 80020be:	4413      	add	r3, r2
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	b25a      	sxtb	r2, r3
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	3303      	adds	r3, #3
 80020c8:	2101      	movs	r1, #1
 80020ca:	fa01 f303 	lsl.w	r3, r1, r3
 80020ce:	b25b      	sxtb	r3, r3
 80020d0:	4313      	orrs	r3, r2
 80020d2:	b259      	sxtb	r1, r3
 80020d4:	7bfb      	ldrb	r3, [r7, #15]
 80020d6:	22e8      	movs	r2, #232	; 0xe8
 80020d8:	fb02 f303 	mul.w	r3, r2, r3
 80020dc:	68ba      	ldr	r2, [r7, #8]
 80020de:	4413      	add	r3, r2
 80020e0:	b2ca      	uxtb	r2, r1
 80020e2:	701a      	strb	r2, [r3, #0]
 80020e4:	e019      	b.n	800211a <LTC681x_set_cfgr_gpio+0x86>
    else
      ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & (~(0x01 << (i + 3)));
 80020e6:	7bfb      	ldrb	r3, [r7, #15]
 80020e8:	22e8      	movs	r2, #232	; 0xe8
 80020ea:	fb02 f303 	mul.w	r3, r2, r3
 80020ee:	68ba      	ldr	r2, [r7, #8]
 80020f0:	4413      	add	r3, r2
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	b25a      	sxtb	r2, r3
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	3303      	adds	r3, #3
 80020fa:	2101      	movs	r1, #1
 80020fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002100:	b25b      	sxtb	r3, r3
 8002102:	43db      	mvns	r3, r3
 8002104:	b25b      	sxtb	r3, r3
 8002106:	4013      	ands	r3, r2
 8002108:	b259      	sxtb	r1, r3
 800210a:	7bfb      	ldrb	r3, [r7, #15]
 800210c:	22e8      	movs	r2, #232	; 0xe8
 800210e:	fb02 f303 	mul.w	r3, r2, r3
 8002112:	68ba      	ldr	r2, [r7, #8]
 8002114:	4413      	add	r3, r2
 8002116:	b2ca      	uxtb	r2, r1
 8002118:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < 5; i++) {
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	3301      	adds	r3, #1
 800211e:	617b      	str	r3, [r7, #20]
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	2b04      	cmp	r3, #4
 8002124:	ddc0      	ble.n	80020a8 <LTC681x_set_cfgr_gpio+0x14>
  }
}
 8002126:	bf00      	nop
 8002128:	bf00      	nop
 800212a:	371c      	adds	r7, #28
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <LTC681x_set_cfgr_dis>:

/* Helper function to control discharge */
void LTC681x_set_cfgr_dis(uint8_t nIC, cell_asic *ic, uint8_t dcc[12]) {
 8002134:	b480      	push	{r7}
 8002136:	b087      	sub	sp, #28
 8002138:	af00      	add	r7, sp, #0
 800213a:	4603      	mov	r3, r0
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	607a      	str	r2, [r7, #4]
 8002140:	73fb      	strb	r3, [r7, #15]
  for (int i = 0; i < 8; i++) {
 8002142:	2300      	movs	r3, #0
 8002144:	617b      	str	r3, [r7, #20]
 8002146:	e039      	b.n	80021bc <LTC681x_set_cfgr_dis+0x88>
    if (dcc[i])
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	687a      	ldr	r2, [r7, #4]
 800214c:	4413      	add	r3, r2
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d017      	beq.n	8002184 <LTC681x_set_cfgr_dis+0x50>
      ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4] | (0x01 << i);
 8002154:	7bfb      	ldrb	r3, [r7, #15]
 8002156:	22e8      	movs	r2, #232	; 0xe8
 8002158:	fb02 f303 	mul.w	r3, r2, r3
 800215c:	68ba      	ldr	r2, [r7, #8]
 800215e:	4413      	add	r3, r2
 8002160:	791b      	ldrb	r3, [r3, #4]
 8002162:	b25a      	sxtb	r2, r3
 8002164:	2101      	movs	r1, #1
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	fa01 f303 	lsl.w	r3, r1, r3
 800216c:	b25b      	sxtb	r3, r3
 800216e:	4313      	orrs	r3, r2
 8002170:	b259      	sxtb	r1, r3
 8002172:	7bfb      	ldrb	r3, [r7, #15]
 8002174:	22e8      	movs	r2, #232	; 0xe8
 8002176:	fb02 f303 	mul.w	r3, r2, r3
 800217a:	68ba      	ldr	r2, [r7, #8]
 800217c:	4413      	add	r3, r2
 800217e:	b2ca      	uxtb	r2, r1
 8002180:	711a      	strb	r2, [r3, #4]
 8002182:	e018      	b.n	80021b6 <LTC681x_set_cfgr_dis+0x82>
    else
      ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4] & (~(0x01 << i));
 8002184:	7bfb      	ldrb	r3, [r7, #15]
 8002186:	22e8      	movs	r2, #232	; 0xe8
 8002188:	fb02 f303 	mul.w	r3, r2, r3
 800218c:	68ba      	ldr	r2, [r7, #8]
 800218e:	4413      	add	r3, r2
 8002190:	791b      	ldrb	r3, [r3, #4]
 8002192:	b25a      	sxtb	r2, r3
 8002194:	2101      	movs	r1, #1
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	fa01 f303 	lsl.w	r3, r1, r3
 800219c:	b25b      	sxtb	r3, r3
 800219e:	43db      	mvns	r3, r3
 80021a0:	b25b      	sxtb	r3, r3
 80021a2:	4013      	ands	r3, r2
 80021a4:	b259      	sxtb	r1, r3
 80021a6:	7bfb      	ldrb	r3, [r7, #15]
 80021a8:	22e8      	movs	r2, #232	; 0xe8
 80021aa:	fb02 f303 	mul.w	r3, r2, r3
 80021ae:	68ba      	ldr	r2, [r7, #8]
 80021b0:	4413      	add	r3, r2
 80021b2:	b2ca      	uxtb	r2, r1
 80021b4:	711a      	strb	r2, [r3, #4]
  for (int i = 0; i < 8; i++) {
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	3301      	adds	r3, #1
 80021ba:	617b      	str	r3, [r7, #20]
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	2b07      	cmp	r3, #7
 80021c0:	ddc2      	ble.n	8002148 <LTC681x_set_cfgr_dis+0x14>
  }
  for (int i = 0; i < 4; i++) {
 80021c2:	2300      	movs	r3, #0
 80021c4:	613b      	str	r3, [r7, #16]
 80021c6:	e03a      	b.n	800223e <LTC681x_set_cfgr_dis+0x10a>
    if (dcc[i + 8])
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	3308      	adds	r3, #8
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	4413      	add	r3, r2
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d017      	beq.n	8002206 <LTC681x_set_cfgr_dis+0xd2>
      ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5] | (0x01 << i);
 80021d6:	7bfb      	ldrb	r3, [r7, #15]
 80021d8:	22e8      	movs	r2, #232	; 0xe8
 80021da:	fb02 f303 	mul.w	r3, r2, r3
 80021de:	68ba      	ldr	r2, [r7, #8]
 80021e0:	4413      	add	r3, r2
 80021e2:	795b      	ldrb	r3, [r3, #5]
 80021e4:	b25a      	sxtb	r2, r3
 80021e6:	2101      	movs	r1, #1
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	fa01 f303 	lsl.w	r3, r1, r3
 80021ee:	b25b      	sxtb	r3, r3
 80021f0:	4313      	orrs	r3, r2
 80021f2:	b259      	sxtb	r1, r3
 80021f4:	7bfb      	ldrb	r3, [r7, #15]
 80021f6:	22e8      	movs	r2, #232	; 0xe8
 80021f8:	fb02 f303 	mul.w	r3, r2, r3
 80021fc:	68ba      	ldr	r2, [r7, #8]
 80021fe:	4413      	add	r3, r2
 8002200:	b2ca      	uxtb	r2, r1
 8002202:	715a      	strb	r2, [r3, #5]
 8002204:	e018      	b.n	8002238 <LTC681x_set_cfgr_dis+0x104>
    else
      ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5] & (~(0x01 << i));
 8002206:	7bfb      	ldrb	r3, [r7, #15]
 8002208:	22e8      	movs	r2, #232	; 0xe8
 800220a:	fb02 f303 	mul.w	r3, r2, r3
 800220e:	68ba      	ldr	r2, [r7, #8]
 8002210:	4413      	add	r3, r2
 8002212:	795b      	ldrb	r3, [r3, #5]
 8002214:	b25a      	sxtb	r2, r3
 8002216:	2101      	movs	r1, #1
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	fa01 f303 	lsl.w	r3, r1, r3
 800221e:	b25b      	sxtb	r3, r3
 8002220:	43db      	mvns	r3, r3
 8002222:	b25b      	sxtb	r3, r3
 8002224:	4013      	ands	r3, r2
 8002226:	b259      	sxtb	r1, r3
 8002228:	7bfb      	ldrb	r3, [r7, #15]
 800222a:	22e8      	movs	r2, #232	; 0xe8
 800222c:	fb02 f303 	mul.w	r3, r2, r3
 8002230:	68ba      	ldr	r2, [r7, #8]
 8002232:	4413      	add	r3, r2
 8002234:	b2ca      	uxtb	r2, r1
 8002236:	715a      	strb	r2, [r3, #5]
  for (int i = 0; i < 4; i++) {
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	3301      	adds	r3, #1
 800223c:	613b      	str	r3, [r7, #16]
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	2b03      	cmp	r3, #3
 8002242:	ddc1      	ble.n	80021c8 <LTC681x_set_cfgr_dis+0x94>
  }
}
 8002244:	bf00      	nop
 8002246:	bf00      	nop
 8002248:	371c      	adds	r7, #28
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr

08002252 <LTC681x_set_cfgr_dcto>:

/* Helper function to control discharge time value */
void LTC681x_set_cfgr_dcto(uint8_t nIC, cell_asic *ic, uint8_t dcto[4]) {
 8002252:	b480      	push	{r7}
 8002254:	b087      	sub	sp, #28
 8002256:	af00      	add	r7, sp, #0
 8002258:	4603      	mov	r3, r0
 800225a:	60b9      	str	r1, [r7, #8]
 800225c:	607a      	str	r2, [r7, #4]
 800225e:	73fb      	strb	r3, [r7, #15]
  for (int i = 0; i < 4; i++) {
 8002260:	2300      	movs	r3, #0
 8002262:	617b      	str	r3, [r7, #20]
 8002264:	e03b      	b.n	80022de <LTC681x_set_cfgr_dcto+0x8c>
    if (dcto[i])
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	687a      	ldr	r2, [r7, #4]
 800226a:	4413      	add	r3, r2
 800226c:	781b      	ldrb	r3, [r3, #0]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d018      	beq.n	80022a4 <LTC681x_set_cfgr_dcto+0x52>
      ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5] | (0x01 << (i + 4));
 8002272:	7bfb      	ldrb	r3, [r7, #15]
 8002274:	22e8      	movs	r2, #232	; 0xe8
 8002276:	fb02 f303 	mul.w	r3, r2, r3
 800227a:	68ba      	ldr	r2, [r7, #8]
 800227c:	4413      	add	r3, r2
 800227e:	795b      	ldrb	r3, [r3, #5]
 8002280:	b25a      	sxtb	r2, r3
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	3304      	adds	r3, #4
 8002286:	2101      	movs	r1, #1
 8002288:	fa01 f303 	lsl.w	r3, r1, r3
 800228c:	b25b      	sxtb	r3, r3
 800228e:	4313      	orrs	r3, r2
 8002290:	b259      	sxtb	r1, r3
 8002292:	7bfb      	ldrb	r3, [r7, #15]
 8002294:	22e8      	movs	r2, #232	; 0xe8
 8002296:	fb02 f303 	mul.w	r3, r2, r3
 800229a:	68ba      	ldr	r2, [r7, #8]
 800229c:	4413      	add	r3, r2
 800229e:	b2ca      	uxtb	r2, r1
 80022a0:	715a      	strb	r2, [r3, #5]
 80022a2:	e019      	b.n	80022d8 <LTC681x_set_cfgr_dcto+0x86>
    else
      ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5] & (~(0x01 << (i + 4)));
 80022a4:	7bfb      	ldrb	r3, [r7, #15]
 80022a6:	22e8      	movs	r2, #232	; 0xe8
 80022a8:	fb02 f303 	mul.w	r3, r2, r3
 80022ac:	68ba      	ldr	r2, [r7, #8]
 80022ae:	4413      	add	r3, r2
 80022b0:	795b      	ldrb	r3, [r3, #5]
 80022b2:	b25a      	sxtb	r2, r3
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	3304      	adds	r3, #4
 80022b8:	2101      	movs	r1, #1
 80022ba:	fa01 f303 	lsl.w	r3, r1, r3
 80022be:	b25b      	sxtb	r3, r3
 80022c0:	43db      	mvns	r3, r3
 80022c2:	b25b      	sxtb	r3, r3
 80022c4:	4013      	ands	r3, r2
 80022c6:	b259      	sxtb	r1, r3
 80022c8:	7bfb      	ldrb	r3, [r7, #15]
 80022ca:	22e8      	movs	r2, #232	; 0xe8
 80022cc:	fb02 f303 	mul.w	r3, r2, r3
 80022d0:	68ba      	ldr	r2, [r7, #8]
 80022d2:	4413      	add	r3, r2
 80022d4:	b2ca      	uxtb	r2, r1
 80022d6:	715a      	strb	r2, [r3, #5]
  for (int i = 0; i < 4; i++) {
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	3301      	adds	r3, #1
 80022dc:	617b      	str	r3, [r7, #20]
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	2b03      	cmp	r3, #3
 80022e2:	ddc0      	ble.n	8002266 <LTC681x_set_cfgr_dcto+0x14>
  }
}
 80022e4:	bf00      	nop
 80022e6:	bf00      	nop
 80022e8:	371c      	adds	r7, #28
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr

080022f2 <LTC681x_set_cfgr_uv>:

/* Helper Function to set UV value in CFG register */
void LTC681x_set_cfgr_uv(uint8_t nIC, cell_asic *ic, uint16_t uv) {
 80022f2:	b480      	push	{r7}
 80022f4:	b085      	sub	sp, #20
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	4603      	mov	r3, r0
 80022fa:	6039      	str	r1, [r7, #0]
 80022fc:	71fb      	strb	r3, [r7, #7]
 80022fe:	4613      	mov	r3, r2
 8002300:	80bb      	strh	r3, [r7, #4]
  uint16_t tmp = (uv / 16) - 1;
 8002302:	88bb      	ldrh	r3, [r7, #4]
 8002304:	091b      	lsrs	r3, r3, #4
 8002306:	b29b      	uxth	r3, r3
 8002308:	3b01      	subs	r3, #1
 800230a:	81fb      	strh	r3, [r7, #14]
  ic[nIC].config.tx_data[1] = 0x00FF & tmp;
 800230c:	79fb      	ldrb	r3, [r7, #7]
 800230e:	22e8      	movs	r2, #232	; 0xe8
 8002310:	fb02 f303 	mul.w	r3, r2, r3
 8002314:	683a      	ldr	r2, [r7, #0]
 8002316:	4413      	add	r3, r2
 8002318:	89fa      	ldrh	r2, [r7, #14]
 800231a:	b2d2      	uxtb	r2, r2
 800231c:	705a      	strb	r2, [r3, #1]
  ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2] & 0xF0;
 800231e:	79fb      	ldrb	r3, [r7, #7]
 8002320:	22e8      	movs	r2, #232	; 0xe8
 8002322:	fb02 f303 	mul.w	r3, r2, r3
 8002326:	683a      	ldr	r2, [r7, #0]
 8002328:	4413      	add	r3, r2
 800232a:	789a      	ldrb	r2, [r3, #2]
 800232c:	79fb      	ldrb	r3, [r7, #7]
 800232e:	21e8      	movs	r1, #232	; 0xe8
 8002330:	fb01 f303 	mul.w	r3, r1, r3
 8002334:	6839      	ldr	r1, [r7, #0]
 8002336:	440b      	add	r3, r1
 8002338:	f022 020f 	bic.w	r2, r2, #15
 800233c:	b2d2      	uxtb	r2, r2
 800233e:	709a      	strb	r2, [r3, #2]
  ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2] | ((0x0F00 & tmp) >> 8);
 8002340:	79fb      	ldrb	r3, [r7, #7]
 8002342:	22e8      	movs	r2, #232	; 0xe8
 8002344:	fb02 f303 	mul.w	r3, r2, r3
 8002348:	683a      	ldr	r2, [r7, #0]
 800234a:	4413      	add	r3, r2
 800234c:	789b      	ldrb	r3, [r3, #2]
 800234e:	b25a      	sxtb	r2, r3
 8002350:	89fb      	ldrh	r3, [r7, #14]
 8002352:	0a1b      	lsrs	r3, r3, #8
 8002354:	b29b      	uxth	r3, r3
 8002356:	b25b      	sxtb	r3, r3
 8002358:	f003 030f 	and.w	r3, r3, #15
 800235c:	b25b      	sxtb	r3, r3
 800235e:	4313      	orrs	r3, r2
 8002360:	b259      	sxtb	r1, r3
 8002362:	79fb      	ldrb	r3, [r7, #7]
 8002364:	22e8      	movs	r2, #232	; 0xe8
 8002366:	fb02 f303 	mul.w	r3, r2, r3
 800236a:	683a      	ldr	r2, [r7, #0]
 800236c:	4413      	add	r3, r2
 800236e:	b2ca      	uxtb	r2, r1
 8002370:	709a      	strb	r2, [r3, #2]
}
 8002372:	bf00      	nop
 8002374:	3714      	adds	r7, #20
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr

0800237e <LTC681x_set_cfgr_ov>:

/* Helper function to set OV value in CFG register */
void LTC681x_set_cfgr_ov(uint8_t nIC, cell_asic *ic, uint16_t ov) {
 800237e:	b480      	push	{r7}
 8002380:	b085      	sub	sp, #20
 8002382:	af00      	add	r7, sp, #0
 8002384:	4603      	mov	r3, r0
 8002386:	6039      	str	r1, [r7, #0]
 8002388:	71fb      	strb	r3, [r7, #7]
 800238a:	4613      	mov	r3, r2
 800238c:	80bb      	strh	r3, [r7, #4]
  uint16_t tmp = (ov / 16);
 800238e:	88bb      	ldrh	r3, [r7, #4]
 8002390:	091b      	lsrs	r3, r3, #4
 8002392:	81fb      	strh	r3, [r7, #14]
  ic[nIC].config.tx_data[3] = 0x00FF & (tmp >> 4);
 8002394:	89fb      	ldrh	r3, [r7, #14]
 8002396:	091b      	lsrs	r3, r3, #4
 8002398:	b299      	uxth	r1, r3
 800239a:	79fb      	ldrb	r3, [r7, #7]
 800239c:	22e8      	movs	r2, #232	; 0xe8
 800239e:	fb02 f303 	mul.w	r3, r2, r3
 80023a2:	683a      	ldr	r2, [r7, #0]
 80023a4:	4413      	add	r3, r2
 80023a6:	b2ca      	uxtb	r2, r1
 80023a8:	70da      	strb	r2, [r3, #3]
  ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2] & 0x0F;
 80023aa:	79fb      	ldrb	r3, [r7, #7]
 80023ac:	22e8      	movs	r2, #232	; 0xe8
 80023ae:	fb02 f303 	mul.w	r3, r2, r3
 80023b2:	683a      	ldr	r2, [r7, #0]
 80023b4:	4413      	add	r3, r2
 80023b6:	789a      	ldrb	r2, [r3, #2]
 80023b8:	79fb      	ldrb	r3, [r7, #7]
 80023ba:	21e8      	movs	r1, #232	; 0xe8
 80023bc:	fb01 f303 	mul.w	r3, r1, r3
 80023c0:	6839      	ldr	r1, [r7, #0]
 80023c2:	440b      	add	r3, r1
 80023c4:	f002 020f 	and.w	r2, r2, #15
 80023c8:	b2d2      	uxtb	r2, r2
 80023ca:	709a      	strb	r2, [r3, #2]
  ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2] | ((0x000F & tmp) << 4);
 80023cc:	79fb      	ldrb	r3, [r7, #7]
 80023ce:	22e8      	movs	r2, #232	; 0xe8
 80023d0:	fb02 f303 	mul.w	r3, r2, r3
 80023d4:	683a      	ldr	r2, [r7, #0]
 80023d6:	4413      	add	r3, r2
 80023d8:	789b      	ldrb	r3, [r3, #2]
 80023da:	b25a      	sxtb	r2, r3
 80023dc:	89fb      	ldrh	r3, [r7, #14]
 80023de:	011b      	lsls	r3, r3, #4
 80023e0:	b25b      	sxtb	r3, r3
 80023e2:	4313      	orrs	r3, r2
 80023e4:	b259      	sxtb	r1, r3
 80023e6:	79fb      	ldrb	r3, [r7, #7]
 80023e8:	22e8      	movs	r2, #232	; 0xe8
 80023ea:	fb02 f303 	mul.w	r3, r2, r3
 80023ee:	683a      	ldr	r2, [r7, #0]
 80023f0:	4413      	add	r3, r2
 80023f2:	b2ca      	uxtb	r2, r1
 80023f4:	709a      	strb	r2, [r3, #2]
}
 80023f6:	bf00      	nop
 80023f8:	3714      	adds	r7, #20
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
	...

08002404 <cs_low>:

#include "stm32f4xx_hal.h"

extern hspi1;

void cs_low(uint8_t pin) {
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	4603      	mov	r3, r0
 800240c:	71fb      	strb	r3, [r7, #7]
//  output_low(pin);
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800240e:	2200      	movs	r2, #0
 8002410:	2140      	movs	r1, #64	; 0x40
 8002412:	4803      	ldr	r0, [pc, #12]	; (8002420 <cs_low+0x1c>)
 8002414:	f002 fd24 	bl	8004e60 <HAL_GPIO_WritePin>
}
 8002418:	bf00      	nop
 800241a:	3708      	adds	r7, #8
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	40020400 	.word	0x40020400

08002424 <cs_high>:

void cs_high(uint8_t pin) {
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
 800242a:	4603      	mov	r3, r0
 800242c:	71fb      	strb	r3, [r7, #7]
//  output_high(pin);
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 800242e:	2201      	movs	r2, #1
 8002430:	2140      	movs	r1, #64	; 0x40
 8002432:	4803      	ldr	r0, [pc, #12]	; (8002440 <cs_high+0x1c>)
 8002434:	f002 fd14 	bl	8004e60 <HAL_GPIO_WritePin>
}
 8002438:	bf00      	nop
 800243a:	3708      	adds	r7, #8
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	40020400 	.word	0x40020400

08002444 <delay_u>:

void delay_u(uint16_t micro) {
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	4603      	mov	r3, r0
 800244c:	80fb      	strh	r3, [r7, #6]
  HAL_Delay(1);
 800244e:	2001      	movs	r0, #1
 8002450:	f001 fcb4 	bl	8003dbc <HAL_Delay>
}
 8002454:	bf00      	nop
 8002456:	3708      	adds	r7, #8
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}

0800245c <spi_write_array>:
/*
 Writes an array of bytes out of the SPI port
 */
void spi_write_array(uint8_t len, // Option: Number of bytes to be written on the SPI port
    uint8_t data[] //Array of bytes to be written on the SPI port
    ) {
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	4603      	mov	r3, r0
 8002464:	6039      	str	r1, [r7, #0]
 8002466:	71fb      	strb	r3, [r7, #7]
//  for (uint8_t i = 0; i < len; i++)
//  {
//    SPI.transfer((int8_t)data[i]);
//  }
  HAL_SPI_Transmit(&hspi1, data, len, 100);
 8002468:	79fb      	ldrb	r3, [r7, #7]
 800246a:	b29a      	uxth	r2, r3
 800246c:	2364      	movs	r3, #100	; 0x64
 800246e:	6839      	ldr	r1, [r7, #0]
 8002470:	4803      	ldr	r0, [pc, #12]	; (8002480 <spi_write_array+0x24>)
 8002472:	f003 fafa 	bl	8005a6a <HAL_SPI_Transmit>
}
 8002476:	bf00      	nop
 8002478:	3708      	adds	r7, #8
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	20003514 	.word	0x20003514

08002484 <spi_write_read>:

void spi_write_read(uint8_t tx_Data[], //array of data to be written on SPI port
    uint8_t tx_len, //length of the tx data arry
    uint8_t *rx_data, //Input: array that will store the data read by the SPI port
    uint8_t rx_len //Option: number of bytes to be read from the SPI port
    ) {
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	607a      	str	r2, [r7, #4]
 800248e:	461a      	mov	r2, r3
 8002490:	460b      	mov	r3, r1
 8002492:	72fb      	strb	r3, [r7, #11]
 8002494:	4613      	mov	r3, r2
 8002496:	72bb      	strb	r3, [r7, #10]
//  {
//
//    rx_data[i] = (uint8_t)SPI.transfer(0xFF);
//  }
//  uint_t len = tx_len > rx_len ? tx_len : rx_len;
  HAL_SPI_Transmit(&hspi1, tx_Data, tx_len, 100);
 8002498:	7afb      	ldrb	r3, [r7, #11]
 800249a:	b29a      	uxth	r2, r3
 800249c:	2364      	movs	r3, #100	; 0x64
 800249e:	68f9      	ldr	r1, [r7, #12]
 80024a0:	4806      	ldr	r0, [pc, #24]	; (80024bc <spi_write_read+0x38>)
 80024a2:	f003 fae2 	bl	8005a6a <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi1, rx_data, rx_len, 100);
 80024a6:	7abb      	ldrb	r3, [r7, #10]
 80024a8:	b29a      	uxth	r2, r3
 80024aa:	2364      	movs	r3, #100	; 0x64
 80024ac:	6879      	ldr	r1, [r7, #4]
 80024ae:	4803      	ldr	r0, [pc, #12]	; (80024bc <spi_write_read+0x38>)
 80024b0:	f003 fc17 	bl	8005ce2 <HAL_SPI_Receive>

}
 80024b4:	bf00      	nop
 80024b6:	3710      	adds	r7, #16
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	20003514 	.word	0x20003514

080024c0 <spi_read_byte>:

uint8_t spi_read_byte(uint8_t tx_dat) {
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	4603      	mov	r3, r0
 80024c8:	71fb      	strb	r3, [r7, #7]
//  uint8_t data;
//  data = (uint8_t)SPI.transfer(0xFF);
//  return(data);
  uint8_t data;
  HAL_SPI_Receive(&hspi1, &data, 1, 100);
 80024ca:	f107 010f 	add.w	r1, r7, #15
 80024ce:	2364      	movs	r3, #100	; 0x64
 80024d0:	2201      	movs	r2, #1
 80024d2:	4804      	ldr	r0, [pc, #16]	; (80024e4 <spi_read_byte+0x24>)
 80024d4:	f003 fc05 	bl	8005ce2 <HAL_SPI_Receive>
  return data;
 80024d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3710      	adds	r7, #16
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	20003514 	.word	0x20003514

080024e8 <getTemperature>:
float MIN_MAP_TEMP = -40.0;
float MAX_MAP_TEMP = 120.0;
float MIN_MAP_VOLT = 1.3;
float MAX_MAP_VOLT = 2.44;

float getTemperature(uint16_t val) {
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b086      	sub	sp, #24
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	4603      	mov	r3, r0
 80024f0:	80fb      	strh	r3, [r7, #6]
	float val_raw = val * 0.0001;
 80024f2:	88fb      	ldrh	r3, [r7, #6]
 80024f4:	4618      	mov	r0, r3
 80024f6:	f7fe f835 	bl	8000564 <__aeabi_i2d>
 80024fa:	a341      	add	r3, pc, #260	; (adr r3, 8002600 <getTemperature+0x118>)
 80024fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002500:	f7fe f89a 	bl	8000638 <__aeabi_dmul>
 8002504:	4602      	mov	r2, r0
 8002506:	460b      	mov	r3, r1
 8002508:	4610      	mov	r0, r2
 800250a:	4619      	mov	r1, r3
 800250c:	f7fe fb6c 	bl	8000be8 <__aeabi_d2f>
 8002510:	4603      	mov	r3, r0
 8002512:	60fb      	str	r3, [r7, #12]
	if (val == 65535 || val_raw < MIN_MAP_VOLT || val_raw > MAX_MAP_VOLT) {
 8002514:	88fb      	ldrh	r3, [r7, #6]
 8002516:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800251a:	4293      	cmp	r3, r2
 800251c:	d013      	beq.n	8002546 <getTemperature+0x5e>
 800251e:	4b34      	ldr	r3, [pc, #208]	; (80025f0 <getTemperature+0x108>)
 8002520:	edd3 7a00 	vldr	s15, [r3]
 8002524:	ed97 7a03 	vldr	s14, [r7, #12]
 8002528:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800252c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002530:	d409      	bmi.n	8002546 <getTemperature+0x5e>
 8002532:	4b30      	ldr	r3, [pc, #192]	; (80025f4 <getTemperature+0x10c>)
 8002534:	edd3 7a00 	vldr	s15, [r3]
 8002538:	ed97 7a03 	vldr	s14, [r7, #12]
 800253c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002544:	dd01      	ble.n	800254a <getTemperature+0x62>
		return -42;
 8002546:	4b2c      	ldr	r3, [pc, #176]	; (80025f8 <getTemperature+0x110>)
 8002548:	e04b      	b.n	80025e2 <getTemperature+0xfa>
	}

	// find nearest value
	int index = 0;
 800254a:	2300      	movs	r3, #0
 800254c:	617b      	str	r3, [r7, #20]
	uint8_t found = 0;
 800254e:	2300      	movs	r3, #0
 8002550:	74fb      	strb	r3, [r7, #19]
	while (index < MAP_COUNT - 1 && !found) {
 8002552:	e021      	b.n	8002598 <getTemperature+0xb0>
		if (TEMP_VOLT_MAP[index][1] >= val_raw && val_raw >= TEMP_VOLT_MAP[index + 1][1]) {
 8002554:	4a29      	ldr	r2, [pc, #164]	; (80025fc <getTemperature+0x114>)
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	00db      	lsls	r3, r3, #3
 800255a:	4413      	add	r3, r2
 800255c:	3304      	adds	r3, #4
 800255e:	edd3 7a00 	vldr	s15, [r3]
 8002562:	ed97 7a03 	vldr	s14, [r7, #12]
 8002566:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800256a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800256e:	d810      	bhi.n	8002592 <getTemperature+0xaa>
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	3301      	adds	r3, #1
 8002574:	4a21      	ldr	r2, [pc, #132]	; (80025fc <getTemperature+0x114>)
 8002576:	00db      	lsls	r3, r3, #3
 8002578:	4413      	add	r3, r2
 800257a:	3304      	adds	r3, #4
 800257c:	edd3 7a00 	vldr	s15, [r3]
 8002580:	ed97 7a03 	vldr	s14, [r7, #12]
 8002584:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800258c:	db01      	blt.n	8002592 <getTemperature+0xaa>
			found = 1;
 800258e:	2301      	movs	r3, #1
 8002590:	74fb      	strb	r3, [r7, #19]
		}
		index++;
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	3301      	adds	r3, #1
 8002596:	617b      	str	r3, [r7, #20]
	while (index < MAP_COUNT - 1 && !found) {
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	f5b3 6fca 	cmp.w	r3, #1616	; 0x650
 800259e:	dc02      	bgt.n	80025a6 <getTemperature+0xbe>
 80025a0:	7cfb      	ldrb	r3, [r7, #19]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d0d6      	beq.n	8002554 <getTemperature+0x6c>
	}

	if (val_raw - TEMP_VOLT_MAP[index][1] < 0.5) {
 80025a6:	4a15      	ldr	r2, [pc, #84]	; (80025fc <getTemperature+0x114>)
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	00db      	lsls	r3, r3, #3
 80025ac:	4413      	add	r3, r2
 80025ae:	3304      	adds	r3, #4
 80025b0:	edd3 7a00 	vldr	s15, [r3]
 80025b4:	ed97 7a03 	vldr	s14, [r7, #12]
 80025b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025bc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80025c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025c8:	d505      	bpl.n	80025d6 <getTemperature+0xee>
		return TEMP_VOLT_MAP[index][0];
 80025ca:	4a0c      	ldr	r2, [pc, #48]	; (80025fc <getTemperature+0x114>)
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	00db      	lsls	r3, r3, #3
 80025d0:	4413      	add	r3, r2
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	e005      	b.n	80025e2 <getTemperature+0xfa>
	} else {
		return TEMP_VOLT_MAP[index + 1][0];
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	3301      	adds	r3, #1
 80025da:	4a08      	ldr	r2, [pc, #32]	; (80025fc <getTemperature+0x114>)
 80025dc:	00db      	lsls	r3, r3, #3
 80025de:	4413      	add	r3, r2
 80025e0:	681b      	ldr	r3, [r3, #0]
	}
}
 80025e2:	ee07 3a90 	vmov	s15, r3
 80025e6:	eeb0 0a67 	vmov.f32	s0, s15
 80025ea:	3718      	adds	r7, #24
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	20003290 	.word	0x20003290
 80025f4:	20003294 	.word	0x20003294
 80025f8:	c2280000 	.word	0xc2280000
 80025fc:	20000000 	.word	0x20000000
 8002600:	eb1c432d 	.word	0xeb1c432d
 8002604:	3f1a36e2 	.word	0x3f1a36e2

08002608 <FEB_set_rx_flag>:

// declare functions
void store_charger_msg(uint8_t RxData[]);


void FEB_set_rx_flag() {
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
	CAN_Rx_flag = 1;
 800260c:	4b03      	ldr	r3, [pc, #12]	; (800261c <FEB_set_rx_flag+0x14>)
 800260e:	2201      	movs	r2, #1
 8002610:	701a      	strb	r2, [r3, #0]
}
 8002612:	bf00      	nop
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr
 800261c:	200034e8 	.word	0x200034e8

08002620 <FEB_CAN_Filter_Config>:

void FEB_reset_rx_flag() {
	CAN_Rx_flag = 0;
}

void FEB_CAN_Filter_Config(CAN_HandleTypeDef *hcan) {
 8002620:	b580      	push	{r7, lr}
 8002622:	b08c      	sub	sp, #48	; 0x30
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
	CAN_FilterTypeDef my_can_filter_config;

	my_can_filter_config.FilterActivation = CAN_FILTER_ENABLE;
 8002628:	2301      	movs	r3, #1
 800262a:	62bb      	str	r3, [r7, #40]	; 0x28
	my_can_filter_config.FilterBank = 0;
 800262c:	2300      	movs	r3, #0
 800262e:	61fb      	str	r3, [r7, #28]
	my_can_filter_config.FilterFIFOAssignment = 0;
 8002630:	2300      	movs	r3, #0
 8002632:	61bb      	str	r3, [r7, #24]
	my_can_filter_config.FilterIdHigh = CHARGER_ID >> (BITS_PER_ID - 16);	// set first 16 bits
 8002634:	f24c 73fa 	movw	r3, #51194	; 0xc7fa
 8002638:	60bb      	str	r3, [r7, #8]
	my_can_filter_config.FilterIdLow = CHARGER_ID & 0x1FFF;					// set last 13 bits
 800263a:	f241 03e5 	movw	r3, #4325	; 0x10e5
 800263e:	60fb      	str	r3, [r7, #12]
	my_can_filter_config.FilterMaskIdHigh = 0xFFFF;							// mask first 16 bits
 8002640:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002644:	613b      	str	r3, [r7, #16]
	my_can_filter_config.FilterMaskIdLow = 0x1FFF;							// mask last 13 bits
 8002646:	f641 73ff 	movw	r3, #8191	; 0x1fff
 800264a:	617b      	str	r3, [r7, #20]
	my_can_filter_config.FilterMode = CAN_FILTERMODE_IDMASK;
 800264c:	2300      	movs	r3, #0
 800264e:	623b      	str	r3, [r7, #32]
	my_can_filter_config.FilterScale = CAN_FILTERSCALE_32BIT;
 8002650:	2301      	movs	r3, #1
 8002652:	627b      	str	r3, [r7, #36]	; 0x24
	my_can_filter_config.SlaveStartFilterBank = 27;
 8002654:	231b      	movs	r3, #27
 8002656:	62fb      	str	r3, [r7, #44]	; 0x2c

	if(HAL_CAN_ConfigFilter(hcan, &my_can_filter_config)) {
 8002658:	f107 0308 	add.w	r3, r7, #8
 800265c:	4619      	mov	r1, r3
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f001 fccc 	bl	8003ffc <HAL_CAN_ConfigFilter>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d001      	beq.n	800266e <FEB_CAN_Filter_Config+0x4e>
	  Error_Handler();
 800266a:	f001 f8df 	bl	800382c <Error_Handler>
	}
}
 800266e:	bf00      	nop
 8002670:	3730      	adds	r7, #48	; 0x30
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
	...

08002678 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &my_RxHeader, RxData);
 8002680:	4b07      	ldr	r3, [pc, #28]	; (80026a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 8002682:	4a08      	ldr	r2, [pc, #32]	; (80026a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8002684:	2100      	movs	r1, #0
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f001 fddc 	bl	8004244 <HAL_CAN_GetRxMessage>
	store_charger_msg(RxData);
 800268c:	4804      	ldr	r0, [pc, #16]	; (80026a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 800268e:	f000 f80b 	bl	80026a8 <store_charger_msg>
	FEB_set_rx_flag();
 8002692:	f7ff ffb9 	bl	8002608 <FEB_set_rx_flag>
}
 8002696:	bf00      	nop
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	200034e0 	.word	0x200034e0
 80026a4:	200034c4 	.word	0x200034c4

080026a8 <store_charger_msg>:


void store_charger_msg(uint8_t RxData[]) {
 80026a8:	b480      	push	{r7}
 80026aa:	b085      	sub	sp, #20
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
	uint16_t operating_voltage = (RxData[0] << 8) + RxData[1];
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	b29b      	uxth	r3, r3
 80026b6:	021b      	lsls	r3, r3, #8
 80026b8:	b29a      	uxth	r2, r3
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	3301      	adds	r3, #1
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	4413      	add	r3, r2
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	81fb      	strh	r3, [r7, #14]
	uint16_t operating_current = (RxData[2] << 8) + RxData[3];
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	3302      	adds	r3, #2
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	b29b      	uxth	r3, r3
 80026d0:	021b      	lsls	r3, r3, #8
 80026d2:	b29a      	uxth	r2, r3
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	3303      	adds	r3, #3
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	b29b      	uxth	r3, r3
 80026dc:	4413      	add	r3, r2
 80026de:	b29b      	uxth	r3, r3
 80026e0:	81bb      	strh	r3, [r7, #12]
	uint8_t control = RxData[4];
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	791b      	ldrb	r3, [r3, #4]
 80026e6:	72fb      	strb	r3, [r7, #11]
 80026e8:	89fa      	ldrh	r2, [r7, #14]

	memcpy(&(CHARGER_MESSAGE.operating_voltage), &operating_voltage, 2);
 80026ea:	4b07      	ldr	r3, [pc, #28]	; (8002708 <store_charger_msg+0x60>)
 80026ec:	801a      	strh	r2, [r3, #0]
 80026ee:	89ba      	ldrh	r2, [r7, #12]
	memcpy(&(CHARGER_MESSAGE.operating_current), &operating_current, 2);
 80026f0:	4b05      	ldr	r3, [pc, #20]	; (8002708 <store_charger_msg+0x60>)
 80026f2:	805a      	strh	r2, [r3, #2]
 80026f4:	7afa      	ldrb	r2, [r7, #11]
	memcpy(&(CHARGER_MESSAGE.status), &control, 1);
 80026f6:	4b04      	ldr	r3, [pc, #16]	; (8002708 <store_charger_msg+0x60>)
 80026f8:	711a      	strb	r2, [r3, #4]
}
 80026fa:	bf00      	nop
 80026fc:	3714      	adds	r7, #20
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	200034a4 	.word	0x200034a4

0800270c <FEB_CAN_Init>:

void FEB_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
	// Setting up transmission header
	my_TxHeader.DLC = 8;
 8002714:	4b10      	ldr	r3, [pc, #64]	; (8002758 <FEB_CAN_Init+0x4c>)
 8002716:	2208      	movs	r2, #8
 8002718:	611a      	str	r2, [r3, #16]
	my_TxHeader.ExtId = BMS_ID;
 800271a:	4b0f      	ldr	r3, [pc, #60]	; (8002758 <FEB_CAN_Init+0x4c>)
 800271c:	4a0f      	ldr	r2, [pc, #60]	; (800275c <FEB_CAN_Init+0x50>)
 800271e:	605a      	str	r2, [r3, #4]
	my_TxHeader.IDE = CAN_ID_EXT;
 8002720:	4b0d      	ldr	r3, [pc, #52]	; (8002758 <FEB_CAN_Init+0x4c>)
 8002722:	2204      	movs	r2, #4
 8002724:	609a      	str	r2, [r3, #8]
	my_TxHeader.RTR = CAN_RTR_DATA;
 8002726:	4b0c      	ldr	r3, [pc, #48]	; (8002758 <FEB_CAN_Init+0x4c>)
 8002728:	2200      	movs	r2, #0
 800272a:	60da      	str	r2, [r3, #12]
	my_TxHeader.TransmitGlobalTime = DISABLE;
 800272c:	4b0a      	ldr	r3, [pc, #40]	; (8002758 <FEB_CAN_Init+0x4c>)
 800272e:	2200      	movs	r2, #0
 8002730:	751a      	strb	r2, [r3, #20]

	// Using the assigned array and num to configure filters
	FEB_CAN_Filter_Config(hcan);
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f7ff ff74 	bl	8002620 <FEB_CAN_Filter_Config>

	// Starting the CAN peripheral and enabling the receive interrupt
	if (HAL_CAN_Start(hcan) != HAL_OK) {
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f001 fd3f 	bl	80041bc <HAL_CAN_Start>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d001      	beq.n	8002748 <FEB_CAN_Init+0x3c>
	  Error_Handler();
 8002744:	f001 f872 	bl	800382c <Error_Handler>
	}
	HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8002748:	2102      	movs	r1, #2
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f001 fe8c 	bl	8004468 <HAL_CAN_ActivateNotification>
}
 8002750:	bf00      	nop
 8002752:	3708      	adds	r7, #8
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	200034ac 	.word	0x200034ac
 800275c:	1806e5f4 	.word	0x1806e5f4

08002760 <getVoltage>:
uint16_t OV = OV_THRESHOLD; //!< Over-voltage Comparison Voltage
uint8_t DCCBITS_A[12] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 }; //!< Discharge cell switch //Dcc 1,2,3,4,5,6,7,8,9,10,11,12
uint8_t DCTOBITS[4] = { 1, 0, 1, 0 }; //!< Discharge time value // Dcto 0,1,2,3 // Programed for 4 min


float getVoltage(uint16_t val) {
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	4603      	mov	r3, r0
 8002768:	80fb      	strh	r3, [r7, #6]
  return val == 65535 ? -42 : val * 0.0001;
 800276a:	88fb      	ldrh	r3, [r7, #6]
 800276c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002770:	4293      	cmp	r3, r2
 8002772:	d010      	beq.n	8002796 <getVoltage+0x36>
 8002774:	88fb      	ldrh	r3, [r7, #6]
 8002776:	4618      	mov	r0, r3
 8002778:	f7fd fef4 	bl	8000564 <__aeabi_i2d>
 800277c:	a30b      	add	r3, pc, #44	; (adr r3, 80027ac <getVoltage+0x4c>)
 800277e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002782:	f7fd ff59 	bl	8000638 <__aeabi_dmul>
 8002786:	4602      	mov	r2, r0
 8002788:	460b      	mov	r3, r1
 800278a:	4610      	mov	r0, r2
 800278c:	4619      	mov	r1, r3
 800278e:	f7fe fa2b 	bl	8000be8 <__aeabi_d2f>
 8002792:	4603      	mov	r3, r0
 8002794:	e000      	b.n	8002798 <getVoltage+0x38>
 8002796:	4b04      	ldr	r3, [pc, #16]	; (80027a8 <getVoltage+0x48>)
 8002798:	ee07 3a90 	vmov	s15, r3
}
 800279c:	eeb0 0a67 	vmov.f32	s0, s15
 80027a0:	3708      	adds	r7, #8
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	c2280000 	.word	0xc2280000
 80027ac:	eb1c432d 	.word	0xeb1c432d
 80027b0:	3f1a36e2 	.word	0x3f1a36e2

080027b4 <pollTemperature>:
//float getTemperature(uint16_t val) {
//  return val == 65535 ? -42 : 7550 - 16186 * (0.0001 * val) + 13149 * pow(0.0001 * val, 2) - 4755 * pow(0.0001 * val, 3) + 642 * pow(0.0001 * val, 4);
//}


int8_t pollTemperature(uint16_t temperature_ch) {
 80027b4:	b590      	push	{r4, r7, lr}
 80027b6:	b08b      	sub	sp, #44	; 0x2c
 80027b8:	af06      	add	r7, sp, #24
 80027ba:	4603      	mov	r3, r0
 80027bc:	80fb      	strh	r3, [r7, #6]
  int8_t error = 0;
 80027be:	2300      	movs	r3, #0
 80027c0:	737b      	strb	r3, [r7, #13]
  LTC6811_init_cfg(N_ICS, accumulator.config);
 80027c2:	4935      	ldr	r1, [pc, #212]	; (8002898 <pollTemperature+0xe4>)
 80027c4:	2002      	movs	r0, #2
 80027c6:	f7fe fca5 	bl	8001114 <LTC6811_init_cfg>
  GPIOBITS_A[4] = (temperature_ch >> 2) & 0b1;
 80027ca:	88fb      	ldrh	r3, [r7, #6]
 80027cc:	089b      	lsrs	r3, r3, #2
 80027ce:	b29b      	uxth	r3, r3
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	f003 0301 	and.w	r3, r3, #1
 80027d6:	b2da      	uxtb	r2, r3
 80027d8:	4b30      	ldr	r3, [pc, #192]	; (800289c <pollTemperature+0xe8>)
 80027da:	711a      	strb	r2, [r3, #4]
  GPIOBITS_A[3] = (temperature_ch >> 1) & 0b1;
 80027dc:	88fb      	ldrh	r3, [r7, #6]
 80027de:	085b      	lsrs	r3, r3, #1
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	f003 0301 	and.w	r3, r3, #1
 80027e8:	b2da      	uxtb	r2, r3
 80027ea:	4b2c      	ldr	r3, [pc, #176]	; (800289c <pollTemperature+0xe8>)
 80027ec:	70da      	strb	r2, [r3, #3]
  GPIOBITS_A[2] = (temperature_ch >> 0) & 0b1;
 80027ee:	88fb      	ldrh	r3, [r7, #6]
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	b2da      	uxtb	r2, r3
 80027f8:	4b28      	ldr	r3, [pc, #160]	; (800289c <pollTemperature+0xe8>)
 80027fa:	709a      	strb	r2, [r3, #2]
  GPIOBITS_A[1] = 0b1;
 80027fc:	4b27      	ldr	r3, [pc, #156]	; (800289c <pollTemperature+0xe8>)
 80027fe:	2201      	movs	r2, #1
 8002800:	705a      	strb	r2, [r3, #1]
  GPIOBITS_A[0] = 0b1;
 8002802:	4b26      	ldr	r3, [pc, #152]	; (800289c <pollTemperature+0xe8>)
 8002804:	2201      	movs	r2, #1
 8002806:	701a      	strb	r2, [r3, #0]
  for (uint16_t i = 0; i < N_ICS; i+=1) {
 8002808:	2300      	movs	r3, #0
 800280a:	81fb      	strh	r3, [r7, #14]
 800280c:	e019      	b.n	8002842 <pollTemperature+0x8e>
    LTC6811_set_cfgr(i, accumulator.config, REFON, ADCOPT, GPIOBITS_A, DCCBITS_A, DCTOBITS, UV, OV);
 800280e:	89fb      	ldrh	r3, [r7, #14]
 8002810:	b2d8      	uxtb	r0, r3
 8002812:	4b23      	ldr	r3, [pc, #140]	; (80028a0 <pollTemperature+0xec>)
 8002814:	7819      	ldrb	r1, [r3, #0]
 8002816:	4b23      	ldr	r3, [pc, #140]	; (80028a4 <pollTemperature+0xf0>)
 8002818:	781c      	ldrb	r4, [r3, #0]
 800281a:	4b23      	ldr	r3, [pc, #140]	; (80028a8 <pollTemperature+0xf4>)
 800281c:	881b      	ldrh	r3, [r3, #0]
 800281e:	4a23      	ldr	r2, [pc, #140]	; (80028ac <pollTemperature+0xf8>)
 8002820:	8812      	ldrh	r2, [r2, #0]
 8002822:	9204      	str	r2, [sp, #16]
 8002824:	9303      	str	r3, [sp, #12]
 8002826:	4b22      	ldr	r3, [pc, #136]	; (80028b0 <pollTemperature+0xfc>)
 8002828:	9302      	str	r3, [sp, #8]
 800282a:	4b22      	ldr	r3, [pc, #136]	; (80028b4 <pollTemperature+0x100>)
 800282c:	9301      	str	r3, [sp, #4]
 800282e:	4b1b      	ldr	r3, [pc, #108]	; (800289c <pollTemperature+0xe8>)
 8002830:	9300      	str	r3, [sp, #0]
 8002832:	4623      	mov	r3, r4
 8002834:	460a      	mov	r2, r1
 8002836:	4918      	ldr	r1, [pc, #96]	; (8002898 <pollTemperature+0xe4>)
 8002838:	f7fe fc7b 	bl	8001132 <LTC6811_set_cfgr>
  for (uint16_t i = 0; i < N_ICS; i+=1) {
 800283c:	89fb      	ldrh	r3, [r7, #14]
 800283e:	3301      	adds	r3, #1
 8002840:	81fb      	strh	r3, [r7, #14]
 8002842:	89fb      	ldrh	r3, [r7, #14]
 8002844:	2b01      	cmp	r3, #1
 8002846:	d9e2      	bls.n	800280e <pollTemperature+0x5a>
  }

  LTC6811_reset_crc_count(N_ICS, accumulator.config);
 8002848:	4913      	ldr	r1, [pc, #76]	; (8002898 <pollTemperature+0xe4>)
 800284a:	2002      	movs	r0, #2
 800284c:	f7fe fc53 	bl	80010f6 <LTC6811_reset_crc_count>
  LTC6811_init_reg_limits(N_ICS, accumulator.config);
 8002850:	4911      	ldr	r1, [pc, #68]	; (8002898 <pollTemperature+0xe4>)
 8002852:	2002      	movs	r0, #2
 8002854:	f7fe fb9a 	bl	8000f8c <LTC6811_init_reg_limits>

  wakeup_sleep(N_ICS);
 8002858:	2002      	movs	r0, #2
 800285a:	f7fe fca8 	bl	80011ae <wakeup_sleep>
  LTC6811_wrcfg(N_ICS, accumulator.config);
 800285e:	490e      	ldr	r1, [pc, #56]	; (8002898 <pollTemperature+0xe4>)
 8002860:	2002      	movs	r0, #2
 8002862:	f7fe fbe0 	bl	8001026 <LTC6811_wrcfg>

  wakeup_idle(N_ICS);
 8002866:	2002      	movs	r0, #2
 8002868:	f7fe fc84 	bl	8001174 <wakeup_idle>
  LTC6811_adax(ADC_CONVERSION_MODE, AUX_CH_ALL);
 800286c:	2100      	movs	r1, #0
 800286e:	2002      	movs	r0, #2
 8002870:	f7fe fbfb 	bl	800106a <LTC6811_adax>
  LTC6811_pollAdc();
 8002874:	f7fe fc38 	bl	80010e8 <LTC6811_pollAdc>
  wakeup_idle(N_ICS);
 8002878:	2002      	movs	r0, #2
 800287a:	f7fe fc7b 	bl	8001174 <wakeup_idle>
  error = LTC6811_rdaux(SEL_ALL_REG, N_ICS, accumulator.config); // Set to read back all aux registers
 800287e:	4a06      	ldr	r2, [pc, #24]	; (8002898 <pollTemperature+0xe4>)
 8002880:	2102      	movs	r1, #2
 8002882:	2000      	movs	r0, #0
 8002884:	f7fe fc1a 	bl	80010bc <LTC6811_rdaux>
 8002888:	4603      	mov	r3, r0
 800288a:	737b      	strb	r3, [r7, #13]
  return error;
 800288c:	f997 300d 	ldrsb.w	r3, [r7, #13]
}
 8002890:	4618      	mov	r0, r3
 8002892:	3714      	adds	r7, #20
 8002894:	46bd      	mov	sp, r7
 8002896:	bd90      	pop	{r4, r7, pc}
 8002898:	200035b0 	.word	0x200035b0
 800289c:	2000329c 	.word	0x2000329c
 80028a0:	20003298 	.word	0x20003298
 80028a4:	20003808 	.word	0x20003808
 80028a8:	200032a2 	.word	0x200032a2
 80028ac:	200032a4 	.word	0x200032a4
 80028b0:	200032a8 	.word	0x200032a8
 80028b4:	2000380c 	.word	0x2000380c

080028b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028b8:	b590      	push	{r4, r7, lr}
 80028ba:	f2ad 5d4c 	subw	sp, sp, #1356	; 0x54c
 80028be:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028c0:	f001 fa0a 	bl	8003cd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028c4:	f000 fe48 	bl	8003558 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80028c8:	f000 ff4a 	bl	8003760 <MX_GPIO_Init>
  MX_CAN1_Init();
 80028cc:	f000 feb2 	bl	8003634 <MX_CAN1_Init>
  MX_SPI1_Init();
 80028d0:	f000 fee6 	bl	80036a0 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80028d4:	f000 ff1a 	bl	800370c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  FEB_CAN_Init(&hcan1);
 80028d8:	4853      	ldr	r0, [pc, #332]	; (8002a28 <main+0x170>)
 80028da:	f7ff ff17 	bl	800270c <FEB_CAN_Init>

  LTC6811_init_cfg(N_ICS, accumulator.config);
 80028de:	4953      	ldr	r1, [pc, #332]	; (8002a2c <main+0x174>)
 80028e0:	2002      	movs	r0, #2
 80028e2:	f7fe fc17 	bl	8001114 <LTC6811_init_cfg>
  LTC6811_set_cfgr(0, accumulator.config, REFON, ADCOPT, GPIOBITS_A, DCCBITS_A, DCTOBITS, UV, OV);
 80028e6:	4b52      	ldr	r3, [pc, #328]	; (8002a30 <main+0x178>)
 80028e8:	7819      	ldrb	r1, [r3, #0]
 80028ea:	4b52      	ldr	r3, [pc, #328]	; (8002a34 <main+0x17c>)
 80028ec:	7818      	ldrb	r0, [r3, #0]
 80028ee:	4b52      	ldr	r3, [pc, #328]	; (8002a38 <main+0x180>)
 80028f0:	881b      	ldrh	r3, [r3, #0]
 80028f2:	4a52      	ldr	r2, [pc, #328]	; (8002a3c <main+0x184>)
 80028f4:	8812      	ldrh	r2, [r2, #0]
 80028f6:	9204      	str	r2, [sp, #16]
 80028f8:	9303      	str	r3, [sp, #12]
 80028fa:	4b51      	ldr	r3, [pc, #324]	; (8002a40 <main+0x188>)
 80028fc:	9302      	str	r3, [sp, #8]
 80028fe:	4b51      	ldr	r3, [pc, #324]	; (8002a44 <main+0x18c>)
 8002900:	9301      	str	r3, [sp, #4]
 8002902:	4b51      	ldr	r3, [pc, #324]	; (8002a48 <main+0x190>)
 8002904:	9300      	str	r3, [sp, #0]
 8002906:	4603      	mov	r3, r0
 8002908:	460a      	mov	r2, r1
 800290a:	4948      	ldr	r1, [pc, #288]	; (8002a2c <main+0x174>)
 800290c:	2000      	movs	r0, #0
 800290e:	f7fe fc10 	bl	8001132 <LTC6811_set_cfgr>

  //    temperatures[temperature_ch] = bms_ic_arr[ic_idx].aux.a_codes[1];

  LTC6811_reset_crc_count(N_ICS, accumulator.config);
 8002912:	4946      	ldr	r1, [pc, #280]	; (8002a2c <main+0x174>)
 8002914:	2002      	movs	r0, #2
 8002916:	f7fe fbee 	bl	80010f6 <LTC6811_reset_crc_count>
  LTC6811_init_reg_limits(N_ICS, accumulator.config);
 800291a:	4944      	ldr	r1, [pc, #272]	; (8002a2c <main+0x174>)
 800291c:	2002      	movs	r0, #2
 800291e:	f7fe fb35 	bl	8000f8c <LTC6811_init_reg_limits>
    MAX_TEMPERATURE = 45;
    MIN_VOLTAGE = 3.0;
    MAX_VOLTAGE = 4.2;
    MAX_CURRENT = 12;
  } else {
    MIN_TEMPERATURE = -20;
 8002922:	4b4a      	ldr	r3, [pc, #296]	; (8002a4c <main+0x194>)
 8002924:	f507 62a3 	add.w	r2, r7, #1304	; 0x518
 8002928:	6013      	str	r3, [r2, #0]
    MAX_TEMPERATURE = 60;
 800292a:	4b49      	ldr	r3, [pc, #292]	; (8002a50 <main+0x198>)
 800292c:	f207 5214 	addw	r2, r7, #1300	; 0x514
 8002930:	6013      	str	r3, [r2, #0]
    MIN_VOLTAGE = 3.0;
 8002932:	4b48      	ldr	r3, [pc, #288]	; (8002a54 <main+0x19c>)
 8002934:	f507 62a2 	add.w	r2, r7, #1296	; 0x510
 8002938:	6013      	str	r3, [r2, #0]
    MAX_VOLTAGE = 4.2;
 800293a:	4b47      	ldr	r3, [pc, #284]	; (8002a58 <main+0x1a0>)
 800293c:	f207 520c 	addw	r2, r7, #1292	; 0x50c
 8002940:	6013      	str	r3, [r2, #0]
	  BMS_MESSAGE.max_current = (uint16_t) (MAX_CURRENT * 10);
	  BMS_MESSAGE.control = 0;

	  FEB_CAN_Transmit(&hcan1);
  }
  uint8_t stop_charge = 0;
 8002942:	2300      	movs	r3, #0
 8002944:	f887 350b 	strb.w	r3, [r7, #1291]	; 0x50b
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    int8_t error = 0;
 8002948:	2300      	movs	r3, #0
 800294a:	f887 350a 	strb.w	r3, [r7, #1290]	; 0x50a

    char str[1024];

    LTC6811_init_cfg(N_ICS, accumulator.config);
 800294e:	4937      	ldr	r1, [pc, #220]	; (8002a2c <main+0x174>)
 8002950:	2002      	movs	r0, #2
 8002952:	f7fe fbdf 	bl	8001114 <LTC6811_init_cfg>
    uint8_t temperature_ch = 0;
 8002956:	2300      	movs	r3, #0
 8002958:	f887 3509 	strb.w	r3, [r7, #1289]	; 0x509
    GPIOBITS_A[4] = (temperature_ch >> 2) & 0b1;
 800295c:	f897 3509 	ldrb.w	r3, [r7, #1289]	; 0x509
 8002960:	089b      	lsrs	r3, r3, #2
 8002962:	b2db      	uxtb	r3, r3
 8002964:	f003 0301 	and.w	r3, r3, #1
 8002968:	b2da      	uxtb	r2, r3
 800296a:	4b37      	ldr	r3, [pc, #220]	; (8002a48 <main+0x190>)
 800296c:	711a      	strb	r2, [r3, #4]
    GPIOBITS_A[3] = (temperature_ch >> 1) & 0b1;
 800296e:	f897 3509 	ldrb.w	r3, [r7, #1289]	; 0x509
 8002972:	085b      	lsrs	r3, r3, #1
 8002974:	b2db      	uxtb	r3, r3
 8002976:	f003 0301 	and.w	r3, r3, #1
 800297a:	b2da      	uxtb	r2, r3
 800297c:	4b32      	ldr	r3, [pc, #200]	; (8002a48 <main+0x190>)
 800297e:	70da      	strb	r2, [r3, #3]
    GPIOBITS_A[2] = (temperature_ch >> 0) & 0b1;
 8002980:	f897 3509 	ldrb.w	r3, [r7, #1289]	; 0x509
 8002984:	f003 0301 	and.w	r3, r3, #1
 8002988:	b2da      	uxtb	r2, r3
 800298a:	4b2f      	ldr	r3, [pc, #188]	; (8002a48 <main+0x190>)
 800298c:	709a      	strb	r2, [r3, #2]
    GPIOBITS_A[1] = 0b1;
 800298e:	4b2e      	ldr	r3, [pc, #184]	; (8002a48 <main+0x190>)
 8002990:	2201      	movs	r2, #1
 8002992:	705a      	strb	r2, [r3, #1]
    GPIOBITS_A[0] = 0b1;
 8002994:	4b2c      	ldr	r3, [pc, #176]	; (8002a48 <main+0x190>)
 8002996:	2201      	movs	r2, #1
 8002998:	701a      	strb	r2, [r3, #0]
    LTC6811_set_cfgr(N_ICS, accumulator.config, REFON, ADCOPT, GPIOBITS_A, DCCBITS_A, DCTOBITS, UV, OV);
 800299a:	4b25      	ldr	r3, [pc, #148]	; (8002a30 <main+0x178>)
 800299c:	7819      	ldrb	r1, [r3, #0]
 800299e:	4b25      	ldr	r3, [pc, #148]	; (8002a34 <main+0x17c>)
 80029a0:	7818      	ldrb	r0, [r3, #0]
 80029a2:	4b25      	ldr	r3, [pc, #148]	; (8002a38 <main+0x180>)
 80029a4:	881b      	ldrh	r3, [r3, #0]
 80029a6:	4a25      	ldr	r2, [pc, #148]	; (8002a3c <main+0x184>)
 80029a8:	8812      	ldrh	r2, [r2, #0]
 80029aa:	9204      	str	r2, [sp, #16]
 80029ac:	9303      	str	r3, [sp, #12]
 80029ae:	4b24      	ldr	r3, [pc, #144]	; (8002a40 <main+0x188>)
 80029b0:	9302      	str	r3, [sp, #8]
 80029b2:	4b24      	ldr	r3, [pc, #144]	; (8002a44 <main+0x18c>)
 80029b4:	9301      	str	r3, [sp, #4]
 80029b6:	4b24      	ldr	r3, [pc, #144]	; (8002a48 <main+0x190>)
 80029b8:	9300      	str	r3, [sp, #0]
 80029ba:	4603      	mov	r3, r0
 80029bc:	460a      	mov	r2, r1
 80029be:	491b      	ldr	r1, [pc, #108]	; (8002a2c <main+0x174>)
 80029c0:	2002      	movs	r0, #2
 80029c2:	f7fe fbb6 	bl	8001132 <LTC6811_set_cfgr>

    LTC6811_reset_crc_count(N_ICS, accumulator.config);
 80029c6:	4919      	ldr	r1, [pc, #100]	; (8002a2c <main+0x174>)
 80029c8:	2002      	movs	r0, #2
 80029ca:	f7fe fb94 	bl	80010f6 <LTC6811_reset_crc_count>
    LTC6811_init_reg_limits(N_ICS, accumulator.config);
 80029ce:	4917      	ldr	r1, [pc, #92]	; (8002a2c <main+0x174>)
 80029d0:	2002      	movs	r0, #2
 80029d2:	f7fe fadb 	bl	8000f8c <LTC6811_init_reg_limits>

    wakeup_sleep(N_ICS);
 80029d6:	2002      	movs	r0, #2
 80029d8:	f7fe fbe9 	bl	80011ae <wakeup_sleep>
    LTC6811_wrcfg(N_ICS, accumulator.config);
 80029dc:	4913      	ldr	r1, [pc, #76]	; (8002a2c <main+0x174>)
 80029de:	2002      	movs	r0, #2
 80029e0:	f7fe fb21 	bl	8001026 <LTC6811_wrcfg>

    wakeup_idle(N_ICS);
 80029e4:	2002      	movs	r0, #2
 80029e6:	f7fe fbc5 	bl	8001174 <wakeup_idle>
    LTC6811_adcv(ADC_CONVERSION_MODE, ADC_DCP, CELL_CH_TO_CONVERT);
 80029ea:	2200      	movs	r2, #0
 80029ec:	2101      	movs	r1, #1
 80029ee:	2002      	movs	r0, #2
 80029f0:	f7fe fb28 	bl	8001044 <LTC6811_adcv>
    LTC6811_pollAdc();
 80029f4:	f7fe fb78 	bl	80010e8 <LTC6811_pollAdc>
    wakeup_idle(N_ICS);
 80029f8:	2002      	movs	r0, #2
 80029fa:	f7fe fbbb 	bl	8001174 <wakeup_idle>

    error = LTC6811_rdcv(SEL_ALL_REG, N_ICS, accumulator.config);
 80029fe:	4a0b      	ldr	r2, [pc, #44]	; (8002a2c <main+0x174>)
 8002a00:	2102      	movs	r1, #2
 8002a02:	2000      	movs	r0, #0
 8002a04:	f7fe fb43 	bl	800108e <LTC6811_rdcv>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	f887 350a 	strb.w	r3, [r7, #1290]	; 0x50a


    sprintf(str, "error code %d\r\n", error);
 8002a0e:	f997 250a 	ldrsb.w	r2, [r7, #1290]	; 0x50a
 8002a12:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002a16:	4911      	ldr	r1, [pc, #68]	; (8002a5c <main+0x1a4>)
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f004 fea3 	bl	8007764 <siprintf>
    // FEB_log(MODULE_NAME, "DEBUG", str);

    for (uint16_t bank_idx = 0; bank_idx < N_BANKS; bank_idx += 1) {
 8002a1e:	2300      	movs	r3, #0
 8002a20:	f8a7 3522 	strh.w	r3, [r7, #1314]	; 0x522
 8002a24:	e1f9      	b.n	8002e1a <main+0x562>
 8002a26:	bf00      	nop
 8002a28:	200034ec 	.word	0x200034ec
 8002a2c:	200035b0 	.word	0x200035b0
 8002a30:	20003298 	.word	0x20003298
 8002a34:	20003808 	.word	0x20003808
 8002a38:	200032a2 	.word	0x200032a2
 8002a3c:	200032a4 	.word	0x200032a4
 8002a40:	200032a8 	.word	0x200032a8
 8002a44:	2000380c 	.word	0x2000380c
 8002a48:	2000329c 	.word	0x2000329c
 8002a4c:	c1a00000 	.word	0xc1a00000
 8002a50:	42700000 	.word	0x42700000
 8002a54:	40400000 	.word	0x40400000
 8002a58:	40866666 	.word	0x40866666
 8002a5c:	08009aa0 	.word	0x08009aa0
      accumulator.banks[bank_idx].cells[16].voltage = getVoltage(accumulator.config[bank_idx * 2].cells.c_codes[0]);
 8002a60:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	4ae4      	ldr	r2, [pc, #912]	; (8002df8 <main+0x540>)
 8002a68:	21e8      	movs	r1, #232	; 0xe8
 8002a6a:	fb01 f303 	mul.w	r3, r1, r3
 8002a6e:	4413      	add	r3, r2
 8002a70:	331e      	adds	r3, #30
 8002a72:	881b      	ldrh	r3, [r3, #0]
 8002a74:	f8b7 4522 	ldrh.w	r4, [r7, #1314]	; 0x522
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7ff fe71 	bl	8002760 <getVoltage>
 8002a7e:	eef0 7a40 	vmov.f32	s15, s0
 8002a82:	4add      	ldr	r2, [pc, #884]	; (8002df8 <main+0x540>)
 8002a84:	4623      	mov	r3, r4
 8002a86:	011b      	lsls	r3, r3, #4
 8002a88:	4423      	add	r3, r4
 8002a8a:	00db      	lsls	r3, r3, #3
 8002a8c:	4413      	add	r3, r2
 8002a8e:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8002a92:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[15].voltage = getVoltage(accumulator.config[bank_idx * 2].cells.c_codes[1]);
 8002a96:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	4ad6      	ldr	r2, [pc, #856]	; (8002df8 <main+0x540>)
 8002a9e:	21e8      	movs	r1, #232	; 0xe8
 8002aa0:	fb01 f303 	mul.w	r3, r1, r3
 8002aa4:	4413      	add	r3, r2
 8002aa6:	3320      	adds	r3, #32
 8002aa8:	881b      	ldrh	r3, [r3, #0]
 8002aaa:	f8b7 4522 	ldrh.w	r4, [r7, #1314]	; 0x522
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7ff fe56 	bl	8002760 <getVoltage>
 8002ab4:	eef0 7a40 	vmov.f32	s15, s0
 8002ab8:	4acf      	ldr	r2, [pc, #828]	; (8002df8 <main+0x540>)
 8002aba:	4623      	mov	r3, r4
 8002abc:	011b      	lsls	r3, r3, #4
 8002abe:	4423      	add	r3, r4
 8002ac0:	00db      	lsls	r3, r3, #3
 8002ac2:	4413      	add	r3, r2
 8002ac4:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8002ac8:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[14].voltage = getVoltage(accumulator.config[bank_idx * 2].cells.c_codes[2]);
 8002acc:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002ad0:	005b      	lsls	r3, r3, #1
 8002ad2:	4ac9      	ldr	r2, [pc, #804]	; (8002df8 <main+0x540>)
 8002ad4:	21e8      	movs	r1, #232	; 0xe8
 8002ad6:	fb01 f303 	mul.w	r3, r1, r3
 8002ada:	4413      	add	r3, r2
 8002adc:	3322      	adds	r3, #34	; 0x22
 8002ade:	881b      	ldrh	r3, [r3, #0]
 8002ae0:	f8b7 4522 	ldrh.w	r4, [r7, #1314]	; 0x522
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7ff fe3b 	bl	8002760 <getVoltage>
 8002aea:	eef0 7a40 	vmov.f32	s15, s0
 8002aee:	4ac2      	ldr	r2, [pc, #776]	; (8002df8 <main+0x540>)
 8002af0:	4623      	mov	r3, r4
 8002af2:	011b      	lsls	r3, r3, #4
 8002af4:	4423      	add	r3, r4
 8002af6:	00db      	lsls	r3, r3, #3
 8002af8:	4413      	add	r3, r2
 8002afa:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8002afe:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[13].voltage = getVoltage(accumulator.config[bank_idx * 2].cells.c_codes[3]);
 8002b02:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	4abb      	ldr	r2, [pc, #748]	; (8002df8 <main+0x540>)
 8002b0a:	21e8      	movs	r1, #232	; 0xe8
 8002b0c:	fb01 f303 	mul.w	r3, r1, r3
 8002b10:	4413      	add	r3, r2
 8002b12:	3324      	adds	r3, #36	; 0x24
 8002b14:	881b      	ldrh	r3, [r3, #0]
 8002b16:	f8b7 4522 	ldrh.w	r4, [r7, #1314]	; 0x522
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f7ff fe20 	bl	8002760 <getVoltage>
 8002b20:	eef0 7a40 	vmov.f32	s15, s0
 8002b24:	4ab4      	ldr	r2, [pc, #720]	; (8002df8 <main+0x540>)
 8002b26:	4623      	mov	r3, r4
 8002b28:	011b      	lsls	r3, r3, #4
 8002b2a:	4423      	add	r3, r4
 8002b2c:	00db      	lsls	r3, r3, #3
 8002b2e:	4413      	add	r3, r2
 8002b30:	f503 730e 	add.w	r3, r3, #568	; 0x238
 8002b34:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[12].voltage = getVoltage(accumulator.config[bank_idx * 2].cells.c_codes[6]);
 8002b38:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002b3c:	005b      	lsls	r3, r3, #1
 8002b3e:	4aae      	ldr	r2, [pc, #696]	; (8002df8 <main+0x540>)
 8002b40:	21e8      	movs	r1, #232	; 0xe8
 8002b42:	fb01 f303 	mul.w	r3, r1, r3
 8002b46:	4413      	add	r3, r2
 8002b48:	332a      	adds	r3, #42	; 0x2a
 8002b4a:	881b      	ldrh	r3, [r3, #0]
 8002b4c:	f8b7 4522 	ldrh.w	r4, [r7, #1314]	; 0x522
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7ff fe05 	bl	8002760 <getVoltage>
 8002b56:	eef0 7a40 	vmov.f32	s15, s0
 8002b5a:	4aa7      	ldr	r2, [pc, #668]	; (8002df8 <main+0x540>)
 8002b5c:	4623      	mov	r3, r4
 8002b5e:	011b      	lsls	r3, r3, #4
 8002b60:	4423      	add	r3, r4
 8002b62:	00db      	lsls	r3, r3, #3
 8002b64:	4413      	add	r3, r2
 8002b66:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8002b6a:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[11].voltage = getVoltage(accumulator.config[bank_idx * 2].cells.c_codes[7]);
 8002b6e:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	4aa0      	ldr	r2, [pc, #640]	; (8002df8 <main+0x540>)
 8002b76:	21e8      	movs	r1, #232	; 0xe8
 8002b78:	fb01 f303 	mul.w	r3, r1, r3
 8002b7c:	4413      	add	r3, r2
 8002b7e:	332c      	adds	r3, #44	; 0x2c
 8002b80:	881b      	ldrh	r3, [r3, #0]
 8002b82:	f8b7 4522 	ldrh.w	r4, [r7, #1314]	; 0x522
 8002b86:	4618      	mov	r0, r3
 8002b88:	f7ff fdea 	bl	8002760 <getVoltage>
 8002b8c:	eef0 7a40 	vmov.f32	s15, s0
 8002b90:	4a99      	ldr	r2, [pc, #612]	; (8002df8 <main+0x540>)
 8002b92:	4623      	mov	r3, r4
 8002b94:	011b      	lsls	r3, r3, #4
 8002b96:	4423      	add	r3, r4
 8002b98:	00db      	lsls	r3, r3, #3
 8002b9a:	4413      	add	r3, r2
 8002b9c:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8002ba0:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[10].voltage = getVoltage(accumulator.config[bank_idx * 2].cells.c_codes[8]);
 8002ba4:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002ba8:	005b      	lsls	r3, r3, #1
 8002baa:	4a93      	ldr	r2, [pc, #588]	; (8002df8 <main+0x540>)
 8002bac:	21e8      	movs	r1, #232	; 0xe8
 8002bae:	fb01 f303 	mul.w	r3, r1, r3
 8002bb2:	4413      	add	r3, r2
 8002bb4:	332e      	adds	r3, #46	; 0x2e
 8002bb6:	881b      	ldrh	r3, [r3, #0]
 8002bb8:	f8b7 4522 	ldrh.w	r4, [r7, #1314]	; 0x522
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7ff fdcf 	bl	8002760 <getVoltage>
 8002bc2:	eef0 7a40 	vmov.f32	s15, s0
 8002bc6:	4a8c      	ldr	r2, [pc, #560]	; (8002df8 <main+0x540>)
 8002bc8:	4623      	mov	r3, r4
 8002bca:	011b      	lsls	r3, r3, #4
 8002bcc:	4423      	add	r3, r4
 8002bce:	00db      	lsls	r3, r3, #3
 8002bd0:	4413      	add	r3, r2
 8002bd2:	f503 7308 	add.w	r3, r3, #544	; 0x220
 8002bd6:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[9].voltage = getVoltage(accumulator.config[bank_idx * 2].cells.c_codes[9]);
 8002bda:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002bde:	005b      	lsls	r3, r3, #1
 8002be0:	4a85      	ldr	r2, [pc, #532]	; (8002df8 <main+0x540>)
 8002be2:	21e8      	movs	r1, #232	; 0xe8
 8002be4:	fb01 f303 	mul.w	r3, r1, r3
 8002be8:	4413      	add	r3, r2
 8002bea:	3330      	adds	r3, #48	; 0x30
 8002bec:	881b      	ldrh	r3, [r3, #0]
 8002bee:	f8b7 4522 	ldrh.w	r4, [r7, #1314]	; 0x522
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7ff fdb4 	bl	8002760 <getVoltage>
 8002bf8:	eef0 7a40 	vmov.f32	s15, s0
 8002bfc:	4a7e      	ldr	r2, [pc, #504]	; (8002df8 <main+0x540>)
 8002bfe:	4623      	mov	r3, r4
 8002c00:	011b      	lsls	r3, r3, #4
 8002c02:	4423      	add	r3, r4
 8002c04:	00db      	lsls	r3, r3, #3
 8002c06:	4413      	add	r3, r2
 8002c08:	f503 7306 	add.w	r3, r3, #536	; 0x218
 8002c0c:	edc3 7a00 	vstr	s15, [r3]

      accumulator.banks[bank_idx].cells[8].voltage = getVoltage(accumulator.config[bank_idx * 2 + 1].cells.c_codes[0]);
 8002c10:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	3301      	adds	r3, #1
 8002c18:	4a77      	ldr	r2, [pc, #476]	; (8002df8 <main+0x540>)
 8002c1a:	21e8      	movs	r1, #232	; 0xe8
 8002c1c:	fb01 f303 	mul.w	r3, r1, r3
 8002c20:	4413      	add	r3, r2
 8002c22:	331e      	adds	r3, #30
 8002c24:	881b      	ldrh	r3, [r3, #0]
 8002c26:	f8b7 4522 	ldrh.w	r4, [r7, #1314]	; 0x522
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7ff fd98 	bl	8002760 <getVoltage>
 8002c30:	eef0 7a40 	vmov.f32	s15, s0
 8002c34:	4a70      	ldr	r2, [pc, #448]	; (8002df8 <main+0x540>)
 8002c36:	4623      	mov	r3, r4
 8002c38:	011b      	lsls	r3, r3, #4
 8002c3a:	4423      	add	r3, r4
 8002c3c:	00db      	lsls	r3, r3, #3
 8002c3e:	4413      	add	r3, r2
 8002c40:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002c44:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[7].voltage = getVoltage(accumulator.config[bank_idx * 2 + 1].cells.c_codes[1]);
 8002c48:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002c4c:	005b      	lsls	r3, r3, #1
 8002c4e:	3301      	adds	r3, #1
 8002c50:	4a69      	ldr	r2, [pc, #420]	; (8002df8 <main+0x540>)
 8002c52:	21e8      	movs	r1, #232	; 0xe8
 8002c54:	fb01 f303 	mul.w	r3, r1, r3
 8002c58:	4413      	add	r3, r2
 8002c5a:	3320      	adds	r3, #32
 8002c5c:	881b      	ldrh	r3, [r3, #0]
 8002c5e:	f8b7 4522 	ldrh.w	r4, [r7, #1314]	; 0x522
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7ff fd7c 	bl	8002760 <getVoltage>
 8002c68:	eef0 7a40 	vmov.f32	s15, s0
 8002c6c:	4a62      	ldr	r2, [pc, #392]	; (8002df8 <main+0x540>)
 8002c6e:	4623      	mov	r3, r4
 8002c70:	011b      	lsls	r3, r3, #4
 8002c72:	4423      	add	r3, r4
 8002c74:	00db      	lsls	r3, r3, #3
 8002c76:	4413      	add	r3, r2
 8002c78:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002c7c:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[6].voltage = getVoltage(accumulator.config[bank_idx * 2 + 1].cells.c_codes[2]);
 8002c80:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002c84:	005b      	lsls	r3, r3, #1
 8002c86:	3301      	adds	r3, #1
 8002c88:	4a5b      	ldr	r2, [pc, #364]	; (8002df8 <main+0x540>)
 8002c8a:	21e8      	movs	r1, #232	; 0xe8
 8002c8c:	fb01 f303 	mul.w	r3, r1, r3
 8002c90:	4413      	add	r3, r2
 8002c92:	3322      	adds	r3, #34	; 0x22
 8002c94:	881b      	ldrh	r3, [r3, #0]
 8002c96:	f8b7 4522 	ldrh.w	r4, [r7, #1314]	; 0x522
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7ff fd60 	bl	8002760 <getVoltage>
 8002ca0:	eef0 7a40 	vmov.f32	s15, s0
 8002ca4:	4a54      	ldr	r2, [pc, #336]	; (8002df8 <main+0x540>)
 8002ca6:	4623      	mov	r3, r4
 8002ca8:	011b      	lsls	r3, r3, #4
 8002caa:	4423      	add	r3, r4
 8002cac:	00db      	lsls	r3, r3, #3
 8002cae:	4413      	add	r3, r2
 8002cb0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002cb4:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[5].voltage = getVoltage(accumulator.config[bank_idx * 2 + 1].cells.c_codes[3]);
 8002cb8:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002cbc:	005b      	lsls	r3, r3, #1
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	4a4d      	ldr	r2, [pc, #308]	; (8002df8 <main+0x540>)
 8002cc2:	21e8      	movs	r1, #232	; 0xe8
 8002cc4:	fb01 f303 	mul.w	r3, r1, r3
 8002cc8:	4413      	add	r3, r2
 8002cca:	3324      	adds	r3, #36	; 0x24
 8002ccc:	881b      	ldrh	r3, [r3, #0]
 8002cce:	f8b7 4522 	ldrh.w	r4, [r7, #1314]	; 0x522
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f7ff fd44 	bl	8002760 <getVoltage>
 8002cd8:	eef0 7a40 	vmov.f32	s15, s0
 8002cdc:	4a46      	ldr	r2, [pc, #280]	; (8002df8 <main+0x540>)
 8002cde:	4623      	mov	r3, r4
 8002ce0:	011b      	lsls	r3, r3, #4
 8002ce2:	4423      	add	r3, r4
 8002ce4:	00db      	lsls	r3, r3, #3
 8002ce6:	4413      	add	r3, r2
 8002ce8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002cec:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[4].voltage = getVoltage(accumulator.config[bank_idx * 2 + 1].cells.c_codes[4]);
 8002cf0:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002cf4:	005b      	lsls	r3, r3, #1
 8002cf6:	3301      	adds	r3, #1
 8002cf8:	4a3f      	ldr	r2, [pc, #252]	; (8002df8 <main+0x540>)
 8002cfa:	21e8      	movs	r1, #232	; 0xe8
 8002cfc:	fb01 f303 	mul.w	r3, r1, r3
 8002d00:	4413      	add	r3, r2
 8002d02:	3326      	adds	r3, #38	; 0x26
 8002d04:	881b      	ldrh	r3, [r3, #0]
 8002d06:	f8b7 4522 	ldrh.w	r4, [r7, #1314]	; 0x522
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f7ff fd28 	bl	8002760 <getVoltage>
 8002d10:	eef0 7a40 	vmov.f32	s15, s0
 8002d14:	4a38      	ldr	r2, [pc, #224]	; (8002df8 <main+0x540>)
 8002d16:	4623      	mov	r3, r4
 8002d18:	011b      	lsls	r3, r3, #4
 8002d1a:	4423      	add	r3, r4
 8002d1c:	00db      	lsls	r3, r3, #3
 8002d1e:	4413      	add	r3, r2
 8002d20:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 8002d24:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[3].voltage = getVoltage(accumulator.config[bank_idx * 2 + 1].cells.c_codes[6]);
 8002d28:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	3301      	adds	r3, #1
 8002d30:	4a31      	ldr	r2, [pc, #196]	; (8002df8 <main+0x540>)
 8002d32:	21e8      	movs	r1, #232	; 0xe8
 8002d34:	fb01 f303 	mul.w	r3, r1, r3
 8002d38:	4413      	add	r3, r2
 8002d3a:	332a      	adds	r3, #42	; 0x2a
 8002d3c:	881b      	ldrh	r3, [r3, #0]
 8002d3e:	f8b7 4522 	ldrh.w	r4, [r7, #1314]	; 0x522
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7ff fd0c 	bl	8002760 <getVoltage>
 8002d48:	eef0 7a40 	vmov.f32	s15, s0
 8002d4c:	4a2a      	ldr	r2, [pc, #168]	; (8002df8 <main+0x540>)
 8002d4e:	4623      	mov	r3, r4
 8002d50:	011b      	lsls	r3, r3, #4
 8002d52:	4423      	add	r3, r4
 8002d54:	00db      	lsls	r3, r3, #3
 8002d56:	4413      	add	r3, r2
 8002d58:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8002d5c:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[2].voltage = getVoltage(accumulator.config[bank_idx * 2 + 1].cells.c_codes[7]);
 8002d60:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002d64:	005b      	lsls	r3, r3, #1
 8002d66:	3301      	adds	r3, #1
 8002d68:	4a23      	ldr	r2, [pc, #140]	; (8002df8 <main+0x540>)
 8002d6a:	21e8      	movs	r1, #232	; 0xe8
 8002d6c:	fb01 f303 	mul.w	r3, r1, r3
 8002d70:	4413      	add	r3, r2
 8002d72:	332c      	adds	r3, #44	; 0x2c
 8002d74:	881b      	ldrh	r3, [r3, #0]
 8002d76:	f8b7 4522 	ldrh.w	r4, [r7, #1314]	; 0x522
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7ff fcf0 	bl	8002760 <getVoltage>
 8002d80:	eef0 7a40 	vmov.f32	s15, s0
 8002d84:	4a1c      	ldr	r2, [pc, #112]	; (8002df8 <main+0x540>)
 8002d86:	4623      	mov	r3, r4
 8002d88:	011b      	lsls	r3, r3, #4
 8002d8a:	4423      	add	r3, r4
 8002d8c:	00db      	lsls	r3, r3, #3
 8002d8e:	4413      	add	r3, r2
 8002d90:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8002d94:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[1].voltage = getVoltage(accumulator.config[bank_idx * 2 + 1].cells.c_codes[8]);
 8002d98:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002d9c:	005b      	lsls	r3, r3, #1
 8002d9e:	3301      	adds	r3, #1
 8002da0:	4a15      	ldr	r2, [pc, #84]	; (8002df8 <main+0x540>)
 8002da2:	21e8      	movs	r1, #232	; 0xe8
 8002da4:	fb01 f303 	mul.w	r3, r1, r3
 8002da8:	4413      	add	r3, r2
 8002daa:	332e      	adds	r3, #46	; 0x2e
 8002dac:	881b      	ldrh	r3, [r3, #0]
 8002dae:	f8b7 4522 	ldrh.w	r4, [r7, #1314]	; 0x522
 8002db2:	4618      	mov	r0, r3
 8002db4:	f7ff fcd4 	bl	8002760 <getVoltage>
 8002db8:	eef0 7a40 	vmov.f32	s15, s0
 8002dbc:	4a0e      	ldr	r2, [pc, #56]	; (8002df8 <main+0x540>)
 8002dbe:	4623      	mov	r3, r4
 8002dc0:	011b      	lsls	r3, r3, #4
 8002dc2:	4423      	add	r3, r4
 8002dc4:	00db      	lsls	r3, r3, #3
 8002dc6:	4413      	add	r3, r2
 8002dc8:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 8002dcc:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[0].voltage = getVoltage(accumulator.config[bank_idx * 2 + 1].cells.c_codes[9]);
 8002dd0:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	4a07      	ldr	r2, [pc, #28]	; (8002df8 <main+0x540>)
 8002dda:	21e8      	movs	r1, #232	; 0xe8
 8002ddc:	fb01 f303 	mul.w	r3, r1, r3
 8002de0:	4413      	add	r3, r2
 8002de2:	3330      	adds	r3, #48	; 0x30
 8002de4:	881b      	ldrh	r3, [r3, #0]
 8002de6:	f8b7 4522 	ldrh.w	r4, [r7, #1314]	; 0x522
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7ff fcb8 	bl	8002760 <getVoltage>
 8002df0:	eef0 7a40 	vmov.f32	s15, s0
 8002df4:	e002      	b.n	8002dfc <main+0x544>
 8002df6:	bf00      	nop
 8002df8:	200035b0 	.word	0x200035b0
 8002dfc:	4aca      	ldr	r2, [pc, #808]	; (8003128 <main+0x870>)
 8002dfe:	4623      	mov	r3, r4
 8002e00:	011b      	lsls	r3, r3, #4
 8002e02:	4423      	add	r3, r4
 8002e04:	00db      	lsls	r3, r3, #3
 8002e06:	4413      	add	r3, r2
 8002e08:	f503 73e8 	add.w	r3, r3, #464	; 0x1d0
 8002e0c:	edc3 7a00 	vstr	s15, [r3]
    for (uint16_t bank_idx = 0; bank_idx < N_BANKS; bank_idx += 1) {
 8002e10:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002e14:	3301      	adds	r3, #1
 8002e16:	f8a7 3522 	strh.w	r3, [r7, #1314]	; 0x522
 8002e1a:	f8b7 3522 	ldrh.w	r3, [r7, #1314]	; 0x522
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	f43f ae1e 	beq.w	8002a60 <main+0x1a8>
    }

    pollTemperature(0);
 8002e24:	2000      	movs	r0, #0
 8002e26:	f7ff fcc5 	bl	80027b4 <pollTemperature>
    for (uint16_t bank_idx = 0; bank_idx < N_BANKS; bank_idx += 1) {
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	f8a7 3520 	strh.w	r3, [r7, #1312]	; 0x520
 8002e30:	e072      	b.n	8002f18 <main+0x660>
      accumulator.banks[bank_idx].cells[12].temperature = getTemperature(accumulator.config[bank_idx * 2].aux.a_codes[0]);
 8002e32:	f8b7 3520 	ldrh.w	r3, [r7, #1312]	; 0x520
 8002e36:	005b      	lsls	r3, r3, #1
 8002e38:	4abb      	ldr	r2, [pc, #748]	; (8003128 <main+0x870>)
 8002e3a:	21e8      	movs	r1, #232	; 0xe8
 8002e3c:	fb01 f303 	mul.w	r3, r1, r3
 8002e40:	4413      	add	r3, r2
 8002e42:	3348      	adds	r3, #72	; 0x48
 8002e44:	881b      	ldrh	r3, [r3, #0]
 8002e46:	f8b7 4520 	ldrh.w	r4, [r7, #1312]	; 0x520
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7ff fb4c 	bl	80024e8 <getTemperature>
 8002e50:	eef0 7a40 	vmov.f32	s15, s0
 8002e54:	4ab4      	ldr	r2, [pc, #720]	; (8003128 <main+0x870>)
 8002e56:	4623      	mov	r3, r4
 8002e58:	011b      	lsls	r3, r3, #4
 8002e5a:	4423      	add	r3, r4
 8002e5c:	00db      	lsls	r3, r3, #3
 8002e5e:	4413      	add	r3, r2
 8002e60:	f503 730d 	add.w	r3, r3, #564	; 0x234
 8002e64:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[16].temperature = getTemperature(accumulator.config[bank_idx * 2].aux.a_codes[1]);
 8002e68:	f8b7 3520 	ldrh.w	r3, [r7, #1312]	; 0x520
 8002e6c:	005b      	lsls	r3, r3, #1
 8002e6e:	4aae      	ldr	r2, [pc, #696]	; (8003128 <main+0x870>)
 8002e70:	21e8      	movs	r1, #232	; 0xe8
 8002e72:	fb01 f303 	mul.w	r3, r1, r3
 8002e76:	4413      	add	r3, r2
 8002e78:	334a      	adds	r3, #74	; 0x4a
 8002e7a:	881b      	ldrh	r3, [r3, #0]
 8002e7c:	f8b7 4520 	ldrh.w	r4, [r7, #1312]	; 0x520
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7ff fb31 	bl	80024e8 <getTemperature>
 8002e86:	eef0 7a40 	vmov.f32	s15, s0
 8002e8a:	4aa7      	ldr	r2, [pc, #668]	; (8003128 <main+0x870>)
 8002e8c:	4623      	mov	r3, r4
 8002e8e:	011b      	lsls	r3, r3, #4
 8002e90:	4423      	add	r3, r4
 8002e92:	00db      	lsls	r3, r3, #3
 8002e94:	4413      	add	r3, r2
 8002e96:	f503 7315 	add.w	r3, r3, #596	; 0x254
 8002e9a:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[4].temperature = getTemperature(accumulator.config[bank_idx * 2 + 1].aux.a_codes[0]);
 8002e9e:	f8b7 3520 	ldrh.w	r3, [r7, #1312]	; 0x520
 8002ea2:	005b      	lsls	r3, r3, #1
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	4aa0      	ldr	r2, [pc, #640]	; (8003128 <main+0x870>)
 8002ea8:	21e8      	movs	r1, #232	; 0xe8
 8002eaa:	fb01 f303 	mul.w	r3, r1, r3
 8002eae:	4413      	add	r3, r2
 8002eb0:	3348      	adds	r3, #72	; 0x48
 8002eb2:	881b      	ldrh	r3, [r3, #0]
 8002eb4:	f8b7 4520 	ldrh.w	r4, [r7, #1312]	; 0x520
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f7ff fb15 	bl	80024e8 <getTemperature>
 8002ebe:	eef0 7a40 	vmov.f32	s15, s0
 8002ec2:	4a99      	ldr	r2, [pc, #612]	; (8003128 <main+0x870>)
 8002ec4:	4623      	mov	r3, r4
 8002ec6:	011b      	lsls	r3, r3, #4
 8002ec8:	4423      	add	r3, r4
 8002eca:	00db      	lsls	r3, r3, #3
 8002ecc:	4413      	add	r3, r2
 8002ece:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8002ed2:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[8].temperature = getTemperature(accumulator.config[bank_idx * 2 + 1].aux.a_codes[1]);
 8002ed6:	f8b7 3520 	ldrh.w	r3, [r7, #1312]	; 0x520
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	3301      	adds	r3, #1
 8002ede:	4a92      	ldr	r2, [pc, #584]	; (8003128 <main+0x870>)
 8002ee0:	21e8      	movs	r1, #232	; 0xe8
 8002ee2:	fb01 f303 	mul.w	r3, r1, r3
 8002ee6:	4413      	add	r3, r2
 8002ee8:	334a      	adds	r3, #74	; 0x4a
 8002eea:	881b      	ldrh	r3, [r3, #0]
 8002eec:	f8b7 4520 	ldrh.w	r4, [r7, #1312]	; 0x520
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7ff faf9 	bl	80024e8 <getTemperature>
 8002ef6:	eef0 7a40 	vmov.f32	s15, s0
 8002efa:	4a8b      	ldr	r2, [pc, #556]	; (8003128 <main+0x870>)
 8002efc:	4623      	mov	r3, r4
 8002efe:	011b      	lsls	r3, r3, #4
 8002f00:	4423      	add	r3, r4
 8002f02:	00db      	lsls	r3, r3, #3
 8002f04:	4413      	add	r3, r2
 8002f06:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8002f0a:	edc3 7a00 	vstr	s15, [r3]
    for (uint16_t bank_idx = 0; bank_idx < N_BANKS; bank_idx += 1) {
 8002f0e:	f8b7 3520 	ldrh.w	r3, [r7, #1312]	; 0x520
 8002f12:	3301      	adds	r3, #1
 8002f14:	f8a7 3520 	strh.w	r3, [r7, #1312]	; 0x520
 8002f18:	f8b7 3520 	ldrh.w	r3, [r7, #1312]	; 0x520
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d088      	beq.n	8002e32 <main+0x57a>
    }

    pollTemperature(1);
 8002f20:	2001      	movs	r0, #1
 8002f22:	f7ff fc47 	bl	80027b4 <pollTemperature>
    for (uint16_t bank_idx = 0; bank_idx < N_BANKS; bank_idx += 1) {
 8002f26:	2300      	movs	r3, #0
 8002f28:	f8a7 351e 	strh.w	r3, [r7, #1310]	; 0x51e
 8002f2c:	e072      	b.n	8003014 <main+0x75c>
      accumulator.banks[bank_idx].cells[11].temperature = getTemperature(accumulator.config[bank_idx * 2].aux.a_codes[0]);
 8002f2e:	f8b7 351e 	ldrh.w	r3, [r7, #1310]	; 0x51e
 8002f32:	005b      	lsls	r3, r3, #1
 8002f34:	4a7c      	ldr	r2, [pc, #496]	; (8003128 <main+0x870>)
 8002f36:	21e8      	movs	r1, #232	; 0xe8
 8002f38:	fb01 f303 	mul.w	r3, r1, r3
 8002f3c:	4413      	add	r3, r2
 8002f3e:	3348      	adds	r3, #72	; 0x48
 8002f40:	881b      	ldrh	r3, [r3, #0]
 8002f42:	f8b7 451e 	ldrh.w	r4, [r7, #1310]	; 0x51e
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7ff face 	bl	80024e8 <getTemperature>
 8002f4c:	eef0 7a40 	vmov.f32	s15, s0
 8002f50:	4a75      	ldr	r2, [pc, #468]	; (8003128 <main+0x870>)
 8002f52:	4623      	mov	r3, r4
 8002f54:	011b      	lsls	r3, r3, #4
 8002f56:	4423      	add	r3, r4
 8002f58:	00db      	lsls	r3, r3, #3
 8002f5a:	4413      	add	r3, r2
 8002f5c:	f503 730b 	add.w	r3, r3, #556	; 0x22c
 8002f60:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[15].temperature = getTemperature(accumulator.config[bank_idx * 2].aux.a_codes[1]);
 8002f64:	f8b7 351e 	ldrh.w	r3, [r7, #1310]	; 0x51e
 8002f68:	005b      	lsls	r3, r3, #1
 8002f6a:	4a6f      	ldr	r2, [pc, #444]	; (8003128 <main+0x870>)
 8002f6c:	21e8      	movs	r1, #232	; 0xe8
 8002f6e:	fb01 f303 	mul.w	r3, r1, r3
 8002f72:	4413      	add	r3, r2
 8002f74:	334a      	adds	r3, #74	; 0x4a
 8002f76:	881b      	ldrh	r3, [r3, #0]
 8002f78:	f8b7 451e 	ldrh.w	r4, [r7, #1310]	; 0x51e
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7ff fab3 	bl	80024e8 <getTemperature>
 8002f82:	eef0 7a40 	vmov.f32	s15, s0
 8002f86:	4a68      	ldr	r2, [pc, #416]	; (8003128 <main+0x870>)
 8002f88:	4623      	mov	r3, r4
 8002f8a:	011b      	lsls	r3, r3, #4
 8002f8c:	4423      	add	r3, r4
 8002f8e:	00db      	lsls	r3, r3, #3
 8002f90:	4413      	add	r3, r2
 8002f92:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 8002f96:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[3].temperature = getTemperature(accumulator.config[bank_idx * 2 + 1].aux.a_codes[0]);
 8002f9a:	f8b7 351e 	ldrh.w	r3, [r7, #1310]	; 0x51e
 8002f9e:	005b      	lsls	r3, r3, #1
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	4a61      	ldr	r2, [pc, #388]	; (8003128 <main+0x870>)
 8002fa4:	21e8      	movs	r1, #232	; 0xe8
 8002fa6:	fb01 f303 	mul.w	r3, r1, r3
 8002faa:	4413      	add	r3, r2
 8002fac:	3348      	adds	r3, #72	; 0x48
 8002fae:	881b      	ldrh	r3, [r3, #0]
 8002fb0:	f8b7 451e 	ldrh.w	r4, [r7, #1310]	; 0x51e
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f7ff fa97 	bl	80024e8 <getTemperature>
 8002fba:	eef0 7a40 	vmov.f32	s15, s0
 8002fbe:	4a5a      	ldr	r2, [pc, #360]	; (8003128 <main+0x870>)
 8002fc0:	4623      	mov	r3, r4
 8002fc2:	011b      	lsls	r3, r3, #4
 8002fc4:	4423      	add	r3, r4
 8002fc6:	00db      	lsls	r3, r3, #3
 8002fc8:	4413      	add	r3, r2
 8002fca:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8002fce:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[7].temperature = getTemperature(accumulator.config[bank_idx * 2 + 1].aux.a_codes[1]);
 8002fd2:	f8b7 351e 	ldrh.w	r3, [r7, #1310]	; 0x51e
 8002fd6:	005b      	lsls	r3, r3, #1
 8002fd8:	3301      	adds	r3, #1
 8002fda:	4a53      	ldr	r2, [pc, #332]	; (8003128 <main+0x870>)
 8002fdc:	21e8      	movs	r1, #232	; 0xe8
 8002fde:	fb01 f303 	mul.w	r3, r1, r3
 8002fe2:	4413      	add	r3, r2
 8002fe4:	334a      	adds	r3, #74	; 0x4a
 8002fe6:	881b      	ldrh	r3, [r3, #0]
 8002fe8:	f8b7 451e 	ldrh.w	r4, [r7, #1310]	; 0x51e
 8002fec:	4618      	mov	r0, r3
 8002fee:	f7ff fa7b 	bl	80024e8 <getTemperature>
 8002ff2:	eef0 7a40 	vmov.f32	s15, s0
 8002ff6:	4a4c      	ldr	r2, [pc, #304]	; (8003128 <main+0x870>)
 8002ff8:	4623      	mov	r3, r4
 8002ffa:	011b      	lsls	r3, r3, #4
 8002ffc:	4423      	add	r3, r4
 8002ffe:	00db      	lsls	r3, r3, #3
 8003000:	4413      	add	r3, r2
 8003002:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 8003006:	edc3 7a00 	vstr	s15, [r3]
    for (uint16_t bank_idx = 0; bank_idx < N_BANKS; bank_idx += 1) {
 800300a:	f8b7 351e 	ldrh.w	r3, [r7, #1310]	; 0x51e
 800300e:	3301      	adds	r3, #1
 8003010:	f8a7 351e 	strh.w	r3, [r7, #1310]	; 0x51e
 8003014:	f8b7 351e 	ldrh.w	r3, [r7, #1310]	; 0x51e
 8003018:	2b00      	cmp	r3, #0
 800301a:	d088      	beq.n	8002f2e <main+0x676>
    }

    pollTemperature(2);
 800301c:	2002      	movs	r0, #2
 800301e:	f7ff fbc9 	bl	80027b4 <pollTemperature>
    for (uint16_t bank_idx = 0; bank_idx < N_BANKS; bank_idx += 1) {
 8003022:	2300      	movs	r3, #0
 8003024:	f8a7 351c 	strh.w	r3, [r7, #1308]	; 0x51c
 8003028:	e072      	b.n	8003110 <main+0x858>
      accumulator.banks[bank_idx].cells[10].temperature = getTemperature(accumulator.config[bank_idx * 2].aux.a_codes[0]);
 800302a:	f8b7 351c 	ldrh.w	r3, [r7, #1308]	; 0x51c
 800302e:	005b      	lsls	r3, r3, #1
 8003030:	4a3d      	ldr	r2, [pc, #244]	; (8003128 <main+0x870>)
 8003032:	21e8      	movs	r1, #232	; 0xe8
 8003034:	fb01 f303 	mul.w	r3, r1, r3
 8003038:	4413      	add	r3, r2
 800303a:	3348      	adds	r3, #72	; 0x48
 800303c:	881b      	ldrh	r3, [r3, #0]
 800303e:	f8b7 451c 	ldrh.w	r4, [r7, #1308]	; 0x51c
 8003042:	4618      	mov	r0, r3
 8003044:	f7ff fa50 	bl	80024e8 <getTemperature>
 8003048:	eef0 7a40 	vmov.f32	s15, s0
 800304c:	4a36      	ldr	r2, [pc, #216]	; (8003128 <main+0x870>)
 800304e:	4623      	mov	r3, r4
 8003050:	011b      	lsls	r3, r3, #4
 8003052:	4423      	add	r3, r4
 8003054:	00db      	lsls	r3, r3, #3
 8003056:	4413      	add	r3, r2
 8003058:	f503 7309 	add.w	r3, r3, #548	; 0x224
 800305c:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[14].temperature = getTemperature(accumulator.config[bank_idx * 2].aux.a_codes[1]);
 8003060:	f8b7 351c 	ldrh.w	r3, [r7, #1308]	; 0x51c
 8003064:	005b      	lsls	r3, r3, #1
 8003066:	4a30      	ldr	r2, [pc, #192]	; (8003128 <main+0x870>)
 8003068:	21e8      	movs	r1, #232	; 0xe8
 800306a:	fb01 f303 	mul.w	r3, r1, r3
 800306e:	4413      	add	r3, r2
 8003070:	334a      	adds	r3, #74	; 0x4a
 8003072:	881b      	ldrh	r3, [r3, #0]
 8003074:	f8b7 451c 	ldrh.w	r4, [r7, #1308]	; 0x51c
 8003078:	4618      	mov	r0, r3
 800307a:	f7ff fa35 	bl	80024e8 <getTemperature>
 800307e:	eef0 7a40 	vmov.f32	s15, s0
 8003082:	4a29      	ldr	r2, [pc, #164]	; (8003128 <main+0x870>)
 8003084:	4623      	mov	r3, r4
 8003086:	011b      	lsls	r3, r3, #4
 8003088:	4423      	add	r3, r4
 800308a:	00db      	lsls	r3, r3, #3
 800308c:	4413      	add	r3, r2
 800308e:	f503 7311 	add.w	r3, r3, #580	; 0x244
 8003092:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[2].temperature = getTemperature(accumulator.config[bank_idx * 2 + 1].aux.a_codes[0]);
 8003096:	f8b7 351c 	ldrh.w	r3, [r7, #1308]	; 0x51c
 800309a:	005b      	lsls	r3, r3, #1
 800309c:	3301      	adds	r3, #1
 800309e:	4a22      	ldr	r2, [pc, #136]	; (8003128 <main+0x870>)
 80030a0:	21e8      	movs	r1, #232	; 0xe8
 80030a2:	fb01 f303 	mul.w	r3, r1, r3
 80030a6:	4413      	add	r3, r2
 80030a8:	3348      	adds	r3, #72	; 0x48
 80030aa:	881b      	ldrh	r3, [r3, #0]
 80030ac:	f8b7 451c 	ldrh.w	r4, [r7, #1308]	; 0x51c
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7ff fa19 	bl	80024e8 <getTemperature>
 80030b6:	eef0 7a40 	vmov.f32	s15, s0
 80030ba:	4a1b      	ldr	r2, [pc, #108]	; (8003128 <main+0x870>)
 80030bc:	4623      	mov	r3, r4
 80030be:	011b      	lsls	r3, r3, #4
 80030c0:	4423      	add	r3, r4
 80030c2:	00db      	lsls	r3, r3, #3
 80030c4:	4413      	add	r3, r2
 80030c6:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80030ca:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[6].temperature = getTemperature(accumulator.config[bank_idx * 2 + 1].aux.a_codes[1]);
 80030ce:	f8b7 351c 	ldrh.w	r3, [r7, #1308]	; 0x51c
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	3301      	adds	r3, #1
 80030d6:	4a14      	ldr	r2, [pc, #80]	; (8003128 <main+0x870>)
 80030d8:	21e8      	movs	r1, #232	; 0xe8
 80030da:	fb01 f303 	mul.w	r3, r1, r3
 80030de:	4413      	add	r3, r2
 80030e0:	334a      	adds	r3, #74	; 0x4a
 80030e2:	881b      	ldrh	r3, [r3, #0]
 80030e4:	f8b7 451c 	ldrh.w	r4, [r7, #1308]	; 0x51c
 80030e8:	4618      	mov	r0, r3
 80030ea:	f7ff f9fd 	bl	80024e8 <getTemperature>
 80030ee:	eef0 7a40 	vmov.f32	s15, s0
 80030f2:	4a0d      	ldr	r2, [pc, #52]	; (8003128 <main+0x870>)
 80030f4:	4623      	mov	r3, r4
 80030f6:	011b      	lsls	r3, r3, #4
 80030f8:	4423      	add	r3, r4
 80030fa:	00db      	lsls	r3, r3, #3
 80030fc:	4413      	add	r3, r2
 80030fe:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003102:	edc3 7a00 	vstr	s15, [r3]
    for (uint16_t bank_idx = 0; bank_idx < N_BANKS; bank_idx += 1) {
 8003106:	f8b7 351c 	ldrh.w	r3, [r7, #1308]	; 0x51c
 800310a:	3301      	adds	r3, #1
 800310c:	f8a7 351c 	strh.w	r3, [r7, #1308]	; 0x51c
 8003110:	f8b7 351c 	ldrh.w	r3, [r7, #1308]	; 0x51c
 8003114:	2b00      	cmp	r3, #0
 8003116:	d088      	beq.n	800302a <main+0x772>
    }

    pollTemperature(3);
 8003118:	2003      	movs	r0, #3
 800311a:	f7ff fb4b 	bl	80027b4 <pollTemperature>
    for (uint16_t bank_idx = 0; bank_idx < N_BANKS; bank_idx += 1) {
 800311e:	2300      	movs	r3, #0
 8003120:	f8a7 352a 	strh.w	r3, [r7, #1322]	; 0x52a
 8003124:	e075      	b.n	8003212 <main+0x95a>
 8003126:	bf00      	nop
 8003128:	200035b0 	.word	0x200035b0
      accumulator.banks[bank_idx].cells[9].temperature = getTemperature(accumulator.config[bank_idx * 2].aux.a_codes[0]);
 800312c:	f8b7 352a 	ldrh.w	r3, [r7, #1322]	; 0x52a
 8003130:	005b      	lsls	r3, r3, #1
 8003132:	4ad1      	ldr	r2, [pc, #836]	; (8003478 <main+0xbc0>)
 8003134:	21e8      	movs	r1, #232	; 0xe8
 8003136:	fb01 f303 	mul.w	r3, r1, r3
 800313a:	4413      	add	r3, r2
 800313c:	3348      	adds	r3, #72	; 0x48
 800313e:	881b      	ldrh	r3, [r3, #0]
 8003140:	f8b7 452a 	ldrh.w	r4, [r7, #1322]	; 0x52a
 8003144:	4618      	mov	r0, r3
 8003146:	f7ff f9cf 	bl	80024e8 <getTemperature>
 800314a:	eef0 7a40 	vmov.f32	s15, s0
 800314e:	4aca      	ldr	r2, [pc, #808]	; (8003478 <main+0xbc0>)
 8003150:	4623      	mov	r3, r4
 8003152:	011b      	lsls	r3, r3, #4
 8003154:	4423      	add	r3, r4
 8003156:	00db      	lsls	r3, r3, #3
 8003158:	4413      	add	r3, r2
 800315a:	f503 7307 	add.w	r3, r3, #540	; 0x21c
 800315e:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[13].temperature = getTemperature(accumulator.config[bank_idx * 2].aux.a_codes[1]);
 8003162:	f8b7 352a 	ldrh.w	r3, [r7, #1322]	; 0x52a
 8003166:	005b      	lsls	r3, r3, #1
 8003168:	4ac3      	ldr	r2, [pc, #780]	; (8003478 <main+0xbc0>)
 800316a:	21e8      	movs	r1, #232	; 0xe8
 800316c:	fb01 f303 	mul.w	r3, r1, r3
 8003170:	4413      	add	r3, r2
 8003172:	334a      	adds	r3, #74	; 0x4a
 8003174:	881b      	ldrh	r3, [r3, #0]
 8003176:	f8b7 452a 	ldrh.w	r4, [r7, #1322]	; 0x52a
 800317a:	4618      	mov	r0, r3
 800317c:	f7ff f9b4 	bl	80024e8 <getTemperature>
 8003180:	eef0 7a40 	vmov.f32	s15, s0
 8003184:	4abc      	ldr	r2, [pc, #752]	; (8003478 <main+0xbc0>)
 8003186:	4623      	mov	r3, r4
 8003188:	011b      	lsls	r3, r3, #4
 800318a:	4423      	add	r3, r4
 800318c:	00db      	lsls	r3, r3, #3
 800318e:	4413      	add	r3, r2
 8003190:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 8003194:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[1].temperature = getTemperature(accumulator.config[bank_idx * 2 + 1].aux.a_codes[0]);
 8003198:	f8b7 352a 	ldrh.w	r3, [r7, #1322]	; 0x52a
 800319c:	005b      	lsls	r3, r3, #1
 800319e:	3301      	adds	r3, #1
 80031a0:	4ab5      	ldr	r2, [pc, #724]	; (8003478 <main+0xbc0>)
 80031a2:	21e8      	movs	r1, #232	; 0xe8
 80031a4:	fb01 f303 	mul.w	r3, r1, r3
 80031a8:	4413      	add	r3, r2
 80031aa:	3348      	adds	r3, #72	; 0x48
 80031ac:	881b      	ldrh	r3, [r3, #0]
 80031ae:	f8b7 452a 	ldrh.w	r4, [r7, #1322]	; 0x52a
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7ff f998 	bl	80024e8 <getTemperature>
 80031b8:	eef0 7a40 	vmov.f32	s15, s0
 80031bc:	4aae      	ldr	r2, [pc, #696]	; (8003478 <main+0xbc0>)
 80031be:	4623      	mov	r3, r4
 80031c0:	011b      	lsls	r3, r3, #4
 80031c2:	4423      	add	r3, r4
 80031c4:	00db      	lsls	r3, r3, #3
 80031c6:	4413      	add	r3, r2
 80031c8:	f503 73ee 	add.w	r3, r3, #476	; 0x1dc
 80031cc:	edc3 7a00 	vstr	s15, [r3]
      accumulator.banks[bank_idx].cells[5].temperature = getTemperature(accumulator.config[bank_idx * 2 + 1].aux.a_codes[1]);
 80031d0:	f8b7 352a 	ldrh.w	r3, [r7, #1322]	; 0x52a
 80031d4:	005b      	lsls	r3, r3, #1
 80031d6:	3301      	adds	r3, #1
 80031d8:	4aa7      	ldr	r2, [pc, #668]	; (8003478 <main+0xbc0>)
 80031da:	21e8      	movs	r1, #232	; 0xe8
 80031dc:	fb01 f303 	mul.w	r3, r1, r3
 80031e0:	4413      	add	r3, r2
 80031e2:	334a      	adds	r3, #74	; 0x4a
 80031e4:	881b      	ldrh	r3, [r3, #0]
 80031e6:	f8b7 452a 	ldrh.w	r4, [r7, #1322]	; 0x52a
 80031ea:	4618      	mov	r0, r3
 80031ec:	f7ff f97c 	bl	80024e8 <getTemperature>
 80031f0:	eef0 7a40 	vmov.f32	s15, s0
 80031f4:	4aa0      	ldr	r2, [pc, #640]	; (8003478 <main+0xbc0>)
 80031f6:	4623      	mov	r3, r4
 80031f8:	011b      	lsls	r3, r3, #4
 80031fa:	4423      	add	r3, r4
 80031fc:	00db      	lsls	r3, r3, #3
 80031fe:	4413      	add	r3, r2
 8003200:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003204:	edc3 7a00 	vstr	s15, [r3]
    for (uint16_t bank_idx = 0; bank_idx < N_BANKS; bank_idx += 1) {
 8003208:	f8b7 352a 	ldrh.w	r3, [r7, #1322]	; 0x52a
 800320c:	3301      	adds	r3, #1
 800320e:	f8a7 352a 	strh.w	r3, [r7, #1322]	; 0x52a
 8003212:	f8b7 352a 	ldrh.w	r3, [r7, #1322]	; 0x52a
 8003216:	2b00      	cmp	r3, #0
 8003218:	d088      	beq.n	800312c <main+0x874>
    }

    pollTemperature(4);
 800321a:	2004      	movs	r0, #4
 800321c:	f7ff faca 	bl	80027b4 <pollTemperature>
    for (uint16_t bank_idx = 0; bank_idx < N_BANKS; bank_idx += 1) {
 8003220:	2300      	movs	r3, #0
 8003222:	f8a7 3528 	strh.w	r3, [r7, #1320]	; 0x528
 8003226:	e020      	b.n	800326a <main+0x9b2>
      accumulator.banks[bank_idx].cells[0].temperature = getTemperature(accumulator.config[bank_idx * 2 + 1].aux.a_codes[0]);
 8003228:	f8b7 3528 	ldrh.w	r3, [r7, #1320]	; 0x528
 800322c:	005b      	lsls	r3, r3, #1
 800322e:	3301      	adds	r3, #1
 8003230:	4a91      	ldr	r2, [pc, #580]	; (8003478 <main+0xbc0>)
 8003232:	21e8      	movs	r1, #232	; 0xe8
 8003234:	fb01 f303 	mul.w	r3, r1, r3
 8003238:	4413      	add	r3, r2
 800323a:	3348      	adds	r3, #72	; 0x48
 800323c:	881b      	ldrh	r3, [r3, #0]
 800323e:	f8b7 4528 	ldrh.w	r4, [r7, #1320]	; 0x528
 8003242:	4618      	mov	r0, r3
 8003244:	f7ff f950 	bl	80024e8 <getTemperature>
 8003248:	eef0 7a40 	vmov.f32	s15, s0
 800324c:	4a8a      	ldr	r2, [pc, #552]	; (8003478 <main+0xbc0>)
 800324e:	4623      	mov	r3, r4
 8003250:	011b      	lsls	r3, r3, #4
 8003252:	4423      	add	r3, r4
 8003254:	00db      	lsls	r3, r3, #3
 8003256:	4413      	add	r3, r2
 8003258:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 800325c:	edc3 7a00 	vstr	s15, [r3]
    for (uint16_t bank_idx = 0; bank_idx < N_BANKS; bank_idx += 1) {
 8003260:	f8b7 3528 	ldrh.w	r3, [r7, #1320]	; 0x528
 8003264:	3301      	adds	r3, #1
 8003266:	f8a7 3528 	strh.w	r3, [r7, #1320]	; 0x528
 800326a:	f8b7 3528 	ldrh.w	r3, [r7, #1320]	; 0x528
 800326e:	2b00      	cmp	r3, #0
 8003270:	d0da      	beq.n	8003228 <main+0x970>
    }

    uint8_t battery_charged = 1;
 8003272:	2301      	movs	r3, #1
 8003274:	f887 3508 	strb.w	r3, [r7, #1288]	; 0x508
    for (uint16_t bank_idx = 0; bank_idx < N_BANKS; bank_idx++) {
 8003278:	2300      	movs	r3, #0
 800327a:	f8a7 3526 	strh.w	r3, [r7, #1318]	; 0x526
 800327e:	e158      	b.n	8003532 <main+0xc7a>
    				battery_charged = 0;
    			}
    		}
    	} else {
			// shutdown logic
			for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8003280:	2300      	movs	r3, #0
 8003282:	f8a7 3524 	strh.w	r3, [r7, #1316]	; 0x524
 8003286:	e08f      	b.n	80033a8 <main+0xaf0>
				// voltage shutdown logic
				float cell_voltage = accumulator.banks[bank_idx].cells[cell_idx].voltage;
 8003288:	f8b7 2526 	ldrh.w	r2, [r7, #1318]	; 0x526
 800328c:	f8b7 1524 	ldrh.w	r1, [r7, #1316]	; 0x524
 8003290:	4879      	ldr	r0, [pc, #484]	; (8003478 <main+0xbc0>)
 8003292:	4613      	mov	r3, r2
 8003294:	011b      	lsls	r3, r3, #4
 8003296:	4413      	add	r3, r2
 8003298:	440b      	add	r3, r1
 800329a:	333a      	adds	r3, #58	; 0x3a
 800329c:	00db      	lsls	r3, r3, #3
 800329e:	4403      	add	r3, r0
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f207 5204 	addw	r2, r7, #1284	; 0x504
 80032a6:	6013      	str	r3, [r2, #0]
				if (cell_voltage < MIN_VOLTAGE || cell_voltage > MAX_VOLTAGE) {
 80032a8:	f207 5304 	addw	r3, r7, #1284	; 0x504
 80032ac:	ed93 7a00 	vldr	s14, [r3]
 80032b0:	f507 63a2 	add.w	r3, r7, #1296	; 0x510
 80032b4:	edd3 7a00 	vldr	s15, [r3]
 80032b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032c0:	d40c      	bmi.n	80032dc <main+0xa24>
 80032c2:	f207 5304 	addw	r3, r7, #1284	; 0x504
 80032c6:	ed93 7a00 	vldr	s14, [r3]
 80032ca:	f207 530c 	addw	r3, r7, #1292	; 0x50c
 80032ce:	edd3 7a00 	vldr	s15, [r3]
 80032d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032da:	dd1a      	ble.n	8003312 <main+0xa5a>
					// initiate shutdown circuit
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 80032dc:	2201      	movs	r2, #1
 80032de:	2102      	movs	r1, #2
 80032e0:	4866      	ldr	r0, [pc, #408]	; (800347c <main+0xbc4>)
 80032e2:	f001 fdbd 	bl	8004e60 <HAL_GPIO_WritePin>

					sprintf(str, "Bank %d, Cell %d: Voltage\n", bank_idx, cell_idx);
 80032e6:	f8b7 2526 	ldrh.w	r2, [r7, #1318]	; 0x526
 80032ea:	f8b7 3524 	ldrh.w	r3, [r7, #1316]	; 0x524
 80032ee:	f507 7080 	add.w	r0, r7, #256	; 0x100
 80032f2:	4963      	ldr	r1, [pc, #396]	; (8003480 <main+0xbc8>)
 80032f4:	f004 fa36 	bl	8007764 <siprintf>
					HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 100);
 80032f8:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80032fc:	4618      	mov	r0, r3
 80032fe:	f7fc ff87 	bl	8000210 <strlen>
 8003302:	4603      	mov	r3, r0
 8003304:	b29a      	uxth	r2, r3
 8003306:	f507 7180 	add.w	r1, r7, #256	; 0x100
 800330a:	2364      	movs	r3, #100	; 0x64
 800330c:	485d      	ldr	r0, [pc, #372]	; (8003484 <main+0xbcc>)
 800330e:	f003 f918 	bl	8006542 <HAL_UART_Transmit>
				}


				// temperature shutdown logic
				float cell_temperature = accumulator.banks[bank_idx].cells[cell_idx].temperature;
 8003312:	f8b7 2526 	ldrh.w	r2, [r7, #1318]	; 0x526
 8003316:	f8b7 1524 	ldrh.w	r1, [r7, #1316]	; 0x524
 800331a:	4857      	ldr	r0, [pc, #348]	; (8003478 <main+0xbc0>)
 800331c:	4613      	mov	r3, r2
 800331e:	011b      	lsls	r3, r3, #4
 8003320:	4413      	add	r3, r2
 8003322:	440b      	add	r3, r1
 8003324:	333a      	adds	r3, #58	; 0x3a
 8003326:	00db      	lsls	r3, r3, #3
 8003328:	4403      	add	r3, r0
 800332a:	3304      	adds	r3, #4
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f507 62a0 	add.w	r2, r7, #1280	; 0x500
 8003332:	6013      	str	r3, [r2, #0]
				if (cell_temperature < MIN_TEMPERATURE || cell_temperature > MAX_TEMPERATURE) {
 8003334:	f507 63a0 	add.w	r3, r7, #1280	; 0x500
 8003338:	ed93 7a00 	vldr	s14, [r3]
 800333c:	f507 63a3 	add.w	r3, r7, #1304	; 0x518
 8003340:	edd3 7a00 	vldr	s15, [r3]
 8003344:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800334c:	d40c      	bmi.n	8003368 <main+0xab0>
 800334e:	f507 63a0 	add.w	r3, r7, #1280	; 0x500
 8003352:	ed93 7a00 	vldr	s14, [r3]
 8003356:	f207 5314 	addw	r3, r7, #1300	; 0x514
 800335a:	edd3 7a00 	vldr	s15, [r3]
 800335e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003366:	dd1a      	ble.n	800339e <main+0xae6>
					// initiate shutdown circuit
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8003368:	2201      	movs	r2, #1
 800336a:	2102      	movs	r1, #2
 800336c:	4843      	ldr	r0, [pc, #268]	; (800347c <main+0xbc4>)
 800336e:	f001 fd77 	bl	8004e60 <HAL_GPIO_WritePin>

					sprintf(str, "Bank %d, Cell %d: Temperature\n", bank_idx, cell_idx);
 8003372:	f8b7 2526 	ldrh.w	r2, [r7, #1318]	; 0x526
 8003376:	f8b7 3524 	ldrh.w	r3, [r7, #1316]	; 0x524
 800337a:	f507 7080 	add.w	r0, r7, #256	; 0x100
 800337e:	4942      	ldr	r1, [pc, #264]	; (8003488 <main+0xbd0>)
 8003380:	f004 f9f0 	bl	8007764 <siprintf>
					HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 100);
 8003384:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003388:	4618      	mov	r0, r3
 800338a:	f7fc ff41 	bl	8000210 <strlen>
 800338e:	4603      	mov	r3, r0
 8003390:	b29a      	uxth	r2, r3
 8003392:	f507 7180 	add.w	r1, r7, #256	; 0x100
 8003396:	2364      	movs	r3, #100	; 0x64
 8003398:	483a      	ldr	r0, [pc, #232]	; (8003484 <main+0xbcc>)
 800339a:	f003 f8d2 	bl	8006542 <HAL_UART_Transmit>
			for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 800339e:	f8b7 3524 	ldrh.w	r3, [r7, #1316]	; 0x524
 80033a2:	3301      	adds	r3, #1
 80033a4:	f8a7 3524 	strh.w	r3, [r7, #1316]	; 0x524
 80033a8:	f8b7 3524 	ldrh.w	r3, [r7, #1316]	; 0x524
 80033ac:	2b10      	cmp	r3, #16
 80033ae:	f67f af6b 	bls.w	8003288 <main+0x9d0>

    	// send data via UART
    	char temp_str[256];

    	// voltage
    	sprintf(str, "%d", (bank_idx << BITS_PER_MESSAGE) + VOLTAGE_ID);
 80033b2:	f8b7 3526 	ldrh.w	r3, [r7, #1318]	; 0x526
 80033b6:	005a      	lsls	r2, r3, #1
 80033b8:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80033bc:	4933      	ldr	r1, [pc, #204]	; (800348c <main+0xbd4>)
 80033be:	4618      	mov	r0, r3
 80033c0:	f004 f9d0 	bl	8007764 <siprintf>
    	for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 80033c4:	2300      	movs	r3, #0
 80033c6:	f8a7 352c 	strh.w	r3, [r7, #1324]	; 0x52c
 80033ca:	e025      	b.n	8003418 <main+0xb60>
    		sprintf(temp_str, " %f", accumulator.banks[bank_idx].cells[cell_idx].voltage);
 80033cc:	f8b7 2526 	ldrh.w	r2, [r7, #1318]	; 0x526
 80033d0:	f8b7 152c 	ldrh.w	r1, [r7, #1324]	; 0x52c
 80033d4:	4828      	ldr	r0, [pc, #160]	; (8003478 <main+0xbc0>)
 80033d6:	4613      	mov	r3, r2
 80033d8:	011b      	lsls	r3, r3, #4
 80033da:	4413      	add	r3, r2
 80033dc:	440b      	add	r3, r1
 80033de:	333a      	adds	r3, #58	; 0x3a
 80033e0:	00db      	lsls	r3, r3, #3
 80033e2:	4403      	add	r3, r0
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4618      	mov	r0, r3
 80033e8:	f7fd f8ce 	bl	8000588 <__aeabi_f2d>
 80033ec:	4602      	mov	r2, r0
 80033ee:	460b      	mov	r3, r1
 80033f0:	4638      	mov	r0, r7
 80033f2:	4927      	ldr	r1, [pc, #156]	; (8003490 <main+0xbd8>)
 80033f4:	f004 f9b6 	bl	8007764 <siprintf>
    		strncat(str, temp_str, strlen(temp_str));
 80033f8:	463b      	mov	r3, r7
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7fc ff08 	bl	8000210 <strlen>
 8003400:	4602      	mov	r2, r0
 8003402:	4639      	mov	r1, r7
 8003404:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003408:	4618      	mov	r0, r3
 800340a:	f004 f9cb 	bl	80077a4 <strncat>
    	for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 800340e:	f8b7 352c 	ldrh.w	r3, [r7, #1324]	; 0x52c
 8003412:	3301      	adds	r3, #1
 8003414:	f8a7 352c 	strh.w	r3, [r7, #1324]	; 0x52c
 8003418:	f8b7 352c 	ldrh.w	r3, [r7, #1324]	; 0x52c
 800341c:	2b10      	cmp	r3, #16
 800341e:	d9d5      	bls.n	80033cc <main+0xb14>
    	}
    	sprintf(temp_str, "\n");
 8003420:	463b      	mov	r3, r7
 8003422:	491c      	ldr	r1, [pc, #112]	; (8003494 <main+0xbdc>)
 8003424:	4618      	mov	r0, r3
 8003426:	f004 f99d 	bl	8007764 <siprintf>
    	strncat(str, temp_str, strlen(temp_str));
 800342a:	463b      	mov	r3, r7
 800342c:	4618      	mov	r0, r3
 800342e:	f7fc feef 	bl	8000210 <strlen>
 8003432:	4602      	mov	r2, r0
 8003434:	4639      	mov	r1, r7
 8003436:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800343a:	4618      	mov	r0, r3
 800343c:	f004 f9b2 	bl	80077a4 <strncat>

    	HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 100);
 8003440:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003444:	4618      	mov	r0, r3
 8003446:	f7fc fee3 	bl	8000210 <strlen>
 800344a:	4603      	mov	r3, r0
 800344c:	b29a      	uxth	r2, r3
 800344e:	f507 7180 	add.w	r1, r7, #256	; 0x100
 8003452:	2364      	movs	r3, #100	; 0x64
 8003454:	480b      	ldr	r0, [pc, #44]	; (8003484 <main+0xbcc>)
 8003456:	f003 f874 	bl	8006542 <HAL_UART_Transmit>

    	// temperature
    	sprintf(str, "%d", (bank_idx << BITS_PER_MESSAGE) + TEMPERATURE_ID);
 800345a:	f8b7 3526 	ldrh.w	r3, [r7, #1318]	; 0x526
 800345e:	005b      	lsls	r3, r3, #1
 8003460:	1c5a      	adds	r2, r3, #1
 8003462:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003466:	4909      	ldr	r1, [pc, #36]	; (800348c <main+0xbd4>)
 8003468:	4618      	mov	r0, r3
 800346a:	f004 f97b 	bl	8007764 <siprintf>
    	for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 800346e:	2300      	movs	r3, #0
 8003470:	f8a7 352e 	strh.w	r3, [r7, #1326]	; 0x52e
 8003474:	e037      	b.n	80034e6 <main+0xc2e>
 8003476:	bf00      	nop
 8003478:	200035b0 	.word	0x200035b0
 800347c:	40020800 	.word	0x40020800
 8003480:	08009ab0 	.word	0x08009ab0
 8003484:	2000356c 	.word	0x2000356c
 8003488:	08009acc 	.word	0x08009acc
 800348c:	08009aec 	.word	0x08009aec
 8003490:	08009af0 	.word	0x08009af0
 8003494:	08009af4 	.word	0x08009af4
    		sprintf(temp_str, " %f", accumulator.banks[bank_idx].cells[cell_idx].temperature);
 8003498:	f8b7 2526 	ldrh.w	r2, [r7, #1318]	; 0x526
 800349c:	f8b7 152e 	ldrh.w	r1, [r7, #1326]	; 0x52e
 80034a0:	4829      	ldr	r0, [pc, #164]	; (8003548 <main+0xc90>)
 80034a2:	4613      	mov	r3, r2
 80034a4:	011b      	lsls	r3, r3, #4
 80034a6:	4413      	add	r3, r2
 80034a8:	440b      	add	r3, r1
 80034aa:	333a      	adds	r3, #58	; 0x3a
 80034ac:	00db      	lsls	r3, r3, #3
 80034ae:	4403      	add	r3, r0
 80034b0:	3304      	adds	r3, #4
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4618      	mov	r0, r3
 80034b6:	f7fd f867 	bl	8000588 <__aeabi_f2d>
 80034ba:	4602      	mov	r2, r0
 80034bc:	460b      	mov	r3, r1
 80034be:	4638      	mov	r0, r7
 80034c0:	4922      	ldr	r1, [pc, #136]	; (800354c <main+0xc94>)
 80034c2:	f004 f94f 	bl	8007764 <siprintf>
    	    strncat(str, temp_str, strlen(temp_str));
 80034c6:	463b      	mov	r3, r7
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7fc fea1 	bl	8000210 <strlen>
 80034ce:	4602      	mov	r2, r0
 80034d0:	4639      	mov	r1, r7
 80034d2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80034d6:	4618      	mov	r0, r3
 80034d8:	f004 f964 	bl	80077a4 <strncat>
    	for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 80034dc:	f8b7 352e 	ldrh.w	r3, [r7, #1326]	; 0x52e
 80034e0:	3301      	adds	r3, #1
 80034e2:	f8a7 352e 	strh.w	r3, [r7, #1326]	; 0x52e
 80034e6:	f8b7 352e 	ldrh.w	r3, [r7, #1326]	; 0x52e
 80034ea:	2b10      	cmp	r3, #16
 80034ec:	d9d4      	bls.n	8003498 <main+0xbe0>
    	}
    	sprintf(temp_str, "\n");
 80034ee:	463b      	mov	r3, r7
 80034f0:	4917      	ldr	r1, [pc, #92]	; (8003550 <main+0xc98>)
 80034f2:	4618      	mov	r0, r3
 80034f4:	f004 f936 	bl	8007764 <siprintf>
    	strncat(str, temp_str, strlen(temp_str));
 80034f8:	463b      	mov	r3, r7
 80034fa:	4618      	mov	r0, r3
 80034fc:	f7fc fe88 	bl	8000210 <strlen>
 8003500:	4602      	mov	r2, r0
 8003502:	4639      	mov	r1, r7
 8003504:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003508:	4618      	mov	r0, r3
 800350a:	f004 f94b 	bl	80077a4 <strncat>
    	HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 100);
 800350e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003512:	4618      	mov	r0, r3
 8003514:	f7fc fe7c 	bl	8000210 <strlen>
 8003518:	4603      	mov	r3, r0
 800351a:	b29a      	uxth	r2, r3
 800351c:	f507 7180 	add.w	r1, r7, #256	; 0x100
 8003520:	2364      	movs	r3, #100	; 0x64
 8003522:	480c      	ldr	r0, [pc, #48]	; (8003554 <main+0xc9c>)
 8003524:	f003 f80d 	bl	8006542 <HAL_UART_Transmit>
    for (uint16_t bank_idx = 0; bank_idx < N_BANKS; bank_idx++) {
 8003528:	f8b7 3526 	ldrh.w	r3, [r7, #1318]	; 0x526
 800352c:	3301      	adds	r3, #1
 800352e:	f8a7 3526 	strh.w	r3, [r7, #1318]	; 0x526
 8003532:	f8b7 3526 	ldrh.w	r3, [r7, #1318]	; 0x526
 8003536:	2b00      	cmp	r3, #0
 8003538:	f43f aea2 	beq.w	8003280 <main+0x9c8>
    }

    if (IS_CHARGING) {
    	HAL_Delay(1000);
    } else {
    	HAL_Delay(1000);
 800353c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003540:	f000 fc3c 	bl	8003dbc <HAL_Delay>
  while (1) {
 8003544:	f7ff ba00 	b.w	8002948 <main+0x90>
 8003548:	200035b0 	.word	0x200035b0
 800354c:	08009af0 	.word	0x08009af0
 8003550:	08009af4 	.word	0x08009af4
 8003554:	2000356c 	.word	0x2000356c

08003558 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b094      	sub	sp, #80	; 0x50
 800355c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800355e:	f107 031c 	add.w	r3, r7, #28
 8003562:	2234      	movs	r2, #52	; 0x34
 8003564:	2100      	movs	r1, #0
 8003566:	4618      	mov	r0, r3
 8003568:	f003 fb9a 	bl	8006ca0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800356c:	f107 0308 	add.w	r3, r7, #8
 8003570:	2200      	movs	r2, #0
 8003572:	601a      	str	r2, [r3, #0]
 8003574:	605a      	str	r2, [r3, #4]
 8003576:	609a      	str	r2, [r3, #8]
 8003578:	60da      	str	r2, [r3, #12]
 800357a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800357c:	2300      	movs	r3, #0
 800357e:	607b      	str	r3, [r7, #4]
 8003580:	4b2a      	ldr	r3, [pc, #168]	; (800362c <SystemClock_Config+0xd4>)
 8003582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003584:	4a29      	ldr	r2, [pc, #164]	; (800362c <SystemClock_Config+0xd4>)
 8003586:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800358a:	6413      	str	r3, [r2, #64]	; 0x40
 800358c:	4b27      	ldr	r3, [pc, #156]	; (800362c <SystemClock_Config+0xd4>)
 800358e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003590:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003594:	607b      	str	r3, [r7, #4]
 8003596:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8003598:	2300      	movs	r3, #0
 800359a:	603b      	str	r3, [r7, #0]
 800359c:	4b24      	ldr	r3, [pc, #144]	; (8003630 <SystemClock_Config+0xd8>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80035a4:	4a22      	ldr	r2, [pc, #136]	; (8003630 <SystemClock_Config+0xd8>)
 80035a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035aa:	6013      	str	r3, [r2, #0]
 80035ac:	4b20      	ldr	r3, [pc, #128]	; (8003630 <SystemClock_Config+0xd8>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80035b4:	603b      	str	r3, [r7, #0]
 80035b6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80035b8:	2302      	movs	r3, #2
 80035ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80035bc:	2301      	movs	r3, #1
 80035be:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80035c0:	2310      	movs	r3, #16
 80035c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80035c4:	2302      	movs	r3, #2
 80035c6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80035c8:	2300      	movs	r3, #0
 80035ca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80035cc:	2308      	movs	r3, #8
 80035ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 128;
 80035d0:	2380      	movs	r3, #128	; 0x80
 80035d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80035d4:	2302      	movs	r3, #2
 80035d6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80035d8:	2302      	movs	r3, #2
 80035da:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80035dc:	2302      	movs	r3, #2
 80035de:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80035e0:	f107 031c 	add.w	r3, r7, #28
 80035e4:	4618      	mov	r0, r3
 80035e6:	f001 ff19 	bl	800541c <HAL_RCC_OscConfig>
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d001      	beq.n	80035f4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80035f0:	f000 f91c 	bl	800382c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80035f4:	230f      	movs	r3, #15
 80035f6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80035f8:	2302      	movs	r3, #2
 80035fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80035fc:	2300      	movs	r3, #0
 80035fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003600:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003604:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003606:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800360a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800360c:	f107 0308 	add.w	r3, r7, #8
 8003610:	2104      	movs	r1, #4
 8003612:	4618      	mov	r0, r3
 8003614:	f001 fc3e 	bl	8004e94 <HAL_RCC_ClockConfig>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800361e:	f000 f905 	bl	800382c <Error_Handler>
  }
}
 8003622:	bf00      	nop
 8003624:	3750      	adds	r7, #80	; 0x50
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	40023800 	.word	0x40023800
 8003630:	40007000 	.word	0x40007000

08003634 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8003638:	4b17      	ldr	r3, [pc, #92]	; (8003698 <MX_CAN1_Init+0x64>)
 800363a:	4a18      	ldr	r2, [pc, #96]	; (800369c <MX_CAN1_Init+0x68>)
 800363c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 32;
 800363e:	4b16      	ldr	r3, [pc, #88]	; (8003698 <MX_CAN1_Init+0x64>)
 8003640:	2220      	movs	r2, #32
 8003642:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_LOOPBACK;
 8003644:	4b14      	ldr	r3, [pc, #80]	; (8003698 <MX_CAN1_Init+0x64>)
 8003646:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800364a:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800364c:	4b12      	ldr	r3, [pc, #72]	; (8003698 <MX_CAN1_Init+0x64>)
 800364e:	2200      	movs	r2, #0
 8003650:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8003652:	4b11      	ldr	r3, [pc, #68]	; (8003698 <MX_CAN1_Init+0x64>)
 8003654:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003658:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800365a:	4b0f      	ldr	r3, [pc, #60]	; (8003698 <MX_CAN1_Init+0x64>)
 800365c:	2200      	movs	r2, #0
 800365e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8003660:	4b0d      	ldr	r3, [pc, #52]	; (8003698 <MX_CAN1_Init+0x64>)
 8003662:	2200      	movs	r2, #0
 8003664:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8003666:	4b0c      	ldr	r3, [pc, #48]	; (8003698 <MX_CAN1_Init+0x64>)
 8003668:	2200      	movs	r2, #0
 800366a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800366c:	4b0a      	ldr	r3, [pc, #40]	; (8003698 <MX_CAN1_Init+0x64>)
 800366e:	2200      	movs	r2, #0
 8003670:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8003672:	4b09      	ldr	r3, [pc, #36]	; (8003698 <MX_CAN1_Init+0x64>)
 8003674:	2200      	movs	r2, #0
 8003676:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8003678:	4b07      	ldr	r3, [pc, #28]	; (8003698 <MX_CAN1_Init+0x64>)
 800367a:	2200      	movs	r2, #0
 800367c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800367e:	4b06      	ldr	r3, [pc, #24]	; (8003698 <MX_CAN1_Init+0x64>)
 8003680:	2200      	movs	r2, #0
 8003682:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8003684:	4804      	ldr	r0, [pc, #16]	; (8003698 <MX_CAN1_Init+0x64>)
 8003686:	f000 fbbd 	bl	8003e04 <HAL_CAN_Init>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d001      	beq.n	8003694 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8003690:	f000 f8cc 	bl	800382c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8003694:	bf00      	nop
 8003696:	bd80      	pop	{r7, pc}
 8003698:	200034ec 	.word	0x200034ec
 800369c:	40006400 	.word	0x40006400

080036a0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80036a4:	4b17      	ldr	r3, [pc, #92]	; (8003704 <MX_SPI1_Init+0x64>)
 80036a6:	4a18      	ldr	r2, [pc, #96]	; (8003708 <MX_SPI1_Init+0x68>)
 80036a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80036aa:	4b16      	ldr	r3, [pc, #88]	; (8003704 <MX_SPI1_Init+0x64>)
 80036ac:	f44f 7282 	mov.w	r2, #260	; 0x104
 80036b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80036b2:	4b14      	ldr	r3, [pc, #80]	; (8003704 <MX_SPI1_Init+0x64>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80036b8:	4b12      	ldr	r3, [pc, #72]	; (8003704 <MX_SPI1_Init+0x64>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80036be:	4b11      	ldr	r3, [pc, #68]	; (8003704 <MX_SPI1_Init+0x64>)
 80036c0:	2200      	movs	r2, #0
 80036c2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80036c4:	4b0f      	ldr	r3, [pc, #60]	; (8003704 <MX_SPI1_Init+0x64>)
 80036c6:	2200      	movs	r2, #0
 80036c8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80036ca:	4b0e      	ldr	r3, [pc, #56]	; (8003704 <MX_SPI1_Init+0x64>)
 80036cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036d0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80036d2:	4b0c      	ldr	r3, [pc, #48]	; (8003704 <MX_SPI1_Init+0x64>)
 80036d4:	2228      	movs	r2, #40	; 0x28
 80036d6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80036d8:	4b0a      	ldr	r3, [pc, #40]	; (8003704 <MX_SPI1_Init+0x64>)
 80036da:	2200      	movs	r2, #0
 80036dc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80036de:	4b09      	ldr	r3, [pc, #36]	; (8003704 <MX_SPI1_Init+0x64>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036e4:	4b07      	ldr	r3, [pc, #28]	; (8003704 <MX_SPI1_Init+0x64>)
 80036e6:	2200      	movs	r2, #0
 80036e8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80036ea:	4b06      	ldr	r3, [pc, #24]	; (8003704 <MX_SPI1_Init+0x64>)
 80036ec:	220a      	movs	r2, #10
 80036ee:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80036f0:	4804      	ldr	r0, [pc, #16]	; (8003704 <MX_SPI1_Init+0x64>)
 80036f2:	f002 f931 	bl	8005958 <HAL_SPI_Init>
 80036f6:	4603      	mov	r3, r0
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d001      	beq.n	8003700 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80036fc:	f000 f896 	bl	800382c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003700:	bf00      	nop
 8003702:	bd80      	pop	{r7, pc}
 8003704:	20003514 	.word	0x20003514
 8003708:	40013000 	.word	0x40013000

0800370c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003710:	4b11      	ldr	r3, [pc, #68]	; (8003758 <MX_USART2_UART_Init+0x4c>)
 8003712:	4a12      	ldr	r2, [pc, #72]	; (800375c <MX_USART2_UART_Init+0x50>)
 8003714:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003716:	4b10      	ldr	r3, [pc, #64]	; (8003758 <MX_USART2_UART_Init+0x4c>)
 8003718:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800371c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800371e:	4b0e      	ldr	r3, [pc, #56]	; (8003758 <MX_USART2_UART_Init+0x4c>)
 8003720:	2200      	movs	r2, #0
 8003722:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003724:	4b0c      	ldr	r3, [pc, #48]	; (8003758 <MX_USART2_UART_Init+0x4c>)
 8003726:	2200      	movs	r2, #0
 8003728:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800372a:	4b0b      	ldr	r3, [pc, #44]	; (8003758 <MX_USART2_UART_Init+0x4c>)
 800372c:	2200      	movs	r2, #0
 800372e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003730:	4b09      	ldr	r3, [pc, #36]	; (8003758 <MX_USART2_UART_Init+0x4c>)
 8003732:	220c      	movs	r2, #12
 8003734:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003736:	4b08      	ldr	r3, [pc, #32]	; (8003758 <MX_USART2_UART_Init+0x4c>)
 8003738:	2200      	movs	r2, #0
 800373a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800373c:	4b06      	ldr	r3, [pc, #24]	; (8003758 <MX_USART2_UART_Init+0x4c>)
 800373e:	2200      	movs	r2, #0
 8003740:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003742:	4805      	ldr	r0, [pc, #20]	; (8003758 <MX_USART2_UART_Init+0x4c>)
 8003744:	f002 feb0 	bl	80064a8 <HAL_UART_Init>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d001      	beq.n	8003752 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800374e:	f000 f86d 	bl	800382c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003752:	bf00      	nop
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	2000356c 	.word	0x2000356c
 800375c:	40004400 	.word	0x40004400

08003760 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b088      	sub	sp, #32
 8003764:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003766:	f107 030c 	add.w	r3, r7, #12
 800376a:	2200      	movs	r2, #0
 800376c:	601a      	str	r2, [r3, #0]
 800376e:	605a      	str	r2, [r3, #4]
 8003770:	609a      	str	r2, [r3, #8]
 8003772:	60da      	str	r2, [r3, #12]
 8003774:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003776:	2300      	movs	r3, #0
 8003778:	60bb      	str	r3, [r7, #8]
 800377a:	4b29      	ldr	r3, [pc, #164]	; (8003820 <MX_GPIO_Init+0xc0>)
 800377c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800377e:	4a28      	ldr	r2, [pc, #160]	; (8003820 <MX_GPIO_Init+0xc0>)
 8003780:	f043 0304 	orr.w	r3, r3, #4
 8003784:	6313      	str	r3, [r2, #48]	; 0x30
 8003786:	4b26      	ldr	r3, [pc, #152]	; (8003820 <MX_GPIO_Init+0xc0>)
 8003788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800378a:	f003 0304 	and.w	r3, r3, #4
 800378e:	60bb      	str	r3, [r7, #8]
 8003790:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003792:	2300      	movs	r3, #0
 8003794:	607b      	str	r3, [r7, #4]
 8003796:	4b22      	ldr	r3, [pc, #136]	; (8003820 <MX_GPIO_Init+0xc0>)
 8003798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800379a:	4a21      	ldr	r2, [pc, #132]	; (8003820 <MX_GPIO_Init+0xc0>)
 800379c:	f043 0301 	orr.w	r3, r3, #1
 80037a0:	6313      	str	r3, [r2, #48]	; 0x30
 80037a2:	4b1f      	ldr	r3, [pc, #124]	; (8003820 <MX_GPIO_Init+0xc0>)
 80037a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a6:	f003 0301 	and.w	r3, r3, #1
 80037aa:	607b      	str	r3, [r7, #4]
 80037ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80037ae:	2300      	movs	r3, #0
 80037b0:	603b      	str	r3, [r7, #0]
 80037b2:	4b1b      	ldr	r3, [pc, #108]	; (8003820 <MX_GPIO_Init+0xc0>)
 80037b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b6:	4a1a      	ldr	r2, [pc, #104]	; (8003820 <MX_GPIO_Init+0xc0>)
 80037b8:	f043 0302 	orr.w	r3, r3, #2
 80037bc:	6313      	str	r3, [r2, #48]	; 0x30
 80037be:	4b18      	ldr	r3, [pc, #96]	; (8003820 <MX_GPIO_Init+0xc0>)
 80037c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	603b      	str	r3, [r7, #0]
 80037c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80037ca:	2200      	movs	r2, #0
 80037cc:	2102      	movs	r1, #2
 80037ce:	4815      	ldr	r0, [pc, #84]	; (8003824 <MX_GPIO_Init+0xc4>)
 80037d0:	f001 fb46 	bl	8004e60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80037d4:	2200      	movs	r2, #0
 80037d6:	2140      	movs	r1, #64	; 0x40
 80037d8:	4813      	ldr	r0, [pc, #76]	; (8003828 <MX_GPIO_Init+0xc8>)
 80037da:	f001 fb41 	bl	8004e60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80037de:	2302      	movs	r3, #2
 80037e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037e2:	2301      	movs	r3, #1
 80037e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037e6:	2300      	movs	r3, #0
 80037e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037ea:	2300      	movs	r3, #0
 80037ec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037ee:	f107 030c 	add.w	r3, r7, #12
 80037f2:	4619      	mov	r1, r3
 80037f4:	480b      	ldr	r0, [pc, #44]	; (8003824 <MX_GPIO_Init+0xc4>)
 80037f6:	f001 f99f 	bl	8004b38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80037fa:	2340      	movs	r3, #64	; 0x40
 80037fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037fe:	2301      	movs	r3, #1
 8003800:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003802:	2300      	movs	r3, #0
 8003804:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003806:	2300      	movs	r3, #0
 8003808:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800380a:	f107 030c 	add.w	r3, r7, #12
 800380e:	4619      	mov	r1, r3
 8003810:	4805      	ldr	r0, [pc, #20]	; (8003828 <MX_GPIO_Init+0xc8>)
 8003812:	f001 f991 	bl	8004b38 <HAL_GPIO_Init>

}
 8003816:	bf00      	nop
 8003818:	3720      	adds	r7, #32
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	40023800 	.word	0x40023800
 8003824:	40020800 	.word	0x40020800
 8003828:	40020400 	.word	0x40020400

0800382c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800382c:	b480      	push	{r7}
 800382e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003830:	b672      	cpsid	i
}
 8003832:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8003834:	e7fe      	b.n	8003834 <Error_Handler+0x8>
	...

08003838 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800383e:	2300      	movs	r3, #0
 8003840:	607b      	str	r3, [r7, #4]
 8003842:	4b10      	ldr	r3, [pc, #64]	; (8003884 <HAL_MspInit+0x4c>)
 8003844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003846:	4a0f      	ldr	r2, [pc, #60]	; (8003884 <HAL_MspInit+0x4c>)
 8003848:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800384c:	6453      	str	r3, [r2, #68]	; 0x44
 800384e:	4b0d      	ldr	r3, [pc, #52]	; (8003884 <HAL_MspInit+0x4c>)
 8003850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003852:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003856:	607b      	str	r3, [r7, #4]
 8003858:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800385a:	2300      	movs	r3, #0
 800385c:	603b      	str	r3, [r7, #0]
 800385e:	4b09      	ldr	r3, [pc, #36]	; (8003884 <HAL_MspInit+0x4c>)
 8003860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003862:	4a08      	ldr	r2, [pc, #32]	; (8003884 <HAL_MspInit+0x4c>)
 8003864:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003868:	6413      	str	r3, [r2, #64]	; 0x40
 800386a:	4b06      	ldr	r3, [pc, #24]	; (8003884 <HAL_MspInit+0x4c>)
 800386c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003872:	603b      	str	r3, [r7, #0]
 8003874:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003876:	bf00      	nop
 8003878:	370c      	adds	r7, #12
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr
 8003882:	bf00      	nop
 8003884:	40023800 	.word	0x40023800

08003888 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b08a      	sub	sp, #40	; 0x28
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003890:	f107 0314 	add.w	r3, r7, #20
 8003894:	2200      	movs	r2, #0
 8003896:	601a      	str	r2, [r3, #0]
 8003898:	605a      	str	r2, [r3, #4]
 800389a:	609a      	str	r2, [r3, #8]
 800389c:	60da      	str	r2, [r3, #12]
 800389e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a21      	ldr	r2, [pc, #132]	; (800392c <HAL_CAN_MspInit+0xa4>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d13c      	bne.n	8003924 <HAL_CAN_MspInit+0x9c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80038aa:	2300      	movs	r3, #0
 80038ac:	613b      	str	r3, [r7, #16]
 80038ae:	4b20      	ldr	r3, [pc, #128]	; (8003930 <HAL_CAN_MspInit+0xa8>)
 80038b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b2:	4a1f      	ldr	r2, [pc, #124]	; (8003930 <HAL_CAN_MspInit+0xa8>)
 80038b4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80038b8:	6413      	str	r3, [r2, #64]	; 0x40
 80038ba:	4b1d      	ldr	r3, [pc, #116]	; (8003930 <HAL_CAN_MspInit+0xa8>)
 80038bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038c2:	613b      	str	r3, [r7, #16]
 80038c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038c6:	2300      	movs	r3, #0
 80038c8:	60fb      	str	r3, [r7, #12]
 80038ca:	4b19      	ldr	r3, [pc, #100]	; (8003930 <HAL_CAN_MspInit+0xa8>)
 80038cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ce:	4a18      	ldr	r2, [pc, #96]	; (8003930 <HAL_CAN_MspInit+0xa8>)
 80038d0:	f043 0301 	orr.w	r3, r3, #1
 80038d4:	6313      	str	r3, [r2, #48]	; 0x30
 80038d6:	4b16      	ldr	r3, [pc, #88]	; (8003930 <HAL_CAN_MspInit+0xa8>)
 80038d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038da:	f003 0301 	and.w	r3, r3, #1
 80038de:	60fb      	str	r3, [r7, #12]
 80038e0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80038e2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80038e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038e8:	2302      	movs	r3, #2
 80038ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ec:	2300      	movs	r3, #0
 80038ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038f0:	2303      	movs	r3, #3
 80038f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80038f4:	2309      	movs	r3, #9
 80038f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038f8:	f107 0314 	add.w	r3, r7, #20
 80038fc:	4619      	mov	r1, r3
 80038fe:	480d      	ldr	r0, [pc, #52]	; (8003934 <HAL_CAN_MspInit+0xac>)
 8003900:	f001 f91a 	bl	8004b38 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8003904:	2200      	movs	r2, #0
 8003906:	2100      	movs	r1, #0
 8003908:	2014      	movs	r0, #20
 800390a:	f001 f8de 	bl	8004aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800390e:	2014      	movs	r0, #20
 8003910:	f001 f8f7 	bl	8004b02 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8003914:	2200      	movs	r2, #0
 8003916:	2100      	movs	r1, #0
 8003918:	2015      	movs	r0, #21
 800391a:	f001 f8d6 	bl	8004aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800391e:	2015      	movs	r0, #21
 8003920:	f001 f8ef 	bl	8004b02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8003924:	bf00      	nop
 8003926:	3728      	adds	r7, #40	; 0x28
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}
 800392c:	40006400 	.word	0x40006400
 8003930:	40023800 	.word	0x40023800
 8003934:	40020000 	.word	0x40020000

08003938 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b08a      	sub	sp, #40	; 0x28
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003940:	f107 0314 	add.w	r3, r7, #20
 8003944:	2200      	movs	r2, #0
 8003946:	601a      	str	r2, [r3, #0]
 8003948:	605a      	str	r2, [r3, #4]
 800394a:	609a      	str	r2, [r3, #8]
 800394c:	60da      	str	r2, [r3, #12]
 800394e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a19      	ldr	r2, [pc, #100]	; (80039bc <HAL_SPI_MspInit+0x84>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d12b      	bne.n	80039b2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800395a:	2300      	movs	r3, #0
 800395c:	613b      	str	r3, [r7, #16]
 800395e:	4b18      	ldr	r3, [pc, #96]	; (80039c0 <HAL_SPI_MspInit+0x88>)
 8003960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003962:	4a17      	ldr	r2, [pc, #92]	; (80039c0 <HAL_SPI_MspInit+0x88>)
 8003964:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003968:	6453      	str	r3, [r2, #68]	; 0x44
 800396a:	4b15      	ldr	r3, [pc, #84]	; (80039c0 <HAL_SPI_MspInit+0x88>)
 800396c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800396e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003972:	613b      	str	r3, [r7, #16]
 8003974:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003976:	2300      	movs	r3, #0
 8003978:	60fb      	str	r3, [r7, #12]
 800397a:	4b11      	ldr	r3, [pc, #68]	; (80039c0 <HAL_SPI_MspInit+0x88>)
 800397c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800397e:	4a10      	ldr	r2, [pc, #64]	; (80039c0 <HAL_SPI_MspInit+0x88>)
 8003980:	f043 0301 	orr.w	r3, r3, #1
 8003984:	6313      	str	r3, [r2, #48]	; 0x30
 8003986:	4b0e      	ldr	r3, [pc, #56]	; (80039c0 <HAL_SPI_MspInit+0x88>)
 8003988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800398a:	f003 0301 	and.w	r3, r3, #1
 800398e:	60fb      	str	r3, [r7, #12]
 8003990:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003992:	23e0      	movs	r3, #224	; 0xe0
 8003994:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003996:	2302      	movs	r3, #2
 8003998:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800399a:	2300      	movs	r3, #0
 800399c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800399e:	2303      	movs	r3, #3
 80039a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80039a2:	2305      	movs	r3, #5
 80039a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039a6:	f107 0314 	add.w	r3, r7, #20
 80039aa:	4619      	mov	r1, r3
 80039ac:	4805      	ldr	r0, [pc, #20]	; (80039c4 <HAL_SPI_MspInit+0x8c>)
 80039ae:	f001 f8c3 	bl	8004b38 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80039b2:	bf00      	nop
 80039b4:	3728      	adds	r7, #40	; 0x28
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	40013000 	.word	0x40013000
 80039c0:	40023800 	.word	0x40023800
 80039c4:	40020000 	.word	0x40020000

080039c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b08a      	sub	sp, #40	; 0x28
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039d0:	f107 0314 	add.w	r3, r7, #20
 80039d4:	2200      	movs	r2, #0
 80039d6:	601a      	str	r2, [r3, #0]
 80039d8:	605a      	str	r2, [r3, #4]
 80039da:	609a      	str	r2, [r3, #8]
 80039dc:	60da      	str	r2, [r3, #12]
 80039de:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a19      	ldr	r2, [pc, #100]	; (8003a4c <HAL_UART_MspInit+0x84>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d12b      	bne.n	8003a42 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80039ea:	2300      	movs	r3, #0
 80039ec:	613b      	str	r3, [r7, #16]
 80039ee:	4b18      	ldr	r3, [pc, #96]	; (8003a50 <HAL_UART_MspInit+0x88>)
 80039f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f2:	4a17      	ldr	r2, [pc, #92]	; (8003a50 <HAL_UART_MspInit+0x88>)
 80039f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039f8:	6413      	str	r3, [r2, #64]	; 0x40
 80039fa:	4b15      	ldr	r3, [pc, #84]	; (8003a50 <HAL_UART_MspInit+0x88>)
 80039fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a02:	613b      	str	r3, [r7, #16]
 8003a04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a06:	2300      	movs	r3, #0
 8003a08:	60fb      	str	r3, [r7, #12]
 8003a0a:	4b11      	ldr	r3, [pc, #68]	; (8003a50 <HAL_UART_MspInit+0x88>)
 8003a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a0e:	4a10      	ldr	r2, [pc, #64]	; (8003a50 <HAL_UART_MspInit+0x88>)
 8003a10:	f043 0301 	orr.w	r3, r3, #1
 8003a14:	6313      	str	r3, [r2, #48]	; 0x30
 8003a16:	4b0e      	ldr	r3, [pc, #56]	; (8003a50 <HAL_UART_MspInit+0x88>)
 8003a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	60fb      	str	r3, [r7, #12]
 8003a20:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003a22:	230c      	movs	r3, #12
 8003a24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a26:	2302      	movs	r3, #2
 8003a28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003a32:	2307      	movs	r3, #7
 8003a34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a36:	f107 0314 	add.w	r3, r7, #20
 8003a3a:	4619      	mov	r1, r3
 8003a3c:	4805      	ldr	r0, [pc, #20]	; (8003a54 <HAL_UART_MspInit+0x8c>)
 8003a3e:	f001 f87b 	bl	8004b38 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003a42:	bf00      	nop
 8003a44:	3728      	adds	r7, #40	; 0x28
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	40004400 	.word	0x40004400
 8003a50:	40023800 	.word	0x40023800
 8003a54:	40020000 	.word	0x40020000

08003a58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003a5c:	e7fe      	b.n	8003a5c <NMI_Handler+0x4>

08003a5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a5e:	b480      	push	{r7}
 8003a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a62:	e7fe      	b.n	8003a62 <HardFault_Handler+0x4>

08003a64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a64:	b480      	push	{r7}
 8003a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a68:	e7fe      	b.n	8003a68 <MemManage_Handler+0x4>

08003a6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a6a:	b480      	push	{r7}
 8003a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a6e:	e7fe      	b.n	8003a6e <BusFault_Handler+0x4>

08003a70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a70:	b480      	push	{r7}
 8003a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a74:	e7fe      	b.n	8003a74 <UsageFault_Handler+0x4>

08003a76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a76:	b480      	push	{r7}
 8003a78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a7a:	bf00      	nop
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr

08003a84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a84:	b480      	push	{r7}
 8003a86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a88:	bf00      	nop
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr

08003a92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a92:	b480      	push	{r7}
 8003a94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a96:	bf00      	nop
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9e:	4770      	bx	lr

08003aa0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003aa4:	f000 f96a 	bl	8003d7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003aa8:	bf00      	nop
 8003aaa:	bd80      	pop	{r7, pc}

08003aac <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003ab0:	4802      	ldr	r0, [pc, #8]	; (8003abc <CAN1_RX0_IRQHandler+0x10>)
 8003ab2:	f000 fcff 	bl	80044b4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003ab6:	bf00      	nop
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	200034ec 	.word	0x200034ec

08003ac0 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003ac4:	4802      	ldr	r0, [pc, #8]	; (8003ad0 <CAN1_RX1_IRQHandler+0x10>)
 8003ac6:	f000 fcf5 	bl	80044b4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8003aca:	bf00      	nop
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	bf00      	nop
 8003ad0:	200034ec 	.word	0x200034ec

08003ad4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	af00      	add	r7, sp, #0
	return 1;
 8003ad8:	2301      	movs	r3, #1
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr

08003ae4 <_kill>:

int _kill(int pid, int sig)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b082      	sub	sp, #8
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003aee:	f003 f89d 	bl	8006c2c <__errno>
 8003af2:	4603      	mov	r3, r0
 8003af4:	2216      	movs	r2, #22
 8003af6:	601a      	str	r2, [r3, #0]
	return -1;
 8003af8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3708      	adds	r7, #8
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <_exit>:

void _exit (int status)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003b0c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f7ff ffe7 	bl	8003ae4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003b16:	e7fe      	b.n	8003b16 <_exit+0x12>

08003b18 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b086      	sub	sp, #24
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	60f8      	str	r0, [r7, #12]
 8003b20:	60b9      	str	r1, [r7, #8]
 8003b22:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b24:	2300      	movs	r3, #0
 8003b26:	617b      	str	r3, [r7, #20]
 8003b28:	e00a      	b.n	8003b40 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003b2a:	f3af 8000 	nop.w
 8003b2e:	4601      	mov	r1, r0
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	1c5a      	adds	r2, r3, #1
 8003b34:	60ba      	str	r2, [r7, #8]
 8003b36:	b2ca      	uxtb	r2, r1
 8003b38:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	3301      	adds	r3, #1
 8003b3e:	617b      	str	r3, [r7, #20]
 8003b40:	697a      	ldr	r2, [r7, #20]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	429a      	cmp	r2, r3
 8003b46:	dbf0      	blt.n	8003b2a <_read+0x12>
	}

return len;
 8003b48:	687b      	ldr	r3, [r7, #4]
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3718      	adds	r7, #24
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}

08003b52 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003b52:	b580      	push	{r7, lr}
 8003b54:	b086      	sub	sp, #24
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	60f8      	str	r0, [r7, #12]
 8003b5a:	60b9      	str	r1, [r7, #8]
 8003b5c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b5e:	2300      	movs	r3, #0
 8003b60:	617b      	str	r3, [r7, #20]
 8003b62:	e009      	b.n	8003b78 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	1c5a      	adds	r2, r3, #1
 8003b68:	60ba      	str	r2, [r7, #8]
 8003b6a:	781b      	ldrb	r3, [r3, #0]
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	3301      	adds	r3, #1
 8003b76:	617b      	str	r3, [r7, #20]
 8003b78:	697a      	ldr	r2, [r7, #20]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	dbf1      	blt.n	8003b64 <_write+0x12>
	}
	return len;
 8003b80:	687b      	ldr	r3, [r7, #4]
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3718      	adds	r7, #24
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}

08003b8a <_close>:

int _close(int file)
{
 8003b8a:	b480      	push	{r7}
 8003b8c:	b083      	sub	sp, #12
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	6078      	str	r0, [r7, #4]
	return -1;
 8003b92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	370c      	adds	r7, #12
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr

08003ba2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003ba2:	b480      	push	{r7}
 8003ba4:	b083      	sub	sp, #12
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	6078      	str	r0, [r7, #4]
 8003baa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003bb2:	605a      	str	r2, [r3, #4]
	return 0;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	370c      	adds	r7, #12
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr

08003bc2 <_isatty>:

int _isatty(int file)
{
 8003bc2:	b480      	push	{r7}
 8003bc4:	b083      	sub	sp, #12
 8003bc6:	af00      	add	r7, sp, #0
 8003bc8:	6078      	str	r0, [r7, #4]
	return 1;
 8003bca:	2301      	movs	r3, #1
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	370c      	adds	r7, #12
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr

08003bd8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b085      	sub	sp, #20
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60f8      	str	r0, [r7, #12]
 8003be0:	60b9      	str	r1, [r7, #8]
 8003be2:	607a      	str	r2, [r7, #4]
	return 0;
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3714      	adds	r7, #20
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
	...

08003bf4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b086      	sub	sp, #24
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003bfc:	4a14      	ldr	r2, [pc, #80]	; (8003c50 <_sbrk+0x5c>)
 8003bfe:	4b15      	ldr	r3, [pc, #84]	; (8003c54 <_sbrk+0x60>)
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003c08:	4b13      	ldr	r3, [pc, #76]	; (8003c58 <_sbrk+0x64>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d102      	bne.n	8003c16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003c10:	4b11      	ldr	r3, [pc, #68]	; (8003c58 <_sbrk+0x64>)
 8003c12:	4a12      	ldr	r2, [pc, #72]	; (8003c5c <_sbrk+0x68>)
 8003c14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c16:	4b10      	ldr	r3, [pc, #64]	; (8003c58 <_sbrk+0x64>)
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4413      	add	r3, r2
 8003c1e:	693a      	ldr	r2, [r7, #16]
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d207      	bcs.n	8003c34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003c24:	f003 f802 	bl	8006c2c <__errno>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	220c      	movs	r2, #12
 8003c2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003c2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003c32:	e009      	b.n	8003c48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003c34:	4b08      	ldr	r3, [pc, #32]	; (8003c58 <_sbrk+0x64>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003c3a:	4b07      	ldr	r3, [pc, #28]	; (8003c58 <_sbrk+0x64>)
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	4413      	add	r3, r2
 8003c42:	4a05      	ldr	r2, [pc, #20]	; (8003c58 <_sbrk+0x64>)
 8003c44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003c46:	68fb      	ldr	r3, [r7, #12]
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3718      	adds	r7, #24
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}
 8003c50:	20020000 	.word	0x20020000
 8003c54:	00000400 	.word	0x00000400
 8003c58:	20003818 	.word	0x20003818
 8003c5c:	20003830 	.word	0x20003830

08003c60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003c60:	b480      	push	{r7}
 8003c62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003c64:	4b06      	ldr	r3, [pc, #24]	; (8003c80 <SystemInit+0x20>)
 8003c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c6a:	4a05      	ldr	r2, [pc, #20]	; (8003c80 <SystemInit+0x20>)
 8003c6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003c70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c74:	bf00      	nop
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	e000ed00 	.word	0xe000ed00

08003c84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003c84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003cbc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003c88:	480d      	ldr	r0, [pc, #52]	; (8003cc0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003c8a:	490e      	ldr	r1, [pc, #56]	; (8003cc4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003c8c:	4a0e      	ldr	r2, [pc, #56]	; (8003cc8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003c8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c90:	e002      	b.n	8003c98 <LoopCopyDataInit>

08003c92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c96:	3304      	adds	r3, #4

08003c98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c9c:	d3f9      	bcc.n	8003c92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c9e:	4a0b      	ldr	r2, [pc, #44]	; (8003ccc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003ca0:	4c0b      	ldr	r4, [pc, #44]	; (8003cd0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003ca2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ca4:	e001      	b.n	8003caa <LoopFillZerobss>

08003ca6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ca6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ca8:	3204      	adds	r2, #4

08003caa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003caa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003cac:	d3fb      	bcc.n	8003ca6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003cae:	f7ff ffd7 	bl	8003c60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003cb2:	f002 ffc1 	bl	8006c38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003cb6:	f7fe fdff 	bl	80028b8 <main>
  bx  lr    
 8003cba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003cbc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003cc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003cc4:	20003488 	.word	0x20003488
  ldr r2, =_sidata
 8003cc8:	0800a0fc 	.word	0x0800a0fc
  ldr r2, =_sbss
 8003ccc:	20003488 	.word	0x20003488
  ldr r4, =_ebss
 8003cd0:	20003830 	.word	0x20003830

08003cd4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003cd4:	e7fe      	b.n	8003cd4 <ADC_IRQHandler>
	...

08003cd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003cdc:	4b0e      	ldr	r3, [pc, #56]	; (8003d18 <HAL_Init+0x40>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a0d      	ldr	r2, [pc, #52]	; (8003d18 <HAL_Init+0x40>)
 8003ce2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ce6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ce8:	4b0b      	ldr	r3, [pc, #44]	; (8003d18 <HAL_Init+0x40>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a0a      	ldr	r2, [pc, #40]	; (8003d18 <HAL_Init+0x40>)
 8003cee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003cf2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003cf4:	4b08      	ldr	r3, [pc, #32]	; (8003d18 <HAL_Init+0x40>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a07      	ldr	r2, [pc, #28]	; (8003d18 <HAL_Init+0x40>)
 8003cfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cfe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d00:	2003      	movs	r0, #3
 8003d02:	f000 fed7 	bl	8004ab4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003d06:	200f      	movs	r0, #15
 8003d08:	f000 f808 	bl	8003d1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003d0c:	f7ff fd94 	bl	8003838 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003d10:	2300      	movs	r3, #0
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop
 8003d18:	40023c00 	.word	0x40023c00

08003d1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003d24:	4b12      	ldr	r3, [pc, #72]	; (8003d70 <HAL_InitTick+0x54>)
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	4b12      	ldr	r3, [pc, #72]	; (8003d74 <HAL_InitTick+0x58>)
 8003d2a:	781b      	ldrb	r3, [r3, #0]
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d32:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f000 feef 	bl	8004b1e <HAL_SYSTICK_Config>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d001      	beq.n	8003d4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e00e      	b.n	8003d68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2b0f      	cmp	r3, #15
 8003d4e:	d80a      	bhi.n	8003d66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d50:	2200      	movs	r2, #0
 8003d52:	6879      	ldr	r1, [r7, #4]
 8003d54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003d58:	f000 feb7 	bl	8004aca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003d5c:	4a06      	ldr	r2, [pc, #24]	; (8003d78 <HAL_InitTick+0x5c>)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003d62:	2300      	movs	r3, #0
 8003d64:	e000      	b.n	8003d68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3708      	adds	r7, #8
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	200032ac 	.word	0x200032ac
 8003d74:	200032b4 	.word	0x200032b4
 8003d78:	200032b0 	.word	0x200032b0

08003d7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d80:	4b06      	ldr	r3, [pc, #24]	; (8003d9c <HAL_IncTick+0x20>)
 8003d82:	781b      	ldrb	r3, [r3, #0]
 8003d84:	461a      	mov	r2, r3
 8003d86:	4b06      	ldr	r3, [pc, #24]	; (8003da0 <HAL_IncTick+0x24>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4413      	add	r3, r2
 8003d8c:	4a04      	ldr	r2, [pc, #16]	; (8003da0 <HAL_IncTick+0x24>)
 8003d8e:	6013      	str	r3, [r2, #0]
}
 8003d90:	bf00      	nop
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr
 8003d9a:	bf00      	nop
 8003d9c:	200032b4 	.word	0x200032b4
 8003da0:	2000381c 	.word	0x2000381c

08003da4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003da4:	b480      	push	{r7}
 8003da6:	af00      	add	r7, sp, #0
  return uwTick;
 8003da8:	4b03      	ldr	r3, [pc, #12]	; (8003db8 <HAL_GetTick+0x14>)
 8003daa:	681b      	ldr	r3, [r3, #0]
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop
 8003db8:	2000381c 	.word	0x2000381c

08003dbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b084      	sub	sp, #16
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003dc4:	f7ff ffee 	bl	8003da4 <HAL_GetTick>
 8003dc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003dd4:	d005      	beq.n	8003de2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003dd6:	4b0a      	ldr	r3, [pc, #40]	; (8003e00 <HAL_Delay+0x44>)
 8003dd8:	781b      	ldrb	r3, [r3, #0]
 8003dda:	461a      	mov	r2, r3
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	4413      	add	r3, r2
 8003de0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003de2:	bf00      	nop
 8003de4:	f7ff ffde 	bl	8003da4 <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	68fa      	ldr	r2, [r7, #12]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d8f7      	bhi.n	8003de4 <HAL_Delay+0x28>
  {
  }
}
 8003df4:	bf00      	nop
 8003df6:	bf00      	nop
 8003df8:	3710      	adds	r7, #16
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	200032b4 	.word	0x200032b4

08003e04 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d101      	bne.n	8003e16 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e0ed      	b.n	8003ff2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d102      	bne.n	8003e28 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f7ff fd30 	bl	8003888 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f042 0201 	orr.w	r2, r2, #1
 8003e36:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e38:	f7ff ffb4 	bl	8003da4 <HAL_GetTick>
 8003e3c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003e3e:	e012      	b.n	8003e66 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003e40:	f7ff ffb0 	bl	8003da4 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	2b0a      	cmp	r3, #10
 8003e4c:	d90b      	bls.n	8003e66 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e52:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2205      	movs	r2, #5
 8003e5e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e0c5      	b.n	8003ff2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f003 0301 	and.w	r3, r3, #1
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d0e5      	beq.n	8003e40 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f022 0202 	bic.w	r2, r2, #2
 8003e82:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e84:	f7ff ff8e 	bl	8003da4 <HAL_GetTick>
 8003e88:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003e8a:	e012      	b.n	8003eb2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003e8c:	f7ff ff8a 	bl	8003da4 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	2b0a      	cmp	r3, #10
 8003e98:	d90b      	bls.n	8003eb2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2205      	movs	r2, #5
 8003eaa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e09f      	b.n	8003ff2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	f003 0302 	and.w	r3, r3, #2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d1e5      	bne.n	8003e8c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	7e1b      	ldrb	r3, [r3, #24]
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d108      	bne.n	8003eda <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003ed6:	601a      	str	r2, [r3, #0]
 8003ed8:	e007      	b.n	8003eea <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ee8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	7e5b      	ldrb	r3, [r3, #25]
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d108      	bne.n	8003f04 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f00:	601a      	str	r2, [r3, #0]
 8003f02:	e007      	b.n	8003f14 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f12:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	7e9b      	ldrb	r3, [r3, #26]
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d108      	bne.n	8003f2e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f042 0220 	orr.w	r2, r2, #32
 8003f2a:	601a      	str	r2, [r3, #0]
 8003f2c:	e007      	b.n	8003f3e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f022 0220 	bic.w	r2, r2, #32
 8003f3c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	7edb      	ldrb	r3, [r3, #27]
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d108      	bne.n	8003f58 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f022 0210 	bic.w	r2, r2, #16
 8003f54:	601a      	str	r2, [r3, #0]
 8003f56:	e007      	b.n	8003f68 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f042 0210 	orr.w	r2, r2, #16
 8003f66:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	7f1b      	ldrb	r3, [r3, #28]
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d108      	bne.n	8003f82 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f042 0208 	orr.w	r2, r2, #8
 8003f7e:	601a      	str	r2, [r3, #0]
 8003f80:	e007      	b.n	8003f92 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f022 0208 	bic.w	r2, r2, #8
 8003f90:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	7f5b      	ldrb	r3, [r3, #29]
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d108      	bne.n	8003fac <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f042 0204 	orr.w	r2, r2, #4
 8003fa8:	601a      	str	r2, [r3, #0]
 8003faa:	e007      	b.n	8003fbc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f022 0204 	bic.w	r2, r2, #4
 8003fba:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	689a      	ldr	r2, [r3, #8]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	431a      	orrs	r2, r3
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	691b      	ldr	r3, [r3, #16]
 8003fca:	431a      	orrs	r2, r3
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	695b      	ldr	r3, [r3, #20]
 8003fd0:	ea42 0103 	orr.w	r1, r2, r3
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	1e5a      	subs	r2, r3, #1
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	430a      	orrs	r2, r1
 8003fe0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3710      	adds	r7, #16
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
	...

08003ffc <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b087      	sub	sp, #28
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004012:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004014:	7cfb      	ldrb	r3, [r7, #19]
 8004016:	2b01      	cmp	r3, #1
 8004018:	d003      	beq.n	8004022 <HAL_CAN_ConfigFilter+0x26>
 800401a:	7cfb      	ldrb	r3, [r7, #19]
 800401c:	2b02      	cmp	r3, #2
 800401e:	f040 80be 	bne.w	800419e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8004022:	4b65      	ldr	r3, [pc, #404]	; (80041b8 <HAL_CAN_ConfigFilter+0x1bc>)
 8004024:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800402c:	f043 0201 	orr.w	r2, r3, #1
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800403c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004050:	021b      	lsls	r3, r3, #8
 8004052:	431a      	orrs	r2, r3
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	695b      	ldr	r3, [r3, #20]
 800405e:	f003 031f 	and.w	r3, r3, #31
 8004062:	2201      	movs	r2, #1
 8004064:	fa02 f303 	lsl.w	r3, r2, r3
 8004068:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	43db      	mvns	r3, r3
 8004074:	401a      	ands	r2, r3
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	69db      	ldr	r3, [r3, #28]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d123      	bne.n	80040cc <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	43db      	mvns	r3, r3
 800408e:	401a      	ands	r2, r3
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80040a2:	683a      	ldr	r2, [r7, #0]
 80040a4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80040a6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	3248      	adds	r2, #72	; 0x48
 80040ac:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80040c0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80040c2:	6979      	ldr	r1, [r7, #20]
 80040c4:	3348      	adds	r3, #72	; 0x48
 80040c6:	00db      	lsls	r3, r3, #3
 80040c8:	440b      	add	r3, r1
 80040ca:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	69db      	ldr	r3, [r3, #28]
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d122      	bne.n	800411a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	431a      	orrs	r2, r3
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80040f0:	683a      	ldr	r2, [r7, #0]
 80040f2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80040f4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	3248      	adds	r2, #72	; 0x48
 80040fa:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800410e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004110:	6979      	ldr	r1, [r7, #20]
 8004112:	3348      	adds	r3, #72	; 0x48
 8004114:	00db      	lsls	r3, r3, #3
 8004116:	440b      	add	r3, r1
 8004118:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	699b      	ldr	r3, [r3, #24]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d109      	bne.n	8004136 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	43db      	mvns	r3, r3
 800412c:	401a      	ands	r2, r3
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8004134:	e007      	b.n	8004146 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	431a      	orrs	r2, r3
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	691b      	ldr	r3, [r3, #16]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d109      	bne.n	8004162 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	43db      	mvns	r3, r3
 8004158:	401a      	ands	r2, r3
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8004160:	e007      	b.n	8004172 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	431a      	orrs	r2, r3
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	6a1b      	ldr	r3, [r3, #32]
 8004176:	2b01      	cmp	r3, #1
 8004178:	d107      	bne.n	800418a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	431a      	orrs	r2, r3
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004190:	f023 0201 	bic.w	r2, r3, #1
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800419a:	2300      	movs	r3, #0
 800419c:	e006      	b.n	80041ac <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
  }
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	371c      	adds	r7, #28
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr
 80041b8:	40006400 	.word	0x40006400

080041bc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b084      	sub	sp, #16
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d12e      	bne.n	800422e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2202      	movs	r2, #2
 80041d4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f022 0201 	bic.w	r2, r2, #1
 80041e6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80041e8:	f7ff fddc 	bl	8003da4 <HAL_GetTick>
 80041ec:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80041ee:	e012      	b.n	8004216 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80041f0:	f7ff fdd8 	bl	8003da4 <HAL_GetTick>
 80041f4:	4602      	mov	r2, r0
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	2b0a      	cmp	r3, #10
 80041fc:	d90b      	bls.n	8004216 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004202:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2205      	movs	r2, #5
 800420e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e012      	b.n	800423c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	f003 0301 	and.w	r3, r3, #1
 8004220:	2b00      	cmp	r3, #0
 8004222:	d1e5      	bne.n	80041f0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2200      	movs	r2, #0
 8004228:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800422a:	2300      	movs	r3, #0
 800422c:	e006      	b.n	800423c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004232:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800423a:	2301      	movs	r3, #1
  }
}
 800423c:	4618      	mov	r0, r3
 800423e:	3710      	adds	r7, #16
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004244:	b480      	push	{r7}
 8004246:	b087      	sub	sp, #28
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	607a      	str	r2, [r7, #4]
 8004250:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004258:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800425a:	7dfb      	ldrb	r3, [r7, #23]
 800425c:	2b01      	cmp	r3, #1
 800425e:	d003      	beq.n	8004268 <HAL_CAN_GetRxMessage+0x24>
 8004260:	7dfb      	ldrb	r3, [r7, #23]
 8004262:	2b02      	cmp	r3, #2
 8004264:	f040 80f3 	bne.w	800444e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d10e      	bne.n	800428c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	f003 0303 	and.w	r3, r3, #3
 8004278:	2b00      	cmp	r3, #0
 800427a:	d116      	bne.n	80042aa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004280:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e0e7      	b.n	800445c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	691b      	ldr	r3, [r3, #16]
 8004292:	f003 0303 	and.w	r3, r3, #3
 8004296:	2b00      	cmp	r3, #0
 8004298:	d107      	bne.n	80042aa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800429e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e0d8      	b.n	800445c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	331b      	adds	r3, #27
 80042b2:	011b      	lsls	r3, r3, #4
 80042b4:	4413      	add	r3, r2
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f003 0204 	and.w	r2, r3, #4
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d10c      	bne.n	80042e2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	331b      	adds	r3, #27
 80042d0:	011b      	lsls	r3, r3, #4
 80042d2:	4413      	add	r3, r2
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	0d5b      	lsrs	r3, r3, #21
 80042d8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	601a      	str	r2, [r3, #0]
 80042e0:	e00b      	b.n	80042fa <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	331b      	adds	r3, #27
 80042ea:	011b      	lsls	r3, r3, #4
 80042ec:	4413      	add	r3, r2
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	08db      	lsrs	r3, r3, #3
 80042f2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	331b      	adds	r3, #27
 8004302:	011b      	lsls	r3, r3, #4
 8004304:	4413      	add	r3, r2
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0202 	and.w	r2, r3, #2
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	331b      	adds	r3, #27
 8004318:	011b      	lsls	r3, r3, #4
 800431a:	4413      	add	r3, r2
 800431c:	3304      	adds	r3, #4
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 020f 	and.w	r2, r3, #15
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	331b      	adds	r3, #27
 8004330:	011b      	lsls	r3, r3, #4
 8004332:	4413      	add	r3, r2
 8004334:	3304      	adds	r3, #4
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	0a1b      	lsrs	r3, r3, #8
 800433a:	b2da      	uxtb	r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	331b      	adds	r3, #27
 8004348:	011b      	lsls	r3, r3, #4
 800434a:	4413      	add	r3, r2
 800434c:	3304      	adds	r3, #4
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	0c1b      	lsrs	r3, r3, #16
 8004352:	b29a      	uxth	r2, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	011b      	lsls	r3, r3, #4
 8004360:	4413      	add	r3, r2
 8004362:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	b2da      	uxtb	r2, r3
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	011b      	lsls	r3, r3, #4
 8004376:	4413      	add	r3, r2
 8004378:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	0a1a      	lsrs	r2, r3, #8
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	3301      	adds	r3, #1
 8004384:	b2d2      	uxtb	r2, r2
 8004386:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	011b      	lsls	r3, r3, #4
 8004390:	4413      	add	r3, r2
 8004392:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	0c1a      	lsrs	r2, r3, #16
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	3302      	adds	r3, #2
 800439e:	b2d2      	uxtb	r2, r2
 80043a0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	011b      	lsls	r3, r3, #4
 80043aa:	4413      	add	r3, r2
 80043ac:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	0e1a      	lsrs	r2, r3, #24
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	3303      	adds	r3, #3
 80043b8:	b2d2      	uxtb	r2, r2
 80043ba:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	011b      	lsls	r3, r3, #4
 80043c4:	4413      	add	r3, r2
 80043c6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	3304      	adds	r3, #4
 80043d0:	b2d2      	uxtb	r2, r2
 80043d2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	011b      	lsls	r3, r3, #4
 80043dc:	4413      	add	r3, r2
 80043de:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	0a1a      	lsrs	r2, r3, #8
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	3305      	adds	r3, #5
 80043ea:	b2d2      	uxtb	r2, r2
 80043ec:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	011b      	lsls	r3, r3, #4
 80043f6:	4413      	add	r3, r2
 80043f8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	0c1a      	lsrs	r2, r3, #16
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	3306      	adds	r3, #6
 8004404:	b2d2      	uxtb	r2, r2
 8004406:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	011b      	lsls	r3, r3, #4
 8004410:	4413      	add	r3, r2
 8004412:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	0e1a      	lsrs	r2, r3, #24
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	3307      	adds	r3, #7
 800441e:	b2d2      	uxtb	r2, r2
 8004420:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d108      	bne.n	800443a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	68da      	ldr	r2, [r3, #12]
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f042 0220 	orr.w	r2, r2, #32
 8004436:	60da      	str	r2, [r3, #12]
 8004438:	e007      	b.n	800444a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	691a      	ldr	r2, [r3, #16]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f042 0220 	orr.w	r2, r2, #32
 8004448:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800444a:	2300      	movs	r3, #0
 800444c:	e006      	b.n	800445c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004452:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
  }
}
 800445c:	4618      	mov	r0, r3
 800445e:	371c      	adds	r7, #28
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004468:	b480      	push	{r7}
 800446a:	b085      	sub	sp, #20
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004478:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800447a:	7bfb      	ldrb	r3, [r7, #15]
 800447c:	2b01      	cmp	r3, #1
 800447e:	d002      	beq.n	8004486 <HAL_CAN_ActivateNotification+0x1e>
 8004480:	7bfb      	ldrb	r3, [r7, #15]
 8004482:	2b02      	cmp	r3, #2
 8004484:	d109      	bne.n	800449a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	6959      	ldr	r1, [r3, #20]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	683a      	ldr	r2, [r7, #0]
 8004492:	430a      	orrs	r2, r1
 8004494:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004496:	2300      	movs	r3, #0
 8004498:	e006      	b.n	80044a8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800449e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
  }
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3714      	adds	r7, #20
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr

080044b4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b08a      	sub	sp, #40	; 0x28
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80044bc:	2300      	movs	r3, #0
 80044be:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	695b      	ldr	r3, [r3, #20]
 80044c6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80044f0:	6a3b      	ldr	r3, [r7, #32]
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d07c      	beq.n	80045f4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80044fa:	69bb      	ldr	r3, [r7, #24]
 80044fc:	f003 0301 	and.w	r3, r3, #1
 8004500:	2b00      	cmp	r3, #0
 8004502:	d023      	beq.n	800454c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2201      	movs	r2, #1
 800450a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800450c:	69bb      	ldr	r3, [r7, #24]
 800450e:	f003 0302 	and.w	r3, r3, #2
 8004512:	2b00      	cmp	r3, #0
 8004514:	d003      	beq.n	800451e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f000 f983 	bl	8004822 <HAL_CAN_TxMailbox0CompleteCallback>
 800451c:	e016      	b.n	800454c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	f003 0304 	and.w	r3, r3, #4
 8004524:	2b00      	cmp	r3, #0
 8004526:	d004      	beq.n	8004532 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800452a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800452e:	627b      	str	r3, [r7, #36]	; 0x24
 8004530:	e00c      	b.n	800454c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004532:	69bb      	ldr	r3, [r7, #24]
 8004534:	f003 0308 	and.w	r3, r3, #8
 8004538:	2b00      	cmp	r3, #0
 800453a:	d004      	beq.n	8004546 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800453c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800453e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004542:	627b      	str	r3, [r7, #36]	; 0x24
 8004544:	e002      	b.n	800454c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f000 f989 	bl	800485e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800454c:	69bb      	ldr	r3, [r7, #24]
 800454e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004552:	2b00      	cmp	r3, #0
 8004554:	d024      	beq.n	80045a0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800455e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004560:	69bb      	ldr	r3, [r7, #24]
 8004562:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004566:	2b00      	cmp	r3, #0
 8004568:	d003      	beq.n	8004572 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f000 f963 	bl	8004836 <HAL_CAN_TxMailbox1CompleteCallback>
 8004570:	e016      	b.n	80045a0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004572:	69bb      	ldr	r3, [r7, #24]
 8004574:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004578:	2b00      	cmp	r3, #0
 800457a:	d004      	beq.n	8004586 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800457c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800457e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004582:	627b      	str	r3, [r7, #36]	; 0x24
 8004584:	e00c      	b.n	80045a0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004586:	69bb      	ldr	r3, [r7, #24]
 8004588:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800458c:	2b00      	cmp	r3, #0
 800458e:	d004      	beq.n	800459a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004592:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004596:	627b      	str	r3, [r7, #36]	; 0x24
 8004598:	e002      	b.n	80045a0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f000 f969 	bl	8004872 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80045a0:	69bb      	ldr	r3, [r7, #24]
 80045a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d024      	beq.n	80045f4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80045b2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80045b4:	69bb      	ldr	r3, [r7, #24]
 80045b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d003      	beq.n	80045c6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 f943 	bl	800484a <HAL_CAN_TxMailbox2CompleteCallback>
 80045c4:	e016      	b.n	80045f4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80045c6:	69bb      	ldr	r3, [r7, #24]
 80045c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d004      	beq.n	80045da <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80045d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80045d6:	627b      	str	r3, [r7, #36]	; 0x24
 80045d8:	e00c      	b.n	80045f4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80045da:	69bb      	ldr	r3, [r7, #24]
 80045dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d004      	beq.n	80045ee <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80045e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045ea:	627b      	str	r3, [r7, #36]	; 0x24
 80045ec:	e002      	b.n	80045f4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f000 f949 	bl	8004886 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80045f4:	6a3b      	ldr	r3, [r7, #32]
 80045f6:	f003 0308 	and.w	r3, r3, #8
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d00c      	beq.n	8004618 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	f003 0310 	and.w	r3, r3, #16
 8004604:	2b00      	cmp	r3, #0
 8004606:	d007      	beq.n	8004618 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800460a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800460e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	2210      	movs	r2, #16
 8004616:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004618:	6a3b      	ldr	r3, [r7, #32]
 800461a:	f003 0304 	and.w	r3, r3, #4
 800461e:	2b00      	cmp	r3, #0
 8004620:	d00b      	beq.n	800463a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	f003 0308 	and.w	r3, r3, #8
 8004628:	2b00      	cmp	r3, #0
 800462a:	d006      	beq.n	800463a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2208      	movs	r2, #8
 8004632:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f000 f930 	bl	800489a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800463a:	6a3b      	ldr	r3, [r7, #32]
 800463c:	f003 0302 	and.w	r3, r3, #2
 8004640:	2b00      	cmp	r3, #0
 8004642:	d009      	beq.n	8004658 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	68db      	ldr	r3, [r3, #12]
 800464a:	f003 0303 	and.w	r3, r3, #3
 800464e:	2b00      	cmp	r3, #0
 8004650:	d002      	beq.n	8004658 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f7fe f810 	bl	8002678 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004658:	6a3b      	ldr	r3, [r7, #32]
 800465a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00c      	beq.n	800467c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	f003 0310 	and.w	r3, r3, #16
 8004668:	2b00      	cmp	r3, #0
 800466a:	d007      	beq.n	800467c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800466c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800466e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004672:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	2210      	movs	r2, #16
 800467a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800467c:	6a3b      	ldr	r3, [r7, #32]
 800467e:	f003 0320 	and.w	r3, r3, #32
 8004682:	2b00      	cmp	r3, #0
 8004684:	d00b      	beq.n	800469e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	f003 0308 	and.w	r3, r3, #8
 800468c:	2b00      	cmp	r3, #0
 800468e:	d006      	beq.n	800469e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	2208      	movs	r2, #8
 8004696:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	f000 f912 	bl	80048c2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800469e:	6a3b      	ldr	r3, [r7, #32]
 80046a0:	f003 0310 	and.w	r3, r3, #16
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d009      	beq.n	80046bc <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	691b      	ldr	r3, [r3, #16]
 80046ae:	f003 0303 	and.w	r3, r3, #3
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d002      	beq.n	80046bc <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f000 f8f9 	bl	80048ae <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80046bc:	6a3b      	ldr	r3, [r7, #32]
 80046be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00b      	beq.n	80046de <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80046c6:	69fb      	ldr	r3, [r7, #28]
 80046c8:	f003 0310 	and.w	r3, r3, #16
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d006      	beq.n	80046de <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2210      	movs	r2, #16
 80046d6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	f000 f8fc 	bl	80048d6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80046de:	6a3b      	ldr	r3, [r7, #32]
 80046e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d00b      	beq.n	8004700 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	f003 0308 	and.w	r3, r3, #8
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d006      	beq.n	8004700 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	2208      	movs	r2, #8
 80046f8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f000 f8f5 	bl	80048ea <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004700:	6a3b      	ldr	r3, [r7, #32]
 8004702:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004706:	2b00      	cmp	r3, #0
 8004708:	d07b      	beq.n	8004802 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800470a:	69fb      	ldr	r3, [r7, #28]
 800470c:	f003 0304 	and.w	r3, r3, #4
 8004710:	2b00      	cmp	r3, #0
 8004712:	d072      	beq.n	80047fa <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004714:	6a3b      	ldr	r3, [r7, #32]
 8004716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800471a:	2b00      	cmp	r3, #0
 800471c:	d008      	beq.n	8004730 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004724:	2b00      	cmp	r3, #0
 8004726:	d003      	beq.n	8004730 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800472a:	f043 0301 	orr.w	r3, r3, #1
 800472e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004730:	6a3b      	ldr	r3, [r7, #32]
 8004732:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004736:	2b00      	cmp	r3, #0
 8004738:	d008      	beq.n	800474c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004740:	2b00      	cmp	r3, #0
 8004742:	d003      	beq.n	800474c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004746:	f043 0302 	orr.w	r3, r3, #2
 800474a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800474c:	6a3b      	ldr	r3, [r7, #32]
 800474e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004752:	2b00      	cmp	r3, #0
 8004754:	d008      	beq.n	8004768 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800475c:	2b00      	cmp	r3, #0
 800475e:	d003      	beq.n	8004768 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004762:	f043 0304 	orr.w	r3, r3, #4
 8004766:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004768:	6a3b      	ldr	r3, [r7, #32]
 800476a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800476e:	2b00      	cmp	r3, #0
 8004770:	d043      	beq.n	80047fa <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004778:	2b00      	cmp	r3, #0
 800477a:	d03e      	beq.n	80047fa <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004782:	2b60      	cmp	r3, #96	; 0x60
 8004784:	d02b      	beq.n	80047de <HAL_CAN_IRQHandler+0x32a>
 8004786:	2b60      	cmp	r3, #96	; 0x60
 8004788:	d82e      	bhi.n	80047e8 <HAL_CAN_IRQHandler+0x334>
 800478a:	2b50      	cmp	r3, #80	; 0x50
 800478c:	d022      	beq.n	80047d4 <HAL_CAN_IRQHandler+0x320>
 800478e:	2b50      	cmp	r3, #80	; 0x50
 8004790:	d82a      	bhi.n	80047e8 <HAL_CAN_IRQHandler+0x334>
 8004792:	2b40      	cmp	r3, #64	; 0x40
 8004794:	d019      	beq.n	80047ca <HAL_CAN_IRQHandler+0x316>
 8004796:	2b40      	cmp	r3, #64	; 0x40
 8004798:	d826      	bhi.n	80047e8 <HAL_CAN_IRQHandler+0x334>
 800479a:	2b30      	cmp	r3, #48	; 0x30
 800479c:	d010      	beq.n	80047c0 <HAL_CAN_IRQHandler+0x30c>
 800479e:	2b30      	cmp	r3, #48	; 0x30
 80047a0:	d822      	bhi.n	80047e8 <HAL_CAN_IRQHandler+0x334>
 80047a2:	2b10      	cmp	r3, #16
 80047a4:	d002      	beq.n	80047ac <HAL_CAN_IRQHandler+0x2f8>
 80047a6:	2b20      	cmp	r3, #32
 80047a8:	d005      	beq.n	80047b6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80047aa:	e01d      	b.n	80047e8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80047ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ae:	f043 0308 	orr.w	r3, r3, #8
 80047b2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80047b4:	e019      	b.n	80047ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80047b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b8:	f043 0310 	orr.w	r3, r3, #16
 80047bc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80047be:	e014      	b.n	80047ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80047c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c2:	f043 0320 	orr.w	r3, r3, #32
 80047c6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80047c8:	e00f      	b.n	80047ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80047ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047d0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80047d2:	e00a      	b.n	80047ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80047d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80047da:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80047dc:	e005      	b.n	80047ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80047de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047e4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80047e6:	e000      	b.n	80047ea <HAL_CAN_IRQHandler+0x336>
            break;
 80047e8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	699a      	ldr	r2, [r3, #24]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80047f8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2204      	movs	r2, #4
 8004800:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004804:	2b00      	cmp	r3, #0
 8004806:	d008      	beq.n	800481a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800480c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800480e:	431a      	orrs	r2, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	f000 f872 	bl	80048fe <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800481a:	bf00      	nop
 800481c:	3728      	adds	r7, #40	; 0x28
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}

08004822 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004822:	b480      	push	{r7}
 8004824:	b083      	sub	sp, #12
 8004826:	af00      	add	r7, sp, #0
 8004828:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800482a:	bf00      	nop
 800482c:	370c      	adds	r7, #12
 800482e:	46bd      	mov	sp, r7
 8004830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004834:	4770      	bx	lr

08004836 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004836:	b480      	push	{r7}
 8004838:	b083      	sub	sp, #12
 800483a:	af00      	add	r7, sp, #0
 800483c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800483e:	bf00      	nop
 8004840:	370c      	adds	r7, #12
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr

0800484a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800484a:	b480      	push	{r7}
 800484c:	b083      	sub	sp, #12
 800484e:	af00      	add	r7, sp, #0
 8004850:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004852:	bf00      	nop
 8004854:	370c      	adds	r7, #12
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr

0800485e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800485e:	b480      	push	{r7}
 8004860:	b083      	sub	sp, #12
 8004862:	af00      	add	r7, sp, #0
 8004864:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004866:	bf00      	nop
 8004868:	370c      	adds	r7, #12
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr

08004872 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004872:	b480      	push	{r7}
 8004874:	b083      	sub	sp, #12
 8004876:	af00      	add	r7, sp, #0
 8004878:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800487a:	bf00      	nop
 800487c:	370c      	adds	r7, #12
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr

08004886 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004886:	b480      	push	{r7}
 8004888:	b083      	sub	sp, #12
 800488a:	af00      	add	r7, sp, #0
 800488c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800488e:	bf00      	nop
 8004890:	370c      	adds	r7, #12
 8004892:	46bd      	mov	sp, r7
 8004894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004898:	4770      	bx	lr

0800489a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800489a:	b480      	push	{r7}
 800489c:	b083      	sub	sp, #12
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80048a2:	bf00      	nop
 80048a4:	370c      	adds	r7, #12
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr

080048ae <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80048ae:	b480      	push	{r7}
 80048b0:	b083      	sub	sp, #12
 80048b2:	af00      	add	r7, sp, #0
 80048b4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80048b6:	bf00      	nop
 80048b8:	370c      	adds	r7, #12
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr

080048c2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80048c2:	b480      	push	{r7}
 80048c4:	b083      	sub	sp, #12
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80048ca:	bf00      	nop
 80048cc:	370c      	adds	r7, #12
 80048ce:	46bd      	mov	sp, r7
 80048d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d4:	4770      	bx	lr

080048d6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80048d6:	b480      	push	{r7}
 80048d8:	b083      	sub	sp, #12
 80048da:	af00      	add	r7, sp, #0
 80048dc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80048de:	bf00      	nop
 80048e0:	370c      	adds	r7, #12
 80048e2:	46bd      	mov	sp, r7
 80048e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e8:	4770      	bx	lr

080048ea <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80048ea:	b480      	push	{r7}
 80048ec:	b083      	sub	sp, #12
 80048ee:	af00      	add	r7, sp, #0
 80048f0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80048f2:	bf00      	nop
 80048f4:	370c      	adds	r7, #12
 80048f6:	46bd      	mov	sp, r7
 80048f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fc:	4770      	bx	lr

080048fe <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80048fe:	b480      	push	{r7}
 8004900:	b083      	sub	sp, #12
 8004902:	af00      	add	r7, sp, #0
 8004904:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004906:	bf00      	nop
 8004908:	370c      	adds	r7, #12
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr
	...

08004914 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004914:	b480      	push	{r7}
 8004916:	b085      	sub	sp, #20
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f003 0307 	and.w	r3, r3, #7
 8004922:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004924:	4b0c      	ldr	r3, [pc, #48]	; (8004958 <__NVIC_SetPriorityGrouping+0x44>)
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800492a:	68ba      	ldr	r2, [r7, #8]
 800492c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004930:	4013      	ands	r3, r2
 8004932:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800493c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004940:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004944:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004946:	4a04      	ldr	r2, [pc, #16]	; (8004958 <__NVIC_SetPriorityGrouping+0x44>)
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	60d3      	str	r3, [r2, #12]
}
 800494c:	bf00      	nop
 800494e:	3714      	adds	r7, #20
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr
 8004958:	e000ed00 	.word	0xe000ed00

0800495c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800495c:	b480      	push	{r7}
 800495e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004960:	4b04      	ldr	r3, [pc, #16]	; (8004974 <__NVIC_GetPriorityGrouping+0x18>)
 8004962:	68db      	ldr	r3, [r3, #12]
 8004964:	0a1b      	lsrs	r3, r3, #8
 8004966:	f003 0307 	and.w	r3, r3, #7
}
 800496a:	4618      	mov	r0, r3
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr
 8004974:	e000ed00 	.word	0xe000ed00

08004978 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004978:	b480      	push	{r7}
 800497a:	b083      	sub	sp, #12
 800497c:	af00      	add	r7, sp, #0
 800497e:	4603      	mov	r3, r0
 8004980:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004986:	2b00      	cmp	r3, #0
 8004988:	db0b      	blt.n	80049a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800498a:	79fb      	ldrb	r3, [r7, #7]
 800498c:	f003 021f 	and.w	r2, r3, #31
 8004990:	4907      	ldr	r1, [pc, #28]	; (80049b0 <__NVIC_EnableIRQ+0x38>)
 8004992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004996:	095b      	lsrs	r3, r3, #5
 8004998:	2001      	movs	r0, #1
 800499a:	fa00 f202 	lsl.w	r2, r0, r2
 800499e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80049a2:	bf00      	nop
 80049a4:	370c      	adds	r7, #12
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr
 80049ae:	bf00      	nop
 80049b0:	e000e100 	.word	0xe000e100

080049b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b083      	sub	sp, #12
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	4603      	mov	r3, r0
 80049bc:	6039      	str	r1, [r7, #0]
 80049be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	db0a      	blt.n	80049de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	b2da      	uxtb	r2, r3
 80049cc:	490c      	ldr	r1, [pc, #48]	; (8004a00 <__NVIC_SetPriority+0x4c>)
 80049ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049d2:	0112      	lsls	r2, r2, #4
 80049d4:	b2d2      	uxtb	r2, r2
 80049d6:	440b      	add	r3, r1
 80049d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80049dc:	e00a      	b.n	80049f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	b2da      	uxtb	r2, r3
 80049e2:	4908      	ldr	r1, [pc, #32]	; (8004a04 <__NVIC_SetPriority+0x50>)
 80049e4:	79fb      	ldrb	r3, [r7, #7]
 80049e6:	f003 030f 	and.w	r3, r3, #15
 80049ea:	3b04      	subs	r3, #4
 80049ec:	0112      	lsls	r2, r2, #4
 80049ee:	b2d2      	uxtb	r2, r2
 80049f0:	440b      	add	r3, r1
 80049f2:	761a      	strb	r2, [r3, #24]
}
 80049f4:	bf00      	nop
 80049f6:	370c      	adds	r7, #12
 80049f8:	46bd      	mov	sp, r7
 80049fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fe:	4770      	bx	lr
 8004a00:	e000e100 	.word	0xe000e100
 8004a04:	e000ed00 	.word	0xe000ed00

08004a08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b089      	sub	sp, #36	; 0x24
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	60f8      	str	r0, [r7, #12]
 8004a10:	60b9      	str	r1, [r7, #8]
 8004a12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f003 0307 	and.w	r3, r3, #7
 8004a1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a1c:	69fb      	ldr	r3, [r7, #28]
 8004a1e:	f1c3 0307 	rsb	r3, r3, #7
 8004a22:	2b04      	cmp	r3, #4
 8004a24:	bf28      	it	cs
 8004a26:	2304      	movcs	r3, #4
 8004a28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a2a:	69fb      	ldr	r3, [r7, #28]
 8004a2c:	3304      	adds	r3, #4
 8004a2e:	2b06      	cmp	r3, #6
 8004a30:	d902      	bls.n	8004a38 <NVIC_EncodePriority+0x30>
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	3b03      	subs	r3, #3
 8004a36:	e000      	b.n	8004a3a <NVIC_EncodePriority+0x32>
 8004a38:	2300      	movs	r3, #0
 8004a3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a3c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004a40:	69bb      	ldr	r3, [r7, #24]
 8004a42:	fa02 f303 	lsl.w	r3, r2, r3
 8004a46:	43da      	mvns	r2, r3
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	401a      	ands	r2, r3
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a50:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	fa01 f303 	lsl.w	r3, r1, r3
 8004a5a:	43d9      	mvns	r1, r3
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a60:	4313      	orrs	r3, r2
         );
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3724      	adds	r7, #36	; 0x24
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr
	...

08004a70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b082      	sub	sp, #8
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a80:	d301      	bcc.n	8004a86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004a82:	2301      	movs	r3, #1
 8004a84:	e00f      	b.n	8004aa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a86:	4a0a      	ldr	r2, [pc, #40]	; (8004ab0 <SysTick_Config+0x40>)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	3b01      	subs	r3, #1
 8004a8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004a8e:	210f      	movs	r1, #15
 8004a90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a94:	f7ff ff8e 	bl	80049b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a98:	4b05      	ldr	r3, [pc, #20]	; (8004ab0 <SysTick_Config+0x40>)
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a9e:	4b04      	ldr	r3, [pc, #16]	; (8004ab0 <SysTick_Config+0x40>)
 8004aa0:	2207      	movs	r2, #7
 8004aa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004aa4:	2300      	movs	r3, #0
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	3708      	adds	r7, #8
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}
 8004aae:	bf00      	nop
 8004ab0:	e000e010 	.word	0xe000e010

08004ab4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b082      	sub	sp, #8
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	f7ff ff29 	bl	8004914 <__NVIC_SetPriorityGrouping>
}
 8004ac2:	bf00      	nop
 8004ac4:	3708      	adds	r7, #8
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}

08004aca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004aca:	b580      	push	{r7, lr}
 8004acc:	b086      	sub	sp, #24
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	60b9      	str	r1, [r7, #8]
 8004ad4:	607a      	str	r2, [r7, #4]
 8004ad6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004adc:	f7ff ff3e 	bl	800495c <__NVIC_GetPriorityGrouping>
 8004ae0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	68b9      	ldr	r1, [r7, #8]
 8004ae6:	6978      	ldr	r0, [r7, #20]
 8004ae8:	f7ff ff8e 	bl	8004a08 <NVIC_EncodePriority>
 8004aec:	4602      	mov	r2, r0
 8004aee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004af2:	4611      	mov	r1, r2
 8004af4:	4618      	mov	r0, r3
 8004af6:	f7ff ff5d 	bl	80049b4 <__NVIC_SetPriority>
}
 8004afa:	bf00      	nop
 8004afc:	3718      	adds	r7, #24
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}

08004b02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b02:	b580      	push	{r7, lr}
 8004b04:	b082      	sub	sp, #8
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	4603      	mov	r3, r0
 8004b0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b10:	4618      	mov	r0, r3
 8004b12:	f7ff ff31 	bl	8004978 <__NVIC_EnableIRQ>
}
 8004b16:	bf00      	nop
 8004b18:	3708      	adds	r7, #8
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}

08004b1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004b1e:	b580      	push	{r7, lr}
 8004b20:	b082      	sub	sp, #8
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f7ff ffa2 	bl	8004a70 <SysTick_Config>
 8004b2c:	4603      	mov	r3, r0
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3708      	adds	r7, #8
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}
	...

08004b38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b089      	sub	sp, #36	; 0x24
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004b42:	2300      	movs	r3, #0
 8004b44:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004b46:	2300      	movs	r3, #0
 8004b48:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b4e:	2300      	movs	r3, #0
 8004b50:	61fb      	str	r3, [r7, #28]
 8004b52:	e165      	b.n	8004e20 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004b54:	2201      	movs	r2, #1
 8004b56:	69fb      	ldr	r3, [r7, #28]
 8004b58:	fa02 f303 	lsl.w	r3, r2, r3
 8004b5c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	697a      	ldr	r2, [r7, #20]
 8004b64:	4013      	ands	r3, r2
 8004b66:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004b68:	693a      	ldr	r2, [r7, #16]
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	f040 8154 	bne.w	8004e1a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	f003 0303 	and.w	r3, r3, #3
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	d005      	beq.n	8004b8a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b86:	2b02      	cmp	r3, #2
 8004b88:	d130      	bne.n	8004bec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004b90:	69fb      	ldr	r3, [r7, #28]
 8004b92:	005b      	lsls	r3, r3, #1
 8004b94:	2203      	movs	r2, #3
 8004b96:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9a:	43db      	mvns	r3, r3
 8004b9c:	69ba      	ldr	r2, [r7, #24]
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	68da      	ldr	r2, [r3, #12]
 8004ba6:	69fb      	ldr	r3, [r7, #28]
 8004ba8:	005b      	lsls	r3, r3, #1
 8004baa:	fa02 f303 	lsl.w	r3, r2, r3
 8004bae:	69ba      	ldr	r2, [r7, #24]
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	69ba      	ldr	r2, [r7, #24]
 8004bb8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	69fb      	ldr	r3, [r7, #28]
 8004bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc8:	43db      	mvns	r3, r3
 8004bca:	69ba      	ldr	r2, [r7, #24]
 8004bcc:	4013      	ands	r3, r2
 8004bce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	091b      	lsrs	r3, r3, #4
 8004bd6:	f003 0201 	and.w	r2, r3, #1
 8004bda:	69fb      	ldr	r3, [r7, #28]
 8004bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8004be0:	69ba      	ldr	r2, [r7, #24]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	69ba      	ldr	r2, [r7, #24]
 8004bea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	f003 0303 	and.w	r3, r3, #3
 8004bf4:	2b03      	cmp	r3, #3
 8004bf6:	d017      	beq.n	8004c28 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	005b      	lsls	r3, r3, #1
 8004c02:	2203      	movs	r2, #3
 8004c04:	fa02 f303 	lsl.w	r3, r2, r3
 8004c08:	43db      	mvns	r3, r3
 8004c0a:	69ba      	ldr	r2, [r7, #24]
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	689a      	ldr	r2, [r3, #8]
 8004c14:	69fb      	ldr	r3, [r7, #28]
 8004c16:	005b      	lsls	r3, r3, #1
 8004c18:	fa02 f303 	lsl.w	r3, r2, r3
 8004c1c:	69ba      	ldr	r2, [r7, #24]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	69ba      	ldr	r2, [r7, #24]
 8004c26:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	f003 0303 	and.w	r3, r3, #3
 8004c30:	2b02      	cmp	r3, #2
 8004c32:	d123      	bne.n	8004c7c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004c34:	69fb      	ldr	r3, [r7, #28]
 8004c36:	08da      	lsrs	r2, r3, #3
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	3208      	adds	r2, #8
 8004c3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c40:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004c42:	69fb      	ldr	r3, [r7, #28]
 8004c44:	f003 0307 	and.w	r3, r3, #7
 8004c48:	009b      	lsls	r3, r3, #2
 8004c4a:	220f      	movs	r2, #15
 8004c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c50:	43db      	mvns	r3, r3
 8004c52:	69ba      	ldr	r2, [r7, #24]
 8004c54:	4013      	ands	r3, r2
 8004c56:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	691a      	ldr	r2, [r3, #16]
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	f003 0307 	and.w	r3, r3, #7
 8004c62:	009b      	lsls	r3, r3, #2
 8004c64:	fa02 f303 	lsl.w	r3, r2, r3
 8004c68:	69ba      	ldr	r2, [r7, #24]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	08da      	lsrs	r2, r3, #3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	3208      	adds	r2, #8
 8004c76:	69b9      	ldr	r1, [r7, #24]
 8004c78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004c82:	69fb      	ldr	r3, [r7, #28]
 8004c84:	005b      	lsls	r3, r3, #1
 8004c86:	2203      	movs	r2, #3
 8004c88:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8c:	43db      	mvns	r3, r3
 8004c8e:	69ba      	ldr	r2, [r7, #24]
 8004c90:	4013      	ands	r3, r2
 8004c92:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	f003 0203 	and.w	r2, r3, #3
 8004c9c:	69fb      	ldr	r3, [r7, #28]
 8004c9e:	005b      	lsls	r3, r3, #1
 8004ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca4:	69ba      	ldr	r2, [r7, #24]
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	69ba      	ldr	r2, [r7, #24]
 8004cae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	f000 80ae 	beq.w	8004e1a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	60fb      	str	r3, [r7, #12]
 8004cc2:	4b5d      	ldr	r3, [pc, #372]	; (8004e38 <HAL_GPIO_Init+0x300>)
 8004cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cc6:	4a5c      	ldr	r2, [pc, #368]	; (8004e38 <HAL_GPIO_Init+0x300>)
 8004cc8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004ccc:	6453      	str	r3, [r2, #68]	; 0x44
 8004cce:	4b5a      	ldr	r3, [pc, #360]	; (8004e38 <HAL_GPIO_Init+0x300>)
 8004cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cd2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004cd6:	60fb      	str	r3, [r7, #12]
 8004cd8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004cda:	4a58      	ldr	r2, [pc, #352]	; (8004e3c <HAL_GPIO_Init+0x304>)
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	089b      	lsrs	r3, r3, #2
 8004ce0:	3302      	adds	r3, #2
 8004ce2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ce6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004ce8:	69fb      	ldr	r3, [r7, #28]
 8004cea:	f003 0303 	and.w	r3, r3, #3
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	220f      	movs	r2, #15
 8004cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf6:	43db      	mvns	r3, r3
 8004cf8:	69ba      	ldr	r2, [r7, #24]
 8004cfa:	4013      	ands	r3, r2
 8004cfc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	4a4f      	ldr	r2, [pc, #316]	; (8004e40 <HAL_GPIO_Init+0x308>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d025      	beq.n	8004d52 <HAL_GPIO_Init+0x21a>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	4a4e      	ldr	r2, [pc, #312]	; (8004e44 <HAL_GPIO_Init+0x30c>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d01f      	beq.n	8004d4e <HAL_GPIO_Init+0x216>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	4a4d      	ldr	r2, [pc, #308]	; (8004e48 <HAL_GPIO_Init+0x310>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d019      	beq.n	8004d4a <HAL_GPIO_Init+0x212>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	4a4c      	ldr	r2, [pc, #304]	; (8004e4c <HAL_GPIO_Init+0x314>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d013      	beq.n	8004d46 <HAL_GPIO_Init+0x20e>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	4a4b      	ldr	r2, [pc, #300]	; (8004e50 <HAL_GPIO_Init+0x318>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d00d      	beq.n	8004d42 <HAL_GPIO_Init+0x20a>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	4a4a      	ldr	r2, [pc, #296]	; (8004e54 <HAL_GPIO_Init+0x31c>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d007      	beq.n	8004d3e <HAL_GPIO_Init+0x206>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4a49      	ldr	r2, [pc, #292]	; (8004e58 <HAL_GPIO_Init+0x320>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d101      	bne.n	8004d3a <HAL_GPIO_Init+0x202>
 8004d36:	2306      	movs	r3, #6
 8004d38:	e00c      	b.n	8004d54 <HAL_GPIO_Init+0x21c>
 8004d3a:	2307      	movs	r3, #7
 8004d3c:	e00a      	b.n	8004d54 <HAL_GPIO_Init+0x21c>
 8004d3e:	2305      	movs	r3, #5
 8004d40:	e008      	b.n	8004d54 <HAL_GPIO_Init+0x21c>
 8004d42:	2304      	movs	r3, #4
 8004d44:	e006      	b.n	8004d54 <HAL_GPIO_Init+0x21c>
 8004d46:	2303      	movs	r3, #3
 8004d48:	e004      	b.n	8004d54 <HAL_GPIO_Init+0x21c>
 8004d4a:	2302      	movs	r3, #2
 8004d4c:	e002      	b.n	8004d54 <HAL_GPIO_Init+0x21c>
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e000      	b.n	8004d54 <HAL_GPIO_Init+0x21c>
 8004d52:	2300      	movs	r3, #0
 8004d54:	69fa      	ldr	r2, [r7, #28]
 8004d56:	f002 0203 	and.w	r2, r2, #3
 8004d5a:	0092      	lsls	r2, r2, #2
 8004d5c:	4093      	lsls	r3, r2
 8004d5e:	69ba      	ldr	r2, [r7, #24]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004d64:	4935      	ldr	r1, [pc, #212]	; (8004e3c <HAL_GPIO_Init+0x304>)
 8004d66:	69fb      	ldr	r3, [r7, #28]
 8004d68:	089b      	lsrs	r3, r3, #2
 8004d6a:	3302      	adds	r3, #2
 8004d6c:	69ba      	ldr	r2, [r7, #24]
 8004d6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d72:	4b3a      	ldr	r3, [pc, #232]	; (8004e5c <HAL_GPIO_Init+0x324>)
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	43db      	mvns	r3, r3
 8004d7c:	69ba      	ldr	r2, [r7, #24]
 8004d7e:	4013      	ands	r3, r2
 8004d80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d003      	beq.n	8004d96 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004d8e:	69ba      	ldr	r2, [r7, #24]
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004d96:	4a31      	ldr	r2, [pc, #196]	; (8004e5c <HAL_GPIO_Init+0x324>)
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004d9c:	4b2f      	ldr	r3, [pc, #188]	; (8004e5c <HAL_GPIO_Init+0x324>)
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	43db      	mvns	r3, r3
 8004da6:	69ba      	ldr	r2, [r7, #24]
 8004da8:	4013      	ands	r3, r2
 8004daa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d003      	beq.n	8004dc0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004db8:	69ba      	ldr	r2, [r7, #24]
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004dc0:	4a26      	ldr	r2, [pc, #152]	; (8004e5c <HAL_GPIO_Init+0x324>)
 8004dc2:	69bb      	ldr	r3, [r7, #24]
 8004dc4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004dc6:	4b25      	ldr	r3, [pc, #148]	; (8004e5c <HAL_GPIO_Init+0x324>)
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	43db      	mvns	r3, r3
 8004dd0:	69ba      	ldr	r2, [r7, #24]
 8004dd2:	4013      	ands	r3, r2
 8004dd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d003      	beq.n	8004dea <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004de2:	69ba      	ldr	r2, [r7, #24]
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	4313      	orrs	r3, r2
 8004de8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004dea:	4a1c      	ldr	r2, [pc, #112]	; (8004e5c <HAL_GPIO_Init+0x324>)
 8004dec:	69bb      	ldr	r3, [r7, #24]
 8004dee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004df0:	4b1a      	ldr	r3, [pc, #104]	; (8004e5c <HAL_GPIO_Init+0x324>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	43db      	mvns	r3, r3
 8004dfa:	69ba      	ldr	r2, [r7, #24]
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d003      	beq.n	8004e14 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004e0c:	69ba      	ldr	r2, [r7, #24]
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	4313      	orrs	r3, r2
 8004e12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004e14:	4a11      	ldr	r2, [pc, #68]	; (8004e5c <HAL_GPIO_Init+0x324>)
 8004e16:	69bb      	ldr	r3, [r7, #24]
 8004e18:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e1a:	69fb      	ldr	r3, [r7, #28]
 8004e1c:	3301      	adds	r3, #1
 8004e1e:	61fb      	str	r3, [r7, #28]
 8004e20:	69fb      	ldr	r3, [r7, #28]
 8004e22:	2b0f      	cmp	r3, #15
 8004e24:	f67f ae96 	bls.w	8004b54 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004e28:	bf00      	nop
 8004e2a:	bf00      	nop
 8004e2c:	3724      	adds	r7, #36	; 0x24
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e34:	4770      	bx	lr
 8004e36:	bf00      	nop
 8004e38:	40023800 	.word	0x40023800
 8004e3c:	40013800 	.word	0x40013800
 8004e40:	40020000 	.word	0x40020000
 8004e44:	40020400 	.word	0x40020400
 8004e48:	40020800 	.word	0x40020800
 8004e4c:	40020c00 	.word	0x40020c00
 8004e50:	40021000 	.word	0x40021000
 8004e54:	40021400 	.word	0x40021400
 8004e58:	40021800 	.word	0x40021800
 8004e5c:	40013c00 	.word	0x40013c00

08004e60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b083      	sub	sp, #12
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	460b      	mov	r3, r1
 8004e6a:	807b      	strh	r3, [r7, #2]
 8004e6c:	4613      	mov	r3, r2
 8004e6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004e70:	787b      	ldrb	r3, [r7, #1]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d003      	beq.n	8004e7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004e76:	887a      	ldrh	r2, [r7, #2]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004e7c:	e003      	b.n	8004e86 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004e7e:	887b      	ldrh	r3, [r7, #2]
 8004e80:	041a      	lsls	r2, r3, #16
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	619a      	str	r2, [r3, #24]
}
 8004e86:	bf00      	nop
 8004e88:	370c      	adds	r7, #12
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
	...

08004e94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d101      	bne.n	8004ea8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e0cc      	b.n	8005042 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ea8:	4b68      	ldr	r3, [pc, #416]	; (800504c <HAL_RCC_ClockConfig+0x1b8>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f003 030f 	and.w	r3, r3, #15
 8004eb0:	683a      	ldr	r2, [r7, #0]
 8004eb2:	429a      	cmp	r2, r3
 8004eb4:	d90c      	bls.n	8004ed0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eb6:	4b65      	ldr	r3, [pc, #404]	; (800504c <HAL_RCC_ClockConfig+0x1b8>)
 8004eb8:	683a      	ldr	r2, [r7, #0]
 8004eba:	b2d2      	uxtb	r2, r2
 8004ebc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ebe:	4b63      	ldr	r3, [pc, #396]	; (800504c <HAL_RCC_ClockConfig+0x1b8>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 030f 	and.w	r3, r3, #15
 8004ec6:	683a      	ldr	r2, [r7, #0]
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d001      	beq.n	8004ed0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e0b8      	b.n	8005042 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f003 0302 	and.w	r3, r3, #2
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d020      	beq.n	8004f1e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 0304 	and.w	r3, r3, #4
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d005      	beq.n	8004ef4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ee8:	4b59      	ldr	r3, [pc, #356]	; (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	4a58      	ldr	r2, [pc, #352]	; (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004eee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004ef2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f003 0308 	and.w	r3, r3, #8
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d005      	beq.n	8004f0c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f00:	4b53      	ldr	r3, [pc, #332]	; (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	4a52      	ldr	r2, [pc, #328]	; (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004f06:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004f0a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f0c:	4b50      	ldr	r3, [pc, #320]	; (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	494d      	ldr	r1, [pc, #308]	; (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 0301 	and.w	r3, r3, #1
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d044      	beq.n	8004fb4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d107      	bne.n	8004f42 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f32:	4b47      	ldr	r3, [pc, #284]	; (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d119      	bne.n	8004f72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e07f      	b.n	8005042 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	2b02      	cmp	r3, #2
 8004f48:	d003      	beq.n	8004f52 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f4e:	2b03      	cmp	r3, #3
 8004f50:	d107      	bne.n	8004f62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f52:	4b3f      	ldr	r3, [pc, #252]	; (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d109      	bne.n	8004f72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e06f      	b.n	8005042 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f62:	4b3b      	ldr	r3, [pc, #236]	; (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 0302 	and.w	r3, r3, #2
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d101      	bne.n	8004f72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e067      	b.n	8005042 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f72:	4b37      	ldr	r3, [pc, #220]	; (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004f74:	689b      	ldr	r3, [r3, #8]
 8004f76:	f023 0203 	bic.w	r2, r3, #3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	4934      	ldr	r1, [pc, #208]	; (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004f80:	4313      	orrs	r3, r2
 8004f82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f84:	f7fe ff0e 	bl	8003da4 <HAL_GetTick>
 8004f88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f8a:	e00a      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f8c:	f7fe ff0a 	bl	8003da4 <HAL_GetTick>
 8004f90:	4602      	mov	r2, r0
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	1ad3      	subs	r3, r2, r3
 8004f96:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d901      	bls.n	8004fa2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f9e:	2303      	movs	r3, #3
 8004fa0:	e04f      	b.n	8005042 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fa2:	4b2b      	ldr	r3, [pc, #172]	; (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	f003 020c 	and.w	r2, r3, #12
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d1eb      	bne.n	8004f8c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004fb4:	4b25      	ldr	r3, [pc, #148]	; (800504c <HAL_RCC_ClockConfig+0x1b8>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 030f 	and.w	r3, r3, #15
 8004fbc:	683a      	ldr	r2, [r7, #0]
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	d20c      	bcs.n	8004fdc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fc2:	4b22      	ldr	r3, [pc, #136]	; (800504c <HAL_RCC_ClockConfig+0x1b8>)
 8004fc4:	683a      	ldr	r2, [r7, #0]
 8004fc6:	b2d2      	uxtb	r2, r2
 8004fc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fca:	4b20      	ldr	r3, [pc, #128]	; (800504c <HAL_RCC_ClockConfig+0x1b8>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f003 030f 	and.w	r3, r3, #15
 8004fd2:	683a      	ldr	r2, [r7, #0]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d001      	beq.n	8004fdc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	e032      	b.n	8005042 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 0304 	and.w	r3, r3, #4
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d008      	beq.n	8004ffa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fe8:	4b19      	ldr	r3, [pc, #100]	; (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	4916      	ldr	r1, [pc, #88]	; (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f003 0308 	and.w	r3, r3, #8
 8005002:	2b00      	cmp	r3, #0
 8005004:	d009      	beq.n	800501a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005006:	4b12      	ldr	r3, [pc, #72]	; (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	691b      	ldr	r3, [r3, #16]
 8005012:	00db      	lsls	r3, r3, #3
 8005014:	490e      	ldr	r1, [pc, #56]	; (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8005016:	4313      	orrs	r3, r2
 8005018:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800501a:	f000 f855 	bl	80050c8 <HAL_RCC_GetSysClockFreq>
 800501e:	4602      	mov	r2, r0
 8005020:	4b0b      	ldr	r3, [pc, #44]	; (8005050 <HAL_RCC_ClockConfig+0x1bc>)
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	091b      	lsrs	r3, r3, #4
 8005026:	f003 030f 	and.w	r3, r3, #15
 800502a:	490a      	ldr	r1, [pc, #40]	; (8005054 <HAL_RCC_ClockConfig+0x1c0>)
 800502c:	5ccb      	ldrb	r3, [r1, r3]
 800502e:	fa22 f303 	lsr.w	r3, r2, r3
 8005032:	4a09      	ldr	r2, [pc, #36]	; (8005058 <HAL_RCC_ClockConfig+0x1c4>)
 8005034:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005036:	4b09      	ldr	r3, [pc, #36]	; (800505c <HAL_RCC_ClockConfig+0x1c8>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4618      	mov	r0, r3
 800503c:	f7fe fe6e 	bl	8003d1c <HAL_InitTick>

  return HAL_OK;
 8005040:	2300      	movs	r3, #0
}
 8005042:	4618      	mov	r0, r3
 8005044:	3710      	adds	r7, #16
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
 800504a:	bf00      	nop
 800504c:	40023c00 	.word	0x40023c00
 8005050:	40023800 	.word	0x40023800
 8005054:	08009cf8 	.word	0x08009cf8
 8005058:	200032ac 	.word	0x200032ac
 800505c:	200032b0 	.word	0x200032b0

08005060 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005060:	b480      	push	{r7}
 8005062:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005064:	4b03      	ldr	r3, [pc, #12]	; (8005074 <HAL_RCC_GetHCLKFreq+0x14>)
 8005066:	681b      	ldr	r3, [r3, #0]
}
 8005068:	4618      	mov	r0, r3
 800506a:	46bd      	mov	sp, r7
 800506c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005070:	4770      	bx	lr
 8005072:	bf00      	nop
 8005074:	200032ac 	.word	0x200032ac

08005078 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800507c:	f7ff fff0 	bl	8005060 <HAL_RCC_GetHCLKFreq>
 8005080:	4602      	mov	r2, r0
 8005082:	4b05      	ldr	r3, [pc, #20]	; (8005098 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	0a9b      	lsrs	r3, r3, #10
 8005088:	f003 0307 	and.w	r3, r3, #7
 800508c:	4903      	ldr	r1, [pc, #12]	; (800509c <HAL_RCC_GetPCLK1Freq+0x24>)
 800508e:	5ccb      	ldrb	r3, [r1, r3]
 8005090:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005094:	4618      	mov	r0, r3
 8005096:	bd80      	pop	{r7, pc}
 8005098:	40023800 	.word	0x40023800
 800509c:	08009d08 	.word	0x08009d08

080050a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80050a4:	f7ff ffdc 	bl	8005060 <HAL_RCC_GetHCLKFreq>
 80050a8:	4602      	mov	r2, r0
 80050aa:	4b05      	ldr	r3, [pc, #20]	; (80050c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	0b5b      	lsrs	r3, r3, #13
 80050b0:	f003 0307 	and.w	r3, r3, #7
 80050b4:	4903      	ldr	r1, [pc, #12]	; (80050c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80050b6:	5ccb      	ldrb	r3, [r1, r3]
 80050b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050bc:	4618      	mov	r0, r3
 80050be:	bd80      	pop	{r7, pc}
 80050c0:	40023800 	.word	0x40023800
 80050c4:	08009d08 	.word	0x08009d08

080050c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050cc:	b0a6      	sub	sp, #152	; 0x98
 80050ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80050d0:	2300      	movs	r3, #0
 80050d2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 80050d6:	2300      	movs	r3, #0
 80050d8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 80050dc:	2300      	movs	r3, #0
 80050de:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 80050e2:	2300      	movs	r3, #0
 80050e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 80050e8:	2300      	movs	r3, #0
 80050ea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050ee:	4bc8      	ldr	r3, [pc, #800]	; (8005410 <HAL_RCC_GetSysClockFreq+0x348>)
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	f003 030c 	and.w	r3, r3, #12
 80050f6:	2b0c      	cmp	r3, #12
 80050f8:	f200 817e 	bhi.w	80053f8 <HAL_RCC_GetSysClockFreq+0x330>
 80050fc:	a201      	add	r2, pc, #4	; (adr r2, 8005104 <HAL_RCC_GetSysClockFreq+0x3c>)
 80050fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005102:	bf00      	nop
 8005104:	08005139 	.word	0x08005139
 8005108:	080053f9 	.word	0x080053f9
 800510c:	080053f9 	.word	0x080053f9
 8005110:	080053f9 	.word	0x080053f9
 8005114:	08005141 	.word	0x08005141
 8005118:	080053f9 	.word	0x080053f9
 800511c:	080053f9 	.word	0x080053f9
 8005120:	080053f9 	.word	0x080053f9
 8005124:	08005149 	.word	0x08005149
 8005128:	080053f9 	.word	0x080053f9
 800512c:	080053f9 	.word	0x080053f9
 8005130:	080053f9 	.word	0x080053f9
 8005134:	080052b3 	.word	0x080052b3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005138:	4bb6      	ldr	r3, [pc, #728]	; (8005414 <HAL_RCC_GetSysClockFreq+0x34c>)
 800513a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 800513e:	e15f      	b.n	8005400 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005140:	4bb5      	ldr	r3, [pc, #724]	; (8005418 <HAL_RCC_GetSysClockFreq+0x350>)
 8005142:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8005146:	e15b      	b.n	8005400 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005148:	4bb1      	ldr	r3, [pc, #708]	; (8005410 <HAL_RCC_GetSysClockFreq+0x348>)
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005150:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005154:	4bae      	ldr	r3, [pc, #696]	; (8005410 <HAL_RCC_GetSysClockFreq+0x348>)
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800515c:	2b00      	cmp	r3, #0
 800515e:	d031      	beq.n	80051c4 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005160:	4bab      	ldr	r3, [pc, #684]	; (8005410 <HAL_RCC_GetSysClockFreq+0x348>)
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	099b      	lsrs	r3, r3, #6
 8005166:	2200      	movs	r2, #0
 8005168:	66bb      	str	r3, [r7, #104]	; 0x68
 800516a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800516c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800516e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005172:	663b      	str	r3, [r7, #96]	; 0x60
 8005174:	2300      	movs	r3, #0
 8005176:	667b      	str	r3, [r7, #100]	; 0x64
 8005178:	4ba7      	ldr	r3, [pc, #668]	; (8005418 <HAL_RCC_GetSysClockFreq+0x350>)
 800517a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800517e:	462a      	mov	r2, r5
 8005180:	fb03 f202 	mul.w	r2, r3, r2
 8005184:	2300      	movs	r3, #0
 8005186:	4621      	mov	r1, r4
 8005188:	fb01 f303 	mul.w	r3, r1, r3
 800518c:	4413      	add	r3, r2
 800518e:	4aa2      	ldr	r2, [pc, #648]	; (8005418 <HAL_RCC_GetSysClockFreq+0x350>)
 8005190:	4621      	mov	r1, r4
 8005192:	fba1 1202 	umull	r1, r2, r1, r2
 8005196:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005198:	460a      	mov	r2, r1
 800519a:	67ba      	str	r2, [r7, #120]	; 0x78
 800519c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800519e:	4413      	add	r3, r2
 80051a0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80051a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80051a6:	2200      	movs	r2, #0
 80051a8:	65bb      	str	r3, [r7, #88]	; 0x58
 80051aa:	65fa      	str	r2, [r7, #92]	; 0x5c
 80051ac:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80051b0:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80051b4:	f7fb fd68 	bl	8000c88 <__aeabi_uldivmod>
 80051b8:	4602      	mov	r2, r0
 80051ba:	460b      	mov	r3, r1
 80051bc:	4613      	mov	r3, r2
 80051be:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80051c2:	e064      	b.n	800528e <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051c4:	4b92      	ldr	r3, [pc, #584]	; (8005410 <HAL_RCC_GetSysClockFreq+0x348>)
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	099b      	lsrs	r3, r3, #6
 80051ca:	2200      	movs	r2, #0
 80051cc:	653b      	str	r3, [r7, #80]	; 0x50
 80051ce:	657a      	str	r2, [r7, #84]	; 0x54
 80051d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80051d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80051d8:	2300      	movs	r3, #0
 80051da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80051dc:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80051e0:	4622      	mov	r2, r4
 80051e2:	462b      	mov	r3, r5
 80051e4:	f04f 0000 	mov.w	r0, #0
 80051e8:	f04f 0100 	mov.w	r1, #0
 80051ec:	0159      	lsls	r1, r3, #5
 80051ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80051f2:	0150      	lsls	r0, r2, #5
 80051f4:	4602      	mov	r2, r0
 80051f6:	460b      	mov	r3, r1
 80051f8:	4621      	mov	r1, r4
 80051fa:	1a51      	subs	r1, r2, r1
 80051fc:	6139      	str	r1, [r7, #16]
 80051fe:	4629      	mov	r1, r5
 8005200:	eb63 0301 	sbc.w	r3, r3, r1
 8005204:	617b      	str	r3, [r7, #20]
 8005206:	f04f 0200 	mov.w	r2, #0
 800520a:	f04f 0300 	mov.w	r3, #0
 800520e:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005212:	4659      	mov	r1, fp
 8005214:	018b      	lsls	r3, r1, #6
 8005216:	4651      	mov	r1, sl
 8005218:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800521c:	4651      	mov	r1, sl
 800521e:	018a      	lsls	r2, r1, #6
 8005220:	4651      	mov	r1, sl
 8005222:	ebb2 0801 	subs.w	r8, r2, r1
 8005226:	4659      	mov	r1, fp
 8005228:	eb63 0901 	sbc.w	r9, r3, r1
 800522c:	f04f 0200 	mov.w	r2, #0
 8005230:	f04f 0300 	mov.w	r3, #0
 8005234:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005238:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800523c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005240:	4690      	mov	r8, r2
 8005242:	4699      	mov	r9, r3
 8005244:	4623      	mov	r3, r4
 8005246:	eb18 0303 	adds.w	r3, r8, r3
 800524a:	60bb      	str	r3, [r7, #8]
 800524c:	462b      	mov	r3, r5
 800524e:	eb49 0303 	adc.w	r3, r9, r3
 8005252:	60fb      	str	r3, [r7, #12]
 8005254:	f04f 0200 	mov.w	r2, #0
 8005258:	f04f 0300 	mov.w	r3, #0
 800525c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005260:	4629      	mov	r1, r5
 8005262:	028b      	lsls	r3, r1, #10
 8005264:	4621      	mov	r1, r4
 8005266:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800526a:	4621      	mov	r1, r4
 800526c:	028a      	lsls	r2, r1, #10
 800526e:	4610      	mov	r0, r2
 8005270:	4619      	mov	r1, r3
 8005272:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005276:	2200      	movs	r2, #0
 8005278:	643b      	str	r3, [r7, #64]	; 0x40
 800527a:	647a      	str	r2, [r7, #68]	; 0x44
 800527c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005280:	f7fb fd02 	bl	8000c88 <__aeabi_uldivmod>
 8005284:	4602      	mov	r2, r0
 8005286:	460b      	mov	r3, r1
 8005288:	4613      	mov	r3, r2
 800528a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800528e:	4b60      	ldr	r3, [pc, #384]	; (8005410 <HAL_RCC_GetSysClockFreq+0x348>)
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	0c1b      	lsrs	r3, r3, #16
 8005294:	f003 0303 	and.w	r3, r3, #3
 8005298:	3301      	adds	r3, #1
 800529a:	005b      	lsls	r3, r3, #1
 800529c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 80052a0:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80052a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80052a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ac:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80052b0:	e0a6      	b.n	8005400 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80052b2:	4b57      	ldr	r3, [pc, #348]	; (8005410 <HAL_RCC_GetSysClockFreq+0x348>)
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80052ba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80052be:	4b54      	ldr	r3, [pc, #336]	; (8005410 <HAL_RCC_GetSysClockFreq+0x348>)
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d02a      	beq.n	8005320 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052ca:	4b51      	ldr	r3, [pc, #324]	; (8005410 <HAL_RCC_GetSysClockFreq+0x348>)
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	099b      	lsrs	r3, r3, #6
 80052d0:	2200      	movs	r2, #0
 80052d2:	63bb      	str	r3, [r7, #56]	; 0x38
 80052d4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80052d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052d8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80052dc:	2100      	movs	r1, #0
 80052de:	4b4e      	ldr	r3, [pc, #312]	; (8005418 <HAL_RCC_GetSysClockFreq+0x350>)
 80052e0:	fb03 f201 	mul.w	r2, r3, r1
 80052e4:	2300      	movs	r3, #0
 80052e6:	fb00 f303 	mul.w	r3, r0, r3
 80052ea:	4413      	add	r3, r2
 80052ec:	4a4a      	ldr	r2, [pc, #296]	; (8005418 <HAL_RCC_GetSysClockFreq+0x350>)
 80052ee:	fba0 1202 	umull	r1, r2, r0, r2
 80052f2:	677a      	str	r2, [r7, #116]	; 0x74
 80052f4:	460a      	mov	r2, r1
 80052f6:	673a      	str	r2, [r7, #112]	; 0x70
 80052f8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80052fa:	4413      	add	r3, r2
 80052fc:	677b      	str	r3, [r7, #116]	; 0x74
 80052fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005302:	2200      	movs	r2, #0
 8005304:	633b      	str	r3, [r7, #48]	; 0x30
 8005306:	637a      	str	r2, [r7, #52]	; 0x34
 8005308:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800530c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8005310:	f7fb fcba 	bl	8000c88 <__aeabi_uldivmod>
 8005314:	4602      	mov	r2, r0
 8005316:	460b      	mov	r3, r1
 8005318:	4613      	mov	r3, r2
 800531a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800531e:	e05b      	b.n	80053d8 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005320:	4b3b      	ldr	r3, [pc, #236]	; (8005410 <HAL_RCC_GetSysClockFreq+0x348>)
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	099b      	lsrs	r3, r3, #6
 8005326:	2200      	movs	r2, #0
 8005328:	62bb      	str	r3, [r7, #40]	; 0x28
 800532a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800532c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800532e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005332:	623b      	str	r3, [r7, #32]
 8005334:	2300      	movs	r3, #0
 8005336:	627b      	str	r3, [r7, #36]	; 0x24
 8005338:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800533c:	4642      	mov	r2, r8
 800533e:	464b      	mov	r3, r9
 8005340:	f04f 0000 	mov.w	r0, #0
 8005344:	f04f 0100 	mov.w	r1, #0
 8005348:	0159      	lsls	r1, r3, #5
 800534a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800534e:	0150      	lsls	r0, r2, #5
 8005350:	4602      	mov	r2, r0
 8005352:	460b      	mov	r3, r1
 8005354:	4641      	mov	r1, r8
 8005356:	ebb2 0a01 	subs.w	sl, r2, r1
 800535a:	4649      	mov	r1, r9
 800535c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005360:	f04f 0200 	mov.w	r2, #0
 8005364:	f04f 0300 	mov.w	r3, #0
 8005368:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800536c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005370:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005374:	ebb2 040a 	subs.w	r4, r2, sl
 8005378:	eb63 050b 	sbc.w	r5, r3, fp
 800537c:	f04f 0200 	mov.w	r2, #0
 8005380:	f04f 0300 	mov.w	r3, #0
 8005384:	00eb      	lsls	r3, r5, #3
 8005386:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800538a:	00e2      	lsls	r2, r4, #3
 800538c:	4614      	mov	r4, r2
 800538e:	461d      	mov	r5, r3
 8005390:	4643      	mov	r3, r8
 8005392:	18e3      	adds	r3, r4, r3
 8005394:	603b      	str	r3, [r7, #0]
 8005396:	464b      	mov	r3, r9
 8005398:	eb45 0303 	adc.w	r3, r5, r3
 800539c:	607b      	str	r3, [r7, #4]
 800539e:	f04f 0200 	mov.w	r2, #0
 80053a2:	f04f 0300 	mov.w	r3, #0
 80053a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80053aa:	4629      	mov	r1, r5
 80053ac:	028b      	lsls	r3, r1, #10
 80053ae:	4621      	mov	r1, r4
 80053b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80053b4:	4621      	mov	r1, r4
 80053b6:	028a      	lsls	r2, r1, #10
 80053b8:	4610      	mov	r0, r2
 80053ba:	4619      	mov	r1, r3
 80053bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80053c0:	2200      	movs	r2, #0
 80053c2:	61bb      	str	r3, [r7, #24]
 80053c4:	61fa      	str	r2, [r7, #28]
 80053c6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80053ca:	f7fb fc5d 	bl	8000c88 <__aeabi_uldivmod>
 80053ce:	4602      	mov	r2, r0
 80053d0:	460b      	mov	r3, r1
 80053d2:	4613      	mov	r3, r2
 80053d4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80053d8:	4b0d      	ldr	r3, [pc, #52]	; (8005410 <HAL_RCC_GetSysClockFreq+0x348>)
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	0f1b      	lsrs	r3, r3, #28
 80053de:	f003 0307 	and.w	r3, r3, #7
 80053e2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 80053e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80053ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80053ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80053f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80053f6:	e003      	b.n	8005400 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80053f8:	4b06      	ldr	r3, [pc, #24]	; (8005414 <HAL_RCC_GetSysClockFreq+0x34c>)
 80053fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80053fe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005400:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8005404:	4618      	mov	r0, r3
 8005406:	3798      	adds	r7, #152	; 0x98
 8005408:	46bd      	mov	sp, r7
 800540a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800540e:	bf00      	nop
 8005410:	40023800 	.word	0x40023800
 8005414:	00f42400 	.word	0x00f42400
 8005418:	017d7840 	.word	0x017d7840

0800541c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b086      	sub	sp, #24
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d101      	bne.n	800542e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	e28d      	b.n	800594a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f003 0301 	and.w	r3, r3, #1
 8005436:	2b00      	cmp	r3, #0
 8005438:	f000 8083 	beq.w	8005542 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800543c:	4b94      	ldr	r3, [pc, #592]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	f003 030c 	and.w	r3, r3, #12
 8005444:	2b04      	cmp	r3, #4
 8005446:	d019      	beq.n	800547c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005448:	4b91      	ldr	r3, [pc, #580]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005450:	2b08      	cmp	r3, #8
 8005452:	d106      	bne.n	8005462 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005454:	4b8e      	ldr	r3, [pc, #568]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800545c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005460:	d00c      	beq.n	800547c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005462:	4b8b      	ldr	r3, [pc, #556]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800546a:	2b0c      	cmp	r3, #12
 800546c:	d112      	bne.n	8005494 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800546e:	4b88      	ldr	r3, [pc, #544]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005476:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800547a:	d10b      	bne.n	8005494 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800547c:	4b84      	ldr	r3, [pc, #528]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005484:	2b00      	cmp	r3, #0
 8005486:	d05b      	beq.n	8005540 <HAL_RCC_OscConfig+0x124>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d157      	bne.n	8005540 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005490:	2301      	movs	r3, #1
 8005492:	e25a      	b.n	800594a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800549c:	d106      	bne.n	80054ac <HAL_RCC_OscConfig+0x90>
 800549e:	4b7c      	ldr	r3, [pc, #496]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a7b      	ldr	r2, [pc, #492]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 80054a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054a8:	6013      	str	r3, [r2, #0]
 80054aa:	e01d      	b.n	80054e8 <HAL_RCC_OscConfig+0xcc>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80054b4:	d10c      	bne.n	80054d0 <HAL_RCC_OscConfig+0xb4>
 80054b6:	4b76      	ldr	r3, [pc, #472]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a75      	ldr	r2, [pc, #468]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 80054bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80054c0:	6013      	str	r3, [r2, #0]
 80054c2:	4b73      	ldr	r3, [pc, #460]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a72      	ldr	r2, [pc, #456]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 80054c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054cc:	6013      	str	r3, [r2, #0]
 80054ce:	e00b      	b.n	80054e8 <HAL_RCC_OscConfig+0xcc>
 80054d0:	4b6f      	ldr	r3, [pc, #444]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a6e      	ldr	r2, [pc, #440]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 80054d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054da:	6013      	str	r3, [r2, #0]
 80054dc:	4b6c      	ldr	r3, [pc, #432]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a6b      	ldr	r2, [pc, #428]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 80054e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80054e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d013      	beq.n	8005518 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054f0:	f7fe fc58 	bl	8003da4 <HAL_GetTick>
 80054f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054f6:	e008      	b.n	800550a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80054f8:	f7fe fc54 	bl	8003da4 <HAL_GetTick>
 80054fc:	4602      	mov	r2, r0
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	1ad3      	subs	r3, r2, r3
 8005502:	2b64      	cmp	r3, #100	; 0x64
 8005504:	d901      	bls.n	800550a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005506:	2303      	movs	r3, #3
 8005508:	e21f      	b.n	800594a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800550a:	4b61      	ldr	r3, [pc, #388]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005512:	2b00      	cmp	r3, #0
 8005514:	d0f0      	beq.n	80054f8 <HAL_RCC_OscConfig+0xdc>
 8005516:	e014      	b.n	8005542 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005518:	f7fe fc44 	bl	8003da4 <HAL_GetTick>
 800551c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800551e:	e008      	b.n	8005532 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005520:	f7fe fc40 	bl	8003da4 <HAL_GetTick>
 8005524:	4602      	mov	r2, r0
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	1ad3      	subs	r3, r2, r3
 800552a:	2b64      	cmp	r3, #100	; 0x64
 800552c:	d901      	bls.n	8005532 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800552e:	2303      	movs	r3, #3
 8005530:	e20b      	b.n	800594a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005532:	4b57      	ldr	r3, [pc, #348]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800553a:	2b00      	cmp	r3, #0
 800553c:	d1f0      	bne.n	8005520 <HAL_RCC_OscConfig+0x104>
 800553e:	e000      	b.n	8005542 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005540:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 0302 	and.w	r3, r3, #2
 800554a:	2b00      	cmp	r3, #0
 800554c:	d06f      	beq.n	800562e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800554e:	4b50      	ldr	r3, [pc, #320]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	f003 030c 	and.w	r3, r3, #12
 8005556:	2b00      	cmp	r3, #0
 8005558:	d017      	beq.n	800558a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800555a:	4b4d      	ldr	r3, [pc, #308]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 800555c:	689b      	ldr	r3, [r3, #8]
 800555e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005562:	2b08      	cmp	r3, #8
 8005564:	d105      	bne.n	8005572 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005566:	4b4a      	ldr	r3, [pc, #296]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800556e:	2b00      	cmp	r3, #0
 8005570:	d00b      	beq.n	800558a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005572:	4b47      	ldr	r3, [pc, #284]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800557a:	2b0c      	cmp	r3, #12
 800557c:	d11c      	bne.n	80055b8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800557e:	4b44      	ldr	r3, [pc, #272]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005586:	2b00      	cmp	r3, #0
 8005588:	d116      	bne.n	80055b8 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800558a:	4b41      	ldr	r3, [pc, #260]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f003 0302 	and.w	r3, r3, #2
 8005592:	2b00      	cmp	r3, #0
 8005594:	d005      	beq.n	80055a2 <HAL_RCC_OscConfig+0x186>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	68db      	ldr	r3, [r3, #12]
 800559a:	2b01      	cmp	r3, #1
 800559c:	d001      	beq.n	80055a2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800559e:	2301      	movs	r3, #1
 80055a0:	e1d3      	b.n	800594a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055a2:	4b3b      	ldr	r3, [pc, #236]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	00db      	lsls	r3, r3, #3
 80055b0:	4937      	ldr	r1, [pc, #220]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 80055b2:	4313      	orrs	r3, r2
 80055b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055b6:	e03a      	b.n	800562e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d020      	beq.n	8005602 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80055c0:	4b34      	ldr	r3, [pc, #208]	; (8005694 <HAL_RCC_OscConfig+0x278>)
 80055c2:	2201      	movs	r2, #1
 80055c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055c6:	f7fe fbed 	bl	8003da4 <HAL_GetTick>
 80055ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055cc:	e008      	b.n	80055e0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80055ce:	f7fe fbe9 	bl	8003da4 <HAL_GetTick>
 80055d2:	4602      	mov	r2, r0
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	2b02      	cmp	r3, #2
 80055da:	d901      	bls.n	80055e0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80055dc:	2303      	movs	r3, #3
 80055de:	e1b4      	b.n	800594a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055e0:	4b2b      	ldr	r3, [pc, #172]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f003 0302 	and.w	r3, r3, #2
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d0f0      	beq.n	80055ce <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055ec:	4b28      	ldr	r3, [pc, #160]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	00db      	lsls	r3, r3, #3
 80055fa:	4925      	ldr	r1, [pc, #148]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 80055fc:	4313      	orrs	r3, r2
 80055fe:	600b      	str	r3, [r1, #0]
 8005600:	e015      	b.n	800562e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005602:	4b24      	ldr	r3, [pc, #144]	; (8005694 <HAL_RCC_OscConfig+0x278>)
 8005604:	2200      	movs	r2, #0
 8005606:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005608:	f7fe fbcc 	bl	8003da4 <HAL_GetTick>
 800560c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800560e:	e008      	b.n	8005622 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005610:	f7fe fbc8 	bl	8003da4 <HAL_GetTick>
 8005614:	4602      	mov	r2, r0
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	1ad3      	subs	r3, r2, r3
 800561a:	2b02      	cmp	r3, #2
 800561c:	d901      	bls.n	8005622 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	e193      	b.n	800594a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005622:	4b1b      	ldr	r3, [pc, #108]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f003 0302 	and.w	r3, r3, #2
 800562a:	2b00      	cmp	r3, #0
 800562c:	d1f0      	bne.n	8005610 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f003 0308 	and.w	r3, r3, #8
 8005636:	2b00      	cmp	r3, #0
 8005638:	d036      	beq.n	80056a8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	695b      	ldr	r3, [r3, #20]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d016      	beq.n	8005670 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005642:	4b15      	ldr	r3, [pc, #84]	; (8005698 <HAL_RCC_OscConfig+0x27c>)
 8005644:	2201      	movs	r2, #1
 8005646:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005648:	f7fe fbac 	bl	8003da4 <HAL_GetTick>
 800564c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800564e:	e008      	b.n	8005662 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005650:	f7fe fba8 	bl	8003da4 <HAL_GetTick>
 8005654:	4602      	mov	r2, r0
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	1ad3      	subs	r3, r2, r3
 800565a:	2b02      	cmp	r3, #2
 800565c:	d901      	bls.n	8005662 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800565e:	2303      	movs	r3, #3
 8005660:	e173      	b.n	800594a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005662:	4b0b      	ldr	r3, [pc, #44]	; (8005690 <HAL_RCC_OscConfig+0x274>)
 8005664:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005666:	f003 0302 	and.w	r3, r3, #2
 800566a:	2b00      	cmp	r3, #0
 800566c:	d0f0      	beq.n	8005650 <HAL_RCC_OscConfig+0x234>
 800566e:	e01b      	b.n	80056a8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005670:	4b09      	ldr	r3, [pc, #36]	; (8005698 <HAL_RCC_OscConfig+0x27c>)
 8005672:	2200      	movs	r2, #0
 8005674:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005676:	f7fe fb95 	bl	8003da4 <HAL_GetTick>
 800567a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800567c:	e00e      	b.n	800569c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800567e:	f7fe fb91 	bl	8003da4 <HAL_GetTick>
 8005682:	4602      	mov	r2, r0
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	1ad3      	subs	r3, r2, r3
 8005688:	2b02      	cmp	r3, #2
 800568a:	d907      	bls.n	800569c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800568c:	2303      	movs	r3, #3
 800568e:	e15c      	b.n	800594a <HAL_RCC_OscConfig+0x52e>
 8005690:	40023800 	.word	0x40023800
 8005694:	42470000 	.word	0x42470000
 8005698:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800569c:	4b8a      	ldr	r3, [pc, #552]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 800569e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056a0:	f003 0302 	and.w	r3, r3, #2
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d1ea      	bne.n	800567e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f003 0304 	and.w	r3, r3, #4
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	f000 8097 	beq.w	80057e4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056b6:	2300      	movs	r3, #0
 80056b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056ba:	4b83      	ldr	r3, [pc, #524]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 80056bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d10f      	bne.n	80056e6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056c6:	2300      	movs	r3, #0
 80056c8:	60bb      	str	r3, [r7, #8]
 80056ca:	4b7f      	ldr	r3, [pc, #508]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 80056cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ce:	4a7e      	ldr	r2, [pc, #504]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 80056d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056d4:	6413      	str	r3, [r2, #64]	; 0x40
 80056d6:	4b7c      	ldr	r3, [pc, #496]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 80056d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056de:	60bb      	str	r3, [r7, #8]
 80056e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056e2:	2301      	movs	r3, #1
 80056e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056e6:	4b79      	ldr	r3, [pc, #484]	; (80058cc <HAL_RCC_OscConfig+0x4b0>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d118      	bne.n	8005724 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80056f2:	4b76      	ldr	r3, [pc, #472]	; (80058cc <HAL_RCC_OscConfig+0x4b0>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a75      	ldr	r2, [pc, #468]	; (80058cc <HAL_RCC_OscConfig+0x4b0>)
 80056f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056fe:	f7fe fb51 	bl	8003da4 <HAL_GetTick>
 8005702:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005704:	e008      	b.n	8005718 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005706:	f7fe fb4d 	bl	8003da4 <HAL_GetTick>
 800570a:	4602      	mov	r2, r0
 800570c:	693b      	ldr	r3, [r7, #16]
 800570e:	1ad3      	subs	r3, r2, r3
 8005710:	2b02      	cmp	r3, #2
 8005712:	d901      	bls.n	8005718 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005714:	2303      	movs	r3, #3
 8005716:	e118      	b.n	800594a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005718:	4b6c      	ldr	r3, [pc, #432]	; (80058cc <HAL_RCC_OscConfig+0x4b0>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005720:	2b00      	cmp	r3, #0
 8005722:	d0f0      	beq.n	8005706 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	689b      	ldr	r3, [r3, #8]
 8005728:	2b01      	cmp	r3, #1
 800572a:	d106      	bne.n	800573a <HAL_RCC_OscConfig+0x31e>
 800572c:	4b66      	ldr	r3, [pc, #408]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 800572e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005730:	4a65      	ldr	r2, [pc, #404]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 8005732:	f043 0301 	orr.w	r3, r3, #1
 8005736:	6713      	str	r3, [r2, #112]	; 0x70
 8005738:	e01c      	b.n	8005774 <HAL_RCC_OscConfig+0x358>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	2b05      	cmp	r3, #5
 8005740:	d10c      	bne.n	800575c <HAL_RCC_OscConfig+0x340>
 8005742:	4b61      	ldr	r3, [pc, #388]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 8005744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005746:	4a60      	ldr	r2, [pc, #384]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 8005748:	f043 0304 	orr.w	r3, r3, #4
 800574c:	6713      	str	r3, [r2, #112]	; 0x70
 800574e:	4b5e      	ldr	r3, [pc, #376]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 8005750:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005752:	4a5d      	ldr	r2, [pc, #372]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 8005754:	f043 0301 	orr.w	r3, r3, #1
 8005758:	6713      	str	r3, [r2, #112]	; 0x70
 800575a:	e00b      	b.n	8005774 <HAL_RCC_OscConfig+0x358>
 800575c:	4b5a      	ldr	r3, [pc, #360]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 800575e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005760:	4a59      	ldr	r2, [pc, #356]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 8005762:	f023 0301 	bic.w	r3, r3, #1
 8005766:	6713      	str	r3, [r2, #112]	; 0x70
 8005768:	4b57      	ldr	r3, [pc, #348]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 800576a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800576c:	4a56      	ldr	r2, [pc, #344]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 800576e:	f023 0304 	bic.w	r3, r3, #4
 8005772:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d015      	beq.n	80057a8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800577c:	f7fe fb12 	bl	8003da4 <HAL_GetTick>
 8005780:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005782:	e00a      	b.n	800579a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005784:	f7fe fb0e 	bl	8003da4 <HAL_GetTick>
 8005788:	4602      	mov	r2, r0
 800578a:	693b      	ldr	r3, [r7, #16]
 800578c:	1ad3      	subs	r3, r2, r3
 800578e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005792:	4293      	cmp	r3, r2
 8005794:	d901      	bls.n	800579a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005796:	2303      	movs	r3, #3
 8005798:	e0d7      	b.n	800594a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800579a:	4b4b      	ldr	r3, [pc, #300]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 800579c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800579e:	f003 0302 	and.w	r3, r3, #2
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d0ee      	beq.n	8005784 <HAL_RCC_OscConfig+0x368>
 80057a6:	e014      	b.n	80057d2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057a8:	f7fe fafc 	bl	8003da4 <HAL_GetTick>
 80057ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057ae:	e00a      	b.n	80057c6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057b0:	f7fe faf8 	bl	8003da4 <HAL_GetTick>
 80057b4:	4602      	mov	r2, r0
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	1ad3      	subs	r3, r2, r3
 80057ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80057be:	4293      	cmp	r3, r2
 80057c0:	d901      	bls.n	80057c6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80057c2:	2303      	movs	r3, #3
 80057c4:	e0c1      	b.n	800594a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057c6:	4b40      	ldr	r3, [pc, #256]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 80057c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057ca:	f003 0302 	and.w	r3, r3, #2
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d1ee      	bne.n	80057b0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80057d2:	7dfb      	ldrb	r3, [r7, #23]
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d105      	bne.n	80057e4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057d8:	4b3b      	ldr	r3, [pc, #236]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 80057da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057dc:	4a3a      	ldr	r2, [pc, #232]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 80057de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057e2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	699b      	ldr	r3, [r3, #24]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	f000 80ad 	beq.w	8005948 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80057ee:	4b36      	ldr	r3, [pc, #216]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	f003 030c 	and.w	r3, r3, #12
 80057f6:	2b08      	cmp	r3, #8
 80057f8:	d060      	beq.n	80058bc <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	699b      	ldr	r3, [r3, #24]
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d145      	bne.n	800588e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005802:	4b33      	ldr	r3, [pc, #204]	; (80058d0 <HAL_RCC_OscConfig+0x4b4>)
 8005804:	2200      	movs	r2, #0
 8005806:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005808:	f7fe facc 	bl	8003da4 <HAL_GetTick>
 800580c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800580e:	e008      	b.n	8005822 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005810:	f7fe fac8 	bl	8003da4 <HAL_GetTick>
 8005814:	4602      	mov	r2, r0
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	1ad3      	subs	r3, r2, r3
 800581a:	2b02      	cmp	r3, #2
 800581c:	d901      	bls.n	8005822 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800581e:	2303      	movs	r3, #3
 8005820:	e093      	b.n	800594a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005822:	4b29      	ldr	r3, [pc, #164]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800582a:	2b00      	cmp	r3, #0
 800582c:	d1f0      	bne.n	8005810 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	69da      	ldr	r2, [r3, #28]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6a1b      	ldr	r3, [r3, #32]
 8005836:	431a      	orrs	r2, r3
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800583c:	019b      	lsls	r3, r3, #6
 800583e:	431a      	orrs	r2, r3
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005844:	085b      	lsrs	r3, r3, #1
 8005846:	3b01      	subs	r3, #1
 8005848:	041b      	lsls	r3, r3, #16
 800584a:	431a      	orrs	r2, r3
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005850:	061b      	lsls	r3, r3, #24
 8005852:	431a      	orrs	r2, r3
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005858:	071b      	lsls	r3, r3, #28
 800585a:	491b      	ldr	r1, [pc, #108]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 800585c:	4313      	orrs	r3, r2
 800585e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005860:	4b1b      	ldr	r3, [pc, #108]	; (80058d0 <HAL_RCC_OscConfig+0x4b4>)
 8005862:	2201      	movs	r2, #1
 8005864:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005866:	f7fe fa9d 	bl	8003da4 <HAL_GetTick>
 800586a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800586c:	e008      	b.n	8005880 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800586e:	f7fe fa99 	bl	8003da4 <HAL_GetTick>
 8005872:	4602      	mov	r2, r0
 8005874:	693b      	ldr	r3, [r7, #16]
 8005876:	1ad3      	subs	r3, r2, r3
 8005878:	2b02      	cmp	r3, #2
 800587a:	d901      	bls.n	8005880 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800587c:	2303      	movs	r3, #3
 800587e:	e064      	b.n	800594a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005880:	4b11      	ldr	r3, [pc, #68]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005888:	2b00      	cmp	r3, #0
 800588a:	d0f0      	beq.n	800586e <HAL_RCC_OscConfig+0x452>
 800588c:	e05c      	b.n	8005948 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800588e:	4b10      	ldr	r3, [pc, #64]	; (80058d0 <HAL_RCC_OscConfig+0x4b4>)
 8005890:	2200      	movs	r2, #0
 8005892:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005894:	f7fe fa86 	bl	8003da4 <HAL_GetTick>
 8005898:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800589a:	e008      	b.n	80058ae <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800589c:	f7fe fa82 	bl	8003da4 <HAL_GetTick>
 80058a0:	4602      	mov	r2, r0
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	1ad3      	subs	r3, r2, r3
 80058a6:	2b02      	cmp	r3, #2
 80058a8:	d901      	bls.n	80058ae <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80058aa:	2303      	movs	r3, #3
 80058ac:	e04d      	b.n	800594a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058ae:	4b06      	ldr	r3, [pc, #24]	; (80058c8 <HAL_RCC_OscConfig+0x4ac>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d1f0      	bne.n	800589c <HAL_RCC_OscConfig+0x480>
 80058ba:	e045      	b.n	8005948 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	699b      	ldr	r3, [r3, #24]
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	d107      	bne.n	80058d4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e040      	b.n	800594a <HAL_RCC_OscConfig+0x52e>
 80058c8:	40023800 	.word	0x40023800
 80058cc:	40007000 	.word	0x40007000
 80058d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80058d4:	4b1f      	ldr	r3, [pc, #124]	; (8005954 <HAL_RCC_OscConfig+0x538>)
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	699b      	ldr	r3, [r3, #24]
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d030      	beq.n	8005944 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058ec:	429a      	cmp	r2, r3
 80058ee:	d129      	bne.n	8005944 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d122      	bne.n	8005944 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058fe:	68fa      	ldr	r2, [r7, #12]
 8005900:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005904:	4013      	ands	r3, r2
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800590a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800590c:	4293      	cmp	r3, r2
 800590e:	d119      	bne.n	8005944 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800591a:	085b      	lsrs	r3, r3, #1
 800591c:	3b01      	subs	r3, #1
 800591e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005920:	429a      	cmp	r2, r3
 8005922:	d10f      	bne.n	8005944 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800592e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005930:	429a      	cmp	r2, r3
 8005932:	d107      	bne.n	8005944 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800593e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005940:	429a      	cmp	r2, r3
 8005942:	d001      	beq.n	8005948 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	e000      	b.n	800594a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005948:	2300      	movs	r3, #0
}
 800594a:	4618      	mov	r0, r3
 800594c:	3718      	adds	r7, #24
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}
 8005952:	bf00      	nop
 8005954:	40023800 	.word	0x40023800

08005958 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b082      	sub	sp, #8
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d101      	bne.n	800596a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e07b      	b.n	8005a62 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800596e:	2b00      	cmp	r3, #0
 8005970:	d108      	bne.n	8005984 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800597a:	d009      	beq.n	8005990 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2200      	movs	r2, #0
 8005980:	61da      	str	r2, [r3, #28]
 8005982:	e005      	b.n	8005990 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2200      	movs	r2, #0
 8005988:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2200      	movs	r2, #0
 800598e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2200      	movs	r2, #0
 8005994:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800599c:	b2db      	uxtb	r3, r3
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d106      	bne.n	80059b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f7fd ffc4 	bl	8003938 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2202      	movs	r2, #2
 80059b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	681a      	ldr	r2, [r3, #0]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059c6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80059d8:	431a      	orrs	r2, r3
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	68db      	ldr	r3, [r3, #12]
 80059de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059e2:	431a      	orrs	r2, r3
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	691b      	ldr	r3, [r3, #16]
 80059e8:	f003 0302 	and.w	r3, r3, #2
 80059ec:	431a      	orrs	r2, r3
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	695b      	ldr	r3, [r3, #20]
 80059f2:	f003 0301 	and.w	r3, r3, #1
 80059f6:	431a      	orrs	r2, r3
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	699b      	ldr	r3, [r3, #24]
 80059fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a00:	431a      	orrs	r2, r3
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	69db      	ldr	r3, [r3, #28]
 8005a06:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005a0a:	431a      	orrs	r2, r3
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6a1b      	ldr	r3, [r3, #32]
 8005a10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a14:	ea42 0103 	orr.w	r1, r2, r3
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a1c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	430a      	orrs	r2, r1
 8005a26:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	699b      	ldr	r3, [r3, #24]
 8005a2c:	0c1b      	lsrs	r3, r3, #16
 8005a2e:	f003 0104 	and.w	r1, r3, #4
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a36:	f003 0210 	and.w	r2, r3, #16
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	430a      	orrs	r2, r1
 8005a40:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	69da      	ldr	r2, [r3, #28]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a50:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2200      	movs	r2, #0
 8005a56:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005a60:	2300      	movs	r3, #0
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	3708      	adds	r7, #8
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd80      	pop	{r7, pc}

08005a6a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a6a:	b580      	push	{r7, lr}
 8005a6c:	b088      	sub	sp, #32
 8005a6e:	af00      	add	r7, sp, #0
 8005a70:	60f8      	str	r0, [r7, #12]
 8005a72:	60b9      	str	r1, [r7, #8]
 8005a74:	603b      	str	r3, [r7, #0]
 8005a76:	4613      	mov	r3, r2
 8005a78:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d101      	bne.n	8005a8c <HAL_SPI_Transmit+0x22>
 8005a88:	2302      	movs	r3, #2
 8005a8a:	e126      	b.n	8005cda <HAL_SPI_Transmit+0x270>
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a94:	f7fe f986 	bl	8003da4 <HAL_GetTick>
 8005a98:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005a9a:	88fb      	ldrh	r3, [r7, #6]
 8005a9c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005aa4:	b2db      	uxtb	r3, r3
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d002      	beq.n	8005ab0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005aaa:	2302      	movs	r3, #2
 8005aac:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005aae:	e10b      	b.n	8005cc8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d002      	beq.n	8005abc <HAL_SPI_Transmit+0x52>
 8005ab6:	88fb      	ldrh	r3, [r7, #6]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d102      	bne.n	8005ac2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005abc:	2301      	movs	r3, #1
 8005abe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005ac0:	e102      	b.n	8005cc8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2203      	movs	r2, #3
 8005ac6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2200      	movs	r2, #0
 8005ace:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	68ba      	ldr	r2, [r7, #8]
 8005ad4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	88fa      	ldrh	r2, [r7, #6]
 8005ada:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	88fa      	ldrh	r2, [r7, #6]
 8005ae0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2200      	movs	r2, #0
 8005aec:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2200      	movs	r2, #0
 8005af2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2200      	movs	r2, #0
 8005af8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2200      	movs	r2, #0
 8005afe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b08:	d10f      	bne.n	8005b2a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b18:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b28:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b34:	2b40      	cmp	r3, #64	; 0x40
 8005b36:	d007      	beq.n	8005b48 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b46:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	68db      	ldr	r3, [r3, #12]
 8005b4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b50:	d14b      	bne.n	8005bea <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d002      	beq.n	8005b60 <HAL_SPI_Transmit+0xf6>
 8005b5a:	8afb      	ldrh	r3, [r7, #22]
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d13e      	bne.n	8005bde <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b64:	881a      	ldrh	r2, [r3, #0]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b70:	1c9a      	adds	r2, r3, #2
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b7a:	b29b      	uxth	r3, r3
 8005b7c:	3b01      	subs	r3, #1
 8005b7e:	b29a      	uxth	r2, r3
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005b84:	e02b      	b.n	8005bde <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	f003 0302 	and.w	r3, r3, #2
 8005b90:	2b02      	cmp	r3, #2
 8005b92:	d112      	bne.n	8005bba <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b98:	881a      	ldrh	r2, [r3, #0]
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ba4:	1c9a      	adds	r2, r3, #2
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	3b01      	subs	r3, #1
 8005bb2:	b29a      	uxth	r2, r3
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	86da      	strh	r2, [r3, #54]	; 0x36
 8005bb8:	e011      	b.n	8005bde <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005bba:	f7fe f8f3 	bl	8003da4 <HAL_GetTick>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	69bb      	ldr	r3, [r7, #24]
 8005bc2:	1ad3      	subs	r3, r2, r3
 8005bc4:	683a      	ldr	r2, [r7, #0]
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	d803      	bhi.n	8005bd2 <HAL_SPI_Transmit+0x168>
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005bd0:	d102      	bne.n	8005bd8 <HAL_SPI_Transmit+0x16e>
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d102      	bne.n	8005bde <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005bd8:	2303      	movs	r3, #3
 8005bda:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005bdc:	e074      	b.n	8005cc8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d1ce      	bne.n	8005b86 <HAL_SPI_Transmit+0x11c>
 8005be8:	e04c      	b.n	8005c84 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d002      	beq.n	8005bf8 <HAL_SPI_Transmit+0x18e>
 8005bf2:	8afb      	ldrh	r3, [r7, #22]
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d140      	bne.n	8005c7a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	330c      	adds	r3, #12
 8005c02:	7812      	ldrb	r2, [r2, #0]
 8005c04:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c0a:	1c5a      	adds	r2, r3, #1
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	3b01      	subs	r3, #1
 8005c18:	b29a      	uxth	r2, r3
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005c1e:	e02c      	b.n	8005c7a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	f003 0302 	and.w	r3, r3, #2
 8005c2a:	2b02      	cmp	r3, #2
 8005c2c:	d113      	bne.n	8005c56 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	330c      	adds	r3, #12
 8005c38:	7812      	ldrb	r2, [r2, #0]
 8005c3a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c40:	1c5a      	adds	r2, r3, #1
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c4a:	b29b      	uxth	r3, r3
 8005c4c:	3b01      	subs	r3, #1
 8005c4e:	b29a      	uxth	r2, r3
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	86da      	strh	r2, [r3, #54]	; 0x36
 8005c54:	e011      	b.n	8005c7a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c56:	f7fe f8a5 	bl	8003da4 <HAL_GetTick>
 8005c5a:	4602      	mov	r2, r0
 8005c5c:	69bb      	ldr	r3, [r7, #24]
 8005c5e:	1ad3      	subs	r3, r2, r3
 8005c60:	683a      	ldr	r2, [r7, #0]
 8005c62:	429a      	cmp	r2, r3
 8005c64:	d803      	bhi.n	8005c6e <HAL_SPI_Transmit+0x204>
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c6c:	d102      	bne.n	8005c74 <HAL_SPI_Transmit+0x20a>
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d102      	bne.n	8005c7a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005c74:	2303      	movs	r3, #3
 8005c76:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005c78:	e026      	b.n	8005cc8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c7e:	b29b      	uxth	r3, r3
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d1cd      	bne.n	8005c20 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c84:	69ba      	ldr	r2, [r7, #24]
 8005c86:	6839      	ldr	r1, [r7, #0]
 8005c88:	68f8      	ldr	r0, [r7, #12]
 8005c8a:	f000 fbcb 	bl	8006424 <SPI_EndRxTxTransaction>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d002      	beq.n	8005c9a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2220      	movs	r2, #32
 8005c98:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d10a      	bne.n	8005cb8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	613b      	str	r3, [r7, #16]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	68db      	ldr	r3, [r3, #12]
 8005cac:	613b      	str	r3, [r7, #16]
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	613b      	str	r3, [r7, #16]
 8005cb6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d002      	beq.n	8005cc6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	77fb      	strb	r3, [r7, #31]
 8005cc4:	e000      	b.n	8005cc8 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005cc6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005cd8:	7ffb      	ldrb	r3, [r7, #31]
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3720      	adds	r7, #32
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}

08005ce2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ce2:	b580      	push	{r7, lr}
 8005ce4:	b088      	sub	sp, #32
 8005ce6:	af02      	add	r7, sp, #8
 8005ce8:	60f8      	str	r0, [r7, #12]
 8005cea:	60b9      	str	r1, [r7, #8]
 8005cec:	603b      	str	r3, [r7, #0]
 8005cee:	4613      	mov	r3, r2
 8005cf0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005cfe:	d112      	bne.n	8005d26 <HAL_SPI_Receive+0x44>
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d10e      	bne.n	8005d26 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2204      	movs	r2, #4
 8005d0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005d10:	88fa      	ldrh	r2, [r7, #6]
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	9300      	str	r3, [sp, #0]
 8005d16:	4613      	mov	r3, r2
 8005d18:	68ba      	ldr	r2, [r7, #8]
 8005d1a:	68b9      	ldr	r1, [r7, #8]
 8005d1c:	68f8      	ldr	r0, [r7, #12]
 8005d1e:	f000 f8f1 	bl	8005f04 <HAL_SPI_TransmitReceive>
 8005d22:	4603      	mov	r3, r0
 8005d24:	e0ea      	b.n	8005efc <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d101      	bne.n	8005d34 <HAL_SPI_Receive+0x52>
 8005d30:	2302      	movs	r3, #2
 8005d32:	e0e3      	b.n	8005efc <HAL_SPI_Receive+0x21a>
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2201      	movs	r2, #1
 8005d38:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d3c:	f7fe f832 	bl	8003da4 <HAL_GetTick>
 8005d40:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d48:	b2db      	uxtb	r3, r3
 8005d4a:	2b01      	cmp	r3, #1
 8005d4c:	d002      	beq.n	8005d54 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005d4e:	2302      	movs	r3, #2
 8005d50:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005d52:	e0ca      	b.n	8005eea <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d002      	beq.n	8005d60 <HAL_SPI_Receive+0x7e>
 8005d5a:	88fb      	ldrh	r3, [r7, #6]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d102      	bne.n	8005d66 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005d64:	e0c1      	b.n	8005eea <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2204      	movs	r2, #4
 8005d6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2200      	movs	r2, #0
 8005d72:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	68ba      	ldr	r2, [r7, #8]
 8005d78:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	88fa      	ldrh	r2, [r7, #6]
 8005d7e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	88fa      	ldrh	r2, [r7, #6]
 8005d84:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2200      	movs	r2, #0
 8005d96:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2200      	movs	r2, #0
 8005da2:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005dac:	d10f      	bne.n	8005dce <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005dbc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005dcc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dd8:	2b40      	cmp	r3, #64	; 0x40
 8005dda:	d007      	beq.n	8005dec <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	681a      	ldr	r2, [r3, #0]
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005dea:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	68db      	ldr	r3, [r3, #12]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d162      	bne.n	8005eba <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005df4:	e02e      	b.n	8005e54 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	f003 0301 	and.w	r3, r3, #1
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d115      	bne.n	8005e30 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f103 020c 	add.w	r2, r3, #12
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e10:	7812      	ldrb	r2, [r2, #0]
 8005e12:	b2d2      	uxtb	r2, r2
 8005e14:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e1a:	1c5a      	adds	r2, r3, #1
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	3b01      	subs	r3, #1
 8005e28:	b29a      	uxth	r2, r3
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e2e:	e011      	b.n	8005e54 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e30:	f7fd ffb8 	bl	8003da4 <HAL_GetTick>
 8005e34:	4602      	mov	r2, r0
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	683a      	ldr	r2, [r7, #0]
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d803      	bhi.n	8005e48 <HAL_SPI_Receive+0x166>
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005e46:	d102      	bne.n	8005e4e <HAL_SPI_Receive+0x16c>
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d102      	bne.n	8005e54 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8005e4e:	2303      	movs	r3, #3
 8005e50:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005e52:	e04a      	b.n	8005eea <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d1cb      	bne.n	8005df6 <HAL_SPI_Receive+0x114>
 8005e5e:	e031      	b.n	8005ec4 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	f003 0301 	and.w	r3, r3, #1
 8005e6a:	2b01      	cmp	r3, #1
 8005e6c:	d113      	bne.n	8005e96 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	68da      	ldr	r2, [r3, #12]
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e78:	b292      	uxth	r2, r2
 8005e7a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e80:	1c9a      	adds	r2, r3, #2
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	3b01      	subs	r3, #1
 8005e8e:	b29a      	uxth	r2, r3
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e94:	e011      	b.n	8005eba <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e96:	f7fd ff85 	bl	8003da4 <HAL_GetTick>
 8005e9a:	4602      	mov	r2, r0
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	1ad3      	subs	r3, r2, r3
 8005ea0:	683a      	ldr	r2, [r7, #0]
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d803      	bhi.n	8005eae <HAL_SPI_Receive+0x1cc>
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005eac:	d102      	bne.n	8005eb4 <HAL_SPI_Receive+0x1d2>
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d102      	bne.n	8005eba <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005eb4:	2303      	movs	r3, #3
 8005eb6:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005eb8:	e017      	b.n	8005eea <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ebe:	b29b      	uxth	r3, r3
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d1cd      	bne.n	8005e60 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ec4:	693a      	ldr	r2, [r7, #16]
 8005ec6:	6839      	ldr	r1, [r7, #0]
 8005ec8:	68f8      	ldr	r0, [r7, #12]
 8005eca:	f000 fa45 	bl	8006358 <SPI_EndRxTransaction>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d002      	beq.n	8005eda <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2220      	movs	r2, #32
 8005ed8:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d002      	beq.n	8005ee8 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	75fb      	strb	r3, [r7, #23]
 8005ee6:	e000      	b.n	8005eea <HAL_SPI_Receive+0x208>
  }

error :
 8005ee8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2201      	movs	r2, #1
 8005eee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005efa:	7dfb      	ldrb	r3, [r7, #23]
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	3718      	adds	r7, #24
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}

08005f04 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b08c      	sub	sp, #48	; 0x30
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	60f8      	str	r0, [r7, #12]
 8005f0c:	60b9      	str	r1, [r7, #8]
 8005f0e:	607a      	str	r2, [r7, #4]
 8005f10:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005f12:	2301      	movs	r3, #1
 8005f14:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005f16:	2300      	movs	r3, #0
 8005f18:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d101      	bne.n	8005f2a <HAL_SPI_TransmitReceive+0x26>
 8005f26:	2302      	movs	r3, #2
 8005f28:	e18a      	b.n	8006240 <HAL_SPI_TransmitReceive+0x33c>
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f32:	f7fd ff37 	bl	8003da4 <HAL_GetTick>
 8005f36:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005f3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005f48:	887b      	ldrh	r3, [r7, #2]
 8005f4a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005f4c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d00f      	beq.n	8005f74 <HAL_SPI_TransmitReceive+0x70>
 8005f54:	69fb      	ldr	r3, [r7, #28]
 8005f56:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f5a:	d107      	bne.n	8005f6c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d103      	bne.n	8005f6c <HAL_SPI_TransmitReceive+0x68>
 8005f64:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005f68:	2b04      	cmp	r3, #4
 8005f6a:	d003      	beq.n	8005f74 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005f6c:	2302      	movs	r3, #2
 8005f6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005f72:	e15b      	b.n	800622c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d005      	beq.n	8005f86 <HAL_SPI_TransmitReceive+0x82>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d002      	beq.n	8005f86 <HAL_SPI_TransmitReceive+0x82>
 8005f80:	887b      	ldrh	r3, [r7, #2]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d103      	bne.n	8005f8e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005f86:	2301      	movs	r3, #1
 8005f88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005f8c:	e14e      	b.n	800622c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005f94:	b2db      	uxtb	r3, r3
 8005f96:	2b04      	cmp	r3, #4
 8005f98:	d003      	beq.n	8005fa2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2205      	movs	r2, #5
 8005f9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	687a      	ldr	r2, [r7, #4]
 8005fac:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	887a      	ldrh	r2, [r7, #2]
 8005fb2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	887a      	ldrh	r2, [r7, #2]
 8005fb8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	68ba      	ldr	r2, [r7, #8]
 8005fbe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	887a      	ldrh	r2, [r7, #2]
 8005fc4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	887a      	ldrh	r2, [r7, #2]
 8005fca:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fe2:	2b40      	cmp	r3, #64	; 0x40
 8005fe4:	d007      	beq.n	8005ff6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ff4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	68db      	ldr	r3, [r3, #12]
 8005ffa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ffe:	d178      	bne.n	80060f2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d002      	beq.n	800600e <HAL_SPI_TransmitReceive+0x10a>
 8006008:	8b7b      	ldrh	r3, [r7, #26]
 800600a:	2b01      	cmp	r3, #1
 800600c:	d166      	bne.n	80060dc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006012:	881a      	ldrh	r2, [r3, #0]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800601e:	1c9a      	adds	r2, r3, #2
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006028:	b29b      	uxth	r3, r3
 800602a:	3b01      	subs	r3, #1
 800602c:	b29a      	uxth	r2, r3
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006032:	e053      	b.n	80060dc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	689b      	ldr	r3, [r3, #8]
 800603a:	f003 0302 	and.w	r3, r3, #2
 800603e:	2b02      	cmp	r3, #2
 8006040:	d11b      	bne.n	800607a <HAL_SPI_TransmitReceive+0x176>
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006046:	b29b      	uxth	r3, r3
 8006048:	2b00      	cmp	r3, #0
 800604a:	d016      	beq.n	800607a <HAL_SPI_TransmitReceive+0x176>
 800604c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800604e:	2b01      	cmp	r3, #1
 8006050:	d113      	bne.n	800607a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006056:	881a      	ldrh	r2, [r3, #0]
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006062:	1c9a      	adds	r2, r3, #2
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800606c:	b29b      	uxth	r3, r3
 800606e:	3b01      	subs	r3, #1
 8006070:	b29a      	uxth	r2, r3
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006076:	2300      	movs	r3, #0
 8006078:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	f003 0301 	and.w	r3, r3, #1
 8006084:	2b01      	cmp	r3, #1
 8006086:	d119      	bne.n	80060bc <HAL_SPI_TransmitReceive+0x1b8>
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800608c:	b29b      	uxth	r3, r3
 800608e:	2b00      	cmp	r3, #0
 8006090:	d014      	beq.n	80060bc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	68da      	ldr	r2, [r3, #12]
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800609c:	b292      	uxth	r2, r2
 800609e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060a4:	1c9a      	adds	r2, r3, #2
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060ae:	b29b      	uxth	r3, r3
 80060b0:	3b01      	subs	r3, #1
 80060b2:	b29a      	uxth	r2, r3
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80060b8:	2301      	movs	r3, #1
 80060ba:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80060bc:	f7fd fe72 	bl	8003da4 <HAL_GetTick>
 80060c0:	4602      	mov	r2, r0
 80060c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060c4:	1ad3      	subs	r3, r2, r3
 80060c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80060c8:	429a      	cmp	r2, r3
 80060ca:	d807      	bhi.n	80060dc <HAL_SPI_TransmitReceive+0x1d8>
 80060cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80060d2:	d003      	beq.n	80060dc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80060d4:	2303      	movs	r3, #3
 80060d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80060da:	e0a7      	b.n	800622c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d1a6      	bne.n	8006034 <HAL_SPI_TransmitReceive+0x130>
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d1a1      	bne.n	8006034 <HAL_SPI_TransmitReceive+0x130>
 80060f0:	e07c      	b.n	80061ec <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d002      	beq.n	8006100 <HAL_SPI_TransmitReceive+0x1fc>
 80060fa:	8b7b      	ldrh	r3, [r7, #26]
 80060fc:	2b01      	cmp	r3, #1
 80060fe:	d16b      	bne.n	80061d8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	330c      	adds	r3, #12
 800610a:	7812      	ldrb	r2, [r2, #0]
 800610c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006112:	1c5a      	adds	r2, r3, #1
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800611c:	b29b      	uxth	r3, r3
 800611e:	3b01      	subs	r3, #1
 8006120:	b29a      	uxth	r2, r3
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006126:	e057      	b.n	80061d8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	f003 0302 	and.w	r3, r3, #2
 8006132:	2b02      	cmp	r3, #2
 8006134:	d11c      	bne.n	8006170 <HAL_SPI_TransmitReceive+0x26c>
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800613a:	b29b      	uxth	r3, r3
 800613c:	2b00      	cmp	r3, #0
 800613e:	d017      	beq.n	8006170 <HAL_SPI_TransmitReceive+0x26c>
 8006140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006142:	2b01      	cmp	r3, #1
 8006144:	d114      	bne.n	8006170 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	330c      	adds	r3, #12
 8006150:	7812      	ldrb	r2, [r2, #0]
 8006152:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006158:	1c5a      	adds	r2, r3, #1
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006162:	b29b      	uxth	r3, r3
 8006164:	3b01      	subs	r3, #1
 8006166:	b29a      	uxth	r2, r3
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800616c:	2300      	movs	r3, #0
 800616e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	f003 0301 	and.w	r3, r3, #1
 800617a:	2b01      	cmp	r3, #1
 800617c:	d119      	bne.n	80061b2 <HAL_SPI_TransmitReceive+0x2ae>
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006182:	b29b      	uxth	r3, r3
 8006184:	2b00      	cmp	r3, #0
 8006186:	d014      	beq.n	80061b2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	68da      	ldr	r2, [r3, #12]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006192:	b2d2      	uxtb	r2, r2
 8006194:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800619a:	1c5a      	adds	r2, r3, #1
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061a4:	b29b      	uxth	r3, r3
 80061a6:	3b01      	subs	r3, #1
 80061a8:	b29a      	uxth	r2, r3
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80061ae:	2301      	movs	r3, #1
 80061b0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80061b2:	f7fd fdf7 	bl	8003da4 <HAL_GetTick>
 80061b6:	4602      	mov	r2, r0
 80061b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ba:	1ad3      	subs	r3, r2, r3
 80061bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80061be:	429a      	cmp	r2, r3
 80061c0:	d803      	bhi.n	80061ca <HAL_SPI_TransmitReceive+0x2c6>
 80061c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80061c8:	d102      	bne.n	80061d0 <HAL_SPI_TransmitReceive+0x2cc>
 80061ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d103      	bne.n	80061d8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80061d0:	2303      	movs	r3, #3
 80061d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80061d6:	e029      	b.n	800622c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061dc:	b29b      	uxth	r3, r3
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d1a2      	bne.n	8006128 <HAL_SPI_TransmitReceive+0x224>
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061e6:	b29b      	uxth	r3, r3
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d19d      	bne.n	8006128 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80061ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061ee:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80061f0:	68f8      	ldr	r0, [r7, #12]
 80061f2:	f000 f917 	bl	8006424 <SPI_EndRxTxTransaction>
 80061f6:	4603      	mov	r3, r0
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d006      	beq.n	800620a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2220      	movs	r2, #32
 8006206:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006208:	e010      	b.n	800622c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d10b      	bne.n	800622a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006212:	2300      	movs	r3, #0
 8006214:	617b      	str	r3, [r7, #20]
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	68db      	ldr	r3, [r3, #12]
 800621c:	617b      	str	r3, [r7, #20]
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	617b      	str	r3, [r7, #20]
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	e000      	b.n	800622c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800622a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2201      	movs	r2, #1
 8006230:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2200      	movs	r2, #0
 8006238:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800623c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006240:	4618      	mov	r0, r3
 8006242:	3730      	adds	r7, #48	; 0x30
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b088      	sub	sp, #32
 800624c:	af00      	add	r7, sp, #0
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	603b      	str	r3, [r7, #0]
 8006254:	4613      	mov	r3, r2
 8006256:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006258:	f7fd fda4 	bl	8003da4 <HAL_GetTick>
 800625c:	4602      	mov	r2, r0
 800625e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006260:	1a9b      	subs	r3, r3, r2
 8006262:	683a      	ldr	r2, [r7, #0]
 8006264:	4413      	add	r3, r2
 8006266:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006268:	f7fd fd9c 	bl	8003da4 <HAL_GetTick>
 800626c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800626e:	4b39      	ldr	r3, [pc, #228]	; (8006354 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	015b      	lsls	r3, r3, #5
 8006274:	0d1b      	lsrs	r3, r3, #20
 8006276:	69fa      	ldr	r2, [r7, #28]
 8006278:	fb02 f303 	mul.w	r3, r2, r3
 800627c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800627e:	e054      	b.n	800632a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006286:	d050      	beq.n	800632a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006288:	f7fd fd8c 	bl	8003da4 <HAL_GetTick>
 800628c:	4602      	mov	r2, r0
 800628e:	69bb      	ldr	r3, [r7, #24]
 8006290:	1ad3      	subs	r3, r2, r3
 8006292:	69fa      	ldr	r2, [r7, #28]
 8006294:	429a      	cmp	r2, r3
 8006296:	d902      	bls.n	800629e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006298:	69fb      	ldr	r3, [r7, #28]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d13d      	bne.n	800631a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	685a      	ldr	r2, [r3, #4]
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80062ac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80062b6:	d111      	bne.n	80062dc <SPI_WaitFlagStateUntilTimeout+0x94>
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062c0:	d004      	beq.n	80062cc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062ca:	d107      	bne.n	80062dc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062e4:	d10f      	bne.n	8006306 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80062f4:	601a      	str	r2, [r3, #0]
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006304:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2201      	movs	r2, #1
 800630a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2200      	movs	r2, #0
 8006312:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006316:	2303      	movs	r3, #3
 8006318:	e017      	b.n	800634a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d101      	bne.n	8006324 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006320:	2300      	movs	r3, #0
 8006322:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	3b01      	subs	r3, #1
 8006328:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	689a      	ldr	r2, [r3, #8]
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	4013      	ands	r3, r2
 8006334:	68ba      	ldr	r2, [r7, #8]
 8006336:	429a      	cmp	r2, r3
 8006338:	bf0c      	ite	eq
 800633a:	2301      	moveq	r3, #1
 800633c:	2300      	movne	r3, #0
 800633e:	b2db      	uxtb	r3, r3
 8006340:	461a      	mov	r2, r3
 8006342:	79fb      	ldrb	r3, [r7, #7]
 8006344:	429a      	cmp	r2, r3
 8006346:	d19b      	bne.n	8006280 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006348:	2300      	movs	r3, #0
}
 800634a:	4618      	mov	r0, r3
 800634c:	3720      	adds	r7, #32
 800634e:	46bd      	mov	sp, r7
 8006350:	bd80      	pop	{r7, pc}
 8006352:	bf00      	nop
 8006354:	200032ac 	.word	0x200032ac

08006358 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b086      	sub	sp, #24
 800635c:	af02      	add	r7, sp, #8
 800635e:	60f8      	str	r0, [r7, #12]
 8006360:	60b9      	str	r1, [r7, #8]
 8006362:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800636c:	d111      	bne.n	8006392 <SPI_EndRxTransaction+0x3a>
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006376:	d004      	beq.n	8006382 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006380:	d107      	bne.n	8006392 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006390:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800639a:	d12a      	bne.n	80063f2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063a4:	d012      	beq.n	80063cc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	9300      	str	r3, [sp, #0]
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	2200      	movs	r2, #0
 80063ae:	2180      	movs	r1, #128	; 0x80
 80063b0:	68f8      	ldr	r0, [r7, #12]
 80063b2:	f7ff ff49 	bl	8006248 <SPI_WaitFlagStateUntilTimeout>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d02d      	beq.n	8006418 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063c0:	f043 0220 	orr.w	r2, r3, #32
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80063c8:	2303      	movs	r3, #3
 80063ca:	e026      	b.n	800641a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	9300      	str	r3, [sp, #0]
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	2200      	movs	r2, #0
 80063d4:	2101      	movs	r1, #1
 80063d6:	68f8      	ldr	r0, [r7, #12]
 80063d8:	f7ff ff36 	bl	8006248 <SPI_WaitFlagStateUntilTimeout>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d01a      	beq.n	8006418 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063e6:	f043 0220 	orr.w	r2, r3, #32
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80063ee:	2303      	movs	r3, #3
 80063f0:	e013      	b.n	800641a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	9300      	str	r3, [sp, #0]
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	2200      	movs	r2, #0
 80063fa:	2101      	movs	r1, #1
 80063fc:	68f8      	ldr	r0, [r7, #12]
 80063fe:	f7ff ff23 	bl	8006248 <SPI_WaitFlagStateUntilTimeout>
 8006402:	4603      	mov	r3, r0
 8006404:	2b00      	cmp	r3, #0
 8006406:	d007      	beq.n	8006418 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800640c:	f043 0220 	orr.w	r2, r3, #32
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006414:	2303      	movs	r3, #3
 8006416:	e000      	b.n	800641a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006418:	2300      	movs	r3, #0
}
 800641a:	4618      	mov	r0, r3
 800641c:	3710      	adds	r7, #16
 800641e:	46bd      	mov	sp, r7
 8006420:	bd80      	pop	{r7, pc}
	...

08006424 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b088      	sub	sp, #32
 8006428:	af02      	add	r7, sp, #8
 800642a:	60f8      	str	r0, [r7, #12]
 800642c:	60b9      	str	r1, [r7, #8]
 800642e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006430:	4b1b      	ldr	r3, [pc, #108]	; (80064a0 <SPI_EndRxTxTransaction+0x7c>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a1b      	ldr	r2, [pc, #108]	; (80064a4 <SPI_EndRxTxTransaction+0x80>)
 8006436:	fba2 2303 	umull	r2, r3, r2, r3
 800643a:	0d5b      	lsrs	r3, r3, #21
 800643c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006440:	fb02 f303 	mul.w	r3, r2, r3
 8006444:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800644e:	d112      	bne.n	8006476 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	9300      	str	r3, [sp, #0]
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	2200      	movs	r2, #0
 8006458:	2180      	movs	r1, #128	; 0x80
 800645a:	68f8      	ldr	r0, [r7, #12]
 800645c:	f7ff fef4 	bl	8006248 <SPI_WaitFlagStateUntilTimeout>
 8006460:	4603      	mov	r3, r0
 8006462:	2b00      	cmp	r3, #0
 8006464:	d016      	beq.n	8006494 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800646a:	f043 0220 	orr.w	r2, r3, #32
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006472:	2303      	movs	r3, #3
 8006474:	e00f      	b.n	8006496 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d00a      	beq.n	8006492 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	3b01      	subs	r3, #1
 8006480:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	689b      	ldr	r3, [r3, #8]
 8006488:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800648c:	2b80      	cmp	r3, #128	; 0x80
 800648e:	d0f2      	beq.n	8006476 <SPI_EndRxTxTransaction+0x52>
 8006490:	e000      	b.n	8006494 <SPI_EndRxTxTransaction+0x70>
        break;
 8006492:	bf00      	nop
  }

  return HAL_OK;
 8006494:	2300      	movs	r3, #0
}
 8006496:	4618      	mov	r0, r3
 8006498:	3718      	adds	r7, #24
 800649a:	46bd      	mov	sp, r7
 800649c:	bd80      	pop	{r7, pc}
 800649e:	bf00      	nop
 80064a0:	200032ac 	.word	0x200032ac
 80064a4:	165e9f81 	.word	0x165e9f81

080064a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b082      	sub	sp, #8
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d101      	bne.n	80064ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80064b6:	2301      	movs	r3, #1
 80064b8:	e03f      	b.n	800653a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064c0:	b2db      	uxtb	r3, r3
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d106      	bne.n	80064d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2200      	movs	r2, #0
 80064ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f7fd fa7a 	bl	80039c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2224      	movs	r2, #36	; 0x24
 80064d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	68da      	ldr	r2, [r3, #12]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80064ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f000 f929 	bl	8006744 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	691a      	ldr	r2, [r3, #16]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006500:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	695a      	ldr	r2, [r3, #20]
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006510:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	68da      	ldr	r2, [r3, #12]
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006520:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2200      	movs	r2, #0
 8006526:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2220      	movs	r2, #32
 800652c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2220      	movs	r2, #32
 8006534:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006538:	2300      	movs	r3, #0
}
 800653a:	4618      	mov	r0, r3
 800653c:	3708      	adds	r7, #8
 800653e:	46bd      	mov	sp, r7
 8006540:	bd80      	pop	{r7, pc}

08006542 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006542:	b580      	push	{r7, lr}
 8006544:	b08a      	sub	sp, #40	; 0x28
 8006546:	af02      	add	r7, sp, #8
 8006548:	60f8      	str	r0, [r7, #12]
 800654a:	60b9      	str	r1, [r7, #8]
 800654c:	603b      	str	r3, [r7, #0]
 800654e:	4613      	mov	r3, r2
 8006550:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006552:	2300      	movs	r3, #0
 8006554:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800655c:	b2db      	uxtb	r3, r3
 800655e:	2b20      	cmp	r3, #32
 8006560:	d17c      	bne.n	800665c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d002      	beq.n	800656e <HAL_UART_Transmit+0x2c>
 8006568:	88fb      	ldrh	r3, [r7, #6]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d101      	bne.n	8006572 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800656e:	2301      	movs	r3, #1
 8006570:	e075      	b.n	800665e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006578:	2b01      	cmp	r3, #1
 800657a:	d101      	bne.n	8006580 <HAL_UART_Transmit+0x3e>
 800657c:	2302      	movs	r3, #2
 800657e:	e06e      	b.n	800665e <HAL_UART_Transmit+0x11c>
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	2200      	movs	r2, #0
 800658c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2221      	movs	r2, #33	; 0x21
 8006592:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006596:	f7fd fc05 	bl	8003da4 <HAL_GetTick>
 800659a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	88fa      	ldrh	r2, [r7, #6]
 80065a0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	88fa      	ldrh	r2, [r7, #6]
 80065a6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065b0:	d108      	bne.n	80065c4 <HAL_UART_Transmit+0x82>
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	691b      	ldr	r3, [r3, #16]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d104      	bne.n	80065c4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80065ba:	2300      	movs	r3, #0
 80065bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	61bb      	str	r3, [r7, #24]
 80065c2:	e003      	b.n	80065cc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80065c8:	2300      	movs	r3, #0
 80065ca:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80065d4:	e02a      	b.n	800662c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	9300      	str	r3, [sp, #0]
 80065da:	697b      	ldr	r3, [r7, #20]
 80065dc:	2200      	movs	r2, #0
 80065de:	2180      	movs	r1, #128	; 0x80
 80065e0:	68f8      	ldr	r0, [r7, #12]
 80065e2:	f000 f840 	bl	8006666 <UART_WaitOnFlagUntilTimeout>
 80065e6:	4603      	mov	r3, r0
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d001      	beq.n	80065f0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80065ec:	2303      	movs	r3, #3
 80065ee:	e036      	b.n	800665e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80065f0:	69fb      	ldr	r3, [r7, #28]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d10b      	bne.n	800660e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80065f6:	69bb      	ldr	r3, [r7, #24]
 80065f8:	881b      	ldrh	r3, [r3, #0]
 80065fa:	461a      	mov	r2, r3
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006604:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006606:	69bb      	ldr	r3, [r7, #24]
 8006608:	3302      	adds	r3, #2
 800660a:	61bb      	str	r3, [r7, #24]
 800660c:	e007      	b.n	800661e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800660e:	69fb      	ldr	r3, [r7, #28]
 8006610:	781a      	ldrb	r2, [r3, #0]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006618:	69fb      	ldr	r3, [r7, #28]
 800661a:	3301      	adds	r3, #1
 800661c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006622:	b29b      	uxth	r3, r3
 8006624:	3b01      	subs	r3, #1
 8006626:	b29a      	uxth	r2, r3
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006630:	b29b      	uxth	r3, r3
 8006632:	2b00      	cmp	r3, #0
 8006634:	d1cf      	bne.n	80065d6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	9300      	str	r3, [sp, #0]
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	2200      	movs	r2, #0
 800663e:	2140      	movs	r1, #64	; 0x40
 8006640:	68f8      	ldr	r0, [r7, #12]
 8006642:	f000 f810 	bl	8006666 <UART_WaitOnFlagUntilTimeout>
 8006646:	4603      	mov	r3, r0
 8006648:	2b00      	cmp	r3, #0
 800664a:	d001      	beq.n	8006650 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800664c:	2303      	movs	r3, #3
 800664e:	e006      	b.n	800665e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2220      	movs	r2, #32
 8006654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006658:	2300      	movs	r3, #0
 800665a:	e000      	b.n	800665e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800665c:	2302      	movs	r3, #2
  }
}
 800665e:	4618      	mov	r0, r3
 8006660:	3720      	adds	r7, #32
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}

08006666 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006666:	b580      	push	{r7, lr}
 8006668:	b090      	sub	sp, #64	; 0x40
 800666a:	af00      	add	r7, sp, #0
 800666c:	60f8      	str	r0, [r7, #12]
 800666e:	60b9      	str	r1, [r7, #8]
 8006670:	603b      	str	r3, [r7, #0]
 8006672:	4613      	mov	r3, r2
 8006674:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006676:	e050      	b.n	800671a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006678:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800667a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800667e:	d04c      	beq.n	800671a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006680:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006682:	2b00      	cmp	r3, #0
 8006684:	d007      	beq.n	8006696 <UART_WaitOnFlagUntilTimeout+0x30>
 8006686:	f7fd fb8d 	bl	8003da4 <HAL_GetTick>
 800668a:	4602      	mov	r2, r0
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	1ad3      	subs	r3, r2, r3
 8006690:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006692:	429a      	cmp	r2, r3
 8006694:	d241      	bcs.n	800671a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	330c      	adds	r3, #12
 800669c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800669e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066a0:	e853 3f00 	ldrex	r3, [r3]
 80066a4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80066a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066a8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80066ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	330c      	adds	r3, #12
 80066b4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80066b6:	637a      	str	r2, [r7, #52]	; 0x34
 80066b8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80066bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80066be:	e841 2300 	strex	r3, r2, [r1]
 80066c2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80066c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d1e5      	bne.n	8006696 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	3314      	adds	r3, #20
 80066d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	e853 3f00 	ldrex	r3, [r3]
 80066d8:	613b      	str	r3, [r7, #16]
   return(result);
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	f023 0301 	bic.w	r3, r3, #1
 80066e0:	63bb      	str	r3, [r7, #56]	; 0x38
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	3314      	adds	r3, #20
 80066e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80066ea:	623a      	str	r2, [r7, #32]
 80066ec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ee:	69f9      	ldr	r1, [r7, #28]
 80066f0:	6a3a      	ldr	r2, [r7, #32]
 80066f2:	e841 2300 	strex	r3, r2, [r1]
 80066f6:	61bb      	str	r3, [r7, #24]
   return(result);
 80066f8:	69bb      	ldr	r3, [r7, #24]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d1e5      	bne.n	80066ca <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2220      	movs	r2, #32
 8006702:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2220      	movs	r2, #32
 800670a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2200      	movs	r2, #0
 8006712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006716:	2303      	movs	r3, #3
 8006718:	e00f      	b.n	800673a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	681a      	ldr	r2, [r3, #0]
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	4013      	ands	r3, r2
 8006724:	68ba      	ldr	r2, [r7, #8]
 8006726:	429a      	cmp	r2, r3
 8006728:	bf0c      	ite	eq
 800672a:	2301      	moveq	r3, #1
 800672c:	2300      	movne	r3, #0
 800672e:	b2db      	uxtb	r3, r3
 8006730:	461a      	mov	r2, r3
 8006732:	79fb      	ldrb	r3, [r7, #7]
 8006734:	429a      	cmp	r2, r3
 8006736:	d09f      	beq.n	8006678 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006738:	2300      	movs	r3, #0
}
 800673a:	4618      	mov	r0, r3
 800673c:	3740      	adds	r7, #64	; 0x40
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}
	...

08006744 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006744:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006748:	b0c0      	sub	sp, #256	; 0x100
 800674a:	af00      	add	r7, sp, #0
 800674c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	691b      	ldr	r3, [r3, #16]
 8006758:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800675c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006760:	68d9      	ldr	r1, [r3, #12]
 8006762:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	ea40 0301 	orr.w	r3, r0, r1
 800676c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800676e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006772:	689a      	ldr	r2, [r3, #8]
 8006774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006778:	691b      	ldr	r3, [r3, #16]
 800677a:	431a      	orrs	r2, r3
 800677c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006780:	695b      	ldr	r3, [r3, #20]
 8006782:	431a      	orrs	r2, r3
 8006784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006788:	69db      	ldr	r3, [r3, #28]
 800678a:	4313      	orrs	r3, r2
 800678c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	68db      	ldr	r3, [r3, #12]
 8006798:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800679c:	f021 010c 	bic.w	r1, r1, #12
 80067a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067a4:	681a      	ldr	r2, [r3, #0]
 80067a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80067aa:	430b      	orrs	r3, r1
 80067ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80067ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	695b      	ldr	r3, [r3, #20]
 80067b6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80067ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067be:	6999      	ldr	r1, [r3, #24]
 80067c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067c4:	681a      	ldr	r2, [r3, #0]
 80067c6:	ea40 0301 	orr.w	r3, r0, r1
 80067ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80067cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	4b8f      	ldr	r3, [pc, #572]	; (8006a10 <UART_SetConfig+0x2cc>)
 80067d4:	429a      	cmp	r2, r3
 80067d6:	d005      	beq.n	80067e4 <UART_SetConfig+0xa0>
 80067d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067dc:	681a      	ldr	r2, [r3, #0]
 80067de:	4b8d      	ldr	r3, [pc, #564]	; (8006a14 <UART_SetConfig+0x2d0>)
 80067e0:	429a      	cmp	r2, r3
 80067e2:	d104      	bne.n	80067ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80067e4:	f7fe fc5c 	bl	80050a0 <HAL_RCC_GetPCLK2Freq>
 80067e8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80067ec:	e003      	b.n	80067f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80067ee:	f7fe fc43 	bl	8005078 <HAL_RCC_GetPCLK1Freq>
 80067f2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067fa:	69db      	ldr	r3, [r3, #28]
 80067fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006800:	f040 810c 	bne.w	8006a1c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006804:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006808:	2200      	movs	r2, #0
 800680a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800680e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006812:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006816:	4622      	mov	r2, r4
 8006818:	462b      	mov	r3, r5
 800681a:	1891      	adds	r1, r2, r2
 800681c:	65b9      	str	r1, [r7, #88]	; 0x58
 800681e:	415b      	adcs	r3, r3
 8006820:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006822:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006826:	4621      	mov	r1, r4
 8006828:	eb12 0801 	adds.w	r8, r2, r1
 800682c:	4629      	mov	r1, r5
 800682e:	eb43 0901 	adc.w	r9, r3, r1
 8006832:	f04f 0200 	mov.w	r2, #0
 8006836:	f04f 0300 	mov.w	r3, #0
 800683a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800683e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006842:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006846:	4690      	mov	r8, r2
 8006848:	4699      	mov	r9, r3
 800684a:	4623      	mov	r3, r4
 800684c:	eb18 0303 	adds.w	r3, r8, r3
 8006850:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006854:	462b      	mov	r3, r5
 8006856:	eb49 0303 	adc.w	r3, r9, r3
 800685a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800685e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006862:	685b      	ldr	r3, [r3, #4]
 8006864:	2200      	movs	r2, #0
 8006866:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800686a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800686e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006872:	460b      	mov	r3, r1
 8006874:	18db      	adds	r3, r3, r3
 8006876:	653b      	str	r3, [r7, #80]	; 0x50
 8006878:	4613      	mov	r3, r2
 800687a:	eb42 0303 	adc.w	r3, r2, r3
 800687e:	657b      	str	r3, [r7, #84]	; 0x54
 8006880:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006884:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006888:	f7fa f9fe 	bl	8000c88 <__aeabi_uldivmod>
 800688c:	4602      	mov	r2, r0
 800688e:	460b      	mov	r3, r1
 8006890:	4b61      	ldr	r3, [pc, #388]	; (8006a18 <UART_SetConfig+0x2d4>)
 8006892:	fba3 2302 	umull	r2, r3, r3, r2
 8006896:	095b      	lsrs	r3, r3, #5
 8006898:	011c      	lsls	r4, r3, #4
 800689a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800689e:	2200      	movs	r2, #0
 80068a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80068a4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80068a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80068ac:	4642      	mov	r2, r8
 80068ae:	464b      	mov	r3, r9
 80068b0:	1891      	adds	r1, r2, r2
 80068b2:	64b9      	str	r1, [r7, #72]	; 0x48
 80068b4:	415b      	adcs	r3, r3
 80068b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80068bc:	4641      	mov	r1, r8
 80068be:	eb12 0a01 	adds.w	sl, r2, r1
 80068c2:	4649      	mov	r1, r9
 80068c4:	eb43 0b01 	adc.w	fp, r3, r1
 80068c8:	f04f 0200 	mov.w	r2, #0
 80068cc:	f04f 0300 	mov.w	r3, #0
 80068d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80068d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80068d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80068dc:	4692      	mov	sl, r2
 80068de:	469b      	mov	fp, r3
 80068e0:	4643      	mov	r3, r8
 80068e2:	eb1a 0303 	adds.w	r3, sl, r3
 80068e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80068ea:	464b      	mov	r3, r9
 80068ec:	eb4b 0303 	adc.w	r3, fp, r3
 80068f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80068f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068f8:	685b      	ldr	r3, [r3, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006900:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006904:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006908:	460b      	mov	r3, r1
 800690a:	18db      	adds	r3, r3, r3
 800690c:	643b      	str	r3, [r7, #64]	; 0x40
 800690e:	4613      	mov	r3, r2
 8006910:	eb42 0303 	adc.w	r3, r2, r3
 8006914:	647b      	str	r3, [r7, #68]	; 0x44
 8006916:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800691a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800691e:	f7fa f9b3 	bl	8000c88 <__aeabi_uldivmod>
 8006922:	4602      	mov	r2, r0
 8006924:	460b      	mov	r3, r1
 8006926:	4611      	mov	r1, r2
 8006928:	4b3b      	ldr	r3, [pc, #236]	; (8006a18 <UART_SetConfig+0x2d4>)
 800692a:	fba3 2301 	umull	r2, r3, r3, r1
 800692e:	095b      	lsrs	r3, r3, #5
 8006930:	2264      	movs	r2, #100	; 0x64
 8006932:	fb02 f303 	mul.w	r3, r2, r3
 8006936:	1acb      	subs	r3, r1, r3
 8006938:	00db      	lsls	r3, r3, #3
 800693a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800693e:	4b36      	ldr	r3, [pc, #216]	; (8006a18 <UART_SetConfig+0x2d4>)
 8006940:	fba3 2302 	umull	r2, r3, r3, r2
 8006944:	095b      	lsrs	r3, r3, #5
 8006946:	005b      	lsls	r3, r3, #1
 8006948:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800694c:	441c      	add	r4, r3
 800694e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006952:	2200      	movs	r2, #0
 8006954:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006958:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800695c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006960:	4642      	mov	r2, r8
 8006962:	464b      	mov	r3, r9
 8006964:	1891      	adds	r1, r2, r2
 8006966:	63b9      	str	r1, [r7, #56]	; 0x38
 8006968:	415b      	adcs	r3, r3
 800696a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800696c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006970:	4641      	mov	r1, r8
 8006972:	1851      	adds	r1, r2, r1
 8006974:	6339      	str	r1, [r7, #48]	; 0x30
 8006976:	4649      	mov	r1, r9
 8006978:	414b      	adcs	r3, r1
 800697a:	637b      	str	r3, [r7, #52]	; 0x34
 800697c:	f04f 0200 	mov.w	r2, #0
 8006980:	f04f 0300 	mov.w	r3, #0
 8006984:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006988:	4659      	mov	r1, fp
 800698a:	00cb      	lsls	r3, r1, #3
 800698c:	4651      	mov	r1, sl
 800698e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006992:	4651      	mov	r1, sl
 8006994:	00ca      	lsls	r2, r1, #3
 8006996:	4610      	mov	r0, r2
 8006998:	4619      	mov	r1, r3
 800699a:	4603      	mov	r3, r0
 800699c:	4642      	mov	r2, r8
 800699e:	189b      	adds	r3, r3, r2
 80069a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80069a4:	464b      	mov	r3, r9
 80069a6:	460a      	mov	r2, r1
 80069a8:	eb42 0303 	adc.w	r3, r2, r3
 80069ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80069b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	2200      	movs	r2, #0
 80069b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80069bc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80069c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80069c4:	460b      	mov	r3, r1
 80069c6:	18db      	adds	r3, r3, r3
 80069c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80069ca:	4613      	mov	r3, r2
 80069cc:	eb42 0303 	adc.w	r3, r2, r3
 80069d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80069d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80069d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80069da:	f7fa f955 	bl	8000c88 <__aeabi_uldivmod>
 80069de:	4602      	mov	r2, r0
 80069e0:	460b      	mov	r3, r1
 80069e2:	4b0d      	ldr	r3, [pc, #52]	; (8006a18 <UART_SetConfig+0x2d4>)
 80069e4:	fba3 1302 	umull	r1, r3, r3, r2
 80069e8:	095b      	lsrs	r3, r3, #5
 80069ea:	2164      	movs	r1, #100	; 0x64
 80069ec:	fb01 f303 	mul.w	r3, r1, r3
 80069f0:	1ad3      	subs	r3, r2, r3
 80069f2:	00db      	lsls	r3, r3, #3
 80069f4:	3332      	adds	r3, #50	; 0x32
 80069f6:	4a08      	ldr	r2, [pc, #32]	; (8006a18 <UART_SetConfig+0x2d4>)
 80069f8:	fba2 2303 	umull	r2, r3, r2, r3
 80069fc:	095b      	lsrs	r3, r3, #5
 80069fe:	f003 0207 	and.w	r2, r3, #7
 8006a02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4422      	add	r2, r4
 8006a0a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006a0c:	e105      	b.n	8006c1a <UART_SetConfig+0x4d6>
 8006a0e:	bf00      	nop
 8006a10:	40011000 	.word	0x40011000
 8006a14:	40011400 	.word	0x40011400
 8006a18:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006a1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a20:	2200      	movs	r2, #0
 8006a22:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006a26:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006a2a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006a2e:	4642      	mov	r2, r8
 8006a30:	464b      	mov	r3, r9
 8006a32:	1891      	adds	r1, r2, r2
 8006a34:	6239      	str	r1, [r7, #32]
 8006a36:	415b      	adcs	r3, r3
 8006a38:	627b      	str	r3, [r7, #36]	; 0x24
 8006a3a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006a3e:	4641      	mov	r1, r8
 8006a40:	1854      	adds	r4, r2, r1
 8006a42:	4649      	mov	r1, r9
 8006a44:	eb43 0501 	adc.w	r5, r3, r1
 8006a48:	f04f 0200 	mov.w	r2, #0
 8006a4c:	f04f 0300 	mov.w	r3, #0
 8006a50:	00eb      	lsls	r3, r5, #3
 8006a52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a56:	00e2      	lsls	r2, r4, #3
 8006a58:	4614      	mov	r4, r2
 8006a5a:	461d      	mov	r5, r3
 8006a5c:	4643      	mov	r3, r8
 8006a5e:	18e3      	adds	r3, r4, r3
 8006a60:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006a64:	464b      	mov	r3, r9
 8006a66:	eb45 0303 	adc.w	r3, r5, r3
 8006a6a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006a6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006a7a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006a7e:	f04f 0200 	mov.w	r2, #0
 8006a82:	f04f 0300 	mov.w	r3, #0
 8006a86:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006a8a:	4629      	mov	r1, r5
 8006a8c:	008b      	lsls	r3, r1, #2
 8006a8e:	4621      	mov	r1, r4
 8006a90:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a94:	4621      	mov	r1, r4
 8006a96:	008a      	lsls	r2, r1, #2
 8006a98:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006a9c:	f7fa f8f4 	bl	8000c88 <__aeabi_uldivmod>
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	460b      	mov	r3, r1
 8006aa4:	4b60      	ldr	r3, [pc, #384]	; (8006c28 <UART_SetConfig+0x4e4>)
 8006aa6:	fba3 2302 	umull	r2, r3, r3, r2
 8006aaa:	095b      	lsrs	r3, r3, #5
 8006aac:	011c      	lsls	r4, r3, #4
 8006aae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006ab8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006abc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006ac0:	4642      	mov	r2, r8
 8006ac2:	464b      	mov	r3, r9
 8006ac4:	1891      	adds	r1, r2, r2
 8006ac6:	61b9      	str	r1, [r7, #24]
 8006ac8:	415b      	adcs	r3, r3
 8006aca:	61fb      	str	r3, [r7, #28]
 8006acc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ad0:	4641      	mov	r1, r8
 8006ad2:	1851      	adds	r1, r2, r1
 8006ad4:	6139      	str	r1, [r7, #16]
 8006ad6:	4649      	mov	r1, r9
 8006ad8:	414b      	adcs	r3, r1
 8006ada:	617b      	str	r3, [r7, #20]
 8006adc:	f04f 0200 	mov.w	r2, #0
 8006ae0:	f04f 0300 	mov.w	r3, #0
 8006ae4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006ae8:	4659      	mov	r1, fp
 8006aea:	00cb      	lsls	r3, r1, #3
 8006aec:	4651      	mov	r1, sl
 8006aee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006af2:	4651      	mov	r1, sl
 8006af4:	00ca      	lsls	r2, r1, #3
 8006af6:	4610      	mov	r0, r2
 8006af8:	4619      	mov	r1, r3
 8006afa:	4603      	mov	r3, r0
 8006afc:	4642      	mov	r2, r8
 8006afe:	189b      	adds	r3, r3, r2
 8006b00:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006b04:	464b      	mov	r3, r9
 8006b06:	460a      	mov	r2, r1
 8006b08:	eb42 0303 	adc.w	r3, r2, r3
 8006b0c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	2200      	movs	r2, #0
 8006b18:	67bb      	str	r3, [r7, #120]	; 0x78
 8006b1a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006b1c:	f04f 0200 	mov.w	r2, #0
 8006b20:	f04f 0300 	mov.w	r3, #0
 8006b24:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006b28:	4649      	mov	r1, r9
 8006b2a:	008b      	lsls	r3, r1, #2
 8006b2c:	4641      	mov	r1, r8
 8006b2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b32:	4641      	mov	r1, r8
 8006b34:	008a      	lsls	r2, r1, #2
 8006b36:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006b3a:	f7fa f8a5 	bl	8000c88 <__aeabi_uldivmod>
 8006b3e:	4602      	mov	r2, r0
 8006b40:	460b      	mov	r3, r1
 8006b42:	4b39      	ldr	r3, [pc, #228]	; (8006c28 <UART_SetConfig+0x4e4>)
 8006b44:	fba3 1302 	umull	r1, r3, r3, r2
 8006b48:	095b      	lsrs	r3, r3, #5
 8006b4a:	2164      	movs	r1, #100	; 0x64
 8006b4c:	fb01 f303 	mul.w	r3, r1, r3
 8006b50:	1ad3      	subs	r3, r2, r3
 8006b52:	011b      	lsls	r3, r3, #4
 8006b54:	3332      	adds	r3, #50	; 0x32
 8006b56:	4a34      	ldr	r2, [pc, #208]	; (8006c28 <UART_SetConfig+0x4e4>)
 8006b58:	fba2 2303 	umull	r2, r3, r2, r3
 8006b5c:	095b      	lsrs	r3, r3, #5
 8006b5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006b62:	441c      	add	r4, r3
 8006b64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b68:	2200      	movs	r2, #0
 8006b6a:	673b      	str	r3, [r7, #112]	; 0x70
 8006b6c:	677a      	str	r2, [r7, #116]	; 0x74
 8006b6e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006b72:	4642      	mov	r2, r8
 8006b74:	464b      	mov	r3, r9
 8006b76:	1891      	adds	r1, r2, r2
 8006b78:	60b9      	str	r1, [r7, #8]
 8006b7a:	415b      	adcs	r3, r3
 8006b7c:	60fb      	str	r3, [r7, #12]
 8006b7e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b82:	4641      	mov	r1, r8
 8006b84:	1851      	adds	r1, r2, r1
 8006b86:	6039      	str	r1, [r7, #0]
 8006b88:	4649      	mov	r1, r9
 8006b8a:	414b      	adcs	r3, r1
 8006b8c:	607b      	str	r3, [r7, #4]
 8006b8e:	f04f 0200 	mov.w	r2, #0
 8006b92:	f04f 0300 	mov.w	r3, #0
 8006b96:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006b9a:	4659      	mov	r1, fp
 8006b9c:	00cb      	lsls	r3, r1, #3
 8006b9e:	4651      	mov	r1, sl
 8006ba0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ba4:	4651      	mov	r1, sl
 8006ba6:	00ca      	lsls	r2, r1, #3
 8006ba8:	4610      	mov	r0, r2
 8006baa:	4619      	mov	r1, r3
 8006bac:	4603      	mov	r3, r0
 8006bae:	4642      	mov	r2, r8
 8006bb0:	189b      	adds	r3, r3, r2
 8006bb2:	66bb      	str	r3, [r7, #104]	; 0x68
 8006bb4:	464b      	mov	r3, r9
 8006bb6:	460a      	mov	r2, r1
 8006bb8:	eb42 0303 	adc.w	r3, r2, r3
 8006bbc:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	663b      	str	r3, [r7, #96]	; 0x60
 8006bc8:	667a      	str	r2, [r7, #100]	; 0x64
 8006bca:	f04f 0200 	mov.w	r2, #0
 8006bce:	f04f 0300 	mov.w	r3, #0
 8006bd2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006bd6:	4649      	mov	r1, r9
 8006bd8:	008b      	lsls	r3, r1, #2
 8006bda:	4641      	mov	r1, r8
 8006bdc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006be0:	4641      	mov	r1, r8
 8006be2:	008a      	lsls	r2, r1, #2
 8006be4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006be8:	f7fa f84e 	bl	8000c88 <__aeabi_uldivmod>
 8006bec:	4602      	mov	r2, r0
 8006bee:	460b      	mov	r3, r1
 8006bf0:	4b0d      	ldr	r3, [pc, #52]	; (8006c28 <UART_SetConfig+0x4e4>)
 8006bf2:	fba3 1302 	umull	r1, r3, r3, r2
 8006bf6:	095b      	lsrs	r3, r3, #5
 8006bf8:	2164      	movs	r1, #100	; 0x64
 8006bfa:	fb01 f303 	mul.w	r3, r1, r3
 8006bfe:	1ad3      	subs	r3, r2, r3
 8006c00:	011b      	lsls	r3, r3, #4
 8006c02:	3332      	adds	r3, #50	; 0x32
 8006c04:	4a08      	ldr	r2, [pc, #32]	; (8006c28 <UART_SetConfig+0x4e4>)
 8006c06:	fba2 2303 	umull	r2, r3, r2, r3
 8006c0a:	095b      	lsrs	r3, r3, #5
 8006c0c:	f003 020f 	and.w	r2, r3, #15
 8006c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4422      	add	r2, r4
 8006c18:	609a      	str	r2, [r3, #8]
}
 8006c1a:	bf00      	nop
 8006c1c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006c20:	46bd      	mov	sp, r7
 8006c22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c26:	bf00      	nop
 8006c28:	51eb851f 	.word	0x51eb851f

08006c2c <__errno>:
 8006c2c:	4b01      	ldr	r3, [pc, #4]	; (8006c34 <__errno+0x8>)
 8006c2e:	6818      	ldr	r0, [r3, #0]
 8006c30:	4770      	bx	lr
 8006c32:	bf00      	nop
 8006c34:	200032b8 	.word	0x200032b8

08006c38 <__libc_init_array>:
 8006c38:	b570      	push	{r4, r5, r6, lr}
 8006c3a:	4d0d      	ldr	r5, [pc, #52]	; (8006c70 <__libc_init_array+0x38>)
 8006c3c:	4c0d      	ldr	r4, [pc, #52]	; (8006c74 <__libc_init_array+0x3c>)
 8006c3e:	1b64      	subs	r4, r4, r5
 8006c40:	10a4      	asrs	r4, r4, #2
 8006c42:	2600      	movs	r6, #0
 8006c44:	42a6      	cmp	r6, r4
 8006c46:	d109      	bne.n	8006c5c <__libc_init_array+0x24>
 8006c48:	4d0b      	ldr	r5, [pc, #44]	; (8006c78 <__libc_init_array+0x40>)
 8006c4a:	4c0c      	ldr	r4, [pc, #48]	; (8006c7c <__libc_init_array+0x44>)
 8006c4c:	f002 ff1c 	bl	8009a88 <_init>
 8006c50:	1b64      	subs	r4, r4, r5
 8006c52:	10a4      	asrs	r4, r4, #2
 8006c54:	2600      	movs	r6, #0
 8006c56:	42a6      	cmp	r6, r4
 8006c58:	d105      	bne.n	8006c66 <__libc_init_array+0x2e>
 8006c5a:	bd70      	pop	{r4, r5, r6, pc}
 8006c5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c60:	4798      	blx	r3
 8006c62:	3601      	adds	r6, #1
 8006c64:	e7ee      	b.n	8006c44 <__libc_init_array+0xc>
 8006c66:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c6a:	4798      	blx	r3
 8006c6c:	3601      	adds	r6, #1
 8006c6e:	e7f2      	b.n	8006c56 <__libc_init_array+0x1e>
 8006c70:	0800a0f4 	.word	0x0800a0f4
 8006c74:	0800a0f4 	.word	0x0800a0f4
 8006c78:	0800a0f4 	.word	0x0800a0f4
 8006c7c:	0800a0f8 	.word	0x0800a0f8

08006c80 <malloc>:
 8006c80:	4b02      	ldr	r3, [pc, #8]	; (8006c8c <malloc+0xc>)
 8006c82:	4601      	mov	r1, r0
 8006c84:	6818      	ldr	r0, [r3, #0]
 8006c86:	f000 b87f 	b.w	8006d88 <_malloc_r>
 8006c8a:	bf00      	nop
 8006c8c:	200032b8 	.word	0x200032b8

08006c90 <free>:
 8006c90:	4b02      	ldr	r3, [pc, #8]	; (8006c9c <free+0xc>)
 8006c92:	4601      	mov	r1, r0
 8006c94:	6818      	ldr	r0, [r3, #0]
 8006c96:	f000 b80b 	b.w	8006cb0 <_free_r>
 8006c9a:	bf00      	nop
 8006c9c:	200032b8 	.word	0x200032b8

08006ca0 <memset>:
 8006ca0:	4402      	add	r2, r0
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d100      	bne.n	8006caa <memset+0xa>
 8006ca8:	4770      	bx	lr
 8006caa:	f803 1b01 	strb.w	r1, [r3], #1
 8006cae:	e7f9      	b.n	8006ca4 <memset+0x4>

08006cb0 <_free_r>:
 8006cb0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006cb2:	2900      	cmp	r1, #0
 8006cb4:	d044      	beq.n	8006d40 <_free_r+0x90>
 8006cb6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006cba:	9001      	str	r0, [sp, #4]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	f1a1 0404 	sub.w	r4, r1, #4
 8006cc2:	bfb8      	it	lt
 8006cc4:	18e4      	addlt	r4, r4, r3
 8006cc6:	f001 fc0b 	bl	80084e0 <__malloc_lock>
 8006cca:	4a1e      	ldr	r2, [pc, #120]	; (8006d44 <_free_r+0x94>)
 8006ccc:	9801      	ldr	r0, [sp, #4]
 8006cce:	6813      	ldr	r3, [r2, #0]
 8006cd0:	b933      	cbnz	r3, 8006ce0 <_free_r+0x30>
 8006cd2:	6063      	str	r3, [r4, #4]
 8006cd4:	6014      	str	r4, [r2, #0]
 8006cd6:	b003      	add	sp, #12
 8006cd8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006cdc:	f001 bc06 	b.w	80084ec <__malloc_unlock>
 8006ce0:	42a3      	cmp	r3, r4
 8006ce2:	d908      	bls.n	8006cf6 <_free_r+0x46>
 8006ce4:	6825      	ldr	r5, [r4, #0]
 8006ce6:	1961      	adds	r1, r4, r5
 8006ce8:	428b      	cmp	r3, r1
 8006cea:	bf01      	itttt	eq
 8006cec:	6819      	ldreq	r1, [r3, #0]
 8006cee:	685b      	ldreq	r3, [r3, #4]
 8006cf0:	1949      	addeq	r1, r1, r5
 8006cf2:	6021      	streq	r1, [r4, #0]
 8006cf4:	e7ed      	b.n	8006cd2 <_free_r+0x22>
 8006cf6:	461a      	mov	r2, r3
 8006cf8:	685b      	ldr	r3, [r3, #4]
 8006cfa:	b10b      	cbz	r3, 8006d00 <_free_r+0x50>
 8006cfc:	42a3      	cmp	r3, r4
 8006cfe:	d9fa      	bls.n	8006cf6 <_free_r+0x46>
 8006d00:	6811      	ldr	r1, [r2, #0]
 8006d02:	1855      	adds	r5, r2, r1
 8006d04:	42a5      	cmp	r5, r4
 8006d06:	d10b      	bne.n	8006d20 <_free_r+0x70>
 8006d08:	6824      	ldr	r4, [r4, #0]
 8006d0a:	4421      	add	r1, r4
 8006d0c:	1854      	adds	r4, r2, r1
 8006d0e:	42a3      	cmp	r3, r4
 8006d10:	6011      	str	r1, [r2, #0]
 8006d12:	d1e0      	bne.n	8006cd6 <_free_r+0x26>
 8006d14:	681c      	ldr	r4, [r3, #0]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	6053      	str	r3, [r2, #4]
 8006d1a:	4421      	add	r1, r4
 8006d1c:	6011      	str	r1, [r2, #0]
 8006d1e:	e7da      	b.n	8006cd6 <_free_r+0x26>
 8006d20:	d902      	bls.n	8006d28 <_free_r+0x78>
 8006d22:	230c      	movs	r3, #12
 8006d24:	6003      	str	r3, [r0, #0]
 8006d26:	e7d6      	b.n	8006cd6 <_free_r+0x26>
 8006d28:	6825      	ldr	r5, [r4, #0]
 8006d2a:	1961      	adds	r1, r4, r5
 8006d2c:	428b      	cmp	r3, r1
 8006d2e:	bf04      	itt	eq
 8006d30:	6819      	ldreq	r1, [r3, #0]
 8006d32:	685b      	ldreq	r3, [r3, #4]
 8006d34:	6063      	str	r3, [r4, #4]
 8006d36:	bf04      	itt	eq
 8006d38:	1949      	addeq	r1, r1, r5
 8006d3a:	6021      	streq	r1, [r4, #0]
 8006d3c:	6054      	str	r4, [r2, #4]
 8006d3e:	e7ca      	b.n	8006cd6 <_free_r+0x26>
 8006d40:	b003      	add	sp, #12
 8006d42:	bd30      	pop	{r4, r5, pc}
 8006d44:	20003820 	.word	0x20003820

08006d48 <sbrk_aligned>:
 8006d48:	b570      	push	{r4, r5, r6, lr}
 8006d4a:	4e0e      	ldr	r6, [pc, #56]	; (8006d84 <sbrk_aligned+0x3c>)
 8006d4c:	460c      	mov	r4, r1
 8006d4e:	6831      	ldr	r1, [r6, #0]
 8006d50:	4605      	mov	r5, r0
 8006d52:	b911      	cbnz	r1, 8006d5a <sbrk_aligned+0x12>
 8006d54:	f000 fcf6 	bl	8007744 <_sbrk_r>
 8006d58:	6030      	str	r0, [r6, #0]
 8006d5a:	4621      	mov	r1, r4
 8006d5c:	4628      	mov	r0, r5
 8006d5e:	f000 fcf1 	bl	8007744 <_sbrk_r>
 8006d62:	1c43      	adds	r3, r0, #1
 8006d64:	d00a      	beq.n	8006d7c <sbrk_aligned+0x34>
 8006d66:	1cc4      	adds	r4, r0, #3
 8006d68:	f024 0403 	bic.w	r4, r4, #3
 8006d6c:	42a0      	cmp	r0, r4
 8006d6e:	d007      	beq.n	8006d80 <sbrk_aligned+0x38>
 8006d70:	1a21      	subs	r1, r4, r0
 8006d72:	4628      	mov	r0, r5
 8006d74:	f000 fce6 	bl	8007744 <_sbrk_r>
 8006d78:	3001      	adds	r0, #1
 8006d7a:	d101      	bne.n	8006d80 <sbrk_aligned+0x38>
 8006d7c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006d80:	4620      	mov	r0, r4
 8006d82:	bd70      	pop	{r4, r5, r6, pc}
 8006d84:	20003824 	.word	0x20003824

08006d88 <_malloc_r>:
 8006d88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d8c:	1ccd      	adds	r5, r1, #3
 8006d8e:	f025 0503 	bic.w	r5, r5, #3
 8006d92:	3508      	adds	r5, #8
 8006d94:	2d0c      	cmp	r5, #12
 8006d96:	bf38      	it	cc
 8006d98:	250c      	movcc	r5, #12
 8006d9a:	2d00      	cmp	r5, #0
 8006d9c:	4607      	mov	r7, r0
 8006d9e:	db01      	blt.n	8006da4 <_malloc_r+0x1c>
 8006da0:	42a9      	cmp	r1, r5
 8006da2:	d905      	bls.n	8006db0 <_malloc_r+0x28>
 8006da4:	230c      	movs	r3, #12
 8006da6:	603b      	str	r3, [r7, #0]
 8006da8:	2600      	movs	r6, #0
 8006daa:	4630      	mov	r0, r6
 8006dac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006db0:	4e2e      	ldr	r6, [pc, #184]	; (8006e6c <_malloc_r+0xe4>)
 8006db2:	f001 fb95 	bl	80084e0 <__malloc_lock>
 8006db6:	6833      	ldr	r3, [r6, #0]
 8006db8:	461c      	mov	r4, r3
 8006dba:	bb34      	cbnz	r4, 8006e0a <_malloc_r+0x82>
 8006dbc:	4629      	mov	r1, r5
 8006dbe:	4638      	mov	r0, r7
 8006dc0:	f7ff ffc2 	bl	8006d48 <sbrk_aligned>
 8006dc4:	1c43      	adds	r3, r0, #1
 8006dc6:	4604      	mov	r4, r0
 8006dc8:	d14d      	bne.n	8006e66 <_malloc_r+0xde>
 8006dca:	6834      	ldr	r4, [r6, #0]
 8006dcc:	4626      	mov	r6, r4
 8006dce:	2e00      	cmp	r6, #0
 8006dd0:	d140      	bne.n	8006e54 <_malloc_r+0xcc>
 8006dd2:	6823      	ldr	r3, [r4, #0]
 8006dd4:	4631      	mov	r1, r6
 8006dd6:	4638      	mov	r0, r7
 8006dd8:	eb04 0803 	add.w	r8, r4, r3
 8006ddc:	f000 fcb2 	bl	8007744 <_sbrk_r>
 8006de0:	4580      	cmp	r8, r0
 8006de2:	d13a      	bne.n	8006e5a <_malloc_r+0xd2>
 8006de4:	6821      	ldr	r1, [r4, #0]
 8006de6:	3503      	adds	r5, #3
 8006de8:	1a6d      	subs	r5, r5, r1
 8006dea:	f025 0503 	bic.w	r5, r5, #3
 8006dee:	3508      	adds	r5, #8
 8006df0:	2d0c      	cmp	r5, #12
 8006df2:	bf38      	it	cc
 8006df4:	250c      	movcc	r5, #12
 8006df6:	4629      	mov	r1, r5
 8006df8:	4638      	mov	r0, r7
 8006dfa:	f7ff ffa5 	bl	8006d48 <sbrk_aligned>
 8006dfe:	3001      	adds	r0, #1
 8006e00:	d02b      	beq.n	8006e5a <_malloc_r+0xd2>
 8006e02:	6823      	ldr	r3, [r4, #0]
 8006e04:	442b      	add	r3, r5
 8006e06:	6023      	str	r3, [r4, #0]
 8006e08:	e00e      	b.n	8006e28 <_malloc_r+0xa0>
 8006e0a:	6822      	ldr	r2, [r4, #0]
 8006e0c:	1b52      	subs	r2, r2, r5
 8006e0e:	d41e      	bmi.n	8006e4e <_malloc_r+0xc6>
 8006e10:	2a0b      	cmp	r2, #11
 8006e12:	d916      	bls.n	8006e42 <_malloc_r+0xba>
 8006e14:	1961      	adds	r1, r4, r5
 8006e16:	42a3      	cmp	r3, r4
 8006e18:	6025      	str	r5, [r4, #0]
 8006e1a:	bf18      	it	ne
 8006e1c:	6059      	strne	r1, [r3, #4]
 8006e1e:	6863      	ldr	r3, [r4, #4]
 8006e20:	bf08      	it	eq
 8006e22:	6031      	streq	r1, [r6, #0]
 8006e24:	5162      	str	r2, [r4, r5]
 8006e26:	604b      	str	r3, [r1, #4]
 8006e28:	4638      	mov	r0, r7
 8006e2a:	f104 060b 	add.w	r6, r4, #11
 8006e2e:	f001 fb5d 	bl	80084ec <__malloc_unlock>
 8006e32:	f026 0607 	bic.w	r6, r6, #7
 8006e36:	1d23      	adds	r3, r4, #4
 8006e38:	1af2      	subs	r2, r6, r3
 8006e3a:	d0b6      	beq.n	8006daa <_malloc_r+0x22>
 8006e3c:	1b9b      	subs	r3, r3, r6
 8006e3e:	50a3      	str	r3, [r4, r2]
 8006e40:	e7b3      	b.n	8006daa <_malloc_r+0x22>
 8006e42:	6862      	ldr	r2, [r4, #4]
 8006e44:	42a3      	cmp	r3, r4
 8006e46:	bf0c      	ite	eq
 8006e48:	6032      	streq	r2, [r6, #0]
 8006e4a:	605a      	strne	r2, [r3, #4]
 8006e4c:	e7ec      	b.n	8006e28 <_malloc_r+0xa0>
 8006e4e:	4623      	mov	r3, r4
 8006e50:	6864      	ldr	r4, [r4, #4]
 8006e52:	e7b2      	b.n	8006dba <_malloc_r+0x32>
 8006e54:	4634      	mov	r4, r6
 8006e56:	6876      	ldr	r6, [r6, #4]
 8006e58:	e7b9      	b.n	8006dce <_malloc_r+0x46>
 8006e5a:	230c      	movs	r3, #12
 8006e5c:	603b      	str	r3, [r7, #0]
 8006e5e:	4638      	mov	r0, r7
 8006e60:	f001 fb44 	bl	80084ec <__malloc_unlock>
 8006e64:	e7a1      	b.n	8006daa <_malloc_r+0x22>
 8006e66:	6025      	str	r5, [r4, #0]
 8006e68:	e7de      	b.n	8006e28 <_malloc_r+0xa0>
 8006e6a:	bf00      	nop
 8006e6c:	20003820 	.word	0x20003820

08006e70 <__cvt>:
 8006e70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e74:	ec55 4b10 	vmov	r4, r5, d0
 8006e78:	2d00      	cmp	r5, #0
 8006e7a:	460e      	mov	r6, r1
 8006e7c:	4619      	mov	r1, r3
 8006e7e:	462b      	mov	r3, r5
 8006e80:	bfbb      	ittet	lt
 8006e82:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006e86:	461d      	movlt	r5, r3
 8006e88:	2300      	movge	r3, #0
 8006e8a:	232d      	movlt	r3, #45	; 0x2d
 8006e8c:	700b      	strb	r3, [r1, #0]
 8006e8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e90:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006e94:	4691      	mov	r9, r2
 8006e96:	f023 0820 	bic.w	r8, r3, #32
 8006e9a:	bfbc      	itt	lt
 8006e9c:	4622      	movlt	r2, r4
 8006e9e:	4614      	movlt	r4, r2
 8006ea0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006ea4:	d005      	beq.n	8006eb2 <__cvt+0x42>
 8006ea6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006eaa:	d100      	bne.n	8006eae <__cvt+0x3e>
 8006eac:	3601      	adds	r6, #1
 8006eae:	2102      	movs	r1, #2
 8006eb0:	e000      	b.n	8006eb4 <__cvt+0x44>
 8006eb2:	2103      	movs	r1, #3
 8006eb4:	ab03      	add	r3, sp, #12
 8006eb6:	9301      	str	r3, [sp, #4]
 8006eb8:	ab02      	add	r3, sp, #8
 8006eba:	9300      	str	r3, [sp, #0]
 8006ebc:	ec45 4b10 	vmov	d0, r4, r5
 8006ec0:	4653      	mov	r3, sl
 8006ec2:	4632      	mov	r2, r6
 8006ec4:	f000 fd0c 	bl	80078e0 <_dtoa_r>
 8006ec8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006ecc:	4607      	mov	r7, r0
 8006ece:	d102      	bne.n	8006ed6 <__cvt+0x66>
 8006ed0:	f019 0f01 	tst.w	r9, #1
 8006ed4:	d022      	beq.n	8006f1c <__cvt+0xac>
 8006ed6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006eda:	eb07 0906 	add.w	r9, r7, r6
 8006ede:	d110      	bne.n	8006f02 <__cvt+0x92>
 8006ee0:	783b      	ldrb	r3, [r7, #0]
 8006ee2:	2b30      	cmp	r3, #48	; 0x30
 8006ee4:	d10a      	bne.n	8006efc <__cvt+0x8c>
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	2300      	movs	r3, #0
 8006eea:	4620      	mov	r0, r4
 8006eec:	4629      	mov	r1, r5
 8006eee:	f7f9 fe0b 	bl	8000b08 <__aeabi_dcmpeq>
 8006ef2:	b918      	cbnz	r0, 8006efc <__cvt+0x8c>
 8006ef4:	f1c6 0601 	rsb	r6, r6, #1
 8006ef8:	f8ca 6000 	str.w	r6, [sl]
 8006efc:	f8da 3000 	ldr.w	r3, [sl]
 8006f00:	4499      	add	r9, r3
 8006f02:	2200      	movs	r2, #0
 8006f04:	2300      	movs	r3, #0
 8006f06:	4620      	mov	r0, r4
 8006f08:	4629      	mov	r1, r5
 8006f0a:	f7f9 fdfd 	bl	8000b08 <__aeabi_dcmpeq>
 8006f0e:	b108      	cbz	r0, 8006f14 <__cvt+0xa4>
 8006f10:	f8cd 900c 	str.w	r9, [sp, #12]
 8006f14:	2230      	movs	r2, #48	; 0x30
 8006f16:	9b03      	ldr	r3, [sp, #12]
 8006f18:	454b      	cmp	r3, r9
 8006f1a:	d307      	bcc.n	8006f2c <__cvt+0xbc>
 8006f1c:	9b03      	ldr	r3, [sp, #12]
 8006f1e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006f20:	1bdb      	subs	r3, r3, r7
 8006f22:	4638      	mov	r0, r7
 8006f24:	6013      	str	r3, [r2, #0]
 8006f26:	b004      	add	sp, #16
 8006f28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f2c:	1c59      	adds	r1, r3, #1
 8006f2e:	9103      	str	r1, [sp, #12]
 8006f30:	701a      	strb	r2, [r3, #0]
 8006f32:	e7f0      	b.n	8006f16 <__cvt+0xa6>

08006f34 <__exponent>:
 8006f34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f36:	4603      	mov	r3, r0
 8006f38:	2900      	cmp	r1, #0
 8006f3a:	bfb8      	it	lt
 8006f3c:	4249      	neglt	r1, r1
 8006f3e:	f803 2b02 	strb.w	r2, [r3], #2
 8006f42:	bfb4      	ite	lt
 8006f44:	222d      	movlt	r2, #45	; 0x2d
 8006f46:	222b      	movge	r2, #43	; 0x2b
 8006f48:	2909      	cmp	r1, #9
 8006f4a:	7042      	strb	r2, [r0, #1]
 8006f4c:	dd2a      	ble.n	8006fa4 <__exponent+0x70>
 8006f4e:	f10d 0407 	add.w	r4, sp, #7
 8006f52:	46a4      	mov	ip, r4
 8006f54:	270a      	movs	r7, #10
 8006f56:	46a6      	mov	lr, r4
 8006f58:	460a      	mov	r2, r1
 8006f5a:	fb91 f6f7 	sdiv	r6, r1, r7
 8006f5e:	fb07 1516 	mls	r5, r7, r6, r1
 8006f62:	3530      	adds	r5, #48	; 0x30
 8006f64:	2a63      	cmp	r2, #99	; 0x63
 8006f66:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8006f6a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006f6e:	4631      	mov	r1, r6
 8006f70:	dcf1      	bgt.n	8006f56 <__exponent+0x22>
 8006f72:	3130      	adds	r1, #48	; 0x30
 8006f74:	f1ae 0502 	sub.w	r5, lr, #2
 8006f78:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006f7c:	1c44      	adds	r4, r0, #1
 8006f7e:	4629      	mov	r1, r5
 8006f80:	4561      	cmp	r1, ip
 8006f82:	d30a      	bcc.n	8006f9a <__exponent+0x66>
 8006f84:	f10d 0209 	add.w	r2, sp, #9
 8006f88:	eba2 020e 	sub.w	r2, r2, lr
 8006f8c:	4565      	cmp	r5, ip
 8006f8e:	bf88      	it	hi
 8006f90:	2200      	movhi	r2, #0
 8006f92:	4413      	add	r3, r2
 8006f94:	1a18      	subs	r0, r3, r0
 8006f96:	b003      	add	sp, #12
 8006f98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f9e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006fa2:	e7ed      	b.n	8006f80 <__exponent+0x4c>
 8006fa4:	2330      	movs	r3, #48	; 0x30
 8006fa6:	3130      	adds	r1, #48	; 0x30
 8006fa8:	7083      	strb	r3, [r0, #2]
 8006faa:	70c1      	strb	r1, [r0, #3]
 8006fac:	1d03      	adds	r3, r0, #4
 8006fae:	e7f1      	b.n	8006f94 <__exponent+0x60>

08006fb0 <_printf_float>:
 8006fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fb4:	ed2d 8b02 	vpush	{d8}
 8006fb8:	b08d      	sub	sp, #52	; 0x34
 8006fba:	460c      	mov	r4, r1
 8006fbc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006fc0:	4616      	mov	r6, r2
 8006fc2:	461f      	mov	r7, r3
 8006fc4:	4605      	mov	r5, r0
 8006fc6:	f001 fa79 	bl	80084bc <_localeconv_r>
 8006fca:	f8d0 a000 	ldr.w	sl, [r0]
 8006fce:	4650      	mov	r0, sl
 8006fd0:	f7f9 f91e 	bl	8000210 <strlen>
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	930a      	str	r3, [sp, #40]	; 0x28
 8006fd8:	6823      	ldr	r3, [r4, #0]
 8006fda:	9305      	str	r3, [sp, #20]
 8006fdc:	f8d8 3000 	ldr.w	r3, [r8]
 8006fe0:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006fe4:	3307      	adds	r3, #7
 8006fe6:	f023 0307 	bic.w	r3, r3, #7
 8006fea:	f103 0208 	add.w	r2, r3, #8
 8006fee:	f8c8 2000 	str.w	r2, [r8]
 8006ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006ffa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006ffe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007002:	9307      	str	r3, [sp, #28]
 8007004:	f8cd 8018 	str.w	r8, [sp, #24]
 8007008:	ee08 0a10 	vmov	s16, r0
 800700c:	4b9f      	ldr	r3, [pc, #636]	; (800728c <_printf_float+0x2dc>)
 800700e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007012:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007016:	f7f9 fda9 	bl	8000b6c <__aeabi_dcmpun>
 800701a:	bb88      	cbnz	r0, 8007080 <_printf_float+0xd0>
 800701c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007020:	4b9a      	ldr	r3, [pc, #616]	; (800728c <_printf_float+0x2dc>)
 8007022:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007026:	f7f9 fd83 	bl	8000b30 <__aeabi_dcmple>
 800702a:	bb48      	cbnz	r0, 8007080 <_printf_float+0xd0>
 800702c:	2200      	movs	r2, #0
 800702e:	2300      	movs	r3, #0
 8007030:	4640      	mov	r0, r8
 8007032:	4649      	mov	r1, r9
 8007034:	f7f9 fd72 	bl	8000b1c <__aeabi_dcmplt>
 8007038:	b110      	cbz	r0, 8007040 <_printf_float+0x90>
 800703a:	232d      	movs	r3, #45	; 0x2d
 800703c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007040:	4b93      	ldr	r3, [pc, #588]	; (8007290 <_printf_float+0x2e0>)
 8007042:	4894      	ldr	r0, [pc, #592]	; (8007294 <_printf_float+0x2e4>)
 8007044:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007048:	bf94      	ite	ls
 800704a:	4698      	movls	r8, r3
 800704c:	4680      	movhi	r8, r0
 800704e:	2303      	movs	r3, #3
 8007050:	6123      	str	r3, [r4, #16]
 8007052:	9b05      	ldr	r3, [sp, #20]
 8007054:	f023 0204 	bic.w	r2, r3, #4
 8007058:	6022      	str	r2, [r4, #0]
 800705a:	f04f 0900 	mov.w	r9, #0
 800705e:	9700      	str	r7, [sp, #0]
 8007060:	4633      	mov	r3, r6
 8007062:	aa0b      	add	r2, sp, #44	; 0x2c
 8007064:	4621      	mov	r1, r4
 8007066:	4628      	mov	r0, r5
 8007068:	f000 f9d8 	bl	800741c <_printf_common>
 800706c:	3001      	adds	r0, #1
 800706e:	f040 8090 	bne.w	8007192 <_printf_float+0x1e2>
 8007072:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007076:	b00d      	add	sp, #52	; 0x34
 8007078:	ecbd 8b02 	vpop	{d8}
 800707c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007080:	4642      	mov	r2, r8
 8007082:	464b      	mov	r3, r9
 8007084:	4640      	mov	r0, r8
 8007086:	4649      	mov	r1, r9
 8007088:	f7f9 fd70 	bl	8000b6c <__aeabi_dcmpun>
 800708c:	b140      	cbz	r0, 80070a0 <_printf_float+0xf0>
 800708e:	464b      	mov	r3, r9
 8007090:	2b00      	cmp	r3, #0
 8007092:	bfbc      	itt	lt
 8007094:	232d      	movlt	r3, #45	; 0x2d
 8007096:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800709a:	487f      	ldr	r0, [pc, #508]	; (8007298 <_printf_float+0x2e8>)
 800709c:	4b7f      	ldr	r3, [pc, #508]	; (800729c <_printf_float+0x2ec>)
 800709e:	e7d1      	b.n	8007044 <_printf_float+0x94>
 80070a0:	6863      	ldr	r3, [r4, #4]
 80070a2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80070a6:	9206      	str	r2, [sp, #24]
 80070a8:	1c5a      	adds	r2, r3, #1
 80070aa:	d13f      	bne.n	800712c <_printf_float+0x17c>
 80070ac:	2306      	movs	r3, #6
 80070ae:	6063      	str	r3, [r4, #4]
 80070b0:	9b05      	ldr	r3, [sp, #20]
 80070b2:	6861      	ldr	r1, [r4, #4]
 80070b4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80070b8:	2300      	movs	r3, #0
 80070ba:	9303      	str	r3, [sp, #12]
 80070bc:	ab0a      	add	r3, sp, #40	; 0x28
 80070be:	e9cd b301 	strd	fp, r3, [sp, #4]
 80070c2:	ab09      	add	r3, sp, #36	; 0x24
 80070c4:	ec49 8b10 	vmov	d0, r8, r9
 80070c8:	9300      	str	r3, [sp, #0]
 80070ca:	6022      	str	r2, [r4, #0]
 80070cc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80070d0:	4628      	mov	r0, r5
 80070d2:	f7ff fecd 	bl	8006e70 <__cvt>
 80070d6:	9b06      	ldr	r3, [sp, #24]
 80070d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80070da:	2b47      	cmp	r3, #71	; 0x47
 80070dc:	4680      	mov	r8, r0
 80070de:	d108      	bne.n	80070f2 <_printf_float+0x142>
 80070e0:	1cc8      	adds	r0, r1, #3
 80070e2:	db02      	blt.n	80070ea <_printf_float+0x13a>
 80070e4:	6863      	ldr	r3, [r4, #4]
 80070e6:	4299      	cmp	r1, r3
 80070e8:	dd41      	ble.n	800716e <_printf_float+0x1be>
 80070ea:	f1ab 0b02 	sub.w	fp, fp, #2
 80070ee:	fa5f fb8b 	uxtb.w	fp, fp
 80070f2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80070f6:	d820      	bhi.n	800713a <_printf_float+0x18a>
 80070f8:	3901      	subs	r1, #1
 80070fa:	465a      	mov	r2, fp
 80070fc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007100:	9109      	str	r1, [sp, #36]	; 0x24
 8007102:	f7ff ff17 	bl	8006f34 <__exponent>
 8007106:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007108:	1813      	adds	r3, r2, r0
 800710a:	2a01      	cmp	r2, #1
 800710c:	4681      	mov	r9, r0
 800710e:	6123      	str	r3, [r4, #16]
 8007110:	dc02      	bgt.n	8007118 <_printf_float+0x168>
 8007112:	6822      	ldr	r2, [r4, #0]
 8007114:	07d2      	lsls	r2, r2, #31
 8007116:	d501      	bpl.n	800711c <_printf_float+0x16c>
 8007118:	3301      	adds	r3, #1
 800711a:	6123      	str	r3, [r4, #16]
 800711c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007120:	2b00      	cmp	r3, #0
 8007122:	d09c      	beq.n	800705e <_printf_float+0xae>
 8007124:	232d      	movs	r3, #45	; 0x2d
 8007126:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800712a:	e798      	b.n	800705e <_printf_float+0xae>
 800712c:	9a06      	ldr	r2, [sp, #24]
 800712e:	2a47      	cmp	r2, #71	; 0x47
 8007130:	d1be      	bne.n	80070b0 <_printf_float+0x100>
 8007132:	2b00      	cmp	r3, #0
 8007134:	d1bc      	bne.n	80070b0 <_printf_float+0x100>
 8007136:	2301      	movs	r3, #1
 8007138:	e7b9      	b.n	80070ae <_printf_float+0xfe>
 800713a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800713e:	d118      	bne.n	8007172 <_printf_float+0x1c2>
 8007140:	2900      	cmp	r1, #0
 8007142:	6863      	ldr	r3, [r4, #4]
 8007144:	dd0b      	ble.n	800715e <_printf_float+0x1ae>
 8007146:	6121      	str	r1, [r4, #16]
 8007148:	b913      	cbnz	r3, 8007150 <_printf_float+0x1a0>
 800714a:	6822      	ldr	r2, [r4, #0]
 800714c:	07d0      	lsls	r0, r2, #31
 800714e:	d502      	bpl.n	8007156 <_printf_float+0x1a6>
 8007150:	3301      	adds	r3, #1
 8007152:	440b      	add	r3, r1
 8007154:	6123      	str	r3, [r4, #16]
 8007156:	65a1      	str	r1, [r4, #88]	; 0x58
 8007158:	f04f 0900 	mov.w	r9, #0
 800715c:	e7de      	b.n	800711c <_printf_float+0x16c>
 800715e:	b913      	cbnz	r3, 8007166 <_printf_float+0x1b6>
 8007160:	6822      	ldr	r2, [r4, #0]
 8007162:	07d2      	lsls	r2, r2, #31
 8007164:	d501      	bpl.n	800716a <_printf_float+0x1ba>
 8007166:	3302      	adds	r3, #2
 8007168:	e7f4      	b.n	8007154 <_printf_float+0x1a4>
 800716a:	2301      	movs	r3, #1
 800716c:	e7f2      	b.n	8007154 <_printf_float+0x1a4>
 800716e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007172:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007174:	4299      	cmp	r1, r3
 8007176:	db05      	blt.n	8007184 <_printf_float+0x1d4>
 8007178:	6823      	ldr	r3, [r4, #0]
 800717a:	6121      	str	r1, [r4, #16]
 800717c:	07d8      	lsls	r0, r3, #31
 800717e:	d5ea      	bpl.n	8007156 <_printf_float+0x1a6>
 8007180:	1c4b      	adds	r3, r1, #1
 8007182:	e7e7      	b.n	8007154 <_printf_float+0x1a4>
 8007184:	2900      	cmp	r1, #0
 8007186:	bfd4      	ite	le
 8007188:	f1c1 0202 	rsble	r2, r1, #2
 800718c:	2201      	movgt	r2, #1
 800718e:	4413      	add	r3, r2
 8007190:	e7e0      	b.n	8007154 <_printf_float+0x1a4>
 8007192:	6823      	ldr	r3, [r4, #0]
 8007194:	055a      	lsls	r2, r3, #21
 8007196:	d407      	bmi.n	80071a8 <_printf_float+0x1f8>
 8007198:	6923      	ldr	r3, [r4, #16]
 800719a:	4642      	mov	r2, r8
 800719c:	4631      	mov	r1, r6
 800719e:	4628      	mov	r0, r5
 80071a0:	47b8      	blx	r7
 80071a2:	3001      	adds	r0, #1
 80071a4:	d12c      	bne.n	8007200 <_printf_float+0x250>
 80071a6:	e764      	b.n	8007072 <_printf_float+0xc2>
 80071a8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80071ac:	f240 80e0 	bls.w	8007370 <_printf_float+0x3c0>
 80071b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80071b4:	2200      	movs	r2, #0
 80071b6:	2300      	movs	r3, #0
 80071b8:	f7f9 fca6 	bl	8000b08 <__aeabi_dcmpeq>
 80071bc:	2800      	cmp	r0, #0
 80071be:	d034      	beq.n	800722a <_printf_float+0x27a>
 80071c0:	4a37      	ldr	r2, [pc, #220]	; (80072a0 <_printf_float+0x2f0>)
 80071c2:	2301      	movs	r3, #1
 80071c4:	4631      	mov	r1, r6
 80071c6:	4628      	mov	r0, r5
 80071c8:	47b8      	blx	r7
 80071ca:	3001      	adds	r0, #1
 80071cc:	f43f af51 	beq.w	8007072 <_printf_float+0xc2>
 80071d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80071d4:	429a      	cmp	r2, r3
 80071d6:	db02      	blt.n	80071de <_printf_float+0x22e>
 80071d8:	6823      	ldr	r3, [r4, #0]
 80071da:	07d8      	lsls	r0, r3, #31
 80071dc:	d510      	bpl.n	8007200 <_printf_float+0x250>
 80071de:	ee18 3a10 	vmov	r3, s16
 80071e2:	4652      	mov	r2, sl
 80071e4:	4631      	mov	r1, r6
 80071e6:	4628      	mov	r0, r5
 80071e8:	47b8      	blx	r7
 80071ea:	3001      	adds	r0, #1
 80071ec:	f43f af41 	beq.w	8007072 <_printf_float+0xc2>
 80071f0:	f04f 0800 	mov.w	r8, #0
 80071f4:	f104 091a 	add.w	r9, r4, #26
 80071f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071fa:	3b01      	subs	r3, #1
 80071fc:	4543      	cmp	r3, r8
 80071fe:	dc09      	bgt.n	8007214 <_printf_float+0x264>
 8007200:	6823      	ldr	r3, [r4, #0]
 8007202:	079b      	lsls	r3, r3, #30
 8007204:	f100 8105 	bmi.w	8007412 <_printf_float+0x462>
 8007208:	68e0      	ldr	r0, [r4, #12]
 800720a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800720c:	4298      	cmp	r0, r3
 800720e:	bfb8      	it	lt
 8007210:	4618      	movlt	r0, r3
 8007212:	e730      	b.n	8007076 <_printf_float+0xc6>
 8007214:	2301      	movs	r3, #1
 8007216:	464a      	mov	r2, r9
 8007218:	4631      	mov	r1, r6
 800721a:	4628      	mov	r0, r5
 800721c:	47b8      	blx	r7
 800721e:	3001      	adds	r0, #1
 8007220:	f43f af27 	beq.w	8007072 <_printf_float+0xc2>
 8007224:	f108 0801 	add.w	r8, r8, #1
 8007228:	e7e6      	b.n	80071f8 <_printf_float+0x248>
 800722a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800722c:	2b00      	cmp	r3, #0
 800722e:	dc39      	bgt.n	80072a4 <_printf_float+0x2f4>
 8007230:	4a1b      	ldr	r2, [pc, #108]	; (80072a0 <_printf_float+0x2f0>)
 8007232:	2301      	movs	r3, #1
 8007234:	4631      	mov	r1, r6
 8007236:	4628      	mov	r0, r5
 8007238:	47b8      	blx	r7
 800723a:	3001      	adds	r0, #1
 800723c:	f43f af19 	beq.w	8007072 <_printf_float+0xc2>
 8007240:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007244:	4313      	orrs	r3, r2
 8007246:	d102      	bne.n	800724e <_printf_float+0x29e>
 8007248:	6823      	ldr	r3, [r4, #0]
 800724a:	07d9      	lsls	r1, r3, #31
 800724c:	d5d8      	bpl.n	8007200 <_printf_float+0x250>
 800724e:	ee18 3a10 	vmov	r3, s16
 8007252:	4652      	mov	r2, sl
 8007254:	4631      	mov	r1, r6
 8007256:	4628      	mov	r0, r5
 8007258:	47b8      	blx	r7
 800725a:	3001      	adds	r0, #1
 800725c:	f43f af09 	beq.w	8007072 <_printf_float+0xc2>
 8007260:	f04f 0900 	mov.w	r9, #0
 8007264:	f104 0a1a 	add.w	sl, r4, #26
 8007268:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800726a:	425b      	negs	r3, r3
 800726c:	454b      	cmp	r3, r9
 800726e:	dc01      	bgt.n	8007274 <_printf_float+0x2c4>
 8007270:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007272:	e792      	b.n	800719a <_printf_float+0x1ea>
 8007274:	2301      	movs	r3, #1
 8007276:	4652      	mov	r2, sl
 8007278:	4631      	mov	r1, r6
 800727a:	4628      	mov	r0, r5
 800727c:	47b8      	blx	r7
 800727e:	3001      	adds	r0, #1
 8007280:	f43f aef7 	beq.w	8007072 <_printf_float+0xc2>
 8007284:	f109 0901 	add.w	r9, r9, #1
 8007288:	e7ee      	b.n	8007268 <_printf_float+0x2b8>
 800728a:	bf00      	nop
 800728c:	7fefffff 	.word	0x7fefffff
 8007290:	08009d14 	.word	0x08009d14
 8007294:	08009d18 	.word	0x08009d18
 8007298:	08009d20 	.word	0x08009d20
 800729c:	08009d1c 	.word	0x08009d1c
 80072a0:	08009d24 	.word	0x08009d24
 80072a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80072a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80072a8:	429a      	cmp	r2, r3
 80072aa:	bfa8      	it	ge
 80072ac:	461a      	movge	r2, r3
 80072ae:	2a00      	cmp	r2, #0
 80072b0:	4691      	mov	r9, r2
 80072b2:	dc37      	bgt.n	8007324 <_printf_float+0x374>
 80072b4:	f04f 0b00 	mov.w	fp, #0
 80072b8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80072bc:	f104 021a 	add.w	r2, r4, #26
 80072c0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80072c2:	9305      	str	r3, [sp, #20]
 80072c4:	eba3 0309 	sub.w	r3, r3, r9
 80072c8:	455b      	cmp	r3, fp
 80072ca:	dc33      	bgt.n	8007334 <_printf_float+0x384>
 80072cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072d0:	429a      	cmp	r2, r3
 80072d2:	db3b      	blt.n	800734c <_printf_float+0x39c>
 80072d4:	6823      	ldr	r3, [r4, #0]
 80072d6:	07da      	lsls	r2, r3, #31
 80072d8:	d438      	bmi.n	800734c <_printf_float+0x39c>
 80072da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072dc:	9a05      	ldr	r2, [sp, #20]
 80072de:	9909      	ldr	r1, [sp, #36]	; 0x24
 80072e0:	1a9a      	subs	r2, r3, r2
 80072e2:	eba3 0901 	sub.w	r9, r3, r1
 80072e6:	4591      	cmp	r9, r2
 80072e8:	bfa8      	it	ge
 80072ea:	4691      	movge	r9, r2
 80072ec:	f1b9 0f00 	cmp.w	r9, #0
 80072f0:	dc35      	bgt.n	800735e <_printf_float+0x3ae>
 80072f2:	f04f 0800 	mov.w	r8, #0
 80072f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80072fa:	f104 0a1a 	add.w	sl, r4, #26
 80072fe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007302:	1a9b      	subs	r3, r3, r2
 8007304:	eba3 0309 	sub.w	r3, r3, r9
 8007308:	4543      	cmp	r3, r8
 800730a:	f77f af79 	ble.w	8007200 <_printf_float+0x250>
 800730e:	2301      	movs	r3, #1
 8007310:	4652      	mov	r2, sl
 8007312:	4631      	mov	r1, r6
 8007314:	4628      	mov	r0, r5
 8007316:	47b8      	blx	r7
 8007318:	3001      	adds	r0, #1
 800731a:	f43f aeaa 	beq.w	8007072 <_printf_float+0xc2>
 800731e:	f108 0801 	add.w	r8, r8, #1
 8007322:	e7ec      	b.n	80072fe <_printf_float+0x34e>
 8007324:	4613      	mov	r3, r2
 8007326:	4631      	mov	r1, r6
 8007328:	4642      	mov	r2, r8
 800732a:	4628      	mov	r0, r5
 800732c:	47b8      	blx	r7
 800732e:	3001      	adds	r0, #1
 8007330:	d1c0      	bne.n	80072b4 <_printf_float+0x304>
 8007332:	e69e      	b.n	8007072 <_printf_float+0xc2>
 8007334:	2301      	movs	r3, #1
 8007336:	4631      	mov	r1, r6
 8007338:	4628      	mov	r0, r5
 800733a:	9205      	str	r2, [sp, #20]
 800733c:	47b8      	blx	r7
 800733e:	3001      	adds	r0, #1
 8007340:	f43f ae97 	beq.w	8007072 <_printf_float+0xc2>
 8007344:	9a05      	ldr	r2, [sp, #20]
 8007346:	f10b 0b01 	add.w	fp, fp, #1
 800734a:	e7b9      	b.n	80072c0 <_printf_float+0x310>
 800734c:	ee18 3a10 	vmov	r3, s16
 8007350:	4652      	mov	r2, sl
 8007352:	4631      	mov	r1, r6
 8007354:	4628      	mov	r0, r5
 8007356:	47b8      	blx	r7
 8007358:	3001      	adds	r0, #1
 800735a:	d1be      	bne.n	80072da <_printf_float+0x32a>
 800735c:	e689      	b.n	8007072 <_printf_float+0xc2>
 800735e:	9a05      	ldr	r2, [sp, #20]
 8007360:	464b      	mov	r3, r9
 8007362:	4442      	add	r2, r8
 8007364:	4631      	mov	r1, r6
 8007366:	4628      	mov	r0, r5
 8007368:	47b8      	blx	r7
 800736a:	3001      	adds	r0, #1
 800736c:	d1c1      	bne.n	80072f2 <_printf_float+0x342>
 800736e:	e680      	b.n	8007072 <_printf_float+0xc2>
 8007370:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007372:	2a01      	cmp	r2, #1
 8007374:	dc01      	bgt.n	800737a <_printf_float+0x3ca>
 8007376:	07db      	lsls	r3, r3, #31
 8007378:	d538      	bpl.n	80073ec <_printf_float+0x43c>
 800737a:	2301      	movs	r3, #1
 800737c:	4642      	mov	r2, r8
 800737e:	4631      	mov	r1, r6
 8007380:	4628      	mov	r0, r5
 8007382:	47b8      	blx	r7
 8007384:	3001      	adds	r0, #1
 8007386:	f43f ae74 	beq.w	8007072 <_printf_float+0xc2>
 800738a:	ee18 3a10 	vmov	r3, s16
 800738e:	4652      	mov	r2, sl
 8007390:	4631      	mov	r1, r6
 8007392:	4628      	mov	r0, r5
 8007394:	47b8      	blx	r7
 8007396:	3001      	adds	r0, #1
 8007398:	f43f ae6b 	beq.w	8007072 <_printf_float+0xc2>
 800739c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80073a0:	2200      	movs	r2, #0
 80073a2:	2300      	movs	r3, #0
 80073a4:	f7f9 fbb0 	bl	8000b08 <__aeabi_dcmpeq>
 80073a8:	b9d8      	cbnz	r0, 80073e2 <_printf_float+0x432>
 80073aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073ac:	f108 0201 	add.w	r2, r8, #1
 80073b0:	3b01      	subs	r3, #1
 80073b2:	4631      	mov	r1, r6
 80073b4:	4628      	mov	r0, r5
 80073b6:	47b8      	blx	r7
 80073b8:	3001      	adds	r0, #1
 80073ba:	d10e      	bne.n	80073da <_printf_float+0x42a>
 80073bc:	e659      	b.n	8007072 <_printf_float+0xc2>
 80073be:	2301      	movs	r3, #1
 80073c0:	4652      	mov	r2, sl
 80073c2:	4631      	mov	r1, r6
 80073c4:	4628      	mov	r0, r5
 80073c6:	47b8      	blx	r7
 80073c8:	3001      	adds	r0, #1
 80073ca:	f43f ae52 	beq.w	8007072 <_printf_float+0xc2>
 80073ce:	f108 0801 	add.w	r8, r8, #1
 80073d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073d4:	3b01      	subs	r3, #1
 80073d6:	4543      	cmp	r3, r8
 80073d8:	dcf1      	bgt.n	80073be <_printf_float+0x40e>
 80073da:	464b      	mov	r3, r9
 80073dc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80073e0:	e6dc      	b.n	800719c <_printf_float+0x1ec>
 80073e2:	f04f 0800 	mov.w	r8, #0
 80073e6:	f104 0a1a 	add.w	sl, r4, #26
 80073ea:	e7f2      	b.n	80073d2 <_printf_float+0x422>
 80073ec:	2301      	movs	r3, #1
 80073ee:	4642      	mov	r2, r8
 80073f0:	e7df      	b.n	80073b2 <_printf_float+0x402>
 80073f2:	2301      	movs	r3, #1
 80073f4:	464a      	mov	r2, r9
 80073f6:	4631      	mov	r1, r6
 80073f8:	4628      	mov	r0, r5
 80073fa:	47b8      	blx	r7
 80073fc:	3001      	adds	r0, #1
 80073fe:	f43f ae38 	beq.w	8007072 <_printf_float+0xc2>
 8007402:	f108 0801 	add.w	r8, r8, #1
 8007406:	68e3      	ldr	r3, [r4, #12]
 8007408:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800740a:	1a5b      	subs	r3, r3, r1
 800740c:	4543      	cmp	r3, r8
 800740e:	dcf0      	bgt.n	80073f2 <_printf_float+0x442>
 8007410:	e6fa      	b.n	8007208 <_printf_float+0x258>
 8007412:	f04f 0800 	mov.w	r8, #0
 8007416:	f104 0919 	add.w	r9, r4, #25
 800741a:	e7f4      	b.n	8007406 <_printf_float+0x456>

0800741c <_printf_common>:
 800741c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007420:	4616      	mov	r6, r2
 8007422:	4699      	mov	r9, r3
 8007424:	688a      	ldr	r2, [r1, #8]
 8007426:	690b      	ldr	r3, [r1, #16]
 8007428:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800742c:	4293      	cmp	r3, r2
 800742e:	bfb8      	it	lt
 8007430:	4613      	movlt	r3, r2
 8007432:	6033      	str	r3, [r6, #0]
 8007434:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007438:	4607      	mov	r7, r0
 800743a:	460c      	mov	r4, r1
 800743c:	b10a      	cbz	r2, 8007442 <_printf_common+0x26>
 800743e:	3301      	adds	r3, #1
 8007440:	6033      	str	r3, [r6, #0]
 8007442:	6823      	ldr	r3, [r4, #0]
 8007444:	0699      	lsls	r1, r3, #26
 8007446:	bf42      	ittt	mi
 8007448:	6833      	ldrmi	r3, [r6, #0]
 800744a:	3302      	addmi	r3, #2
 800744c:	6033      	strmi	r3, [r6, #0]
 800744e:	6825      	ldr	r5, [r4, #0]
 8007450:	f015 0506 	ands.w	r5, r5, #6
 8007454:	d106      	bne.n	8007464 <_printf_common+0x48>
 8007456:	f104 0a19 	add.w	sl, r4, #25
 800745a:	68e3      	ldr	r3, [r4, #12]
 800745c:	6832      	ldr	r2, [r6, #0]
 800745e:	1a9b      	subs	r3, r3, r2
 8007460:	42ab      	cmp	r3, r5
 8007462:	dc26      	bgt.n	80074b2 <_printf_common+0x96>
 8007464:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007468:	1e13      	subs	r3, r2, #0
 800746a:	6822      	ldr	r2, [r4, #0]
 800746c:	bf18      	it	ne
 800746e:	2301      	movne	r3, #1
 8007470:	0692      	lsls	r2, r2, #26
 8007472:	d42b      	bmi.n	80074cc <_printf_common+0xb0>
 8007474:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007478:	4649      	mov	r1, r9
 800747a:	4638      	mov	r0, r7
 800747c:	47c0      	blx	r8
 800747e:	3001      	adds	r0, #1
 8007480:	d01e      	beq.n	80074c0 <_printf_common+0xa4>
 8007482:	6823      	ldr	r3, [r4, #0]
 8007484:	68e5      	ldr	r5, [r4, #12]
 8007486:	6832      	ldr	r2, [r6, #0]
 8007488:	f003 0306 	and.w	r3, r3, #6
 800748c:	2b04      	cmp	r3, #4
 800748e:	bf08      	it	eq
 8007490:	1aad      	subeq	r5, r5, r2
 8007492:	68a3      	ldr	r3, [r4, #8]
 8007494:	6922      	ldr	r2, [r4, #16]
 8007496:	bf0c      	ite	eq
 8007498:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800749c:	2500      	movne	r5, #0
 800749e:	4293      	cmp	r3, r2
 80074a0:	bfc4      	itt	gt
 80074a2:	1a9b      	subgt	r3, r3, r2
 80074a4:	18ed      	addgt	r5, r5, r3
 80074a6:	2600      	movs	r6, #0
 80074a8:	341a      	adds	r4, #26
 80074aa:	42b5      	cmp	r5, r6
 80074ac:	d11a      	bne.n	80074e4 <_printf_common+0xc8>
 80074ae:	2000      	movs	r0, #0
 80074b0:	e008      	b.n	80074c4 <_printf_common+0xa8>
 80074b2:	2301      	movs	r3, #1
 80074b4:	4652      	mov	r2, sl
 80074b6:	4649      	mov	r1, r9
 80074b8:	4638      	mov	r0, r7
 80074ba:	47c0      	blx	r8
 80074bc:	3001      	adds	r0, #1
 80074be:	d103      	bne.n	80074c8 <_printf_common+0xac>
 80074c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80074c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074c8:	3501      	adds	r5, #1
 80074ca:	e7c6      	b.n	800745a <_printf_common+0x3e>
 80074cc:	18e1      	adds	r1, r4, r3
 80074ce:	1c5a      	adds	r2, r3, #1
 80074d0:	2030      	movs	r0, #48	; 0x30
 80074d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80074d6:	4422      	add	r2, r4
 80074d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80074dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80074e0:	3302      	adds	r3, #2
 80074e2:	e7c7      	b.n	8007474 <_printf_common+0x58>
 80074e4:	2301      	movs	r3, #1
 80074e6:	4622      	mov	r2, r4
 80074e8:	4649      	mov	r1, r9
 80074ea:	4638      	mov	r0, r7
 80074ec:	47c0      	blx	r8
 80074ee:	3001      	adds	r0, #1
 80074f0:	d0e6      	beq.n	80074c0 <_printf_common+0xa4>
 80074f2:	3601      	adds	r6, #1
 80074f4:	e7d9      	b.n	80074aa <_printf_common+0x8e>
	...

080074f8 <_printf_i>:
 80074f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074fc:	7e0f      	ldrb	r7, [r1, #24]
 80074fe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007500:	2f78      	cmp	r7, #120	; 0x78
 8007502:	4691      	mov	r9, r2
 8007504:	4680      	mov	r8, r0
 8007506:	460c      	mov	r4, r1
 8007508:	469a      	mov	sl, r3
 800750a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800750e:	d807      	bhi.n	8007520 <_printf_i+0x28>
 8007510:	2f62      	cmp	r7, #98	; 0x62
 8007512:	d80a      	bhi.n	800752a <_printf_i+0x32>
 8007514:	2f00      	cmp	r7, #0
 8007516:	f000 80d8 	beq.w	80076ca <_printf_i+0x1d2>
 800751a:	2f58      	cmp	r7, #88	; 0x58
 800751c:	f000 80a3 	beq.w	8007666 <_printf_i+0x16e>
 8007520:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007524:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007528:	e03a      	b.n	80075a0 <_printf_i+0xa8>
 800752a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800752e:	2b15      	cmp	r3, #21
 8007530:	d8f6      	bhi.n	8007520 <_printf_i+0x28>
 8007532:	a101      	add	r1, pc, #4	; (adr r1, 8007538 <_printf_i+0x40>)
 8007534:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007538:	08007591 	.word	0x08007591
 800753c:	080075a5 	.word	0x080075a5
 8007540:	08007521 	.word	0x08007521
 8007544:	08007521 	.word	0x08007521
 8007548:	08007521 	.word	0x08007521
 800754c:	08007521 	.word	0x08007521
 8007550:	080075a5 	.word	0x080075a5
 8007554:	08007521 	.word	0x08007521
 8007558:	08007521 	.word	0x08007521
 800755c:	08007521 	.word	0x08007521
 8007560:	08007521 	.word	0x08007521
 8007564:	080076b1 	.word	0x080076b1
 8007568:	080075d5 	.word	0x080075d5
 800756c:	08007693 	.word	0x08007693
 8007570:	08007521 	.word	0x08007521
 8007574:	08007521 	.word	0x08007521
 8007578:	080076d3 	.word	0x080076d3
 800757c:	08007521 	.word	0x08007521
 8007580:	080075d5 	.word	0x080075d5
 8007584:	08007521 	.word	0x08007521
 8007588:	08007521 	.word	0x08007521
 800758c:	0800769b 	.word	0x0800769b
 8007590:	682b      	ldr	r3, [r5, #0]
 8007592:	1d1a      	adds	r2, r3, #4
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	602a      	str	r2, [r5, #0]
 8007598:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800759c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80075a0:	2301      	movs	r3, #1
 80075a2:	e0a3      	b.n	80076ec <_printf_i+0x1f4>
 80075a4:	6820      	ldr	r0, [r4, #0]
 80075a6:	6829      	ldr	r1, [r5, #0]
 80075a8:	0606      	lsls	r6, r0, #24
 80075aa:	f101 0304 	add.w	r3, r1, #4
 80075ae:	d50a      	bpl.n	80075c6 <_printf_i+0xce>
 80075b0:	680e      	ldr	r6, [r1, #0]
 80075b2:	602b      	str	r3, [r5, #0]
 80075b4:	2e00      	cmp	r6, #0
 80075b6:	da03      	bge.n	80075c0 <_printf_i+0xc8>
 80075b8:	232d      	movs	r3, #45	; 0x2d
 80075ba:	4276      	negs	r6, r6
 80075bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80075c0:	485e      	ldr	r0, [pc, #376]	; (800773c <_printf_i+0x244>)
 80075c2:	230a      	movs	r3, #10
 80075c4:	e019      	b.n	80075fa <_printf_i+0x102>
 80075c6:	680e      	ldr	r6, [r1, #0]
 80075c8:	602b      	str	r3, [r5, #0]
 80075ca:	f010 0f40 	tst.w	r0, #64	; 0x40
 80075ce:	bf18      	it	ne
 80075d0:	b236      	sxthne	r6, r6
 80075d2:	e7ef      	b.n	80075b4 <_printf_i+0xbc>
 80075d4:	682b      	ldr	r3, [r5, #0]
 80075d6:	6820      	ldr	r0, [r4, #0]
 80075d8:	1d19      	adds	r1, r3, #4
 80075da:	6029      	str	r1, [r5, #0]
 80075dc:	0601      	lsls	r1, r0, #24
 80075de:	d501      	bpl.n	80075e4 <_printf_i+0xec>
 80075e0:	681e      	ldr	r6, [r3, #0]
 80075e2:	e002      	b.n	80075ea <_printf_i+0xf2>
 80075e4:	0646      	lsls	r6, r0, #25
 80075e6:	d5fb      	bpl.n	80075e0 <_printf_i+0xe8>
 80075e8:	881e      	ldrh	r6, [r3, #0]
 80075ea:	4854      	ldr	r0, [pc, #336]	; (800773c <_printf_i+0x244>)
 80075ec:	2f6f      	cmp	r7, #111	; 0x6f
 80075ee:	bf0c      	ite	eq
 80075f0:	2308      	moveq	r3, #8
 80075f2:	230a      	movne	r3, #10
 80075f4:	2100      	movs	r1, #0
 80075f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80075fa:	6865      	ldr	r5, [r4, #4]
 80075fc:	60a5      	str	r5, [r4, #8]
 80075fe:	2d00      	cmp	r5, #0
 8007600:	bfa2      	ittt	ge
 8007602:	6821      	ldrge	r1, [r4, #0]
 8007604:	f021 0104 	bicge.w	r1, r1, #4
 8007608:	6021      	strge	r1, [r4, #0]
 800760a:	b90e      	cbnz	r6, 8007610 <_printf_i+0x118>
 800760c:	2d00      	cmp	r5, #0
 800760e:	d04d      	beq.n	80076ac <_printf_i+0x1b4>
 8007610:	4615      	mov	r5, r2
 8007612:	fbb6 f1f3 	udiv	r1, r6, r3
 8007616:	fb03 6711 	mls	r7, r3, r1, r6
 800761a:	5dc7      	ldrb	r7, [r0, r7]
 800761c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007620:	4637      	mov	r7, r6
 8007622:	42bb      	cmp	r3, r7
 8007624:	460e      	mov	r6, r1
 8007626:	d9f4      	bls.n	8007612 <_printf_i+0x11a>
 8007628:	2b08      	cmp	r3, #8
 800762a:	d10b      	bne.n	8007644 <_printf_i+0x14c>
 800762c:	6823      	ldr	r3, [r4, #0]
 800762e:	07de      	lsls	r6, r3, #31
 8007630:	d508      	bpl.n	8007644 <_printf_i+0x14c>
 8007632:	6923      	ldr	r3, [r4, #16]
 8007634:	6861      	ldr	r1, [r4, #4]
 8007636:	4299      	cmp	r1, r3
 8007638:	bfde      	ittt	le
 800763a:	2330      	movle	r3, #48	; 0x30
 800763c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007640:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007644:	1b52      	subs	r2, r2, r5
 8007646:	6122      	str	r2, [r4, #16]
 8007648:	f8cd a000 	str.w	sl, [sp]
 800764c:	464b      	mov	r3, r9
 800764e:	aa03      	add	r2, sp, #12
 8007650:	4621      	mov	r1, r4
 8007652:	4640      	mov	r0, r8
 8007654:	f7ff fee2 	bl	800741c <_printf_common>
 8007658:	3001      	adds	r0, #1
 800765a:	d14c      	bne.n	80076f6 <_printf_i+0x1fe>
 800765c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007660:	b004      	add	sp, #16
 8007662:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007666:	4835      	ldr	r0, [pc, #212]	; (800773c <_printf_i+0x244>)
 8007668:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800766c:	6829      	ldr	r1, [r5, #0]
 800766e:	6823      	ldr	r3, [r4, #0]
 8007670:	f851 6b04 	ldr.w	r6, [r1], #4
 8007674:	6029      	str	r1, [r5, #0]
 8007676:	061d      	lsls	r5, r3, #24
 8007678:	d514      	bpl.n	80076a4 <_printf_i+0x1ac>
 800767a:	07df      	lsls	r7, r3, #31
 800767c:	bf44      	itt	mi
 800767e:	f043 0320 	orrmi.w	r3, r3, #32
 8007682:	6023      	strmi	r3, [r4, #0]
 8007684:	b91e      	cbnz	r6, 800768e <_printf_i+0x196>
 8007686:	6823      	ldr	r3, [r4, #0]
 8007688:	f023 0320 	bic.w	r3, r3, #32
 800768c:	6023      	str	r3, [r4, #0]
 800768e:	2310      	movs	r3, #16
 8007690:	e7b0      	b.n	80075f4 <_printf_i+0xfc>
 8007692:	6823      	ldr	r3, [r4, #0]
 8007694:	f043 0320 	orr.w	r3, r3, #32
 8007698:	6023      	str	r3, [r4, #0]
 800769a:	2378      	movs	r3, #120	; 0x78
 800769c:	4828      	ldr	r0, [pc, #160]	; (8007740 <_printf_i+0x248>)
 800769e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80076a2:	e7e3      	b.n	800766c <_printf_i+0x174>
 80076a4:	0659      	lsls	r1, r3, #25
 80076a6:	bf48      	it	mi
 80076a8:	b2b6      	uxthmi	r6, r6
 80076aa:	e7e6      	b.n	800767a <_printf_i+0x182>
 80076ac:	4615      	mov	r5, r2
 80076ae:	e7bb      	b.n	8007628 <_printf_i+0x130>
 80076b0:	682b      	ldr	r3, [r5, #0]
 80076b2:	6826      	ldr	r6, [r4, #0]
 80076b4:	6961      	ldr	r1, [r4, #20]
 80076b6:	1d18      	adds	r0, r3, #4
 80076b8:	6028      	str	r0, [r5, #0]
 80076ba:	0635      	lsls	r5, r6, #24
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	d501      	bpl.n	80076c4 <_printf_i+0x1cc>
 80076c0:	6019      	str	r1, [r3, #0]
 80076c2:	e002      	b.n	80076ca <_printf_i+0x1d2>
 80076c4:	0670      	lsls	r0, r6, #25
 80076c6:	d5fb      	bpl.n	80076c0 <_printf_i+0x1c8>
 80076c8:	8019      	strh	r1, [r3, #0]
 80076ca:	2300      	movs	r3, #0
 80076cc:	6123      	str	r3, [r4, #16]
 80076ce:	4615      	mov	r5, r2
 80076d0:	e7ba      	b.n	8007648 <_printf_i+0x150>
 80076d2:	682b      	ldr	r3, [r5, #0]
 80076d4:	1d1a      	adds	r2, r3, #4
 80076d6:	602a      	str	r2, [r5, #0]
 80076d8:	681d      	ldr	r5, [r3, #0]
 80076da:	6862      	ldr	r2, [r4, #4]
 80076dc:	2100      	movs	r1, #0
 80076de:	4628      	mov	r0, r5
 80076e0:	f7f8 fd9e 	bl	8000220 <memchr>
 80076e4:	b108      	cbz	r0, 80076ea <_printf_i+0x1f2>
 80076e6:	1b40      	subs	r0, r0, r5
 80076e8:	6060      	str	r0, [r4, #4]
 80076ea:	6863      	ldr	r3, [r4, #4]
 80076ec:	6123      	str	r3, [r4, #16]
 80076ee:	2300      	movs	r3, #0
 80076f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076f4:	e7a8      	b.n	8007648 <_printf_i+0x150>
 80076f6:	6923      	ldr	r3, [r4, #16]
 80076f8:	462a      	mov	r2, r5
 80076fa:	4649      	mov	r1, r9
 80076fc:	4640      	mov	r0, r8
 80076fe:	47d0      	blx	sl
 8007700:	3001      	adds	r0, #1
 8007702:	d0ab      	beq.n	800765c <_printf_i+0x164>
 8007704:	6823      	ldr	r3, [r4, #0]
 8007706:	079b      	lsls	r3, r3, #30
 8007708:	d413      	bmi.n	8007732 <_printf_i+0x23a>
 800770a:	68e0      	ldr	r0, [r4, #12]
 800770c:	9b03      	ldr	r3, [sp, #12]
 800770e:	4298      	cmp	r0, r3
 8007710:	bfb8      	it	lt
 8007712:	4618      	movlt	r0, r3
 8007714:	e7a4      	b.n	8007660 <_printf_i+0x168>
 8007716:	2301      	movs	r3, #1
 8007718:	4632      	mov	r2, r6
 800771a:	4649      	mov	r1, r9
 800771c:	4640      	mov	r0, r8
 800771e:	47d0      	blx	sl
 8007720:	3001      	adds	r0, #1
 8007722:	d09b      	beq.n	800765c <_printf_i+0x164>
 8007724:	3501      	adds	r5, #1
 8007726:	68e3      	ldr	r3, [r4, #12]
 8007728:	9903      	ldr	r1, [sp, #12]
 800772a:	1a5b      	subs	r3, r3, r1
 800772c:	42ab      	cmp	r3, r5
 800772e:	dcf2      	bgt.n	8007716 <_printf_i+0x21e>
 8007730:	e7eb      	b.n	800770a <_printf_i+0x212>
 8007732:	2500      	movs	r5, #0
 8007734:	f104 0619 	add.w	r6, r4, #25
 8007738:	e7f5      	b.n	8007726 <_printf_i+0x22e>
 800773a:	bf00      	nop
 800773c:	08009d26 	.word	0x08009d26
 8007740:	08009d37 	.word	0x08009d37

08007744 <_sbrk_r>:
 8007744:	b538      	push	{r3, r4, r5, lr}
 8007746:	4d06      	ldr	r5, [pc, #24]	; (8007760 <_sbrk_r+0x1c>)
 8007748:	2300      	movs	r3, #0
 800774a:	4604      	mov	r4, r0
 800774c:	4608      	mov	r0, r1
 800774e:	602b      	str	r3, [r5, #0]
 8007750:	f7fc fa50 	bl	8003bf4 <_sbrk>
 8007754:	1c43      	adds	r3, r0, #1
 8007756:	d102      	bne.n	800775e <_sbrk_r+0x1a>
 8007758:	682b      	ldr	r3, [r5, #0]
 800775a:	b103      	cbz	r3, 800775e <_sbrk_r+0x1a>
 800775c:	6023      	str	r3, [r4, #0]
 800775e:	bd38      	pop	{r3, r4, r5, pc}
 8007760:	20003828 	.word	0x20003828

08007764 <siprintf>:
 8007764:	b40e      	push	{r1, r2, r3}
 8007766:	b500      	push	{lr}
 8007768:	b09c      	sub	sp, #112	; 0x70
 800776a:	ab1d      	add	r3, sp, #116	; 0x74
 800776c:	9002      	str	r0, [sp, #8]
 800776e:	9006      	str	r0, [sp, #24]
 8007770:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007774:	4809      	ldr	r0, [pc, #36]	; (800779c <siprintf+0x38>)
 8007776:	9107      	str	r1, [sp, #28]
 8007778:	9104      	str	r1, [sp, #16]
 800777a:	4909      	ldr	r1, [pc, #36]	; (80077a0 <siprintf+0x3c>)
 800777c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007780:	9105      	str	r1, [sp, #20]
 8007782:	6800      	ldr	r0, [r0, #0]
 8007784:	9301      	str	r3, [sp, #4]
 8007786:	a902      	add	r1, sp, #8
 8007788:	f001 faac 	bl	8008ce4 <_svfiprintf_r>
 800778c:	9b02      	ldr	r3, [sp, #8]
 800778e:	2200      	movs	r2, #0
 8007790:	701a      	strb	r2, [r3, #0]
 8007792:	b01c      	add	sp, #112	; 0x70
 8007794:	f85d eb04 	ldr.w	lr, [sp], #4
 8007798:	b003      	add	sp, #12
 800779a:	4770      	bx	lr
 800779c:	200032b8 	.word	0x200032b8
 80077a0:	ffff0208 	.word	0xffff0208

080077a4 <strncat>:
 80077a4:	b530      	push	{r4, r5, lr}
 80077a6:	4604      	mov	r4, r0
 80077a8:	7825      	ldrb	r5, [r4, #0]
 80077aa:	4623      	mov	r3, r4
 80077ac:	3401      	adds	r4, #1
 80077ae:	2d00      	cmp	r5, #0
 80077b0:	d1fa      	bne.n	80077a8 <strncat+0x4>
 80077b2:	3a01      	subs	r2, #1
 80077b4:	d304      	bcc.n	80077c0 <strncat+0x1c>
 80077b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077ba:	f803 4b01 	strb.w	r4, [r3], #1
 80077be:	b904      	cbnz	r4, 80077c2 <strncat+0x1e>
 80077c0:	bd30      	pop	{r4, r5, pc}
 80077c2:	2a00      	cmp	r2, #0
 80077c4:	d1f5      	bne.n	80077b2 <strncat+0xe>
 80077c6:	701a      	strb	r2, [r3, #0]
 80077c8:	e7f3      	b.n	80077b2 <strncat+0xe>

080077ca <quorem>:
 80077ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077ce:	6903      	ldr	r3, [r0, #16]
 80077d0:	690c      	ldr	r4, [r1, #16]
 80077d2:	42a3      	cmp	r3, r4
 80077d4:	4607      	mov	r7, r0
 80077d6:	f2c0 8081 	blt.w	80078dc <quorem+0x112>
 80077da:	3c01      	subs	r4, #1
 80077dc:	f101 0814 	add.w	r8, r1, #20
 80077e0:	f100 0514 	add.w	r5, r0, #20
 80077e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80077e8:	9301      	str	r3, [sp, #4]
 80077ea:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80077ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80077f2:	3301      	adds	r3, #1
 80077f4:	429a      	cmp	r2, r3
 80077f6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80077fa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80077fe:	fbb2 f6f3 	udiv	r6, r2, r3
 8007802:	d331      	bcc.n	8007868 <quorem+0x9e>
 8007804:	f04f 0e00 	mov.w	lr, #0
 8007808:	4640      	mov	r0, r8
 800780a:	46ac      	mov	ip, r5
 800780c:	46f2      	mov	sl, lr
 800780e:	f850 2b04 	ldr.w	r2, [r0], #4
 8007812:	b293      	uxth	r3, r2
 8007814:	fb06 e303 	mla	r3, r6, r3, lr
 8007818:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800781c:	b29b      	uxth	r3, r3
 800781e:	ebaa 0303 	sub.w	r3, sl, r3
 8007822:	f8dc a000 	ldr.w	sl, [ip]
 8007826:	0c12      	lsrs	r2, r2, #16
 8007828:	fa13 f38a 	uxtah	r3, r3, sl
 800782c:	fb06 e202 	mla	r2, r6, r2, lr
 8007830:	9300      	str	r3, [sp, #0]
 8007832:	9b00      	ldr	r3, [sp, #0]
 8007834:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007838:	b292      	uxth	r2, r2
 800783a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800783e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007842:	f8bd 3000 	ldrh.w	r3, [sp]
 8007846:	4581      	cmp	r9, r0
 8007848:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800784c:	f84c 3b04 	str.w	r3, [ip], #4
 8007850:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007854:	d2db      	bcs.n	800780e <quorem+0x44>
 8007856:	f855 300b 	ldr.w	r3, [r5, fp]
 800785a:	b92b      	cbnz	r3, 8007868 <quorem+0x9e>
 800785c:	9b01      	ldr	r3, [sp, #4]
 800785e:	3b04      	subs	r3, #4
 8007860:	429d      	cmp	r5, r3
 8007862:	461a      	mov	r2, r3
 8007864:	d32e      	bcc.n	80078c4 <quorem+0xfa>
 8007866:	613c      	str	r4, [r7, #16]
 8007868:	4638      	mov	r0, r7
 800786a:	f001 f8c7 	bl	80089fc <__mcmp>
 800786e:	2800      	cmp	r0, #0
 8007870:	db24      	blt.n	80078bc <quorem+0xf2>
 8007872:	3601      	adds	r6, #1
 8007874:	4628      	mov	r0, r5
 8007876:	f04f 0c00 	mov.w	ip, #0
 800787a:	f858 2b04 	ldr.w	r2, [r8], #4
 800787e:	f8d0 e000 	ldr.w	lr, [r0]
 8007882:	b293      	uxth	r3, r2
 8007884:	ebac 0303 	sub.w	r3, ip, r3
 8007888:	0c12      	lsrs	r2, r2, #16
 800788a:	fa13 f38e 	uxtah	r3, r3, lr
 800788e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007892:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007896:	b29b      	uxth	r3, r3
 8007898:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800789c:	45c1      	cmp	r9, r8
 800789e:	f840 3b04 	str.w	r3, [r0], #4
 80078a2:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80078a6:	d2e8      	bcs.n	800787a <quorem+0xb0>
 80078a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80078ac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80078b0:	b922      	cbnz	r2, 80078bc <quorem+0xf2>
 80078b2:	3b04      	subs	r3, #4
 80078b4:	429d      	cmp	r5, r3
 80078b6:	461a      	mov	r2, r3
 80078b8:	d30a      	bcc.n	80078d0 <quorem+0x106>
 80078ba:	613c      	str	r4, [r7, #16]
 80078bc:	4630      	mov	r0, r6
 80078be:	b003      	add	sp, #12
 80078c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078c4:	6812      	ldr	r2, [r2, #0]
 80078c6:	3b04      	subs	r3, #4
 80078c8:	2a00      	cmp	r2, #0
 80078ca:	d1cc      	bne.n	8007866 <quorem+0x9c>
 80078cc:	3c01      	subs	r4, #1
 80078ce:	e7c7      	b.n	8007860 <quorem+0x96>
 80078d0:	6812      	ldr	r2, [r2, #0]
 80078d2:	3b04      	subs	r3, #4
 80078d4:	2a00      	cmp	r2, #0
 80078d6:	d1f0      	bne.n	80078ba <quorem+0xf0>
 80078d8:	3c01      	subs	r4, #1
 80078da:	e7eb      	b.n	80078b4 <quorem+0xea>
 80078dc:	2000      	movs	r0, #0
 80078de:	e7ee      	b.n	80078be <quorem+0xf4>

080078e0 <_dtoa_r>:
 80078e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078e4:	ed2d 8b04 	vpush	{d8-d9}
 80078e8:	ec57 6b10 	vmov	r6, r7, d0
 80078ec:	b093      	sub	sp, #76	; 0x4c
 80078ee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80078f0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80078f4:	9106      	str	r1, [sp, #24]
 80078f6:	ee10 aa10 	vmov	sl, s0
 80078fa:	4604      	mov	r4, r0
 80078fc:	9209      	str	r2, [sp, #36]	; 0x24
 80078fe:	930c      	str	r3, [sp, #48]	; 0x30
 8007900:	46bb      	mov	fp, r7
 8007902:	b975      	cbnz	r5, 8007922 <_dtoa_r+0x42>
 8007904:	2010      	movs	r0, #16
 8007906:	f7ff f9bb 	bl	8006c80 <malloc>
 800790a:	4602      	mov	r2, r0
 800790c:	6260      	str	r0, [r4, #36]	; 0x24
 800790e:	b920      	cbnz	r0, 800791a <_dtoa_r+0x3a>
 8007910:	4ba7      	ldr	r3, [pc, #668]	; (8007bb0 <_dtoa_r+0x2d0>)
 8007912:	21ea      	movs	r1, #234	; 0xea
 8007914:	48a7      	ldr	r0, [pc, #668]	; (8007bb4 <_dtoa_r+0x2d4>)
 8007916:	f001 fae5 	bl	8008ee4 <__assert_func>
 800791a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800791e:	6005      	str	r5, [r0, #0]
 8007920:	60c5      	str	r5, [r0, #12]
 8007922:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007924:	6819      	ldr	r1, [r3, #0]
 8007926:	b151      	cbz	r1, 800793e <_dtoa_r+0x5e>
 8007928:	685a      	ldr	r2, [r3, #4]
 800792a:	604a      	str	r2, [r1, #4]
 800792c:	2301      	movs	r3, #1
 800792e:	4093      	lsls	r3, r2
 8007930:	608b      	str	r3, [r1, #8]
 8007932:	4620      	mov	r0, r4
 8007934:	f000 fe20 	bl	8008578 <_Bfree>
 8007938:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800793a:	2200      	movs	r2, #0
 800793c:	601a      	str	r2, [r3, #0]
 800793e:	1e3b      	subs	r3, r7, #0
 8007940:	bfaa      	itet	ge
 8007942:	2300      	movge	r3, #0
 8007944:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007948:	f8c8 3000 	strge.w	r3, [r8]
 800794c:	4b9a      	ldr	r3, [pc, #616]	; (8007bb8 <_dtoa_r+0x2d8>)
 800794e:	bfbc      	itt	lt
 8007950:	2201      	movlt	r2, #1
 8007952:	f8c8 2000 	strlt.w	r2, [r8]
 8007956:	ea33 030b 	bics.w	r3, r3, fp
 800795a:	d11b      	bne.n	8007994 <_dtoa_r+0xb4>
 800795c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800795e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007962:	6013      	str	r3, [r2, #0]
 8007964:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007968:	4333      	orrs	r3, r6
 800796a:	f000 8592 	beq.w	8008492 <_dtoa_r+0xbb2>
 800796e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007970:	b963      	cbnz	r3, 800798c <_dtoa_r+0xac>
 8007972:	4b92      	ldr	r3, [pc, #584]	; (8007bbc <_dtoa_r+0x2dc>)
 8007974:	e022      	b.n	80079bc <_dtoa_r+0xdc>
 8007976:	4b92      	ldr	r3, [pc, #584]	; (8007bc0 <_dtoa_r+0x2e0>)
 8007978:	9301      	str	r3, [sp, #4]
 800797a:	3308      	adds	r3, #8
 800797c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800797e:	6013      	str	r3, [r2, #0]
 8007980:	9801      	ldr	r0, [sp, #4]
 8007982:	b013      	add	sp, #76	; 0x4c
 8007984:	ecbd 8b04 	vpop	{d8-d9}
 8007988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800798c:	4b8b      	ldr	r3, [pc, #556]	; (8007bbc <_dtoa_r+0x2dc>)
 800798e:	9301      	str	r3, [sp, #4]
 8007990:	3303      	adds	r3, #3
 8007992:	e7f3      	b.n	800797c <_dtoa_r+0x9c>
 8007994:	2200      	movs	r2, #0
 8007996:	2300      	movs	r3, #0
 8007998:	4650      	mov	r0, sl
 800799a:	4659      	mov	r1, fp
 800799c:	f7f9 f8b4 	bl	8000b08 <__aeabi_dcmpeq>
 80079a0:	ec4b ab19 	vmov	d9, sl, fp
 80079a4:	4680      	mov	r8, r0
 80079a6:	b158      	cbz	r0, 80079c0 <_dtoa_r+0xe0>
 80079a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80079aa:	2301      	movs	r3, #1
 80079ac:	6013      	str	r3, [r2, #0]
 80079ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	f000 856b 	beq.w	800848c <_dtoa_r+0xbac>
 80079b6:	4883      	ldr	r0, [pc, #524]	; (8007bc4 <_dtoa_r+0x2e4>)
 80079b8:	6018      	str	r0, [r3, #0]
 80079ba:	1e43      	subs	r3, r0, #1
 80079bc:	9301      	str	r3, [sp, #4]
 80079be:	e7df      	b.n	8007980 <_dtoa_r+0xa0>
 80079c0:	ec4b ab10 	vmov	d0, sl, fp
 80079c4:	aa10      	add	r2, sp, #64	; 0x40
 80079c6:	a911      	add	r1, sp, #68	; 0x44
 80079c8:	4620      	mov	r0, r4
 80079ca:	f001 f8bd 	bl	8008b48 <__d2b>
 80079ce:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80079d2:	ee08 0a10 	vmov	s16, r0
 80079d6:	2d00      	cmp	r5, #0
 80079d8:	f000 8084 	beq.w	8007ae4 <_dtoa_r+0x204>
 80079dc:	ee19 3a90 	vmov	r3, s19
 80079e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80079e4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80079e8:	4656      	mov	r6, sl
 80079ea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80079ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80079f2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80079f6:	4b74      	ldr	r3, [pc, #464]	; (8007bc8 <_dtoa_r+0x2e8>)
 80079f8:	2200      	movs	r2, #0
 80079fa:	4630      	mov	r0, r6
 80079fc:	4639      	mov	r1, r7
 80079fe:	f7f8 fc63 	bl	80002c8 <__aeabi_dsub>
 8007a02:	a365      	add	r3, pc, #404	; (adr r3, 8007b98 <_dtoa_r+0x2b8>)
 8007a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a08:	f7f8 fe16 	bl	8000638 <__aeabi_dmul>
 8007a0c:	a364      	add	r3, pc, #400	; (adr r3, 8007ba0 <_dtoa_r+0x2c0>)
 8007a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a12:	f7f8 fc5b 	bl	80002cc <__adddf3>
 8007a16:	4606      	mov	r6, r0
 8007a18:	4628      	mov	r0, r5
 8007a1a:	460f      	mov	r7, r1
 8007a1c:	f7f8 fda2 	bl	8000564 <__aeabi_i2d>
 8007a20:	a361      	add	r3, pc, #388	; (adr r3, 8007ba8 <_dtoa_r+0x2c8>)
 8007a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a26:	f7f8 fe07 	bl	8000638 <__aeabi_dmul>
 8007a2a:	4602      	mov	r2, r0
 8007a2c:	460b      	mov	r3, r1
 8007a2e:	4630      	mov	r0, r6
 8007a30:	4639      	mov	r1, r7
 8007a32:	f7f8 fc4b 	bl	80002cc <__adddf3>
 8007a36:	4606      	mov	r6, r0
 8007a38:	460f      	mov	r7, r1
 8007a3a:	f7f9 f8ad 	bl	8000b98 <__aeabi_d2iz>
 8007a3e:	2200      	movs	r2, #0
 8007a40:	9000      	str	r0, [sp, #0]
 8007a42:	2300      	movs	r3, #0
 8007a44:	4630      	mov	r0, r6
 8007a46:	4639      	mov	r1, r7
 8007a48:	f7f9 f868 	bl	8000b1c <__aeabi_dcmplt>
 8007a4c:	b150      	cbz	r0, 8007a64 <_dtoa_r+0x184>
 8007a4e:	9800      	ldr	r0, [sp, #0]
 8007a50:	f7f8 fd88 	bl	8000564 <__aeabi_i2d>
 8007a54:	4632      	mov	r2, r6
 8007a56:	463b      	mov	r3, r7
 8007a58:	f7f9 f856 	bl	8000b08 <__aeabi_dcmpeq>
 8007a5c:	b910      	cbnz	r0, 8007a64 <_dtoa_r+0x184>
 8007a5e:	9b00      	ldr	r3, [sp, #0]
 8007a60:	3b01      	subs	r3, #1
 8007a62:	9300      	str	r3, [sp, #0]
 8007a64:	9b00      	ldr	r3, [sp, #0]
 8007a66:	2b16      	cmp	r3, #22
 8007a68:	d85a      	bhi.n	8007b20 <_dtoa_r+0x240>
 8007a6a:	9a00      	ldr	r2, [sp, #0]
 8007a6c:	4b57      	ldr	r3, [pc, #348]	; (8007bcc <_dtoa_r+0x2ec>)
 8007a6e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a76:	ec51 0b19 	vmov	r0, r1, d9
 8007a7a:	f7f9 f84f 	bl	8000b1c <__aeabi_dcmplt>
 8007a7e:	2800      	cmp	r0, #0
 8007a80:	d050      	beq.n	8007b24 <_dtoa_r+0x244>
 8007a82:	9b00      	ldr	r3, [sp, #0]
 8007a84:	3b01      	subs	r3, #1
 8007a86:	9300      	str	r3, [sp, #0]
 8007a88:	2300      	movs	r3, #0
 8007a8a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007a8e:	1b5d      	subs	r5, r3, r5
 8007a90:	1e6b      	subs	r3, r5, #1
 8007a92:	9305      	str	r3, [sp, #20]
 8007a94:	bf45      	ittet	mi
 8007a96:	f1c5 0301 	rsbmi	r3, r5, #1
 8007a9a:	9304      	strmi	r3, [sp, #16]
 8007a9c:	2300      	movpl	r3, #0
 8007a9e:	2300      	movmi	r3, #0
 8007aa0:	bf4c      	ite	mi
 8007aa2:	9305      	strmi	r3, [sp, #20]
 8007aa4:	9304      	strpl	r3, [sp, #16]
 8007aa6:	9b00      	ldr	r3, [sp, #0]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	db3d      	blt.n	8007b28 <_dtoa_r+0x248>
 8007aac:	9b05      	ldr	r3, [sp, #20]
 8007aae:	9a00      	ldr	r2, [sp, #0]
 8007ab0:	920a      	str	r2, [sp, #40]	; 0x28
 8007ab2:	4413      	add	r3, r2
 8007ab4:	9305      	str	r3, [sp, #20]
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	9307      	str	r3, [sp, #28]
 8007aba:	9b06      	ldr	r3, [sp, #24]
 8007abc:	2b09      	cmp	r3, #9
 8007abe:	f200 8089 	bhi.w	8007bd4 <_dtoa_r+0x2f4>
 8007ac2:	2b05      	cmp	r3, #5
 8007ac4:	bfc4      	itt	gt
 8007ac6:	3b04      	subgt	r3, #4
 8007ac8:	9306      	strgt	r3, [sp, #24]
 8007aca:	9b06      	ldr	r3, [sp, #24]
 8007acc:	f1a3 0302 	sub.w	r3, r3, #2
 8007ad0:	bfcc      	ite	gt
 8007ad2:	2500      	movgt	r5, #0
 8007ad4:	2501      	movle	r5, #1
 8007ad6:	2b03      	cmp	r3, #3
 8007ad8:	f200 8087 	bhi.w	8007bea <_dtoa_r+0x30a>
 8007adc:	e8df f003 	tbb	[pc, r3]
 8007ae0:	59383a2d 	.word	0x59383a2d
 8007ae4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007ae8:	441d      	add	r5, r3
 8007aea:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007aee:	2b20      	cmp	r3, #32
 8007af0:	bfc1      	itttt	gt
 8007af2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007af6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007afa:	fa0b f303 	lslgt.w	r3, fp, r3
 8007afe:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007b02:	bfda      	itte	le
 8007b04:	f1c3 0320 	rsble	r3, r3, #32
 8007b08:	fa06 f003 	lslle.w	r0, r6, r3
 8007b0c:	4318      	orrgt	r0, r3
 8007b0e:	f7f8 fd19 	bl	8000544 <__aeabi_ui2d>
 8007b12:	2301      	movs	r3, #1
 8007b14:	4606      	mov	r6, r0
 8007b16:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007b1a:	3d01      	subs	r5, #1
 8007b1c:	930e      	str	r3, [sp, #56]	; 0x38
 8007b1e:	e76a      	b.n	80079f6 <_dtoa_r+0x116>
 8007b20:	2301      	movs	r3, #1
 8007b22:	e7b2      	b.n	8007a8a <_dtoa_r+0x1aa>
 8007b24:	900b      	str	r0, [sp, #44]	; 0x2c
 8007b26:	e7b1      	b.n	8007a8c <_dtoa_r+0x1ac>
 8007b28:	9b04      	ldr	r3, [sp, #16]
 8007b2a:	9a00      	ldr	r2, [sp, #0]
 8007b2c:	1a9b      	subs	r3, r3, r2
 8007b2e:	9304      	str	r3, [sp, #16]
 8007b30:	4253      	negs	r3, r2
 8007b32:	9307      	str	r3, [sp, #28]
 8007b34:	2300      	movs	r3, #0
 8007b36:	930a      	str	r3, [sp, #40]	; 0x28
 8007b38:	e7bf      	b.n	8007aba <_dtoa_r+0x1da>
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	9308      	str	r3, [sp, #32]
 8007b3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	dc55      	bgt.n	8007bf0 <_dtoa_r+0x310>
 8007b44:	2301      	movs	r3, #1
 8007b46:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007b4a:	461a      	mov	r2, r3
 8007b4c:	9209      	str	r2, [sp, #36]	; 0x24
 8007b4e:	e00c      	b.n	8007b6a <_dtoa_r+0x28a>
 8007b50:	2301      	movs	r3, #1
 8007b52:	e7f3      	b.n	8007b3c <_dtoa_r+0x25c>
 8007b54:	2300      	movs	r3, #0
 8007b56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b58:	9308      	str	r3, [sp, #32]
 8007b5a:	9b00      	ldr	r3, [sp, #0]
 8007b5c:	4413      	add	r3, r2
 8007b5e:	9302      	str	r3, [sp, #8]
 8007b60:	3301      	adds	r3, #1
 8007b62:	2b01      	cmp	r3, #1
 8007b64:	9303      	str	r3, [sp, #12]
 8007b66:	bfb8      	it	lt
 8007b68:	2301      	movlt	r3, #1
 8007b6a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	6042      	str	r2, [r0, #4]
 8007b70:	2204      	movs	r2, #4
 8007b72:	f102 0614 	add.w	r6, r2, #20
 8007b76:	429e      	cmp	r6, r3
 8007b78:	6841      	ldr	r1, [r0, #4]
 8007b7a:	d93d      	bls.n	8007bf8 <_dtoa_r+0x318>
 8007b7c:	4620      	mov	r0, r4
 8007b7e:	f000 fcbb 	bl	80084f8 <_Balloc>
 8007b82:	9001      	str	r0, [sp, #4]
 8007b84:	2800      	cmp	r0, #0
 8007b86:	d13b      	bne.n	8007c00 <_dtoa_r+0x320>
 8007b88:	4b11      	ldr	r3, [pc, #68]	; (8007bd0 <_dtoa_r+0x2f0>)
 8007b8a:	4602      	mov	r2, r0
 8007b8c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007b90:	e6c0      	b.n	8007914 <_dtoa_r+0x34>
 8007b92:	2301      	movs	r3, #1
 8007b94:	e7df      	b.n	8007b56 <_dtoa_r+0x276>
 8007b96:	bf00      	nop
 8007b98:	636f4361 	.word	0x636f4361
 8007b9c:	3fd287a7 	.word	0x3fd287a7
 8007ba0:	8b60c8b3 	.word	0x8b60c8b3
 8007ba4:	3fc68a28 	.word	0x3fc68a28
 8007ba8:	509f79fb 	.word	0x509f79fb
 8007bac:	3fd34413 	.word	0x3fd34413
 8007bb0:	08009d55 	.word	0x08009d55
 8007bb4:	08009d6c 	.word	0x08009d6c
 8007bb8:	7ff00000 	.word	0x7ff00000
 8007bbc:	08009d51 	.word	0x08009d51
 8007bc0:	08009d48 	.word	0x08009d48
 8007bc4:	08009d25 	.word	0x08009d25
 8007bc8:	3ff80000 	.word	0x3ff80000
 8007bcc:	08009e60 	.word	0x08009e60
 8007bd0:	08009dc7 	.word	0x08009dc7
 8007bd4:	2501      	movs	r5, #1
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	9306      	str	r3, [sp, #24]
 8007bda:	9508      	str	r5, [sp, #32]
 8007bdc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007be0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007be4:	2200      	movs	r2, #0
 8007be6:	2312      	movs	r3, #18
 8007be8:	e7b0      	b.n	8007b4c <_dtoa_r+0x26c>
 8007bea:	2301      	movs	r3, #1
 8007bec:	9308      	str	r3, [sp, #32]
 8007bee:	e7f5      	b.n	8007bdc <_dtoa_r+0x2fc>
 8007bf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bf2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007bf6:	e7b8      	b.n	8007b6a <_dtoa_r+0x28a>
 8007bf8:	3101      	adds	r1, #1
 8007bfa:	6041      	str	r1, [r0, #4]
 8007bfc:	0052      	lsls	r2, r2, #1
 8007bfe:	e7b8      	b.n	8007b72 <_dtoa_r+0x292>
 8007c00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c02:	9a01      	ldr	r2, [sp, #4]
 8007c04:	601a      	str	r2, [r3, #0]
 8007c06:	9b03      	ldr	r3, [sp, #12]
 8007c08:	2b0e      	cmp	r3, #14
 8007c0a:	f200 809d 	bhi.w	8007d48 <_dtoa_r+0x468>
 8007c0e:	2d00      	cmp	r5, #0
 8007c10:	f000 809a 	beq.w	8007d48 <_dtoa_r+0x468>
 8007c14:	9b00      	ldr	r3, [sp, #0]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	dd32      	ble.n	8007c80 <_dtoa_r+0x3a0>
 8007c1a:	4ab7      	ldr	r2, [pc, #732]	; (8007ef8 <_dtoa_r+0x618>)
 8007c1c:	f003 030f 	and.w	r3, r3, #15
 8007c20:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007c24:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007c28:	9b00      	ldr	r3, [sp, #0]
 8007c2a:	05d8      	lsls	r0, r3, #23
 8007c2c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007c30:	d516      	bpl.n	8007c60 <_dtoa_r+0x380>
 8007c32:	4bb2      	ldr	r3, [pc, #712]	; (8007efc <_dtoa_r+0x61c>)
 8007c34:	ec51 0b19 	vmov	r0, r1, d9
 8007c38:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007c3c:	f7f8 fe26 	bl	800088c <__aeabi_ddiv>
 8007c40:	f007 070f 	and.w	r7, r7, #15
 8007c44:	4682      	mov	sl, r0
 8007c46:	468b      	mov	fp, r1
 8007c48:	2503      	movs	r5, #3
 8007c4a:	4eac      	ldr	r6, [pc, #688]	; (8007efc <_dtoa_r+0x61c>)
 8007c4c:	b957      	cbnz	r7, 8007c64 <_dtoa_r+0x384>
 8007c4e:	4642      	mov	r2, r8
 8007c50:	464b      	mov	r3, r9
 8007c52:	4650      	mov	r0, sl
 8007c54:	4659      	mov	r1, fp
 8007c56:	f7f8 fe19 	bl	800088c <__aeabi_ddiv>
 8007c5a:	4682      	mov	sl, r0
 8007c5c:	468b      	mov	fp, r1
 8007c5e:	e028      	b.n	8007cb2 <_dtoa_r+0x3d2>
 8007c60:	2502      	movs	r5, #2
 8007c62:	e7f2      	b.n	8007c4a <_dtoa_r+0x36a>
 8007c64:	07f9      	lsls	r1, r7, #31
 8007c66:	d508      	bpl.n	8007c7a <_dtoa_r+0x39a>
 8007c68:	4640      	mov	r0, r8
 8007c6a:	4649      	mov	r1, r9
 8007c6c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007c70:	f7f8 fce2 	bl	8000638 <__aeabi_dmul>
 8007c74:	3501      	adds	r5, #1
 8007c76:	4680      	mov	r8, r0
 8007c78:	4689      	mov	r9, r1
 8007c7a:	107f      	asrs	r7, r7, #1
 8007c7c:	3608      	adds	r6, #8
 8007c7e:	e7e5      	b.n	8007c4c <_dtoa_r+0x36c>
 8007c80:	f000 809b 	beq.w	8007dba <_dtoa_r+0x4da>
 8007c84:	9b00      	ldr	r3, [sp, #0]
 8007c86:	4f9d      	ldr	r7, [pc, #628]	; (8007efc <_dtoa_r+0x61c>)
 8007c88:	425e      	negs	r6, r3
 8007c8a:	4b9b      	ldr	r3, [pc, #620]	; (8007ef8 <_dtoa_r+0x618>)
 8007c8c:	f006 020f 	and.w	r2, r6, #15
 8007c90:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c98:	ec51 0b19 	vmov	r0, r1, d9
 8007c9c:	f7f8 fccc 	bl	8000638 <__aeabi_dmul>
 8007ca0:	1136      	asrs	r6, r6, #4
 8007ca2:	4682      	mov	sl, r0
 8007ca4:	468b      	mov	fp, r1
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	2502      	movs	r5, #2
 8007caa:	2e00      	cmp	r6, #0
 8007cac:	d17a      	bne.n	8007da4 <_dtoa_r+0x4c4>
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d1d3      	bne.n	8007c5a <_dtoa_r+0x37a>
 8007cb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	f000 8082 	beq.w	8007dbe <_dtoa_r+0x4de>
 8007cba:	4b91      	ldr	r3, [pc, #580]	; (8007f00 <_dtoa_r+0x620>)
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	4650      	mov	r0, sl
 8007cc0:	4659      	mov	r1, fp
 8007cc2:	f7f8 ff2b 	bl	8000b1c <__aeabi_dcmplt>
 8007cc6:	2800      	cmp	r0, #0
 8007cc8:	d079      	beq.n	8007dbe <_dtoa_r+0x4de>
 8007cca:	9b03      	ldr	r3, [sp, #12]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d076      	beq.n	8007dbe <_dtoa_r+0x4de>
 8007cd0:	9b02      	ldr	r3, [sp, #8]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	dd36      	ble.n	8007d44 <_dtoa_r+0x464>
 8007cd6:	9b00      	ldr	r3, [sp, #0]
 8007cd8:	4650      	mov	r0, sl
 8007cda:	4659      	mov	r1, fp
 8007cdc:	1e5f      	subs	r7, r3, #1
 8007cde:	2200      	movs	r2, #0
 8007ce0:	4b88      	ldr	r3, [pc, #544]	; (8007f04 <_dtoa_r+0x624>)
 8007ce2:	f7f8 fca9 	bl	8000638 <__aeabi_dmul>
 8007ce6:	9e02      	ldr	r6, [sp, #8]
 8007ce8:	4682      	mov	sl, r0
 8007cea:	468b      	mov	fp, r1
 8007cec:	3501      	adds	r5, #1
 8007cee:	4628      	mov	r0, r5
 8007cf0:	f7f8 fc38 	bl	8000564 <__aeabi_i2d>
 8007cf4:	4652      	mov	r2, sl
 8007cf6:	465b      	mov	r3, fp
 8007cf8:	f7f8 fc9e 	bl	8000638 <__aeabi_dmul>
 8007cfc:	4b82      	ldr	r3, [pc, #520]	; (8007f08 <_dtoa_r+0x628>)
 8007cfe:	2200      	movs	r2, #0
 8007d00:	f7f8 fae4 	bl	80002cc <__adddf3>
 8007d04:	46d0      	mov	r8, sl
 8007d06:	46d9      	mov	r9, fp
 8007d08:	4682      	mov	sl, r0
 8007d0a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007d0e:	2e00      	cmp	r6, #0
 8007d10:	d158      	bne.n	8007dc4 <_dtoa_r+0x4e4>
 8007d12:	4b7e      	ldr	r3, [pc, #504]	; (8007f0c <_dtoa_r+0x62c>)
 8007d14:	2200      	movs	r2, #0
 8007d16:	4640      	mov	r0, r8
 8007d18:	4649      	mov	r1, r9
 8007d1a:	f7f8 fad5 	bl	80002c8 <__aeabi_dsub>
 8007d1e:	4652      	mov	r2, sl
 8007d20:	465b      	mov	r3, fp
 8007d22:	4680      	mov	r8, r0
 8007d24:	4689      	mov	r9, r1
 8007d26:	f7f8 ff17 	bl	8000b58 <__aeabi_dcmpgt>
 8007d2a:	2800      	cmp	r0, #0
 8007d2c:	f040 8295 	bne.w	800825a <_dtoa_r+0x97a>
 8007d30:	4652      	mov	r2, sl
 8007d32:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007d36:	4640      	mov	r0, r8
 8007d38:	4649      	mov	r1, r9
 8007d3a:	f7f8 feef 	bl	8000b1c <__aeabi_dcmplt>
 8007d3e:	2800      	cmp	r0, #0
 8007d40:	f040 8289 	bne.w	8008256 <_dtoa_r+0x976>
 8007d44:	ec5b ab19 	vmov	sl, fp, d9
 8007d48:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	f2c0 8148 	blt.w	8007fe0 <_dtoa_r+0x700>
 8007d50:	9a00      	ldr	r2, [sp, #0]
 8007d52:	2a0e      	cmp	r2, #14
 8007d54:	f300 8144 	bgt.w	8007fe0 <_dtoa_r+0x700>
 8007d58:	4b67      	ldr	r3, [pc, #412]	; (8007ef8 <_dtoa_r+0x618>)
 8007d5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d5e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007d62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	f280 80d5 	bge.w	8007f14 <_dtoa_r+0x634>
 8007d6a:	9b03      	ldr	r3, [sp, #12]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	f300 80d1 	bgt.w	8007f14 <_dtoa_r+0x634>
 8007d72:	f040 826f 	bne.w	8008254 <_dtoa_r+0x974>
 8007d76:	4b65      	ldr	r3, [pc, #404]	; (8007f0c <_dtoa_r+0x62c>)
 8007d78:	2200      	movs	r2, #0
 8007d7a:	4640      	mov	r0, r8
 8007d7c:	4649      	mov	r1, r9
 8007d7e:	f7f8 fc5b 	bl	8000638 <__aeabi_dmul>
 8007d82:	4652      	mov	r2, sl
 8007d84:	465b      	mov	r3, fp
 8007d86:	f7f8 fedd 	bl	8000b44 <__aeabi_dcmpge>
 8007d8a:	9e03      	ldr	r6, [sp, #12]
 8007d8c:	4637      	mov	r7, r6
 8007d8e:	2800      	cmp	r0, #0
 8007d90:	f040 8245 	bne.w	800821e <_dtoa_r+0x93e>
 8007d94:	9d01      	ldr	r5, [sp, #4]
 8007d96:	2331      	movs	r3, #49	; 0x31
 8007d98:	f805 3b01 	strb.w	r3, [r5], #1
 8007d9c:	9b00      	ldr	r3, [sp, #0]
 8007d9e:	3301      	adds	r3, #1
 8007da0:	9300      	str	r3, [sp, #0]
 8007da2:	e240      	b.n	8008226 <_dtoa_r+0x946>
 8007da4:	07f2      	lsls	r2, r6, #31
 8007da6:	d505      	bpl.n	8007db4 <_dtoa_r+0x4d4>
 8007da8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007dac:	f7f8 fc44 	bl	8000638 <__aeabi_dmul>
 8007db0:	3501      	adds	r5, #1
 8007db2:	2301      	movs	r3, #1
 8007db4:	1076      	asrs	r6, r6, #1
 8007db6:	3708      	adds	r7, #8
 8007db8:	e777      	b.n	8007caa <_dtoa_r+0x3ca>
 8007dba:	2502      	movs	r5, #2
 8007dbc:	e779      	b.n	8007cb2 <_dtoa_r+0x3d2>
 8007dbe:	9f00      	ldr	r7, [sp, #0]
 8007dc0:	9e03      	ldr	r6, [sp, #12]
 8007dc2:	e794      	b.n	8007cee <_dtoa_r+0x40e>
 8007dc4:	9901      	ldr	r1, [sp, #4]
 8007dc6:	4b4c      	ldr	r3, [pc, #304]	; (8007ef8 <_dtoa_r+0x618>)
 8007dc8:	4431      	add	r1, r6
 8007dca:	910d      	str	r1, [sp, #52]	; 0x34
 8007dcc:	9908      	ldr	r1, [sp, #32]
 8007dce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007dd2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007dd6:	2900      	cmp	r1, #0
 8007dd8:	d043      	beq.n	8007e62 <_dtoa_r+0x582>
 8007dda:	494d      	ldr	r1, [pc, #308]	; (8007f10 <_dtoa_r+0x630>)
 8007ddc:	2000      	movs	r0, #0
 8007dde:	f7f8 fd55 	bl	800088c <__aeabi_ddiv>
 8007de2:	4652      	mov	r2, sl
 8007de4:	465b      	mov	r3, fp
 8007de6:	f7f8 fa6f 	bl	80002c8 <__aeabi_dsub>
 8007dea:	9d01      	ldr	r5, [sp, #4]
 8007dec:	4682      	mov	sl, r0
 8007dee:	468b      	mov	fp, r1
 8007df0:	4649      	mov	r1, r9
 8007df2:	4640      	mov	r0, r8
 8007df4:	f7f8 fed0 	bl	8000b98 <__aeabi_d2iz>
 8007df8:	4606      	mov	r6, r0
 8007dfa:	f7f8 fbb3 	bl	8000564 <__aeabi_i2d>
 8007dfe:	4602      	mov	r2, r0
 8007e00:	460b      	mov	r3, r1
 8007e02:	4640      	mov	r0, r8
 8007e04:	4649      	mov	r1, r9
 8007e06:	f7f8 fa5f 	bl	80002c8 <__aeabi_dsub>
 8007e0a:	3630      	adds	r6, #48	; 0x30
 8007e0c:	f805 6b01 	strb.w	r6, [r5], #1
 8007e10:	4652      	mov	r2, sl
 8007e12:	465b      	mov	r3, fp
 8007e14:	4680      	mov	r8, r0
 8007e16:	4689      	mov	r9, r1
 8007e18:	f7f8 fe80 	bl	8000b1c <__aeabi_dcmplt>
 8007e1c:	2800      	cmp	r0, #0
 8007e1e:	d163      	bne.n	8007ee8 <_dtoa_r+0x608>
 8007e20:	4642      	mov	r2, r8
 8007e22:	464b      	mov	r3, r9
 8007e24:	4936      	ldr	r1, [pc, #216]	; (8007f00 <_dtoa_r+0x620>)
 8007e26:	2000      	movs	r0, #0
 8007e28:	f7f8 fa4e 	bl	80002c8 <__aeabi_dsub>
 8007e2c:	4652      	mov	r2, sl
 8007e2e:	465b      	mov	r3, fp
 8007e30:	f7f8 fe74 	bl	8000b1c <__aeabi_dcmplt>
 8007e34:	2800      	cmp	r0, #0
 8007e36:	f040 80b5 	bne.w	8007fa4 <_dtoa_r+0x6c4>
 8007e3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e3c:	429d      	cmp	r5, r3
 8007e3e:	d081      	beq.n	8007d44 <_dtoa_r+0x464>
 8007e40:	4b30      	ldr	r3, [pc, #192]	; (8007f04 <_dtoa_r+0x624>)
 8007e42:	2200      	movs	r2, #0
 8007e44:	4650      	mov	r0, sl
 8007e46:	4659      	mov	r1, fp
 8007e48:	f7f8 fbf6 	bl	8000638 <__aeabi_dmul>
 8007e4c:	4b2d      	ldr	r3, [pc, #180]	; (8007f04 <_dtoa_r+0x624>)
 8007e4e:	4682      	mov	sl, r0
 8007e50:	468b      	mov	fp, r1
 8007e52:	4640      	mov	r0, r8
 8007e54:	4649      	mov	r1, r9
 8007e56:	2200      	movs	r2, #0
 8007e58:	f7f8 fbee 	bl	8000638 <__aeabi_dmul>
 8007e5c:	4680      	mov	r8, r0
 8007e5e:	4689      	mov	r9, r1
 8007e60:	e7c6      	b.n	8007df0 <_dtoa_r+0x510>
 8007e62:	4650      	mov	r0, sl
 8007e64:	4659      	mov	r1, fp
 8007e66:	f7f8 fbe7 	bl	8000638 <__aeabi_dmul>
 8007e6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e6c:	9d01      	ldr	r5, [sp, #4]
 8007e6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e70:	4682      	mov	sl, r0
 8007e72:	468b      	mov	fp, r1
 8007e74:	4649      	mov	r1, r9
 8007e76:	4640      	mov	r0, r8
 8007e78:	f7f8 fe8e 	bl	8000b98 <__aeabi_d2iz>
 8007e7c:	4606      	mov	r6, r0
 8007e7e:	f7f8 fb71 	bl	8000564 <__aeabi_i2d>
 8007e82:	3630      	adds	r6, #48	; 0x30
 8007e84:	4602      	mov	r2, r0
 8007e86:	460b      	mov	r3, r1
 8007e88:	4640      	mov	r0, r8
 8007e8a:	4649      	mov	r1, r9
 8007e8c:	f7f8 fa1c 	bl	80002c8 <__aeabi_dsub>
 8007e90:	f805 6b01 	strb.w	r6, [r5], #1
 8007e94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e96:	429d      	cmp	r5, r3
 8007e98:	4680      	mov	r8, r0
 8007e9a:	4689      	mov	r9, r1
 8007e9c:	f04f 0200 	mov.w	r2, #0
 8007ea0:	d124      	bne.n	8007eec <_dtoa_r+0x60c>
 8007ea2:	4b1b      	ldr	r3, [pc, #108]	; (8007f10 <_dtoa_r+0x630>)
 8007ea4:	4650      	mov	r0, sl
 8007ea6:	4659      	mov	r1, fp
 8007ea8:	f7f8 fa10 	bl	80002cc <__adddf3>
 8007eac:	4602      	mov	r2, r0
 8007eae:	460b      	mov	r3, r1
 8007eb0:	4640      	mov	r0, r8
 8007eb2:	4649      	mov	r1, r9
 8007eb4:	f7f8 fe50 	bl	8000b58 <__aeabi_dcmpgt>
 8007eb8:	2800      	cmp	r0, #0
 8007eba:	d173      	bne.n	8007fa4 <_dtoa_r+0x6c4>
 8007ebc:	4652      	mov	r2, sl
 8007ebe:	465b      	mov	r3, fp
 8007ec0:	4913      	ldr	r1, [pc, #76]	; (8007f10 <_dtoa_r+0x630>)
 8007ec2:	2000      	movs	r0, #0
 8007ec4:	f7f8 fa00 	bl	80002c8 <__aeabi_dsub>
 8007ec8:	4602      	mov	r2, r0
 8007eca:	460b      	mov	r3, r1
 8007ecc:	4640      	mov	r0, r8
 8007ece:	4649      	mov	r1, r9
 8007ed0:	f7f8 fe24 	bl	8000b1c <__aeabi_dcmplt>
 8007ed4:	2800      	cmp	r0, #0
 8007ed6:	f43f af35 	beq.w	8007d44 <_dtoa_r+0x464>
 8007eda:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007edc:	1e6b      	subs	r3, r5, #1
 8007ede:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ee0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007ee4:	2b30      	cmp	r3, #48	; 0x30
 8007ee6:	d0f8      	beq.n	8007eda <_dtoa_r+0x5fa>
 8007ee8:	9700      	str	r7, [sp, #0]
 8007eea:	e049      	b.n	8007f80 <_dtoa_r+0x6a0>
 8007eec:	4b05      	ldr	r3, [pc, #20]	; (8007f04 <_dtoa_r+0x624>)
 8007eee:	f7f8 fba3 	bl	8000638 <__aeabi_dmul>
 8007ef2:	4680      	mov	r8, r0
 8007ef4:	4689      	mov	r9, r1
 8007ef6:	e7bd      	b.n	8007e74 <_dtoa_r+0x594>
 8007ef8:	08009e60 	.word	0x08009e60
 8007efc:	08009e38 	.word	0x08009e38
 8007f00:	3ff00000 	.word	0x3ff00000
 8007f04:	40240000 	.word	0x40240000
 8007f08:	401c0000 	.word	0x401c0000
 8007f0c:	40140000 	.word	0x40140000
 8007f10:	3fe00000 	.word	0x3fe00000
 8007f14:	9d01      	ldr	r5, [sp, #4]
 8007f16:	4656      	mov	r6, sl
 8007f18:	465f      	mov	r7, fp
 8007f1a:	4642      	mov	r2, r8
 8007f1c:	464b      	mov	r3, r9
 8007f1e:	4630      	mov	r0, r6
 8007f20:	4639      	mov	r1, r7
 8007f22:	f7f8 fcb3 	bl	800088c <__aeabi_ddiv>
 8007f26:	f7f8 fe37 	bl	8000b98 <__aeabi_d2iz>
 8007f2a:	4682      	mov	sl, r0
 8007f2c:	f7f8 fb1a 	bl	8000564 <__aeabi_i2d>
 8007f30:	4642      	mov	r2, r8
 8007f32:	464b      	mov	r3, r9
 8007f34:	f7f8 fb80 	bl	8000638 <__aeabi_dmul>
 8007f38:	4602      	mov	r2, r0
 8007f3a:	460b      	mov	r3, r1
 8007f3c:	4630      	mov	r0, r6
 8007f3e:	4639      	mov	r1, r7
 8007f40:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007f44:	f7f8 f9c0 	bl	80002c8 <__aeabi_dsub>
 8007f48:	f805 6b01 	strb.w	r6, [r5], #1
 8007f4c:	9e01      	ldr	r6, [sp, #4]
 8007f4e:	9f03      	ldr	r7, [sp, #12]
 8007f50:	1bae      	subs	r6, r5, r6
 8007f52:	42b7      	cmp	r7, r6
 8007f54:	4602      	mov	r2, r0
 8007f56:	460b      	mov	r3, r1
 8007f58:	d135      	bne.n	8007fc6 <_dtoa_r+0x6e6>
 8007f5a:	f7f8 f9b7 	bl	80002cc <__adddf3>
 8007f5e:	4642      	mov	r2, r8
 8007f60:	464b      	mov	r3, r9
 8007f62:	4606      	mov	r6, r0
 8007f64:	460f      	mov	r7, r1
 8007f66:	f7f8 fdf7 	bl	8000b58 <__aeabi_dcmpgt>
 8007f6a:	b9d0      	cbnz	r0, 8007fa2 <_dtoa_r+0x6c2>
 8007f6c:	4642      	mov	r2, r8
 8007f6e:	464b      	mov	r3, r9
 8007f70:	4630      	mov	r0, r6
 8007f72:	4639      	mov	r1, r7
 8007f74:	f7f8 fdc8 	bl	8000b08 <__aeabi_dcmpeq>
 8007f78:	b110      	cbz	r0, 8007f80 <_dtoa_r+0x6a0>
 8007f7a:	f01a 0f01 	tst.w	sl, #1
 8007f7e:	d110      	bne.n	8007fa2 <_dtoa_r+0x6c2>
 8007f80:	4620      	mov	r0, r4
 8007f82:	ee18 1a10 	vmov	r1, s16
 8007f86:	f000 faf7 	bl	8008578 <_Bfree>
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	9800      	ldr	r0, [sp, #0]
 8007f8e:	702b      	strb	r3, [r5, #0]
 8007f90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f92:	3001      	adds	r0, #1
 8007f94:	6018      	str	r0, [r3, #0]
 8007f96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	f43f acf1 	beq.w	8007980 <_dtoa_r+0xa0>
 8007f9e:	601d      	str	r5, [r3, #0]
 8007fa0:	e4ee      	b.n	8007980 <_dtoa_r+0xa0>
 8007fa2:	9f00      	ldr	r7, [sp, #0]
 8007fa4:	462b      	mov	r3, r5
 8007fa6:	461d      	mov	r5, r3
 8007fa8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007fac:	2a39      	cmp	r2, #57	; 0x39
 8007fae:	d106      	bne.n	8007fbe <_dtoa_r+0x6de>
 8007fb0:	9a01      	ldr	r2, [sp, #4]
 8007fb2:	429a      	cmp	r2, r3
 8007fb4:	d1f7      	bne.n	8007fa6 <_dtoa_r+0x6c6>
 8007fb6:	9901      	ldr	r1, [sp, #4]
 8007fb8:	2230      	movs	r2, #48	; 0x30
 8007fba:	3701      	adds	r7, #1
 8007fbc:	700a      	strb	r2, [r1, #0]
 8007fbe:	781a      	ldrb	r2, [r3, #0]
 8007fc0:	3201      	adds	r2, #1
 8007fc2:	701a      	strb	r2, [r3, #0]
 8007fc4:	e790      	b.n	8007ee8 <_dtoa_r+0x608>
 8007fc6:	4ba6      	ldr	r3, [pc, #664]	; (8008260 <_dtoa_r+0x980>)
 8007fc8:	2200      	movs	r2, #0
 8007fca:	f7f8 fb35 	bl	8000638 <__aeabi_dmul>
 8007fce:	2200      	movs	r2, #0
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	4606      	mov	r6, r0
 8007fd4:	460f      	mov	r7, r1
 8007fd6:	f7f8 fd97 	bl	8000b08 <__aeabi_dcmpeq>
 8007fda:	2800      	cmp	r0, #0
 8007fdc:	d09d      	beq.n	8007f1a <_dtoa_r+0x63a>
 8007fde:	e7cf      	b.n	8007f80 <_dtoa_r+0x6a0>
 8007fe0:	9a08      	ldr	r2, [sp, #32]
 8007fe2:	2a00      	cmp	r2, #0
 8007fe4:	f000 80d7 	beq.w	8008196 <_dtoa_r+0x8b6>
 8007fe8:	9a06      	ldr	r2, [sp, #24]
 8007fea:	2a01      	cmp	r2, #1
 8007fec:	f300 80ba 	bgt.w	8008164 <_dtoa_r+0x884>
 8007ff0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007ff2:	2a00      	cmp	r2, #0
 8007ff4:	f000 80b2 	beq.w	800815c <_dtoa_r+0x87c>
 8007ff8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007ffc:	9e07      	ldr	r6, [sp, #28]
 8007ffe:	9d04      	ldr	r5, [sp, #16]
 8008000:	9a04      	ldr	r2, [sp, #16]
 8008002:	441a      	add	r2, r3
 8008004:	9204      	str	r2, [sp, #16]
 8008006:	9a05      	ldr	r2, [sp, #20]
 8008008:	2101      	movs	r1, #1
 800800a:	441a      	add	r2, r3
 800800c:	4620      	mov	r0, r4
 800800e:	9205      	str	r2, [sp, #20]
 8008010:	f000 fb6a 	bl	80086e8 <__i2b>
 8008014:	4607      	mov	r7, r0
 8008016:	2d00      	cmp	r5, #0
 8008018:	dd0c      	ble.n	8008034 <_dtoa_r+0x754>
 800801a:	9b05      	ldr	r3, [sp, #20]
 800801c:	2b00      	cmp	r3, #0
 800801e:	dd09      	ble.n	8008034 <_dtoa_r+0x754>
 8008020:	42ab      	cmp	r3, r5
 8008022:	9a04      	ldr	r2, [sp, #16]
 8008024:	bfa8      	it	ge
 8008026:	462b      	movge	r3, r5
 8008028:	1ad2      	subs	r2, r2, r3
 800802a:	9204      	str	r2, [sp, #16]
 800802c:	9a05      	ldr	r2, [sp, #20]
 800802e:	1aed      	subs	r5, r5, r3
 8008030:	1ad3      	subs	r3, r2, r3
 8008032:	9305      	str	r3, [sp, #20]
 8008034:	9b07      	ldr	r3, [sp, #28]
 8008036:	b31b      	cbz	r3, 8008080 <_dtoa_r+0x7a0>
 8008038:	9b08      	ldr	r3, [sp, #32]
 800803a:	2b00      	cmp	r3, #0
 800803c:	f000 80af 	beq.w	800819e <_dtoa_r+0x8be>
 8008040:	2e00      	cmp	r6, #0
 8008042:	dd13      	ble.n	800806c <_dtoa_r+0x78c>
 8008044:	4639      	mov	r1, r7
 8008046:	4632      	mov	r2, r6
 8008048:	4620      	mov	r0, r4
 800804a:	f000 fc0d 	bl	8008868 <__pow5mult>
 800804e:	ee18 2a10 	vmov	r2, s16
 8008052:	4601      	mov	r1, r0
 8008054:	4607      	mov	r7, r0
 8008056:	4620      	mov	r0, r4
 8008058:	f000 fb5c 	bl	8008714 <__multiply>
 800805c:	ee18 1a10 	vmov	r1, s16
 8008060:	4680      	mov	r8, r0
 8008062:	4620      	mov	r0, r4
 8008064:	f000 fa88 	bl	8008578 <_Bfree>
 8008068:	ee08 8a10 	vmov	s16, r8
 800806c:	9b07      	ldr	r3, [sp, #28]
 800806e:	1b9a      	subs	r2, r3, r6
 8008070:	d006      	beq.n	8008080 <_dtoa_r+0x7a0>
 8008072:	ee18 1a10 	vmov	r1, s16
 8008076:	4620      	mov	r0, r4
 8008078:	f000 fbf6 	bl	8008868 <__pow5mult>
 800807c:	ee08 0a10 	vmov	s16, r0
 8008080:	2101      	movs	r1, #1
 8008082:	4620      	mov	r0, r4
 8008084:	f000 fb30 	bl	80086e8 <__i2b>
 8008088:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800808a:	2b00      	cmp	r3, #0
 800808c:	4606      	mov	r6, r0
 800808e:	f340 8088 	ble.w	80081a2 <_dtoa_r+0x8c2>
 8008092:	461a      	mov	r2, r3
 8008094:	4601      	mov	r1, r0
 8008096:	4620      	mov	r0, r4
 8008098:	f000 fbe6 	bl	8008868 <__pow5mult>
 800809c:	9b06      	ldr	r3, [sp, #24]
 800809e:	2b01      	cmp	r3, #1
 80080a0:	4606      	mov	r6, r0
 80080a2:	f340 8081 	ble.w	80081a8 <_dtoa_r+0x8c8>
 80080a6:	f04f 0800 	mov.w	r8, #0
 80080aa:	6933      	ldr	r3, [r6, #16]
 80080ac:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80080b0:	6918      	ldr	r0, [r3, #16]
 80080b2:	f000 fac9 	bl	8008648 <__hi0bits>
 80080b6:	f1c0 0020 	rsb	r0, r0, #32
 80080ba:	9b05      	ldr	r3, [sp, #20]
 80080bc:	4418      	add	r0, r3
 80080be:	f010 001f 	ands.w	r0, r0, #31
 80080c2:	f000 8092 	beq.w	80081ea <_dtoa_r+0x90a>
 80080c6:	f1c0 0320 	rsb	r3, r0, #32
 80080ca:	2b04      	cmp	r3, #4
 80080cc:	f340 808a 	ble.w	80081e4 <_dtoa_r+0x904>
 80080d0:	f1c0 001c 	rsb	r0, r0, #28
 80080d4:	9b04      	ldr	r3, [sp, #16]
 80080d6:	4403      	add	r3, r0
 80080d8:	9304      	str	r3, [sp, #16]
 80080da:	9b05      	ldr	r3, [sp, #20]
 80080dc:	4403      	add	r3, r0
 80080de:	4405      	add	r5, r0
 80080e0:	9305      	str	r3, [sp, #20]
 80080e2:	9b04      	ldr	r3, [sp, #16]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	dd07      	ble.n	80080f8 <_dtoa_r+0x818>
 80080e8:	ee18 1a10 	vmov	r1, s16
 80080ec:	461a      	mov	r2, r3
 80080ee:	4620      	mov	r0, r4
 80080f0:	f000 fc14 	bl	800891c <__lshift>
 80080f4:	ee08 0a10 	vmov	s16, r0
 80080f8:	9b05      	ldr	r3, [sp, #20]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	dd05      	ble.n	800810a <_dtoa_r+0x82a>
 80080fe:	4631      	mov	r1, r6
 8008100:	461a      	mov	r2, r3
 8008102:	4620      	mov	r0, r4
 8008104:	f000 fc0a 	bl	800891c <__lshift>
 8008108:	4606      	mov	r6, r0
 800810a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800810c:	2b00      	cmp	r3, #0
 800810e:	d06e      	beq.n	80081ee <_dtoa_r+0x90e>
 8008110:	ee18 0a10 	vmov	r0, s16
 8008114:	4631      	mov	r1, r6
 8008116:	f000 fc71 	bl	80089fc <__mcmp>
 800811a:	2800      	cmp	r0, #0
 800811c:	da67      	bge.n	80081ee <_dtoa_r+0x90e>
 800811e:	9b00      	ldr	r3, [sp, #0]
 8008120:	3b01      	subs	r3, #1
 8008122:	ee18 1a10 	vmov	r1, s16
 8008126:	9300      	str	r3, [sp, #0]
 8008128:	220a      	movs	r2, #10
 800812a:	2300      	movs	r3, #0
 800812c:	4620      	mov	r0, r4
 800812e:	f000 fa45 	bl	80085bc <__multadd>
 8008132:	9b08      	ldr	r3, [sp, #32]
 8008134:	ee08 0a10 	vmov	s16, r0
 8008138:	2b00      	cmp	r3, #0
 800813a:	f000 81b1 	beq.w	80084a0 <_dtoa_r+0xbc0>
 800813e:	2300      	movs	r3, #0
 8008140:	4639      	mov	r1, r7
 8008142:	220a      	movs	r2, #10
 8008144:	4620      	mov	r0, r4
 8008146:	f000 fa39 	bl	80085bc <__multadd>
 800814a:	9b02      	ldr	r3, [sp, #8]
 800814c:	2b00      	cmp	r3, #0
 800814e:	4607      	mov	r7, r0
 8008150:	f300 808e 	bgt.w	8008270 <_dtoa_r+0x990>
 8008154:	9b06      	ldr	r3, [sp, #24]
 8008156:	2b02      	cmp	r3, #2
 8008158:	dc51      	bgt.n	80081fe <_dtoa_r+0x91e>
 800815a:	e089      	b.n	8008270 <_dtoa_r+0x990>
 800815c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800815e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008162:	e74b      	b.n	8007ffc <_dtoa_r+0x71c>
 8008164:	9b03      	ldr	r3, [sp, #12]
 8008166:	1e5e      	subs	r6, r3, #1
 8008168:	9b07      	ldr	r3, [sp, #28]
 800816a:	42b3      	cmp	r3, r6
 800816c:	bfbf      	itttt	lt
 800816e:	9b07      	ldrlt	r3, [sp, #28]
 8008170:	9607      	strlt	r6, [sp, #28]
 8008172:	1af2      	sublt	r2, r6, r3
 8008174:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008176:	bfb6      	itet	lt
 8008178:	189b      	addlt	r3, r3, r2
 800817a:	1b9e      	subge	r6, r3, r6
 800817c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800817e:	9b03      	ldr	r3, [sp, #12]
 8008180:	bfb8      	it	lt
 8008182:	2600      	movlt	r6, #0
 8008184:	2b00      	cmp	r3, #0
 8008186:	bfb7      	itett	lt
 8008188:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800818c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008190:	1a9d      	sublt	r5, r3, r2
 8008192:	2300      	movlt	r3, #0
 8008194:	e734      	b.n	8008000 <_dtoa_r+0x720>
 8008196:	9e07      	ldr	r6, [sp, #28]
 8008198:	9d04      	ldr	r5, [sp, #16]
 800819a:	9f08      	ldr	r7, [sp, #32]
 800819c:	e73b      	b.n	8008016 <_dtoa_r+0x736>
 800819e:	9a07      	ldr	r2, [sp, #28]
 80081a0:	e767      	b.n	8008072 <_dtoa_r+0x792>
 80081a2:	9b06      	ldr	r3, [sp, #24]
 80081a4:	2b01      	cmp	r3, #1
 80081a6:	dc18      	bgt.n	80081da <_dtoa_r+0x8fa>
 80081a8:	f1ba 0f00 	cmp.w	sl, #0
 80081ac:	d115      	bne.n	80081da <_dtoa_r+0x8fa>
 80081ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80081b2:	b993      	cbnz	r3, 80081da <_dtoa_r+0x8fa>
 80081b4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80081b8:	0d1b      	lsrs	r3, r3, #20
 80081ba:	051b      	lsls	r3, r3, #20
 80081bc:	b183      	cbz	r3, 80081e0 <_dtoa_r+0x900>
 80081be:	9b04      	ldr	r3, [sp, #16]
 80081c0:	3301      	adds	r3, #1
 80081c2:	9304      	str	r3, [sp, #16]
 80081c4:	9b05      	ldr	r3, [sp, #20]
 80081c6:	3301      	adds	r3, #1
 80081c8:	9305      	str	r3, [sp, #20]
 80081ca:	f04f 0801 	mov.w	r8, #1
 80081ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	f47f af6a 	bne.w	80080aa <_dtoa_r+0x7ca>
 80081d6:	2001      	movs	r0, #1
 80081d8:	e76f      	b.n	80080ba <_dtoa_r+0x7da>
 80081da:	f04f 0800 	mov.w	r8, #0
 80081de:	e7f6      	b.n	80081ce <_dtoa_r+0x8ee>
 80081e0:	4698      	mov	r8, r3
 80081e2:	e7f4      	b.n	80081ce <_dtoa_r+0x8ee>
 80081e4:	f43f af7d 	beq.w	80080e2 <_dtoa_r+0x802>
 80081e8:	4618      	mov	r0, r3
 80081ea:	301c      	adds	r0, #28
 80081ec:	e772      	b.n	80080d4 <_dtoa_r+0x7f4>
 80081ee:	9b03      	ldr	r3, [sp, #12]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	dc37      	bgt.n	8008264 <_dtoa_r+0x984>
 80081f4:	9b06      	ldr	r3, [sp, #24]
 80081f6:	2b02      	cmp	r3, #2
 80081f8:	dd34      	ble.n	8008264 <_dtoa_r+0x984>
 80081fa:	9b03      	ldr	r3, [sp, #12]
 80081fc:	9302      	str	r3, [sp, #8]
 80081fe:	9b02      	ldr	r3, [sp, #8]
 8008200:	b96b      	cbnz	r3, 800821e <_dtoa_r+0x93e>
 8008202:	4631      	mov	r1, r6
 8008204:	2205      	movs	r2, #5
 8008206:	4620      	mov	r0, r4
 8008208:	f000 f9d8 	bl	80085bc <__multadd>
 800820c:	4601      	mov	r1, r0
 800820e:	4606      	mov	r6, r0
 8008210:	ee18 0a10 	vmov	r0, s16
 8008214:	f000 fbf2 	bl	80089fc <__mcmp>
 8008218:	2800      	cmp	r0, #0
 800821a:	f73f adbb 	bgt.w	8007d94 <_dtoa_r+0x4b4>
 800821e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008220:	9d01      	ldr	r5, [sp, #4]
 8008222:	43db      	mvns	r3, r3
 8008224:	9300      	str	r3, [sp, #0]
 8008226:	f04f 0800 	mov.w	r8, #0
 800822a:	4631      	mov	r1, r6
 800822c:	4620      	mov	r0, r4
 800822e:	f000 f9a3 	bl	8008578 <_Bfree>
 8008232:	2f00      	cmp	r7, #0
 8008234:	f43f aea4 	beq.w	8007f80 <_dtoa_r+0x6a0>
 8008238:	f1b8 0f00 	cmp.w	r8, #0
 800823c:	d005      	beq.n	800824a <_dtoa_r+0x96a>
 800823e:	45b8      	cmp	r8, r7
 8008240:	d003      	beq.n	800824a <_dtoa_r+0x96a>
 8008242:	4641      	mov	r1, r8
 8008244:	4620      	mov	r0, r4
 8008246:	f000 f997 	bl	8008578 <_Bfree>
 800824a:	4639      	mov	r1, r7
 800824c:	4620      	mov	r0, r4
 800824e:	f000 f993 	bl	8008578 <_Bfree>
 8008252:	e695      	b.n	8007f80 <_dtoa_r+0x6a0>
 8008254:	2600      	movs	r6, #0
 8008256:	4637      	mov	r7, r6
 8008258:	e7e1      	b.n	800821e <_dtoa_r+0x93e>
 800825a:	9700      	str	r7, [sp, #0]
 800825c:	4637      	mov	r7, r6
 800825e:	e599      	b.n	8007d94 <_dtoa_r+0x4b4>
 8008260:	40240000 	.word	0x40240000
 8008264:	9b08      	ldr	r3, [sp, #32]
 8008266:	2b00      	cmp	r3, #0
 8008268:	f000 80ca 	beq.w	8008400 <_dtoa_r+0xb20>
 800826c:	9b03      	ldr	r3, [sp, #12]
 800826e:	9302      	str	r3, [sp, #8]
 8008270:	2d00      	cmp	r5, #0
 8008272:	dd05      	ble.n	8008280 <_dtoa_r+0x9a0>
 8008274:	4639      	mov	r1, r7
 8008276:	462a      	mov	r2, r5
 8008278:	4620      	mov	r0, r4
 800827a:	f000 fb4f 	bl	800891c <__lshift>
 800827e:	4607      	mov	r7, r0
 8008280:	f1b8 0f00 	cmp.w	r8, #0
 8008284:	d05b      	beq.n	800833e <_dtoa_r+0xa5e>
 8008286:	6879      	ldr	r1, [r7, #4]
 8008288:	4620      	mov	r0, r4
 800828a:	f000 f935 	bl	80084f8 <_Balloc>
 800828e:	4605      	mov	r5, r0
 8008290:	b928      	cbnz	r0, 800829e <_dtoa_r+0x9be>
 8008292:	4b87      	ldr	r3, [pc, #540]	; (80084b0 <_dtoa_r+0xbd0>)
 8008294:	4602      	mov	r2, r0
 8008296:	f240 21ea 	movw	r1, #746	; 0x2ea
 800829a:	f7ff bb3b 	b.w	8007914 <_dtoa_r+0x34>
 800829e:	693a      	ldr	r2, [r7, #16]
 80082a0:	3202      	adds	r2, #2
 80082a2:	0092      	lsls	r2, r2, #2
 80082a4:	f107 010c 	add.w	r1, r7, #12
 80082a8:	300c      	adds	r0, #12
 80082aa:	f000 f90b 	bl	80084c4 <memcpy>
 80082ae:	2201      	movs	r2, #1
 80082b0:	4629      	mov	r1, r5
 80082b2:	4620      	mov	r0, r4
 80082b4:	f000 fb32 	bl	800891c <__lshift>
 80082b8:	9b01      	ldr	r3, [sp, #4]
 80082ba:	f103 0901 	add.w	r9, r3, #1
 80082be:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80082c2:	4413      	add	r3, r2
 80082c4:	9305      	str	r3, [sp, #20]
 80082c6:	f00a 0301 	and.w	r3, sl, #1
 80082ca:	46b8      	mov	r8, r7
 80082cc:	9304      	str	r3, [sp, #16]
 80082ce:	4607      	mov	r7, r0
 80082d0:	4631      	mov	r1, r6
 80082d2:	ee18 0a10 	vmov	r0, s16
 80082d6:	f7ff fa78 	bl	80077ca <quorem>
 80082da:	4641      	mov	r1, r8
 80082dc:	9002      	str	r0, [sp, #8]
 80082de:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80082e2:	ee18 0a10 	vmov	r0, s16
 80082e6:	f000 fb89 	bl	80089fc <__mcmp>
 80082ea:	463a      	mov	r2, r7
 80082ec:	9003      	str	r0, [sp, #12]
 80082ee:	4631      	mov	r1, r6
 80082f0:	4620      	mov	r0, r4
 80082f2:	f000 fb9f 	bl	8008a34 <__mdiff>
 80082f6:	68c2      	ldr	r2, [r0, #12]
 80082f8:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 80082fc:	4605      	mov	r5, r0
 80082fe:	bb02      	cbnz	r2, 8008342 <_dtoa_r+0xa62>
 8008300:	4601      	mov	r1, r0
 8008302:	ee18 0a10 	vmov	r0, s16
 8008306:	f000 fb79 	bl	80089fc <__mcmp>
 800830a:	4602      	mov	r2, r0
 800830c:	4629      	mov	r1, r5
 800830e:	4620      	mov	r0, r4
 8008310:	9207      	str	r2, [sp, #28]
 8008312:	f000 f931 	bl	8008578 <_Bfree>
 8008316:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800831a:	ea43 0102 	orr.w	r1, r3, r2
 800831e:	9b04      	ldr	r3, [sp, #16]
 8008320:	430b      	orrs	r3, r1
 8008322:	464d      	mov	r5, r9
 8008324:	d10f      	bne.n	8008346 <_dtoa_r+0xa66>
 8008326:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800832a:	d02a      	beq.n	8008382 <_dtoa_r+0xaa2>
 800832c:	9b03      	ldr	r3, [sp, #12]
 800832e:	2b00      	cmp	r3, #0
 8008330:	dd02      	ble.n	8008338 <_dtoa_r+0xa58>
 8008332:	9b02      	ldr	r3, [sp, #8]
 8008334:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008338:	f88b a000 	strb.w	sl, [fp]
 800833c:	e775      	b.n	800822a <_dtoa_r+0x94a>
 800833e:	4638      	mov	r0, r7
 8008340:	e7ba      	b.n	80082b8 <_dtoa_r+0x9d8>
 8008342:	2201      	movs	r2, #1
 8008344:	e7e2      	b.n	800830c <_dtoa_r+0xa2c>
 8008346:	9b03      	ldr	r3, [sp, #12]
 8008348:	2b00      	cmp	r3, #0
 800834a:	db04      	blt.n	8008356 <_dtoa_r+0xa76>
 800834c:	9906      	ldr	r1, [sp, #24]
 800834e:	430b      	orrs	r3, r1
 8008350:	9904      	ldr	r1, [sp, #16]
 8008352:	430b      	orrs	r3, r1
 8008354:	d122      	bne.n	800839c <_dtoa_r+0xabc>
 8008356:	2a00      	cmp	r2, #0
 8008358:	ddee      	ble.n	8008338 <_dtoa_r+0xa58>
 800835a:	ee18 1a10 	vmov	r1, s16
 800835e:	2201      	movs	r2, #1
 8008360:	4620      	mov	r0, r4
 8008362:	f000 fadb 	bl	800891c <__lshift>
 8008366:	4631      	mov	r1, r6
 8008368:	ee08 0a10 	vmov	s16, r0
 800836c:	f000 fb46 	bl	80089fc <__mcmp>
 8008370:	2800      	cmp	r0, #0
 8008372:	dc03      	bgt.n	800837c <_dtoa_r+0xa9c>
 8008374:	d1e0      	bne.n	8008338 <_dtoa_r+0xa58>
 8008376:	f01a 0f01 	tst.w	sl, #1
 800837a:	d0dd      	beq.n	8008338 <_dtoa_r+0xa58>
 800837c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008380:	d1d7      	bne.n	8008332 <_dtoa_r+0xa52>
 8008382:	2339      	movs	r3, #57	; 0x39
 8008384:	f88b 3000 	strb.w	r3, [fp]
 8008388:	462b      	mov	r3, r5
 800838a:	461d      	mov	r5, r3
 800838c:	3b01      	subs	r3, #1
 800838e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008392:	2a39      	cmp	r2, #57	; 0x39
 8008394:	d071      	beq.n	800847a <_dtoa_r+0xb9a>
 8008396:	3201      	adds	r2, #1
 8008398:	701a      	strb	r2, [r3, #0]
 800839a:	e746      	b.n	800822a <_dtoa_r+0x94a>
 800839c:	2a00      	cmp	r2, #0
 800839e:	dd07      	ble.n	80083b0 <_dtoa_r+0xad0>
 80083a0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80083a4:	d0ed      	beq.n	8008382 <_dtoa_r+0xaa2>
 80083a6:	f10a 0301 	add.w	r3, sl, #1
 80083aa:	f88b 3000 	strb.w	r3, [fp]
 80083ae:	e73c      	b.n	800822a <_dtoa_r+0x94a>
 80083b0:	9b05      	ldr	r3, [sp, #20]
 80083b2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80083b6:	4599      	cmp	r9, r3
 80083b8:	d047      	beq.n	800844a <_dtoa_r+0xb6a>
 80083ba:	ee18 1a10 	vmov	r1, s16
 80083be:	2300      	movs	r3, #0
 80083c0:	220a      	movs	r2, #10
 80083c2:	4620      	mov	r0, r4
 80083c4:	f000 f8fa 	bl	80085bc <__multadd>
 80083c8:	45b8      	cmp	r8, r7
 80083ca:	ee08 0a10 	vmov	s16, r0
 80083ce:	f04f 0300 	mov.w	r3, #0
 80083d2:	f04f 020a 	mov.w	r2, #10
 80083d6:	4641      	mov	r1, r8
 80083d8:	4620      	mov	r0, r4
 80083da:	d106      	bne.n	80083ea <_dtoa_r+0xb0a>
 80083dc:	f000 f8ee 	bl	80085bc <__multadd>
 80083e0:	4680      	mov	r8, r0
 80083e2:	4607      	mov	r7, r0
 80083e4:	f109 0901 	add.w	r9, r9, #1
 80083e8:	e772      	b.n	80082d0 <_dtoa_r+0x9f0>
 80083ea:	f000 f8e7 	bl	80085bc <__multadd>
 80083ee:	4639      	mov	r1, r7
 80083f0:	4680      	mov	r8, r0
 80083f2:	2300      	movs	r3, #0
 80083f4:	220a      	movs	r2, #10
 80083f6:	4620      	mov	r0, r4
 80083f8:	f000 f8e0 	bl	80085bc <__multadd>
 80083fc:	4607      	mov	r7, r0
 80083fe:	e7f1      	b.n	80083e4 <_dtoa_r+0xb04>
 8008400:	9b03      	ldr	r3, [sp, #12]
 8008402:	9302      	str	r3, [sp, #8]
 8008404:	9d01      	ldr	r5, [sp, #4]
 8008406:	ee18 0a10 	vmov	r0, s16
 800840a:	4631      	mov	r1, r6
 800840c:	f7ff f9dd 	bl	80077ca <quorem>
 8008410:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008414:	9b01      	ldr	r3, [sp, #4]
 8008416:	f805 ab01 	strb.w	sl, [r5], #1
 800841a:	1aea      	subs	r2, r5, r3
 800841c:	9b02      	ldr	r3, [sp, #8]
 800841e:	4293      	cmp	r3, r2
 8008420:	dd09      	ble.n	8008436 <_dtoa_r+0xb56>
 8008422:	ee18 1a10 	vmov	r1, s16
 8008426:	2300      	movs	r3, #0
 8008428:	220a      	movs	r2, #10
 800842a:	4620      	mov	r0, r4
 800842c:	f000 f8c6 	bl	80085bc <__multadd>
 8008430:	ee08 0a10 	vmov	s16, r0
 8008434:	e7e7      	b.n	8008406 <_dtoa_r+0xb26>
 8008436:	9b02      	ldr	r3, [sp, #8]
 8008438:	2b00      	cmp	r3, #0
 800843a:	bfc8      	it	gt
 800843c:	461d      	movgt	r5, r3
 800843e:	9b01      	ldr	r3, [sp, #4]
 8008440:	bfd8      	it	le
 8008442:	2501      	movle	r5, #1
 8008444:	441d      	add	r5, r3
 8008446:	f04f 0800 	mov.w	r8, #0
 800844a:	ee18 1a10 	vmov	r1, s16
 800844e:	2201      	movs	r2, #1
 8008450:	4620      	mov	r0, r4
 8008452:	f000 fa63 	bl	800891c <__lshift>
 8008456:	4631      	mov	r1, r6
 8008458:	ee08 0a10 	vmov	s16, r0
 800845c:	f000 face 	bl	80089fc <__mcmp>
 8008460:	2800      	cmp	r0, #0
 8008462:	dc91      	bgt.n	8008388 <_dtoa_r+0xaa8>
 8008464:	d102      	bne.n	800846c <_dtoa_r+0xb8c>
 8008466:	f01a 0f01 	tst.w	sl, #1
 800846a:	d18d      	bne.n	8008388 <_dtoa_r+0xaa8>
 800846c:	462b      	mov	r3, r5
 800846e:	461d      	mov	r5, r3
 8008470:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008474:	2a30      	cmp	r2, #48	; 0x30
 8008476:	d0fa      	beq.n	800846e <_dtoa_r+0xb8e>
 8008478:	e6d7      	b.n	800822a <_dtoa_r+0x94a>
 800847a:	9a01      	ldr	r2, [sp, #4]
 800847c:	429a      	cmp	r2, r3
 800847e:	d184      	bne.n	800838a <_dtoa_r+0xaaa>
 8008480:	9b00      	ldr	r3, [sp, #0]
 8008482:	3301      	adds	r3, #1
 8008484:	9300      	str	r3, [sp, #0]
 8008486:	2331      	movs	r3, #49	; 0x31
 8008488:	7013      	strb	r3, [r2, #0]
 800848a:	e6ce      	b.n	800822a <_dtoa_r+0x94a>
 800848c:	4b09      	ldr	r3, [pc, #36]	; (80084b4 <_dtoa_r+0xbd4>)
 800848e:	f7ff ba95 	b.w	80079bc <_dtoa_r+0xdc>
 8008492:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008494:	2b00      	cmp	r3, #0
 8008496:	f47f aa6e 	bne.w	8007976 <_dtoa_r+0x96>
 800849a:	4b07      	ldr	r3, [pc, #28]	; (80084b8 <_dtoa_r+0xbd8>)
 800849c:	f7ff ba8e 	b.w	80079bc <_dtoa_r+0xdc>
 80084a0:	9b02      	ldr	r3, [sp, #8]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	dcae      	bgt.n	8008404 <_dtoa_r+0xb24>
 80084a6:	9b06      	ldr	r3, [sp, #24]
 80084a8:	2b02      	cmp	r3, #2
 80084aa:	f73f aea8 	bgt.w	80081fe <_dtoa_r+0x91e>
 80084ae:	e7a9      	b.n	8008404 <_dtoa_r+0xb24>
 80084b0:	08009dc7 	.word	0x08009dc7
 80084b4:	08009d24 	.word	0x08009d24
 80084b8:	08009d48 	.word	0x08009d48

080084bc <_localeconv_r>:
 80084bc:	4800      	ldr	r0, [pc, #0]	; (80084c0 <_localeconv_r+0x4>)
 80084be:	4770      	bx	lr
 80084c0:	2000340c 	.word	0x2000340c

080084c4 <memcpy>:
 80084c4:	440a      	add	r2, r1
 80084c6:	4291      	cmp	r1, r2
 80084c8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80084cc:	d100      	bne.n	80084d0 <memcpy+0xc>
 80084ce:	4770      	bx	lr
 80084d0:	b510      	push	{r4, lr}
 80084d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80084da:	4291      	cmp	r1, r2
 80084dc:	d1f9      	bne.n	80084d2 <memcpy+0xe>
 80084de:	bd10      	pop	{r4, pc}

080084e0 <__malloc_lock>:
 80084e0:	4801      	ldr	r0, [pc, #4]	; (80084e8 <__malloc_lock+0x8>)
 80084e2:	f000 bd30 	b.w	8008f46 <__retarget_lock_acquire_recursive>
 80084e6:	bf00      	nop
 80084e8:	2000382c 	.word	0x2000382c

080084ec <__malloc_unlock>:
 80084ec:	4801      	ldr	r0, [pc, #4]	; (80084f4 <__malloc_unlock+0x8>)
 80084ee:	f000 bd2b 	b.w	8008f48 <__retarget_lock_release_recursive>
 80084f2:	bf00      	nop
 80084f4:	2000382c 	.word	0x2000382c

080084f8 <_Balloc>:
 80084f8:	b570      	push	{r4, r5, r6, lr}
 80084fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80084fc:	4604      	mov	r4, r0
 80084fe:	460d      	mov	r5, r1
 8008500:	b976      	cbnz	r6, 8008520 <_Balloc+0x28>
 8008502:	2010      	movs	r0, #16
 8008504:	f7fe fbbc 	bl	8006c80 <malloc>
 8008508:	4602      	mov	r2, r0
 800850a:	6260      	str	r0, [r4, #36]	; 0x24
 800850c:	b920      	cbnz	r0, 8008518 <_Balloc+0x20>
 800850e:	4b18      	ldr	r3, [pc, #96]	; (8008570 <_Balloc+0x78>)
 8008510:	4818      	ldr	r0, [pc, #96]	; (8008574 <_Balloc+0x7c>)
 8008512:	2166      	movs	r1, #102	; 0x66
 8008514:	f000 fce6 	bl	8008ee4 <__assert_func>
 8008518:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800851c:	6006      	str	r6, [r0, #0]
 800851e:	60c6      	str	r6, [r0, #12]
 8008520:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008522:	68f3      	ldr	r3, [r6, #12]
 8008524:	b183      	cbz	r3, 8008548 <_Balloc+0x50>
 8008526:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008528:	68db      	ldr	r3, [r3, #12]
 800852a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800852e:	b9b8      	cbnz	r0, 8008560 <_Balloc+0x68>
 8008530:	2101      	movs	r1, #1
 8008532:	fa01 f605 	lsl.w	r6, r1, r5
 8008536:	1d72      	adds	r2, r6, #5
 8008538:	0092      	lsls	r2, r2, #2
 800853a:	4620      	mov	r0, r4
 800853c:	f000 fb60 	bl	8008c00 <_calloc_r>
 8008540:	b160      	cbz	r0, 800855c <_Balloc+0x64>
 8008542:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008546:	e00e      	b.n	8008566 <_Balloc+0x6e>
 8008548:	2221      	movs	r2, #33	; 0x21
 800854a:	2104      	movs	r1, #4
 800854c:	4620      	mov	r0, r4
 800854e:	f000 fb57 	bl	8008c00 <_calloc_r>
 8008552:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008554:	60f0      	str	r0, [r6, #12]
 8008556:	68db      	ldr	r3, [r3, #12]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d1e4      	bne.n	8008526 <_Balloc+0x2e>
 800855c:	2000      	movs	r0, #0
 800855e:	bd70      	pop	{r4, r5, r6, pc}
 8008560:	6802      	ldr	r2, [r0, #0]
 8008562:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008566:	2300      	movs	r3, #0
 8008568:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800856c:	e7f7      	b.n	800855e <_Balloc+0x66>
 800856e:	bf00      	nop
 8008570:	08009d55 	.word	0x08009d55
 8008574:	08009dd8 	.word	0x08009dd8

08008578 <_Bfree>:
 8008578:	b570      	push	{r4, r5, r6, lr}
 800857a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800857c:	4605      	mov	r5, r0
 800857e:	460c      	mov	r4, r1
 8008580:	b976      	cbnz	r6, 80085a0 <_Bfree+0x28>
 8008582:	2010      	movs	r0, #16
 8008584:	f7fe fb7c 	bl	8006c80 <malloc>
 8008588:	4602      	mov	r2, r0
 800858a:	6268      	str	r0, [r5, #36]	; 0x24
 800858c:	b920      	cbnz	r0, 8008598 <_Bfree+0x20>
 800858e:	4b09      	ldr	r3, [pc, #36]	; (80085b4 <_Bfree+0x3c>)
 8008590:	4809      	ldr	r0, [pc, #36]	; (80085b8 <_Bfree+0x40>)
 8008592:	218a      	movs	r1, #138	; 0x8a
 8008594:	f000 fca6 	bl	8008ee4 <__assert_func>
 8008598:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800859c:	6006      	str	r6, [r0, #0]
 800859e:	60c6      	str	r6, [r0, #12]
 80085a0:	b13c      	cbz	r4, 80085b2 <_Bfree+0x3a>
 80085a2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80085a4:	6862      	ldr	r2, [r4, #4]
 80085a6:	68db      	ldr	r3, [r3, #12]
 80085a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80085ac:	6021      	str	r1, [r4, #0]
 80085ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80085b2:	bd70      	pop	{r4, r5, r6, pc}
 80085b4:	08009d55 	.word	0x08009d55
 80085b8:	08009dd8 	.word	0x08009dd8

080085bc <__multadd>:
 80085bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085c0:	690d      	ldr	r5, [r1, #16]
 80085c2:	4607      	mov	r7, r0
 80085c4:	460c      	mov	r4, r1
 80085c6:	461e      	mov	r6, r3
 80085c8:	f101 0c14 	add.w	ip, r1, #20
 80085cc:	2000      	movs	r0, #0
 80085ce:	f8dc 3000 	ldr.w	r3, [ip]
 80085d2:	b299      	uxth	r1, r3
 80085d4:	fb02 6101 	mla	r1, r2, r1, r6
 80085d8:	0c1e      	lsrs	r6, r3, #16
 80085da:	0c0b      	lsrs	r3, r1, #16
 80085dc:	fb02 3306 	mla	r3, r2, r6, r3
 80085e0:	b289      	uxth	r1, r1
 80085e2:	3001      	adds	r0, #1
 80085e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80085e8:	4285      	cmp	r5, r0
 80085ea:	f84c 1b04 	str.w	r1, [ip], #4
 80085ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80085f2:	dcec      	bgt.n	80085ce <__multadd+0x12>
 80085f4:	b30e      	cbz	r6, 800863a <__multadd+0x7e>
 80085f6:	68a3      	ldr	r3, [r4, #8]
 80085f8:	42ab      	cmp	r3, r5
 80085fa:	dc19      	bgt.n	8008630 <__multadd+0x74>
 80085fc:	6861      	ldr	r1, [r4, #4]
 80085fe:	4638      	mov	r0, r7
 8008600:	3101      	adds	r1, #1
 8008602:	f7ff ff79 	bl	80084f8 <_Balloc>
 8008606:	4680      	mov	r8, r0
 8008608:	b928      	cbnz	r0, 8008616 <__multadd+0x5a>
 800860a:	4602      	mov	r2, r0
 800860c:	4b0c      	ldr	r3, [pc, #48]	; (8008640 <__multadd+0x84>)
 800860e:	480d      	ldr	r0, [pc, #52]	; (8008644 <__multadd+0x88>)
 8008610:	21b5      	movs	r1, #181	; 0xb5
 8008612:	f000 fc67 	bl	8008ee4 <__assert_func>
 8008616:	6922      	ldr	r2, [r4, #16]
 8008618:	3202      	adds	r2, #2
 800861a:	f104 010c 	add.w	r1, r4, #12
 800861e:	0092      	lsls	r2, r2, #2
 8008620:	300c      	adds	r0, #12
 8008622:	f7ff ff4f 	bl	80084c4 <memcpy>
 8008626:	4621      	mov	r1, r4
 8008628:	4638      	mov	r0, r7
 800862a:	f7ff ffa5 	bl	8008578 <_Bfree>
 800862e:	4644      	mov	r4, r8
 8008630:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008634:	3501      	adds	r5, #1
 8008636:	615e      	str	r6, [r3, #20]
 8008638:	6125      	str	r5, [r4, #16]
 800863a:	4620      	mov	r0, r4
 800863c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008640:	08009dc7 	.word	0x08009dc7
 8008644:	08009dd8 	.word	0x08009dd8

08008648 <__hi0bits>:
 8008648:	0c03      	lsrs	r3, r0, #16
 800864a:	041b      	lsls	r3, r3, #16
 800864c:	b9d3      	cbnz	r3, 8008684 <__hi0bits+0x3c>
 800864e:	0400      	lsls	r0, r0, #16
 8008650:	2310      	movs	r3, #16
 8008652:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008656:	bf04      	itt	eq
 8008658:	0200      	lsleq	r0, r0, #8
 800865a:	3308      	addeq	r3, #8
 800865c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008660:	bf04      	itt	eq
 8008662:	0100      	lsleq	r0, r0, #4
 8008664:	3304      	addeq	r3, #4
 8008666:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800866a:	bf04      	itt	eq
 800866c:	0080      	lsleq	r0, r0, #2
 800866e:	3302      	addeq	r3, #2
 8008670:	2800      	cmp	r0, #0
 8008672:	db05      	blt.n	8008680 <__hi0bits+0x38>
 8008674:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008678:	f103 0301 	add.w	r3, r3, #1
 800867c:	bf08      	it	eq
 800867e:	2320      	moveq	r3, #32
 8008680:	4618      	mov	r0, r3
 8008682:	4770      	bx	lr
 8008684:	2300      	movs	r3, #0
 8008686:	e7e4      	b.n	8008652 <__hi0bits+0xa>

08008688 <__lo0bits>:
 8008688:	6803      	ldr	r3, [r0, #0]
 800868a:	f013 0207 	ands.w	r2, r3, #7
 800868e:	4601      	mov	r1, r0
 8008690:	d00b      	beq.n	80086aa <__lo0bits+0x22>
 8008692:	07da      	lsls	r2, r3, #31
 8008694:	d423      	bmi.n	80086de <__lo0bits+0x56>
 8008696:	0798      	lsls	r0, r3, #30
 8008698:	bf49      	itett	mi
 800869a:	085b      	lsrmi	r3, r3, #1
 800869c:	089b      	lsrpl	r3, r3, #2
 800869e:	2001      	movmi	r0, #1
 80086a0:	600b      	strmi	r3, [r1, #0]
 80086a2:	bf5c      	itt	pl
 80086a4:	600b      	strpl	r3, [r1, #0]
 80086a6:	2002      	movpl	r0, #2
 80086a8:	4770      	bx	lr
 80086aa:	b298      	uxth	r0, r3
 80086ac:	b9a8      	cbnz	r0, 80086da <__lo0bits+0x52>
 80086ae:	0c1b      	lsrs	r3, r3, #16
 80086b0:	2010      	movs	r0, #16
 80086b2:	b2da      	uxtb	r2, r3
 80086b4:	b90a      	cbnz	r2, 80086ba <__lo0bits+0x32>
 80086b6:	3008      	adds	r0, #8
 80086b8:	0a1b      	lsrs	r3, r3, #8
 80086ba:	071a      	lsls	r2, r3, #28
 80086bc:	bf04      	itt	eq
 80086be:	091b      	lsreq	r3, r3, #4
 80086c0:	3004      	addeq	r0, #4
 80086c2:	079a      	lsls	r2, r3, #30
 80086c4:	bf04      	itt	eq
 80086c6:	089b      	lsreq	r3, r3, #2
 80086c8:	3002      	addeq	r0, #2
 80086ca:	07da      	lsls	r2, r3, #31
 80086cc:	d403      	bmi.n	80086d6 <__lo0bits+0x4e>
 80086ce:	085b      	lsrs	r3, r3, #1
 80086d0:	f100 0001 	add.w	r0, r0, #1
 80086d4:	d005      	beq.n	80086e2 <__lo0bits+0x5a>
 80086d6:	600b      	str	r3, [r1, #0]
 80086d8:	4770      	bx	lr
 80086da:	4610      	mov	r0, r2
 80086dc:	e7e9      	b.n	80086b2 <__lo0bits+0x2a>
 80086de:	2000      	movs	r0, #0
 80086e0:	4770      	bx	lr
 80086e2:	2020      	movs	r0, #32
 80086e4:	4770      	bx	lr
	...

080086e8 <__i2b>:
 80086e8:	b510      	push	{r4, lr}
 80086ea:	460c      	mov	r4, r1
 80086ec:	2101      	movs	r1, #1
 80086ee:	f7ff ff03 	bl	80084f8 <_Balloc>
 80086f2:	4602      	mov	r2, r0
 80086f4:	b928      	cbnz	r0, 8008702 <__i2b+0x1a>
 80086f6:	4b05      	ldr	r3, [pc, #20]	; (800870c <__i2b+0x24>)
 80086f8:	4805      	ldr	r0, [pc, #20]	; (8008710 <__i2b+0x28>)
 80086fa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80086fe:	f000 fbf1 	bl	8008ee4 <__assert_func>
 8008702:	2301      	movs	r3, #1
 8008704:	6144      	str	r4, [r0, #20]
 8008706:	6103      	str	r3, [r0, #16]
 8008708:	bd10      	pop	{r4, pc}
 800870a:	bf00      	nop
 800870c:	08009dc7 	.word	0x08009dc7
 8008710:	08009dd8 	.word	0x08009dd8

08008714 <__multiply>:
 8008714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008718:	4691      	mov	r9, r2
 800871a:	690a      	ldr	r2, [r1, #16]
 800871c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008720:	429a      	cmp	r2, r3
 8008722:	bfb8      	it	lt
 8008724:	460b      	movlt	r3, r1
 8008726:	460c      	mov	r4, r1
 8008728:	bfbc      	itt	lt
 800872a:	464c      	movlt	r4, r9
 800872c:	4699      	movlt	r9, r3
 800872e:	6927      	ldr	r7, [r4, #16]
 8008730:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008734:	68a3      	ldr	r3, [r4, #8]
 8008736:	6861      	ldr	r1, [r4, #4]
 8008738:	eb07 060a 	add.w	r6, r7, sl
 800873c:	42b3      	cmp	r3, r6
 800873e:	b085      	sub	sp, #20
 8008740:	bfb8      	it	lt
 8008742:	3101      	addlt	r1, #1
 8008744:	f7ff fed8 	bl	80084f8 <_Balloc>
 8008748:	b930      	cbnz	r0, 8008758 <__multiply+0x44>
 800874a:	4602      	mov	r2, r0
 800874c:	4b44      	ldr	r3, [pc, #272]	; (8008860 <__multiply+0x14c>)
 800874e:	4845      	ldr	r0, [pc, #276]	; (8008864 <__multiply+0x150>)
 8008750:	f240 115d 	movw	r1, #349	; 0x15d
 8008754:	f000 fbc6 	bl	8008ee4 <__assert_func>
 8008758:	f100 0514 	add.w	r5, r0, #20
 800875c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008760:	462b      	mov	r3, r5
 8008762:	2200      	movs	r2, #0
 8008764:	4543      	cmp	r3, r8
 8008766:	d321      	bcc.n	80087ac <__multiply+0x98>
 8008768:	f104 0314 	add.w	r3, r4, #20
 800876c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008770:	f109 0314 	add.w	r3, r9, #20
 8008774:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008778:	9202      	str	r2, [sp, #8]
 800877a:	1b3a      	subs	r2, r7, r4
 800877c:	3a15      	subs	r2, #21
 800877e:	f022 0203 	bic.w	r2, r2, #3
 8008782:	3204      	adds	r2, #4
 8008784:	f104 0115 	add.w	r1, r4, #21
 8008788:	428f      	cmp	r7, r1
 800878a:	bf38      	it	cc
 800878c:	2204      	movcc	r2, #4
 800878e:	9201      	str	r2, [sp, #4]
 8008790:	9a02      	ldr	r2, [sp, #8]
 8008792:	9303      	str	r3, [sp, #12]
 8008794:	429a      	cmp	r2, r3
 8008796:	d80c      	bhi.n	80087b2 <__multiply+0x9e>
 8008798:	2e00      	cmp	r6, #0
 800879a:	dd03      	ble.n	80087a4 <__multiply+0x90>
 800879c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d05a      	beq.n	800885a <__multiply+0x146>
 80087a4:	6106      	str	r6, [r0, #16]
 80087a6:	b005      	add	sp, #20
 80087a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ac:	f843 2b04 	str.w	r2, [r3], #4
 80087b0:	e7d8      	b.n	8008764 <__multiply+0x50>
 80087b2:	f8b3 a000 	ldrh.w	sl, [r3]
 80087b6:	f1ba 0f00 	cmp.w	sl, #0
 80087ba:	d024      	beq.n	8008806 <__multiply+0xf2>
 80087bc:	f104 0e14 	add.w	lr, r4, #20
 80087c0:	46a9      	mov	r9, r5
 80087c2:	f04f 0c00 	mov.w	ip, #0
 80087c6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80087ca:	f8d9 1000 	ldr.w	r1, [r9]
 80087ce:	fa1f fb82 	uxth.w	fp, r2
 80087d2:	b289      	uxth	r1, r1
 80087d4:	fb0a 110b 	mla	r1, sl, fp, r1
 80087d8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80087dc:	f8d9 2000 	ldr.w	r2, [r9]
 80087e0:	4461      	add	r1, ip
 80087e2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80087e6:	fb0a c20b 	mla	r2, sl, fp, ip
 80087ea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80087ee:	b289      	uxth	r1, r1
 80087f0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80087f4:	4577      	cmp	r7, lr
 80087f6:	f849 1b04 	str.w	r1, [r9], #4
 80087fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80087fe:	d8e2      	bhi.n	80087c6 <__multiply+0xb2>
 8008800:	9a01      	ldr	r2, [sp, #4]
 8008802:	f845 c002 	str.w	ip, [r5, r2]
 8008806:	9a03      	ldr	r2, [sp, #12]
 8008808:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800880c:	3304      	adds	r3, #4
 800880e:	f1b9 0f00 	cmp.w	r9, #0
 8008812:	d020      	beq.n	8008856 <__multiply+0x142>
 8008814:	6829      	ldr	r1, [r5, #0]
 8008816:	f104 0c14 	add.w	ip, r4, #20
 800881a:	46ae      	mov	lr, r5
 800881c:	f04f 0a00 	mov.w	sl, #0
 8008820:	f8bc b000 	ldrh.w	fp, [ip]
 8008824:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008828:	fb09 220b 	mla	r2, r9, fp, r2
 800882c:	4492      	add	sl, r2
 800882e:	b289      	uxth	r1, r1
 8008830:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008834:	f84e 1b04 	str.w	r1, [lr], #4
 8008838:	f85c 2b04 	ldr.w	r2, [ip], #4
 800883c:	f8be 1000 	ldrh.w	r1, [lr]
 8008840:	0c12      	lsrs	r2, r2, #16
 8008842:	fb09 1102 	mla	r1, r9, r2, r1
 8008846:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800884a:	4567      	cmp	r7, ip
 800884c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008850:	d8e6      	bhi.n	8008820 <__multiply+0x10c>
 8008852:	9a01      	ldr	r2, [sp, #4]
 8008854:	50a9      	str	r1, [r5, r2]
 8008856:	3504      	adds	r5, #4
 8008858:	e79a      	b.n	8008790 <__multiply+0x7c>
 800885a:	3e01      	subs	r6, #1
 800885c:	e79c      	b.n	8008798 <__multiply+0x84>
 800885e:	bf00      	nop
 8008860:	08009dc7 	.word	0x08009dc7
 8008864:	08009dd8 	.word	0x08009dd8

08008868 <__pow5mult>:
 8008868:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800886c:	4615      	mov	r5, r2
 800886e:	f012 0203 	ands.w	r2, r2, #3
 8008872:	4606      	mov	r6, r0
 8008874:	460f      	mov	r7, r1
 8008876:	d007      	beq.n	8008888 <__pow5mult+0x20>
 8008878:	4c25      	ldr	r4, [pc, #148]	; (8008910 <__pow5mult+0xa8>)
 800887a:	3a01      	subs	r2, #1
 800887c:	2300      	movs	r3, #0
 800887e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008882:	f7ff fe9b 	bl	80085bc <__multadd>
 8008886:	4607      	mov	r7, r0
 8008888:	10ad      	asrs	r5, r5, #2
 800888a:	d03d      	beq.n	8008908 <__pow5mult+0xa0>
 800888c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800888e:	b97c      	cbnz	r4, 80088b0 <__pow5mult+0x48>
 8008890:	2010      	movs	r0, #16
 8008892:	f7fe f9f5 	bl	8006c80 <malloc>
 8008896:	4602      	mov	r2, r0
 8008898:	6270      	str	r0, [r6, #36]	; 0x24
 800889a:	b928      	cbnz	r0, 80088a8 <__pow5mult+0x40>
 800889c:	4b1d      	ldr	r3, [pc, #116]	; (8008914 <__pow5mult+0xac>)
 800889e:	481e      	ldr	r0, [pc, #120]	; (8008918 <__pow5mult+0xb0>)
 80088a0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80088a4:	f000 fb1e 	bl	8008ee4 <__assert_func>
 80088a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80088ac:	6004      	str	r4, [r0, #0]
 80088ae:	60c4      	str	r4, [r0, #12]
 80088b0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80088b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80088b8:	b94c      	cbnz	r4, 80088ce <__pow5mult+0x66>
 80088ba:	f240 2171 	movw	r1, #625	; 0x271
 80088be:	4630      	mov	r0, r6
 80088c0:	f7ff ff12 	bl	80086e8 <__i2b>
 80088c4:	2300      	movs	r3, #0
 80088c6:	f8c8 0008 	str.w	r0, [r8, #8]
 80088ca:	4604      	mov	r4, r0
 80088cc:	6003      	str	r3, [r0, #0]
 80088ce:	f04f 0900 	mov.w	r9, #0
 80088d2:	07eb      	lsls	r3, r5, #31
 80088d4:	d50a      	bpl.n	80088ec <__pow5mult+0x84>
 80088d6:	4639      	mov	r1, r7
 80088d8:	4622      	mov	r2, r4
 80088da:	4630      	mov	r0, r6
 80088dc:	f7ff ff1a 	bl	8008714 <__multiply>
 80088e0:	4639      	mov	r1, r7
 80088e2:	4680      	mov	r8, r0
 80088e4:	4630      	mov	r0, r6
 80088e6:	f7ff fe47 	bl	8008578 <_Bfree>
 80088ea:	4647      	mov	r7, r8
 80088ec:	106d      	asrs	r5, r5, #1
 80088ee:	d00b      	beq.n	8008908 <__pow5mult+0xa0>
 80088f0:	6820      	ldr	r0, [r4, #0]
 80088f2:	b938      	cbnz	r0, 8008904 <__pow5mult+0x9c>
 80088f4:	4622      	mov	r2, r4
 80088f6:	4621      	mov	r1, r4
 80088f8:	4630      	mov	r0, r6
 80088fa:	f7ff ff0b 	bl	8008714 <__multiply>
 80088fe:	6020      	str	r0, [r4, #0]
 8008900:	f8c0 9000 	str.w	r9, [r0]
 8008904:	4604      	mov	r4, r0
 8008906:	e7e4      	b.n	80088d2 <__pow5mult+0x6a>
 8008908:	4638      	mov	r0, r7
 800890a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800890e:	bf00      	nop
 8008910:	08009f28 	.word	0x08009f28
 8008914:	08009d55 	.word	0x08009d55
 8008918:	08009dd8 	.word	0x08009dd8

0800891c <__lshift>:
 800891c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008920:	460c      	mov	r4, r1
 8008922:	6849      	ldr	r1, [r1, #4]
 8008924:	6923      	ldr	r3, [r4, #16]
 8008926:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800892a:	68a3      	ldr	r3, [r4, #8]
 800892c:	4607      	mov	r7, r0
 800892e:	4691      	mov	r9, r2
 8008930:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008934:	f108 0601 	add.w	r6, r8, #1
 8008938:	42b3      	cmp	r3, r6
 800893a:	db0b      	blt.n	8008954 <__lshift+0x38>
 800893c:	4638      	mov	r0, r7
 800893e:	f7ff fddb 	bl	80084f8 <_Balloc>
 8008942:	4605      	mov	r5, r0
 8008944:	b948      	cbnz	r0, 800895a <__lshift+0x3e>
 8008946:	4602      	mov	r2, r0
 8008948:	4b2a      	ldr	r3, [pc, #168]	; (80089f4 <__lshift+0xd8>)
 800894a:	482b      	ldr	r0, [pc, #172]	; (80089f8 <__lshift+0xdc>)
 800894c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008950:	f000 fac8 	bl	8008ee4 <__assert_func>
 8008954:	3101      	adds	r1, #1
 8008956:	005b      	lsls	r3, r3, #1
 8008958:	e7ee      	b.n	8008938 <__lshift+0x1c>
 800895a:	2300      	movs	r3, #0
 800895c:	f100 0114 	add.w	r1, r0, #20
 8008960:	f100 0210 	add.w	r2, r0, #16
 8008964:	4618      	mov	r0, r3
 8008966:	4553      	cmp	r3, sl
 8008968:	db37      	blt.n	80089da <__lshift+0xbe>
 800896a:	6920      	ldr	r0, [r4, #16]
 800896c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008970:	f104 0314 	add.w	r3, r4, #20
 8008974:	f019 091f 	ands.w	r9, r9, #31
 8008978:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800897c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008980:	d02f      	beq.n	80089e2 <__lshift+0xc6>
 8008982:	f1c9 0e20 	rsb	lr, r9, #32
 8008986:	468a      	mov	sl, r1
 8008988:	f04f 0c00 	mov.w	ip, #0
 800898c:	681a      	ldr	r2, [r3, #0]
 800898e:	fa02 f209 	lsl.w	r2, r2, r9
 8008992:	ea42 020c 	orr.w	r2, r2, ip
 8008996:	f84a 2b04 	str.w	r2, [sl], #4
 800899a:	f853 2b04 	ldr.w	r2, [r3], #4
 800899e:	4298      	cmp	r0, r3
 80089a0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80089a4:	d8f2      	bhi.n	800898c <__lshift+0x70>
 80089a6:	1b03      	subs	r3, r0, r4
 80089a8:	3b15      	subs	r3, #21
 80089aa:	f023 0303 	bic.w	r3, r3, #3
 80089ae:	3304      	adds	r3, #4
 80089b0:	f104 0215 	add.w	r2, r4, #21
 80089b4:	4290      	cmp	r0, r2
 80089b6:	bf38      	it	cc
 80089b8:	2304      	movcc	r3, #4
 80089ba:	f841 c003 	str.w	ip, [r1, r3]
 80089be:	f1bc 0f00 	cmp.w	ip, #0
 80089c2:	d001      	beq.n	80089c8 <__lshift+0xac>
 80089c4:	f108 0602 	add.w	r6, r8, #2
 80089c8:	3e01      	subs	r6, #1
 80089ca:	4638      	mov	r0, r7
 80089cc:	612e      	str	r6, [r5, #16]
 80089ce:	4621      	mov	r1, r4
 80089d0:	f7ff fdd2 	bl	8008578 <_Bfree>
 80089d4:	4628      	mov	r0, r5
 80089d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089da:	f842 0f04 	str.w	r0, [r2, #4]!
 80089de:	3301      	adds	r3, #1
 80089e0:	e7c1      	b.n	8008966 <__lshift+0x4a>
 80089e2:	3904      	subs	r1, #4
 80089e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80089e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80089ec:	4298      	cmp	r0, r3
 80089ee:	d8f9      	bhi.n	80089e4 <__lshift+0xc8>
 80089f0:	e7ea      	b.n	80089c8 <__lshift+0xac>
 80089f2:	bf00      	nop
 80089f4:	08009dc7 	.word	0x08009dc7
 80089f8:	08009dd8 	.word	0x08009dd8

080089fc <__mcmp>:
 80089fc:	b530      	push	{r4, r5, lr}
 80089fe:	6902      	ldr	r2, [r0, #16]
 8008a00:	690c      	ldr	r4, [r1, #16]
 8008a02:	1b12      	subs	r2, r2, r4
 8008a04:	d10e      	bne.n	8008a24 <__mcmp+0x28>
 8008a06:	f100 0314 	add.w	r3, r0, #20
 8008a0a:	3114      	adds	r1, #20
 8008a0c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008a10:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008a14:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008a18:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008a1c:	42a5      	cmp	r5, r4
 8008a1e:	d003      	beq.n	8008a28 <__mcmp+0x2c>
 8008a20:	d305      	bcc.n	8008a2e <__mcmp+0x32>
 8008a22:	2201      	movs	r2, #1
 8008a24:	4610      	mov	r0, r2
 8008a26:	bd30      	pop	{r4, r5, pc}
 8008a28:	4283      	cmp	r3, r0
 8008a2a:	d3f3      	bcc.n	8008a14 <__mcmp+0x18>
 8008a2c:	e7fa      	b.n	8008a24 <__mcmp+0x28>
 8008a2e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008a32:	e7f7      	b.n	8008a24 <__mcmp+0x28>

08008a34 <__mdiff>:
 8008a34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a38:	460c      	mov	r4, r1
 8008a3a:	4606      	mov	r6, r0
 8008a3c:	4611      	mov	r1, r2
 8008a3e:	4620      	mov	r0, r4
 8008a40:	4690      	mov	r8, r2
 8008a42:	f7ff ffdb 	bl	80089fc <__mcmp>
 8008a46:	1e05      	subs	r5, r0, #0
 8008a48:	d110      	bne.n	8008a6c <__mdiff+0x38>
 8008a4a:	4629      	mov	r1, r5
 8008a4c:	4630      	mov	r0, r6
 8008a4e:	f7ff fd53 	bl	80084f8 <_Balloc>
 8008a52:	b930      	cbnz	r0, 8008a62 <__mdiff+0x2e>
 8008a54:	4b3a      	ldr	r3, [pc, #232]	; (8008b40 <__mdiff+0x10c>)
 8008a56:	4602      	mov	r2, r0
 8008a58:	f240 2132 	movw	r1, #562	; 0x232
 8008a5c:	4839      	ldr	r0, [pc, #228]	; (8008b44 <__mdiff+0x110>)
 8008a5e:	f000 fa41 	bl	8008ee4 <__assert_func>
 8008a62:	2301      	movs	r3, #1
 8008a64:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008a68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a6c:	bfa4      	itt	ge
 8008a6e:	4643      	movge	r3, r8
 8008a70:	46a0      	movge	r8, r4
 8008a72:	4630      	mov	r0, r6
 8008a74:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008a78:	bfa6      	itte	ge
 8008a7a:	461c      	movge	r4, r3
 8008a7c:	2500      	movge	r5, #0
 8008a7e:	2501      	movlt	r5, #1
 8008a80:	f7ff fd3a 	bl	80084f8 <_Balloc>
 8008a84:	b920      	cbnz	r0, 8008a90 <__mdiff+0x5c>
 8008a86:	4b2e      	ldr	r3, [pc, #184]	; (8008b40 <__mdiff+0x10c>)
 8008a88:	4602      	mov	r2, r0
 8008a8a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008a8e:	e7e5      	b.n	8008a5c <__mdiff+0x28>
 8008a90:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008a94:	6926      	ldr	r6, [r4, #16]
 8008a96:	60c5      	str	r5, [r0, #12]
 8008a98:	f104 0914 	add.w	r9, r4, #20
 8008a9c:	f108 0514 	add.w	r5, r8, #20
 8008aa0:	f100 0e14 	add.w	lr, r0, #20
 8008aa4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008aa8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008aac:	f108 0210 	add.w	r2, r8, #16
 8008ab0:	46f2      	mov	sl, lr
 8008ab2:	2100      	movs	r1, #0
 8008ab4:	f859 3b04 	ldr.w	r3, [r9], #4
 8008ab8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008abc:	fa1f f883 	uxth.w	r8, r3
 8008ac0:	fa11 f18b 	uxtah	r1, r1, fp
 8008ac4:	0c1b      	lsrs	r3, r3, #16
 8008ac6:	eba1 0808 	sub.w	r8, r1, r8
 8008aca:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008ace:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008ad2:	fa1f f888 	uxth.w	r8, r8
 8008ad6:	1419      	asrs	r1, r3, #16
 8008ad8:	454e      	cmp	r6, r9
 8008ada:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008ade:	f84a 3b04 	str.w	r3, [sl], #4
 8008ae2:	d8e7      	bhi.n	8008ab4 <__mdiff+0x80>
 8008ae4:	1b33      	subs	r3, r6, r4
 8008ae6:	3b15      	subs	r3, #21
 8008ae8:	f023 0303 	bic.w	r3, r3, #3
 8008aec:	3304      	adds	r3, #4
 8008aee:	3415      	adds	r4, #21
 8008af0:	42a6      	cmp	r6, r4
 8008af2:	bf38      	it	cc
 8008af4:	2304      	movcc	r3, #4
 8008af6:	441d      	add	r5, r3
 8008af8:	4473      	add	r3, lr
 8008afa:	469e      	mov	lr, r3
 8008afc:	462e      	mov	r6, r5
 8008afe:	4566      	cmp	r6, ip
 8008b00:	d30e      	bcc.n	8008b20 <__mdiff+0xec>
 8008b02:	f10c 0203 	add.w	r2, ip, #3
 8008b06:	1b52      	subs	r2, r2, r5
 8008b08:	f022 0203 	bic.w	r2, r2, #3
 8008b0c:	3d03      	subs	r5, #3
 8008b0e:	45ac      	cmp	ip, r5
 8008b10:	bf38      	it	cc
 8008b12:	2200      	movcc	r2, #0
 8008b14:	441a      	add	r2, r3
 8008b16:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008b1a:	b17b      	cbz	r3, 8008b3c <__mdiff+0x108>
 8008b1c:	6107      	str	r7, [r0, #16]
 8008b1e:	e7a3      	b.n	8008a68 <__mdiff+0x34>
 8008b20:	f856 8b04 	ldr.w	r8, [r6], #4
 8008b24:	fa11 f288 	uxtah	r2, r1, r8
 8008b28:	1414      	asrs	r4, r2, #16
 8008b2a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008b2e:	b292      	uxth	r2, r2
 8008b30:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008b34:	f84e 2b04 	str.w	r2, [lr], #4
 8008b38:	1421      	asrs	r1, r4, #16
 8008b3a:	e7e0      	b.n	8008afe <__mdiff+0xca>
 8008b3c:	3f01      	subs	r7, #1
 8008b3e:	e7ea      	b.n	8008b16 <__mdiff+0xe2>
 8008b40:	08009dc7 	.word	0x08009dc7
 8008b44:	08009dd8 	.word	0x08009dd8

08008b48 <__d2b>:
 8008b48:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008b4c:	4689      	mov	r9, r1
 8008b4e:	2101      	movs	r1, #1
 8008b50:	ec57 6b10 	vmov	r6, r7, d0
 8008b54:	4690      	mov	r8, r2
 8008b56:	f7ff fccf 	bl	80084f8 <_Balloc>
 8008b5a:	4604      	mov	r4, r0
 8008b5c:	b930      	cbnz	r0, 8008b6c <__d2b+0x24>
 8008b5e:	4602      	mov	r2, r0
 8008b60:	4b25      	ldr	r3, [pc, #148]	; (8008bf8 <__d2b+0xb0>)
 8008b62:	4826      	ldr	r0, [pc, #152]	; (8008bfc <__d2b+0xb4>)
 8008b64:	f240 310a 	movw	r1, #778	; 0x30a
 8008b68:	f000 f9bc 	bl	8008ee4 <__assert_func>
 8008b6c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008b70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008b74:	bb35      	cbnz	r5, 8008bc4 <__d2b+0x7c>
 8008b76:	2e00      	cmp	r6, #0
 8008b78:	9301      	str	r3, [sp, #4]
 8008b7a:	d028      	beq.n	8008bce <__d2b+0x86>
 8008b7c:	4668      	mov	r0, sp
 8008b7e:	9600      	str	r6, [sp, #0]
 8008b80:	f7ff fd82 	bl	8008688 <__lo0bits>
 8008b84:	9900      	ldr	r1, [sp, #0]
 8008b86:	b300      	cbz	r0, 8008bca <__d2b+0x82>
 8008b88:	9a01      	ldr	r2, [sp, #4]
 8008b8a:	f1c0 0320 	rsb	r3, r0, #32
 8008b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b92:	430b      	orrs	r3, r1
 8008b94:	40c2      	lsrs	r2, r0
 8008b96:	6163      	str	r3, [r4, #20]
 8008b98:	9201      	str	r2, [sp, #4]
 8008b9a:	9b01      	ldr	r3, [sp, #4]
 8008b9c:	61a3      	str	r3, [r4, #24]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	bf14      	ite	ne
 8008ba2:	2202      	movne	r2, #2
 8008ba4:	2201      	moveq	r2, #1
 8008ba6:	6122      	str	r2, [r4, #16]
 8008ba8:	b1d5      	cbz	r5, 8008be0 <__d2b+0x98>
 8008baa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008bae:	4405      	add	r5, r0
 8008bb0:	f8c9 5000 	str.w	r5, [r9]
 8008bb4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008bb8:	f8c8 0000 	str.w	r0, [r8]
 8008bbc:	4620      	mov	r0, r4
 8008bbe:	b003      	add	sp, #12
 8008bc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008bc4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008bc8:	e7d5      	b.n	8008b76 <__d2b+0x2e>
 8008bca:	6161      	str	r1, [r4, #20]
 8008bcc:	e7e5      	b.n	8008b9a <__d2b+0x52>
 8008bce:	a801      	add	r0, sp, #4
 8008bd0:	f7ff fd5a 	bl	8008688 <__lo0bits>
 8008bd4:	9b01      	ldr	r3, [sp, #4]
 8008bd6:	6163      	str	r3, [r4, #20]
 8008bd8:	2201      	movs	r2, #1
 8008bda:	6122      	str	r2, [r4, #16]
 8008bdc:	3020      	adds	r0, #32
 8008bde:	e7e3      	b.n	8008ba8 <__d2b+0x60>
 8008be0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008be4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008be8:	f8c9 0000 	str.w	r0, [r9]
 8008bec:	6918      	ldr	r0, [r3, #16]
 8008bee:	f7ff fd2b 	bl	8008648 <__hi0bits>
 8008bf2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008bf6:	e7df      	b.n	8008bb8 <__d2b+0x70>
 8008bf8:	08009dc7 	.word	0x08009dc7
 8008bfc:	08009dd8 	.word	0x08009dd8

08008c00 <_calloc_r>:
 8008c00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008c02:	fba1 2402 	umull	r2, r4, r1, r2
 8008c06:	b94c      	cbnz	r4, 8008c1c <_calloc_r+0x1c>
 8008c08:	4611      	mov	r1, r2
 8008c0a:	9201      	str	r2, [sp, #4]
 8008c0c:	f7fe f8bc 	bl	8006d88 <_malloc_r>
 8008c10:	9a01      	ldr	r2, [sp, #4]
 8008c12:	4605      	mov	r5, r0
 8008c14:	b930      	cbnz	r0, 8008c24 <_calloc_r+0x24>
 8008c16:	4628      	mov	r0, r5
 8008c18:	b003      	add	sp, #12
 8008c1a:	bd30      	pop	{r4, r5, pc}
 8008c1c:	220c      	movs	r2, #12
 8008c1e:	6002      	str	r2, [r0, #0]
 8008c20:	2500      	movs	r5, #0
 8008c22:	e7f8      	b.n	8008c16 <_calloc_r+0x16>
 8008c24:	4621      	mov	r1, r4
 8008c26:	f7fe f83b 	bl	8006ca0 <memset>
 8008c2a:	e7f4      	b.n	8008c16 <_calloc_r+0x16>

08008c2c <__ssputs_r>:
 8008c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c30:	688e      	ldr	r6, [r1, #8]
 8008c32:	429e      	cmp	r6, r3
 8008c34:	4682      	mov	sl, r0
 8008c36:	460c      	mov	r4, r1
 8008c38:	4690      	mov	r8, r2
 8008c3a:	461f      	mov	r7, r3
 8008c3c:	d838      	bhi.n	8008cb0 <__ssputs_r+0x84>
 8008c3e:	898a      	ldrh	r2, [r1, #12]
 8008c40:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008c44:	d032      	beq.n	8008cac <__ssputs_r+0x80>
 8008c46:	6825      	ldr	r5, [r4, #0]
 8008c48:	6909      	ldr	r1, [r1, #16]
 8008c4a:	eba5 0901 	sub.w	r9, r5, r1
 8008c4e:	6965      	ldr	r5, [r4, #20]
 8008c50:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008c54:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008c58:	3301      	adds	r3, #1
 8008c5a:	444b      	add	r3, r9
 8008c5c:	106d      	asrs	r5, r5, #1
 8008c5e:	429d      	cmp	r5, r3
 8008c60:	bf38      	it	cc
 8008c62:	461d      	movcc	r5, r3
 8008c64:	0553      	lsls	r3, r2, #21
 8008c66:	d531      	bpl.n	8008ccc <__ssputs_r+0xa0>
 8008c68:	4629      	mov	r1, r5
 8008c6a:	f7fe f88d 	bl	8006d88 <_malloc_r>
 8008c6e:	4606      	mov	r6, r0
 8008c70:	b950      	cbnz	r0, 8008c88 <__ssputs_r+0x5c>
 8008c72:	230c      	movs	r3, #12
 8008c74:	f8ca 3000 	str.w	r3, [sl]
 8008c78:	89a3      	ldrh	r3, [r4, #12]
 8008c7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c7e:	81a3      	strh	r3, [r4, #12]
 8008c80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008c84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c88:	6921      	ldr	r1, [r4, #16]
 8008c8a:	464a      	mov	r2, r9
 8008c8c:	f7ff fc1a 	bl	80084c4 <memcpy>
 8008c90:	89a3      	ldrh	r3, [r4, #12]
 8008c92:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008c96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c9a:	81a3      	strh	r3, [r4, #12]
 8008c9c:	6126      	str	r6, [r4, #16]
 8008c9e:	6165      	str	r5, [r4, #20]
 8008ca0:	444e      	add	r6, r9
 8008ca2:	eba5 0509 	sub.w	r5, r5, r9
 8008ca6:	6026      	str	r6, [r4, #0]
 8008ca8:	60a5      	str	r5, [r4, #8]
 8008caa:	463e      	mov	r6, r7
 8008cac:	42be      	cmp	r6, r7
 8008cae:	d900      	bls.n	8008cb2 <__ssputs_r+0x86>
 8008cb0:	463e      	mov	r6, r7
 8008cb2:	6820      	ldr	r0, [r4, #0]
 8008cb4:	4632      	mov	r2, r6
 8008cb6:	4641      	mov	r1, r8
 8008cb8:	f000 f959 	bl	8008f6e <memmove>
 8008cbc:	68a3      	ldr	r3, [r4, #8]
 8008cbe:	1b9b      	subs	r3, r3, r6
 8008cc0:	60a3      	str	r3, [r4, #8]
 8008cc2:	6823      	ldr	r3, [r4, #0]
 8008cc4:	4433      	add	r3, r6
 8008cc6:	6023      	str	r3, [r4, #0]
 8008cc8:	2000      	movs	r0, #0
 8008cca:	e7db      	b.n	8008c84 <__ssputs_r+0x58>
 8008ccc:	462a      	mov	r2, r5
 8008cce:	f000 f968 	bl	8008fa2 <_realloc_r>
 8008cd2:	4606      	mov	r6, r0
 8008cd4:	2800      	cmp	r0, #0
 8008cd6:	d1e1      	bne.n	8008c9c <__ssputs_r+0x70>
 8008cd8:	6921      	ldr	r1, [r4, #16]
 8008cda:	4650      	mov	r0, sl
 8008cdc:	f7fd ffe8 	bl	8006cb0 <_free_r>
 8008ce0:	e7c7      	b.n	8008c72 <__ssputs_r+0x46>
	...

08008ce4 <_svfiprintf_r>:
 8008ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ce8:	4698      	mov	r8, r3
 8008cea:	898b      	ldrh	r3, [r1, #12]
 8008cec:	061b      	lsls	r3, r3, #24
 8008cee:	b09d      	sub	sp, #116	; 0x74
 8008cf0:	4607      	mov	r7, r0
 8008cf2:	460d      	mov	r5, r1
 8008cf4:	4614      	mov	r4, r2
 8008cf6:	d50e      	bpl.n	8008d16 <_svfiprintf_r+0x32>
 8008cf8:	690b      	ldr	r3, [r1, #16]
 8008cfa:	b963      	cbnz	r3, 8008d16 <_svfiprintf_r+0x32>
 8008cfc:	2140      	movs	r1, #64	; 0x40
 8008cfe:	f7fe f843 	bl	8006d88 <_malloc_r>
 8008d02:	6028      	str	r0, [r5, #0]
 8008d04:	6128      	str	r0, [r5, #16]
 8008d06:	b920      	cbnz	r0, 8008d12 <_svfiprintf_r+0x2e>
 8008d08:	230c      	movs	r3, #12
 8008d0a:	603b      	str	r3, [r7, #0]
 8008d0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008d10:	e0d1      	b.n	8008eb6 <_svfiprintf_r+0x1d2>
 8008d12:	2340      	movs	r3, #64	; 0x40
 8008d14:	616b      	str	r3, [r5, #20]
 8008d16:	2300      	movs	r3, #0
 8008d18:	9309      	str	r3, [sp, #36]	; 0x24
 8008d1a:	2320      	movs	r3, #32
 8008d1c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008d20:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d24:	2330      	movs	r3, #48	; 0x30
 8008d26:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008ed0 <_svfiprintf_r+0x1ec>
 8008d2a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008d2e:	f04f 0901 	mov.w	r9, #1
 8008d32:	4623      	mov	r3, r4
 8008d34:	469a      	mov	sl, r3
 8008d36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d3a:	b10a      	cbz	r2, 8008d40 <_svfiprintf_r+0x5c>
 8008d3c:	2a25      	cmp	r2, #37	; 0x25
 8008d3e:	d1f9      	bne.n	8008d34 <_svfiprintf_r+0x50>
 8008d40:	ebba 0b04 	subs.w	fp, sl, r4
 8008d44:	d00b      	beq.n	8008d5e <_svfiprintf_r+0x7a>
 8008d46:	465b      	mov	r3, fp
 8008d48:	4622      	mov	r2, r4
 8008d4a:	4629      	mov	r1, r5
 8008d4c:	4638      	mov	r0, r7
 8008d4e:	f7ff ff6d 	bl	8008c2c <__ssputs_r>
 8008d52:	3001      	adds	r0, #1
 8008d54:	f000 80aa 	beq.w	8008eac <_svfiprintf_r+0x1c8>
 8008d58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d5a:	445a      	add	r2, fp
 8008d5c:	9209      	str	r2, [sp, #36]	; 0x24
 8008d5e:	f89a 3000 	ldrb.w	r3, [sl]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	f000 80a2 	beq.w	8008eac <_svfiprintf_r+0x1c8>
 8008d68:	2300      	movs	r3, #0
 8008d6a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008d6e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d72:	f10a 0a01 	add.w	sl, sl, #1
 8008d76:	9304      	str	r3, [sp, #16]
 8008d78:	9307      	str	r3, [sp, #28]
 8008d7a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d7e:	931a      	str	r3, [sp, #104]	; 0x68
 8008d80:	4654      	mov	r4, sl
 8008d82:	2205      	movs	r2, #5
 8008d84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d88:	4851      	ldr	r0, [pc, #324]	; (8008ed0 <_svfiprintf_r+0x1ec>)
 8008d8a:	f7f7 fa49 	bl	8000220 <memchr>
 8008d8e:	9a04      	ldr	r2, [sp, #16]
 8008d90:	b9d8      	cbnz	r0, 8008dca <_svfiprintf_r+0xe6>
 8008d92:	06d0      	lsls	r0, r2, #27
 8008d94:	bf44      	itt	mi
 8008d96:	2320      	movmi	r3, #32
 8008d98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d9c:	0711      	lsls	r1, r2, #28
 8008d9e:	bf44      	itt	mi
 8008da0:	232b      	movmi	r3, #43	; 0x2b
 8008da2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008da6:	f89a 3000 	ldrb.w	r3, [sl]
 8008daa:	2b2a      	cmp	r3, #42	; 0x2a
 8008dac:	d015      	beq.n	8008dda <_svfiprintf_r+0xf6>
 8008dae:	9a07      	ldr	r2, [sp, #28]
 8008db0:	4654      	mov	r4, sl
 8008db2:	2000      	movs	r0, #0
 8008db4:	f04f 0c0a 	mov.w	ip, #10
 8008db8:	4621      	mov	r1, r4
 8008dba:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008dbe:	3b30      	subs	r3, #48	; 0x30
 8008dc0:	2b09      	cmp	r3, #9
 8008dc2:	d94e      	bls.n	8008e62 <_svfiprintf_r+0x17e>
 8008dc4:	b1b0      	cbz	r0, 8008df4 <_svfiprintf_r+0x110>
 8008dc6:	9207      	str	r2, [sp, #28]
 8008dc8:	e014      	b.n	8008df4 <_svfiprintf_r+0x110>
 8008dca:	eba0 0308 	sub.w	r3, r0, r8
 8008dce:	fa09 f303 	lsl.w	r3, r9, r3
 8008dd2:	4313      	orrs	r3, r2
 8008dd4:	9304      	str	r3, [sp, #16]
 8008dd6:	46a2      	mov	sl, r4
 8008dd8:	e7d2      	b.n	8008d80 <_svfiprintf_r+0x9c>
 8008dda:	9b03      	ldr	r3, [sp, #12]
 8008ddc:	1d19      	adds	r1, r3, #4
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	9103      	str	r1, [sp, #12]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	bfbb      	ittet	lt
 8008de6:	425b      	neglt	r3, r3
 8008de8:	f042 0202 	orrlt.w	r2, r2, #2
 8008dec:	9307      	strge	r3, [sp, #28]
 8008dee:	9307      	strlt	r3, [sp, #28]
 8008df0:	bfb8      	it	lt
 8008df2:	9204      	strlt	r2, [sp, #16]
 8008df4:	7823      	ldrb	r3, [r4, #0]
 8008df6:	2b2e      	cmp	r3, #46	; 0x2e
 8008df8:	d10c      	bne.n	8008e14 <_svfiprintf_r+0x130>
 8008dfa:	7863      	ldrb	r3, [r4, #1]
 8008dfc:	2b2a      	cmp	r3, #42	; 0x2a
 8008dfe:	d135      	bne.n	8008e6c <_svfiprintf_r+0x188>
 8008e00:	9b03      	ldr	r3, [sp, #12]
 8008e02:	1d1a      	adds	r2, r3, #4
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	9203      	str	r2, [sp, #12]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	bfb8      	it	lt
 8008e0c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008e10:	3402      	adds	r4, #2
 8008e12:	9305      	str	r3, [sp, #20]
 8008e14:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008ee0 <_svfiprintf_r+0x1fc>
 8008e18:	7821      	ldrb	r1, [r4, #0]
 8008e1a:	2203      	movs	r2, #3
 8008e1c:	4650      	mov	r0, sl
 8008e1e:	f7f7 f9ff 	bl	8000220 <memchr>
 8008e22:	b140      	cbz	r0, 8008e36 <_svfiprintf_r+0x152>
 8008e24:	2340      	movs	r3, #64	; 0x40
 8008e26:	eba0 000a 	sub.w	r0, r0, sl
 8008e2a:	fa03 f000 	lsl.w	r0, r3, r0
 8008e2e:	9b04      	ldr	r3, [sp, #16]
 8008e30:	4303      	orrs	r3, r0
 8008e32:	3401      	adds	r4, #1
 8008e34:	9304      	str	r3, [sp, #16]
 8008e36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e3a:	4826      	ldr	r0, [pc, #152]	; (8008ed4 <_svfiprintf_r+0x1f0>)
 8008e3c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008e40:	2206      	movs	r2, #6
 8008e42:	f7f7 f9ed 	bl	8000220 <memchr>
 8008e46:	2800      	cmp	r0, #0
 8008e48:	d038      	beq.n	8008ebc <_svfiprintf_r+0x1d8>
 8008e4a:	4b23      	ldr	r3, [pc, #140]	; (8008ed8 <_svfiprintf_r+0x1f4>)
 8008e4c:	bb1b      	cbnz	r3, 8008e96 <_svfiprintf_r+0x1b2>
 8008e4e:	9b03      	ldr	r3, [sp, #12]
 8008e50:	3307      	adds	r3, #7
 8008e52:	f023 0307 	bic.w	r3, r3, #7
 8008e56:	3308      	adds	r3, #8
 8008e58:	9303      	str	r3, [sp, #12]
 8008e5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e5c:	4433      	add	r3, r6
 8008e5e:	9309      	str	r3, [sp, #36]	; 0x24
 8008e60:	e767      	b.n	8008d32 <_svfiprintf_r+0x4e>
 8008e62:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e66:	460c      	mov	r4, r1
 8008e68:	2001      	movs	r0, #1
 8008e6a:	e7a5      	b.n	8008db8 <_svfiprintf_r+0xd4>
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	3401      	adds	r4, #1
 8008e70:	9305      	str	r3, [sp, #20]
 8008e72:	4619      	mov	r1, r3
 8008e74:	f04f 0c0a 	mov.w	ip, #10
 8008e78:	4620      	mov	r0, r4
 8008e7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e7e:	3a30      	subs	r2, #48	; 0x30
 8008e80:	2a09      	cmp	r2, #9
 8008e82:	d903      	bls.n	8008e8c <_svfiprintf_r+0x1a8>
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d0c5      	beq.n	8008e14 <_svfiprintf_r+0x130>
 8008e88:	9105      	str	r1, [sp, #20]
 8008e8a:	e7c3      	b.n	8008e14 <_svfiprintf_r+0x130>
 8008e8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e90:	4604      	mov	r4, r0
 8008e92:	2301      	movs	r3, #1
 8008e94:	e7f0      	b.n	8008e78 <_svfiprintf_r+0x194>
 8008e96:	ab03      	add	r3, sp, #12
 8008e98:	9300      	str	r3, [sp, #0]
 8008e9a:	462a      	mov	r2, r5
 8008e9c:	4b0f      	ldr	r3, [pc, #60]	; (8008edc <_svfiprintf_r+0x1f8>)
 8008e9e:	a904      	add	r1, sp, #16
 8008ea0:	4638      	mov	r0, r7
 8008ea2:	f7fe f885 	bl	8006fb0 <_printf_float>
 8008ea6:	1c42      	adds	r2, r0, #1
 8008ea8:	4606      	mov	r6, r0
 8008eaa:	d1d6      	bne.n	8008e5a <_svfiprintf_r+0x176>
 8008eac:	89ab      	ldrh	r3, [r5, #12]
 8008eae:	065b      	lsls	r3, r3, #25
 8008eb0:	f53f af2c 	bmi.w	8008d0c <_svfiprintf_r+0x28>
 8008eb4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008eb6:	b01d      	add	sp, #116	; 0x74
 8008eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ebc:	ab03      	add	r3, sp, #12
 8008ebe:	9300      	str	r3, [sp, #0]
 8008ec0:	462a      	mov	r2, r5
 8008ec2:	4b06      	ldr	r3, [pc, #24]	; (8008edc <_svfiprintf_r+0x1f8>)
 8008ec4:	a904      	add	r1, sp, #16
 8008ec6:	4638      	mov	r0, r7
 8008ec8:	f7fe fb16 	bl	80074f8 <_printf_i>
 8008ecc:	e7eb      	b.n	8008ea6 <_svfiprintf_r+0x1c2>
 8008ece:	bf00      	nop
 8008ed0:	08009f34 	.word	0x08009f34
 8008ed4:	08009f3e 	.word	0x08009f3e
 8008ed8:	08006fb1 	.word	0x08006fb1
 8008edc:	08008c2d 	.word	0x08008c2d
 8008ee0:	08009f3a 	.word	0x08009f3a

08008ee4 <__assert_func>:
 8008ee4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008ee6:	4614      	mov	r4, r2
 8008ee8:	461a      	mov	r2, r3
 8008eea:	4b09      	ldr	r3, [pc, #36]	; (8008f10 <__assert_func+0x2c>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	4605      	mov	r5, r0
 8008ef0:	68d8      	ldr	r0, [r3, #12]
 8008ef2:	b14c      	cbz	r4, 8008f08 <__assert_func+0x24>
 8008ef4:	4b07      	ldr	r3, [pc, #28]	; (8008f14 <__assert_func+0x30>)
 8008ef6:	9100      	str	r1, [sp, #0]
 8008ef8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008efc:	4906      	ldr	r1, [pc, #24]	; (8008f18 <__assert_func+0x34>)
 8008efe:	462b      	mov	r3, r5
 8008f00:	f000 f80e 	bl	8008f20 <fiprintf>
 8008f04:	f000 faa4 	bl	8009450 <abort>
 8008f08:	4b04      	ldr	r3, [pc, #16]	; (8008f1c <__assert_func+0x38>)
 8008f0a:	461c      	mov	r4, r3
 8008f0c:	e7f3      	b.n	8008ef6 <__assert_func+0x12>
 8008f0e:	bf00      	nop
 8008f10:	200032b8 	.word	0x200032b8
 8008f14:	08009f45 	.word	0x08009f45
 8008f18:	08009f52 	.word	0x08009f52
 8008f1c:	08009f80 	.word	0x08009f80

08008f20 <fiprintf>:
 8008f20:	b40e      	push	{r1, r2, r3}
 8008f22:	b503      	push	{r0, r1, lr}
 8008f24:	4601      	mov	r1, r0
 8008f26:	ab03      	add	r3, sp, #12
 8008f28:	4805      	ldr	r0, [pc, #20]	; (8008f40 <fiprintf+0x20>)
 8008f2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f2e:	6800      	ldr	r0, [r0, #0]
 8008f30:	9301      	str	r3, [sp, #4]
 8008f32:	f000 f88f 	bl	8009054 <_vfiprintf_r>
 8008f36:	b002      	add	sp, #8
 8008f38:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f3c:	b003      	add	sp, #12
 8008f3e:	4770      	bx	lr
 8008f40:	200032b8 	.word	0x200032b8

08008f44 <__retarget_lock_init_recursive>:
 8008f44:	4770      	bx	lr

08008f46 <__retarget_lock_acquire_recursive>:
 8008f46:	4770      	bx	lr

08008f48 <__retarget_lock_release_recursive>:
 8008f48:	4770      	bx	lr

08008f4a <__ascii_mbtowc>:
 8008f4a:	b082      	sub	sp, #8
 8008f4c:	b901      	cbnz	r1, 8008f50 <__ascii_mbtowc+0x6>
 8008f4e:	a901      	add	r1, sp, #4
 8008f50:	b142      	cbz	r2, 8008f64 <__ascii_mbtowc+0x1a>
 8008f52:	b14b      	cbz	r3, 8008f68 <__ascii_mbtowc+0x1e>
 8008f54:	7813      	ldrb	r3, [r2, #0]
 8008f56:	600b      	str	r3, [r1, #0]
 8008f58:	7812      	ldrb	r2, [r2, #0]
 8008f5a:	1e10      	subs	r0, r2, #0
 8008f5c:	bf18      	it	ne
 8008f5e:	2001      	movne	r0, #1
 8008f60:	b002      	add	sp, #8
 8008f62:	4770      	bx	lr
 8008f64:	4610      	mov	r0, r2
 8008f66:	e7fb      	b.n	8008f60 <__ascii_mbtowc+0x16>
 8008f68:	f06f 0001 	mvn.w	r0, #1
 8008f6c:	e7f8      	b.n	8008f60 <__ascii_mbtowc+0x16>

08008f6e <memmove>:
 8008f6e:	4288      	cmp	r0, r1
 8008f70:	b510      	push	{r4, lr}
 8008f72:	eb01 0402 	add.w	r4, r1, r2
 8008f76:	d902      	bls.n	8008f7e <memmove+0x10>
 8008f78:	4284      	cmp	r4, r0
 8008f7a:	4623      	mov	r3, r4
 8008f7c:	d807      	bhi.n	8008f8e <memmove+0x20>
 8008f7e:	1e43      	subs	r3, r0, #1
 8008f80:	42a1      	cmp	r1, r4
 8008f82:	d008      	beq.n	8008f96 <memmove+0x28>
 8008f84:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008f88:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008f8c:	e7f8      	b.n	8008f80 <memmove+0x12>
 8008f8e:	4402      	add	r2, r0
 8008f90:	4601      	mov	r1, r0
 8008f92:	428a      	cmp	r2, r1
 8008f94:	d100      	bne.n	8008f98 <memmove+0x2a>
 8008f96:	bd10      	pop	{r4, pc}
 8008f98:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008f9c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008fa0:	e7f7      	b.n	8008f92 <memmove+0x24>

08008fa2 <_realloc_r>:
 8008fa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fa6:	4680      	mov	r8, r0
 8008fa8:	4614      	mov	r4, r2
 8008faa:	460e      	mov	r6, r1
 8008fac:	b921      	cbnz	r1, 8008fb8 <_realloc_r+0x16>
 8008fae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fb2:	4611      	mov	r1, r2
 8008fb4:	f7fd bee8 	b.w	8006d88 <_malloc_r>
 8008fb8:	b92a      	cbnz	r2, 8008fc6 <_realloc_r+0x24>
 8008fba:	f7fd fe79 	bl	8006cb0 <_free_r>
 8008fbe:	4625      	mov	r5, r4
 8008fc0:	4628      	mov	r0, r5
 8008fc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fc6:	f000 fc67 	bl	8009898 <_malloc_usable_size_r>
 8008fca:	4284      	cmp	r4, r0
 8008fcc:	4607      	mov	r7, r0
 8008fce:	d802      	bhi.n	8008fd6 <_realloc_r+0x34>
 8008fd0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008fd4:	d812      	bhi.n	8008ffc <_realloc_r+0x5a>
 8008fd6:	4621      	mov	r1, r4
 8008fd8:	4640      	mov	r0, r8
 8008fda:	f7fd fed5 	bl	8006d88 <_malloc_r>
 8008fde:	4605      	mov	r5, r0
 8008fe0:	2800      	cmp	r0, #0
 8008fe2:	d0ed      	beq.n	8008fc0 <_realloc_r+0x1e>
 8008fe4:	42bc      	cmp	r4, r7
 8008fe6:	4622      	mov	r2, r4
 8008fe8:	4631      	mov	r1, r6
 8008fea:	bf28      	it	cs
 8008fec:	463a      	movcs	r2, r7
 8008fee:	f7ff fa69 	bl	80084c4 <memcpy>
 8008ff2:	4631      	mov	r1, r6
 8008ff4:	4640      	mov	r0, r8
 8008ff6:	f7fd fe5b 	bl	8006cb0 <_free_r>
 8008ffa:	e7e1      	b.n	8008fc0 <_realloc_r+0x1e>
 8008ffc:	4635      	mov	r5, r6
 8008ffe:	e7df      	b.n	8008fc0 <_realloc_r+0x1e>

08009000 <__sfputc_r>:
 8009000:	6893      	ldr	r3, [r2, #8]
 8009002:	3b01      	subs	r3, #1
 8009004:	2b00      	cmp	r3, #0
 8009006:	b410      	push	{r4}
 8009008:	6093      	str	r3, [r2, #8]
 800900a:	da08      	bge.n	800901e <__sfputc_r+0x1e>
 800900c:	6994      	ldr	r4, [r2, #24]
 800900e:	42a3      	cmp	r3, r4
 8009010:	db01      	blt.n	8009016 <__sfputc_r+0x16>
 8009012:	290a      	cmp	r1, #10
 8009014:	d103      	bne.n	800901e <__sfputc_r+0x1e>
 8009016:	f85d 4b04 	ldr.w	r4, [sp], #4
 800901a:	f000 b94b 	b.w	80092b4 <__swbuf_r>
 800901e:	6813      	ldr	r3, [r2, #0]
 8009020:	1c58      	adds	r0, r3, #1
 8009022:	6010      	str	r0, [r2, #0]
 8009024:	7019      	strb	r1, [r3, #0]
 8009026:	4608      	mov	r0, r1
 8009028:	f85d 4b04 	ldr.w	r4, [sp], #4
 800902c:	4770      	bx	lr

0800902e <__sfputs_r>:
 800902e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009030:	4606      	mov	r6, r0
 8009032:	460f      	mov	r7, r1
 8009034:	4614      	mov	r4, r2
 8009036:	18d5      	adds	r5, r2, r3
 8009038:	42ac      	cmp	r4, r5
 800903a:	d101      	bne.n	8009040 <__sfputs_r+0x12>
 800903c:	2000      	movs	r0, #0
 800903e:	e007      	b.n	8009050 <__sfputs_r+0x22>
 8009040:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009044:	463a      	mov	r2, r7
 8009046:	4630      	mov	r0, r6
 8009048:	f7ff ffda 	bl	8009000 <__sfputc_r>
 800904c:	1c43      	adds	r3, r0, #1
 800904e:	d1f3      	bne.n	8009038 <__sfputs_r+0xa>
 8009050:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009054 <_vfiprintf_r>:
 8009054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009058:	460d      	mov	r5, r1
 800905a:	b09d      	sub	sp, #116	; 0x74
 800905c:	4614      	mov	r4, r2
 800905e:	4698      	mov	r8, r3
 8009060:	4606      	mov	r6, r0
 8009062:	b118      	cbz	r0, 800906c <_vfiprintf_r+0x18>
 8009064:	6983      	ldr	r3, [r0, #24]
 8009066:	b90b      	cbnz	r3, 800906c <_vfiprintf_r+0x18>
 8009068:	f000 fb14 	bl	8009694 <__sinit>
 800906c:	4b89      	ldr	r3, [pc, #548]	; (8009294 <_vfiprintf_r+0x240>)
 800906e:	429d      	cmp	r5, r3
 8009070:	d11b      	bne.n	80090aa <_vfiprintf_r+0x56>
 8009072:	6875      	ldr	r5, [r6, #4]
 8009074:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009076:	07d9      	lsls	r1, r3, #31
 8009078:	d405      	bmi.n	8009086 <_vfiprintf_r+0x32>
 800907a:	89ab      	ldrh	r3, [r5, #12]
 800907c:	059a      	lsls	r2, r3, #22
 800907e:	d402      	bmi.n	8009086 <_vfiprintf_r+0x32>
 8009080:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009082:	f7ff ff60 	bl	8008f46 <__retarget_lock_acquire_recursive>
 8009086:	89ab      	ldrh	r3, [r5, #12]
 8009088:	071b      	lsls	r3, r3, #28
 800908a:	d501      	bpl.n	8009090 <_vfiprintf_r+0x3c>
 800908c:	692b      	ldr	r3, [r5, #16]
 800908e:	b9eb      	cbnz	r3, 80090cc <_vfiprintf_r+0x78>
 8009090:	4629      	mov	r1, r5
 8009092:	4630      	mov	r0, r6
 8009094:	f000 f96e 	bl	8009374 <__swsetup_r>
 8009098:	b1c0      	cbz	r0, 80090cc <_vfiprintf_r+0x78>
 800909a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800909c:	07dc      	lsls	r4, r3, #31
 800909e:	d50e      	bpl.n	80090be <_vfiprintf_r+0x6a>
 80090a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80090a4:	b01d      	add	sp, #116	; 0x74
 80090a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090aa:	4b7b      	ldr	r3, [pc, #492]	; (8009298 <_vfiprintf_r+0x244>)
 80090ac:	429d      	cmp	r5, r3
 80090ae:	d101      	bne.n	80090b4 <_vfiprintf_r+0x60>
 80090b0:	68b5      	ldr	r5, [r6, #8]
 80090b2:	e7df      	b.n	8009074 <_vfiprintf_r+0x20>
 80090b4:	4b79      	ldr	r3, [pc, #484]	; (800929c <_vfiprintf_r+0x248>)
 80090b6:	429d      	cmp	r5, r3
 80090b8:	bf08      	it	eq
 80090ba:	68f5      	ldreq	r5, [r6, #12]
 80090bc:	e7da      	b.n	8009074 <_vfiprintf_r+0x20>
 80090be:	89ab      	ldrh	r3, [r5, #12]
 80090c0:	0598      	lsls	r0, r3, #22
 80090c2:	d4ed      	bmi.n	80090a0 <_vfiprintf_r+0x4c>
 80090c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80090c6:	f7ff ff3f 	bl	8008f48 <__retarget_lock_release_recursive>
 80090ca:	e7e9      	b.n	80090a0 <_vfiprintf_r+0x4c>
 80090cc:	2300      	movs	r3, #0
 80090ce:	9309      	str	r3, [sp, #36]	; 0x24
 80090d0:	2320      	movs	r3, #32
 80090d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80090d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80090da:	2330      	movs	r3, #48	; 0x30
 80090dc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80092a0 <_vfiprintf_r+0x24c>
 80090e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80090e4:	f04f 0901 	mov.w	r9, #1
 80090e8:	4623      	mov	r3, r4
 80090ea:	469a      	mov	sl, r3
 80090ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090f0:	b10a      	cbz	r2, 80090f6 <_vfiprintf_r+0xa2>
 80090f2:	2a25      	cmp	r2, #37	; 0x25
 80090f4:	d1f9      	bne.n	80090ea <_vfiprintf_r+0x96>
 80090f6:	ebba 0b04 	subs.w	fp, sl, r4
 80090fa:	d00b      	beq.n	8009114 <_vfiprintf_r+0xc0>
 80090fc:	465b      	mov	r3, fp
 80090fe:	4622      	mov	r2, r4
 8009100:	4629      	mov	r1, r5
 8009102:	4630      	mov	r0, r6
 8009104:	f7ff ff93 	bl	800902e <__sfputs_r>
 8009108:	3001      	adds	r0, #1
 800910a:	f000 80aa 	beq.w	8009262 <_vfiprintf_r+0x20e>
 800910e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009110:	445a      	add	r2, fp
 8009112:	9209      	str	r2, [sp, #36]	; 0x24
 8009114:	f89a 3000 	ldrb.w	r3, [sl]
 8009118:	2b00      	cmp	r3, #0
 800911a:	f000 80a2 	beq.w	8009262 <_vfiprintf_r+0x20e>
 800911e:	2300      	movs	r3, #0
 8009120:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009124:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009128:	f10a 0a01 	add.w	sl, sl, #1
 800912c:	9304      	str	r3, [sp, #16]
 800912e:	9307      	str	r3, [sp, #28]
 8009130:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009134:	931a      	str	r3, [sp, #104]	; 0x68
 8009136:	4654      	mov	r4, sl
 8009138:	2205      	movs	r2, #5
 800913a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800913e:	4858      	ldr	r0, [pc, #352]	; (80092a0 <_vfiprintf_r+0x24c>)
 8009140:	f7f7 f86e 	bl	8000220 <memchr>
 8009144:	9a04      	ldr	r2, [sp, #16]
 8009146:	b9d8      	cbnz	r0, 8009180 <_vfiprintf_r+0x12c>
 8009148:	06d1      	lsls	r1, r2, #27
 800914a:	bf44      	itt	mi
 800914c:	2320      	movmi	r3, #32
 800914e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009152:	0713      	lsls	r3, r2, #28
 8009154:	bf44      	itt	mi
 8009156:	232b      	movmi	r3, #43	; 0x2b
 8009158:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800915c:	f89a 3000 	ldrb.w	r3, [sl]
 8009160:	2b2a      	cmp	r3, #42	; 0x2a
 8009162:	d015      	beq.n	8009190 <_vfiprintf_r+0x13c>
 8009164:	9a07      	ldr	r2, [sp, #28]
 8009166:	4654      	mov	r4, sl
 8009168:	2000      	movs	r0, #0
 800916a:	f04f 0c0a 	mov.w	ip, #10
 800916e:	4621      	mov	r1, r4
 8009170:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009174:	3b30      	subs	r3, #48	; 0x30
 8009176:	2b09      	cmp	r3, #9
 8009178:	d94e      	bls.n	8009218 <_vfiprintf_r+0x1c4>
 800917a:	b1b0      	cbz	r0, 80091aa <_vfiprintf_r+0x156>
 800917c:	9207      	str	r2, [sp, #28]
 800917e:	e014      	b.n	80091aa <_vfiprintf_r+0x156>
 8009180:	eba0 0308 	sub.w	r3, r0, r8
 8009184:	fa09 f303 	lsl.w	r3, r9, r3
 8009188:	4313      	orrs	r3, r2
 800918a:	9304      	str	r3, [sp, #16]
 800918c:	46a2      	mov	sl, r4
 800918e:	e7d2      	b.n	8009136 <_vfiprintf_r+0xe2>
 8009190:	9b03      	ldr	r3, [sp, #12]
 8009192:	1d19      	adds	r1, r3, #4
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	9103      	str	r1, [sp, #12]
 8009198:	2b00      	cmp	r3, #0
 800919a:	bfbb      	ittet	lt
 800919c:	425b      	neglt	r3, r3
 800919e:	f042 0202 	orrlt.w	r2, r2, #2
 80091a2:	9307      	strge	r3, [sp, #28]
 80091a4:	9307      	strlt	r3, [sp, #28]
 80091a6:	bfb8      	it	lt
 80091a8:	9204      	strlt	r2, [sp, #16]
 80091aa:	7823      	ldrb	r3, [r4, #0]
 80091ac:	2b2e      	cmp	r3, #46	; 0x2e
 80091ae:	d10c      	bne.n	80091ca <_vfiprintf_r+0x176>
 80091b0:	7863      	ldrb	r3, [r4, #1]
 80091b2:	2b2a      	cmp	r3, #42	; 0x2a
 80091b4:	d135      	bne.n	8009222 <_vfiprintf_r+0x1ce>
 80091b6:	9b03      	ldr	r3, [sp, #12]
 80091b8:	1d1a      	adds	r2, r3, #4
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	9203      	str	r2, [sp, #12]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	bfb8      	it	lt
 80091c2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80091c6:	3402      	adds	r4, #2
 80091c8:	9305      	str	r3, [sp, #20]
 80091ca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80092b0 <_vfiprintf_r+0x25c>
 80091ce:	7821      	ldrb	r1, [r4, #0]
 80091d0:	2203      	movs	r2, #3
 80091d2:	4650      	mov	r0, sl
 80091d4:	f7f7 f824 	bl	8000220 <memchr>
 80091d8:	b140      	cbz	r0, 80091ec <_vfiprintf_r+0x198>
 80091da:	2340      	movs	r3, #64	; 0x40
 80091dc:	eba0 000a 	sub.w	r0, r0, sl
 80091e0:	fa03 f000 	lsl.w	r0, r3, r0
 80091e4:	9b04      	ldr	r3, [sp, #16]
 80091e6:	4303      	orrs	r3, r0
 80091e8:	3401      	adds	r4, #1
 80091ea:	9304      	str	r3, [sp, #16]
 80091ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091f0:	482c      	ldr	r0, [pc, #176]	; (80092a4 <_vfiprintf_r+0x250>)
 80091f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80091f6:	2206      	movs	r2, #6
 80091f8:	f7f7 f812 	bl	8000220 <memchr>
 80091fc:	2800      	cmp	r0, #0
 80091fe:	d03f      	beq.n	8009280 <_vfiprintf_r+0x22c>
 8009200:	4b29      	ldr	r3, [pc, #164]	; (80092a8 <_vfiprintf_r+0x254>)
 8009202:	bb1b      	cbnz	r3, 800924c <_vfiprintf_r+0x1f8>
 8009204:	9b03      	ldr	r3, [sp, #12]
 8009206:	3307      	adds	r3, #7
 8009208:	f023 0307 	bic.w	r3, r3, #7
 800920c:	3308      	adds	r3, #8
 800920e:	9303      	str	r3, [sp, #12]
 8009210:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009212:	443b      	add	r3, r7
 8009214:	9309      	str	r3, [sp, #36]	; 0x24
 8009216:	e767      	b.n	80090e8 <_vfiprintf_r+0x94>
 8009218:	fb0c 3202 	mla	r2, ip, r2, r3
 800921c:	460c      	mov	r4, r1
 800921e:	2001      	movs	r0, #1
 8009220:	e7a5      	b.n	800916e <_vfiprintf_r+0x11a>
 8009222:	2300      	movs	r3, #0
 8009224:	3401      	adds	r4, #1
 8009226:	9305      	str	r3, [sp, #20]
 8009228:	4619      	mov	r1, r3
 800922a:	f04f 0c0a 	mov.w	ip, #10
 800922e:	4620      	mov	r0, r4
 8009230:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009234:	3a30      	subs	r2, #48	; 0x30
 8009236:	2a09      	cmp	r2, #9
 8009238:	d903      	bls.n	8009242 <_vfiprintf_r+0x1ee>
 800923a:	2b00      	cmp	r3, #0
 800923c:	d0c5      	beq.n	80091ca <_vfiprintf_r+0x176>
 800923e:	9105      	str	r1, [sp, #20]
 8009240:	e7c3      	b.n	80091ca <_vfiprintf_r+0x176>
 8009242:	fb0c 2101 	mla	r1, ip, r1, r2
 8009246:	4604      	mov	r4, r0
 8009248:	2301      	movs	r3, #1
 800924a:	e7f0      	b.n	800922e <_vfiprintf_r+0x1da>
 800924c:	ab03      	add	r3, sp, #12
 800924e:	9300      	str	r3, [sp, #0]
 8009250:	462a      	mov	r2, r5
 8009252:	4b16      	ldr	r3, [pc, #88]	; (80092ac <_vfiprintf_r+0x258>)
 8009254:	a904      	add	r1, sp, #16
 8009256:	4630      	mov	r0, r6
 8009258:	f7fd feaa 	bl	8006fb0 <_printf_float>
 800925c:	4607      	mov	r7, r0
 800925e:	1c78      	adds	r0, r7, #1
 8009260:	d1d6      	bne.n	8009210 <_vfiprintf_r+0x1bc>
 8009262:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009264:	07d9      	lsls	r1, r3, #31
 8009266:	d405      	bmi.n	8009274 <_vfiprintf_r+0x220>
 8009268:	89ab      	ldrh	r3, [r5, #12]
 800926a:	059a      	lsls	r2, r3, #22
 800926c:	d402      	bmi.n	8009274 <_vfiprintf_r+0x220>
 800926e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009270:	f7ff fe6a 	bl	8008f48 <__retarget_lock_release_recursive>
 8009274:	89ab      	ldrh	r3, [r5, #12]
 8009276:	065b      	lsls	r3, r3, #25
 8009278:	f53f af12 	bmi.w	80090a0 <_vfiprintf_r+0x4c>
 800927c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800927e:	e711      	b.n	80090a4 <_vfiprintf_r+0x50>
 8009280:	ab03      	add	r3, sp, #12
 8009282:	9300      	str	r3, [sp, #0]
 8009284:	462a      	mov	r2, r5
 8009286:	4b09      	ldr	r3, [pc, #36]	; (80092ac <_vfiprintf_r+0x258>)
 8009288:	a904      	add	r1, sp, #16
 800928a:	4630      	mov	r0, r6
 800928c:	f7fe f934 	bl	80074f8 <_printf_i>
 8009290:	e7e4      	b.n	800925c <_vfiprintf_r+0x208>
 8009292:	bf00      	nop
 8009294:	0800a0ac 	.word	0x0800a0ac
 8009298:	0800a0cc 	.word	0x0800a0cc
 800929c:	0800a08c 	.word	0x0800a08c
 80092a0:	08009f34 	.word	0x08009f34
 80092a4:	08009f3e 	.word	0x08009f3e
 80092a8:	08006fb1 	.word	0x08006fb1
 80092ac:	0800902f 	.word	0x0800902f
 80092b0:	08009f3a 	.word	0x08009f3a

080092b4 <__swbuf_r>:
 80092b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092b6:	460e      	mov	r6, r1
 80092b8:	4614      	mov	r4, r2
 80092ba:	4605      	mov	r5, r0
 80092bc:	b118      	cbz	r0, 80092c6 <__swbuf_r+0x12>
 80092be:	6983      	ldr	r3, [r0, #24]
 80092c0:	b90b      	cbnz	r3, 80092c6 <__swbuf_r+0x12>
 80092c2:	f000 f9e7 	bl	8009694 <__sinit>
 80092c6:	4b21      	ldr	r3, [pc, #132]	; (800934c <__swbuf_r+0x98>)
 80092c8:	429c      	cmp	r4, r3
 80092ca:	d12b      	bne.n	8009324 <__swbuf_r+0x70>
 80092cc:	686c      	ldr	r4, [r5, #4]
 80092ce:	69a3      	ldr	r3, [r4, #24]
 80092d0:	60a3      	str	r3, [r4, #8]
 80092d2:	89a3      	ldrh	r3, [r4, #12]
 80092d4:	071a      	lsls	r2, r3, #28
 80092d6:	d52f      	bpl.n	8009338 <__swbuf_r+0x84>
 80092d8:	6923      	ldr	r3, [r4, #16]
 80092da:	b36b      	cbz	r3, 8009338 <__swbuf_r+0x84>
 80092dc:	6923      	ldr	r3, [r4, #16]
 80092de:	6820      	ldr	r0, [r4, #0]
 80092e0:	1ac0      	subs	r0, r0, r3
 80092e2:	6963      	ldr	r3, [r4, #20]
 80092e4:	b2f6      	uxtb	r6, r6
 80092e6:	4283      	cmp	r3, r0
 80092e8:	4637      	mov	r7, r6
 80092ea:	dc04      	bgt.n	80092f6 <__swbuf_r+0x42>
 80092ec:	4621      	mov	r1, r4
 80092ee:	4628      	mov	r0, r5
 80092f0:	f000 f93c 	bl	800956c <_fflush_r>
 80092f4:	bb30      	cbnz	r0, 8009344 <__swbuf_r+0x90>
 80092f6:	68a3      	ldr	r3, [r4, #8]
 80092f8:	3b01      	subs	r3, #1
 80092fa:	60a3      	str	r3, [r4, #8]
 80092fc:	6823      	ldr	r3, [r4, #0]
 80092fe:	1c5a      	adds	r2, r3, #1
 8009300:	6022      	str	r2, [r4, #0]
 8009302:	701e      	strb	r6, [r3, #0]
 8009304:	6963      	ldr	r3, [r4, #20]
 8009306:	3001      	adds	r0, #1
 8009308:	4283      	cmp	r3, r0
 800930a:	d004      	beq.n	8009316 <__swbuf_r+0x62>
 800930c:	89a3      	ldrh	r3, [r4, #12]
 800930e:	07db      	lsls	r3, r3, #31
 8009310:	d506      	bpl.n	8009320 <__swbuf_r+0x6c>
 8009312:	2e0a      	cmp	r6, #10
 8009314:	d104      	bne.n	8009320 <__swbuf_r+0x6c>
 8009316:	4621      	mov	r1, r4
 8009318:	4628      	mov	r0, r5
 800931a:	f000 f927 	bl	800956c <_fflush_r>
 800931e:	b988      	cbnz	r0, 8009344 <__swbuf_r+0x90>
 8009320:	4638      	mov	r0, r7
 8009322:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009324:	4b0a      	ldr	r3, [pc, #40]	; (8009350 <__swbuf_r+0x9c>)
 8009326:	429c      	cmp	r4, r3
 8009328:	d101      	bne.n	800932e <__swbuf_r+0x7a>
 800932a:	68ac      	ldr	r4, [r5, #8]
 800932c:	e7cf      	b.n	80092ce <__swbuf_r+0x1a>
 800932e:	4b09      	ldr	r3, [pc, #36]	; (8009354 <__swbuf_r+0xa0>)
 8009330:	429c      	cmp	r4, r3
 8009332:	bf08      	it	eq
 8009334:	68ec      	ldreq	r4, [r5, #12]
 8009336:	e7ca      	b.n	80092ce <__swbuf_r+0x1a>
 8009338:	4621      	mov	r1, r4
 800933a:	4628      	mov	r0, r5
 800933c:	f000 f81a 	bl	8009374 <__swsetup_r>
 8009340:	2800      	cmp	r0, #0
 8009342:	d0cb      	beq.n	80092dc <__swbuf_r+0x28>
 8009344:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009348:	e7ea      	b.n	8009320 <__swbuf_r+0x6c>
 800934a:	bf00      	nop
 800934c:	0800a0ac 	.word	0x0800a0ac
 8009350:	0800a0cc 	.word	0x0800a0cc
 8009354:	0800a08c 	.word	0x0800a08c

08009358 <__ascii_wctomb>:
 8009358:	b149      	cbz	r1, 800936e <__ascii_wctomb+0x16>
 800935a:	2aff      	cmp	r2, #255	; 0xff
 800935c:	bf85      	ittet	hi
 800935e:	238a      	movhi	r3, #138	; 0x8a
 8009360:	6003      	strhi	r3, [r0, #0]
 8009362:	700a      	strbls	r2, [r1, #0]
 8009364:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8009368:	bf98      	it	ls
 800936a:	2001      	movls	r0, #1
 800936c:	4770      	bx	lr
 800936e:	4608      	mov	r0, r1
 8009370:	4770      	bx	lr
	...

08009374 <__swsetup_r>:
 8009374:	4b32      	ldr	r3, [pc, #200]	; (8009440 <__swsetup_r+0xcc>)
 8009376:	b570      	push	{r4, r5, r6, lr}
 8009378:	681d      	ldr	r5, [r3, #0]
 800937a:	4606      	mov	r6, r0
 800937c:	460c      	mov	r4, r1
 800937e:	b125      	cbz	r5, 800938a <__swsetup_r+0x16>
 8009380:	69ab      	ldr	r3, [r5, #24]
 8009382:	b913      	cbnz	r3, 800938a <__swsetup_r+0x16>
 8009384:	4628      	mov	r0, r5
 8009386:	f000 f985 	bl	8009694 <__sinit>
 800938a:	4b2e      	ldr	r3, [pc, #184]	; (8009444 <__swsetup_r+0xd0>)
 800938c:	429c      	cmp	r4, r3
 800938e:	d10f      	bne.n	80093b0 <__swsetup_r+0x3c>
 8009390:	686c      	ldr	r4, [r5, #4]
 8009392:	89a3      	ldrh	r3, [r4, #12]
 8009394:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009398:	0719      	lsls	r1, r3, #28
 800939a:	d42c      	bmi.n	80093f6 <__swsetup_r+0x82>
 800939c:	06dd      	lsls	r5, r3, #27
 800939e:	d411      	bmi.n	80093c4 <__swsetup_r+0x50>
 80093a0:	2309      	movs	r3, #9
 80093a2:	6033      	str	r3, [r6, #0]
 80093a4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80093a8:	81a3      	strh	r3, [r4, #12]
 80093aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80093ae:	e03e      	b.n	800942e <__swsetup_r+0xba>
 80093b0:	4b25      	ldr	r3, [pc, #148]	; (8009448 <__swsetup_r+0xd4>)
 80093b2:	429c      	cmp	r4, r3
 80093b4:	d101      	bne.n	80093ba <__swsetup_r+0x46>
 80093b6:	68ac      	ldr	r4, [r5, #8]
 80093b8:	e7eb      	b.n	8009392 <__swsetup_r+0x1e>
 80093ba:	4b24      	ldr	r3, [pc, #144]	; (800944c <__swsetup_r+0xd8>)
 80093bc:	429c      	cmp	r4, r3
 80093be:	bf08      	it	eq
 80093c0:	68ec      	ldreq	r4, [r5, #12]
 80093c2:	e7e6      	b.n	8009392 <__swsetup_r+0x1e>
 80093c4:	0758      	lsls	r0, r3, #29
 80093c6:	d512      	bpl.n	80093ee <__swsetup_r+0x7a>
 80093c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80093ca:	b141      	cbz	r1, 80093de <__swsetup_r+0x6a>
 80093cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80093d0:	4299      	cmp	r1, r3
 80093d2:	d002      	beq.n	80093da <__swsetup_r+0x66>
 80093d4:	4630      	mov	r0, r6
 80093d6:	f7fd fc6b 	bl	8006cb0 <_free_r>
 80093da:	2300      	movs	r3, #0
 80093dc:	6363      	str	r3, [r4, #52]	; 0x34
 80093de:	89a3      	ldrh	r3, [r4, #12]
 80093e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80093e4:	81a3      	strh	r3, [r4, #12]
 80093e6:	2300      	movs	r3, #0
 80093e8:	6063      	str	r3, [r4, #4]
 80093ea:	6923      	ldr	r3, [r4, #16]
 80093ec:	6023      	str	r3, [r4, #0]
 80093ee:	89a3      	ldrh	r3, [r4, #12]
 80093f0:	f043 0308 	orr.w	r3, r3, #8
 80093f4:	81a3      	strh	r3, [r4, #12]
 80093f6:	6923      	ldr	r3, [r4, #16]
 80093f8:	b94b      	cbnz	r3, 800940e <__swsetup_r+0x9a>
 80093fa:	89a3      	ldrh	r3, [r4, #12]
 80093fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009400:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009404:	d003      	beq.n	800940e <__swsetup_r+0x9a>
 8009406:	4621      	mov	r1, r4
 8009408:	4630      	mov	r0, r6
 800940a:	f000 fa05 	bl	8009818 <__smakebuf_r>
 800940e:	89a0      	ldrh	r0, [r4, #12]
 8009410:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009414:	f010 0301 	ands.w	r3, r0, #1
 8009418:	d00a      	beq.n	8009430 <__swsetup_r+0xbc>
 800941a:	2300      	movs	r3, #0
 800941c:	60a3      	str	r3, [r4, #8]
 800941e:	6963      	ldr	r3, [r4, #20]
 8009420:	425b      	negs	r3, r3
 8009422:	61a3      	str	r3, [r4, #24]
 8009424:	6923      	ldr	r3, [r4, #16]
 8009426:	b943      	cbnz	r3, 800943a <__swsetup_r+0xc6>
 8009428:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800942c:	d1ba      	bne.n	80093a4 <__swsetup_r+0x30>
 800942e:	bd70      	pop	{r4, r5, r6, pc}
 8009430:	0781      	lsls	r1, r0, #30
 8009432:	bf58      	it	pl
 8009434:	6963      	ldrpl	r3, [r4, #20]
 8009436:	60a3      	str	r3, [r4, #8]
 8009438:	e7f4      	b.n	8009424 <__swsetup_r+0xb0>
 800943a:	2000      	movs	r0, #0
 800943c:	e7f7      	b.n	800942e <__swsetup_r+0xba>
 800943e:	bf00      	nop
 8009440:	200032b8 	.word	0x200032b8
 8009444:	0800a0ac 	.word	0x0800a0ac
 8009448:	0800a0cc 	.word	0x0800a0cc
 800944c:	0800a08c 	.word	0x0800a08c

08009450 <abort>:
 8009450:	b508      	push	{r3, lr}
 8009452:	2006      	movs	r0, #6
 8009454:	f000 fa50 	bl	80098f8 <raise>
 8009458:	2001      	movs	r0, #1
 800945a:	f7fa fb53 	bl	8003b04 <_exit>
	...

08009460 <__sflush_r>:
 8009460:	898a      	ldrh	r2, [r1, #12]
 8009462:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009466:	4605      	mov	r5, r0
 8009468:	0710      	lsls	r0, r2, #28
 800946a:	460c      	mov	r4, r1
 800946c:	d458      	bmi.n	8009520 <__sflush_r+0xc0>
 800946e:	684b      	ldr	r3, [r1, #4]
 8009470:	2b00      	cmp	r3, #0
 8009472:	dc05      	bgt.n	8009480 <__sflush_r+0x20>
 8009474:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009476:	2b00      	cmp	r3, #0
 8009478:	dc02      	bgt.n	8009480 <__sflush_r+0x20>
 800947a:	2000      	movs	r0, #0
 800947c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009480:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009482:	2e00      	cmp	r6, #0
 8009484:	d0f9      	beq.n	800947a <__sflush_r+0x1a>
 8009486:	2300      	movs	r3, #0
 8009488:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800948c:	682f      	ldr	r7, [r5, #0]
 800948e:	602b      	str	r3, [r5, #0]
 8009490:	d032      	beq.n	80094f8 <__sflush_r+0x98>
 8009492:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009494:	89a3      	ldrh	r3, [r4, #12]
 8009496:	075a      	lsls	r2, r3, #29
 8009498:	d505      	bpl.n	80094a6 <__sflush_r+0x46>
 800949a:	6863      	ldr	r3, [r4, #4]
 800949c:	1ac0      	subs	r0, r0, r3
 800949e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80094a0:	b10b      	cbz	r3, 80094a6 <__sflush_r+0x46>
 80094a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80094a4:	1ac0      	subs	r0, r0, r3
 80094a6:	2300      	movs	r3, #0
 80094a8:	4602      	mov	r2, r0
 80094aa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80094ac:	6a21      	ldr	r1, [r4, #32]
 80094ae:	4628      	mov	r0, r5
 80094b0:	47b0      	blx	r6
 80094b2:	1c43      	adds	r3, r0, #1
 80094b4:	89a3      	ldrh	r3, [r4, #12]
 80094b6:	d106      	bne.n	80094c6 <__sflush_r+0x66>
 80094b8:	6829      	ldr	r1, [r5, #0]
 80094ba:	291d      	cmp	r1, #29
 80094bc:	d82c      	bhi.n	8009518 <__sflush_r+0xb8>
 80094be:	4a2a      	ldr	r2, [pc, #168]	; (8009568 <__sflush_r+0x108>)
 80094c0:	40ca      	lsrs	r2, r1
 80094c2:	07d6      	lsls	r6, r2, #31
 80094c4:	d528      	bpl.n	8009518 <__sflush_r+0xb8>
 80094c6:	2200      	movs	r2, #0
 80094c8:	6062      	str	r2, [r4, #4]
 80094ca:	04d9      	lsls	r1, r3, #19
 80094cc:	6922      	ldr	r2, [r4, #16]
 80094ce:	6022      	str	r2, [r4, #0]
 80094d0:	d504      	bpl.n	80094dc <__sflush_r+0x7c>
 80094d2:	1c42      	adds	r2, r0, #1
 80094d4:	d101      	bne.n	80094da <__sflush_r+0x7a>
 80094d6:	682b      	ldr	r3, [r5, #0]
 80094d8:	b903      	cbnz	r3, 80094dc <__sflush_r+0x7c>
 80094da:	6560      	str	r0, [r4, #84]	; 0x54
 80094dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80094de:	602f      	str	r7, [r5, #0]
 80094e0:	2900      	cmp	r1, #0
 80094e2:	d0ca      	beq.n	800947a <__sflush_r+0x1a>
 80094e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80094e8:	4299      	cmp	r1, r3
 80094ea:	d002      	beq.n	80094f2 <__sflush_r+0x92>
 80094ec:	4628      	mov	r0, r5
 80094ee:	f7fd fbdf 	bl	8006cb0 <_free_r>
 80094f2:	2000      	movs	r0, #0
 80094f4:	6360      	str	r0, [r4, #52]	; 0x34
 80094f6:	e7c1      	b.n	800947c <__sflush_r+0x1c>
 80094f8:	6a21      	ldr	r1, [r4, #32]
 80094fa:	2301      	movs	r3, #1
 80094fc:	4628      	mov	r0, r5
 80094fe:	47b0      	blx	r6
 8009500:	1c41      	adds	r1, r0, #1
 8009502:	d1c7      	bne.n	8009494 <__sflush_r+0x34>
 8009504:	682b      	ldr	r3, [r5, #0]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d0c4      	beq.n	8009494 <__sflush_r+0x34>
 800950a:	2b1d      	cmp	r3, #29
 800950c:	d001      	beq.n	8009512 <__sflush_r+0xb2>
 800950e:	2b16      	cmp	r3, #22
 8009510:	d101      	bne.n	8009516 <__sflush_r+0xb6>
 8009512:	602f      	str	r7, [r5, #0]
 8009514:	e7b1      	b.n	800947a <__sflush_r+0x1a>
 8009516:	89a3      	ldrh	r3, [r4, #12]
 8009518:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800951c:	81a3      	strh	r3, [r4, #12]
 800951e:	e7ad      	b.n	800947c <__sflush_r+0x1c>
 8009520:	690f      	ldr	r7, [r1, #16]
 8009522:	2f00      	cmp	r7, #0
 8009524:	d0a9      	beq.n	800947a <__sflush_r+0x1a>
 8009526:	0793      	lsls	r3, r2, #30
 8009528:	680e      	ldr	r6, [r1, #0]
 800952a:	bf08      	it	eq
 800952c:	694b      	ldreq	r3, [r1, #20]
 800952e:	600f      	str	r7, [r1, #0]
 8009530:	bf18      	it	ne
 8009532:	2300      	movne	r3, #0
 8009534:	eba6 0807 	sub.w	r8, r6, r7
 8009538:	608b      	str	r3, [r1, #8]
 800953a:	f1b8 0f00 	cmp.w	r8, #0
 800953e:	dd9c      	ble.n	800947a <__sflush_r+0x1a>
 8009540:	6a21      	ldr	r1, [r4, #32]
 8009542:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009544:	4643      	mov	r3, r8
 8009546:	463a      	mov	r2, r7
 8009548:	4628      	mov	r0, r5
 800954a:	47b0      	blx	r6
 800954c:	2800      	cmp	r0, #0
 800954e:	dc06      	bgt.n	800955e <__sflush_r+0xfe>
 8009550:	89a3      	ldrh	r3, [r4, #12]
 8009552:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009556:	81a3      	strh	r3, [r4, #12]
 8009558:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800955c:	e78e      	b.n	800947c <__sflush_r+0x1c>
 800955e:	4407      	add	r7, r0
 8009560:	eba8 0800 	sub.w	r8, r8, r0
 8009564:	e7e9      	b.n	800953a <__sflush_r+0xda>
 8009566:	bf00      	nop
 8009568:	20400001 	.word	0x20400001

0800956c <_fflush_r>:
 800956c:	b538      	push	{r3, r4, r5, lr}
 800956e:	690b      	ldr	r3, [r1, #16]
 8009570:	4605      	mov	r5, r0
 8009572:	460c      	mov	r4, r1
 8009574:	b913      	cbnz	r3, 800957c <_fflush_r+0x10>
 8009576:	2500      	movs	r5, #0
 8009578:	4628      	mov	r0, r5
 800957a:	bd38      	pop	{r3, r4, r5, pc}
 800957c:	b118      	cbz	r0, 8009586 <_fflush_r+0x1a>
 800957e:	6983      	ldr	r3, [r0, #24]
 8009580:	b90b      	cbnz	r3, 8009586 <_fflush_r+0x1a>
 8009582:	f000 f887 	bl	8009694 <__sinit>
 8009586:	4b14      	ldr	r3, [pc, #80]	; (80095d8 <_fflush_r+0x6c>)
 8009588:	429c      	cmp	r4, r3
 800958a:	d11b      	bne.n	80095c4 <_fflush_r+0x58>
 800958c:	686c      	ldr	r4, [r5, #4]
 800958e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d0ef      	beq.n	8009576 <_fflush_r+0xa>
 8009596:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009598:	07d0      	lsls	r0, r2, #31
 800959a:	d404      	bmi.n	80095a6 <_fflush_r+0x3a>
 800959c:	0599      	lsls	r1, r3, #22
 800959e:	d402      	bmi.n	80095a6 <_fflush_r+0x3a>
 80095a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80095a2:	f7ff fcd0 	bl	8008f46 <__retarget_lock_acquire_recursive>
 80095a6:	4628      	mov	r0, r5
 80095a8:	4621      	mov	r1, r4
 80095aa:	f7ff ff59 	bl	8009460 <__sflush_r>
 80095ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80095b0:	07da      	lsls	r2, r3, #31
 80095b2:	4605      	mov	r5, r0
 80095b4:	d4e0      	bmi.n	8009578 <_fflush_r+0xc>
 80095b6:	89a3      	ldrh	r3, [r4, #12]
 80095b8:	059b      	lsls	r3, r3, #22
 80095ba:	d4dd      	bmi.n	8009578 <_fflush_r+0xc>
 80095bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80095be:	f7ff fcc3 	bl	8008f48 <__retarget_lock_release_recursive>
 80095c2:	e7d9      	b.n	8009578 <_fflush_r+0xc>
 80095c4:	4b05      	ldr	r3, [pc, #20]	; (80095dc <_fflush_r+0x70>)
 80095c6:	429c      	cmp	r4, r3
 80095c8:	d101      	bne.n	80095ce <_fflush_r+0x62>
 80095ca:	68ac      	ldr	r4, [r5, #8]
 80095cc:	e7df      	b.n	800958e <_fflush_r+0x22>
 80095ce:	4b04      	ldr	r3, [pc, #16]	; (80095e0 <_fflush_r+0x74>)
 80095d0:	429c      	cmp	r4, r3
 80095d2:	bf08      	it	eq
 80095d4:	68ec      	ldreq	r4, [r5, #12]
 80095d6:	e7da      	b.n	800958e <_fflush_r+0x22>
 80095d8:	0800a0ac 	.word	0x0800a0ac
 80095dc:	0800a0cc 	.word	0x0800a0cc
 80095e0:	0800a08c 	.word	0x0800a08c

080095e4 <std>:
 80095e4:	2300      	movs	r3, #0
 80095e6:	b510      	push	{r4, lr}
 80095e8:	4604      	mov	r4, r0
 80095ea:	e9c0 3300 	strd	r3, r3, [r0]
 80095ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80095f2:	6083      	str	r3, [r0, #8]
 80095f4:	8181      	strh	r1, [r0, #12]
 80095f6:	6643      	str	r3, [r0, #100]	; 0x64
 80095f8:	81c2      	strh	r2, [r0, #14]
 80095fa:	6183      	str	r3, [r0, #24]
 80095fc:	4619      	mov	r1, r3
 80095fe:	2208      	movs	r2, #8
 8009600:	305c      	adds	r0, #92	; 0x5c
 8009602:	f7fd fb4d 	bl	8006ca0 <memset>
 8009606:	4b05      	ldr	r3, [pc, #20]	; (800961c <std+0x38>)
 8009608:	6263      	str	r3, [r4, #36]	; 0x24
 800960a:	4b05      	ldr	r3, [pc, #20]	; (8009620 <std+0x3c>)
 800960c:	62a3      	str	r3, [r4, #40]	; 0x28
 800960e:	4b05      	ldr	r3, [pc, #20]	; (8009624 <std+0x40>)
 8009610:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009612:	4b05      	ldr	r3, [pc, #20]	; (8009628 <std+0x44>)
 8009614:	6224      	str	r4, [r4, #32]
 8009616:	6323      	str	r3, [r4, #48]	; 0x30
 8009618:	bd10      	pop	{r4, pc}
 800961a:	bf00      	nop
 800961c:	08009931 	.word	0x08009931
 8009620:	08009953 	.word	0x08009953
 8009624:	0800998b 	.word	0x0800998b
 8009628:	080099af 	.word	0x080099af

0800962c <_cleanup_r>:
 800962c:	4901      	ldr	r1, [pc, #4]	; (8009634 <_cleanup_r+0x8>)
 800962e:	f000 b8af 	b.w	8009790 <_fwalk_reent>
 8009632:	bf00      	nop
 8009634:	0800956d 	.word	0x0800956d

08009638 <__sfmoreglue>:
 8009638:	b570      	push	{r4, r5, r6, lr}
 800963a:	2268      	movs	r2, #104	; 0x68
 800963c:	1e4d      	subs	r5, r1, #1
 800963e:	4355      	muls	r5, r2
 8009640:	460e      	mov	r6, r1
 8009642:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009646:	f7fd fb9f 	bl	8006d88 <_malloc_r>
 800964a:	4604      	mov	r4, r0
 800964c:	b140      	cbz	r0, 8009660 <__sfmoreglue+0x28>
 800964e:	2100      	movs	r1, #0
 8009650:	e9c0 1600 	strd	r1, r6, [r0]
 8009654:	300c      	adds	r0, #12
 8009656:	60a0      	str	r0, [r4, #8]
 8009658:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800965c:	f7fd fb20 	bl	8006ca0 <memset>
 8009660:	4620      	mov	r0, r4
 8009662:	bd70      	pop	{r4, r5, r6, pc}

08009664 <__sfp_lock_acquire>:
 8009664:	4801      	ldr	r0, [pc, #4]	; (800966c <__sfp_lock_acquire+0x8>)
 8009666:	f7ff bc6e 	b.w	8008f46 <__retarget_lock_acquire_recursive>
 800966a:	bf00      	nop
 800966c:	2000382d 	.word	0x2000382d

08009670 <__sfp_lock_release>:
 8009670:	4801      	ldr	r0, [pc, #4]	; (8009678 <__sfp_lock_release+0x8>)
 8009672:	f7ff bc69 	b.w	8008f48 <__retarget_lock_release_recursive>
 8009676:	bf00      	nop
 8009678:	2000382d 	.word	0x2000382d

0800967c <__sinit_lock_acquire>:
 800967c:	4801      	ldr	r0, [pc, #4]	; (8009684 <__sinit_lock_acquire+0x8>)
 800967e:	f7ff bc62 	b.w	8008f46 <__retarget_lock_acquire_recursive>
 8009682:	bf00      	nop
 8009684:	2000382e 	.word	0x2000382e

08009688 <__sinit_lock_release>:
 8009688:	4801      	ldr	r0, [pc, #4]	; (8009690 <__sinit_lock_release+0x8>)
 800968a:	f7ff bc5d 	b.w	8008f48 <__retarget_lock_release_recursive>
 800968e:	bf00      	nop
 8009690:	2000382e 	.word	0x2000382e

08009694 <__sinit>:
 8009694:	b510      	push	{r4, lr}
 8009696:	4604      	mov	r4, r0
 8009698:	f7ff fff0 	bl	800967c <__sinit_lock_acquire>
 800969c:	69a3      	ldr	r3, [r4, #24]
 800969e:	b11b      	cbz	r3, 80096a8 <__sinit+0x14>
 80096a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80096a4:	f7ff bff0 	b.w	8009688 <__sinit_lock_release>
 80096a8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80096ac:	6523      	str	r3, [r4, #80]	; 0x50
 80096ae:	4b13      	ldr	r3, [pc, #76]	; (80096fc <__sinit+0x68>)
 80096b0:	4a13      	ldr	r2, [pc, #76]	; (8009700 <__sinit+0x6c>)
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	62a2      	str	r2, [r4, #40]	; 0x28
 80096b6:	42a3      	cmp	r3, r4
 80096b8:	bf04      	itt	eq
 80096ba:	2301      	moveq	r3, #1
 80096bc:	61a3      	streq	r3, [r4, #24]
 80096be:	4620      	mov	r0, r4
 80096c0:	f000 f820 	bl	8009704 <__sfp>
 80096c4:	6060      	str	r0, [r4, #4]
 80096c6:	4620      	mov	r0, r4
 80096c8:	f000 f81c 	bl	8009704 <__sfp>
 80096cc:	60a0      	str	r0, [r4, #8]
 80096ce:	4620      	mov	r0, r4
 80096d0:	f000 f818 	bl	8009704 <__sfp>
 80096d4:	2200      	movs	r2, #0
 80096d6:	60e0      	str	r0, [r4, #12]
 80096d8:	2104      	movs	r1, #4
 80096da:	6860      	ldr	r0, [r4, #4]
 80096dc:	f7ff ff82 	bl	80095e4 <std>
 80096e0:	68a0      	ldr	r0, [r4, #8]
 80096e2:	2201      	movs	r2, #1
 80096e4:	2109      	movs	r1, #9
 80096e6:	f7ff ff7d 	bl	80095e4 <std>
 80096ea:	68e0      	ldr	r0, [r4, #12]
 80096ec:	2202      	movs	r2, #2
 80096ee:	2112      	movs	r1, #18
 80096f0:	f7ff ff78 	bl	80095e4 <std>
 80096f4:	2301      	movs	r3, #1
 80096f6:	61a3      	str	r3, [r4, #24]
 80096f8:	e7d2      	b.n	80096a0 <__sinit+0xc>
 80096fa:	bf00      	nop
 80096fc:	08009d10 	.word	0x08009d10
 8009700:	0800962d 	.word	0x0800962d

08009704 <__sfp>:
 8009704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009706:	4607      	mov	r7, r0
 8009708:	f7ff ffac 	bl	8009664 <__sfp_lock_acquire>
 800970c:	4b1e      	ldr	r3, [pc, #120]	; (8009788 <__sfp+0x84>)
 800970e:	681e      	ldr	r6, [r3, #0]
 8009710:	69b3      	ldr	r3, [r6, #24]
 8009712:	b913      	cbnz	r3, 800971a <__sfp+0x16>
 8009714:	4630      	mov	r0, r6
 8009716:	f7ff ffbd 	bl	8009694 <__sinit>
 800971a:	3648      	adds	r6, #72	; 0x48
 800971c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009720:	3b01      	subs	r3, #1
 8009722:	d503      	bpl.n	800972c <__sfp+0x28>
 8009724:	6833      	ldr	r3, [r6, #0]
 8009726:	b30b      	cbz	r3, 800976c <__sfp+0x68>
 8009728:	6836      	ldr	r6, [r6, #0]
 800972a:	e7f7      	b.n	800971c <__sfp+0x18>
 800972c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009730:	b9d5      	cbnz	r5, 8009768 <__sfp+0x64>
 8009732:	4b16      	ldr	r3, [pc, #88]	; (800978c <__sfp+0x88>)
 8009734:	60e3      	str	r3, [r4, #12]
 8009736:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800973a:	6665      	str	r5, [r4, #100]	; 0x64
 800973c:	f7ff fc02 	bl	8008f44 <__retarget_lock_init_recursive>
 8009740:	f7ff ff96 	bl	8009670 <__sfp_lock_release>
 8009744:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009748:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800974c:	6025      	str	r5, [r4, #0]
 800974e:	61a5      	str	r5, [r4, #24]
 8009750:	2208      	movs	r2, #8
 8009752:	4629      	mov	r1, r5
 8009754:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009758:	f7fd faa2 	bl	8006ca0 <memset>
 800975c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009760:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009764:	4620      	mov	r0, r4
 8009766:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009768:	3468      	adds	r4, #104	; 0x68
 800976a:	e7d9      	b.n	8009720 <__sfp+0x1c>
 800976c:	2104      	movs	r1, #4
 800976e:	4638      	mov	r0, r7
 8009770:	f7ff ff62 	bl	8009638 <__sfmoreglue>
 8009774:	4604      	mov	r4, r0
 8009776:	6030      	str	r0, [r6, #0]
 8009778:	2800      	cmp	r0, #0
 800977a:	d1d5      	bne.n	8009728 <__sfp+0x24>
 800977c:	f7ff ff78 	bl	8009670 <__sfp_lock_release>
 8009780:	230c      	movs	r3, #12
 8009782:	603b      	str	r3, [r7, #0]
 8009784:	e7ee      	b.n	8009764 <__sfp+0x60>
 8009786:	bf00      	nop
 8009788:	08009d10 	.word	0x08009d10
 800978c:	ffff0001 	.word	0xffff0001

08009790 <_fwalk_reent>:
 8009790:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009794:	4606      	mov	r6, r0
 8009796:	4688      	mov	r8, r1
 8009798:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800979c:	2700      	movs	r7, #0
 800979e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80097a2:	f1b9 0901 	subs.w	r9, r9, #1
 80097a6:	d505      	bpl.n	80097b4 <_fwalk_reent+0x24>
 80097a8:	6824      	ldr	r4, [r4, #0]
 80097aa:	2c00      	cmp	r4, #0
 80097ac:	d1f7      	bne.n	800979e <_fwalk_reent+0xe>
 80097ae:	4638      	mov	r0, r7
 80097b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097b4:	89ab      	ldrh	r3, [r5, #12]
 80097b6:	2b01      	cmp	r3, #1
 80097b8:	d907      	bls.n	80097ca <_fwalk_reent+0x3a>
 80097ba:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80097be:	3301      	adds	r3, #1
 80097c0:	d003      	beq.n	80097ca <_fwalk_reent+0x3a>
 80097c2:	4629      	mov	r1, r5
 80097c4:	4630      	mov	r0, r6
 80097c6:	47c0      	blx	r8
 80097c8:	4307      	orrs	r7, r0
 80097ca:	3568      	adds	r5, #104	; 0x68
 80097cc:	e7e9      	b.n	80097a2 <_fwalk_reent+0x12>

080097ce <__swhatbuf_r>:
 80097ce:	b570      	push	{r4, r5, r6, lr}
 80097d0:	460e      	mov	r6, r1
 80097d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097d6:	2900      	cmp	r1, #0
 80097d8:	b096      	sub	sp, #88	; 0x58
 80097da:	4614      	mov	r4, r2
 80097dc:	461d      	mov	r5, r3
 80097de:	da08      	bge.n	80097f2 <__swhatbuf_r+0x24>
 80097e0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80097e4:	2200      	movs	r2, #0
 80097e6:	602a      	str	r2, [r5, #0]
 80097e8:	061a      	lsls	r2, r3, #24
 80097ea:	d410      	bmi.n	800980e <__swhatbuf_r+0x40>
 80097ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80097f0:	e00e      	b.n	8009810 <__swhatbuf_r+0x42>
 80097f2:	466a      	mov	r2, sp
 80097f4:	f000 f902 	bl	80099fc <_fstat_r>
 80097f8:	2800      	cmp	r0, #0
 80097fa:	dbf1      	blt.n	80097e0 <__swhatbuf_r+0x12>
 80097fc:	9a01      	ldr	r2, [sp, #4]
 80097fe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009802:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009806:	425a      	negs	r2, r3
 8009808:	415a      	adcs	r2, r3
 800980a:	602a      	str	r2, [r5, #0]
 800980c:	e7ee      	b.n	80097ec <__swhatbuf_r+0x1e>
 800980e:	2340      	movs	r3, #64	; 0x40
 8009810:	2000      	movs	r0, #0
 8009812:	6023      	str	r3, [r4, #0]
 8009814:	b016      	add	sp, #88	; 0x58
 8009816:	bd70      	pop	{r4, r5, r6, pc}

08009818 <__smakebuf_r>:
 8009818:	898b      	ldrh	r3, [r1, #12]
 800981a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800981c:	079d      	lsls	r5, r3, #30
 800981e:	4606      	mov	r6, r0
 8009820:	460c      	mov	r4, r1
 8009822:	d507      	bpl.n	8009834 <__smakebuf_r+0x1c>
 8009824:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009828:	6023      	str	r3, [r4, #0]
 800982a:	6123      	str	r3, [r4, #16]
 800982c:	2301      	movs	r3, #1
 800982e:	6163      	str	r3, [r4, #20]
 8009830:	b002      	add	sp, #8
 8009832:	bd70      	pop	{r4, r5, r6, pc}
 8009834:	ab01      	add	r3, sp, #4
 8009836:	466a      	mov	r2, sp
 8009838:	f7ff ffc9 	bl	80097ce <__swhatbuf_r>
 800983c:	9900      	ldr	r1, [sp, #0]
 800983e:	4605      	mov	r5, r0
 8009840:	4630      	mov	r0, r6
 8009842:	f7fd faa1 	bl	8006d88 <_malloc_r>
 8009846:	b948      	cbnz	r0, 800985c <__smakebuf_r+0x44>
 8009848:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800984c:	059a      	lsls	r2, r3, #22
 800984e:	d4ef      	bmi.n	8009830 <__smakebuf_r+0x18>
 8009850:	f023 0303 	bic.w	r3, r3, #3
 8009854:	f043 0302 	orr.w	r3, r3, #2
 8009858:	81a3      	strh	r3, [r4, #12]
 800985a:	e7e3      	b.n	8009824 <__smakebuf_r+0xc>
 800985c:	4b0d      	ldr	r3, [pc, #52]	; (8009894 <__smakebuf_r+0x7c>)
 800985e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009860:	89a3      	ldrh	r3, [r4, #12]
 8009862:	6020      	str	r0, [r4, #0]
 8009864:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009868:	81a3      	strh	r3, [r4, #12]
 800986a:	9b00      	ldr	r3, [sp, #0]
 800986c:	6163      	str	r3, [r4, #20]
 800986e:	9b01      	ldr	r3, [sp, #4]
 8009870:	6120      	str	r0, [r4, #16]
 8009872:	b15b      	cbz	r3, 800988c <__smakebuf_r+0x74>
 8009874:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009878:	4630      	mov	r0, r6
 800987a:	f000 f8d1 	bl	8009a20 <_isatty_r>
 800987e:	b128      	cbz	r0, 800988c <__smakebuf_r+0x74>
 8009880:	89a3      	ldrh	r3, [r4, #12]
 8009882:	f023 0303 	bic.w	r3, r3, #3
 8009886:	f043 0301 	orr.w	r3, r3, #1
 800988a:	81a3      	strh	r3, [r4, #12]
 800988c:	89a0      	ldrh	r0, [r4, #12]
 800988e:	4305      	orrs	r5, r0
 8009890:	81a5      	strh	r5, [r4, #12]
 8009892:	e7cd      	b.n	8009830 <__smakebuf_r+0x18>
 8009894:	0800962d 	.word	0x0800962d

08009898 <_malloc_usable_size_r>:
 8009898:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800989c:	1f18      	subs	r0, r3, #4
 800989e:	2b00      	cmp	r3, #0
 80098a0:	bfbc      	itt	lt
 80098a2:	580b      	ldrlt	r3, [r1, r0]
 80098a4:	18c0      	addlt	r0, r0, r3
 80098a6:	4770      	bx	lr

080098a8 <_raise_r>:
 80098a8:	291f      	cmp	r1, #31
 80098aa:	b538      	push	{r3, r4, r5, lr}
 80098ac:	4604      	mov	r4, r0
 80098ae:	460d      	mov	r5, r1
 80098b0:	d904      	bls.n	80098bc <_raise_r+0x14>
 80098b2:	2316      	movs	r3, #22
 80098b4:	6003      	str	r3, [r0, #0]
 80098b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80098ba:	bd38      	pop	{r3, r4, r5, pc}
 80098bc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80098be:	b112      	cbz	r2, 80098c6 <_raise_r+0x1e>
 80098c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80098c4:	b94b      	cbnz	r3, 80098da <_raise_r+0x32>
 80098c6:	4620      	mov	r0, r4
 80098c8:	f000 f830 	bl	800992c <_getpid_r>
 80098cc:	462a      	mov	r2, r5
 80098ce:	4601      	mov	r1, r0
 80098d0:	4620      	mov	r0, r4
 80098d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098d6:	f000 b817 	b.w	8009908 <_kill_r>
 80098da:	2b01      	cmp	r3, #1
 80098dc:	d00a      	beq.n	80098f4 <_raise_r+0x4c>
 80098de:	1c59      	adds	r1, r3, #1
 80098e0:	d103      	bne.n	80098ea <_raise_r+0x42>
 80098e2:	2316      	movs	r3, #22
 80098e4:	6003      	str	r3, [r0, #0]
 80098e6:	2001      	movs	r0, #1
 80098e8:	e7e7      	b.n	80098ba <_raise_r+0x12>
 80098ea:	2400      	movs	r4, #0
 80098ec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80098f0:	4628      	mov	r0, r5
 80098f2:	4798      	blx	r3
 80098f4:	2000      	movs	r0, #0
 80098f6:	e7e0      	b.n	80098ba <_raise_r+0x12>

080098f8 <raise>:
 80098f8:	4b02      	ldr	r3, [pc, #8]	; (8009904 <raise+0xc>)
 80098fa:	4601      	mov	r1, r0
 80098fc:	6818      	ldr	r0, [r3, #0]
 80098fe:	f7ff bfd3 	b.w	80098a8 <_raise_r>
 8009902:	bf00      	nop
 8009904:	200032b8 	.word	0x200032b8

08009908 <_kill_r>:
 8009908:	b538      	push	{r3, r4, r5, lr}
 800990a:	4d07      	ldr	r5, [pc, #28]	; (8009928 <_kill_r+0x20>)
 800990c:	2300      	movs	r3, #0
 800990e:	4604      	mov	r4, r0
 8009910:	4608      	mov	r0, r1
 8009912:	4611      	mov	r1, r2
 8009914:	602b      	str	r3, [r5, #0]
 8009916:	f7fa f8e5 	bl	8003ae4 <_kill>
 800991a:	1c43      	adds	r3, r0, #1
 800991c:	d102      	bne.n	8009924 <_kill_r+0x1c>
 800991e:	682b      	ldr	r3, [r5, #0]
 8009920:	b103      	cbz	r3, 8009924 <_kill_r+0x1c>
 8009922:	6023      	str	r3, [r4, #0]
 8009924:	bd38      	pop	{r3, r4, r5, pc}
 8009926:	bf00      	nop
 8009928:	20003828 	.word	0x20003828

0800992c <_getpid_r>:
 800992c:	f7fa b8d2 	b.w	8003ad4 <_getpid>

08009930 <__sread>:
 8009930:	b510      	push	{r4, lr}
 8009932:	460c      	mov	r4, r1
 8009934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009938:	f000 f894 	bl	8009a64 <_read_r>
 800993c:	2800      	cmp	r0, #0
 800993e:	bfab      	itete	ge
 8009940:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009942:	89a3      	ldrhlt	r3, [r4, #12]
 8009944:	181b      	addge	r3, r3, r0
 8009946:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800994a:	bfac      	ite	ge
 800994c:	6563      	strge	r3, [r4, #84]	; 0x54
 800994e:	81a3      	strhlt	r3, [r4, #12]
 8009950:	bd10      	pop	{r4, pc}

08009952 <__swrite>:
 8009952:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009956:	461f      	mov	r7, r3
 8009958:	898b      	ldrh	r3, [r1, #12]
 800995a:	05db      	lsls	r3, r3, #23
 800995c:	4605      	mov	r5, r0
 800995e:	460c      	mov	r4, r1
 8009960:	4616      	mov	r6, r2
 8009962:	d505      	bpl.n	8009970 <__swrite+0x1e>
 8009964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009968:	2302      	movs	r3, #2
 800996a:	2200      	movs	r2, #0
 800996c:	f000 f868 	bl	8009a40 <_lseek_r>
 8009970:	89a3      	ldrh	r3, [r4, #12]
 8009972:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009976:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800997a:	81a3      	strh	r3, [r4, #12]
 800997c:	4632      	mov	r2, r6
 800997e:	463b      	mov	r3, r7
 8009980:	4628      	mov	r0, r5
 8009982:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009986:	f000 b817 	b.w	80099b8 <_write_r>

0800998a <__sseek>:
 800998a:	b510      	push	{r4, lr}
 800998c:	460c      	mov	r4, r1
 800998e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009992:	f000 f855 	bl	8009a40 <_lseek_r>
 8009996:	1c43      	adds	r3, r0, #1
 8009998:	89a3      	ldrh	r3, [r4, #12]
 800999a:	bf15      	itete	ne
 800999c:	6560      	strne	r0, [r4, #84]	; 0x54
 800999e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80099a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80099a6:	81a3      	strheq	r3, [r4, #12]
 80099a8:	bf18      	it	ne
 80099aa:	81a3      	strhne	r3, [r4, #12]
 80099ac:	bd10      	pop	{r4, pc}

080099ae <__sclose>:
 80099ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099b2:	f000 b813 	b.w	80099dc <_close_r>
	...

080099b8 <_write_r>:
 80099b8:	b538      	push	{r3, r4, r5, lr}
 80099ba:	4d07      	ldr	r5, [pc, #28]	; (80099d8 <_write_r+0x20>)
 80099bc:	4604      	mov	r4, r0
 80099be:	4608      	mov	r0, r1
 80099c0:	4611      	mov	r1, r2
 80099c2:	2200      	movs	r2, #0
 80099c4:	602a      	str	r2, [r5, #0]
 80099c6:	461a      	mov	r2, r3
 80099c8:	f7fa f8c3 	bl	8003b52 <_write>
 80099cc:	1c43      	adds	r3, r0, #1
 80099ce:	d102      	bne.n	80099d6 <_write_r+0x1e>
 80099d0:	682b      	ldr	r3, [r5, #0]
 80099d2:	b103      	cbz	r3, 80099d6 <_write_r+0x1e>
 80099d4:	6023      	str	r3, [r4, #0]
 80099d6:	bd38      	pop	{r3, r4, r5, pc}
 80099d8:	20003828 	.word	0x20003828

080099dc <_close_r>:
 80099dc:	b538      	push	{r3, r4, r5, lr}
 80099de:	4d06      	ldr	r5, [pc, #24]	; (80099f8 <_close_r+0x1c>)
 80099e0:	2300      	movs	r3, #0
 80099e2:	4604      	mov	r4, r0
 80099e4:	4608      	mov	r0, r1
 80099e6:	602b      	str	r3, [r5, #0]
 80099e8:	f7fa f8cf 	bl	8003b8a <_close>
 80099ec:	1c43      	adds	r3, r0, #1
 80099ee:	d102      	bne.n	80099f6 <_close_r+0x1a>
 80099f0:	682b      	ldr	r3, [r5, #0]
 80099f2:	b103      	cbz	r3, 80099f6 <_close_r+0x1a>
 80099f4:	6023      	str	r3, [r4, #0]
 80099f6:	bd38      	pop	{r3, r4, r5, pc}
 80099f8:	20003828 	.word	0x20003828

080099fc <_fstat_r>:
 80099fc:	b538      	push	{r3, r4, r5, lr}
 80099fe:	4d07      	ldr	r5, [pc, #28]	; (8009a1c <_fstat_r+0x20>)
 8009a00:	2300      	movs	r3, #0
 8009a02:	4604      	mov	r4, r0
 8009a04:	4608      	mov	r0, r1
 8009a06:	4611      	mov	r1, r2
 8009a08:	602b      	str	r3, [r5, #0]
 8009a0a:	f7fa f8ca 	bl	8003ba2 <_fstat>
 8009a0e:	1c43      	adds	r3, r0, #1
 8009a10:	d102      	bne.n	8009a18 <_fstat_r+0x1c>
 8009a12:	682b      	ldr	r3, [r5, #0]
 8009a14:	b103      	cbz	r3, 8009a18 <_fstat_r+0x1c>
 8009a16:	6023      	str	r3, [r4, #0]
 8009a18:	bd38      	pop	{r3, r4, r5, pc}
 8009a1a:	bf00      	nop
 8009a1c:	20003828 	.word	0x20003828

08009a20 <_isatty_r>:
 8009a20:	b538      	push	{r3, r4, r5, lr}
 8009a22:	4d06      	ldr	r5, [pc, #24]	; (8009a3c <_isatty_r+0x1c>)
 8009a24:	2300      	movs	r3, #0
 8009a26:	4604      	mov	r4, r0
 8009a28:	4608      	mov	r0, r1
 8009a2a:	602b      	str	r3, [r5, #0]
 8009a2c:	f7fa f8c9 	bl	8003bc2 <_isatty>
 8009a30:	1c43      	adds	r3, r0, #1
 8009a32:	d102      	bne.n	8009a3a <_isatty_r+0x1a>
 8009a34:	682b      	ldr	r3, [r5, #0]
 8009a36:	b103      	cbz	r3, 8009a3a <_isatty_r+0x1a>
 8009a38:	6023      	str	r3, [r4, #0]
 8009a3a:	bd38      	pop	{r3, r4, r5, pc}
 8009a3c:	20003828 	.word	0x20003828

08009a40 <_lseek_r>:
 8009a40:	b538      	push	{r3, r4, r5, lr}
 8009a42:	4d07      	ldr	r5, [pc, #28]	; (8009a60 <_lseek_r+0x20>)
 8009a44:	4604      	mov	r4, r0
 8009a46:	4608      	mov	r0, r1
 8009a48:	4611      	mov	r1, r2
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	602a      	str	r2, [r5, #0]
 8009a4e:	461a      	mov	r2, r3
 8009a50:	f7fa f8c2 	bl	8003bd8 <_lseek>
 8009a54:	1c43      	adds	r3, r0, #1
 8009a56:	d102      	bne.n	8009a5e <_lseek_r+0x1e>
 8009a58:	682b      	ldr	r3, [r5, #0]
 8009a5a:	b103      	cbz	r3, 8009a5e <_lseek_r+0x1e>
 8009a5c:	6023      	str	r3, [r4, #0]
 8009a5e:	bd38      	pop	{r3, r4, r5, pc}
 8009a60:	20003828 	.word	0x20003828

08009a64 <_read_r>:
 8009a64:	b538      	push	{r3, r4, r5, lr}
 8009a66:	4d07      	ldr	r5, [pc, #28]	; (8009a84 <_read_r+0x20>)
 8009a68:	4604      	mov	r4, r0
 8009a6a:	4608      	mov	r0, r1
 8009a6c:	4611      	mov	r1, r2
 8009a6e:	2200      	movs	r2, #0
 8009a70:	602a      	str	r2, [r5, #0]
 8009a72:	461a      	mov	r2, r3
 8009a74:	f7fa f850 	bl	8003b18 <_read>
 8009a78:	1c43      	adds	r3, r0, #1
 8009a7a:	d102      	bne.n	8009a82 <_read_r+0x1e>
 8009a7c:	682b      	ldr	r3, [r5, #0]
 8009a7e:	b103      	cbz	r3, 8009a82 <_read_r+0x1e>
 8009a80:	6023      	str	r3, [r4, #0]
 8009a82:	bd38      	pop	{r3, r4, r5, pc}
 8009a84:	20003828 	.word	0x20003828

08009a88 <_init>:
 8009a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a8a:	bf00      	nop
 8009a8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a8e:	bc08      	pop	{r3}
 8009a90:	469e      	mov	lr, r3
 8009a92:	4770      	bx	lr

08009a94 <_fini>:
 8009a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a96:	bf00      	nop
 8009a98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a9a:	bc08      	pop	{r3}
 8009a9c:	469e      	mov	lr, r3
 8009a9e:	4770      	bx	lr
