$date
	Sun Dec 18 12:44:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 8 ! o_num [7:0] $end
$var reg 1 " clk $end
$var reg 2 # ctrl [1:0] $end
$var reg 8 $ i_data [7:0] $end
$var reg 4 % i_str [3:0] $end
$var reg 1 & reset $end
$scope module dut $end
$var wire 1 " CLK $end
$var wire 1 & RST_N $end
$var wire 8 ' data [7:0] $end
$var wire 2 ( search_control [1:0] $end
$var wire 4 ) str [3:0] $end
$var reg 4 * med [3:0] $end
$var reg 8 + num_matches [7:0] $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
b0 +
bx *
bx )
bx (
bx '
0&
bx %
bx $
bx #
0"
b0 !
$end
#5000
1"
#10000
0"
b0 #
b0 (
1&
#15000
1"
#20000
0"
#25000
1"
#30000
0"
#35000
1"
#40000
0"
b100101 $
b100101 '
b1001 %
b1001 )
b1 #
b1 (
#45000
b1 !
b1 +
b1000 ,
bx0 *
1"
#50000
0"
#55000
1"
#60000
0"
#65000
1"
#70000
b0 ,
b0 !
b0 +
0"
b0 #
b0 (
0&
#75000
1"
#80000
0"
#85000
1"
#90000
0"
#95000
1"
#100000
0"
#105000
1"
#110000
0"
b10001000 $
b10001000 '
b1000 %
b1000 )
1&
b1 #
b1 (
#115000
b1000 ,
b10 !
b10 +
bx1 *
1"
#120000
0"
#125000
1"
#130000
0"
#135000
1"
#140000
0"
#145000
1"
#150000
0"
#155000
1"
#160000
0"
#165000
1"
#170000
0"
#175000
1"
#180000
0"
#185000
1"
#190000
0"
#195000
1"
#200000
0"
#205000
1"
#210000
0"
#215000
1"
#220000
0"
#225000
1"
#230000
0"
#235000
1"
#240000
0"
#245000
1"
#250000
0"
#255000
1"
#260000
0"
#265000
1"
#270000
0"
#275000
1"
#280000
0"
#285000
1"
#290000
0"
#295000
1"
#300000
0"
#305000
1"
#310000
0"
