-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cordic_circ_apfixed_16_3_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    z_V_read : IN STD_LOGIC_VECTOR (14 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of cordic_circ_apfixed_16_3_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv16_1921 : STD_LOGIC_VECTOR (15 downto 0) := "0001100100100001";
    constant ap_const_lv16_E6DF : STD_LOGIC_VECTOR (15 downto 0) := "1110011011011111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv13_9B7 : STD_LOGIC_VECTOR (12 downto 0) := "0100110110111";
    constant ap_const_lv13_1D25 : STD_LOGIC_VECTOR (12 downto 0) := "1110100100101";
    constant ap_const_lv14_22DB : STD_LOGIC_VECTOR (13 downto 0) := "10001011011011";
    constant ap_const_lv14_9B7 : STD_LOGIC_VECTOR (13 downto 0) := "00100110110111";
    constant ap_const_lv14_3649 : STD_LOGIC_VECTOR (13 downto 0) := "11011001001001";
    constant ap_const_lv14_1D25 : STD_LOGIC_VECTOR (13 downto 0) := "01110100100101";
    constant ap_const_lv16_1DAC : STD_LOGIC_VECTOR (15 downto 0) := "0001110110101100";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_F12A : STD_LOGIC_VECTOR (15 downto 0) := "1111000100101010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv16_FAC : STD_LOGIC_VECTOR (15 downto 0) := "0000111110101100";
    constant ap_const_lv16_F82A : STD_LOGIC_VECTOR (15 downto 0) := "1111100000101010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv16_7F4 : STD_LOGIC_VECTOR (15 downto 0) := "0000011111110100";
    constant ap_const_lv16_FC06 : STD_LOGIC_VECTOR (15 downto 0) := "1111110000000110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv16_3FE : STD_LOGIC_VECTOR (15 downto 0) := "0000001111111110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv16_FE01 : STD_LOGIC_VECTOR (15 downto 0) := "1111111000000001";
    constant ap_const_lv16_1FE : STD_LOGIC_VECTOR (15 downto 0) := "0000000111111110";
    constant ap_const_lv16_FF01 : STD_LOGIC_VECTOR (15 downto 0) := "1111111100000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv16_FE : STD_LOGIC_VECTOR (15 downto 0) := "0000000011111110";
    constant ap_const_lv16_FF81 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv16_7E : STD_LOGIC_VECTOR (15 downto 0) := "0000000001111110";
    constant ap_const_lv16_FFC1 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv16_3E : STD_LOGIC_VECTOR (15 downto 0) := "0000000000111110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv16_FFE1 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111100001";
    constant ap_const_lv16_1E : STD_LOGIC_VECTOR (15 downto 0) := "0000000000011110";
    constant ap_const_lv16_FFF1 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111110001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv16_E : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001110";
    constant ap_const_lv16_FFF9 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv16_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000110";
    constant ap_const_lv16_FFFD : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111101";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv15_7FFF : STD_LOGIC_VECTOR (14 downto 0) := "111111111111111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal add_ln101_6_fu_468_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_6_reg_1641 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln101_10_fu_558_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_10_reg_1646 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_11_fu_566_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_11_reg_1651 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_12_fu_574_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_12_reg_1656 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_14_reg_1662 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_15_reg_1667 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln101_14_fu_881_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_14_reg_1672 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_22_fu_971_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_22_reg_1677 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_23_fu_979_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_23_reg_1682 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_24_fu_987_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_24_reg_1688 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_30_reg_1694 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_reg_1699 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln101_22_fu_1289_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_22_reg_1704 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_45_reg_1709 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_35_fu_1379_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_35_reg_1714 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_36_fu_1387_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_36_reg_1720 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_46_reg_1726 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_47_reg_1731 : STD_LOGIC_VECTOR (2 downto 0);
    signal z_V_read_cast_fu_160_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_fu_164_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_fu_164_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal z_V_read_cast_fu_160_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_fu_172_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_fu_180_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_226_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_1_fu_234_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_1_fu_242_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_186_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln203_1_fu_202_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln203_3_fu_218_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln101_2_fu_254_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln203_fu_194_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln203_2_fu_210_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_3_fu_266_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln_fu_278_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_3_fu_292_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln101_2_fu_248_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln101_1_fu_302_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1333_2_fu_274_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln101_fu_262_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1333_fu_288_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_5_fu_338_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_4_fu_346_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_3_fu_354_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_fu_306_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_fu_320_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln203_1_fu_332_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln203_fu_314_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln203_1_fu_326_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln101_6_fu_374_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_6_fu_386_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln101_5_fu_366_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_7_fu_400_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln101_4_fu_360_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln101_3_fu_410_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln101_fu_382_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1333_1_fu_396_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_9_fu_446_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_7_fu_454_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_5_fu_462_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_fu_414_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_2_fu_428_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln203_3_fu_440_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln203_2_fu_422_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_3_fu_434_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_9_fu_482_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_10_fu_490_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln101_8_fu_474_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_11_fu_504_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln101_4_fu_514_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1333_fu_500_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_13_fu_550_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_518_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_4_fu_532_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln203_14_fu_544_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln203_4_fu_526_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_15_fu_538_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln101_7_fu_602_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_8_fu_607_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln101_5_fu_618_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln101_2_fu_612_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1371_fu_615_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_fu_651_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_13_fu_659_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_9_fu_667_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_fu_621_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_5_fu_634_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_16_fu_645_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_5_fu_629_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_16_fu_640_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_15_fu_687_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_18_fu_695_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln101_14_fu_679_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_fu_709_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln101_10_fu_673_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln101_6_fu_719_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1371_1_fu_705_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_21_fu_755_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_16_fu_763_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_11_fu_771_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_fu_723_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_6_fu_737_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_17_fu_749_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_6_fu_731_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_17_fu_743_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_18_fu_791_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_22_fu_799_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln101_17_fu_783_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_fu_813_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln101_12_fu_777_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln101_7_fu_823_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1371_2_fu_809_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_fu_859_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_19_fu_867_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_13_fu_875_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_fu_827_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_7_fu_841_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_18_fu_853_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_7_fu_835_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_18_fu_847_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_21_fu_895_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_26_fu_903_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln101_20_fu_887_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_fu_917_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln101_8_fu_927_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1371_3_fu_913_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_fu_963_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_931_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_8_fu_945_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_19_fu_957_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_8_fu_939_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_19_fu_951_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln101_15_fu_1015_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_16_fu_1020_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln101_9_fu_1028_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1371_4_fu_1025_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_fu_1059_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_25_fu_1067_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_17_fu_1075_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_fu_1031_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_9_fu_1044_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_20_fu_1054_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_9_fu_1039_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_20_fu_1049_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_27_fu_1095_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_34_fu_1103_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln101_26_fu_1087_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_fu_1117_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln101_18_fu_1081_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln101_10_fu_1127_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1371_5_fu_1113_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_fu_1163_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_28_fu_1171_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_19_fu_1179_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_fu_1131_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_10_fu_1145_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_21_fu_1157_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_10_fu_1139_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_21_fu_1151_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_30_fu_1199_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_38_fu_1207_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln101_29_fu_1191_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_fu_1221_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln101_20_fu_1185_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln101_11_fu_1231_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1371_6_fu_1217_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_41_fu_1267_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_31_fu_1275_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_21_fu_1283_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_fu_1235_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_11_fu_1249_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_22_fu_1261_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_11_fu_1243_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_22_fu_1255_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_33_fu_1303_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_42_fu_1311_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln101_32_fu_1295_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_fu_1325_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln101_12_fu_1335_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1371_7_fu_1321_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_fu_1339_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_12_fu_1353_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_23_fu_1365_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_12_fu_1347_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_23_fu_1359_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_34_fu_1415_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_23_fu_1422_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln101_24_fu_1427_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln101_13_fu_1436_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1371_8_fu_1433_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_fu_1439_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_13_fu_1452_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_24_fu_1462_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_13_fu_1447_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_24_fu_1457_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_38_fu_1475_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_49_fu_1483_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_37_fu_1467_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_fu_1499_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln203_fu_1509_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln1371_fu_1491_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln203_14_fu_1519_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_26_fu_1531_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_25_fu_1513_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_25_fu_1525_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_40_fu_1545_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_51_fu_1553_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_39_fu_1537_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_fu_1569_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1371_2_fu_1577_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln1371_1_fu_1561_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln203_26_fu_1591_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_27_fu_1603_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_15_fu_1585_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_27_fu_1597_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_42_fu_1617_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln101_14_fu_1625_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_41_fu_1609_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal z_V_read_int_reg : STD_LOGIC_VECTOR (14 downto 0);


begin



    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                add_ln101_14_reg_1672 <= add_ln101_14_fu_881_p2;
                add_ln101_22_reg_1704 <= add_ln101_22_fu_1289_p2;
                add_ln101_6_reg_1641 <= add_ln101_6_fu_468_p2;
                    select_ln101_10_reg_1646(9 downto 1) <= select_ln101_10_fu_558_p3(9 downto 1);
                select_ln101_11_reg_1651 <= select_ln101_11_fu_566_p3;
                select_ln101_12_reg_1656 <= select_ln101_12_fu_574_p3;
                    select_ln101_22_reg_1677(5 downto 1) <= select_ln101_22_fu_971_p3(5 downto 1);
                select_ln101_23_reg_1682 <= select_ln101_23_fu_979_p3;
                select_ln101_24_reg_1688 <= select_ln101_24_fu_987_p3;
                select_ln101_35_reg_1714 <= select_ln101_35_fu_1379_p3;
                select_ln101_36_reg_1720 <= select_ln101_36_fu_1387_p3;
                tmp_14_reg_1662 <= select_ln101_12_fu_574_p3(14 downto 5);
                tmp_15_reg_1667 <= select_ln101_11_fu_566_p3(14 downto 5);
                tmp_30_reg_1694 <= select_ln101_24_fu_987_p3(14 downto 9);
                tmp_31_reg_1699 <= select_ln101_23_fu_979_p3(15 downto 9);
                tmp_45_reg_1709 <= add_ln101_22_fu_1289_p2(15 downto 15);
                tmp_46_reg_1726 <= select_ln101_36_fu_1387_p3(14 downto 13);
                tmp_47_reg_1731 <= select_ln101_35_fu_1379_p3(15 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                z_V_read_int_reg <= z_V_read;
            end if;
        end if;
    end process;
    select_ln101_10_reg_1646(0) <= '0';
    select_ln101_10_reg_1646(15 downto 10) <= "000000";
    select_ln101_22_reg_1677(0) <= '0';
    select_ln101_22_reg_1677(15 downto 6) <= "0000000000";
    add_ln101_10_fu_673_p2 <= std_logic_vector(unsigned(select_ln101_13_fu_659_p3) + unsigned(add_ln101_9_fu_667_p2));
    add_ln101_11_fu_771_p2 <= std_logic_vector(signed(ap_const_lv16_FF81) + signed(add_ln101_10_fu_673_p2));
    add_ln101_12_fu_777_p2 <= std_logic_vector(unsigned(select_ln101_16_fu_763_p3) + unsigned(add_ln101_11_fu_771_p2));
    add_ln101_13_fu_875_p2 <= std_logic_vector(signed(ap_const_lv16_FFC1) + signed(add_ln101_12_fu_777_p2));
    add_ln101_14_fu_881_p2 <= std_logic_vector(unsigned(select_ln101_19_fu_867_p3) + unsigned(add_ln101_13_fu_875_p2));
    add_ln101_15_fu_1015_p2 <= std_logic_vector(signed(ap_const_lv16_FFE1) + signed(add_ln101_14_reg_1672));
    add_ln101_16_fu_1020_p2 <= std_logic_vector(unsigned(select_ln101_22_reg_1677) + unsigned(add_ln101_15_fu_1015_p2));
    add_ln101_17_fu_1075_p2 <= std_logic_vector(signed(ap_const_lv16_FFF1) + signed(add_ln101_16_fu_1020_p2));
    add_ln101_18_fu_1081_p2 <= std_logic_vector(unsigned(select_ln101_25_fu_1067_p3) + unsigned(add_ln101_17_fu_1075_p2));
    add_ln101_19_fu_1179_p2 <= std_logic_vector(signed(ap_const_lv16_FFF9) + signed(add_ln101_18_fu_1081_p2));
    add_ln101_1_fu_242_p2 <= std_logic_vector(signed(ap_const_lv16_F12A) + signed(add_ln101_fu_180_p2));
    add_ln101_20_fu_1185_p2 <= std_logic_vector(unsigned(select_ln101_28_fu_1171_p3) + unsigned(add_ln101_19_fu_1179_p2));
    add_ln101_21_fu_1283_p2 <= std_logic_vector(signed(ap_const_lv16_FFFD) + signed(add_ln101_20_fu_1185_p2));
    add_ln101_22_fu_1289_p2 <= std_logic_vector(unsigned(select_ln101_31_fu_1275_p3) + unsigned(add_ln101_21_fu_1283_p2));
    add_ln101_23_fu_1422_p2 <= std_logic_vector(signed(ap_const_lv16_FFFF) + signed(add_ln101_22_reg_1704));
    add_ln101_24_fu_1427_p2 <= std_logic_vector(unsigned(select_ln101_34_fu_1415_p3) + unsigned(add_ln101_23_fu_1422_p2));
    add_ln101_2_fu_248_p2 <= std_logic_vector(unsigned(select_ln101_1_fu_234_p3) + unsigned(add_ln101_1_fu_242_p2));
    add_ln101_3_fu_354_p2 <= std_logic_vector(signed(ap_const_lv16_F82A) + signed(add_ln101_2_fu_248_p2));
    add_ln101_4_fu_360_p2 <= std_logic_vector(unsigned(select_ln101_4_fu_346_p3) + unsigned(add_ln101_3_fu_354_p2));
    add_ln101_5_fu_462_p2 <= std_logic_vector(signed(ap_const_lv16_FC06) + signed(add_ln101_4_fu_360_p2));
    add_ln101_6_fu_468_p2 <= std_logic_vector(unsigned(select_ln101_7_fu_454_p3) + unsigned(add_ln101_5_fu_462_p2));
    add_ln101_7_fu_602_p2 <= std_logic_vector(signed(ap_const_lv16_FE01) + signed(add_ln101_6_reg_1641));
    add_ln101_8_fu_607_p2 <= std_logic_vector(unsigned(select_ln101_10_reg_1646) + unsigned(add_ln101_7_fu_602_p2));
    add_ln101_9_fu_667_p2 <= std_logic_vector(signed(ap_const_lv16_FF01) + signed(add_ln101_8_fu_607_p2));
    add_ln101_fu_180_p2 <= std_logic_vector(signed(z_V_read_cast_fu_160_p1) + signed(select_ln101_fu_172_p3));
    add_ln203_10_fu_1139_p2 <= std_logic_vector(signed(sext_ln101_10_fu_1127_p1) + signed(select_ln101_27_fu_1095_p3));
    add_ln203_11_fu_1243_p2 <= std_logic_vector(signed(sext_ln101_11_fu_1231_p1) + signed(select_ln101_30_fu_1199_p3));
    add_ln203_12_fu_1347_p2 <= std_logic_vector(signed(sext_ln101_12_fu_1335_p1) + signed(select_ln101_33_fu_1303_p3));
    add_ln203_13_fu_1447_p2 <= std_logic_vector(signed(sext_ln101_13_fu_1436_p1) + signed(select_ln101_36_reg_1720));
    add_ln203_14_fu_544_p2 <= std_logic_vector(signed(sext_ln1333_fu_500_p1) + signed(select_ln101_8_fu_474_p3));
    add_ln203_15_fu_1585_p2 <= std_logic_vector(unsigned(select_ln1371_2_fu_1577_p3) + unsigned(select_ln101_40_fu_1545_p3));
    add_ln203_16_fu_645_p2 <= std_logic_vector(signed(sext_ln1371_fu_615_p1) + signed(sext_ln101_2_fu_612_p1));
    add_ln203_17_fu_749_p2 <= std_logic_vector(signed(sext_ln1371_1_fu_705_p1) + signed(select_ln101_14_fu_679_p3));
    add_ln203_18_fu_853_p2 <= std_logic_vector(signed(sext_ln1371_2_fu_809_p1) + signed(select_ln101_17_fu_783_p3));
    add_ln203_19_fu_957_p2 <= std_logic_vector(signed(sext_ln1371_3_fu_913_p1) + signed(select_ln101_20_fu_887_p3));
    add_ln203_1_fu_332_p2 <= std_logic_vector(unsigned(zext_ln1333_fu_288_p1) + unsigned(sext_ln101_fu_262_p1));
    add_ln203_20_fu_1054_p2 <= std_logic_vector(signed(sext_ln1371_4_fu_1025_p1) + signed(select_ln101_23_reg_1682));
    add_ln203_21_fu_1157_p2 <= std_logic_vector(signed(sext_ln1371_5_fu_1113_p1) + signed(select_ln101_26_fu_1087_p3));
    add_ln203_22_fu_1261_p2 <= std_logic_vector(signed(sext_ln1371_6_fu_1217_p1) + signed(select_ln101_29_fu_1191_p3));
    add_ln203_23_fu_1365_p2 <= std_logic_vector(signed(sext_ln1371_7_fu_1321_p1) + signed(select_ln101_32_fu_1295_p3));
    add_ln203_24_fu_1462_p2 <= std_logic_vector(signed(sext_ln1371_8_fu_1433_p1) + signed(select_ln101_35_reg_1714));
    add_ln203_25_fu_1513_p2 <= std_logic_vector(signed(sext_ln203_fu_1509_p1) + signed(select_ln101_38_fu_1475_p3));
    add_ln203_26_fu_1531_p2 <= std_logic_vector(unsigned(select_ln1371_fu_1491_p3) + unsigned(select_ln101_37_fu_1467_p3));
    add_ln203_27_fu_1603_p2 <= std_logic_vector(unsigned(select_ln1371_1_fu_1561_p3) + unsigned(select_ln101_39_fu_1537_p3));
    add_ln203_2_fu_422_p2 <= std_logic_vector(signed(sext_ln101_3_fu_410_p1) + signed(zext_ln101_fu_382_p1));
    add_ln203_3_fu_440_p2 <= std_logic_vector(unsigned(zext_ln1333_1_fu_396_p1) + unsigned(select_ln101_5_fu_366_p3));
    add_ln203_4_fu_526_p2 <= std_logic_vector(signed(sext_ln101_4_fu_514_p1) + signed(select_ln101_9_fu_482_p3));
    add_ln203_5_fu_629_p2 <= std_logic_vector(signed(sext_ln101_5_fu_618_p1) + signed(select_ln101_12_reg_1656));
    add_ln203_6_fu_731_p2 <= std_logic_vector(signed(sext_ln101_6_fu_719_p1) + signed(select_ln101_15_fu_687_p3));
    add_ln203_7_fu_835_p2 <= std_logic_vector(signed(sext_ln101_7_fu_823_p1) + signed(select_ln101_18_fu_791_p3));
    add_ln203_8_fu_939_p2 <= std_logic_vector(signed(sext_ln101_8_fu_927_p1) + signed(select_ln101_21_fu_895_p3));
    add_ln203_9_fu_1039_p2 <= std_logic_vector(signed(sext_ln101_9_fu_1028_p1) + signed(select_ln101_24_reg_1688));
    add_ln203_fu_314_p2 <= std_logic_vector(signed(sext_ln101_1_fu_302_p1) + signed(zext_ln1333_2_fu_274_p1));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return_0 <= sext_ln101_14_fu_1625_p1;
    ap_return_1 <= select_ln101_41_fu_1609_p3;
    lshr_ln_fu_278_p4 <= select_ln101_3_fu_266_p3(12 downto 2);
    select_ln101_10_fu_558_p3 <= 
        ap_const_lv16_3FE when (tmp_13_fu_550_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_11_fu_566_p3 <= 
        sub_ln203_4_fu_532_p2 when (tmp_12_fu_518_p3(0) = '1') else 
        add_ln203_14_fu_544_p2;
    select_ln101_12_fu_574_p3 <= 
        add_ln203_4_fu_526_p2 when (tmp_12_fu_518_p3(0) = '1') else 
        sub_ln203_15_fu_538_p2;
    select_ln101_13_fu_659_p3 <= 
        ap_const_lv16_1FE when (tmp_17_fu_651_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_14_fu_679_p3 <= 
        sub_ln203_5_fu_634_p2 when (tmp_16_fu_621_p3(0) = '1') else 
        add_ln203_16_fu_645_p2;
    select_ln101_15_fu_687_p3 <= 
        add_ln203_5_fu_629_p2 when (tmp_16_fu_621_p3(0) = '1') else 
        sub_ln203_16_fu_640_p2;
    select_ln101_16_fu_763_p3 <= 
        ap_const_lv16_FE when (tmp_21_fu_755_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_17_fu_783_p3 <= 
        sub_ln203_6_fu_737_p2 when (tmp_20_fu_723_p3(0) = '1') else 
        add_ln203_17_fu_749_p2;
    select_ln101_18_fu_791_p3 <= 
        add_ln203_6_fu_731_p2 when (tmp_20_fu_723_p3(0) = '1') else 
        sub_ln203_17_fu_743_p2;
    select_ln101_19_fu_867_p3 <= 
        ap_const_lv16_7E when (tmp_25_fu_859_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_1_fu_234_p3 <= 
        ap_const_lv16_1DAC when (tmp_2_fu_226_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_20_fu_887_p3 <= 
        sub_ln203_7_fu_841_p2 when (tmp_24_fu_827_p3(0) = '1') else 
        add_ln203_18_fu_853_p2;
    select_ln101_21_fu_895_p3 <= 
        add_ln203_7_fu_835_p2 when (tmp_24_fu_827_p3(0) = '1') else 
        sub_ln203_18_fu_847_p2;
    select_ln101_22_fu_971_p3 <= 
        ap_const_lv16_3E when (tmp_29_fu_963_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_23_fu_979_p3 <= 
        sub_ln203_8_fu_945_p2 when (tmp_28_fu_931_p3(0) = '1') else 
        add_ln203_19_fu_957_p2;
    select_ln101_24_fu_987_p3 <= 
        add_ln203_8_fu_939_p2 when (tmp_28_fu_931_p3(0) = '1') else 
        sub_ln203_19_fu_951_p2;
    select_ln101_25_fu_1067_p3 <= 
        ap_const_lv16_1E when (tmp_33_fu_1059_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_26_fu_1087_p3 <= 
        sub_ln203_9_fu_1044_p2 when (tmp_32_fu_1031_p3(0) = '1') else 
        add_ln203_20_fu_1054_p2;
    select_ln101_27_fu_1095_p3 <= 
        add_ln203_9_fu_1039_p2 when (tmp_32_fu_1031_p3(0) = '1') else 
        sub_ln203_20_fu_1049_p2;
    select_ln101_28_fu_1171_p3 <= 
        ap_const_lv16_E when (tmp_37_fu_1163_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_29_fu_1191_p3 <= 
        sub_ln203_10_fu_1145_p2 when (tmp_36_fu_1131_p3(0) = '1') else 
        add_ln203_21_fu_1157_p2;
    select_ln101_2_fu_254_p3 <= 
        select_ln203_1_fu_202_p3 when (tmp_1_fu_186_p3(0) = '1') else 
        select_ln203_3_fu_218_p3;
    select_ln101_30_fu_1199_p3 <= 
        add_ln203_10_fu_1139_p2 when (tmp_36_fu_1131_p3(0) = '1') else 
        sub_ln203_21_fu_1151_p2;
    select_ln101_31_fu_1275_p3 <= 
        ap_const_lv16_6 when (tmp_41_fu_1267_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_32_fu_1295_p3 <= 
        sub_ln203_11_fu_1249_p2 when (tmp_40_fu_1235_p3(0) = '1') else 
        add_ln203_22_fu_1261_p2;
    select_ln101_33_fu_1303_p3 <= 
        add_ln203_11_fu_1243_p2 when (tmp_40_fu_1235_p3(0) = '1') else 
        sub_ln203_22_fu_1255_p2;
    select_ln101_34_fu_1415_p3 <= 
        ap_const_lv16_2 when (tmp_45_reg_1709(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_35_fu_1379_p3 <= 
        sub_ln203_12_fu_1353_p2 when (tmp_44_fu_1339_p3(0) = '1') else 
        add_ln203_23_fu_1365_p2;
    select_ln101_36_fu_1387_p3 <= 
        add_ln203_12_fu_1347_p2 when (tmp_44_fu_1339_p3(0) = '1') else 
        sub_ln203_23_fu_1359_p2;
    select_ln101_37_fu_1467_p3 <= 
        sub_ln203_13_fu_1452_p2 when (tmp_48_fu_1439_p3(0) = '1') else 
        add_ln203_24_fu_1462_p2;
    select_ln101_38_fu_1475_p3 <= 
        add_ln203_13_fu_1447_p2 when (tmp_48_fu_1439_p3(0) = '1') else 
        sub_ln203_24_fu_1457_p2;
    select_ln101_39_fu_1537_p3 <= 
        sub_ln203_14_fu_1519_p2 when (tmp_48_fu_1439_p3(0) = '1') else 
        add_ln203_26_fu_1531_p2;
    select_ln101_3_fu_266_p3 <= 
        select_ln203_fu_194_p3 when (tmp_1_fu_186_p3(0) = '1') else 
        select_ln203_2_fu_210_p3;
    select_ln101_40_fu_1545_p3 <= 
        add_ln203_25_fu_1513_p2 when (tmp_48_fu_1439_p3(0) = '1') else 
        sub_ln203_25_fu_1525_p2;
    select_ln101_41_fu_1609_p3 <= 
        sub_ln203_26_fu_1591_p2 when (tmp_48_fu_1439_p3(0) = '1') else 
        add_ln203_27_fu_1603_p2;
    select_ln101_42_fu_1617_p3 <= 
        add_ln203_15_fu_1585_p2 when (tmp_48_fu_1439_p3(0) = '1') else 
        sub_ln203_27_fu_1597_p2;
    select_ln101_4_fu_346_p3 <= 
        ap_const_lv16_FAC when (tmp_5_fu_338_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_5_fu_366_p3 <= 
        sub_ln203_fu_320_p2 when (tmp_4_fu_306_p3(0) = '1') else 
        add_ln203_1_fu_332_p2;
    select_ln101_6_fu_374_p3 <= 
        add_ln203_fu_314_p2 when (tmp_4_fu_306_p3(0) = '1') else 
        sub_ln203_1_fu_326_p2;
    select_ln101_7_fu_454_p3 <= 
        ap_const_lv16_7F4 when (tmp_9_fu_446_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln101_8_fu_474_p3 <= 
        sub_ln203_2_fu_428_p2 when (tmp_8_fu_414_p3(0) = '1') else 
        add_ln203_3_fu_440_p2;
    select_ln101_9_fu_482_p3 <= 
        add_ln203_2_fu_422_p2 when (tmp_8_fu_414_p3(0) = '1') else 
        sub_ln203_3_fu_434_p2;
    select_ln101_fu_172_p3 <= 
        ap_const_lv16_1921 when (tmp_fu_164_p3(0) = '1') else 
        ap_const_lv16_E6DF;
    select_ln1371_1_fu_1561_p3 <= 
        ap_const_lv16_FFFF when (tmp_51_fu_1553_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1371_2_fu_1577_p3 <= 
        ap_const_lv15_7FFF when (tmp_52_fu_1569_p3(0) = '1') else 
        ap_const_lv15_0;
    select_ln1371_fu_1491_p3 <= 
        ap_const_lv16_FFFF when (tmp_49_fu_1483_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln203_1_fu_202_p3 <= 
        ap_const_lv14_22DB when (tmp_fu_164_p3(0) = '1') else 
        ap_const_lv14_9B7;
    select_ln203_2_fu_210_p3 <= 
        ap_const_lv13_1D25 when (tmp_fu_164_p3(0) = '1') else 
        ap_const_lv13_9B7;
    select_ln203_3_fu_218_p3 <= 
        ap_const_lv14_3649 when (tmp_fu_164_p3(0) = '1') else 
        ap_const_lv14_1D25;
    select_ln203_fu_194_p3 <= 
        ap_const_lv13_9B7 when (tmp_fu_164_p3(0) = '1') else 
        ap_const_lv13_1D25;
        sext_ln101_10_fu_1127_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_35_fu_1117_p4),15));

        sext_ln101_11_fu_1231_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_39_fu_1221_p4),15));

        sext_ln101_12_fu_1335_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_43_fu_1325_p4),15));

        sext_ln101_13_fu_1436_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_47_reg_1731),15));

        sext_ln101_14_fu_1625_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln101_42_fu_1617_p3),16));

        sext_ln101_1_fu_302_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_292_p4),14));

        sext_ln101_2_fu_612_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln101_11_reg_1651),16));

        sext_ln101_3_fu_410_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_400_p4),15));

        sext_ln101_4_fu_514_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_fu_504_p4),15));

        sext_ln101_5_fu_618_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_reg_1667),15));

        sext_ln101_6_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_19_fu_709_p4),15));

        sext_ln101_7_fu_823_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_23_fu_813_p4),15));

        sext_ln101_8_fu_927_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_27_fu_917_p4),15));

        sext_ln101_9_fu_1028_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_31_reg_1699),15));

        sext_ln101_fu_262_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln101_2_fu_254_p3),15));

        sext_ln1333_fu_500_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_10_fu_490_p4),15));

        sext_ln1371_1_fu_705_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_fu_695_p4),16));

        sext_ln1371_2_fu_809_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_22_fu_799_p4),16));

        sext_ln1371_3_fu_913_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_26_fu_903_p4),16));

        sext_ln1371_4_fu_1025_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_30_reg_1694),16));

        sext_ln1371_5_fu_1113_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_34_fu_1103_p4),16));

        sext_ln1371_6_fu_1217_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_38_fu_1207_p4),16));

        sext_ln1371_7_fu_1321_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_42_fu_1311_p4),16));

        sext_ln1371_8_fu_1433_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_46_reg_1726),16));

        sext_ln1371_fu_615_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_reg_1662),16));

        sext_ln203_fu_1509_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_50_fu_1499_p4),15));

    sub_ln203_10_fu_1145_p2 <= std_logic_vector(unsigned(select_ln101_26_fu_1087_p3) - unsigned(sext_ln1371_5_fu_1113_p1));
    sub_ln203_11_fu_1249_p2 <= std_logic_vector(unsigned(select_ln101_29_fu_1191_p3) - unsigned(sext_ln1371_6_fu_1217_p1));
    sub_ln203_12_fu_1353_p2 <= std_logic_vector(unsigned(select_ln101_32_fu_1295_p3) - unsigned(sext_ln1371_7_fu_1321_p1));
    sub_ln203_13_fu_1452_p2 <= std_logic_vector(unsigned(select_ln101_35_reg_1714) - unsigned(sext_ln1371_8_fu_1433_p1));
    sub_ln203_14_fu_1519_p2 <= std_logic_vector(unsigned(select_ln101_37_fu_1467_p3) - unsigned(select_ln1371_fu_1491_p3));
    sub_ln203_15_fu_538_p2 <= std_logic_vector(unsigned(select_ln101_9_fu_482_p3) - unsigned(sext_ln101_4_fu_514_p1));
    sub_ln203_16_fu_640_p2 <= std_logic_vector(unsigned(select_ln101_12_reg_1656) - unsigned(sext_ln101_5_fu_618_p1));
    sub_ln203_17_fu_743_p2 <= std_logic_vector(unsigned(select_ln101_15_fu_687_p3) - unsigned(sext_ln101_6_fu_719_p1));
    sub_ln203_18_fu_847_p2 <= std_logic_vector(unsigned(select_ln101_18_fu_791_p3) - unsigned(sext_ln101_7_fu_823_p1));
    sub_ln203_19_fu_951_p2 <= std_logic_vector(unsigned(select_ln101_21_fu_895_p3) - unsigned(sext_ln101_8_fu_927_p1));
    sub_ln203_1_fu_326_p2 <= std_logic_vector(unsigned(zext_ln1333_2_fu_274_p1) - unsigned(sext_ln101_1_fu_302_p1));
    sub_ln203_20_fu_1049_p2 <= std_logic_vector(unsigned(select_ln101_24_reg_1688) - unsigned(sext_ln101_9_fu_1028_p1));
    sub_ln203_21_fu_1151_p2 <= std_logic_vector(unsigned(select_ln101_27_fu_1095_p3) - unsigned(sext_ln101_10_fu_1127_p1));
    sub_ln203_22_fu_1255_p2 <= std_logic_vector(unsigned(select_ln101_30_fu_1199_p3) - unsigned(sext_ln101_11_fu_1231_p1));
    sub_ln203_23_fu_1359_p2 <= std_logic_vector(unsigned(select_ln101_33_fu_1303_p3) - unsigned(sext_ln101_12_fu_1335_p1));
    sub_ln203_24_fu_1457_p2 <= std_logic_vector(unsigned(select_ln101_36_reg_1720) - unsigned(sext_ln101_13_fu_1436_p1));
    sub_ln203_25_fu_1525_p2 <= std_logic_vector(unsigned(select_ln101_38_fu_1475_p3) - unsigned(sext_ln203_fu_1509_p1));
    sub_ln203_26_fu_1591_p2 <= std_logic_vector(unsigned(select_ln101_39_fu_1537_p3) - unsigned(select_ln1371_1_fu_1561_p3));
    sub_ln203_27_fu_1597_p2 <= std_logic_vector(unsigned(select_ln101_40_fu_1545_p3) - unsigned(select_ln1371_2_fu_1577_p3));
    sub_ln203_2_fu_428_p2 <= std_logic_vector(unsigned(select_ln101_5_fu_366_p3) - unsigned(zext_ln1333_1_fu_396_p1));
    sub_ln203_3_fu_434_p2 <= std_logic_vector(unsigned(zext_ln101_fu_382_p1) - unsigned(sext_ln101_3_fu_410_p1));
    sub_ln203_4_fu_532_p2 <= std_logic_vector(unsigned(select_ln101_8_fu_474_p3) - unsigned(sext_ln1333_fu_500_p1));
    sub_ln203_5_fu_634_p2 <= std_logic_vector(signed(sext_ln101_2_fu_612_p1) - signed(sext_ln1371_fu_615_p1));
    sub_ln203_6_fu_737_p2 <= std_logic_vector(unsigned(select_ln101_14_fu_679_p3) - unsigned(sext_ln1371_1_fu_705_p1));
    sub_ln203_7_fu_841_p2 <= std_logic_vector(unsigned(select_ln101_17_fu_783_p3) - unsigned(sext_ln1371_2_fu_809_p1));
    sub_ln203_8_fu_945_p2 <= std_logic_vector(unsigned(select_ln101_20_fu_887_p3) - unsigned(sext_ln1371_3_fu_913_p1));
    sub_ln203_9_fu_1044_p2 <= std_logic_vector(unsigned(select_ln101_23_reg_1682) - unsigned(sext_ln1371_4_fu_1025_p1));
    sub_ln203_fu_320_p2 <= std_logic_vector(signed(sext_ln101_fu_262_p1) - signed(zext_ln1333_fu_288_p1));
    tmp_10_fu_490_p4 <= select_ln101_9_fu_482_p3(14 downto 4);
    tmp_11_fu_504_p4 <= select_ln101_8_fu_474_p3(14 downto 4);
    tmp_12_fu_518_p3 <= add_ln101_6_fu_468_p2(15 downto 15);
    tmp_13_fu_550_p3 <= add_ln101_6_fu_468_p2(15 downto 15);
    tmp_16_fu_621_p3 <= add_ln101_8_fu_607_p2(15 downto 15);
    tmp_17_fu_651_p3 <= add_ln101_8_fu_607_p2(15 downto 15);
    tmp_18_fu_695_p4 <= select_ln101_15_fu_687_p3(14 downto 6);
    tmp_19_fu_709_p4 <= select_ln101_14_fu_679_p3(15 downto 6);
    tmp_1_fu_186_p3 <= add_ln101_fu_180_p2(15 downto 15);
    tmp_20_fu_723_p3 <= add_ln101_10_fu_673_p2(15 downto 15);
    tmp_21_fu_755_p3 <= add_ln101_10_fu_673_p2(15 downto 15);
    tmp_22_fu_799_p4 <= select_ln101_18_fu_791_p3(14 downto 7);
    tmp_23_fu_813_p4 <= select_ln101_17_fu_783_p3(15 downto 7);
    tmp_24_fu_827_p3 <= add_ln101_12_fu_777_p2(15 downto 15);
    tmp_25_fu_859_p3 <= add_ln101_12_fu_777_p2(15 downto 15);
    tmp_26_fu_903_p4 <= select_ln101_21_fu_895_p3(14 downto 8);
    tmp_27_fu_917_p4 <= select_ln101_20_fu_887_p3(15 downto 8);
    tmp_28_fu_931_p3 <= add_ln101_14_fu_881_p2(15 downto 15);
    tmp_29_fu_963_p3 <= add_ln101_14_fu_881_p2(15 downto 15);
    tmp_2_fu_226_p3 <= add_ln101_fu_180_p2(15 downto 15);
    tmp_32_fu_1031_p3 <= add_ln101_16_fu_1020_p2(15 downto 15);
    tmp_33_fu_1059_p3 <= add_ln101_16_fu_1020_p2(15 downto 15);
    tmp_34_fu_1103_p4 <= select_ln101_27_fu_1095_p3(14 downto 10);
    tmp_35_fu_1117_p4 <= select_ln101_26_fu_1087_p3(15 downto 10);
    tmp_36_fu_1131_p3 <= add_ln101_18_fu_1081_p2(15 downto 15);
    tmp_37_fu_1163_p3 <= add_ln101_18_fu_1081_p2(15 downto 15);
    tmp_38_fu_1207_p4 <= select_ln101_30_fu_1199_p3(14 downto 11);
    tmp_39_fu_1221_p4 <= select_ln101_29_fu_1191_p3(15 downto 11);
    tmp_3_fu_292_p4 <= select_ln101_2_fu_254_p3(13 downto 2);
    tmp_40_fu_1235_p3 <= add_ln101_20_fu_1185_p2(15 downto 15);
    tmp_41_fu_1267_p3 <= add_ln101_20_fu_1185_p2(15 downto 15);
    tmp_42_fu_1311_p4 <= select_ln101_33_fu_1303_p3(14 downto 12);
    tmp_43_fu_1325_p4 <= select_ln101_32_fu_1295_p3(15 downto 12);
    tmp_44_fu_1339_p3 <= add_ln101_22_fu_1289_p2(15 downto 15);
    tmp_48_fu_1439_p3 <= add_ln101_24_fu_1427_p2(15 downto 15);
    tmp_49_fu_1483_p3 <= select_ln101_38_fu_1475_p3(14 downto 14);
    tmp_4_fu_306_p3 <= add_ln101_2_fu_248_p2(15 downto 15);
    tmp_50_fu_1499_p4 <= select_ln101_37_fu_1467_p3(15 downto 14);
    tmp_51_fu_1553_p3 <= select_ln101_40_fu_1545_p3(14 downto 14);
    tmp_52_fu_1569_p3 <= select_ln101_39_fu_1537_p3(15 downto 15);
    tmp_5_fu_338_p3 <= add_ln101_2_fu_248_p2(15 downto 15);
    tmp_6_fu_386_p4 <= select_ln101_6_fu_374_p3(13 downto 3);
    tmp_7_fu_400_p4 <= select_ln101_5_fu_366_p3(14 downto 3);
    tmp_8_fu_414_p3 <= add_ln101_4_fu_360_p2(15 downto 15);
    tmp_9_fu_446_p3 <= add_ln101_4_fu_360_p2(15 downto 15);
    tmp_fu_164_p1 <= z_V_read_int_reg;
    tmp_fu_164_p3 <= tmp_fu_164_p1(14 downto 14);
    z_V_read_cast_fu_160_p0 <= z_V_read_int_reg;
        z_V_read_cast_fu_160_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z_V_read_cast_fu_160_p0),16));

    zext_ln101_fu_382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln101_6_fu_374_p3),15));
    zext_ln1333_1_fu_396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_386_p4),15));
    zext_ln1333_2_fu_274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln101_3_fu_266_p3),14));
    zext_ln1333_fu_288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_278_p4),15));
end behav;
