# Reading E:/Autres/Programmes/Altera/ModelSim/modelsim_ase/tcl/vsim/pref.tcl
# do vga_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Copying E:/Autres/Programmes/Altera/ModelSim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:/Autres/Programmes/Altera/ModelSim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Greg/Desktop/FPGA/vga.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 11:18:29 on Mar 09,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Greg/Desktop/FPGA/vga.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity vga
# -- Compiling architecture vga_arch of vga
# End time: 11:18:29 on Mar 09,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Greg/Desktop/FPGA/testbench.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 11:18:29 on Mar 09,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Greg/Desktop/FPGA/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity test_vga
# -- Compiling architecture test_arch of test_vga
# ** Warning: [4] C:/Users/Greg/Desktop/FPGA/testbench.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/Greg/Desktop/FPGA/testbench.vhd(39): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 11:18:29 on Mar 09,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  test_vga
# vsim -gui "+altera" -l msim_transcript -do "vga_run_msim_rtl_vhdl.do" 
# Start time: 11:18:29 on Mar 09,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.test_vga(test_arch)
# Loading work.vga(vga_arch)
# ** Warning: (vsim-8684) No drivers exist on out port /test_vga/DUT/GPIO_1_D(33 downto 10), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /test_vga/GPIO_1_D(33 downto 10).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /test_vga/DUT/GPIO_1_D(8), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /test_vga/GPIO_1_D(8).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /test_vga/DUT/GPIO_1_D(6), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /test_vga/GPIO_1_D(6).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /test_vga/DUT/GPIO_1_D(4), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /test_vga/GPIO_1_D(4).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /test_vga/DUT/GPIO_1_D(2), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /test_vga/GPIO_1_D(2).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /test_vga/DUT/GPIO_1_D(0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /test_vga/GPIO_1_D(0).
# 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 11:19:34 on Mar 09,2015, Elapsed time: 0:01:05
# Errors: 0, Warnings: 6
