# Generated by Yosys 0.9+4292 (git sha1 50be8fd0c, clang 10.0.0-4ubuntu1 -fPIC -Os)
autoidx 13392
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2068.1-2352.10"
module \ICESTORM_LC
  parameter \LUT_INIT 16'0000000000000000
  parameter \NEG_CLK 1'0
  parameter \CARRY_ENABLE 1'0
  parameter \DFF_ENABLE 1'0
  parameter \SET_NORESET 1'0
  parameter \ASYNC_SR 1'0
  parameter \CIN_CONST 1'0
  parameter \CIN_SET 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2069.34-2069.37"
  wire input 7 \CEN
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2069.24-2069.27"
  wire input 5 \CIN
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2069.29-2069.32"
  wire input 6 \CLK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2072.9-2072.13"
  wire output 11 \COUT
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2069.8-2069.10"
  wire input 1 \I0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2069.12-2069.14"
  wire input 2 \I1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2069.16-2069.18"
  wire input 3 \I2
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2069.20-2069.22"
  wire input 4 \I3
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2070.9-2070.11"
  wire output 9 \LO
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2071.9-2071.10"
  wire output 10 \O
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2069.39-2069.41"
  wire input 8 \SR
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2163.2-2163.43"
  cell $specify2 $specify$1118
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 105
    parameter signed \T_FALL_MIN 85
    parameter signed \T_FALL_TYP 94
    parameter signed \T_RISE_MAX 126
    parameter signed \T_RISE_MIN 101
    parameter signed \T_RISE_TYP 112
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \CIN
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2165.2-2165.41"
  cell $specify2 $specify$1119
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 386
    parameter signed \T_FALL_MIN 310
    parameter signed \T_FALL_TYP 343
    parameter signed \T_RISE_MAX 449
    parameter signed \T_RISE_MIN 361
    parameter signed \T_RISE_TYP 399
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I0
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2167.2-2167.42"
  cell $specify2 $specify$1120
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 386
    parameter signed \T_FALL_MIN 310
    parameter signed \T_FALL_TYP 343
    parameter signed \T_RISE_MAX 365
    parameter signed \T_RISE_MIN 293
    parameter signed \T_RISE_TYP 324
    connect \DST \LO
    connect \EN 1'1
    connect \SRC \I0
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2169.2-2169.44"
  cell $specify2 $specify$1121
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 245
    parameter signed \T_FALL_MIN 197
    parameter signed \T_FALL_TYP 218
    parameter signed \T_RISE_MAX 259
    parameter signed \T_RISE_MIN 209
    parameter signed \T_RISE_TYP 231
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \I1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2171.2-2171.41"
  cell $specify2 $specify$1122
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 379
    parameter signed \T_FALL_MIN 304
    parameter signed \T_FALL_TYP 337
    parameter signed \T_RISE_MAX 400
    parameter signed \T_RISE_MIN 321
    parameter signed \T_RISE_TYP 355
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2173.2-2173.42"
  cell $specify2 $specify$1123
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 379
    parameter signed \T_FALL_MIN 304
    parameter signed \T_FALL_TYP 337
    parameter signed \T_RISE_MAX 323
    parameter signed \T_RISE_MIN 259
    parameter signed \T_RISE_TYP 287
    connect \DST \LO
    connect \EN 1'1
    connect \SRC \I1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2175.2-2175.44"
  cell $specify2 $specify$1124
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 133
    parameter signed \T_FALL_MIN 107
    parameter signed \T_FALL_TYP 118
    parameter signed \T_RISE_MAX 231
    parameter signed \T_RISE_MIN 186
    parameter signed \T_RISE_TYP 206
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \I2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2177.2-2177.41"
  cell $specify2 $specify$1125
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 351
    parameter signed \T_FALL_MIN 282
    parameter signed \T_FALL_TYP 312
    parameter signed \T_RISE_MAX 379
    parameter signed \T_RISE_MIN 304
    parameter signed \T_RISE_TYP 337
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2179.2-2179.42"
  cell $specify2 $specify$1126
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 288
    parameter signed \T_FALL_MIN 231
    parameter signed \T_FALL_TYP 256
    parameter signed \T_RISE_MAX 316
    parameter signed \T_RISE_MIN 254
    parameter signed \T_RISE_TYP 281
    connect \DST \LO
    connect \EN 1'1
    connect \SRC \I2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2181.2-2181.41"
  cell $specify2 $specify$1127
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 288
    parameter signed \T_FALL_MIN 231
    parameter signed \T_FALL_TYP 256
    parameter signed \T_RISE_MAX 316
    parameter signed \T_RISE_MIN 254
    parameter signed \T_RISE_TYP 281
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I3
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2183.2-2183.42"
  cell $specify2 $specify$1128
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 274
    parameter signed \T_FALL_MIN 220
    parameter signed \T_FALL_TYP 243
    parameter signed \T_RISE_MAX 267
    parameter signed \T_RISE_MIN 214
    parameter signed \T_RISE_TYP 237
    connect \DST \LO
    connect \EN 1'1
    connect \SRC \I3
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2185.2-2185.59"
  cell $specify3 $specify$1129
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 540
    parameter signed \T_FALL_MIN 434
    parameter signed \T_FALL_TYP 480
    parameter signed \T_RISE_MAX 540
    parameter signed \T_RISE_MIN 434
    parameter signed \T_RISE_TYP 480
    connect \DAT 1'x
    connect \DST \O
    connect \EN 1'1
    connect \SRC \CLK
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2187.2-2187.41"
  cell $specify2 $specify$1130
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 599
    parameter signed \T_FALL_MIN 482
    parameter signed \T_FALL_TYP 533
    parameter signed \T_RISE_MAX 599
    parameter signed \T_RISE_MIN 482
    parameter signed \T_RISE_TYP 535
    connect \DST \O
    connect \EN 1'1
    connect \SRC \SR
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2189.2-2189.58"
  cell $specrule $specify$1131
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 470
    parameter signed \T_LIMIT_MIN 378
    parameter signed \T_LIMIT_TYP 418
    connect \DST \I0
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2191.2-2191.58"
  cell $specrule $specify$1132
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 400
    parameter signed \T_LIMIT_MIN 321
    parameter signed \T_LIMIT_TYP 355
    connect \DST \I0
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2192.2-2192.58"
  cell $specrule $specify$1133
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 470
    parameter signed \T_LIMIT_MIN 378
    parameter signed \T_LIMIT_TYP 418
    connect \DST \I0
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2193.2-2193.58"
  cell $specrule $specify$1134
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 400
    parameter signed \T_LIMIT_MIN 321
    parameter signed \T_LIMIT_TYP 355
    connect \DST \I0
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2195.2-2195.58"
  cell $specrule $specify$1135
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 400
    parameter signed \T_LIMIT_MIN 321
    parameter signed \T_LIMIT_TYP 355
    connect \DST \I1
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2197.2-2197.58"
  cell $specrule $specify$1136
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 379
    parameter signed \T_LIMIT_MIN 304
    parameter signed \T_LIMIT_TYP 337
    connect \DST \I1
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2198.2-2198.58"
  cell $specrule $specify$1137
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 400
    parameter signed \T_LIMIT_MIN 321
    parameter signed \T_LIMIT_TYP 355
    connect \DST \I1
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2199.2-2199.58"
  cell $specrule $specify$1138
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 379
    parameter signed \T_LIMIT_MIN 304
    parameter signed \T_LIMIT_TYP 337
    connect \DST \I1
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2201.2-2201.58"
  cell $specrule $specify$1139
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 372
    parameter signed \T_LIMIT_MIN 299
    parameter signed \T_LIMIT_TYP 330
    connect \DST \I2
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2203.2-2203.58"
  cell $specrule $specify$1140
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 323
    parameter signed \T_LIMIT_MIN 259
    parameter signed \T_LIMIT_TYP 287
    connect \DST \I2
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2204.2-2204.58"
  cell $specrule $specify$1141
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 372
    parameter signed \T_LIMIT_MIN 299
    parameter signed \T_LIMIT_TYP 330
    connect \DST \I2
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2205.2-2205.58"
  cell $specrule $specify$1142
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 323
    parameter signed \T_LIMIT_MIN 259
    parameter signed \T_LIMIT_TYP 287
    connect \DST \I2
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2207.2-2207.58"
  cell $specrule $specify$1143
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 274
    parameter signed \T_LIMIT_MIN 220
    parameter signed \T_LIMIT_TYP 243
    connect \DST \I3
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2209.2-2209.58"
  cell $specrule $specify$1144
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 217
    parameter signed \T_LIMIT_MIN 175
    parameter signed \T_LIMIT_TYP 183
    connect \DST \I3
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2210.2-2210.58"
  cell $specrule $specify$1145
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 274
    parameter signed \T_LIMIT_MIN 220
    parameter signed \T_LIMIT_TYP 243
    connect \DST \I3
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2211.2-2211.58"
  cell $specrule $specify$1146
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 217
    parameter signed \T_LIMIT_MIN 175
    parameter signed \T_LIMIT_TYP 183
    connect \DST \I3
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2213.2-2213.53"
  cell $specrule $specify$1147
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 0
    parameter signed \T_LIMIT_MIN 0
    parameter signed \T_LIMIT_TYP 0
    connect \DST \CEN
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2215.2-2215.53"
  cell $specrule $specify$1148
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 0
    parameter signed \T_LIMIT_MIN 0
    parameter signed \T_LIMIT_TYP 0
    connect \DST \CEN
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2217.2-2217.58"
  cell $specrule $specify$1149
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 203
    parameter signed \T_LIMIT_MIN 163
    parameter signed \T_LIMIT_TYP 181
    connect \DST \SR
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2219.2-2219.58"
  cell $specrule $specify$1150
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'1
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 140
    parameter signed \T_LIMIT_MIN 113
    parameter signed \T_LIMIT_TYP 125
    connect \DST \SR
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2220.2-2220.58"
  cell $specrule $specify$1151
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 203
    parameter signed \T_LIMIT_MIN 163
    parameter signed \T_LIMIT_TYP 181
    connect \DST \SR
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2221.2-2221.58"
  cell $specrule $specify$1152
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'1
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setuphold"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 140
    parameter signed \T_LIMIT_MIN 113
    parameter signed \T_LIMIT_TYP 125
    connect \DST \SR
    connect \DST_EN 1'1
    connect \SRC \CLK
    connect \SRC_EN 1'1
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3099.1-3434.10"
module \ICESTORM_RAM
  parameter \WRITE_MODE 0
  parameter \READ_MODE 0
  parameter \NEG_CLK_R 1'0
  parameter \NEG_CLK_W 1'0
  parameter \INIT_0 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_8 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_9 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.135-3105.141"
  wire input 60 \MASK_0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.127-3105.133"
  wire input 59 \MASK_1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.54-3105.61"
  wire input 50 \MASK_10
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.45-3105.52"
  wire input 49 \MASK_11
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.36-3105.43"
  wire input 48 \MASK_12
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.27-3105.34"
  wire input 47 \MASK_13
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.18-3105.25"
  wire input 46 \MASK_14
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.9-3105.16"
  wire input 45 \MASK_15
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.119-3105.125"
  wire input 58 \MASK_2
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.111-3105.117"
  wire input 57 \MASK_3
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.103-3105.109"
  wire input 56 \MASK_4
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.95-3105.101"
  wire input 55 \MASK_5
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.87-3105.93"
  wire input 54 \MASK_6
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.79-3105.85"
  wire input 53 \MASK_7
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.71-3105.77"
  wire input 52 \MASK_8
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.63-3105.69"
  wire input 51 \MASK_9
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.100-3102.107"
  wire input 30 \RADDR_0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.91-3102.98"
  wire input 29 \RADDR_1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.9-3102.17"
  wire input 20 \RADDR_10
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.82-3102.89"
  wire input 28 \RADDR_2
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.73-3102.80"
  wire input 27 \RADDR_3
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.64-3102.71"
  wire input 26 \RADDR_4
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.55-3102.62"
  wire input 25 \RADDR_5
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.46-3102.53"
  wire input 24 \RADDR_6
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.37-3102.44"
  wire input 23 \RADDR_7
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.28-3102.35"
  wire input 22 \RADDR_8
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.19-3102.26"
  wire input 21 \RADDR_9
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3101.9-3101.13"
  wire input 17 \RCLK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3101.15-3101.20"
  wire input 18 \RCLKE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.150-3100.157"
  wire output 16 \RDATA_0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.141-3100.148"
  wire output 15 \RDATA_1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.59-3100.67"
  wire output 6 \RDATA_10
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.49-3100.57"
  wire output 5 \RDATA_11
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.39-3100.47"
  wire output 4 \RDATA_12
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.29-3100.37"
  wire output 3 \RDATA_13
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.19-3100.27"
  wire output 2 \RDATA_14
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.9-3100.17"
  wire output 1 \RDATA_15
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.132-3100.139"
  wire output 14 \RDATA_2
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.123-3100.130"
  wire output 13 \RDATA_3
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.114-3100.121"
  wire output 12 \RDATA_4
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.105-3100.112"
  wire output 11 \RDATA_5
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.96-3100.103"
  wire output 10 \RDATA_6
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.87-3100.94"
  wire output 9 \RDATA_7
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.78-3100.85"
  wire output 8 \RDATA_8
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.69-3100.76"
  wire output 7 \RDATA_9
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3101.22-3101.24"
  wire input 19 \RE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.100-3104.107"
  wire input 44 \WADDR_0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.91-3104.98"
  wire input 43 \WADDR_1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.9-3104.17"
  wire input 34 \WADDR_10
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.82-3104.89"
  wire input 42 \WADDR_2
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.73-3104.80"
  wire input 41 \WADDR_3
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.64-3104.71"
  wire input 40 \WADDR_4
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.55-3104.62"
  wire input 39 \WADDR_5
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.46-3104.53"
  wire input 38 \WADDR_6
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.37-3104.44"
  wire input 37 \WADDR_7
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.28-3104.35"
  wire input 36 \WADDR_8
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.19-3104.26"
  wire input 35 \WADDR_9
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3103.9-3103.13"
  wire input 31 \WCLK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3103.15-3103.20"
  wire input 32 \WCLKE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.150-3106.157"
  wire input 76 \WDATA_0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.141-3106.148"
  wire input 75 \WDATA_1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.59-3106.67"
  wire input 66 \WDATA_10
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.49-3106.57"
  wire input 65 \WDATA_11
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.39-3106.47"
  wire input 64 \WDATA_12
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.29-3106.37"
  wire input 63 \WDATA_13
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.19-3106.27"
  wire input 62 \WDATA_14
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.9-3106.17"
  wire input 61 \WDATA_15
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.132-3106.139"
  wire input 74 \WDATA_2
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.123-3106.130"
  wire input 73 \WDATA_3
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.114-3106.121"
  wire input 72 \WDATA_4
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.105-3106.112"
  wire input 71 \WDATA_5
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.96-3106.103"
  wire input 70 \WDATA_6
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.87-3106.94"
  wire input 69 \WDATA_7
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.78-3106.85"
  wire input 68 \WDATA_8
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.69-3106.76"
  wire input 67 \WDATA_9
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3103.22-3103.24"
  wire input 33 \WE
end
attribute \blackbox 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:228.1-260.10"
module \SB_CARRY
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:228.43-228.45"
  wire input 4 \CI
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:228.25-228.27"
  wire output 1 \CO
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:228.35-228.37"
  wire input 2 \I0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:228.39-228.41"
  wire input 3 \I1
end
attribute \abc9_flop 1
attribute \blackbox 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:265.1-298.10"
module \SB_DFF
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:267.8-267.9"
  wire input 2 \C
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:267.11-267.12"
  wire input 3 \D
  attribute \init 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:266.13-266.14"
  wire output 1 \Q
end
attribute \abc9_flop 1
attribute \blackbox 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:301.1-341.10"
module \SB_DFFE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:303.8-303.9"
  wire input 2 \C
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:303.21-303.22"
  wire input 4 \D
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:303.11-303.12"
  wire input 3 \E
  attribute \init 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:302.13-302.14"
  wire output 1 \Q
end
attribute \abc9_box 1
attribute \blackbox 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:634.1-706.10"
module \SB_DFFER
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:636.8-636.9"
  wire input 2 \C
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:636.24-636.25"
  wire input 5 \D
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:636.11-636.12"
  wire input 3 \E
  attribute \init 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:635.13-635.14"
  wire output 1 \Q
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:636.21-636.22"
  wire input 4 \R
end
attribute \abc9_box 1
attribute \blackbox 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:765.1-837.10"
module \SB_DFFES
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:767.8-767.9"
  wire input 2 \C
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:767.24-767.25"
  wire input 5 \D
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:767.11-767.12"
  wire input 3 \E
  attribute \init 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:766.13-766.14"
  wire output 1 \Q
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:767.21-767.22"
  wire input 4 \S
end
attribute \abc9_flop 1
attribute \blackbox 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:578.1-631.10"
module \SB_DFFESR
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:580.8-580.9"
  wire input 2 \C
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:580.24-580.25"
  wire input 5 \D
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:580.11-580.12"
  wire input 3 \E
  attribute \init 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:579.13-579.14"
  wire output 1 \Q
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:580.21-580.22"
  wire input 4 \R
end
attribute \abc9_flop 1
attribute \blackbox 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:709.1-762.10"
module \SB_DFFESS
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:711.8-711.9"
  wire input 2 \C
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:711.24-711.25"
  wire input 5 \D
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:711.11-711.12"
  wire input 3 \E
  attribute \init 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:710.13-710.14"
  wire output 1 \Q
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:711.21-711.22"
  wire input 4 \S
end
attribute \blackbox 1
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:842.1-875.10"
module \SB_DFFN
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:844.8-844.9"
  wire input 2 \C
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:844.11-844.12"
  wire input 3 \D
  attribute \init 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:843.13-843.14"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:878.1-918.10"
module \SB_DFFNE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:880.8-880.9"
  wire input 2 \C
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:880.21-880.22"
  wire input 4 \D
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:880.11-880.12"
  wire input 3 \E
  attribute \init 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:879.13-879.14"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1211.1-1283.10"
module \SB_DFFNER
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1213.8-1213.9"
  wire input 2 \C
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1213.24-1213.25"
  wire input 5 \D
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1213.11-1213.12"
  wire input 3 \E
  attribute \init 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212.13-1212.14"
  wire output 1 \Q
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1213.21-1213.22"
  wire input 4 \R
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1342.1-1415.10"
module \SB_DFFNES
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1344.8-1344.9"
  wire input 2 \C
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1344.24-1344.25"
  wire input 5 \D
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1344.11-1344.12"
  wire input 3 \E
  attribute \init 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1343.13-1343.14"
  wire output 1 \Q
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1344.21-1344.22"
  wire input 4 \S
end
attribute \blackbox 1
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1155.1-1208.10"
module \SB_DFFNESR
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1157.8-1157.9"
  wire input 2 \C
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1157.24-1157.25"
  wire input 5 \D
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1157.11-1157.12"
  wire input 3 \E
  attribute \init 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1156.13-1156.14"
  wire output 1 \Q
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1157.21-1157.22"
  wire input 4 \R
end
attribute \blackbox 1
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1286.1-1339.10"
module \SB_DFFNESS
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1288.8-1288.9"
  wire input 2 \C
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1288.24-1288.25"
  wire input 5 \D
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1288.11-1288.12"
  wire input 3 \E
  attribute \init 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1287.13-1287.14"
  wire output 1 \Q
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1288.21-1288.22"
  wire input 4 \S
end
attribute \blackbox 1
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:969.1-1035.10"
module \SB_DFFNR
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:971.8-971.9"
  wire input 2 \C
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:971.14-971.15"
  wire input 4 \D
  attribute \init 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:970.13-970.14"
  wire output 1 \Q
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:971.11-971.12"
  wire input 3 \R
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1086.1-1152.10"
module \SB_DFFNS
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088.8-1088.9"
  wire input 2 \C
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088.14-1088.15"
  wire input 4 \D
  attribute \init 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1087.13-1087.14"
  wire output 1 \Q
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088.11-1088.12"
  wire input 3 \S
end
attribute \blackbox 1
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:921.1-966.10"
module \SB_DFFNSR
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:923.8-923.9"
  wire input 2 \C
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:923.14-923.15"
  wire input 4 \D
  attribute \init 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922.13-922.14"
  wire output 1 \Q
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:923.11-923.12"
  wire input 3 \R
end
attribute \blackbox 1
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1038.1-1083.10"
module \SB_DFFNSS
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1040.8-1040.9"
  wire input 2 \C
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1040.14-1040.15"
  wire input 4 \D
  attribute \init 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1039.13-1039.14"
  wire output 1 \Q
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1040.11-1040.12"
  wire input 3 \S
end
attribute \abc9_box 1
attribute \blackbox 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:392.1-458.10"
module \SB_DFFR
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:394.8-394.9"
  wire input 2 \C
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:394.14-394.15"
  wire input 4 \D
  attribute \init 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:393.13-393.14"
  wire output 1 \Q
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:394.11-394.12"
  wire input 3 \R
end
attribute \abc9_box 1
attribute \blackbox 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:509.1-575.10"
module \SB_DFFS
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:511.8-511.9"
  wire input 2 \C
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:511.14-511.15"
  wire input 4 \D
  attribute \init 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:510.13-510.14"
  wire output 1 \Q
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:511.11-511.12"
  wire input 3 \S
end
attribute \abc9_flop 1
attribute \blackbox 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:344.1-389.10"
module \SB_DFFSR
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:346.8-346.9"
  wire input 2 \C
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:346.14-346.15"
  wire input 4 \D
  attribute \init 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:345.13-345.14"
  wire output 1 \Q
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:346.11-346.12"
  wire input 3 \R
end
attribute \abc9_flop 1
attribute \blackbox 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:461.1-506.10"
module \SB_DFFSS
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:463.8-463.9"
  wire input 2 \C
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:463.14-463.15"
  wire input 4 \D
  attribute \init 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:462.13-462.14"
  wire output 1 \Q
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:463.11-463.12"
  wire input 3 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2788.1-2792.10"
module \SB_FILTER_50NS
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2789.8-2789.16"
  wire input 1 \FILTERIN
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2790.9-2790.18"
  wire output 2 \FILTEROUT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:162.1-172.10"
module \SB_GB
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:164.9-164.29"
  wire output 2 \GLOBAL_BUFFER_OUTPUT
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:163.9-163.37"
  wire input 1 \USER_SIGNAL_TO_GLOBAL_BUFFER
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:123.1-160.10"
module \SB_GB_IO
  parameter \PIN_TYPE 6'000000
  parameter \PULLUP 1'0
  parameter \NEG_TRIGGER 1'0
  parameter \IO_STANDARD "SB_LVCMOS"
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:127.9-127.21"
  wire input 4 \CLOCK_ENABLE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:133.9-133.15"
  wire output 10 \D_IN_0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:134.9-134.15"
  wire output 11 \D_IN_1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:131.9-131.16"
  wire input 8 \D_OUT_0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:132.9-132.16"
  wire input 9 \D_OUT_1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:125.9-125.29"
  wire output 2 \GLOBAL_BUFFER_OUTPUT
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:128.9-128.18"
  wire input 5 \INPUT_CLK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:126.9-126.26"
  wire input 3 \LATCH_INPUT_VALUE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:129.9-129.19"
  wire input 6 \OUTPUT_CLK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:130.9-130.22"
  wire input 7 \OUTPUT_ENABLE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:124.9-124.20"
  wire inout 1 \PACKAGE_PIN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2596.1-2613.10"
module \SB_HFOSC
  parameter \TRIM_EN "0b0"
  parameter \CLKHF_DIV "0b00"
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2609.9-2609.14"
  wire output 13 \CLKHF
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2608.8-2608.15"
  wire input 12 \CLKHFEN
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2607.8-2607.15"
  wire input 11 \CLKHFPU
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2597.8-2597.13"
  wire input 1 \TRIM0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2598.8-2598.13"
  wire input 2 \TRIM1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2599.8-2599.13"
  wire input 3 \TRIM2
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2600.8-2600.13"
  wire input 4 \TRIM3
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2601.8-2601.13"
  wire input 5 \TRIM4
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2602.8-2602.13"
  wire input 6 \TRIM5
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2603.8-2603.13"
  wire input 7 \TRIM6
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2604.8-2604.13"
  wire input 8 \TRIM7
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2605.8-2605.13"
  wire input 9 \TRIM8
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2606.8-2606.13"
  wire input 10 \TRIM9
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2665.1-2705.10"
module \SB_I2C
  parameter \I2C_SLAVE_INIT_ADDR "0b1111100001"
  parameter \BUS_ADDR74 "0b0001"
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2696.9-2696.15"
  wire output 31 \I2CIRQ
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2697.9-2697.16"
  wire output 32 \I2CWKUP
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2695.9-2695.15"
  wire output 30 \SBACKO
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2676.9-2676.16"
  wire input 11 \SBADRI0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2675.9-2675.16"
  wire input 10 \SBADRI1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2674.9-2674.16"
  wire input 9 \SBADRI2
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2673.9-2673.16"
  wire input 8 \SBADRI3
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2672.9-2672.16"
  wire input 7 \SBADRI4
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2671.9-2671.16"
  wire input 6 \SBADRI5
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2670.9-2670.16"
  wire input 5 \SBADRI6
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2669.9-2669.16"
  wire input 4 \SBADRI7
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2666.9-2666.15"
  wire input 1 \SBCLKI
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2684.9-2684.16"
  wire input 19 \SBDATI0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2683.9-2683.16"
  wire input 18 \SBDATI1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2682.9-2682.16"
  wire input 17 \SBDATI2
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2681.9-2681.16"
  wire input 16 \SBDATI3
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2680.9-2680.16"
  wire input 15 \SBDATI4
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2679.9-2679.16"
  wire input 14 \SBDATI5
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2678.9-2678.16"
  wire input 13 \SBDATI6
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2677.9-2677.16"
  wire input 12 \SBDATI7
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2694.9-2694.16"
  wire output 29 \SBDATO0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2693.9-2693.16"
  wire output 28 \SBDATO1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2692.9-2692.16"
  wire output 27 \SBDATO2
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2691.9-2691.16"
  wire output 26 \SBDATO3
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2690.9-2690.16"
  wire output 25 \SBDATO4
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2689.9-2689.16"
  wire output 24 \SBDATO5
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2688.9-2688.16"
  wire output 23 \SBDATO6
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2687.9-2687.16"
  wire output 22 \SBDATO7
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2667.9-2667.14"
  wire input 2 \SBRWI
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2668.9-2668.15"
  wire input 3 \SBSTBI
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2685.9-2685.13"
  wire input 20 \SCLI
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2698.9-2698.13"
  wire output 33 \SCLO
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2699.9-2699.14"
  wire output 34 \SCLOE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2686.9-2686.13"
  wire input 21 \SDAI
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2700.9-2700.13"
  wire output 35 \SDAO
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2701.9-2701.14"
  wire output 36 \SDAOE
end
attribute \blackbox 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:17.1-121.10"
module \SB_IO
  parameter \PIN_TYPE 6'000000
  parameter \PULLUP 1'0
  parameter \NEG_TRIGGER 1'0
  parameter \IO_STANDARD "SB_LVCMOS"
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:20.9-20.21"
  wire input 3 \CLOCK_ENABLE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:26.9-26.15"
  wire output 9 \D_IN_0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:27.9-27.15"
  wire output 10 \D_IN_1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:24.9-24.16"
  wire input 7 \D_OUT_0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:25.9-25.16"
  wire input 8 \D_OUT_1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:21.9-21.18"
  wire input 4 \INPUT_CLK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:19.9-19.26"
  wire input 2 \LATCH_INPUT_VALUE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:22.9-22.19"
  wire input 5 \OUTPUT_CLK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:23.9-23.22"
  wire input 6 \OUTPUT_ENABLE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:18.9-18.20"
  wire inout 1 \PACKAGE_PIN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2794.1-2861.10"
module \SB_IO_I3C
  parameter \PIN_TYPE 6'000000
  parameter \PULLUP 1'0
  parameter \WEAK_PULLUP 1'0
  parameter \NEG_TRIGGER 1'0
  parameter \IO_STANDARD "SB_LVCMOS"
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2797.9-2797.21"
  wire input 3 \CLOCK_ENABLE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2803.9-2803.15"
  wire output 9 \D_IN_0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2804.9-2804.15"
  wire output 10 \D_IN_1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2801.9-2801.16"
  wire input 7 \D_OUT_0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2802.9-2802.16"
  wire input 8 \D_OUT_1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2798.9-2798.18"
  wire input 4 \INPUT_CLK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2796.9-2796.26"
  wire input 2 \LATCH_INPUT_VALUE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2799.9-2799.19"
  wire input 5 \OUTPUT_CLK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2800.9-2800.22"
  wire input 6 \OUTPUT_ENABLE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2795.9-2795.20"
  wire inout 1 \PACKAGE_PIN
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2805.9-2805.15"
  wire input 11 \PU_ENB
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2806.9-2806.20"
  wire input 12 \WEAK_PU_ENB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2863.1-2925.10"
module \SB_IO_OD
  parameter \PIN_TYPE 6'000000
  parameter \NEG_TRIGGER 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2866.9-2866.20"
  wire input 3 \CLOCKENABLE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2873.9-2873.13"
  wire output 10 \DIN0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2872.9-2872.13"
  wire output 9 \DIN1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2871.9-2871.14"
  wire input 8 \DOUT0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2870.9-2870.14"
  wire input 7 \DOUT1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2867.9-2867.17"
  wire input 4 \INPUTCLK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2865.9-2865.24"
  wire input 2 \LATCHINPUTVALUE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2868.9-2868.18"
  wire input 5 \OUTPUTCLK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2869.9-2869.21"
  wire input 6 \OUTPUTENABLE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2864.9-2864.19"
  wire inout 1 \PACKAGEPIN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2762.1-2785.10"
module \SB_LEDDA_IP
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2776.8-2776.17"
  wire input 14 \LEDDADDR0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2775.8-2775.17"
  wire input 13 \LEDDADDR1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2774.8-2774.17"
  wire input 12 \LEDDADDR2
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2773.8-2773.17"
  wire input 11 \LEDDADDR3
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2764.8-2764.15"
  wire input 2 \LEDDCLK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2763.8-2763.14"
  wire input 1 \LEDDCS
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2772.8-2772.16"
  wire input 10 \LEDDDAT0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2771.8-2771.16"
  wire input 9 \LEDDDAT1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2770.8-2770.16"
  wire input 8 \LEDDDAT2
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2769.8-2769.16"
  wire input 7 \LEDDDAT3
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2768.8-2768.16"
  wire input 6 \LEDDDAT4
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2767.8-2767.16"
  wire input 5 \LEDDDAT5
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2766.8-2766.16"
  wire input 4 \LEDDDAT6
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2765.8-2765.16"
  wire input 3 \LEDDDAT7
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2777.8-2777.15"
  wire input 15 \LEDDDEN
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2778.8-2778.15"
  wire input 16 \LEDDEXE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2783.9-2783.15"
  wire output 21 \LEDDON
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2779.8-2779.15"
  wire input 17 \LEDDRST
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2780.9-2780.16"
  wire output 18 \PWMOUT0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2781.9-2781.16"
  wire output 19 \PWMOUT1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2782.9-2782.16"
  wire output 20 \PWMOUT2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2641.1-2645.10"
module \SB_LED_DRV_CUR
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2642.8-2642.10"
  wire input 1 \EN
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2643.9-2643.14"
  wire output 2 \LEDPU
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2616.1-2621.10"
module \SB_LFOSC
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2619.9-2619.14"
  wire output 3 \CLKLF
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2618.8-2618.15"
  wire input 2 \CLKLFEN
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2617.8-2617.15"
  wire input 1 \CLKLFPU
end
attribute \abc9_lut 1
attribute \blackbox 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:177.1-225.10"
module \SB_LUT4
  parameter \LUT_INIT 16'0000000000000000
  attribute \defaultvalue 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \defaultvalue 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \defaultvalue 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \defaultvalue 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:178.9-178.10"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2928.1-3096.10"
module \SB_MAC16
  parameter \NEG_TRIGGER 1'0
  parameter \C_REG 1'0
  parameter \A_REG 1'0
  parameter \B_REG 1'0
  parameter \D_REG 1'0
  parameter \TOP_8x8_MULT_REG 1'0
  parameter \BOT_8x8_MULT_REG 1'0
  parameter \PIPELINE_16x16_MULT_REG1 1'0
  parameter \PIPELINE_16x16_MULT_REG2 1'0
  parameter \TOPOUTPUT_SELECT 2'00
  parameter \TOPADDSUB_LOWERINPUT 2'00
  parameter \TOPADDSUB_UPPERINPUT 1'0
  parameter \TOPADDSUB_CARRYSELECT 2'00
  parameter \BOTOUTPUT_SELECT 2'00
  parameter \BOTADDSUB_LOWERINPUT 2'00
  parameter \BOTADDSUB_UPPERINPUT 1'0
  parameter \BOTADDSUB_CARRYSELECT 2'00
  parameter \MODE_8x8 1'0
  parameter \A_SIGNED 1'0
  parameter \B_SIGNED 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2930.18-2930.19"
  wire width 16 input 4 \A
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2937.12-2937.19"
  wire input 22 \ACCUMCI
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2939.13-2939.20"
  wire output 26 \ACCUMCO
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2935.19-2935.28"
  wire input 18 \ADDSUBBOT
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2935.8-2935.17"
  wire input 17 \ADDSUBTOP
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2931.8-2931.13"
  wire input 7 \AHOLD
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2930.21-2930.22"
  wire width 16 input 5 \B
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2931.15-2931.20"
  wire input 8 \BHOLD
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2930.15-2930.16"
  wire width 16 input 3 \C
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2929.13-2929.15"
  wire input 2 \CE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2931.22-2931.27"
  wire input 9 \CHOLD
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2937.8-2937.10"
  wire input 21 \CI
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2929.8-2929.11"
  wire input 1 \CLK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2939.9-2939.11"
  wire output 25 \CO
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2930.24-2930.25"
  wire width 16 input 6 \D
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2931.29-2931.34"
  wire input 10 \DHOLD
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2932.17-2932.24"
  wire input 12 \IRSTBOT
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2932.8-2932.15"
  wire input 11 \IRSTTOP
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2938.16-2938.17"
  wire width 32 output 24 \O
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2936.18-2936.26"
  wire input 20 \OHOLDBOT
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2936.8-2936.16"
  wire input 19 \OHOLDTOP
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2934.18-2934.26"
  wire input 16 \OLOADBOT
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2934.8-2934.16"
  wire input 15 \OLOADTOP
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2933.17-2933.24"
  wire input 14 \ORSTBOT
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2933.8-2933.15"
  wire input 13 \ORSTTOP
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2937.21-2937.30"
  wire input 23 \SIGNEXTIN
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2939.22-2939.32"
  wire output 27 \SIGNEXTOUT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2453.1-2485.10"
module \SB_PLL40_2F_CORE
  parameter \FEEDBACK_PATH "SIMPLE"
  parameter \DELAY_ADJUSTMENT_MODE_FEEDBACK "FIXED"
  parameter \DELAY_ADJUSTMENT_MODE_RELATIVE "FIXED"
  parameter \SHIFTREG_DIV_MODE 1'0
  parameter \FDA_FEEDBACK 4'0000
  parameter \FDA_RELATIVE 4'0000
  parameter \PLLOUT_SELECT_PORTA "GENCLK"
  parameter \PLLOUT_SELECT_PORTB "GENCLK"
  parameter \DIVR 4'0000
  parameter \DIVF 7'0000000
  parameter \DIVQ 3'000
  parameter \FILTER_RANGE 3'000
  parameter \ENABLE_ICEGATE_PORTA 1'0
  parameter \ENABLE_ICEGATE_PORTB 1'0
  parameter \TEST_MODE 1'0
  parameter \EXTERNAL_DIVIDE_FACTOR 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2462.10-2462.16"
  wire input 9 \BYPASS
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2460.16-2460.28"
  wire width 8 input 7 \DYNAMICDELAY
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2459.10-2459.21"
  wire input 6 \EXTFEEDBACK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2464.10-2464.25"
  wire input 11 \LATCHINPUTVALUE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2461.10-2461.14"
  wire output 8 \LOCK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2455.10-2455.21"
  wire output 2 \PLLOUTCOREA
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2457.10-2457.21"
  wire output 4 \PLLOUTCOREB
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2456.10-2456.23"
  wire output 3 \PLLOUTGLOBALA
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2458.10-2458.23"
  wire output 5 \PLLOUTGLOBALB
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2454.10-2454.22"
  wire input 1 \REFERENCECLK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2463.10-2463.16"
  wire input 10 \RESETB
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2467.10-2467.14"
  wire input 14 \SCLK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2466.10-2466.13"
  wire input 13 \SDI
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2465.10-2465.13"
  wire output 12 \SDO
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2488.1-2520.10"
module \SB_PLL40_2F_PAD
  parameter \FEEDBACK_PATH "SIMPLE"
  parameter \DELAY_ADJUSTMENT_MODE_FEEDBACK "FIXED"
  parameter \DELAY_ADJUSTMENT_MODE_RELATIVE "FIXED"
  parameter \SHIFTREG_DIV_MODE 2'00
  parameter \FDA_FEEDBACK 4'0000
  parameter \FDA_RELATIVE 4'0000
  parameter \PLLOUT_SELECT_PORTA "GENCLK"
  parameter \PLLOUT_SELECT_PORTB "GENCLK"
  parameter \DIVR 4'0000
  parameter \DIVF 7'0000000
  parameter \DIVQ 3'000
  parameter \FILTER_RANGE 3'000
  parameter \ENABLE_ICEGATE_PORTA 1'0
  parameter \ENABLE_ICEGATE_PORTB 1'0
  parameter \TEST_MODE 1'0
  parameter \EXTERNAL_DIVIDE_FACTOR 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2497.10-2497.16"
  wire input 9 \BYPASS
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2495.16-2495.28"
  wire width 8 input 7 \DYNAMICDELAY
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2494.10-2494.21"
  wire input 6 \EXTFEEDBACK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2499.10-2499.25"
  wire input 11 \LATCHINPUTVALUE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2496.10-2496.14"
  wire output 8 \LOCK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2489.10-2489.20"
  wire input 1 \PACKAGEPIN
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2490.10-2490.21"
  wire output 2 \PLLOUTCOREA
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2492.10-2492.21"
  wire output 4 \PLLOUTCOREB
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2491.10-2491.23"
  wire output 3 \PLLOUTGLOBALA
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2493.10-2493.23"
  wire output 5 \PLLOUTGLOBALB
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2498.10-2498.16"
  wire input 10 \RESETB
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2502.10-2502.14"
  wire input 14 \SCLK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2501.10-2501.13"
  wire input 13 \SDI
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2500.10-2500.13"
  wire output 12 \SDO
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2419.1-2450.10"
module \SB_PLL40_2_PAD
  parameter \FEEDBACK_PATH "SIMPLE"
  parameter \DELAY_ADJUSTMENT_MODE_FEEDBACK "FIXED"
  parameter \DELAY_ADJUSTMENT_MODE_RELATIVE "FIXED"
  parameter \SHIFTREG_DIV_MODE 1'0
  parameter \FDA_FEEDBACK 4'0000
  parameter \FDA_RELATIVE 4'0000
  parameter \PLLOUT_SELECT_PORTB "GENCLK"
  parameter \DIVR 4'0000
  parameter \DIVF 7'0000000
  parameter \DIVQ 3'000
  parameter \FILTER_RANGE 3'000
  parameter \ENABLE_ICEGATE_PORTA 1'0
  parameter \ENABLE_ICEGATE_PORTB 1'0
  parameter \TEST_MODE 1'0
  parameter \EXTERNAL_DIVIDE_FACTOR 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2428.10-2428.16"
  wire input 9 \BYPASS
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2426.16-2426.28"
  wire width 8 input 7 \DYNAMICDELAY
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2425.10-2425.21"
  wire input 6 \EXTFEEDBACK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2430.10-2430.25"
  wire input 11 \LATCHINPUTVALUE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2427.10-2427.14"
  wire output 8 \LOCK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2420.10-2420.20"
  wire input 1 \PACKAGEPIN
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2421.10-2421.21"
  wire output 2 \PLLOUTCOREA
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2423.10-2423.21"
  wire output 4 \PLLOUTCOREB
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2422.10-2422.23"
  wire output 3 \PLLOUTGLOBALA
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2424.10-2424.23"
  wire output 5 \PLLOUTGLOBALB
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2429.10-2429.16"
  wire input 10 \RESETB
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2433.10-2433.14"
  wire input 14 \SCLK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2432.10-2432.13"
  wire input 13 \SDI
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2431.10-2431.13"
  wire output 12 \SDO
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2357.1-2385.10"
module \SB_PLL40_CORE
  parameter \FEEDBACK_PATH "SIMPLE"
  parameter \DELAY_ADJUSTMENT_MODE_FEEDBACK "FIXED"
  parameter \DELAY_ADJUSTMENT_MODE_RELATIVE "FIXED"
  parameter \SHIFTREG_DIV_MODE 1'0
  parameter \FDA_FEEDBACK 4'0000
  parameter \FDA_RELATIVE 4'0000
  parameter \PLLOUT_SELECT "GENCLK"
  parameter \DIVR 4'0000
  parameter \DIVF 7'0000000
  parameter \DIVQ 3'000
  parameter \FILTER_RANGE 3'000
  parameter \ENABLE_ICEGATE 1'0
  parameter \TEST_MODE 1'0
  parameter \EXTERNAL_DIVIDE_FACTOR 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2364.10-2364.16"
  wire input 7 \BYPASS
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2362.16-2362.28"
  wire width 8 input 5 \DYNAMICDELAY
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2361.10-2361.21"
  wire input 4 \EXTFEEDBACK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2366.10-2366.25"
  wire input 9 \LATCHINPUTVALUE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2363.10-2363.14"
  wire output 6 \LOCK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2359.10-2359.20"
  wire output 2 \PLLOUTCORE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2360.10-2360.22"
  wire output 3 \PLLOUTGLOBAL
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2358.10-2358.22"
  wire input 1 \REFERENCECLK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2365.10-2365.16"
  wire input 8 \RESETB
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2369.10-2369.14"
  wire input 12 \SCLK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2368.10-2368.13"
  wire input 11 \SDI
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2367.10-2367.13"
  wire output 10 \SDO
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2388.1-2416.10"
module \SB_PLL40_PAD
  parameter \FEEDBACK_PATH "SIMPLE"
  parameter \DELAY_ADJUSTMENT_MODE_FEEDBACK "FIXED"
  parameter \DELAY_ADJUSTMENT_MODE_RELATIVE "FIXED"
  parameter \SHIFTREG_DIV_MODE 1'0
  parameter \FDA_FEEDBACK 4'0000
  parameter \FDA_RELATIVE 4'0000
  parameter \PLLOUT_SELECT "GENCLK"
  parameter \DIVR 4'0000
  parameter \DIVF 7'0000000
  parameter \DIVQ 3'000
  parameter \FILTER_RANGE 3'000
  parameter \ENABLE_ICEGATE 1'0
  parameter \TEST_MODE 1'0
  parameter \EXTERNAL_DIVIDE_FACTOR 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2395.10-2395.16"
  wire input 7 \BYPASS
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2393.16-2393.28"
  wire width 8 input 5 \DYNAMICDELAY
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2392.10-2392.21"
  wire input 4 \EXTFEEDBACK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2397.10-2397.25"
  wire input 9 \LATCHINPUTVALUE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2394.10-2394.14"
  wire output 6 \LOCK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2389.10-2389.20"
  wire input 1 \PACKAGEPIN
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2390.10-2390.20"
  wire output 2 \PLLOUTCORE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2391.10-2391.22"
  wire output 3 \PLLOUTGLOBAL
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2396.10-2396.16"
  wire input 8 \RESETB
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2400.10-2400.14"
  wire input 12 \SCLK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2399.10-2399.13"
  wire input 11 \SDI
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2398.10-2398.13"
  wire output 10 \SDO
end
attribute \blackbox 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1419.1-1656.10"
module \SB_RAM40_4K
  parameter \WRITE_MODE 0
  parameter \READ_MODE 0
  parameter \INIT_0 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_8 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_9 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_FILE ""
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1593.33-1593.44"
  wire $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1593$1237_Y
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1595.34-1595.45"
  wire $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1595$1238_Y
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1601.34-1601.45"
  wire $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1601$1239_Y
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1605.34-1605.45"
  wire $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1605$1240_Y
  attribute \defaultvalue 16'0000000000000000
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1429.16-1429.20"
  wire width 16 input 10 \MASK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1424.16-1424.21"
  wire width 11 input 5 \RADDR
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1421.16-1421.20"
  wire input 2 \RCLK
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1422.16-1422.21"
  wire input 3 \RCLKE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1420.16-1420.21"
  wire width 16 output 1 \RDATA
  attribute \defaultvalue 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1423.16-1423.18"
  wire input 4 \RE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1428.16-1428.21"
  wire width 11 input 9 \WADDR
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1425.16-1425.20"
  wire input 6 \WCLK
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1426.16-1426.21"
  wire input 7 \WCLKE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1430.16-1430.21"
  wire width 16 input 11 \WDATA
  attribute \defaultvalue 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1427.16-1427.18"
  wire input 8 \WE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1593.33-1593.44"
  cell $logic_and $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1593$1237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1593$1237_Y
  end
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1595.34-1595.45"
  cell $logic_and $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1595$1238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \RE
    connect \B \RCLKE
    connect \Y $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1595$1238_Y
  end
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1601.34-1601.45"
  cell $logic_and $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1601$1239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1601$1239_Y
  end
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1605.34-1605.45"
  cell $logic_and $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1605$1240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1605$1240_Y
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1593.3-1593.51"
  cell $specrule $specify$1082
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 16
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 274
    parameter signed \T_LIMIT_MIN 274
    parameter signed \T_LIMIT_TYP 274
    connect \DST \WCLK
    connect \DST_EN $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1593$1237_Y
    connect \SRC \MASK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1595.3-1595.52"
  cell $specrule $specify$1083
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 11
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 203
    parameter signed \T_LIMIT_MIN 203
    parameter signed \T_LIMIT_TYP 203
    connect \DST \RCLK
    connect \DST_EN $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1595$1238_Y
    connect \SRC \RADDR
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1597.3-1597.36"
  cell $specrule $specify$1084
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 267
    parameter signed \T_LIMIT_MIN 267
    parameter signed \T_LIMIT_TYP 267
    connect \DST \RCLK
    connect \DST_EN 1'1
    connect \SRC \RCLKE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1599.3-1599.32"
  cell $specrule $specify$1085
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 98
    parameter signed \T_LIMIT_MIN 98
    parameter signed \T_LIMIT_TYP 98
    connect \DST \RCLK
    connect \DST_EN 1'1
    connect \SRC \RE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1601.3-1601.52"
  cell $specrule $specify$1086
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 11
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 224
    parameter signed \T_LIMIT_MIN 224
    parameter signed \T_LIMIT_TYP 224
    connect \DST \WCLK
    connect \DST_EN $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1601$1239_Y
    connect \SRC \WADDR
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1603.3-1603.36"
  cell $specrule $specify$1087
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 267
    parameter signed \T_LIMIT_MIN 267
    parameter signed \T_LIMIT_TYP 267
    connect \DST \WCLK
    connect \DST_EN 1'1
    connect \SRC \WCLKE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1605.3-1605.52"
  cell $specrule $specify$1088
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 16
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 161
    parameter signed \T_LIMIT_MIN 161
    parameter signed \T_LIMIT_TYP 161
    connect \DST \WCLK
    connect \DST_EN $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1605$1240_Y
    connect \SRC \WDATA
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1607.3-1607.33"
  cell $specrule $specify$1089
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 133
    parameter signed \T_LIMIT_MIN 133
    parameter signed \T_LIMIT_TYP 133
    connect \DST \WCLK
    connect \DST_EN 1'1
    connect \SRC \WE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1609.3-1609.44"
  cell $specify3 $specify$1090
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 16
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 2146
    parameter signed \T_FALL_MIN 2146
    parameter signed \T_FALL_TYP 2146
    parameter signed \T_RISE_MAX 2146
    parameter signed \T_RISE_MIN 2146
    parameter signed \T_RISE_TYP 2146
    connect \DAT 16'xxxxxxxxxxxxxxxx
    connect \DST \RDATA
    connect \EN 1'1
    connect \SRC \RCLK
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1658.1-1792.10"
module \SB_RAM40_4KNR
  parameter \WRITE_MODE 0
  parameter \READ_MODE 0
  parameter \INIT_0 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_8 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_9 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_FILE ""
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1729.33-1729.44"
  wire $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1729$1241_Y
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1731.35-1731.46"
  wire $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1731$1242_Y
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1737.34-1737.45"
  wire $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1737$1243_Y
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1741.34-1741.45"
  wire $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1741$1244_Y
  attribute \defaultvalue 16'0000000000000000
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1668.16-1668.20"
  wire width 16 input 10 \MASK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1663.16-1663.21"
  wire width 11 input 5 \RADDR
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1661.16-1661.21"
  wire input 3 \RCLKE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1660.16-1660.21"
  wire input 2 \RCLKN
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1659.16-1659.21"
  wire width 16 output 1 \RDATA
  attribute \defaultvalue 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1662.16-1662.18"
  wire input 4 \RE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1667.16-1667.21"
  wire width 11 input 9 \WADDR
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1664.16-1664.20"
  wire input 6 \WCLK
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1665.16-1665.21"
  wire input 7 \WCLKE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1669.16-1669.21"
  wire width 16 input 11 \WDATA
  attribute \defaultvalue 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1666.16-1666.18"
  wire input 8 \WE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1729.33-1729.44"
  cell $logic_and $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1729$1241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1729$1241_Y
  end
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1731.35-1731.46"
  cell $logic_and $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1731$1242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \RE
    connect \B \RCLKE
    connect \Y $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1731$1242_Y
  end
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1737.34-1737.45"
  cell $logic_and $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1737$1243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1737$1243_Y
  end
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1741.34-1741.45"
  cell $logic_and $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1741$1244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1741$1244_Y
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1729.3-1729.51"
  cell $specrule $specify$1091
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 16
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 274
    parameter signed \T_LIMIT_MIN 274
    parameter signed \T_LIMIT_TYP 274
    connect \DST \WCLK
    connect \DST_EN $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1729$1241_Y
    connect \SRC \MASK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1731.3-1731.53"
  cell $specrule $specify$1092
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 11
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 203
    parameter signed \T_LIMIT_MIN 203
    parameter signed \T_LIMIT_TYP 203
    connect \DST \RCLKN
    connect \DST_EN $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1731$1242_Y
    connect \SRC \RADDR
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1733.3-1733.37"
  cell $specrule $specify$1093
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 267
    parameter signed \T_LIMIT_MIN 267
    parameter signed \T_LIMIT_TYP 267
    connect \DST \RCLKN
    connect \DST_EN 1'1
    connect \SRC \RCLKE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1735.3-1735.33"
  cell $specrule $specify$1094
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 98
    parameter signed \T_LIMIT_MIN 98
    parameter signed \T_LIMIT_TYP 98
    connect \DST \RCLKN
    connect \DST_EN 1'1
    connect \SRC \RE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1737.3-1737.52"
  cell $specrule $specify$1095
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 11
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 224
    parameter signed \T_LIMIT_MIN 224
    parameter signed \T_LIMIT_TYP 224
    connect \DST \WCLK
    connect \DST_EN $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1737$1243_Y
    connect \SRC \WADDR
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1739.3-1739.36"
  cell $specrule $specify$1096
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 267
    parameter signed \T_LIMIT_MIN 267
    parameter signed \T_LIMIT_TYP 267
    connect \DST \WCLK
    connect \DST_EN 1'1
    connect \SRC \WCLKE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1741.3-1741.52"
  cell $specrule $specify$1097
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 16
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 161
    parameter signed \T_LIMIT_MIN 161
    parameter signed \T_LIMIT_TYP 161
    connect \DST \WCLK
    connect \DST_EN $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1741$1244_Y
    connect \SRC \WDATA
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1743.3-1743.33"
  cell $specrule $specify$1098
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 133
    parameter signed \T_LIMIT_MIN 133
    parameter signed \T_LIMIT_TYP 133
    connect \DST \WCLK
    connect \DST_EN 1'1
    connect \SRC \WE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1745.3-1745.45"
  cell $specify3 $specify$1099
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 16
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 2146
    parameter signed \T_FALL_MIN 2146
    parameter signed \T_FALL_TYP 2146
    parameter signed \T_RISE_MAX 2146
    parameter signed \T_RISE_MIN 2146
    parameter signed \T_RISE_TYP 2146
    connect \DAT 16'xxxxxxxxxxxxxxxx
    connect \DST \RDATA
    connect \EN 1'1
    connect \SRC \RCLKN
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1930.1-2064.10"
module \SB_RAM40_4KNRNW
  parameter \WRITE_MODE 0
  parameter \READ_MODE 0
  parameter \INIT_0 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_8 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_9 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_FILE ""
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2001.34-2001.45"
  wire $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2001$1249_Y
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2003.35-2003.46"
  wire $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2003$1250_Y
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2009.35-2009.46"
  wire $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2009$1251_Y
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2013.35-2013.46"
  wire $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2013$1252_Y
  attribute \defaultvalue 16'0000000000000000
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1940.16-1940.20"
  wire width 16 input 10 \MASK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1935.16-1935.21"
  wire width 11 input 5 \RADDR
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1933.16-1933.21"
  wire input 3 \RCLKE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1932.16-1932.21"
  wire input 2 \RCLKN
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1931.16-1931.21"
  wire width 16 output 1 \RDATA
  attribute \defaultvalue 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1934.16-1934.18"
  wire input 4 \RE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1939.16-1939.21"
  wire width 11 input 9 \WADDR
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1937.16-1937.21"
  wire input 7 \WCLKE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1936.16-1936.21"
  wire input 6 \WCLKN
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1941.16-1941.21"
  wire width 16 input 11 \WDATA
  attribute \defaultvalue 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1938.16-1938.18"
  wire input 8 \WE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2001.34-2001.45"
  cell $logic_and $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2001$1249
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2001$1249_Y
  end
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2003.35-2003.46"
  cell $logic_and $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2003$1250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \RE
    connect \B \RCLKE
    connect \Y $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2003$1250_Y
  end
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2009.35-2009.46"
  cell $logic_and $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2009$1251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2009$1251_Y
  end
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2013.35-2013.46"
  cell $logic_and $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2013$1252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2013$1252_Y
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2001.3-2001.52"
  cell $specrule $specify$1109
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 16
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 274
    parameter signed \T_LIMIT_MIN 274
    parameter signed \T_LIMIT_TYP 274
    connect \DST \WCLKN
    connect \DST_EN $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2001$1249_Y
    connect \SRC \MASK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2003.3-2003.53"
  cell $specrule $specify$1110
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 11
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 203
    parameter signed \T_LIMIT_MIN 203
    parameter signed \T_LIMIT_TYP 203
    connect \DST \RCLKN
    connect \DST_EN $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2003$1250_Y
    connect \SRC \RADDR
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2005.3-2005.37"
  cell $specrule $specify$1111
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 267
    parameter signed \T_LIMIT_MIN 267
    parameter signed \T_LIMIT_TYP 267
    connect \DST \RCLKN
    connect \DST_EN 1'1
    connect \SRC \RCLKE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2007.3-2007.33"
  cell $specrule $specify$1112
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 98
    parameter signed \T_LIMIT_MIN 98
    parameter signed \T_LIMIT_TYP 98
    connect \DST \RCLKN
    connect \DST_EN 1'1
    connect \SRC \RE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2009.3-2009.53"
  cell $specrule $specify$1113
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 11
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 224
    parameter signed \T_LIMIT_MIN 224
    parameter signed \T_LIMIT_TYP 224
    connect \DST \WCLKN
    connect \DST_EN $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2009$1251_Y
    connect \SRC \WADDR
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2011.3-2011.37"
  cell $specrule $specify$1114
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 267
    parameter signed \T_LIMIT_MIN 267
    parameter signed \T_LIMIT_TYP 267
    connect \DST \WCLKN
    connect \DST_EN 1'1
    connect \SRC \WCLKE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2013.3-2013.53"
  cell $specrule $specify$1115
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 16
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 161
    parameter signed \T_LIMIT_MIN 161
    parameter signed \T_LIMIT_TYP 161
    connect \DST \WCLKN
    connect \DST_EN $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2013$1252_Y
    connect \SRC \WDATA
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2015.3-2015.34"
  cell $specrule $specify$1116
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 133
    parameter signed \T_LIMIT_MIN 133
    parameter signed \T_LIMIT_TYP 133
    connect \DST \WCLKN
    connect \DST_EN 1'1
    connect \SRC \WE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2017.3-2017.45"
  cell $specify3 $specify$1117
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 16
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 2146
    parameter signed \T_FALL_MIN 2146
    parameter signed \T_FALL_TYP 2146
    parameter signed \T_RISE_MAX 2146
    parameter signed \T_RISE_MIN 2146
    parameter signed \T_RISE_TYP 2146
    connect \DAT 16'xxxxxxxxxxxxxxxx
    connect \DST \RDATA
    connect \EN 1'1
    connect \SRC \RCLKN
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1794.1-1928.10"
module \SB_RAM40_4KNW
  parameter \WRITE_MODE 0
  parameter \READ_MODE 0
  parameter \INIT_0 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_8 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_9 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_FILE ""
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1865.34-1865.45"
  wire $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1865$1245_Y
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1867.34-1867.45"
  wire $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1867$1246_Y
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1873.35-1873.46"
  wire $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1873$1247_Y
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1877.35-1877.46"
  wire $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1877$1248_Y
  attribute \defaultvalue 16'0000000000000000
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1804.16-1804.20"
  wire width 16 input 10 \MASK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1799.16-1799.21"
  wire width 11 input 5 \RADDR
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1796.16-1796.20"
  wire input 2 \RCLK
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1797.16-1797.21"
  wire input 3 \RCLKE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1795.16-1795.21"
  wire width 16 output 1 \RDATA
  attribute \defaultvalue 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1798.16-1798.18"
  wire input 4 \RE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1803.16-1803.21"
  wire width 11 input 9 \WADDR
  attribute \defaultvalue 1'1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1801.16-1801.21"
  wire input 7 \WCLKE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1800.16-1800.21"
  wire input 6 \WCLKN
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1805.16-1805.21"
  wire width 16 input 11 \WDATA
  attribute \defaultvalue 1'0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1802.16-1802.18"
  wire input 8 \WE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1865.34-1865.45"
  cell $logic_and $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1865$1245
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1865$1245_Y
  end
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1867.34-1867.45"
  cell $logic_and $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1867$1246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \RE
    connect \B \RCLKE
    connect \Y $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1867$1246_Y
  end
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1873.35-1873.46"
  cell $logic_and $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1873$1247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1873$1247_Y
  end
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1877.35-1877.46"
  cell $logic_and $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1877$1248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WE
    connect \B \WCLKE
    connect \Y $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1877$1248_Y
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1865.3-1865.52"
  cell $specrule $specify$1100
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 16
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 274
    parameter signed \T_LIMIT_MIN 274
    parameter signed \T_LIMIT_TYP 274
    connect \DST \WCLKN
    connect \DST_EN $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1865$1245_Y
    connect \SRC \MASK
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1867.3-1867.52"
  cell $specrule $specify$1101
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 11
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 203
    parameter signed \T_LIMIT_MIN 203
    parameter signed \T_LIMIT_TYP 203
    connect \DST \RCLK
    connect \DST_EN $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1867$1246_Y
    connect \SRC \RADDR
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1869.3-1869.36"
  cell $specrule $specify$1102
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 267
    parameter signed \T_LIMIT_MIN 267
    parameter signed \T_LIMIT_TYP 267
    connect \DST \RCLK
    connect \DST_EN 1'1
    connect \SRC \RCLKE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1871.3-1871.32"
  cell $specrule $specify$1103
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 98
    parameter signed \T_LIMIT_MIN 98
    parameter signed \T_LIMIT_TYP 98
    connect \DST \RCLK
    connect \DST_EN 1'1
    connect \SRC \RE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1873.3-1873.53"
  cell $specrule $specify$1104
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 11
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 224
    parameter signed \T_LIMIT_MIN 224
    parameter signed \T_LIMIT_TYP 224
    connect \DST \WCLKN
    connect \DST_EN $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1873$1247_Y
    connect \SRC \WADDR
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1875.3-1875.37"
  cell $specrule $specify$1105
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 267
    parameter signed \T_LIMIT_MIN 267
    parameter signed \T_LIMIT_TYP 267
    connect \DST \WCLKN
    connect \DST_EN 1'1
    connect \SRC \WCLKE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1877.3-1877.53"
  cell $specrule $specify$1106
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 16
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 161
    parameter signed \T_LIMIT_MIN 161
    parameter signed \T_LIMIT_TYP 161
    connect \DST \WCLKN
    connect \DST_EN $logic_and$/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1877$1248_Y
    connect \SRC \WDATA
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1879.3-1879.34"
  cell $specrule $specify$1107
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 133
    parameter signed \T_LIMIT_MIN 133
    parameter signed \T_LIMIT_TYP 133
    connect \DST \WCLKN
    connect \DST_EN 1'1
    connect \SRC \WE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1881.3-1881.44"
  cell $specify3 $specify$1108
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 16
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 2146
    parameter signed \T_FALL_MIN 2146
    parameter signed \T_FALL_TYP 2146
    parameter signed \T_RISE_MAX 2146
    parameter signed \T_RISE_MIN 2146
    parameter signed \T_RISE_TYP 2146
    connect \DAT 16'xxxxxxxxxxxxxxxx
    connect \DST \RDATA
    connect \EN 1'1
    connect \SRC \RCLK
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2624.1-2638.10"
module \SB_RGBA_DRV
  parameter \CURRENT_MODE "0b0"
  parameter \RGB0_CURRENT "0b000000"
  parameter \RGB1_CURRENT "0b000000"
  parameter \RGB2_CURRENT "0b000000"
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2625.8-2625.14"
  wire input 1 \CURREN
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2630.9-2630.13"
  wire output 6 \RGB0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2627.8-2627.15"
  wire input 3 \RGB0PWM
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2631.9-2631.13"
  wire output 7 \RGB1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2628.8-2628.15"
  wire input 4 \RGB1PWM
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2632.9-2632.13"
  wire output 8 \RGB2
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2629.8-2629.15"
  wire input 5 \RGB2PWM
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2626.8-2626.16"
  wire input 2 \RGBLEDEN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2648.1-2662.10"
module \SB_RGB_DRV
  parameter \CURRENT_MODE "0b0"
  parameter \RGB0_CURRENT "0b000000"
  parameter \RGB1_CURRENT "0b000000"
  parameter \RGB2_CURRENT "0b000000"
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2654.9-2654.13"
  wire output 6 \RGB0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2650.8-2650.15"
  wire input 2 \RGB0PWM
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2655.9-2655.13"
  wire output 7 \RGB1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2651.8-2651.15"
  wire input 3 \RGB1PWM
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2656.9-2656.13"
  wire output 8 \RGB2
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2652.8-2652.15"
  wire input 4 \RGB2PWM
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2649.8-2649.16"
  wire input 1 \RGBLEDEN
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2653.8-2653.13"
  wire input 5 \RGBPU
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2708.1-2759.10"
module \SB_SPI
  parameter \BUS_ADDR74 "0b0000"
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2752.9-2752.15"
  wire output 44 \MCSNO0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2751.9-2751.15"
  wire output 43 \MCSNO1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2750.9-2750.15"
  wire output 42 \MCSNO2
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2749.9-2749.15"
  wire output 41 \MCSNO3
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2756.9-2756.16"
  wire output 48 \MCSNOE0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2755.9-2755.16"
  wire output 47 \MCSNOE1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2754.9-2754.16"
  wire output 46 \MCSNOE2
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2753.9-2753.16"
  wire output 45 \MCSNOE3
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2728.9-2728.11"
  wire input 20 \MI
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2745.9-2745.11"
  wire output 37 \MO
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2746.9-2746.12"
  wire output 38 \MOE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2740.9-2740.15"
  wire output 32 \SBACKO
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2719.9-2719.16"
  wire input 11 \SBADRI0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2718.9-2718.16"
  wire input 10 \SBADRI1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2717.9-2717.16"
  wire input 9 \SBADRI2
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2716.9-2716.16"
  wire input 8 \SBADRI3
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2715.9-2715.16"
  wire input 7 \SBADRI4
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2714.9-2714.16"
  wire input 6 \SBADRI5
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2713.9-2713.16"
  wire input 5 \SBADRI6
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2712.9-2712.16"
  wire input 4 \SBADRI7
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2709.9-2709.15"
  wire input 1 \SBCLKI
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2727.9-2727.16"
  wire input 19 \SBDATI0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2726.9-2726.16"
  wire input 18 \SBDATI1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2725.9-2725.16"
  wire input 17 \SBDATI2
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2724.9-2724.16"
  wire input 16 \SBDATI3
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2723.9-2723.16"
  wire input 15 \SBDATI4
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2722.9-2722.16"
  wire input 14 \SBDATI5
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2721.9-2721.16"
  wire input 13 \SBDATI6
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2720.9-2720.16"
  wire input 12 \SBDATI7
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2739.9-2739.16"
  wire output 31 \SBDATO0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2738.9-2738.16"
  wire output 30 \SBDATO1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2737.9-2737.16"
  wire output 29 \SBDATO2
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2736.9-2736.16"
  wire output 28 \SBDATO3
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2735.9-2735.16"
  wire output 27 \SBDATO4
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2734.9-2734.16"
  wire output 26 \SBDATO5
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2733.9-2733.16"
  wire output 25 \SBDATO6
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2732.9-2732.16"
  wire output 24 \SBDATO7
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2710.9-2710.14"
  wire input 2 \SBRWI
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2711.9-2711.15"
  wire input 3 \SBSTBI
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2730.9-2730.13"
  wire input 22 \SCKI
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2747.9-2747.13"
  wire output 39 \SCKO
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2748.9-2748.14"
  wire output 40 \SCKOE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2731.9-2731.14"
  wire input 23 \SCSNI
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2729.9-2729.11"
  wire input 21 \SI
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2743.9-2743.11"
  wire output 35 \SO
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2744.9-2744.12"
  wire output 36 \SOE
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2741.9-2741.15"
  wire output 33 \SPIIRQ
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2742.9-2742.16"
  wire output 34 \SPIWKUP
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2532.1-2593.10"
module \SB_SPRAM256KA
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2533.15-2533.22"
  wire width 14 input 1 \ADDRESS
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2536.14-2536.24"
  wire input 5 \CHIPSELECT
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2536.26-2536.31"
  wire input 6 \CLOCK
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2534.15-2534.21"
  wire width 16 input 2 \DATAIN
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2537.20-2537.27"
  wire width 16 output 10 \DATAOUT
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2535.14-2535.22"
  wire width 4 input 3 \MASKWREN
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2536.49-2536.57"
  wire input 9 \POWEROFF
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2536.42-2536.47"
  wire input 8 \SLEEP
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2536.33-2536.40"
  wire input 7 \STANDBY
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2536.8-2536.12"
  wire input 4 \WREN
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2525.1-2530.10"
module \SB_WARMBOOT
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2526.8-2526.12"
  wire input 1 \BOOT
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2528.8-2528.10"
  wire input 3 \S0
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2527.8-2527.10"
  wire input 2 \S1
end
attribute \top 1
attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:14.1-317.10"
module \muacm
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:34.20-34.30"
  wire output 14 \bootloader
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:37.20-37.23"
  wire input 15 \clk
  attribute \hdlname "cpu_I bank"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:71.24-71.28"
  wire width 2 \cpu_I.bank
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 2 \cpu_I.bank_SB_DFFESR_Q_E
  attribute \hdlname "cpu_I clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:17.23-17.26"
  wire \cpu_I.clk
  attribute \hdlname "cpu_I cpu alu add_b"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:32.9-32.14|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.add_b
  attribute \hdlname "cpu_I cpu alu add_cy"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:25.16-25.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.add_cy
  attribute \hdlname "cpu_I cpu alu add_cy_r"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:26.16-26.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.add_cy_r
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:61.4-66.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.add_cy_r_SB_DFF_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I1_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I1_O
  attribute \hdlname "cpu_I cpu alu clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:4.21-4.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.clk
  attribute \hdlname "cpu_I cpu alu cmp_r"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:23.16-23.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.cmp_r
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.alu.cmp_r_SB_LUT4_I1_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.alu.cmp_r_SB_LUT4_I1_O
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.alu.cmp_r_SB_LUT4_I2_I3
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.alu.cmp_r_SB_LUT4_I2_O
  attribute \hdlname "cpu_I cpu alu i_bool_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:11.21-11.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 2 \cpu_I.cpu.alu.i_bool_op
  attribute \hdlname "cpu_I cpu alu i_buf"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:18.21-18.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.i_buf
  attribute \hdlname "cpu_I cpu alu i_cmp_eq"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:12.21-12.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.i_cmp_eq
  attribute \hdlname "cpu_I cpu alu i_cmp_sig"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:13.21-13.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.i_cmp_sig
  attribute \hdlname "cpu_I cpu alu i_cnt0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:7.21-7.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.i_cnt0
  attribute \hdlname "cpu_I cpu alu i_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:6.21-6.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.i_en
  attribute \hdlname "cpu_I cpu alu i_op_b"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:17.21-17.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.i_op_b
  attribute \hdlname "cpu_I cpu alu i_rd_sel"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:14.21-14.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 3 \cpu_I.cpu.alu.i_rd_sel
  attribute \hdlname "cpu_I cpu alu i_rs1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:16.21-16.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.i_rs1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:125.4-146.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.cpu.alu.i_rs1_SB_DFF_Q_D
  attribute \hdlname "cpu_I cpu alu i_sub"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:10.21-10.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.i_sub
  attribute \hdlname "cpu_I cpu alu o_cmp"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:8.21-8.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.o_cmp
  attribute \hdlname "cpu_I cpu alu o_rd"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:19.21-19.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.o_rd
  attribute \hdlname "cpu_I cpu alu op_b_sx"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:30.9-30.16|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.op_b_sx
  attribute \hdlname "cpu_I cpu alu result_add"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:21.16-21.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.result_add
  attribute \hdlname "cpu_I cpu alu result_bool"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:54.9-54.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.result_bool
  attribute \hdlname "cpu_I cpu alu result_eq"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:38.9-38.18|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.result_eq
  attribute \hdlname "cpu_I cpu alu result_lt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:36.9-36.18|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.result_lt
  attribute \hdlname "cpu_I cpu alu rs1_sx"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:29.9-29.15|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu.rs1_sx
  attribute \hdlname "cpu_I cpu alu_bool_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:115.18-115.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 2 \cpu_I.cpu.alu_bool_op
  attribute \hdlname "cpu_I cpu alu_cmp"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:118.18-118.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu_cmp
  attribute \hdlname "cpu_I cpu alu_cmp_eq"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:116.18-116.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu_cmp_eq
  attribute \hdlname "cpu_I cpu alu_cmp_sig"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:117.18-117.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu_cmp_sig
  attribute \hdlname "cpu_I cpu alu_rd"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:82.18-82.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu_rd
  attribute \hdlname "cpu_I cpu alu_rd_sel"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:119.18-119.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 3 \cpu_I.cpu.alu_rd_sel
  attribute \hdlname "cpu_I cpu alu_sub"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:114.18-114.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.alu_sub
  attribute \hdlname "cpu_I cpu bad_pc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:136.18-136.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bad_pc
  attribute \hdlname "cpu_I cpu bne_or_bge"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:69.18-69.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bne_or_bge
  attribute \hdlname "cpu_I cpu branch_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:73.18-73.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.branch_op
  attribute \hdlname "cpu_I cpu bufreg c"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:22.23-22.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg.c
  attribute \hdlname "cpu_I cpu bufreg c_r"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:23.23-23.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg.c_r
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg.c_r_SB_DFF_Q_D
  attribute \hdlname "cpu_I cpu bufreg clr_lsb"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:26.23-26.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg.clr_lsb
  attribute \hdlname "cpu_I cpu bufreg data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:24.23-24.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 30 offset 2 \cpu_I.cpu.bufreg.data
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:35.18-35.55|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg.data_SB_DFFE_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.bufreg.data_SB_DFFE_Q_D_SB_LUT4_O_I3
  attribute \hdlname "cpu_I cpu bufreg i_clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:3.23-3.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg.i_clk
  attribute \hdlname "cpu_I cpu bufreg i_clr_lsb"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:13.23-13.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg.i_clr_lsb
  attribute \hdlname "cpu_I cpu bufreg i_cnt0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:5.23-5.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg.i_cnt0
  attribute \hdlname "cpu_I cpu bufreg i_cnt1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:6.23-6.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg.i_cnt1
  attribute \hdlname "cpu_I cpu bufreg i_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:7.23-7.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg.i_en
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.bufreg.i_en_SB_LUT4_O_I2
  attribute \hdlname "cpu_I cpu bufreg i_imm"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:17.23-17.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg.i_imm
  attribute \hdlname "cpu_I cpu bufreg i_imm_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:12.23-12.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg.i_imm_en
  attribute \hdlname "cpu_I cpu bufreg i_init"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:8.23-8.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg.i_init
  attribute \hdlname "cpu_I cpu bufreg i_rs1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:16.23-16.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg.i_rs1
  attribute \hdlname "cpu_I cpu bufreg i_rs1_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:11.23-11.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg.i_rs1_en
  attribute \hdlname "cpu_I cpu bufreg i_sh_signed"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:14.23-14.34|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg.i_sh_signed
  attribute \hdlname "cpu_I cpu bufreg o_dbus_adr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:20.23-20.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 32 \cpu_I.cpu.bufreg.o_dbus_adr
  attribute \hdlname "cpu_I cpu bufreg o_lsb"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:9.23-9.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 2 \cpu_I.cpu.bufreg.o_lsb
  wire \cpu_I.cpu.bufreg.o_lsb_SB_DFFE_Q_E
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.bufreg.o_lsb_SB_DFFE_Q_E_SB_LUT4_O_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:95.11-95.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
  attribute \hdlname "cpu_I cpu bufreg o_q"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:18.23-18.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg.o_q
  attribute \hdlname "cpu_I cpu bufreg q"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:22.26-22.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg.q
  attribute \hdlname "cpu_I cpu bufreg_clr_lsb"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:111.18-111.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg_clr_lsb
  attribute \hdlname "cpu_I cpu bufreg_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:107.18-107.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg_en
  attribute \hdlname "cpu_I cpu bufreg_imm_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:110.18-110.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg_imm_en
  attribute \hdlname "cpu_I cpu bufreg_q"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:112.18-112.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg_q
  attribute \hdlname "cpu_I cpu bufreg_rs1_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:109.18-109.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg_rs1_en
  attribute \hdlname "cpu_I cpu bufreg_sh_signed"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:108.18-108.34|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.bufreg_sh_signed
  attribute \hdlname "cpu_I cpu clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:8.31-8.34|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.clk
  attribute \hdlname "cpu_I cpu cnt0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:99.18-99.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.cnt0
  attribute \hdlname "cpu_I cpu cnt1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:100.18-100.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.cnt1
  attribute \hdlname "cpu_I cpu cnt12to31"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:98.18-98.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.cnt12to31
  attribute \hdlname "cpu_I cpu cnt2"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:101.18-101.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.cnt2
  attribute \hdlname "cpu_I cpu cnt_done"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:105.18-105.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.cnt_done
  attribute \hdlname "cpu_I cpu cnt_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:96.18-96.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.cnt_en
  attribute \hdlname "cpu_I cpu cond_branch"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:70.18-70.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.cond_branch
  attribute \hdlname "cpu_I cpu csr_imm"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:142.18-142.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.csr_imm
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:46.30-46.126|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.csr_imm_SB_DFFE_Q_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:45.17-45.54|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.csr_imm_SB_DFFE_Q_E
  attribute \hdlname "cpu_I cpu csr_imm_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:147.18-147.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.csr_imm_en
  attribute \hdlname "cpu_I cpu csr_in"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:148.18-148.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.csr_in
  attribute \hdlname "cpu_I cpu csr_pc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:146.18-146.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.csr_pc
  attribute \hdlname "cpu_I cpu csr_rd"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:84.18-84.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.csr_rd
  attribute \hdlname "cpu_I cpu ctrl clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:7.22-7.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.clk
  attribute \hdlname "cpu_I cpu ctrl i_buf"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:22.22-22.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.i_buf
  attribute \hdlname "cpu_I cpu ctrl i_cnt0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:12.22-12.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.i_cnt0
  attribute \hdlname "cpu_I cpu ctrl i_cnt12to31"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:11.22-11.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.i_cnt12to31
  attribute \hdlname "cpu_I cpu ctrl i_cnt2"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:13.22-13.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.i_cnt2
  attribute \hdlname "cpu_I cpu ctrl i_csr_pc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:23.22-23.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.i_csr_pc
  attribute \hdlname "cpu_I cpu ctrl i_imm"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:21.22-21.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.i_imm
  attribute \hdlname "cpu_I cpu ctrl i_jal_or_jalr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:16.22-16.35|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.i_jal_or_jalr
  attribute \hdlname "cpu_I cpu ctrl i_jump"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:15.22-15.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.i_jump
  attribute \hdlname "cpu_I cpu ctrl i_pc_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:10.22-10.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.i_pc_en
  attribute \hdlname "cpu_I cpu ctrl i_pc_rel"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:18.22-18.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.i_pc_rel
  attribute \hdlname "cpu_I cpu ctrl i_rst"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:8.22-8.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.i_rst
  attribute \hdlname "cpu_I cpu ctrl i_utype"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:17.22-17.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.i_utype
  attribute \hdlname "cpu_I cpu ctrl new_pc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:40.15-40.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.new_pc
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 2 \cpu_I.cpu.ctrl.new_pc_SB_LUT4_O_I2
  attribute \hdlname "cpu_I cpu ctrl o_bad_pc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:25.22-25.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.o_bad_pc
  attribute \hdlname "cpu_I cpu ctrl o_ibus_adr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:27.22-27.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 32 \cpu_I.cpu.ctrl.o_ibus_adr
  attribute \hdlname "cpu_I cpu ctrl o_rd"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:24.22-24.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.o_rd
  attribute \hdlname "cpu_I cpu ctrl offset_a"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:42.15-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.offset_a
  attribute \hdlname "cpu_I cpu ctrl offset_b"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:43.15-43.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.offset_b
  attribute \hdlname "cpu_I cpu ctrl pc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:38.15-38.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.pc
  attribute \hdlname "cpu_I cpu ctrl pc_plus_4"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:29.15-29.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.pc_plus_4
  attribute \hdlname "cpu_I cpu ctrl pc_plus_4_cy"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:30.15-30.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.pc_plus_4_cy
  attribute \hdlname "cpu_I cpu ctrl pc_plus_4_cy_r"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:31.15-31.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.pc_plus_4_cy_r
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.pc_plus_4_cy_r_SB_DFF_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I3_I1
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 2 \cpu_I.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I3_I1_SB_LUT4_O_I2
  attribute \hdlname "cpu_I cpu ctrl pc_plus_offset"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:32.15-32.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.pc_plus_offset
  attribute \hdlname "cpu_I cpu ctrl pc_plus_offset_aligned"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:35.15-35.37|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.pc_plus_offset_aligned
  attribute \hdlname "cpu_I cpu ctrl pc_plus_offset_cy"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:33.15-33.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.pc_plus_offset_cy
  attribute \hdlname "cpu_I cpu ctrl pc_plus_offset_cy_r"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:34.15-34.34|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.pc_plus_offset_cy_r
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.pc_plus_offset_cy_r_SB_DFF_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I3_O
  attribute \hdlname "cpu_I cpu ctrl plus_4"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:36.15-36.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl.plus_4
  attribute \hdlname "cpu_I cpu ctrl_pc_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:86.18-86.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl_pc_en
  attribute \hdlname "cpu_I cpu ctrl_rd"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:81.18-81.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.ctrl_rd
  attribute \hdlname "cpu_I cpu decode clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:5.22-5.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.clk
  attribute \hdlname "cpu_I cpu decode co_alu_bool_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:196.15-196.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 2 \cpu_I.cpu.decode.co_alu_bool_op
  attribute \hdlname "cpu_I cpu decode co_alu_cmp_eq"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:187.9-187.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_alu_cmp_eq
  attribute \hdlname "cpu_I cpu decode co_alu_cmp_sig"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:189.9-189.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_alu_cmp_sig
  attribute \hdlname "cpu_I cpu decode co_alu_rd_sel"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:214.15-214.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 3 \cpu_I.cpu.decode.co_alu_rd_sel
  attribute \hdlname "cpu_I cpu decode co_alu_sub"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:148.9-148.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_alu_sub
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 2 \cpu_I.cpu.decode.co_alu_sub_SB_LUT4_O_I3
  attribute \hdlname "cpu_I cpu decode co_bne_or_bge"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:110.9-110.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_bne_or_bge
  attribute \hdlname "cpu_I cpu decode co_branch_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:70.9-70.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_branch_op
  attribute \hdlname "cpu_I cpu decode co_bufreg_clr_lsb"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:82.9-82.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_bufreg_clr_lsb
  attribute \hdlname "cpu_I cpu decode co_bufreg_imm_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:77.9-77.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_bufreg_imm_en
  attribute \hdlname "cpu_I cpu decode co_bufreg_rs1_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:76.9-76.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_bufreg_rs1_en
  attribute \hdlname "cpu_I cpu decode co_bufreg_sh_signed"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:136.9-136.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_bufreg_sh_signed
  attribute \hdlname "cpu_I cpu decode co_cond_branch"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:87.9-87.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_cond_branch
  attribute \hdlname "cpu_I cpu decode co_csr_d_sel"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:183.9-183.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_csr_d_sel
  attribute \hdlname "cpu_I cpu decode co_csr_imm_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:184.9-184.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_csr_imm_en
  attribute \hdlname "cpu_I cpu decode co_csr_source"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:182.15-182.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 2 \cpu_I.cpu.decode.co_csr_source
  attribute \hdlname "cpu_I cpu decode co_ctrl_jal_or_jalr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:90.9-90.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_ctrl_jal_or_jalr
  attribute \hdlname "cpu_I cpu decode co_ctrl_pc_rel"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:95.9-95.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_ctrl_pc_rel
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.decode.co_ctrl_pc_rel_SB_LUT4_O_I3
  attribute \hdlname "cpu_I cpu decode co_ctrl_utype"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:89.9-89.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_ctrl_utype
  attribute \hdlname "cpu_I cpu decode co_ebreak"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:124.9-124.18|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_ebreak
  attribute \hdlname "cpu_I cpu decode co_immdec_ctrl"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:198.15-198.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 4 \cpu_I.cpu.decode.co_immdec_ctrl
  attribute \hdlname "cpu_I cpu decode co_immdec_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:208.15-208.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 4 \cpu_I.cpu.decode.co_immdec_en
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.decode.co_immdec_en_SB_LUT4_O_2_I3
  attribute \hdlname "cpu_I cpu decode co_mem_cmd"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:191.9-191.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_mem_cmd
  attribute \hdlname "cpu_I cpu decode co_mem_half"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:194.9-194.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_mem_half
  attribute \hdlname "cpu_I cpu decode co_mem_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:69.9-69.18|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_mem_op
  attribute \hdlname "cpu_I cpu decode co_mem_signed"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:192.9-192.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_mem_signed
  attribute \hdlname "cpu_I cpu decode co_mem_word"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:193.9-193.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_mem_word
  attribute \hdlname "cpu_I cpu decode co_op_b_source"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:221.9-221.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_op_b_source
  attribute \hdlname "cpu_I cpu decode co_rd_alu_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:223.9-223.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_rd_alu_en
  attribute \hdlname "cpu_I cpu decode co_rd_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:101.9-101.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_rd_op
  attribute \hdlname "cpu_I cpu decode co_sh_right"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:109.9-109.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_sh_right
  attribute \hdlname "cpu_I cpu decode co_slt_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:117.9-117.18|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.co_slt_op
  attribute \hdlname "cpu_I cpu decode funct3"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:58.14-58.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 3 \cpu_I.cpu.decode.funct3
  attribute \hdlname "cpu_I cpu decode i_wb_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:8.22-8.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.i_wb_en
  attribute \hdlname "cpu_I cpu decode i_wb_rdt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:7.22-7.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 30 offset 2 \cpu_I.cpu.decode.i_wb_rdt
  attribute \hdlname "cpu_I cpu decode imm30"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:64.14-64.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.imm30
  attribute \hdlname "cpu_I cpu decode o_alu_bool_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:32.21-32.34|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 2 \cpu_I.cpu.decode.o_alu_bool_op
  attribute \hdlname "cpu_I cpu decode o_alu_cmp_eq"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:33.21-33.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_alu_cmp_eq
  attribute \hdlname "cpu_I cpu decode o_alu_cmp_sig"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:34.21-34.34|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_alu_cmp_sig
  attribute \hdlname "cpu_I cpu decode o_alu_rd_sel"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:35.21-35.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 3 \cpu_I.cpu.decode.o_alu_rd_sel
  attribute \hdlname "cpu_I cpu decode o_alu_sub"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:31.21-31.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_alu_sub
  attribute \hdlname "cpu_I cpu decode o_bne_or_bge"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:11.21-11.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_bne_or_bge
  attribute \hdlname "cpu_I cpu decode o_branch_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:15.21-15.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_branch_op
  attribute \hdlname "cpu_I cpu decode o_bufreg_clr_lsb"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:23.21-23.37|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_bufreg_clr_lsb
  attribute \hdlname "cpu_I cpu decode o_bufreg_imm_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:22.21-22.36|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_bufreg_imm_en
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.decode.o_bufreg_imm_en_SB_LUT4_I3_O
  attribute \hdlname "cpu_I cpu decode o_bufreg_rs1_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:21.21-21.36|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_bufreg_rs1_en
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.decode.o_bufreg_rs1_en_SB_LUT4_I3_O
  attribute \hdlname "cpu_I cpu decode o_bufreg_sh_signed"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:24.21-24.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_bufreg_sh_signed
  attribute \hdlname "cpu_I cpu decode o_cond_branch"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:12.21-12.34|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_cond_branch
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.decode.o_cond_branch_SB_LUT4_I0_I3
  attribute \hdlname "cpu_I cpu decode o_csr_imm_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:49.21-49.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_csr_imm_en
  attribute \hdlname "cpu_I cpu decode o_ctrl_jal_or_jalr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:26.21-26.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_ctrl_jal_or_jalr
  attribute \hdlname "cpu_I cpu decode o_ctrl_pc_rel"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:28.21-28.34|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_ctrl_pc_rel
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:75.14-75.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
  attribute \hdlname "cpu_I cpu decode o_ctrl_utype"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:27.21-27.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_ctrl_utype
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I1_O
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I3_1_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 2 \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I3_O
  attribute \hdlname "cpu_I cpu decode o_immdec_ctrl"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:51.21-51.34|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 4 \cpu_I.cpu.decode.o_immdec_ctrl
  attribute \hdlname "cpu_I cpu decode o_immdec_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:52.21-52.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 4 \cpu_I.cpu.decode.o_immdec_en
  attribute \hdlname "cpu_I cpu decode o_mem_cmd"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:40.21-40.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_mem_cmd
  attribute \hdlname "cpu_I cpu decode o_mem_half"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:39.21-39.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_mem_half
  attribute \hdlname "cpu_I cpu decode o_mem_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:16.21-16.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_mem_op
  attribute \hdlname "cpu_I cpu decode o_mem_signed"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:37.21-37.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_mem_signed
  attribute \hdlname "cpu_I cpu decode o_mem_word"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:38.21-38.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_mem_word
  attribute \hdlname "cpu_I cpu decode o_op_b_source"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:53.21-53.34|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_op_b_source
  attribute \hdlname "cpu_I cpu decode o_rd_alu_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:55.21-55.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_rd_alu_en
  attribute \hdlname "cpu_I cpu decode o_rd_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:19.21-19.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_rd_op
  attribute \hdlname "cpu_I cpu decode o_sh_right"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:10.21-10.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_sh_right
  attribute \hdlname "cpu_I cpu decode o_shift_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:17.21-17.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_shift_op
  attribute \hdlname "cpu_I cpu decode o_slt_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:18.21-18.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.o_slt_op
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 2 \cpu_I.cpu.decode.o_slt_op_SB_LUT4_I2_O
  attribute \hdlname "cpu_I cpu decode op20"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:59.15-59.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.op20
  attribute \hdlname "cpu_I cpu decode op21"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:60.15-60.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.op21
  attribute \hdlname "cpu_I cpu decode op22"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:61.15-61.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.op22
  attribute \hdlname "cpu_I cpu decode op26"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:62.15-62.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.op26
  attribute \hdlname "cpu_I cpu decode op_or_opimm"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:67.9-67.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.decode.op_or_opimm
  attribute \hdlname "cpu_I cpu decode opcode"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:57.14-57.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 5 \cpu_I.cpu.decode.opcode
  attribute \hdlname "cpu_I cpu i_dbus_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:59.31-59.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.i_dbus_ack
  attribute \hdlname "cpu_I cpu i_dbus_rdt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:58.31-58.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 32 \cpu_I.cpu.i_dbus_rdt
  attribute \hdlname "cpu_I cpu i_ibus_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:52.31-52.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.i_ibus_ack
  attribute \hdlname "cpu_I cpu i_ibus_rdt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:51.31-51.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  attribute \unused_bits "0 1"
  wire width 32 \cpu_I.cpu.i_ibus_rdt
  attribute \hdlname "cpu_I cpu i_rdata0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:46.31-46.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.i_rdata0
  attribute \hdlname "cpu_I cpu i_rdata1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:47.31-47.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.i_rdata1
  attribute \hdlname "cpu_I cpu i_rf_ready"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:37.31-37.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.i_rf_ready
  attribute \hdlname "cpu_I cpu i_rst"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:9.31-9.36|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.i_rst
  attribute \hdlname "cpu_I cpu i_timer_irq"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:10.31-10.42|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.i_timer_irq
  attribute \hdlname "cpu_I cpu imm"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:91.18-91.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.imm
  attribute \hdlname "cpu_I cpu immdec i_clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:5.22-5.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.i_clk
  attribute \hdlname "cpu_I cpu immdec i_cnt_done"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:8.22-8.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.i_cnt_done
  attribute \hdlname "cpu_I cpu immdec i_cnt_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:7.22-7.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.i_cnt_en
  attribute \hdlname "cpu_I cpu immdec i_csr_imm_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:11.22-11.34|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.i_csr_imm_en
  attribute \hdlname "cpu_I cpu immdec i_ctrl"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:12.22-12.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 4 \cpu_I.cpu.immdec.i_ctrl
  attribute \hdlname "cpu_I cpu immdec i_immdec_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:10.22-10.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 4 \cpu_I.cpu.immdec.i_immdec_en
  attribute \hdlname "cpu_I cpu immdec i_wb_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:20.22-20.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.i_wb_en
  attribute \hdlname "cpu_I cpu immdec i_wb_rdt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:21.22-21.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 25 offset 7 \cpu_I.cpu.immdec.i_wb_rdt
  attribute \hdlname "cpu_I cpu immdec imm11_7"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:29.15-29.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 5 \cpu_I.cpu.immdec.imm11_7
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:57.30-57.84|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_1_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:57.30-57.84|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_2_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:57.30-57.84|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_3_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:57.30-57.84|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_4_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:57.30-57.84|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:56.17-56.54|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_E
  attribute \hdlname "cpu_I cpu immdec imm19_12_20"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:25.15-25.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 9 \cpu_I.cpu.immdec.imm19_12_20
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:46.30-46.126|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_1_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:46.30-46.126|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_2_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:46.30-46.126|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_3_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:46.30-46.126|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_4_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:46.30-46.126|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_5_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:46.30-46.126|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_6_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:46.30-46.126|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_7_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:46.30-46.126|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_D_SB_LUT4_O_I2
  attribute \hdlname "cpu_I cpu immdec imm24_20"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:28.15-28.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 5 \cpu_I.cpu.immdec.imm24_20
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:54.30-54.86|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_1_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:54.30-54.86|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_2_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:54.30-54.86|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_3_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:54.30-54.86|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_4_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:54.30-54.86|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:53.17-53.54|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_E
  attribute \hdlname "cpu_I cpu immdec imm30_25"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:27.15-27.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 6 \cpu_I.cpu.immdec.imm30_25
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:51.30-51.130|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_1_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:51.30-51.130|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_2_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:51.30-51.130|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_3_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:51.30-51.130|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_4_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:51.30-51.130|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_5_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:51.30-51.130|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:50.17-50.54|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_E
  attribute \hdlname "cpu_I cpu immdec imm7"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:26.15-26.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm7
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:48.30-48.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm7_SB_DFFE_Q_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:47.17-47.37|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.imm7_SB_DFFE_Q_E
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.immdec.imm7_SB_LUT4_I1_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.immdec.imm7_SB_LUT4_I1_O
  attribute \hdlname "cpu_I cpu immdec o_csr_imm"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:17.22-17.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.o_csr_imm
  attribute \hdlname "cpu_I cpu immdec o_imm"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:18.22-18.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.o_imm
  attribute \hdlname "cpu_I cpu immdec o_rd_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:13.22-13.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 5 \cpu_I.cpu.immdec.o_rd_addr
  attribute \hdlname "cpu_I cpu immdec o_rs1_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:14.22-14.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 5 \cpu_I.cpu.immdec.o_rs1_addr
  attribute \hdlname "cpu_I cpu immdec o_rs2_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:15.22-15.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 5 \cpu_I.cpu.immdec.o_rs2_addr
  attribute \hdlname "cpu_I cpu immdec signbit"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:23.15-23.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.immdec.signbit
  attribute \hdlname "cpu_I cpu immdec_ctrl"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:65.18-65.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 4 \cpu_I.cpu.immdec_ctrl
  attribute \hdlname "cpu_I cpu immdec_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:66.17-66.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 4 \cpu_I.cpu.immdec_en
  attribute \hdlname "cpu_I cpu init"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:95.18-95.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.init
  attribute \hdlname "cpu_I cpu jal_or_jalr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:88.18-88.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.jal_or_jalr
  attribute \hdlname "cpu_I cpu jump"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:87.18-87.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.jump
  attribute \hdlname "cpu_I cpu lsb"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:153.17-153.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 2 \cpu_I.cpu.lsb
  attribute \hdlname "cpu_I cpu mem_bytecnt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:130.18-130.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 2 \cpu_I.cpu.mem_bytecnt
  attribute \hdlname "cpu_I cpu mem_half"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:129.18-129.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_half
  attribute \hdlname "cpu_I cpu mem_if byte_valid"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:41.18-41.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.byte_valid
  attribute \hdlname "cpu_I cpu mem_if dat"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:31.18-31.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 32 \cpu_I.cpu.mem_if.dat
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_10_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_11_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_12_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_13_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_14_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_15_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_16_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_16_D_SB_LUT4_O_I2
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_18_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_18_D_SB_LUT4_O_I0
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_19_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_19_D_SB_LUT4_O_I0
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_1_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_20_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_20_D_SB_LUT4_O_I0
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_21_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_21_D_SB_LUT4_O_I0
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_22_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_22_D_SB_LUT4_O_I0
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_23_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_23_D_SB_LUT4_O_I0
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_24_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_24_D_SB_LUT4_O_I0
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_25_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_25_D_SB_LUT4_O_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_26_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_27_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_27_D_SB_LUT4_O_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_28_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_28_D_SB_LUT4_O_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_29_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_29_D_SB_LUT4_O_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_2_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_30_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_30_D_SB_LUT4_O_I0
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_3_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_4_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_5_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_6_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_7_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_8_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_9_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_D
  attribute \hdlname "cpu_I cpu mem_if dat_cur"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:50.18-50.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_cur
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.mem_if.dat_cur_SB_LUT4_O_I3
  attribute \hdlname "cpu_I cpu mem_if dat_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:48.18-48.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_en
  attribute \hdlname "cpu_I cpu mem_if dat_shamt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:82.15-82.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 6 \cpu_I.cpu.mem_if.dat_shamt
  attribute \hdlname "cpu_I cpu mem_if dat_valid"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:56.9-56.18|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.dat_valid
  attribute \hdlname "cpu_I cpu mem_if i_bytecnt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:10.23-10.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 2 \cpu_I.cpu.mem_if.i_bytecnt
  attribute \hdlname "cpu_I cpu mem_if i_clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:5.23-5.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.i_clk
  attribute \hdlname "cpu_I cpu mem_if i_cnt_done"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:9.23-9.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.i_cnt_done
  attribute \hdlname "cpu_I cpu mem_if i_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:7.23-7.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.i_en
  attribute \hdlname "cpu_I cpu mem_if i_half"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:20.23-20.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.i_half
  attribute \hdlname "cpu_I cpu mem_if i_init"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:8.23-8.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.i_init
  attribute \hdlname "cpu_I cpu mem_if i_lsb"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:11.23-11.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 2 \cpu_I.cpu.mem_if.i_lsb
  attribute \hdlname "cpu_I cpu mem_if i_mem_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:16.23-16.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.i_mem_op
  attribute \hdlname "cpu_I cpu mem_if i_op_b"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:22.23-22.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.i_op_b
  attribute \hdlname "cpu_I cpu mem_if i_shift_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:17.23-17.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.i_shift_op
  attribute \hdlname "cpu_I cpu mem_if i_signed"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:18.23-18.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.i_signed
  attribute \hdlname "cpu_I cpu mem_if i_wb_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:28.23-28.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.i_wb_ack
  attribute \hdlname "cpu_I cpu mem_if i_wb_rdt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:27.23-27.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 32 \cpu_I.cpu.mem_if.i_wb_rdt
  attribute \hdlname "cpu_I cpu mem_if i_word"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:19.23-19.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.i_word
  attribute \hdlname "cpu_I cpu mem_if o_misalign"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:12.23-12.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.o_misalign
  attribute \hdlname "cpu_I cpu mem_if o_rd"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:23.23-23.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.o_rd
  attribute \hdlname "cpu_I cpu mem_if o_sh_done_r"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:14.23-14.34|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.o_sh_done_r
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:96.16-96.68|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.o_sh_done_r_SB_DFFE_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5"
  wire width 16 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2
  attribute \hdlname "cpu_I cpu mem_if o_wb_dat"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:25.23-25.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 32 \cpu_I.cpu.mem_if.o_wb_dat
  attribute \hdlname "cpu_I cpu mem_if o_wb_sel"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:26.23-26.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 4 \cpu_I.cpu.mem_if.o_wb_sel
  attribute \hdlname "cpu_I cpu mem_if signbit"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:30.18-30.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_if.signbit
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.cpu.mem_if.signbit_SB_LUT4_I2_O
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.cpu.mem_if.signbit_SB_LUT4_I2_O_SB_LUT4_I0_O
  attribute \hdlname "cpu_I cpu mem_misalign"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:134.18-134.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_misalign
  attribute \hdlname "cpu_I cpu mem_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:74.18-74.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_op
  attribute \hdlname "cpu_I cpu mem_rd"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:83.18-83.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_rd
  attribute \hdlname "cpu_I cpu mem_sh_done_r"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:132.18-132.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_sh_done_r
  attribute \hdlname "cpu_I cpu mem_signed"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:127.18-127.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_signed
  attribute \hdlname "cpu_I cpu mem_word"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:128.18-128.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.mem_word
  attribute \hdlname "cpu_I cpu new_irq"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:151.18-151.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.new_irq
  attribute \hdlname "cpu_I cpu o_dbus_adr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:53.31-53.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 32 \cpu_I.cpu.o_dbus_adr
  attribute \hdlname "cpu_I cpu o_dbus_cyc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:57.31-57.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.o_dbus_cyc
  attribute \hdlname "cpu_I cpu o_dbus_dat"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:54.31-54.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 32 \cpu_I.cpu.o_dbus_dat
  attribute \hdlname "cpu_I cpu o_dbus_sel"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:55.31-55.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 4 \cpu_I.cpu.o_dbus_sel
  attribute \hdlname "cpu_I cpu o_dbus_we"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:56.31-56.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.o_dbus_we
  attribute \hdlname "cpu_I cpu o_ibus_adr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:49.31-49.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 32 \cpu_I.cpu.o_ibus_adr
  attribute \hdlname "cpu_I cpu o_ibus_cyc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:50.31-50.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.o_ibus_cyc
  attribute \hdlname "cpu_I cpu o_rf_rreq"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:35.31-35.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.o_rf_rreq
  attribute \hdlname "cpu_I cpu o_rf_wreq"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:36.31-36.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.o_rf_wreq
  attribute \hdlname "cpu_I cpu o_rreg0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:44.31-44.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 5 \cpu_I.cpu.o_rreg0
  attribute \hdlname "cpu_I cpu o_rreg1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:45.31-45.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 5 \cpu_I.cpu.o_rreg1
  attribute \hdlname "cpu_I cpu o_wdata0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:42.31-42.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.o_wdata0
  attribute \hdlname "cpu_I cpu o_wdata1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:43.31-43.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.o_wdata1
  attribute \hdlname "cpu_I cpu o_wen0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:40.31-40.37|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.o_wen0
  attribute \hdlname "cpu_I cpu o_wen1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:41.31-41.37|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.o_wen1
  attribute \hdlname "cpu_I cpu o_wreg0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:38.31-38.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 5 \cpu_I.cpu.o_wreg0
  attribute \hdlname "cpu_I cpu o_wreg1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:39.31-39.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 5 \cpu_I.cpu.o_wreg1
  attribute \hdlname "cpu_I cpu op_b"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:155.17-155.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.op_b
  attribute \hdlname "cpu_I cpu op_b_source"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:125.18-125.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.op_b_source
  attribute \hdlname "cpu_I cpu pc_rel"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:93.18-93.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.pc_rel
  attribute \hdlname "cpu_I cpu rd_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:61.18-61.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 5 \cpu_I.cpu.rd_addr
  attribute \hdlname "cpu_I cpu rd_alu_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:79.18-79.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rd_alu_en
  attribute \hdlname "cpu_I cpu rd_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:123.18-123.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rd_en
  attribute \hdlname "cpu_I cpu rd_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:77.18-77.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rd_op
  attribute \hdlname "cpu_I cpu rf_csr_out"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:149.18-149.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_csr_out
  attribute \hdlname "cpu_I cpu rf_if genblk1.rd"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:122.22-122.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.genblk1.rd
  attribute \hdlname "cpu_I cpu rf_if i_alu_rd"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:34.31-34.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.i_alu_rd
  attribute \hdlname "cpu_I cpu rf_if i_bad_pc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:23.31-23.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.i_bad_pc
  attribute \hdlname "cpu_I cpu rf_if i_bufreg_q"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:22.31-22.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.i_bufreg_q
  attribute \hdlname "cpu_I cpu rf_if i_cnt_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:5.31-5.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.i_cnt_en
  attribute \hdlname "cpu_I cpu rf_if i_csr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:28.31-28.36|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.i_csr
  attribute \hdlname "cpu_I cpu rf_if i_csr_rd"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:36.31-36.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.i_csr_rd
  attribute \hdlname "cpu_I cpu rf_if i_ctrl_rd"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:33.31-33.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.i_ctrl_rd
  attribute \hdlname "cpu_I cpu rf_if i_mem_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:21.31-21.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.i_mem_op
  attribute \hdlname "cpu_I cpu rf_if i_mem_rd"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:38.31-38.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.i_mem_rd
  attribute \hdlname "cpu_I cpu rf_if i_mepc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:20.31-20.37|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.i_mepc
  attribute \hdlname "cpu_I cpu rf_if i_rd_alu_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:35.31-35.42|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.i_rd_alu_en
  attribute \hdlname "cpu_I cpu rf_if i_rd_waddr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:32.31-32.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 5 \cpu_I.cpu.rf_if.i_rd_waddr
  attribute \hdlname "cpu_I cpu rf_if i_rd_wen"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:31.31-31.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.i_rd_wen
  attribute \hdlname "cpu_I cpu rf_if i_rdata0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:14.31-14.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.i_rdata0
  attribute \hdlname "cpu_I cpu rf_if i_rdata1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:15.31-15.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.i_rdata1
  attribute \hdlname "cpu_I cpu rf_if i_rs1_raddr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:41.31-41.42|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 5 \cpu_I.cpu.rf_if.i_rs1_raddr
  attribute \hdlname "cpu_I cpu rf_if i_rs2_raddr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:44.31-44.42|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 5 \cpu_I.cpu.rf_if.i_rs2_raddr
  attribute \hdlname "cpu_I cpu rf_if i_trap"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:18.31-18.37|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.i_trap
  attribute \hdlname "cpu_I cpu rf_if o_csr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:29.31-29.36|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.o_csr
  attribute \hdlname "cpu_I cpu rf_if o_csr_pc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:24.31-24.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.o_csr_pc
  attribute \hdlname "cpu_I cpu rf_if o_rreg0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:12.31-12.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 5 \cpu_I.cpu.rf_if.o_rreg0
  attribute \hdlname "cpu_I cpu rf_if o_rreg1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:13.31-13.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 5 \cpu_I.cpu.rf_if.o_rreg1
  attribute \hdlname "cpu_I cpu rf_if o_rs1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:42.31-42.36|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.o_rs1
  attribute \hdlname "cpu_I cpu rf_if o_rs2"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:45.31-45.36|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.o_rs2
  attribute \hdlname "cpu_I cpu rf_if o_wdata0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:10.31-10.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.o_wdata0
  attribute \hdlname "cpu_I cpu rf_if o_wdata1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:11.31-11.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.o_wdata1
  attribute \hdlname "cpu_I cpu rf_if o_wen0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:8.31-8.37|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.o_wen0
  attribute \hdlname "cpu_I cpu rf_if o_wen1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:9.31-9.37|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.o_wen1
  attribute \hdlname "cpu_I cpu rf_if o_wreg0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:6.31-6.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 5 \cpu_I.cpu.rf_if.o_wreg0
  attribute \hdlname "cpu_I cpu rf_if o_wreg1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:7.31-7.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 5 \cpu_I.cpu.rf_if.o_wreg1
  attribute \hdlname "cpu_I cpu rf_if rd_wen"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:351.4-395.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_if.v:52.22-52.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rf_if.rd_wen
  attribute \hdlname "cpu_I cpu rs1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:121.18-121.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rs1
  attribute \hdlname "cpu_I cpu rs1_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:62.18-62.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 5 \cpu_I.cpu.rs1_addr
  attribute \hdlname "cpu_I cpu rs2"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:122.18-122.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.rs2
  attribute \hdlname "cpu_I cpu rs2_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:63.18-63.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 5 \cpu_I.cpu.rs2_addr
  attribute \hdlname "cpu_I cpu sh_right"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:68.18-68.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.sh_right
  attribute \hdlname "cpu_I cpu shift_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:75.18-75.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.shift_op
  attribute \hdlname "cpu_I cpu slt_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:76.18-76.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.slt_op
  attribute \hdlname "cpu_I cpu state i_alu_cmp"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:17.22-17.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.i_alu_cmp
  attribute \hdlname "cpu_I cpu state i_bne_or_bge"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:16.22-16.34|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.i_bne_or_bge
  attribute \hdlname "cpu_I cpu state i_branch_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:18.22-18.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.i_branch_op
  attribute \hdlname "cpu_I cpu state i_clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:5.22-5.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.i_clk
  attribute \hdlname "cpu_I cpu state i_cond_branch"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:15.22-15.35|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.i_cond_branch
  attribute \hdlname "cpu_I cpu state i_ctrl_misalign"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:37.22-37.37|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.i_ctrl_misalign
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:38.19-38.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.i_ctrl_misalign_SB_DFFE_Q_D
  attribute \hdlname "cpu_I cpu state i_dbus_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:8.22-8.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.i_dbus_ack
  attribute \hdlname "cpu_I cpu state i_ibus_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:10.22-10.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.i_ibus_ack
  attribute \hdlname "cpu_I cpu state i_mem_misalign"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:42.22-42.36|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.i_mem_misalign
  attribute \hdlname "cpu_I cpu state i_mem_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:19.22-19.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.i_mem_op
  attribute \hdlname "cpu_I cpu state i_new_irq"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:7.22-7.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.i_new_irq
  attribute \hdlname "cpu_I cpu state i_rd_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:24.22-24.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.i_rd_op
  attribute \hdlname "cpu_I cpu state i_rf_ready"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:13.22-13.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.i_rf_ready
  attribute \hdlname "cpu_I cpu state i_rst"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:6.22-6.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.i_rst
  attribute \hdlname "cpu_I cpu state i_sh_done_r"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:39.22-39.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.i_sh_done_r
  attribute \hdlname "cpu_I cpu state i_sh_right"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:21.22-21.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.i_sh_right
  attribute \hdlname "cpu_I cpu state i_shift_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:20.22-20.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.i_shift_op
  attribute \hdlname "cpu_I cpu state i_slt_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:22.22-22.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.i_slt_op
  attribute \hdlname "cpu_I cpu state ibus_cyc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:53.14-53.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.ibus_cyc
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:122.11-122.42|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.ibus_cyc_SB_DFFE_Q_E
  attribute \hdlname "cpu_I cpu state init_done"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:47.9-47.18|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.init_done
  wire \cpu_I.cpu.state.init_done_SB_DFFESR_Q_E
  attribute \hdlname "cpu_I cpu state misalign_trap_sync"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:48.9-48.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.misalign_trap_sync
  attribute \hdlname "cpu_I cpu state o_bufreg_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:44.22-44.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.o_bufreg_en
  attribute \hdlname "cpu_I cpu state o_cnt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:50.14-50.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 3 offset 2 \cpu_I.cpu.state.o_cnt
  attribute \hdlname "cpu_I cpu state o_cnt0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:27.22-27.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.o_cnt0
  attribute \hdlname "cpu_I cpu state o_cnt1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:30.22-30.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.o_cnt1
  attribute \hdlname "cpu_I cpu state o_cnt12to31"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:29.22-29.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.o_cnt12to31
  attribute \hdlname "cpu_I cpu state o_cnt2"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:31.22-31.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.o_cnt2
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:156.16-156.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27"
  wire width 3 \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:156.16-156.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 3 \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
  attribute \hdlname "cpu_I cpu state o_cnt_done"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:43.22-43.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.o_cnt_done
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:112.4-166.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.o_cnt_done_SB_DFF_Q_D
  attribute \hdlname "cpu_I cpu state o_cnt_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:26.22-26.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.o_cnt_en
  attribute \hdlname "cpu_I cpu state o_cnt_r"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:51.14-51.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 4 \cpu_I.cpu.state.o_cnt_r
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:157.32-157.85|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.o_cnt_r_SB_DFFSR_Q_3_D
  attribute \hdlname "cpu_I cpu state o_ctrl_jump"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:35.22-35.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.o_ctrl_jump
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:127.25-127.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.o_ctrl_jump_SB_DFFESR_Q_D
  attribute \hdlname "cpu_I cpu state o_ctrl_pc_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:34.22-34.34|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.o_ctrl_pc_en
  attribute \hdlname "cpu_I cpu state o_ctrl_trap"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:36.22-36.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.o_ctrl_trap
  attribute \hdlname "cpu_I cpu state o_dbus_cyc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:40.22-40.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.o_dbus_cyc
  attribute \hdlname "cpu_I cpu state o_ibus_cyc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:9.22-9.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.o_ibus_cyc
  attribute \hdlname "cpu_I cpu state o_init"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:25.22-25.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.o_init
  attribute \hdlname "cpu_I cpu state o_mem_bytecnt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:41.22-41.35|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire width 2 \cpu_I.cpu.state.o_mem_bytecnt
  attribute \hdlname "cpu_I cpu state o_rf_rd_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:14.22-14.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.o_rf_rd_en
  attribute \hdlname "cpu_I cpu state o_rf_rreq"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:11.22-11.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.o_rf_rreq
  attribute \hdlname "cpu_I cpu state o_rf_wreq"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:12.22-12.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.o_rf_wreq
  attribute \hdlname "cpu_I cpu state stage_two_req"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:46.9-46.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.stage_two_req
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:112.4-166.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.stage_two_req_SB_DFF_Q_D
  attribute \hdlname "cpu_I cpu state take_branch"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:75.14-75.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.take_branch
  attribute \hdlname "cpu_I cpu state two_stage_op"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:78.9-78.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.state.two_stage_op
  attribute \hdlname "cpu_I cpu trap"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:92.18-92.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.trap
  attribute \hdlname "cpu_I cpu utype"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:89.18-89.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34"
  wire \cpu_I.cpu.utype
  attribute \hdlname "cpu_I i_dbus_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:53.23-53.33"
  wire \cpu_I.i_dbus_ack
  attribute \hdlname "cpu_I i_dbus_rdt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:52.23-52.33"
  wire width 32 \cpu_I.i_dbus_rdt
  attribute \hdlname "cpu_I i_ibus_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:46.23-46.33"
  wire \cpu_I.i_ibus_ack
  attribute \hdlname "cpu_I i_ibus_rdt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:45.23-45.33"
  attribute \unused_bits "0 1"
  wire width 32 \cpu_I.i_ibus_rdt
  attribute \hdlname "cpu_I i_rst"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:18.23-18.28"
  wire \cpu_I.i_rst
  attribute \hdlname "cpu_I i_timer_irq"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:19.23-19.34"
  wire \cpu_I.i_timer_irq
  attribute \hdlname "cpu_I o_dbus_adr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:47.23-47.33"
  wire width 32 \cpu_I.o_dbus_adr
  attribute \hdlname "cpu_I o_dbus_cyc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:51.23-51.33"
  wire \cpu_I.o_dbus_cyc
  attribute \hdlname "cpu_I o_dbus_dat"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:48.23-48.33"
  wire width 32 \cpu_I.o_dbus_dat
  attribute \hdlname "cpu_I o_dbus_sel"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:49.23-49.33"
  wire width 4 \cpu_I.o_dbus_sel
  attribute \hdlname "cpu_I o_dbus_we"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:50.23-50.32"
  wire \cpu_I.o_dbus_we
  attribute \hdlname "cpu_I o_ibus_adr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:43.23-43.33"
  wire width 32 \cpu_I.o_ibus_adr
  attribute \hdlname "cpu_I o_ibus_cyc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:44.23-44.33"
  wire \cpu_I.o_ibus_cyc
  attribute \hdlname "cpu_I raddr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:75.24-75.29"
  wire width 9 \cpu_I.raddr
  attribute \hdlname "cpu_I rdata"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:76.24-76.29"
  wire width 2 \cpu_I.rdata
  attribute \hdlname "cpu_I rdata0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:68.23-68.29"
  wire \cpu_I.rdata0
  attribute \hdlname "cpu_I rdata1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:69.23-69.29"
  wire \cpu_I.rdata1
  attribute \hdlname "cpu_I rf_ram i_bank"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram.v:6.36-6.42|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:123.4-130.24"
  wire width 2 \cpu_I.rf_ram.i_bank
  attribute \hdlname "cpu_I rf_ram i_clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram.v:5.16-5.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:123.4-130.24"
  wire \cpu_I.rf_ram.i_clk
  attribute \hdlname "cpu_I rf_ram i_raddr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram.v:10.36-10.43|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:123.4-130.24"
  wire width 9 \cpu_I.rf_ram.i_raddr
  attribute \hdlname "cpu_I rf_ram i_waddr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram.v:7.36-7.43|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:123.4-130.24"
  wire width 9 \cpu_I.rf_ram.i_waddr
  attribute \hdlname "cpu_I rf_ram i_wdata"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram.v:8.36-8.43|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:123.4-130.24"
  wire width 2 \cpu_I.rf_ram.i_wdata
  attribute \hdlname "cpu_I rf_ram i_wen"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram.v:9.36-9.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:123.4-130.24"
  wire \cpu_I.rf_ram.i_wen
  attribute \hdlname "cpu_I rf_ram m_raddr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram.v:19.22-19.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:123.4-130.24"
  wire width 11 \cpu_I.rf_ram.m_raddr
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 2 \cpu_I.rf_ram.m_raddr_SB_LUT4_O_I2
  attribute \hdlname "cpu_I rf_ram m_waddr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram.v:18.22-18.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:123.4-130.24"
  wire width 11 \cpu_I.rf_ram.m_waddr
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:255.14-255.23"
  attribute \unused_bits "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
  wire width 16 \cpu_I.rf_ram.memory.0.0.0_RDATA
  attribute \hdlname "cpu_I rf_ram o_rdata"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram.v:11.36-11.43|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:123.4-130.24"
  wire width 2 \cpu_I.rf_ram.o_rdata
  attribute \hdlname "cpu_I rf_ram_if i_clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:10.41-10.46|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.rf_ram_if.i_clk
  attribute \hdlname "cpu_I rf_ram_if i_rdata"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:30.41-30.48|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire width 2 \cpu_I.rf_ram_if.i_rdata
  attribute \hdlname "cpu_I rf_ram_if i_rreg0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:21.41-21.48|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire width 5 \cpu_I.rf_ram_if.i_rreg0
  attribute \hdlname "cpu_I rf_ram_if i_rreg1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:22.41-22.48|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire width 5 \cpu_I.rf_ram_if.i_rreg1
  attribute \hdlname "cpu_I rf_ram_if i_rreq"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:13.41-13.47|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.rf_ram_if.i_rreq
  attribute \hdlname "cpu_I rf_ram_if i_rst"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:11.41-11.46|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.rf_ram_if.i_rst
  attribute \hdlname "cpu_I rf_ram_if i_wdata0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:19.41-19.49|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.rf_ram_if.i_wdata0
  attribute \hdlname "cpu_I rf_ram_if i_wdata1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:20.41-20.49|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.rf_ram_if.i_wdata1
  attribute \hdlname "cpu_I rf_ram_if i_wen0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:17.41-17.47|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.rf_ram_if.i_wen0
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.rf_ram_if.i_wen0_SB_LUT4_O_I1
  attribute \hdlname "cpu_I rf_ram_if i_wen1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:18.41-18.47|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.rf_ram_if.i_wen1
  attribute \hdlname "cpu_I rf_ram_if i_wreg0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:15.41-15.48|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire width 5 \cpu_I.rf_ram_if.i_wreg0
  attribute \hdlname "cpu_I rf_ram_if i_wreg1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:16.41-16.48|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire width 5 \cpu_I.rf_ram_if.i_wreg1
  attribute \hdlname "cpu_I rf_ram_if i_wreq"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:12.41-12.47|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.rf_ram_if.i_wreq
  wire \cpu_I.rf_ram_if.i_wreq_SB_LUT4_I2_O
  attribute \hdlname "cpu_I rf_ram_if o_raddr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:29.41-29.48|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire width 9 \cpu_I.rf_ram_if.o_raddr
  attribute \hdlname "cpu_I rf_ram_if o_rdata0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:23.41-23.49|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.rf_ram_if.o_rdata0
  attribute \hdlname "cpu_I rf_ram_if o_rdata1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:24.41-24.49|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.rf_ram_if.o_rdata1
  attribute \hdlname "cpu_I rf_ram_if o_ready"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:14.41-14.48|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.rf_ram_if.o_ready
  attribute \hdlname "cpu_I rf_ram_if o_waddr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:26.41-26.48|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire width 9 \cpu_I.rf_ram_if.o_waddr
  attribute \hdlname "cpu_I rf_ram_if o_wdata"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:27.41-27.48|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire width 2 \cpu_I.rf_ram_if.o_wdata
  attribute \hdlname "cpu_I rf_ram_if o_wen"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:28.41-28.46|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.rf_ram_if.o_wen
  attribute \hdlname "cpu_I rf_ram_if rcnt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:34.19-34.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire width 5 \cpu_I.rf_ram_if.rcnt
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:127.15-127.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27"
  attribute \unused_bits "1"
  wire width 5 \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:127.15-127.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 5 \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
  wire \cpu_I.rf_ram_if.rcnt_SB_DFFSS_Q_D
  attribute \hdlname "cpu_I rf_ram_if rdata0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:105.21-105.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire width 2 \cpu_I.rf_ram_if.rdata0
  attribute \hdlname "cpu_I rf_ram_if rdata1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:106.21-106.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.rf_ram_if.rdata1
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \cpu_I.rf_ram_if.rdata1_SB_LUT4_I2_O
  attribute \hdlname "cpu_I rf_ram_if rgnt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:32.36-32.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.rf_ram_if.rgnt
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \cpu_I.rf_ram_if.rgnt_SB_LUT4_I1_O
  attribute \hdlname "cpu_I rf_ram_if rreg"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:98.35-98.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire width 5 \cpu_I.rf_ram_if.rreg
  attribute \hdlname "cpu_I rf_ram_if rreq_r"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:113.15-113.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.rf_ram_if.rreq_r
  attribute \hdlname "cpu_I rf_ram_if rtrig0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:95.19-95.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.rf_ram_if.rtrig0
  attribute \hdlname "cpu_I rf_ram_if rtrig1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:96.19-96.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.rf_ram_if.rtrig1
  attribute \hdlname "cpu_I rf_ram_if wcnt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:40.22-40.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire width 5 \cpu_I.rf_ram_if.wcnt
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:80.18-80.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 5 \cpu_I.rf_ram_if.wcnt_SB_LUT4_O_I3
  attribute \hdlname "cpu_I rf_ram_if wdata0_r"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:42.22-42.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.rf_ram_if.wdata0_r
  attribute \hdlname "cpu_I rf_ram_if wen0_r"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:45.22-45.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.rf_ram_if.wen0_r
  attribute \hdlname "cpu_I rf_ram_if wreg"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:65.35-65.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire width 5 \cpu_I.rf_ram_if.wreg
  attribute \hdlname "cpu_I rf_ram_if wtrig0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:47.22-47.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.rf_ram_if.wtrig0
  attribute \hdlname "cpu_I rf_ram_if wtrig1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:48.22-48.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25"
  wire \cpu_I.rf_ram_if.wtrig1
  attribute \hdlname "cpu_I rf_ready"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:67.23-67.31"
  wire \cpu_I.rf_ready
  attribute \hdlname "cpu_I rf_rreq"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:58.23-58.30"
  wire \cpu_I.rf_rreq
  attribute \hdlname "cpu_I rf_wreq"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:57.23-57.30"
  wire \cpu_I.rf_wreq
  attribute \hdlname "cpu_I rreg0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:65.24-65.29"
  wire width 5 \cpu_I.rreg0
  attribute \hdlname "cpu_I rreg1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:66.24-66.29"
  wire width 5 \cpu_I.rreg1
  attribute \hdlname "cpu_I waddr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:72.24-72.29"
  wire width 9 \cpu_I.waddr
  attribute \hdlname "cpu_I waddr_r"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:78.23-78.30"
  wire width 9 \cpu_I.waddr_r
  attribute \hdlname "cpu_I wdata"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:73.24-73.29"
  wire width 2 \cpu_I.wdata
  attribute \hdlname "cpu_I wdata0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:63.23-63.29"
  wire \cpu_I.wdata0
  attribute \hdlname "cpu_I wdata1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:64.23-64.29"
  wire \cpu_I.wdata1
  attribute \hdlname "cpu_I wdata_r"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:79.23-79.30"
  wire width 2 \cpu_I.wdata_r
  attribute \hdlname "cpu_I wen"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:74.24-74.27"
  wire \cpu_I.wen
  attribute \hdlname "cpu_I wen0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:61.23-61.27"
  wire \cpu_I.wen0
  attribute \hdlname "cpu_I wen1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:62.23-62.27"
  wire \cpu_I.wen1
  attribute \hdlname "cpu_I wen_r"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:80.23-80.28"
  wire \cpu_I.wen_r
  attribute \hdlname "cpu_I wreg0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:59.24-59.29"
  wire width 5 \cpu_I.wreg0
  attribute \hdlname "cpu_I wreg1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:60.24-60.29"
  wire width 5 \cpu_I.wreg1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:99.14-99.24"
  wire \eif_active
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:66.14-66.26"
  wire width 8 \ep_rx_addr_0
  wire width 8 \ep_rx_addr_eif
  wire width 8 \ep_rx_addr_wb
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:67.14-67.26"
  wire width 16 \ep_rx_data_1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:68.14-68.24"
  wire \ep_rx_re_0
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:108.14-108.26"
  wire \ep_rx_re_eif
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:86.14-86.25"
  wire \ep_rx_re_wb
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:61.14-61.26"
  wire width 8 \ep_tx_addr_0
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:102.14-102.28"
  wire width 8 \ep_tx_addr_eif
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:80.14-80.27"
  wire width 8 \ep_tx_addr_wb
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:62.14-62.26"
  wire width 16 \ep_tx_data_0
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:103.14-103.28"
  wire width 16 \ep_tx_data_eif
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:81.14-81.27"
  wire width 16 \ep_tx_data_wb
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:64.14-64.24"
  wire \ep_tx_we_0
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5"
  wire \ep_tx_we_0_SB_DFF_Q_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:105.14-105.26"
  wire \ep_tx_we_eif
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:83.14-83.25"
  wire \ep_tx_we_wb
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:63.14-63.26"
  wire width 2 \ep_tx_wmsk_0
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5"
  wire width 2 \ep_tx_wmsk_0_SB_DFF_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \ep_tx_wmsk_0_SB_DFF_Q_D_SB_LUT4_O_1_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \ep_tx_wmsk_0_SB_DFF_Q_D_SB_LUT4_O_I0
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:104.14-104.28"
  wire width 2 \ep_tx_wmsk_eif
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:82.14-82.27"
  wire width 2 \ep_tx_wmsk_wb
  attribute \hdlname "epbuf_I b_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:44.14-44.19"
  wire \epbuf_I.b_ack
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:53.2-58.5"
  wire \epbuf_I.b_ack_SB_DFF_Q_D
  attribute \hdlname "epbuf_I b_cyd"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:43.14-43.19"
  wire \epbuf_I.b_cyd
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 2 \epbuf_I.b_cyd_SB_DFF_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2
  attribute \hdlname "epbuf_I b_we"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:45.14-45.18"
  wire \epbuf_I.b_we
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:53.2-58.5"
  wire \epbuf_I.b_we_SB_DFF_Q_D
  attribute \hdlname "epbuf_I clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:36.21-36.24"
  wire \epbuf_I.clk
  attribute \hdlname "epbuf_I ep_rx_addr_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:31.21-31.33"
  wire width 9 \epbuf_I.ep_rx_addr_0
  attribute \hdlname "epbuf_I ep_rx_data_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:32.21-32.33"
  wire width 16 \epbuf_I.ep_rx_data_1
  attribute \hdlname "epbuf_I ep_rx_data_lsb"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:47.14-47.28"
  wire width 16 \epbuf_I.ep_rx_data_lsb
  attribute \hdlname "epbuf_I ep_rx_re_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:33.21-33.31"
  wire \epbuf_I.ep_rx_re_0
  attribute \hdlname "epbuf_I ep_tx_addr_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:26.21-26.33"
  wire width 8 \epbuf_I.ep_tx_addr_0
  attribute \hdlname "epbuf_I ep_tx_data_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:27.21-27.33"
  wire width 16 \epbuf_I.ep_tx_data_0
  attribute \hdlname "epbuf_I ep_tx_we_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:29.21-29.31"
  wire \epbuf_I.ep_tx_we_0
  attribute \hdlname "epbuf_I ep_tx_wmsk_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:28.21-28.33"
  wire width 2 \epbuf_I.ep_tx_wmsk_0
  attribute \hdlname "epbuf_I rst"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:37.21-37.24"
  wire \epbuf_I.rst
  attribute \hdlname "epbuf_I wb_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:23.21-23.27"
  wire \epbuf_I.wb_ack
  attribute \hdlname "epbuf_I wb_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:17.21-17.28"
  wire width 7 \epbuf_I.wb_addr
  attribute \hdlname "epbuf_I wb_cyc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:22.21-22.27"
  wire \epbuf_I.wb_cyc
  attribute \hdlname "epbuf_I wb_rdata"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:18.21-18.29"
  wire width 32 \epbuf_I.wb_rdata
  attribute \hdlname "epbuf_I wb_wdata"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:19.21-19.29"
  wire width 32 \epbuf_I.wb_wdata
  attribute \hdlname "epbuf_I wb_we"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:21.21-21.26"
  wire \epbuf_I.wb_we
  attribute \hdlname "epbuf_I wb_wmsk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:20.21-20.28"
  wire width 4 \epbuf_I.wb_wmsk
  attribute \hdlname "extif_I active"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:50.21-50.27"
  wire \extif_I.active
  wire \extif_I.active_SB_DFFR_Q_D
  attribute \hdlname "extif_I active_cnt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:69.14-69.24"
  wire width 6 \extif_I.active_cnt
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:113.19-113.46|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27"
  attribute \unused_bits "5"
  wire width 6 \extif_I.active_cnt_SB_DFFR_Q_D
  attribute \hdlname "extif_I b_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:72.14-72.19"
  wire \extif_I.b_ack
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \extif_I.b_ack_SB_LUT4_I1_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \extif_I.b_ack_SB_LUT4_I1_O
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \extif_I.b_ack_SB_LUT4_I3_O
  attribute \hdlname "extif_I b_we_boot"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:76.14-76.23"
  wire \extif_I.b_we_boot
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:129.2-135.5"
  wire \extif_I.b_we_boot_SB_DFF_Q_D
  attribute \hdlname "extif_I b_we_csr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:77.14-77.22"
  wire \extif_I.b_we_csr
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:129.2-135.5"
  wire \extif_I.b_we_csr_SB_DFF_Q_D
  attribute \hdlname "extif_I b_we_in"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:78.14-78.21"
  wire \extif_I.b_we_in
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:129.2-135.5"
  wire \extif_I.b_we_in_SB_DFF_Q_D
  attribute \hdlname "extif_I b_we_out"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:79.14-79.22"
  wire \extif_I.b_we_out
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:129.2-135.5"
  wire \extif_I.b_we_out_SB_DFF_Q_D
  attribute \hdlname "extif_I b_we_pre"
  attribute \keep 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:75.14-75.22"
  attribute \unused_bits "0"
  wire \extif_I.b_we_pre
  attribute \hdlname "extif_I bootloader"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:52.21-52.31"
  wire \extif_I.bootloader
  attribute \hdlname "extif_I clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:55.21-55.24"
  wire \extif_I.clk
  attribute \hdlname "extif_I cpu_dbus_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:49.21-49.33"
  wire \extif_I.cpu_dbus_ack
  attribute \hdlname "extif_I cpu_ibus_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:48.21-48.33"
  wire \extif_I.cpu_ibus_ack
  attribute \hdlname "extif_I csr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:63.14-63.17"
  wire width 32 \extif_I.csr
  attribute \hdlname "extif_I ena"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:68.14-68.17"
  wire \extif_I.ena
  attribute \hdlname "extif_I ep_rx_addr_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:43.21-43.33"
  wire width 9 \extif_I.ep_rx_addr_0
  attribute \hdlname "extif_I ep_rx_data_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:44.21-44.33"
  wire width 16 \extif_I.ep_rx_data_1
  attribute \hdlname "extif_I ep_rx_re_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:45.21-45.31"
  wire \extif_I.ep_rx_re_0
  attribute \hdlname "extif_I ep_tx_addr_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:38.21-38.33"
  wire width 8 \extif_I.ep_tx_addr_0
  attribute \hdlname "extif_I ep_tx_data_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:39.21-39.33"
  wire width 16 \extif_I.ep_tx_data_0
  attribute \hdlname "extif_I ep_tx_we_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:41.21-41.31"
  wire \extif_I.ep_tx_we_0
  attribute \hdlname "extif_I ep_tx_wmsk_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:40.21-40.33"
  wire width 2 \extif_I.ep_tx_wmsk_0
  attribute \hdlname "extif_I in_bcnt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:83.14-83.21"
  wire width 7 \extif_I.in_bcnt
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:175.2-184.5"
  wire \extif_I.in_bcnt_SB_DFFR_Q_1_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:175.2-184.5"
  wire \extif_I.in_bcnt_SB_DFFR_Q_2_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:175.2-184.5"
  wire \extif_I.in_bcnt_SB_DFFR_Q_3_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:175.2-184.5"
  wire \extif_I.in_bcnt_SB_DFFR_Q_4_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:175.2-184.5"
  wire \extif_I.in_bcnt_SB_DFFR_Q_5_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:175.2-184.5"
  wire \extif_I.in_bcnt_SB_DFFR_Q_6_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:175.2-184.5"
  wire \extif_I.in_bcnt_SB_DFFR_Q_D
  attribute \hdlname "extif_I in_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:17.21-17.28"
  wire width 8 \extif_I.in_data
  attribute \hdlname "extif_I in_end"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:85.14-85.20"
  wire \extif_I.in_end
  attribute \hdlname "extif_I in_flush_now"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:21.21-21.33"
  wire \extif_I.in_flush_now
  attribute \hdlname "extif_I in_flush_time"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:22.21-22.34"
  wire \extif_I.in_flush_time
  attribute \hdlname "extif_I in_inc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:84.14-84.20"
  attribute \unused_bits "0 1 2 3 4 5"
  wire width 7 \extif_I.in_inc
  attribute \hdlname "extif_I in_last"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:18.21-18.28"
  wire \extif_I.in_last
  attribute \hdlname "extif_I in_msb"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:82.14-82.20"
  wire width 3 \extif_I.in_msb
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5"
  wire width 8 \extif_I.in_msb_SB_LUT4_I2_O
  attribute \hdlname "extif_I in_ready"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:20.21-20.29"
  wire \extif_I.in_ready
  attribute \hdlname "extif_I in_valid"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:19.21-19.29"
  wire \extif_I.in_valid
  attribute \hdlname "extif_I in_we"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:86.14-86.19"
  wire \extif_I.in_we
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:187.18-187.41|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 7 \extif_I.in_we_SB_CARRY_I0_CO
  attribute \hdlname "extif_I out_cnt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:91.14-91.21"
  wire width 7 \extif_I.out_cnt
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5"
  wire \extif_I.out_cnt_SB_DFFR_Q_1_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5"
  wire \extif_I.out_cnt_SB_DFFR_Q_2_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5"
  wire \extif_I.out_cnt_SB_DFFR_Q_3_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5"
  wire \extif_I.out_cnt_SB_DFFR_Q_4_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5"
  wire \extif_I.out_cnt_SB_DFFR_Q_5_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5"
  wire \extif_I.out_cnt_SB_DFFR_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:216.54-216.77|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27"
  attribute \unused_bits "6"
  wire width 7 \extif_I.out_cnt_SB_DFFR_Q_D_SB_LUT4_O_I1
  attribute \hdlname "extif_I out_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:24.24-24.32"
  wire width 8 \extif_I.out_data
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:235.17-235.68"
  wire \extif_I.out_data_SB_DFFER_Q_1_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:235.17-235.68"
  wire \extif_I.out_data_SB_DFFER_Q_2_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:235.17-235.68"
  wire \extif_I.out_data_SB_DFFER_Q_3_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:235.17-235.68"
  wire \extif_I.out_data_SB_DFFER_Q_4_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:235.17-235.68"
  wire \extif_I.out_data_SB_DFFER_Q_5_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:235.17-235.68"
  wire \extif_I.out_data_SB_DFFER_Q_6_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:235.17-235.68"
  wire \extif_I.out_data_SB_DFFER_Q_7_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:235.17-235.68"
  wire \extif_I.out_data_SB_DFFER_Q_D
  attribute \hdlname "extif_I out_did_read"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:96.14-96.26"
  wire \extif_I.out_did_read
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:224.2-225.39"
  wire \extif_I.out_did_read_SB_DFF_Q_D
  attribute \hdlname "extif_I out_filled"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:92.14-92.24"
  wire \extif_I.out_filled
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5"
  wire \extif_I.out_filled_SB_DFFR_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:216.54-216.77|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 7 \extif_I.out_filled_SB_DFFR_Q_D_SB_LUT4_O_I3
  attribute \hdlname "extif_I out_last"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:25.21-25.29"
  wire \extif_I.out_last
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:236.18-236.35"
  wire \extif_I.out_last_SB_DFFER_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \extif_I.out_last_SB_DFFER_Q_D_SB_LUT4_O_I3
  attribute \hdlname "extif_I out_load"
  attribute \keep 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:95.14-95.22"
  wire \extif_I.out_load
  attribute \hdlname "extif_I out_lsb"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:90.14-90.21"
  wire width 6 \extif_I.out_lsb
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5"
  wire \extif_I.out_lsb_SB_DFFR_Q_1_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5"
  wire \extif_I.out_lsb_SB_DFFR_Q_2_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5"
  wire \extif_I.out_lsb_SB_DFFR_Q_3_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5"
  wire \extif_I.out_lsb_SB_DFFR_Q_4_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5"
  wire \extif_I.out_lsb_SB_DFFR_Q_5_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5"
  wire \extif_I.out_lsb_SB_DFFR_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:215.36-215.64|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 6 \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O_I3
  attribute \hdlname "extif_I out_msb"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:89.14-89.21"
  wire width 3 \extif_I.out_msb
  attribute \hdlname "extif_I out_ready"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:27.21-27.30"
  wire \extif_I.out_ready
  attribute \hdlname "extif_I out_valid"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:26.21-26.30"
  wire \extif_I.out_valid
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:239.2-243.53"
  wire \extif_I.out_valid_SB_DFFR_Q_D
  attribute \hdlname "extif_I rst"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:56.21-56.24"
  wire \extif_I.rst
  attribute \hdlname "extif_I trig"
  attribute \keep 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:67.14-67.18"
  wire \extif_I.trig
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:113.19-113.46|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 6 \extif_I.trig_SB_LUT4_I0_I3
  attribute \hdlname "extif_I wb_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:35.21-35.27"
  wire \extif_I.wb_ack
  attribute \hdlname "extif_I wb_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:30.21-30.28"
  wire width 2 \extif_I.wb_addr
  attribute \hdlname "extif_I wb_cyc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:34.21-34.27"
  wire \extif_I.wb_cyc
  attribute \hdlname "extif_I wb_rdata"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:31.21-31.29"
  wire width 32 \extif_I.wb_rdata
  attribute \hdlname "extif_I wb_wdata"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:32.21-32.29"
  wire width 32 \extif_I.wb_wdata
  attribute \hdlname "extif_I wb_we"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:33.21-33.26"
  wire \extif_I.wb_we
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:21.20-21.27"
  wire width 8 input 4 \in_data
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:25.20-25.32"
  wire input 8 \in_flush_now
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \in_flush_now_SB_LUT4_I2_O
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:26.20-26.33"
  wire input 9 \in_flush_time
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \in_flush_time_SB_LUT4_I2_O
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:22.20-22.27"
  wire input 5 \in_last
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 2 \in_last_SB_LUT4_I2_O
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:24.20-24.28"
  wire output 7 \in_ready
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:23.20-23.28"
  wire input 6 \in_valid
  attribute \hdlname "irom_I clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:164.4-170.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/irom.v:22.23-22.26"
  wire \irom_I.clk
  attribute \hdlname "irom_I wb_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:164.4-170.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/irom.v:21.23-21.29"
  wire \irom_I.wb_ack
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:164.4-170.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/irom.v:34.2-35.30"
  wire \irom_I.wb_ack_SB_DFF_Q_D
  attribute \hdlname "irom_I wb_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:164.4-170.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/irom.v:18.23-18.30"
  wire width 8 \irom_I.wb_addr
  attribute \hdlname "irom_I wb_cyc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:164.4-170.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/irom.v:20.23-20.29"
  wire \irom_I.wb_cyc
  attribute \hdlname "irom_I wb_rdata"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:164.4-170.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/irom.v:19.23-19.31"
  attribute \unused_bits "0 1"
  wire width 32 \irom_I.wb_rdata
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:28.23-28.31"
  wire width 8 output 10 \out_data
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:29.20-29.28"
  wire output 11 \out_last
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:31.20-31.29"
  wire input 13 \out_ready
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:30.20-30.29"
  wire output 12 \out_valid
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:38.20-38.23"
  wire input 16 \rst
  attribute \hdlname "usb_I buf_rx_addr_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:118.14-118.27"
  wire width 9 \usb_I.buf_rx_addr_0
  attribute \hdlname "usb_I buf_rx_data_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:119.14-119.27"
  wire width 8 \usb_I.buf_rx_data_0
  attribute \hdlname "usb_I buf_rx_wren_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:120.7-120.20"
  wire \usb_I.buf_rx_wren_0
  attribute \hdlname "usb_I buf_tx_addr_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:114.14-114.27"
  wire width 9 \usb_I.buf_tx_addr_0
  attribute \hdlname "usb_I buf_tx_data_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:115.14-115.27"
  wire width 8 \usb_I.buf_tx_data_1
  attribute \hdlname "usb_I buf_tx_rden_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:116.7-116.20"
  wire \usb_I.buf_tx_rden_0
  attribute \hdlname "usb_I cel_rel"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:143.7-143.14"
  wire \usb_I.cel_rel
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:411.19-411.66"
  wire \usb_I.cel_rel_SB_DFFSR_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 2 \usb_I.cel_rel_SB_LUT4_I0_O
  attribute \hdlname "usb_I cel_state"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:142.7-142.16"
  wire \usb_I.cel_state
  attribute \hdlname "usb_I clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:56.14-56.17"
  wire \usb_I.clk
  attribute \hdlname "usb_I cr_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:140.14-140.21"
  wire width 7 \usb_I.cr_addr
  attribute \hdlname "usb_I cr_addr_chk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:139.7-139.18"
  wire \usb_I.cr_addr_chk
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.cr_addr_chk_SB_LUT4_I3_O
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.cr_addr_chk_SB_LUT4_I3_O_SB_LUT4_O_1_I2
  attribute \hdlname "usb_I cr_bus_we"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:152.7-152.16"
  wire \usb_I.cr_bus_we
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 2 \usb_I.cr_bus_we_SB_DFFSR_Q_D
  attribute \hdlname "usb_I cr_cel_ena"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:138.7-138.17"
  wire \usb_I.cr_cel_ena
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.cr_cel_ena_SB_LUT4_I0_O
  attribute \hdlname "usb_I cr_pu_ena"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:137.7-137.16"
  wire \usb_I.cr_pu_ena
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.cr_pu_ena_SB_LUT4_I0_O
  attribute \hdlname "usb_I csr_bus_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:148.7-148.18"
  wire \usb_I.csr_bus_ack
  attribute \hdlname "usb_I csr_bus_clear"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:147.7-147.20"
  wire \usb_I.csr_bus_clear
  attribute \hdlname "usb_I csr_bus_dout"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:149.14-149.26"
  wire width 16 \usb_I.csr_bus_dout
  attribute \hdlname "usb_I csr_bus_req"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:146.7-146.18"
  wire \usb_I.csr_bus_req
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire \usb_I.csr_bus_req_SB_DFF_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.csr_bus_req_SB_LUT4_I3_O
  attribute \hdlname "usb_I csr_readout"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:150.14-150.25"
  wire width 16 \usb_I.csr_readout
  attribute \hdlname "usb_I ep_clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:39.14-39.20"
  wire \usb_I.ep_clk
  attribute \hdlname "usb_I ep_rx_addr_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:35.25-35.37"
  wire width 8 \usb_I.ep_rx_addr_0
  attribute \hdlname "usb_I ep_rx_data_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:36.25-36.37"
  wire width 16 \usb_I.ep_rx_data_1
  attribute \hdlname "usb_I ep_rx_re_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:37.14-37.24"
  wire \usb_I.ep_rx_re_0
  attribute \hdlname "usb_I ep_status_I addr_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:36.14-36.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire width 8 \usb_I.ep_status_I.addr_1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.addr_1_SB_DFF_Q_1_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.addr_1_SB_DFF_Q_2_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.addr_1_SB_DFF_Q_3_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.addr_1_SB_DFF_Q_4_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.addr_1_SB_DFF_Q_5_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.addr_1_SB_DFF_Q_6_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.addr_1_SB_DFF_Q_7_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.addr_1_SB_DFF_Q_D
  attribute \hdlname "usb_I ep_status_I clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:31.14-31.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.clk
  attribute \hdlname "usb_I ep_status_I din_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:37.14-37.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire width 16 \usb_I.ep_status_I.din_1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.din_1_SB_DFF_Q_10_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.din_1_SB_DFF_Q_11_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.ep_status_I.din_1_SB_DFF_Q_11_D_SB_LUT4_O_I2
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.din_1_SB_DFF_Q_12_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.ep_status_I.din_1_SB_DFF_Q_12_D_SB_LUT4_O_I2
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.din_1_SB_DFF_Q_13_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.ep_status_I.din_1_SB_DFF_Q_13_D_SB_LUT4_O_I2
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.din_1_SB_DFF_Q_1_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.din_1_SB_DFF_Q_2_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.din_1_SB_DFF_Q_3_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.din_1_SB_DFF_Q_4_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.din_1_SB_DFF_Q_5_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.din_1_SB_DFF_Q_6_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.ep_status_I.din_1_SB_DFF_Q_6_D_SB_LUT4_O_I2
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.din_1_SB_DFF_Q_7_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.ep_status_I.din_1_SB_DFF_Q_7_D_SB_LUT4_O_I2
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.din_1_SB_DFF_Q_8_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.din_1_SB_DFF_Q_9_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.ep_status_I.din_1_SB_DFF_Q_9_D_SB_LUT4_O_I2
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.din_1_SB_DFF_Q_D
  attribute \hdlname "usb_I ep_status_I dout_2"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:44.14-44.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire width 16 \usb_I.ep_status_I.dout_2
  attribute \hdlname "usb_I ep_status_I p_addr_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:14.21-14.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire width 8 \usb_I.ep_status_I.p_addr_0
  attribute \hdlname "usb_I ep_status_I p_din_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:18.21-18.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire width 16 \usb_I.ep_status_I.p_din_0
  attribute \hdlname "usb_I ep_status_I p_dout_3"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:19.21-19.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire width 16 \usb_I.ep_status_I.p_dout_3
  attribute \hdlname "usb_I ep_status_I p_read_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:15.21-15.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.p_read_0
  attribute \hdlname "usb_I ep_status_I p_read_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:39.7-39.15|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.p_read_1
  attribute \hdlname "usb_I ep_status_I p_read_2"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:45.7-45.15|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.p_read_2
  attribute \hdlname "usb_I ep_status_I p_write_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:17.21-17.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.p_write_0
  attribute \hdlname "usb_I ep_status_I p_zero_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:16.21-16.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.p_zero_0
  attribute \hdlname "usb_I ep_status_I p_zero_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:40.7-40.15|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.p_zero_1
  attribute \hdlname "usb_I ep_status_I p_zero_2"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:46.7-46.15|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.p_zero_2
  attribute \hdlname "usb_I ep_status_I rst"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:32.14-32.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.rst
  attribute \hdlname "usb_I ep_status_I s_addr_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:22.21-22.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire width 8 \usb_I.ep_status_I.s_addr_0
  attribute \hdlname "usb_I ep_status_I s_din_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:26.21-26.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire width 16 \usb_I.ep_status_I.s_din_0
  attribute \hdlname "usb_I ep_status_I s_dout_3"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:27.21-27.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire width 16 \usb_I.ep_status_I.s_dout_3
  attribute \hdlname "usb_I ep_status_I s_read_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:23.21-23.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.s_read_0
  attribute \hdlname "usb_I ep_status_I s_read_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:41.7-41.15|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.s_read_1
  attribute \hdlname "usb_I ep_status_I s_read_2"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:47.7-47.15|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.s_read_2
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:67.2-73.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.s_read_2_SB_DFF_Q_D
  attribute \hdlname "usb_I ep_status_I s_ready_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:28.21-28.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.s_ready_0
  attribute \hdlname "usb_I ep_status_I s_ready_0_i"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:35.7-35.18|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.s_ready_0_i
  attribute \hdlname "usb_I ep_status_I s_write_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:25.21-25.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.s_write_0
  attribute \hdlname "usb_I ep_status_I s_zero_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:24.21-24.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.s_zero_0
  attribute \hdlname "usb_I ep_status_I s_zero_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:42.7-42.15|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.s_zero_1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.s_zero_1_SB_DFF_Q_D
  attribute \hdlname "usb_I ep_status_I s_zero_2"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:48.7-48.15|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.s_zero_2
  attribute \hdlname "usb_I ep_status_I we_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:38.7-38.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.we_1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  wire \usb_I.ep_status_I.we_1_SB_DFF_Q_D
  attribute \hdlname "usb_I ep_tx_addr_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:30.25-30.37"
  wire width 8 \usb_I.ep_tx_addr_0
  attribute \hdlname "usb_I ep_tx_data_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:31.25-31.37"
  wire width 16 \usb_I.ep_tx_data_0
  attribute \hdlname "usb_I ep_tx_we_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:33.14-33.24"
  wire \usb_I.ep_tx_we_0
  attribute \hdlname "usb_I ep_tx_wmsk_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:32.25-32.37"
  wire width 2 \usb_I.ep_tx_wmsk_0
  attribute \hdlname "usb_I eps_addr_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:126.14-126.24"
  wire width 8 \usb_I.eps_addr_0
  attribute \hdlname "usb_I eps_bus_ack_wait"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:156.7-156.23"
  wire \usb_I.eps_bus_ack_wait
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:478.2-482.96"
  wire \usb_I.eps_bus_ack_wait_SB_DFFR_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O
  attribute \hdlname "usb_I eps_bus_clear"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:155.7-155.20"
  wire \usb_I.eps_bus_clear
  attribute \hdlname "usb_I eps_bus_dout"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:134.14-134.26"
  wire width 16 \usb_I.eps_bus_dout
  attribute \hdlname "usb_I eps_bus_read"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:131.7-131.19"
  wire \usb_I.eps_bus_read
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:461.21-461.41"
  wire \usb_I.eps_bus_read_SB_DFFSR_Q_D
  attribute \hdlname "usb_I eps_bus_ready"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:130.7-130.20"
  wire \usb_I.eps_bus_ready
  attribute \hdlname "usb_I eps_bus_req"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:154.7-154.18"
  wire \usb_I.eps_bus_req
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.eps_bus_req_SB_LUT4_I3_O
  attribute \hdlname "usb_I eps_bus_req_ok"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:157.7-157.21"
  wire \usb_I.eps_bus_req_ok
  attribute \hdlname "usb_I eps_bus_req_ok_dly"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:158.13-158.31"
  wire width 3 \usb_I.eps_bus_req_ok_dly
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:474.2-475.78"
  wire \usb_I.eps_bus_req_ok_dly_SB_DFF_Q_2_D
  attribute \hdlname "usb_I eps_bus_write"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:133.7-133.20"
  wire \usb_I.eps_bus_write
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:462.21-462.41"
  wire \usb_I.eps_bus_write_SB_DFFSR_Q_D
  attribute \hdlname "usb_I eps_bus_zero"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:132.7-132.19"
  wire \usb_I.eps_bus_zero
  attribute \hdlname "usb_I eps_rddata_3"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:128.14-128.26"
  wire width 16 \usb_I.eps_rddata_3
  attribute \hdlname "usb_I eps_read_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:123.7-123.17"
  wire \usb_I.eps_read_0
  attribute \hdlname "usb_I eps_wrdata_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:127.14-127.26"
  wire width 16 \usb_I.eps_wrdata_0
  attribute \hdlname "usb_I eps_write_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:125.7-125.18"
  wire \usb_I.eps_write_0
  attribute \hdlname "usb_I eps_zero_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:124.7-124.17"
  wire \usb_I.eps_zero_0
  attribute \hdlname "usb_I evt_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:165.14-165.22"
  wire width 12 \usb_I.evt_data
  attribute \hdlname "usb_I evt_rd_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:162.7-162.17"
  wire \usb_I.evt_rd_ack
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:414.19-414.51"
  wire \usb_I.evt_rd_ack_SB_DFFSR_Q_D
  attribute \hdlname "usb_I evt_rd_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:160.14-160.25"
  wire width 16 \usb_I.evt_rd_data
  attribute \hdlname "usb_I evt_rd_rdy"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:161.7-161.17"
  wire \usb_I.evt_rd_rdy
  attribute \hdlname "usb_I evt_stb"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:166.7-166.14"
  wire \usb_I.evt_stb
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:504.53-504.70|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 4 \usb_I.evt_stb_SB_CARRY_I0_CO
  attribute \hdlname "usb_I genblk1.evt_cnt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:498.14-498.21"
  wire width 4 \usb_I.genblk1.evt_cnt
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:500.4-504.72"
  wire \usb_I.genblk1.evt_cnt_SB_DFFR_Q_1_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:500.4-504.72"
  wire \usb_I.genblk1.evt_cnt_SB_DFFR_Q_2_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:500.4-504.72"
  wire \usb_I.genblk1.evt_cnt_SB_DFFR_Q_3_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:500.4-504.72"
  wire \usb_I.genblk1.evt_cnt_SB_DFFR_Q_D
  attribute \hdlname "usb_I irq"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:50.14-50.17"
  wire \usb_I.irq
  attribute \hdlname "usb_I oob_se0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:169.7-169.14"
  wire \usb_I.oob_se0
  attribute \hdlname "usb_I oob_sof"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:170.7-170.14"
  wire \usb_I.oob_sof
  attribute \hdlname "usb_I pad_dn"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:26.14-26.20"
  attribute \unused_bits "0"
  wire \usb_I.pad_dn
  attribute \hdlname "usb_I pad_dp"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:25.14-25.20"
  attribute \unused_bits "0"
  wire \usb_I.pad_dp
  attribute \hdlname "usb_I pad_pu"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:27.14-27.20"
  wire \usb_I.pad_pu
  attribute \hdlname "usb_I phy_I clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:30.14-30.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3"
  wire \usb_I.phy_I.clk
  attribute \hdlname "usb_I phy_I dn_state"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:37.13-37.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3"
  wire width 3 \usb_I.phy_I.dn_state
  attribute \hdlname "usb_I phy_I dp_state"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:36.13-36.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3"
  wire width 3 \usb_I.phy_I.dp_state
  attribute \hdlname "usb_I phy_I pad_dn"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:17.14-17.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3"
  attribute \unused_bits "0"
  wire \usb_I.phy_I.pad_dn
  attribute \hdlname "usb_I phy_I pad_dp"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:16.14-16.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3"
  attribute \unused_bits "0"
  wire \usb_I.phy_I.pad_dp
  attribute \hdlname "usb_I phy_I rst"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:31.14-31.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3"
  wire \usb_I.phy_I.rst
  attribute \hdlname "usb_I phy_I rx_chg"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:22.14-22.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3"
  wire \usb_I.phy_I.rx_chg
  attribute \hdlname "usb_I phy_I rx_dn"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:21.14-21.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3"
  wire \usb_I.phy_I.rx_dn
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:0.0-0.0|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:109.4-127.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
  wire width 3 \usb_I.phy_I.rx_dn_SB_DFFR_Q_D
  attribute \hdlname "usb_I phy_I rx_dn_i"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:35.13-35.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3"
  wire width 2 \usb_I.phy_I.rx_dn_i
  attribute \hdlname "usb_I phy_I rx_dp"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:20.14-20.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3"
  wire \usb_I.phy_I.rx_dp
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:0.0-0.0|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:89.4-107.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
  wire width 3 \usb_I.phy_I.rx_dp_SB_DFFR_Q_D
  attribute \hdlname "usb_I phy_I rx_dp_i"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:34.13-34.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3"
  wire width 2 \usb_I.phy_I.rx_dp_i
  attribute \hdlname "usb_I phy_I tx_dn"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:26.14-26.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3"
  wire \usb_I.phy_I.tx_dn
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:0.0-0.0|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:122.4-128.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
  wire width 2 \usb_I.phy_I.tx_dn_SB_DFFER_Q_D
  attribute \hdlname "usb_I phy_I tx_dp"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:25.14-25.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3"
  wire \usb_I.phy_I.tx_dp
  attribute \hdlname "usb_I phy_I tx_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:27.14-27.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3"
  wire \usb_I.phy_I.tx_en
  attribute \hdlname "usb_I phy_rx_chg"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:66.7-66.17"
  wire \usb_I.phy_rx_chg
  attribute \hdlname "usb_I phy_rx_dn"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:65.7-65.16"
  wire \usb_I.phy_rx_dn
  attribute \hdlname "usb_I phy_rx_dp"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:64.7-64.16"
  wire \usb_I.phy_rx_dp
  attribute \hdlname "usb_I phy_tx_dn"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:69.7-69.16"
  wire \usb_I.phy_tx_dn
  attribute \hdlname "usb_I phy_tx_dp"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:68.7-68.16"
  wire \usb_I.phy_tx_dp
  attribute \hdlname "usb_I phy_tx_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:70.7-70.16"
  wire \usb_I.phy_tx_en
  attribute \hdlname "usb_I rst"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:57.14-57.17"
  wire \usb_I.rst
  attribute \hdlname "usb_I rst_clear"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:178.7-178.16"
  wire \usb_I.rst_clear
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:412.19-412.66"
  wire \usb_I.rst_clear_SB_DFFSR_Q_D
  attribute \hdlname "usb_I rst_pending"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:177.7-177.18"
  wire \usb_I.rst_pending
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:600.2-604.58"
  wire \usb_I.rst_pending_SB_DFFS_Q_D
  attribute \hdlname "usb_I rx_buf_I ram_I bitrev16$func$/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:81$1938.sig"
  attribute \nosync 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:54.41-54.44|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire width 16 \usb_I.rx_buf_I.ram_I.bitrev16$func$/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:81$1938.sig
  attribute \hdlname "usb_I rx_buf_I ram_I bitrev16$func$/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:91$1939.sig"
  attribute \nosync 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:54.41-54.44|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire width 16 \usb_I.rx_buf_I.ram_I.bitrev16$func$/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:91$1939.sig
  attribute \hdlname "usb_I rx_buf_I ram_I bitrev16$func$/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:92$1940.sig"
  attribute \nosync 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:54.41-54.44|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire width 16 \usb_I.rx_buf_I.ram_I.bitrev16$func$/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:92$1940.sig
  attribute \hdlname "usb_I rx_buf_I ram_I genblk1.wr_data_i"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:91.16-91.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire width 16 \usb_I.rx_buf_I.ram_I.genblk1.wr_data_i
  attribute \hdlname "usb_I rx_buf_I ram_I genblk1.wr_mask_i"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:92.16-92.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire width 16 \usb_I.rx_buf_I.ram_I.genblk1.wr_mask_i
  attribute \hdlname "usb_I rx_buf_I ram_I ram_rd_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:70.14-70.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire width 11 \usb_I.rx_buf_I.ram_I.ram_rd_addr
  attribute \hdlname "usb_I rx_buf_I ram_I ram_rd_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:71.14-71.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire width 16 \usb_I.rx_buf_I.ram_I.ram_rd_data
  attribute \hdlname "usb_I rx_buf_I ram_I ram_wr_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:66.14-66.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire width 11 \usb_I.rx_buf_I.ram_I.ram_wr_addr
  attribute \hdlname "usb_I rx_buf_I ram_I ram_wr_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:67.14-67.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire width 16 \usb_I.rx_buf_I.ram_I.ram_wr_data
  attribute \hdlname "usb_I rx_buf_I ram_I ram_wr_mask"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:68.14-68.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire width 16 \usb_I.rx_buf_I.ram_I.ram_wr_mask
  attribute \hdlname "usb_I rx_buf_I ram_I rd_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:34.24-34.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire width 8 \usb_I.rx_buf_I.ram_I.rd_addr
  attribute \hdlname "usb_I rx_buf_I ram_I rd_clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:37.24-37.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire \usb_I.rx_buf_I.ram_I.rd_clk
  attribute \hdlname "usb_I rx_buf_I ram_I rd_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:35.24-35.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire width 16 \usb_I.rx_buf_I.ram_I.rd_data
  attribute \hdlname "usb_I rx_buf_I ram_I rd_data_i"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:77.14-77.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire width 16 \usb_I.rx_buf_I.ram_I.rd_data_i
  attribute \hdlname "usb_I rx_buf_I ram_I rd_ena"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:36.24-36.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire \usb_I.rx_buf_I.ram_I.rd_ena
  attribute \hdlname "usb_I rx_buf_I ram_I wr_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:27.24-27.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire width 9 \usb_I.rx_buf_I.ram_I.wr_addr
  attribute \hdlname "usb_I rx_buf_I ram_I wr_clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:31.24-31.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire \usb_I.rx_buf_I.ram_I.wr_clk
  attribute \hdlname "usb_I rx_buf_I ram_I wr_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:28.24-28.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire width 8 \usb_I.rx_buf_I.ram_I.wr_data
  attribute \hdlname "usb_I rx_buf_I ram_I wr_ena"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:30.24-30.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire \usb_I.rx_buf_I.ram_I.wr_ena
  attribute \hdlname "usb_I rx_buf_I ram_I wr_mask"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:29.24-29.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire width 8 \usb_I.rx_buf_I.ram_I.wr_mask
  attribute \hdlname "usb_I rx_buf_I rd_addr_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:25.24-25.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire width 8 \usb_I.rx_buf_I.rd_addr_0
  attribute \hdlname "usb_I rx_buf_I rd_clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:28.14-28.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire \usb_I.rx_buf_I.rd_clk
  attribute \hdlname "usb_I rx_buf_I rd_data_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:26.27-26.36|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire width 16 \usb_I.rx_buf_I.rd_data_1
  attribute \hdlname "usb_I rx_buf_I rd_en_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:27.14-27.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire \usb_I.rx_buf_I.rd_en_0
  attribute \hdlname "usb_I rx_buf_I wr_addr_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:31.24-31.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire width 9 \usb_I.rx_buf_I.wr_addr_0
  attribute \hdlname "usb_I rx_buf_I wr_clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:35.14-35.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire \usb_I.rx_buf_I.wr_clk
  attribute \hdlname "usb_I rx_buf_I wr_data_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:32.27-32.36|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire width 8 \usb_I.rx_buf_I.wr_data_0
  attribute \hdlname "usb_I rx_buf_I wr_en_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:34.14-34.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire \usb_I.rx_buf_I.wr_en_0
  attribute \hdlname "usb_I rx_buf_I wr_mask_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:33.27-33.36|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire \usb_I.rx_buf_I.wr_mask_0
  attribute \hdlname "usb_I rx_buf_I wr_mask_i_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:38.20-38.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  wire width 8 \usb_I.rx_buf_I.wr_mask_i_0
  attribute \hdlname "usb_I rx_ll_I clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:28.14-28.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.clk
  attribute \hdlname "usb_I rx_ll_I dec_bit_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:50.13-50.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.dec_bit_1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:115.17-117.48|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.dec_bit_1_SB_DFFE_Q_D
  attribute \hdlname "usb_I rx_ll_I dec_bs_err_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:56.13-56.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.dec_bs_err_1
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:0.0-0.0|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:166.5-176.12|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/techmap.v:583.28-583.35"
  attribute \unused_bits "5 6 8 10 14 16 17 21"
  wire width 24 \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D
  wire \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_R
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.rx_ll_I.dec_bs_err_1_SB_LUT4_I1_I0
  attribute \hdlname "usb_I rx_ll_I dec_bs_skip_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:55.13-55.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.dec_bs_skip_1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:183.22-183.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.dec_bs_skip_1_SB_DFFE_Q_D
  attribute \hdlname "usb_I rx_ll_I dec_eop_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:52.13-52.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.dec_eop_1
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:0.0-0.0|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:126.4-132.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/techmap.v:583.28-583.35"
  attribute \unused_bits "4 6"
  wire width 9 \usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q_R
  attribute \hdlname "usb_I rx_ll_I dec_eop_state_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:45.13-45.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire width 3 \usb_I.rx_ll_I.dec_eop_state_1
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:0.0-0.0|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:126.4-132.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/techmap.v:578.19-578.22"
  wire width 3 \usb_I.rx_ll_I.dec_eop_state_1_SB_DFFESR_Q_D
  attribute \hdlname "usb_I rx_ll_I dec_rep_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:54.13-54.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire width 3 \usb_I.rx_ll_I.dec_rep_1
  attribute \hdlname "usb_I rx_ll_I dec_rep_state_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:47.13-47.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire width 4 \usb_I.rx_ll_I.dec_rep_state_1
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:0.0-0.0|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:166.5-176.12|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/techmap.v:578.19-578.22"
  attribute \unused_bits "0"
  wire width 4 \usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_2_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:0.0-0.0|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:166.5-176.12|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
  attribute \unused_bits "1 2 3"
  wire width 4 \usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_D
  wire \usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_R
  attribute \hdlname "usb_I rx_ll_I dec_sym_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:49.13-49.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire width 2 \usb_I.rx_ll_I.dec_sym_1
  attribute \hdlname "usb_I rx_ll_I dec_sym_same_0"
  attribute \keep "true"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:43.25-43.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.dec_sym_same_0
  attribute \hdlname "usb_I rx_ll_I dec_sym_se_0"
  attribute \keep "true"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:44.25-44.37|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.dec_sym_se_0
  attribute \hdlname "usb_I rx_ll_I dec_sync_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:53.13-53.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.dec_sync_1
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:0.0-0.0|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:143.5-154.12|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/techmap.v:583.28-583.35"
  attribute \unused_bits "4 5 6 9 10 12 14 18 20 21 25 28"
  wire width 32 \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D
  wire \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_R
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_R_SB_LUT4_O_I1
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.rx_ll_I.dec_sync_1_SB_LUT4_I2_O
  attribute \hdlname "usb_I rx_ll_I dec_sync_state_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:46.13-46.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire width 4 \usb_I.rx_ll_I.dec_sync_state_1
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:0.0-0.0|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:143.5-154.12|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/techmap.v:578.19-578.22"
  attribute \unused_bits "0"
  wire width 4 \usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q_2_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:0.0-0.0|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:143.5-154.12|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
  attribute \unused_bits "1 2 3"
  wire width 4 \usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q_D
  attribute \hdlname "usb_I rx_ll_I dec_valid_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:51.13-51.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.dec_valid_1
  attribute \hdlname "usb_I rx_ll_I ll_bit"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:20.14-20.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.ll_bit
  attribute \hdlname "usb_I rx_ll_I ll_bs_err"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:25.14-25.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.ll_bs_err
  attribute \hdlname "usb_I rx_ll_I ll_bs_skip"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:24.14-24.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.ll_bs_skip
  attribute \hdlname "usb_I rx_ll_I ll_eop"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:22.14-22.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.ll_eop
  attribute \hdlname "usb_I rx_ll_I ll_sym"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:19.20-19.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire width 2 \usb_I.rx_ll_I.ll_sym
  attribute \hdlname "usb_I rx_ll_I ll_sync"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:23.14-23.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.ll_sync
  attribute \hdlname "usb_I rx_ll_I ll_valid"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:21.14-21.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.ll_valid
  attribute \hdlname "usb_I rx_ll_I phy_rx_chg"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:16.14-16.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.phy_rx_chg
  attribute \hdlname "usb_I rx_ll_I phy_rx_dn"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:15.14-15.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.phy_rx_dn
  attribute \hdlname "usb_I rx_ll_I phy_rx_dp"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:14.14-14.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.phy_rx_dp
  attribute \hdlname "usb_I rx_ll_I rst"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:29.14-29.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.rst
  attribute \hdlname "usb_I rx_ll_I samp_active"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:36.13-36.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.samp_active
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:67.2-71.92|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.samp_active_SB_DFFR_Q_D
  attribute \hdlname "usb_I rx_ll_I samp_cnt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:38.13-38.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire width 3 \usb_I.rx_ll_I.samp_cnt
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:0.0-0.0|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:84.4-94.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/techmap.v:578.19-578.22"
  attribute \unused_bits "0 2"
  wire width 3 \usb_I.rx_ll_I.samp_cnt_SB_DFFSR_Q_D
  wire \usb_I.rx_ll_I.samp_cnt_SB_DFFSR_Q_R
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:0.0-0.0|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:84.4-94.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
  attribute \unused_bits "1"
  wire width 3 \usb_I.rx_ll_I.samp_cnt_SB_DFFSS_Q_D
  attribute \hdlname "usb_I rx_ll_I samp_sym_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:39.13-39.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire width 2 \usb_I.rx_ll_I.samp_sym_0
  attribute \hdlname "usb_I rx_ll_I samp_sync"
  attribute \keep "true"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:37.25-37.34|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.samp_sync
  attribute \hdlname "usb_I rx_ll_I samp_valid_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:40.13-40.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.samp_valid_0
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:97.2-98.74|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3"
  wire \usb_I.rx_ll_I.samp_valid_0_SB_DFF_Q_D
  attribute \hdlname "usb_I rx_pkt_I bit_cnt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:82.13-82.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire width 4 \usb_I.rx_pkt_I.bit_cnt
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:224.15-224.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27"
  wire width 4 \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:224.15-224.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 4 \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
  wire \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_E
  attribute \hdlname "usb_I rx_pkt_I bit_eop_ok"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:83.7-83.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.bit_eop_ok
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:234.19-234.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.bit_eop_ok_SB_DFFESR_Q_D
  attribute \hdlname "usb_I rx_pkt_I bit_last"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:84.7-84.15|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.bit_last
  attribute \hdlname "usb_I rx_pkt_I clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:44.14-44.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.clk
  attribute \hdlname "usb_I rx_pkt_I crc16_match"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:96.7-96.18|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.crc16_match
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.rx_pkt_I.crc16_match_SB_LUT4_O_I0
  attribute \hdlname "usb_I rx_pkt_I crc16_ok"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:97.7-97.15|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.crc16_ok
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I2_1_O
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I2_O
  attribute \hdlname "usb_I rx_pkt_I crc5_match"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:93.7-93.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.crc5_match
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.rx_pkt_I.crc5_match_SB_LUT4_O_I1
  attribute \hdlname "usb_I rx_pkt_I crc5_ok"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:94.7-94.14|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.crc5_ok
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I1_O
  attribute \hdlname "usb_I rx_pkt_I crc_16_I clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:27.14-27.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.crc_16_I.clk
  attribute \hdlname "usb_I rx_pkt_I crc_16_I crc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:23.26-23.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire width 16 \usb_I.rx_pkt_I.crc_16_I.crc
  attribute \hdlname "usb_I rx_pkt_I crc_16_I crc_match"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:24.14-24.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.crc_16_I.crc_match
  attribute \hdlname "usb_I rx_pkt_I crc_16_I in_bit"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:18.14-18.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.crc_16_I.in_bit
  attribute \hdlname "usb_I rx_pkt_I crc_16_I in_first"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:19.14-19.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.crc_16_I.in_first
  attribute \hdlname "usb_I rx_pkt_I crc_16_I in_valid"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:20.14-20.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.crc_16_I.in_valid
  attribute \hdlname "usb_I rx_pkt_I crc_16_I rst"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:28.14-28.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.crc_16_I.rst
  attribute \hdlname "usb_I rx_pkt_I crc_16_I state"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:31.19-31.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire width 16 \usb_I.rx_pkt_I.crc_16_I.state
  attribute \hdlname "usb_I rx_pkt_I crc_16_I state_fb_mux"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:32.19-32.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire width 16 \usb_I.rx_pkt_I.crc_16_I.state_fb_mux
  attribute \hdlname "usb_I rx_pkt_I crc_16_I state_nxt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:34.19-34.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire width 16 \usb_I.rx_pkt_I.crc_16_I.state_nxt
  attribute \hdlname "usb_I rx_pkt_I crc_16_I state_upd_mux"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:33.19-33.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire width 16 \usb_I.rx_pkt_I.crc_16_I.state_upd_mux
  attribute \hdlname "usb_I rx_pkt_I crc_5_I clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:255.4-263.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:27.14-27.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.crc_5_I.clk
  attribute \hdlname "usb_I rx_pkt_I crc_5_I crc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:255.4-263.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:23.26-23.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire width 5 \usb_I.rx_pkt_I.crc_5_I.crc
  attribute \hdlname "usb_I rx_pkt_I crc_5_I crc_match"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:255.4-263.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:24.14-24.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.crc_5_I.crc_match
  attribute \hdlname "usb_I rx_pkt_I crc_5_I in_bit"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:255.4-263.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:18.14-18.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.crc_5_I.in_bit
  attribute \hdlname "usb_I rx_pkt_I crc_5_I in_first"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:255.4-263.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:19.14-19.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.crc_5_I.in_first
  attribute \hdlname "usb_I rx_pkt_I crc_5_I in_valid"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:255.4-263.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:20.14-20.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.crc_5_I.in_valid
  attribute \hdlname "usb_I rx_pkt_I crc_5_I rst"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:255.4-263.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:28.14-28.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.crc_5_I.rst
  attribute \hdlname "usb_I rx_pkt_I crc_5_I state"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:255.4-263.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:31.19-31.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire width 5 \usb_I.rx_pkt_I.crc_5_I.state
  attribute \hdlname "usb_I rx_pkt_I crc_5_I state_fb_mux"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:255.4-263.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:32.19-32.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire width 5 \usb_I.rx_pkt_I.crc_5_I.state_fb_mux
  attribute \hdlname "usb_I rx_pkt_I crc_5_I state_nxt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:255.4-263.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:34.19-34.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire width 5 \usb_I.rx_pkt_I.crc_5_I.state_nxt
  attribute \hdlname "usb_I rx_pkt_I crc_5_I state_upd_mux"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:255.4-263.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:33.19-33.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire width 5 \usb_I.rx_pkt_I.crc_5_I.state_upd_mux
  attribute \hdlname "usb_I rx_pkt_I crc_cap"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:91.7-91.14|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.crc_cap
  wire \usb_I.rx_pkt_I.crc_cap_SB_LUT4_I3_O
  attribute \hdlname "usb_I rx_pkt_I crc_in_bit"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:87.7-87.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.crc_in_bit
  attribute \hdlname "usb_I rx_pkt_I crc_in_first"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:89.7-89.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.crc_in_first
  wire \usb_I.rx_pkt_I.crc_in_first_SB_DFFESS_Q_E
  attribute \hdlname "usb_I rx_pkt_I crc_in_valid"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:88.7-88.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.crc_in_valid
  attribute \hdlname "usb_I rx_pkt_I data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:81.13-81.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire width 8 \usb_I.rx_pkt_I.data
  attribute \hdlname "usb_I rx_pkt_I data_nxt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:80.13-80.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire width 8 \usb_I.rx_pkt_I.data_nxt
  attribute \hdlname "usb_I rx_pkt_I inhibit"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:41.14-41.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.inhibit
  attribute \hdlname "usb_I rx_pkt_I ll_bit"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:15.14-15.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.ll_bit
  attribute \hdlname "usb_I rx_pkt_I ll_bs_err"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:20.14-20.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.ll_bs_err
  attribute \hdlname "usb_I rx_pkt_I ll_bs_skip"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:19.14-19.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.ll_bs_skip
  attribute \hdlname "usb_I rx_pkt_I ll_eop"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:17.14-17.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.ll_eop
  attribute \hdlname "usb_I rx_pkt_I ll_sym"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:14.20-14.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire width 2 \usb_I.rx_pkt_I.ll_sym
  attribute \hdlname "usb_I rx_pkt_I ll_sync"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:18.14-18.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.ll_sync
  attribute \hdlname "usb_I rx_pkt_I ll_valid"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:16.14-16.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.ll_valid
  attribute \hdlname "usb_I rx_pkt_I llu_bit_stb"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:76.7-76.18|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.llu_bit_stb
  attribute \hdlname "usb_I rx_pkt_I llu_byte_stb"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:77.7-77.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.llu_byte_stb
  attribute \hdlname "usb_I rx_pkt_I pid"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:103.13-103.16|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire width 4 \usb_I.rx_pkt_I.pid
  attribute \hdlname "usb_I rx_pkt_I pid_cap"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:100.7-100.14|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pid_cap
  attribute \hdlname "usb_I rx_pkt_I pid_cap_r"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:101.7-101.16|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pid_cap_r
  attribute \hdlname "usb_I rx_pkt_I pid_is_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:106.7-106.18|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pid_is_data
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:328.24-328.84|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pid_is_data_SB_DFFE_Q_D
  attribute \hdlname "usb_I rx_pkt_I pid_is_handshake"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:107.7-107.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pid_is_handshake
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:329.24-329.112|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pid_is_handshake_SB_DFFE_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.rx_pkt_I.pid_is_handshake_SB_LUT4_I0_O
  attribute \hdlname "usb_I rx_pkt_I pid_is_sof"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:104.7-104.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pid_is_sof
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:307.6-307.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pid_is_sof_SB_DFFE_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.rx_pkt_I.pid_is_sof_SB_DFFE_Q_D_SB_LUT4_O_I3
  attribute \hdlname "usb_I rx_pkt_I pid_is_token"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:105.7-105.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pid_is_token
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:327.24-327.111|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pid_is_token_SB_DFFE_Q_D
  attribute \hdlname "usb_I rx_pkt_I pid_valid"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:102.7-102.16|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pid_valid
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:306.17-316.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I0
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
  attribute \hdlname "usb_I rx_pkt_I pkt_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:34.21-34.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire width 7 \usb_I.rx_pkt_I.pkt_addr
  attribute \hdlname "usb_I rx_pkt_I pkt_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:37.21-37.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire width 8 \usb_I.rx_pkt_I.pkt_data
  attribute \hdlname "usb_I rx_pkt_I pkt_data_stb"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:38.14-38.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pkt_data_stb
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:433.38-433.62|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 10 \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:374.2-375.54|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pkt_data_stb_SB_DFF_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:433.38-433.62|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27"
  wire width 10 \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O
  attribute \hdlname "usb_I rx_pkt_I pkt_done_err"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:25.14-25.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pkt_done_err
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:353.2-357.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pkt_done_err_SB_DFF_Q_D
  attribute \hdlname "usb_I rx_pkt_I pkt_done_ok"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:24.14-24.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pkt_done_ok
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:353.2-357.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pkt_done_ok_SB_DFF_Q_D
  attribute \hdlname "usb_I rx_pkt_I pkt_endp"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:35.21-35.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire width 4 \usb_I.rx_pkt_I.pkt_endp
  attribute \hdlname "usb_I rx_pkt_I pkt_frameno"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:33.21-33.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire width 11 \usb_I.rx_pkt_I.pkt_frameno
  attribute \hdlname "usb_I rx_pkt_I pkt_is_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:30.14-30.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pkt_is_data
  attribute \hdlname "usb_I rx_pkt_I pkt_is_handshake"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:31.14-31.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pkt_is_handshake
  attribute \hdlname "usb_I rx_pkt_I pkt_is_sof"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:28.14-28.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pkt_is_sof
  attribute \hdlname "usb_I rx_pkt_I pkt_is_token"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:29.14-29.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pkt_is_token
  attribute \hdlname "usb_I rx_pkt_I pkt_pid"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:27.21-27.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire width 4 \usb_I.rx_pkt_I.pkt_pid
  attribute \hdlname "usb_I rx_pkt_I pkt_start"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:23.14-23.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pkt_start
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:349.2-350.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.pkt_start_SB_DFF_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:49.21-49.23"
  wire width 11 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 11 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27"
  attribute \unused_bits "10"
  wire width 11 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:584.7-584.26"
  wire \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  attribute \hdlname "usb_I rx_pkt_I rst"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:45.14-45.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.rst
  attribute \onehot 1
  wire width 8 \usb_I.rx_pkt_I.state
  wire \usb_I.rx_pkt_I.state_SB_DFFR_Q_1_D
  wire \usb_I.rx_pkt_I.state_SB_DFFR_Q_2_D
  wire \usb_I.rx_pkt_I.state_SB_DFFR_Q_3_D
  wire \usb_I.rx_pkt_I.state_SB_DFFR_Q_4_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.rx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O_I1
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.rx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O_I3
  wire \usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D_SB_LUT4_O_I1
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D_SB_LUT4_O_I3
  wire \usb_I.rx_pkt_I.state_SB_DFFR_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.rx_pkt_I.state_SB_DFFR_Q_D_SB_LUT4_O_I0
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.rx_pkt_I.state_SB_DFFR_Q_D_SB_LUT4_O_I2
  wire \usb_I.rx_pkt_I.state_SB_DFFS_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 2 \usb_I.rx_pkt_I.state_SB_DFFS_Q_D_SB_LUT4_O_I2
  attribute \hdlname "usb_I rx_pkt_I state_prev_error"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:73.6-73.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.state_prev_error
  attribute \hdlname "usb_I rx_pkt_I state_prev_idle"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:72.6-72.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.state_prev_idle
  attribute \hdlname "usb_I rx_pkt_I token_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:110.13-110.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire width 11 \usb_I.rx_pkt_I.token_data
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:341.7-341.44|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_9_E
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:337.7-337.44|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3"
  wire \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_E
  attribute \hdlname "usb_I rxll_bit"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:88.7-88.15"
  wire \usb_I.rxll_bit
  attribute \hdlname "usb_I rxll_bs_err"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:93.7-93.18"
  wire \usb_I.rxll_bs_err
  attribute \hdlname "usb_I rxll_bs_skip"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:92.7-92.19"
  wire \usb_I.rxll_bs_skip
  attribute \hdlname "usb_I rxll_eop"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:90.7-90.15"
  wire \usb_I.rxll_eop
  attribute \hdlname "usb_I rxll_sym"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:87.13-87.21"
  wire width 2 \usb_I.rxll_sym
  attribute \hdlname "usb_I rxll_sync"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:91.7-91.16"
  wire \usb_I.rxll_sync
  attribute \hdlname "usb_I rxll_valid"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:89.7-89.17"
  wire \usb_I.rxll_valid
  attribute \hdlname "usb_I rxpkt_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:107.14-107.24"
  wire width 7 \usb_I.rxpkt_addr
  attribute \hdlname "usb_I rxpkt_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:110.14-110.24"
  wire width 8 \usb_I.rxpkt_data
  attribute \hdlname "usb_I rxpkt_data_stb"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:111.7-111.21"
  wire \usb_I.rxpkt_data_stb
  attribute \hdlname "usb_I rxpkt_done_err"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:98.7-98.21"
  wire \usb_I.rxpkt_done_err
  attribute \hdlname "usb_I rxpkt_done_ok"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:97.7-97.20"
  wire \usb_I.rxpkt_done_ok
  attribute \hdlname "usb_I rxpkt_endp"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:108.14-108.24"
  wire width 4 \usb_I.rxpkt_endp
  attribute \hdlname "usb_I rxpkt_frameno"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:106.14-106.27"
  wire width 11 \usb_I.rxpkt_frameno
  attribute \hdlname "usb_I rxpkt_is_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:103.7-103.20"
  wire \usb_I.rxpkt_is_data
  attribute \hdlname "usb_I rxpkt_is_handshake"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:104.7-104.25"
  wire \usb_I.rxpkt_is_handshake
  attribute \hdlname "usb_I rxpkt_is_sof"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:101.7-101.19"
  wire \usb_I.rxpkt_is_sof
  attribute \hdlname "usb_I rxpkt_is_token"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:102.7-102.21"
  wire \usb_I.rxpkt_is_token
  attribute \hdlname "usb_I rxpkt_pid"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:100.14-100.23"
  wire width 4 \usb_I.rxpkt_pid
  attribute \hdlname "usb_I rxpkt_start"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:96.7-96.18"
  wire \usb_I.rxpkt_start
  attribute \hdlname "usb_I sof_clear"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:183.7-183.16"
  wire \usb_I.sof_clear
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:413.19-413.66"
  wire \usb_I.sof_clear_SB_DFFSR_Q_D
  attribute \hdlname "usb_I sof_pending"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:182.7-182.18"
  wire \usb_I.sof_pending
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:620.2-621.76"
  wire \usb_I.sof_pending_SB_DFF_Q_D
  attribute \hdlname "usb_I timeout_reset"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:173.14-173.27"
  wire width 20 \usb_I.timeout_reset
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 20 \usb_I.timeout_reset_SB_CARRY_I0_CO
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27"
  wire width 20 \usb_I.timeout_reset_SB_DFFSR_Q_D
  wire \usb_I.timeout_reset_SB_DFFSR_Q_R
  attribute \hdlname "usb_I timeout_suspend"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:172.14-172.29"
  wire width 20 \usb_I.timeout_suspend
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 20 \usb_I.timeout_suspend_SB_CARRY_I0_CO
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27"
  wire width 20 \usb_I.timeout_suspend_SB_DFFSR_Q_D
  attribute \hdlname "usb_I trans_I addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:150.14-150.18|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 9 \usb_I.trans_I.addr
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:418.2-419.60|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.addr_SB_DFF_Q_1_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:418.2-419.60|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.addr_SB_DFF_Q_2_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:418.2-419.60|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.addr_SB_DFF_Q_3_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:418.2-419.60|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.addr_SB_DFF_Q_4_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:418.2-419.60|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.addr_SB_DFF_Q_5_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:418.2-419.60|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.addr_SB_DFF_Q_6_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:418.2-419.60|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.addr_SB_DFF_Q_7_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:418.2-419.60|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.addr_SB_DFF_Q_8_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:418.2-419.60|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.addr_SB_DFF_Q_D
  attribute \hdlname "usb_I trans_I addr_inc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:151.7-151.15|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.addr_inc
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:419.43-419.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 9 \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:419.43-419.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27"
  wire width 9 \usb_I.trans_I.addr_inc_SB_LUT4_I1_O
  attribute \hdlname "usb_I trans_I bd_length"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:155.13-155.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 11 \usb_I.trans_I.bd_length
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.17-429.81|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.bd_length_SB_DFFSR_Q_10_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.17-429.81|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.bd_length_SB_DFFSR_Q_1_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.17-429.81|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.bd_length_SB_DFFSR_Q_2_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.17-429.81|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.bd_length_SB_DFFSR_Q_3_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.17-429.81|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.bd_length_SB_DFFSR_Q_4_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.17-429.81|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.bd_length_SB_DFFSR_Q_5_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.17-429.81|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.bd_length_SB_DFFSR_Q_6_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.17-429.81|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.bd_length_SB_DFFSR_Q_7_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.17-429.81|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.bd_length_SB_DFFSR_Q_8_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.17-429.81|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.bd_length_SB_DFFSR_Q_9_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.17-429.81|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.bd_length_SB_DFFSR_Q_D
  attribute \hdlname "usb_I trans_I bd_state"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:128.13-128.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 3 \usb_I.trans_I.bd_state
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:360.2-381.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.bd_state_SB_DFFE_Q_1_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:360.2-381.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.bd_state_SB_DFFE_Q_2_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:360.2-381.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.bd_state_SB_DFFE_Q_D
  wire \usb_I.trans_I.bd_state_SB_DFFE_Q_E
  attribute \hdlname "usb_I trans_I buf_rx_addr_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:52.21-52.34|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 9 \usb_I.trans_I.buf_rx_addr_0
  attribute \hdlname "usb_I trans_I buf_rx_data_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:53.21-53.34|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 8 \usb_I.trans_I.buf_rx_data_0
  attribute \hdlname "usb_I trans_I buf_rx_wren_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:54.14-54.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.buf_rx_wren_0
  attribute \hdlname "usb_I trans_I buf_tx_addr_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:48.21-48.34|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 9 \usb_I.trans_I.buf_tx_addr_0
  attribute \hdlname "usb_I trans_I buf_tx_data_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:49.21-49.34|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 8 \usb_I.trans_I.buf_tx_data_1
  attribute \hdlname "usb_I trans_I buf_tx_rden_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:50.14-50.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.buf_tx_rden_0
  attribute \hdlname "usb_I trans_I cel_ena"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:73.14-73.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.cel_ena
  attribute \hdlname "usb_I trans_I cel_rel"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:72.14-72.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.cel_rel
  attribute \hdlname "usb_I trans_I cel_state"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:71.14-71.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.cel_state
  attribute \hdlname "usb_I trans_I cel_state_i"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:144.7-144.18|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.cel_state_i
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:391.2-395.84|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.cel_state_i_SB_DFFR_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.trans_I.cel_state_i_SB_LUT4_I0_O
  attribute \hdlname "usb_I trans_I clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:76.14-76.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.clk
  attribute \hdlname "usb_I trans_I cr_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:66.21-66.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 7 \usb_I.trans_I.cr_addr
  attribute \hdlname "usb_I trans_I cr_addr_chk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:65.14-65.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.cr_addr_chk
  attribute \hdlname "usb_I trans_I ep_bd_ctrl"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:123.13-123.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.ep_bd_ctrl
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.trans_I.ep_bd_ctrl_SB_LUT4_I1_O
  attribute \hdlname "usb_I trans_I ep_bd_dual"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:122.13-122.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.ep_bd_dual
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.trans_I.ep_bd_dual_SB_LUT4_I2_O
  attribute \hdlname "usb_I trans_I ep_bd_idx_cur"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:124.13-124.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.ep_bd_idx_cur
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:367.22-367.72|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.ep_bd_idx_cur_SB_DFFE_Q_D
  attribute \hdlname "usb_I trans_I ep_bd_idx_nxt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:125.13-125.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.ep_bd_idx_nxt
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:360.2-381.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.ep_bd_idx_nxt_SB_DFF_Q_D
  attribute \hdlname "usb_I trans_I ep_data_toggle"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:126.13-126.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.ep_data_toggle
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:360.2-381.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.ep_data_toggle_SB_DFF_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.trans_I.ep_data_toggle_SB_LUT4_I3_O
  attribute \hdlname "usb_I trans_I ep_type"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:121.13-121.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 3 \usb_I.trans_I.ep_type
  attribute \hdlname "usb_I trans_I epfw_cap_dl"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:140.13-140.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 6 \usb_I.trans_I.epfw_cap_dl
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:349.2-357.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.epfw_cap_dl_SB_DFFR_Q_1_D
  attribute \hdlname "usb_I trans_I epfw_issue_wb"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:141.7-141.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.epfw_issue_wb
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:384.2-385.44|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.epfw_issue_wb_SB_DFF_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:0.0-0.0|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:301.4-329.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
  wire width 4 \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I0_O
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_I2
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_O
  attribute \hdlname "usb_I trans_I epfw_state"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:139.13-139.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 4 \usb_I.trans_I.epfw_state
  attribute \hdlname "usb_I trans_I eps_addr_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:60.21-60.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 8 \usb_I.trans_I.eps_addr_0
  attribute \hdlname "usb_I trans_I eps_rddata_3"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:62.21-62.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 16 \usb_I.trans_I.eps_rddata_3
  attribute \hdlname "usb_I trans_I eps_read_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:57.14-57.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.eps_read_0
  attribute \hdlname "usb_I trans_I eps_wrdata_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:61.21-61.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 16 \usb_I.trans_I.eps_wrdata_0
  attribute \hdlname "usb_I trans_I eps_write_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:59.14-59.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.eps_write_0
  attribute \hdlname "usb_I trans_I eps_zero_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:58.14-58.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.eps_zero_0
  attribute \hdlname "usb_I trans_I evt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:108.13-108.16|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 4 \usb_I.trans_I.evt
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:229.2-233.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.evt_SB_DFFR_Q_1_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:229.2-233.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.evt_SB_DFFR_Q_2_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:229.2-233.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.evt_SB_DFFR_Q_3_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:229.2-233.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.evt_SB_DFFR_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.trans_I.evt_SB_DFFR_Q_D_SB_LUT4_O_I3
  attribute \hdlname "usb_I trans_I evt_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:68.21-68.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 12 \usb_I.trans_I.evt_data
  attribute \hdlname "usb_I trans_I evt_rst"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:106.13-106.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 4 \usb_I.trans_I.evt_rst
  attribute \hdlname "usb_I trans_I evt_set"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:107.13-107.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 4 \usb_I.trans_I.evt_set
  attribute \hdlname "usb_I trans_I evt_stb"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:69.14-69.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.evt_stb
  attribute \hdlname "usb_I trans_I len_bd_dec"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:158.7-158.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.len_bd_dec
  attribute \hdlname "usb_I trans_I len_ld"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:157.7-157.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.len_ld
  attribute \hdlname "usb_I trans_I len_xf_inc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:159.7-159.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.len_xf_inc
  attribute \hdlname "usb_I trans_I mc_a_reg"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:86.14-86.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 4 \usb_I.trans_I.mc_a_reg
  attribute \hdlname "usb_I trans_I mc_jmp"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:91.7-91.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.mc_jmp
  attribute \hdlname "usb_I trans_I mc_match"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:90.7-90.15|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.mc_match
  attribute \hdlname "usb_I trans_I mc_match_bits"
  attribute \keep "true"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:89.32-89.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 4 \usb_I.trans_I.mc_match_bits
  attribute \hdlname "usb_I trans_I mc_op_ep"
  attribute \keep "true"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:98.25-98.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.mc_op_ep
  attribute \hdlname "usb_I trans_I mc_op_evt_clr"
  attribute \keep "true"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:102.25-102.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.mc_op_evt_clr
  attribute \hdlname "usb_I trans_I mc_op_evt_rto"
  attribute \keep "true"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:103.25-103.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.mc_op_evt_rto
  attribute \hdlname "usb_I trans_I mc_op_ld"
  attribute \keep "true"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:97.25-97.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.mc_op_ld
  attribute \hdlname "usb_I trans_I mc_op_notify"
  attribute \keep "true"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:101.25-101.37|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.mc_op_notify
  attribute \hdlname "usb_I trans_I mc_op_tx"
  attribute \keep "true"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:100.25-100.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.mc_op_tx
  attribute \hdlname "usb_I trans_I mc_op_zlen"
  attribute \keep "true"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:99.25-99.35|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.mc_op_zlen
  attribute \hdlname "usb_I trans_I mc_opcode"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:95.14-95.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 16 \usb_I.trans_I.mc_opcode
  attribute \hdlname "usb_I trans_I mc_pc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:93.14-93.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 8 \usb_I.trans_I.mc_pc
  attribute \hdlname "usb_I trans_I mc_pc_nxt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:94.14-94.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 8 \usb_I.trans_I.mc_pc_nxt
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:183.17-183.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27"
  wire width 8 \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:183.17-183.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 8 \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_I3
  attribute \hdlname "usb_I trans_I mc_rst_n"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:88.6-88.14|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.mc_rst_n
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.trans_I.mc_rst_n_SB_LUT4_I3_I0
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.trans_I.mc_rst_n_SB_LUT4_I3_O
  attribute \hdlname "usb_I trans_I pkt_pid"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:110.13-110.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 4 \usb_I.trans_I.pkt_pid
  wire \usb_I.trans_I.pkt_pid_SB_DFFE_Q_1_D
  wire \usb_I.trans_I.pkt_pid_SB_DFFE_Q_2_D
  wire \usb_I.trans_I.pkt_pid_SB_DFFE_Q_3_D
  wire \usb_I.trans_I.pkt_pid_SB_DFFE_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 2 \usb_I.trans_I.pkt_pid_SB_DFFE_Q_D_SB_LUT4_O_I2
  attribute \hdlname "usb_I trans_I rst"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:77.14-77.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.rst
  attribute \hdlname "usb_I trans_I rto_cnt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:113.13-113.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 10 \usb_I.trans_I.rto_cnt
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:253.2-263.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:262.6-262.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 9 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:253.2-263.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.rto_cnt_SB_DFFR_Q_2_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:253.2-263.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.rto_cnt_SB_DFFR_Q_3_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:253.2-263.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.rto_cnt_SB_DFFR_Q_4_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:253.2-263.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.rto_cnt_SB_DFFR_Q_5_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:253.2-263.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.rto_cnt_SB_DFFR_Q_6_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:253.2-263.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.rto_cnt_SB_DFFR_Q_7_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:253.2-263.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.rto_cnt_SB_DFFR_Q_8_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:253.2-263.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:262.6-262.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27"
  attribute \unused_bits "8"
  wire width 9 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:262.6-262.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:49.21-49.23"
  wire width 9 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_7_I2
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:253.2-263.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.rto_cnt_SB_DFFR_Q_D
  attribute \hdlname "usb_I trans_I rto_now"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:112.7-112.14|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.rto_now
  attribute \hdlname "usb_I trans_I rxpkt_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:41.21-41.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 7 \usb_I.trans_I.rxpkt_addr
  attribute \hdlname "usb_I trans_I rxpkt_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:44.21-44.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 8 \usb_I.trans_I.rxpkt_data
  attribute \hdlname "usb_I trans_I rxpkt_data_stb"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:45.14-45.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.rxpkt_data_stb
  attribute \hdlname "usb_I trans_I rxpkt_done_err"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:32.14-32.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.rxpkt_done_err
  attribute \hdlname "usb_I trans_I rxpkt_done_ok"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:31.14-31.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.rxpkt_done_ok
  attribute \hdlname "usb_I trans_I rxpkt_endp"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:42.21-42.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 4 \usb_I.trans_I.rxpkt_endp
  attribute \hdlname "usb_I trans_I rxpkt_frameno"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:40.21-40.34|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 11 \usb_I.trans_I.rxpkt_frameno
  attribute \hdlname "usb_I trans_I rxpkt_is_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:37.14-37.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.rxpkt_is_data
  attribute \hdlname "usb_I trans_I rxpkt_is_handshake"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:38.14-38.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.rxpkt_is_handshake
  attribute \hdlname "usb_I trans_I rxpkt_is_sof"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:35.14-35.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.rxpkt_is_sof
  attribute \hdlname "usb_I trans_I rxpkt_is_token"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:36.14-36.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.rxpkt_is_token
  attribute \hdlname "usb_I trans_I rxpkt_pid"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:34.21-34.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 4 \usb_I.trans_I.rxpkt_pid
  attribute \hdlname "usb_I trans_I rxpkt_start"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:30.14-30.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.rxpkt_start
  attribute \hdlname "usb_I trans_I trans_cel"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:119.13-119.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.trans_cel
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.trans_I.trans_cel_SB_LUT4_I1_O
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:0.0-0.0|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:216.4-222.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
  wire width 4 \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3
  attribute \hdlname "usb_I trans_I trans_dir"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:118.13-118.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.trans_dir
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:290.24-290.43|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.trans_dir_SB_DFFE_Q_D
  attribute \hdlname "usb_I trans_I trans_endp"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:117.13-117.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 4 \usb_I.trans_I.trans_endp
  attribute \hdlname "usb_I trans_I trans_is_setup"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:116.13-116.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.trans_is_setup
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:288.24-288.46|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.trans_is_setup_SB_DFFE_Q_D
  attribute \hdlname "usb_I trans_I txpkt_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:26.20-26.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 8 \usb_I.trans_I.txpkt_data
  attribute \hdlname "usb_I trans_I txpkt_data_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:27.14-27.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.txpkt_data_ack
  attribute \hdlname "usb_I trans_I txpkt_done"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:21.14-21.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.txpkt_done
  attribute \hdlname "usb_I trans_I txpkt_len"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:24.20-24.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 10 \usb_I.trans_I.txpkt_len
  attribute \hdlname "usb_I trans_I txpkt_pid"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:23.20-23.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 4 \usb_I.trans_I.txpkt_pid
  wire \usb_I.trans_I.txpkt_pid_SB_DFFE_Q_D
  attribute \hdlname "usb_I trans_I txpkt_start"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:20.14-20.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.txpkt_start
  attribute \hdlname "usb_I trans_I txpkt_start_i"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:147.7-147.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire \usb_I.trans_I.txpkt_start_i
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:29.22-29.23"
  attribute \unused_bits "10"
  wire width 11 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O
  attribute \hdlname "usb_I trans_I xfer_length"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:156.13-156.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  wire width 10 \usb_I.trans_I.xfer_length
  attribute \hdlname "usb_I tx_buf_I ram_I bitrev16$func$/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:81$1956.sig"
  attribute \nosync 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:54.41-54.44|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire width 16 \usb_I.tx_buf_I.ram_I.bitrev16$func$/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:81$1956.sig
  attribute \hdlname "usb_I tx_buf_I ram_I bitrev16$func$/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:91$1957.sig"
  attribute \nosync 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:54.41-54.44|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire width 16 \usb_I.tx_buf_I.ram_I.bitrev16$func$/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:91$1957.sig
  attribute \hdlname "usb_I tx_buf_I ram_I bitrev16$func$/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:92$1958.sig"
  attribute \nosync 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:54.41-54.44|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire width 16 \usb_I.tx_buf_I.ram_I.bitrev16$func$/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:92$1958.sig
  attribute \hdlname "usb_I tx_buf_I ram_I genblk1.wr_data_i"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:91.16-91.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire width 16 \usb_I.tx_buf_I.ram_I.genblk1.wr_data_i
  attribute \hdlname "usb_I tx_buf_I ram_I genblk1.wr_mask_i"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:92.16-92.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire width 16 \usb_I.tx_buf_I.ram_I.genblk1.wr_mask_i
  attribute \hdlname "usb_I tx_buf_I ram_I ram_rd_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:70.14-70.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire width 11 \usb_I.tx_buf_I.ram_I.ram_rd_addr
  attribute \hdlname "usb_I tx_buf_I ram_I ram_rd_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:71.14-71.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  attribute \unused_bits "1 3 5 7 9 11 13 15"
  wire width 16 \usb_I.tx_buf_I.ram_I.ram_rd_data
  attribute \hdlname "usb_I tx_buf_I ram_I ram_wr_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:66.14-66.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire width 11 \usb_I.tx_buf_I.ram_I.ram_wr_addr
  attribute \hdlname "usb_I tx_buf_I ram_I ram_wr_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:67.14-67.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire width 16 \usb_I.tx_buf_I.ram_I.ram_wr_data
  attribute \hdlname "usb_I tx_buf_I ram_I ram_wr_mask"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:68.14-68.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire width 16 \usb_I.tx_buf_I.ram_I.ram_wr_mask
  attribute \hdlname "usb_I tx_buf_I ram_I rd_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:34.24-34.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire width 9 \usb_I.tx_buf_I.ram_I.rd_addr
  attribute \hdlname "usb_I tx_buf_I ram_I rd_clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:37.24-37.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire \usb_I.tx_buf_I.ram_I.rd_clk
  attribute \hdlname "usb_I tx_buf_I ram_I rd_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:35.24-35.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire width 8 \usb_I.tx_buf_I.ram_I.rd_data
  attribute \hdlname "usb_I tx_buf_I ram_I rd_data_i"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:77.14-77.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  attribute \unused_bits "8 9 10 11 12 13 14 15"
  wire width 16 \usb_I.tx_buf_I.ram_I.rd_data_i
  attribute \hdlname "usb_I tx_buf_I ram_I rd_ena"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:36.24-36.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire \usb_I.tx_buf_I.ram_I.rd_ena
  attribute \hdlname "usb_I tx_buf_I ram_I wr_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:27.24-27.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire width 8 \usb_I.tx_buf_I.ram_I.wr_addr
  attribute \hdlname "usb_I tx_buf_I ram_I wr_clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:31.24-31.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire \usb_I.tx_buf_I.ram_I.wr_clk
  attribute \hdlname "usb_I tx_buf_I ram_I wr_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:28.24-28.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire width 16 \usb_I.tx_buf_I.ram_I.wr_data
  attribute \hdlname "usb_I tx_buf_I ram_I wr_ena"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:30.24-30.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire \usb_I.tx_buf_I.ram_I.wr_ena
  attribute \hdlname "usb_I tx_buf_I ram_I wr_mask"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:29.24-29.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire width 16 \usb_I.tx_buf_I.ram_I.wr_mask
  attribute \hdlname "usb_I tx_buf_I rd_addr_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:25.24-25.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire width 9 \usb_I.tx_buf_I.rd_addr_0
  attribute \hdlname "usb_I tx_buf_I rd_clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:28.14-28.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire \usb_I.tx_buf_I.rd_clk
  attribute \hdlname "usb_I tx_buf_I rd_data_1"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:26.27-26.36|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire width 8 \usb_I.tx_buf_I.rd_data_1
  attribute \hdlname "usb_I tx_buf_I rd_en_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:27.14-27.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire \usb_I.tx_buf_I.rd_en_0
  attribute \hdlname "usb_I tx_buf_I wr_addr_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:31.24-31.33|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire width 8 \usb_I.tx_buf_I.wr_addr_0
  attribute \hdlname "usb_I tx_buf_I wr_clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:35.14-35.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire \usb_I.tx_buf_I.wr_clk
  attribute \hdlname "usb_I tx_buf_I wr_data_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:32.27-32.36|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire width 16 \usb_I.tx_buf_I.wr_data_0
  attribute \hdlname "usb_I tx_buf_I wr_en_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:34.14-34.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire \usb_I.tx_buf_I.wr_en_0
  attribute \hdlname "usb_I tx_buf_I wr_mask_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:33.27-33.36|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire width 2 \usb_I.tx_buf_I.wr_mask_0
  attribute \hdlname "usb_I tx_buf_I wr_mask_i_0"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:38.20-38.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  wire width 16 \usb_I.tx_buf_I.wr_mask_i_0
  attribute \hdlname "usb_I tx_ll_I active"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:36.7-36.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.active
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:58.2-75.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.active_SB_DFFER_Q_D
  attribute \hdlname "usb_I tx_ll_I br_cnt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:38.13-38.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire width 3 \usb_I.tx_ll_I.br_cnt
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:80.13-80.55|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27"
  wire width 3 \usb_I.tx_ll_I.br_cnt_SB_DFF_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:80.13-80.55|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:31.22-31.23"
  wire width 2 \usb_I.tx_ll_I.br_cnt_SB_LUT4_I3_O
  attribute \hdlname "usb_I tx_ll_I br_now"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:39.7-39.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.br_now
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:80.13-80.55|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 3 \usb_I.tx_ll_I.br_now_SB_DFF_Q_D
  attribute \hdlname "usb_I tx_ll_I bs_bit"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:44.7-44.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.bs_bit
  attribute \hdlname "usb_I tx_ll_I bs_cnt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:42.13-42.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire width 3 \usb_I.tx_ll_I.bs_cnt
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:94.14-94.56|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_1_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:94.36-94.46|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27"
  attribute \unused_bits "0 2"
  wire width 3 \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_1_D_SB_LUT4_O_I3
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:94.14-94.56|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_2_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:94.14-94.56|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:94.36-94.46|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 3 \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_D_SB_LUT4_O_I3
  attribute \hdlname "usb_I tx_ll_I bs_now"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:43.7-43.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.bs_now
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:95.14-95.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.bs_now_SB_DFFER_Q_D
  attribute \hdlname "usb_I tx_ll_I clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:25.14-25.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.clk
  attribute \hdlname "usb_I tx_ll_I ll_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:22.14-22.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.ll_ack
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:110.2-111.54|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.ll_ack_SB_DFF_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 2 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O
  attribute \hdlname "usb_I tx_ll_I ll_bit"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:20.14-20.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.ll_bit
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:172.18-172.70|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D_SB_LUT4_O_I0
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3
  attribute \hdlname "usb_I tx_ll_I ll_last"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:21.14-21.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.ll_last
  attribute \hdlname "usb_I tx_ll_I ll_start"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:19.14-19.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.ll_start
  attribute \hdlname "usb_I tx_ll_I lvl_prev"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:47.7-47.15|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.lvl_prev
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:103.25-103.54|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.lvl_prev_SB_DFFSS_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.tx_ll_I.lvl_prev_SB_DFFSS_Q_D_SB_LUT4_O_I2
  wire \usb_I.tx_ll_I.lvl_prev_SB_DFFSS_Q_S
  attribute \hdlname "usb_I tx_ll_I out_active"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:50.7-50.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.out_active
  attribute \hdlname "usb_I tx_ll_I out_sym"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:52.13-52.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire width 2 \usb_I.tx_ll_I.out_sym
  attribute \hdlname "usb_I tx_ll_I out_sym_nxt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:51.13-51.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire width 2 \usb_I.tx_ll_I.out_sym_nxt
  attribute \hdlname "usb_I tx_ll_I phy_tx_dn"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:15.14-15.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.phy_tx_dn
  attribute \hdlname "usb_I tx_ll_I phy_tx_dp"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:14.14-14.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.phy_tx_dp
  attribute \hdlname "usb_I tx_ll_I phy_tx_en"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:16.14-16.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.phy_tx_en
  attribute \hdlname "usb_I tx_ll_I rst"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:26.14-26.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.rst
  attribute \hdlname "usb_I tx_ll_I state"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:35.12-35.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire width 3 \usb_I.tx_ll_I.state
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:58.2-75.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.state_SB_DFFER_Q_1_D
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:58.2-75.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3"
  wire \usb_I.tx_ll_I.state_SB_DFFER_Q_D
  wire \usb_I.tx_ll_I.state_SB_DFFER_Q_E
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.tx_ll_I.state_SB_DFFER_Q_E_SB_LUT4_O_I0
  attribute \hdlname "usb_I tx_pkt_I clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:30.14-30.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.clk
  attribute \hdlname "usb_I tx_pkt_I crc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:79.14-79.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire width 16 \usb_I.tx_pkt_I.crc
  attribute \hdlname "usb_I tx_pkt_I crc_16_I clk"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:27.14-27.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.crc_16_I.clk
  attribute \hdlname "usb_I tx_pkt_I crc_16_I crc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:23.26-23.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire width 16 \usb_I.tx_pkt_I.crc_16_I.crc
  attribute \hdlname "usb_I tx_pkt_I crc_16_I in_bit"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:18.14-18.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.crc_16_I.in_bit
  attribute \hdlname "usb_I tx_pkt_I crc_16_I in_first"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:19.14-19.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.crc_16_I.in_first
  attribute \hdlname "usb_I tx_pkt_I crc_16_I in_valid"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:20.14-20.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.crc_16_I.in_valid
  attribute \hdlname "usb_I tx_pkt_I crc_16_I rst"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:28.14-28.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.crc_16_I.rst
  attribute \hdlname "usb_I tx_pkt_I crc_16_I state"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:31.19-31.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire width 16 \usb_I.tx_pkt_I.crc_16_I.state
  attribute \hdlname "usb_I tx_pkt_I crc_16_I state_fb_mux"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:32.19-32.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire width 16 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux
  attribute \hdlname "usb_I tx_pkt_I crc_16_I state_nxt"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:34.19-34.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire width 16 \usb_I.tx_pkt_I.crc_16_I.state_nxt
  attribute \hdlname "usb_I tx_pkt_I crc_16_I state_upd_mux"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:33.19-33.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire width 16 \usb_I.tx_pkt_I.crc_16_I.state_upd_mux
  attribute \hdlname "usb_I tx_pkt_I crc_in_bit"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:76.7-76.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.crc_in_bit
  attribute \hdlname "usb_I tx_pkt_I crc_in_first"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:77.7-77.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.crc_in_first
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:202.2-203.71|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.crc_in_first_SB_DFF_Q_D
  attribute \hdlname "usb_I tx_pkt_I crc_in_valid"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:78.7-78.19|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.crc_in_valid
  attribute \hdlname "usb_I tx_pkt_I len"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:71.13-71.16|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire width 11 \usb_I.tx_pkt_I.len
  attribute \hdlname "usb_I tx_pkt_I len_dec"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:73.7-73.14|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.len_dec
  attribute \hdlname "usb_I tx_pkt_I len_last"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:72.7-72.15|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.len_last
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 11 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27"
  wire width 11 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O
  attribute \hdlname "usb_I tx_pkt_I ll_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:17.14-17.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.ll_ack
  attribute \hdlname "usb_I tx_pkt_I ll_bit"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:15.14-15.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.ll_bit
  attribute \hdlname "usb_I tx_pkt_I ll_last"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:16.14-16.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.ll_last
  attribute \hdlname "usb_I tx_pkt_I ll_start"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:14.14-14.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.ll_start
  attribute \hdlname "usb_I tx_pkt_I next"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:57.7-57.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.next
  attribute \hdlname "usb_I tx_pkt_I pid_is_handshake"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:56.7-56.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.pid_is_handshake
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:136.2-137.94|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.pid_is_handshake_SB_DFF_Q_D
  attribute \hdlname "usb_I tx_pkt_I pkt_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:26.20-26.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire width 8 \usb_I.tx_pkt_I.pkt_data
  attribute \hdlname "usb_I tx_pkt_I pkt_data_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:27.14-27.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.pkt_data_ack
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:241.2-245.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.pkt_data_ack_SB_DFF_Q_D
  attribute \hdlname "usb_I tx_pkt_I pkt_done"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:21.14-21.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.pkt_done
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:241.2-245.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.pkt_done_SB_DFF_Q_D
  attribute \hdlname "usb_I tx_pkt_I pkt_len"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:24.20-24.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire width 10 \usb_I.tx_pkt_I.pkt_len
  attribute \hdlname "usb_I tx_pkt_I pkt_pid"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:23.20-23.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire width 4 \usb_I.tx_pkt_I.pkt_pid
  attribute \hdlname "usb_I tx_pkt_I pkt_start"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:20.14-20.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.pkt_start
  attribute \hdlname "usb_I tx_pkt_I rst"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:31.14-31.17|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.rst
  attribute \hdlname "usb_I tx_pkt_I shift_bit"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:60.13-60.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire width 4 \usb_I.tx_pkt_I.shift_bit
  attribute \hdlname "usb_I tx_pkt_I shift_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:62.13-62.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire width 8 \usb_I.tx_pkt_I.shift_data
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:172.18-172.70|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_1_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:172.18-172.70|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_2_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:172.18-172.70|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_3_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_3_D_SB_LUT4_O_I0
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:172.18-172.70|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_4_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:172.18-172.70|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:172.18-172.70|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D_SB_LUT4_O_I0
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3
  attribute \hdlname "usb_I tx_pkt_I shift_data_crc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:63.7-63.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.shift_data_crc
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:176.7-176.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.shift_data_crc_SB_DFFE_Q_E
  attribute \hdlname "usb_I tx_pkt_I shift_do_load"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:66.7-66.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.shift_do_load
  attribute \hdlname "usb_I tx_pkt_I shift_last_bit"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:64.7-64.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.shift_last_bit
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:154.17-154.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
  wire width 4 \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_I3
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:154.17-154.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27"
  wire width 4 \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O
  attribute \force_downto 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:154.17-154.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:29.22-29.23"
  attribute \unused_bits "3"
  wire width 4 \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O_SB_LUT4_O_I1
  attribute \hdlname "usb_I tx_pkt_I shift_last_byte"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:65.7-65.22|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.shift_last_byte
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.tx_pkt_I.shift_last_byte_SB_DFFE_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.tx_pkt_I.shift_last_byte_SB_LUT4_I3_O
  attribute \hdlname "usb_I tx_pkt_I shift_load"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:61.13-61.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire width 8 \usb_I.tx_pkt_I.shift_load
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 3 \usb_I.tx_pkt_I.shift_load_SB_LUT4_O_I3
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.tx_pkt_I.shift_load_SB_LUT4_O_I3_SB_LUT4_O_I0
  attribute \hdlname "usb_I tx_pkt_I shift_new_bit"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:68.7-68.20|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.shift_new_bit
  attribute \hdlname "usb_I tx_pkt_I shift_now"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:67.7-67.16|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3"
  wire \usb_I.tx_pkt_I.shift_now
  attribute \onehot 1
  wire width 6 \usb_I.tx_pkt_I.state
  wire \usb_I.tx_pkt_I.state_SB_DFFR_Q_1_D
  wire \usb_I.tx_pkt_I.state_SB_DFFR_Q_2_D
  wire \usb_I.tx_pkt_I.state_SB_DFFR_Q_3_D
  wire \usb_I.tx_pkt_I.state_SB_DFFR_Q_4_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.tx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O_I0
  wire \usb_I.tx_pkt_I.state_SB_DFFR_Q_D
  attribute \force_downto 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
  wire width 4 \usb_I.tx_pkt_I.state_SB_DFFR_Q_D_SB_LUT4_O_I0
  wire \usb_I.tx_pkt_I.state_SB_DFFS_Q_D
  attribute \hdlname "usb_I txll_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:76.7-76.15"
  wire \usb_I.txll_ack
  attribute \hdlname "usb_I txll_bit"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:74.7-74.15"
  wire \usb_I.txll_bit
  attribute \hdlname "usb_I txll_last"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:75.7-75.16"
  wire \usb_I.txll_last
  attribute \hdlname "usb_I txll_start"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:73.7-73.17"
  wire \usb_I.txll_start
  attribute \hdlname "usb_I txpkt_data"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:83.13-83.23"
  wire width 8 \usb_I.txpkt_data
  attribute \hdlname "usb_I txpkt_data_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:84.7-84.21"
  wire \usb_I.txpkt_data_ack
  attribute \hdlname "usb_I txpkt_done"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:80.7-80.17"
  wire \usb_I.txpkt_done
  attribute \hdlname "usb_I txpkt_len"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:82.13-82.22"
  wire width 10 \usb_I.txpkt_len
  attribute \hdlname "usb_I txpkt_pid"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:81.13-81.22"
  wire width 4 \usb_I.txpkt_pid
  attribute \hdlname "usb_I txpkt_start"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:79.7-79.18"
  wire \usb_I.txpkt_start
  attribute \hdlname "usb_I usb_reset"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:176.7-176.16"
  wire \usb_I.usb_reset
  attribute \hdlname "usb_I usb_suspend"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:175.7-175.18"
  wire \usb_I.usb_suspend
  attribute \hdlname "usb_I wb_ack"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:47.21-47.27"
  wire \usb_I.wb_ack
  attribute \hdlname "usb_I wb_addr"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:42.21-42.28"
  wire width 12 \usb_I.wb_addr
  attribute \hdlname "usb_I wb_cyc"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:46.21-46.27"
  wire \usb_I.wb_cyc
  attribute \hdlname "usb_I wb_rdata"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:43.21-43.29"
  wire width 16 \usb_I.wb_rdata
  attribute \hdlname "usb_I wb_wdata"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:44.21-44.29"
  wire width 16 \usb_I.wb_wdata
  attribute \hdlname "usb_I wb_we"
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:45.21-45.26"
  wire \usb_I.wb_we
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:17.20-17.26"
  wire inout 2 \usb_dn
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:16.20-16.26"
  wire inout 1 \usb_dp
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:18.20-18.26"
  wire output 3 \usb_pu
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:57.14-57.25"
  wire \wb_dbus_ack
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:51.14-51.26"
  wire width 32 \wb_dbus_addr
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:56.14-56.25"
  wire \wb_dbus_cyc
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:52.14-52.27"
  wire width 32 \wb_dbus_rdata
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:54.14-54.25"
  wire width 4 \wb_dbus_sel
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:53.14-53.27"
  wire width 32 \wb_dbus_wdata
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:55.14-55.24"
  wire \wb_dbus_we
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:116.14-116.24"
  wire \wb_eif_ack
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:111.14-111.25"
  wire width 2 \wb_eif_addr
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:115.14-115.24"
  wire \wb_eif_cyc
  wire width 15 \wb_eif_rdata
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:113.14-113.26"
  wire width 32 \wb_eif_wdata
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:114.14-114.23"
  wire \wb_eif_we
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:95.14-95.23"
  wire \wb_ep_ack
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:89.14-89.24"
  wire width 7 \wb_ep_addr
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:94.14-94.23"
  wire \wb_ep_cyc
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:90.14-90.25"
  wire width 32 \wb_ep_rdata
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:91.14-91.25"
  wire width 32 \wb_ep_wdata
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:93.14-93.22"
  wire \wb_ep_we
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:92.14-92.24"
  wire width 4 \wb_ep_wmsk
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:48.14-48.25"
  wire \wb_ibus_ack
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:45.14-45.26"
  wire width 32 \wb_ibus_addr
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:47.14-47.25"
  wire \wb_ibus_cyc
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:46.14-46.27"
  attribute \unused_bits "0 1"
  wire width 32 \wb_ibus_rdata
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:76.14-76.24"
  wire \wb_usb_ack
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:71.14-71.25"
  wire width 12 \wb_usb_addr
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:75.14-75.24"
  wire \wb_usb_cyc
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:72.14-72.26"
  wire width 16 \wb_usb_rdata
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:73.14-73.26"
  wire width 16 \wb_usb_wdata
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:74.14-74.23"
  wire \wb_usb_we
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:114.4-118.38|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.bank_SB_DFFESR_Q
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [31]
    connect \E \cpu_I.bank_SB_DFFESR_Q_E [0]
    connect \Q \cpu_I.bank [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:114.4-118.38|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.bank_SB_DFFESR_Q_1
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [30]
    connect \E \cpu_I.bank_SB_DFFESR_Q_E [0]
    connect \Q \cpu_I.bank [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.bank_SB_DFFESR_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'1111111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \rst
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.bank_SB_DFFESR_Q_E [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:61.4-66.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \cpu_I.cpu.alu.add_cy_r_SB_DFF_Q
    connect \C \clk
    connect \D \cpu_I.cpu.alu.add_cy_r_SB_DFF_Q_D
    connect \Q \cpu_I.cpu.alu.add_cy_r
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.alu.add_cy_r_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111111001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.decode.o_alu_sub
    connect \I2 \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I1_O [2]
    connect \I3 \cpu_I.cpu.alu.i_en
    connect \O \cpu_I.cpu.alu.add_cy_r_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I1
    parameter \LUT_INIT 16'0001011101110001
    connect \I0 \cpu_I.cpu.alu.i_rs1
    connect \I1 \cpu_I.cpu.alu.add_cy_r
    connect \I2 \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I1_I2 [0]
    connect \I3 \cpu_I.cpu.decode.o_alu_sub
    connect \O \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I1_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I1_O_SB_LUT4_O
    parameter \LUT_INIT 16'1001011000000000
    connect \I0 \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I1_I2 [0]
    connect \I1 \cpu_I.cpu.alu.cmp_r_SB_LUT4_I1_O [1]
    connect \I2 \cpu_I.cpu.decode.o_alu_sub
    connect \I3 \cpu_I.cpu.alu.cmp_r_SB_LUT4_I1_O [3]
    connect \O \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I1_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I3
    parameter \LUT_INIT 16'0000111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.alu.i_rs1
    connect \I3 \cpu_I.cpu.alu.add_cy_r
    connect \O \cpu_I.cpu.alu.cmp_r_SB_LUT4_I1_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:330.13-347.28|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_alu.v:61.4-66.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.alu.cmp_r_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.state.i_alu_cmp
    connect \E \cpu_I.cpu.alu.i_en
    connect \Q \cpu_I.cpu.alu.cmp_r
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.alu.cmp_r_SB_LUT4_I1
    parameter \LUT_INIT 16'1111110000000000
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.alu.cmp_r
    connect \I2 \cpu_I.cpu.alu.cmp_r_SB_LUT4_I1_I2 [1]
    connect \I3 \cpu_I.cpu.decode.o_alu_cmp_eq
    connect \O \cpu_I.cpu.alu.cmp_r_SB_LUT4_I1_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.alu.cmp_r_SB_LUT4_I1_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0000000100000000
    connect \I0 \cpu_I.cpu.state.o_cnt [1]
    connect \I1 \cpu_I.cpu.state.o_cnt [2]
    connect \I2 \cpu_I.cpu.state.o_cnt [0]
    connect \I3 \cpu_I.cpu.state.o_cnt_r [0]
    connect \O \cpu_I.cpu.alu.cmp_r_SB_LUT4_I1_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.alu.cmp_r_SB_LUT4_I2
    parameter \LUT_INIT 16'0000000001111111
    connect \I0 \cpu_I.cpu.decode.o_alu_rd_sel [1]
    connect \I1 \cpu_I.cpu.alu.cmp_r_SB_LUT4_I1_I2 [1]
    connect \I2 \cpu_I.cpu.alu.cmp_r
    connect \I3 \cpu_I.cpu.alu.cmp_r_SB_LUT4_I2_I3 [3]
    connect \O \cpu_I.cpu.alu.cmp_r_SB_LUT4_I2_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_O
    parameter \LUT_INIT 16'1100010111111100
    connect \I0 \cpu_I.cpu.decode.o_mem_word
    connect \I1 \cpu_I.cpu.bne_or_bge
    connect \I2 \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I1_I2 [0]
    connect \I3 \cpu_I.cpu.alu.i_rs1
    connect \O \cpu_I.cpu.alu.cmp_r_SB_LUT4_I2_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.alu.cmp_r_SB_LUT4_I2_O_SB_LUT4_O_1
    parameter \LUT_INIT 16'0110100100000000
    connect \I0 \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I1_I2 [0]
    connect \I1 \cpu_I.cpu.alu.cmp_r_SB_LUT4_I1_O [1]
    connect \I2 \cpu_I.cpu.decode.o_alu_sub
    connect \I3 \cpu_I.cpu.decode.o_alu_rd_sel [0]
    connect \O \cpu_I.cpu.alu.cmp_r_SB_LUT4_I2_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.alu.i_en_SB_LUT4_O
    parameter \LUT_INIT 16'1111111111111110
    connect \I0 \cpu_I.cpu.state.o_cnt_r [0]
    connect \I1 \cpu_I.cpu.state.o_cnt_r [1]
    connect \I2 \cpu_I.cpu.state.o_cnt_r [2]
    connect \I3 \cpu_I.cpu.state.o_cnt_r [3]
    connect \O \cpu_I.cpu.alu.i_en
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:125.4-146.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \cpu_I.cpu.alu.i_rs1_SB_DFF_Q
    connect \C \clk
    connect \D \cpu_I.cpu.alu.i_rs1_SB_DFF_Q_D
    connect \Q \cpu_I.cpu.alu.i_rs1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bne_or_bge_SB_DFFE_Q
    connect \C \clk
    connect \D \irom_I.wb_rdata [12]
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.bne_or_bge
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \cpu_I.cpu.bufreg.c_r_SB_DFF_Q
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.c_r_SB_DFF_Q_D
    connect \Q \cpu_I.cpu.bufreg.c_r
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.bufreg.c_r_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1110100000000000
    connect \I0 \cpu_I.cpu.decode.o_bufreg_rs1_en_SB_LUT4_I3_O [0]
    connect \I1 \cpu_I.cpu.decode.o_bufreg_rs1_en_SB_LUT4_I3_O [1]
    connect \I2 \cpu_I.cpu.bufreg.c_r
    connect \I3 \cpu_I.cpu.bufreg.i_en
    connect \O \cpu_I.cpu.bufreg.c_r_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.bufreg.c_r_SB_LUT4_I2
    parameter \LUT_INIT 16'1001011000000000
    connect \I0 \cpu_I.cpu.decode.o_bufreg_rs1_en_SB_LUT4_I3_O [0]
    connect \I1 \cpu_I.cpu.decode.o_bufreg_rs1_en_SB_LUT4_I3_O [1]
    connect \I2 \cpu_I.cpu.bufreg.c_r
    connect \I3 \cpu_I.cpu.decode.o_slt_op_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.bufreg.data_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data_SB_DFFE_Q_D
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [29]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_1
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [29]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [28]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_10
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [20]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_11
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [19]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_12
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [18]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_13
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [17]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_14
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [16]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_15
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [15]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_16
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [14]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_17
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [13]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_18
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [12]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_19
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [11]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_2
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [28]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [27]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_20
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [10]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_21
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [9]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_22
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [8]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_23
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [7]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_24
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [6]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_25
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [5]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_26
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [4]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_27
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [3]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_28
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [2]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_29
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [1]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_3
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [27]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [26]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_4
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [26]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_5
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [25]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [24]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_6
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [24]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [23]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_7
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [23]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_8
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [22]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.data_SB_DFFE_Q_9
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [21]
    connect \E \cpu_I.cpu.bufreg.i_en
    connect \Q \cpu_I.cpu.bufreg.data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.bufreg.data_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111111101000000
    connect \I0 \cpu_I.cpu.decode.o_slt_op_SB_LUT4_I2_O [0]
    connect \I1 \cpu_I.cpu.bufreg.data [29]
    connect \I2 \cpu_I.cpu.decode.o_bufreg_sh_signed
    connect \I3 \cpu_I.cpu.bufreg.data_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]
    connect \O \cpu_I.cpu.bufreg.data_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.bufreg.i_en_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.bufreg.i_en_SB_LUT4_O_I2 [0]
    connect \I3 \cpu_I.cpu.alu.i_en
    connect \O \cpu_I.cpu.bufreg.i_en
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.bufreg.i_en_SB_LUT4_O_I2_SB_LUT4_I1
    parameter \LUT_INIT 16'0011000000000000
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.bufreg.i_en_SB_LUT4_O_I2 [0]
    connect \I2 \cpu_I.cpu.alu.i_en
    connect \I3 \cpu_I.cpu.bufreg.o_lsb [0]
    connect \O \cpu_I.cpu.alu.cmp_r_SB_LUT4_I2_I3 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.bufreg.o_lsb_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.state.i_ctrl_misalign
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.bufreg.o_lsb [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.bufreg.o_lsb_SB_DFFE_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010001000
    connect \I0 \cpu_I.cpu.alu.i_en
    connect \I1 \cpu_I.cpu.decode.o_branch_op
    connect \I2 \cpu_I.cpu.bufreg.o_lsb_SB_DFFE_Q_E_SB_LUT4_O_I2 [2]
    connect \I3 \cpu_I.cpu.decode.o_slt_op_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.bufreg.o_lsb_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.bufreg.o_lsb_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'1111110000000000
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.state.o_cnt_r [1]
    connect \I2 \cpu_I.cpu.state.o_cnt_r [0]
    connect \I3 \cpu_I.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I3_I1_SB_LUT4_O_I2 [0]
    connect \O \cpu_I.cpu.bufreg.o_lsb_SB_DFFE_Q_E_SB_LUT4_O_I2 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3
    parameter \LUT_INIT 16'1110100010001000
    connect \I0 \cpu_I.cpu.state.i_ctrl_misalign
    connect \I1 \cpu_I.cpu.state.o_cnt [2]
    connect \I2 \cpu_I.cpu.state.o_cnt [1]
    connect \I3 \cpu_I.cpu.bufreg.o_lsb [0]
    connect \O \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1
    parameter \LUT_INIT 16'0011000011111111
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O [0]
    connect \I2 \cpu_I.cpu.alu.i_en
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.csr_imm_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.csr_imm_SB_DFFE_Q_D
    connect \E \cpu_I.cpu.csr_imm_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.csr_imm
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.csr_imm_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm19_12_20 [5]
    connect \I2 \irom_I.wb_rdata [15]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.csr_imm_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.csr_imm_SB_LUT4_I1
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.csr_imm
    connect \I2 \irom_I.wb_rdata [14]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_4_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.ctrl.new_pc_SB_LUT4_O
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.signbit_SB_LUT4_I2_O_SB_LUT4_I0_O [1]
    connect \I2 \cpu_I.cpu.ctrl.new_pc_SB_LUT4_O_I2 [0]
    connect \I3 \cpu_I.cpu.state.o_ctrl_jump
    connect \O \cpu_I.cpu.ctrl.new_pc
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.new_pc
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [31]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_1
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [31]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [30]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_10
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [22]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [21]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_11
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [21]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [20]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_12
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [20]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [19]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_13
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [19]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [18]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_14
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [18]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [17]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_15
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [17]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [16]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_16
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [16]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [15]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_17
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [15]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [14]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_18
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [14]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [13]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_19
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [13]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [12]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_2
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [30]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [29]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_20
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [12]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [11]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_21
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [11]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [10]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_22
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [10]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [9]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_23
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [9]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [8]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_24
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [8]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [7]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_25
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [7]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [6]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_26
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [6]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [5]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_27
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [5]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [4]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_28
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [4]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [3]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_29
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [3]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [2]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_3
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [29]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [28]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_30
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [2]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_4
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [28]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [27]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_5
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [27]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [26]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_6
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [26]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [25]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_7
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [25]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [24]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_8
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [24]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [23]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.o_ibus_adr_SB_DFFESR_Q_9
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [23]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.o_ibus_adr [22]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.ctrl.pc_SB_DFFESR_Q
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.o_ibus_adr [1]
    connect \E \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \Q \cpu_I.cpu.ctrl.pc
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \cpu_I.cpu.ctrl.pc_plus_4_cy_r_SB_DFF_Q
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.pc_plus_4_cy_r_SB_DFF_Q_D
    connect \Q \cpu_I.cpu.ctrl.pc_plus_4_cy_r
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I2
    parameter \LUT_INIT 16'1110100000000000
    connect \I0 \cpu_I.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I3_I1 [0]
    connect \I1 \cpu_I.cpu.ctrl.pc
    connect \I2 \cpu_I.cpu.ctrl.pc_plus_4_cy_r
    connect \I3 \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O [3]
    connect \O \cpu_I.cpu.ctrl.pc_plus_4_cy_r_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I3
    parameter \LUT_INIT 16'1100001100111100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I3_I1 [0]
    connect \I2 \cpu_I.cpu.ctrl.pc
    connect \I3 \cpu_I.cpu.ctrl.pc_plus_4_cy_r
    connect \O \cpu_I.cpu.ctrl.new_pc_SB_LUT4_O_I2 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I3_I1_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I3_I1_SB_LUT4_O_I2 [0]
    connect \I3 \cpu_I.cpu.state.o_cnt_r [2]
    connect \O \cpu_I.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I3_I1 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000000011
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.state.o_cnt [1]
    connect \I2 \cpu_I.cpu.state.o_cnt [2]
    connect \I3 \cpu_I.cpu.state.o_cnt [0]
    connect \O \cpu_I.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I3_I1_SB_LUT4_O_I2 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:306.4-328.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_ctrl.v:67.4-78.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \cpu_I.cpu.ctrl.pc_plus_offset_cy_r_SB_DFF_Q
    connect \C \clk
    connect \D \cpu_I.cpu.ctrl.pc_plus_offset_cy_r_SB_DFF_Q_D
    connect \Q \cpu_I.cpu.ctrl.pc_plus_offset_cy_r
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I2
    parameter \LUT_INIT 16'1110100000000000
    connect \I0 \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O [0]
    connect \I1 \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O [1]
    connect \I2 \cpu_I.cpu.ctrl.pc_plus_offset_cy_r
    connect \I3 \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O [3]
    connect \O \cpu_I.cpu.ctrl.pc_plus_offset_cy_r_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I3
    parameter \LUT_INIT 16'0000111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O [1]
    connect \I3 \cpu_I.cpu.ctrl.pc_plus_offset_cy_r
    connect \O \cpu_I.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I3_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_alu_cmp_eq_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000001111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \irom_I.wb_rdata [14]
    connect \I3 \irom_I.wb_rdata [13]
    connect \O \cpu_I.cpu.decode.co_alu_cmp_eq
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_alu_cmp_sig_SB_LUT4_O
    parameter \LUT_INIT 16'0000001111111111
    connect \I0 1'0
    connect \I1 \irom_I.wb_rdata [14]
    connect \I2 \irom_I.wb_rdata [12]
    connect \I3 \irom_I.wb_rdata [13]
    connect \O \cpu_I.cpu.decode.co_alu_cmp_sig
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_alu_rd_sel_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \irom_I.wb_rdata [14]
    connect \I3 \irom_I.wb_rdata [13]
    connect \O \cpu_I.cpu.decode.co_alu_rd_sel [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_alu_rd_sel_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \irom_I.wb_rdata [12]
    connect \I3 \cpu_I.cpu.decode.co_alu_cmp_eq
    connect \O \cpu_I.cpu.decode.co_alu_rd_sel [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_alu_sub_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \irom_I.wb_rdata [12]
    connect \I3 \cpu_I.cpu.decode.co_alu_sub_SB_LUT4_O_I3 [1]
    connect \O \cpu_I.cpu.decode.co_alu_sub
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_alu_sub_SB_LUT4_O_I3_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000000111
    connect \I0 \irom_I.wb_rdata [30]
    connect \I1 \irom_I.wb_rdata [5]
    connect \I2 \irom_I.wb_rdata [13]
    connect \I3 \irom_I.wb_rdata [6]
    connect \O \cpu_I.cpu.decode.co_alu_sub_SB_LUT4_O_I3 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_branch_op_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \irom_I.wb_rdata [4]
    connect \I3 \irom_I.wb_rdata [6]
    connect \O \cpu_I.cpu.decode.co_branch_op
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_bufreg_clr_lsb_SB_LUT4_O
    parameter \LUT_INIT 16'1100001100000000
    connect \I0 1'0
    connect \I1 \irom_I.wb_rdata [2]
    connect \I2 \irom_I.wb_rdata [3]
    connect \I3 \irom_I.wb_rdata [6]
    connect \O \cpu_I.cpu.decode.co_bufreg_clr_lsb
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_bufreg_imm_en_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \irom_I.wb_rdata [4]
    connect \O \cpu_I.cpu.decode.co_bufreg_imm_en
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_bufreg_rs1_en_SB_LUT4_O
    parameter \LUT_INIT 16'0011000011111111
    connect \I0 1'0
    connect \I1 \irom_I.wb_rdata [3]
    connect \I2 \irom_I.wb_rdata [2]
    connect \I3 \irom_I.wb_rdata [6]
    connect \O \cpu_I.cpu.decode.co_bufreg_rs1_en
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_cond_branch_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \irom_I.wb_rdata [2]
    connect \O \cpu_I.cpu.decode.co_cond_branch
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_ctrl_jal_or_jalr_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \irom_I.wb_rdata [2]
    connect \I3 \irom_I.wb_rdata [6]
    connect \O \cpu_I.cpu.decode.co_ctrl_jal_or_jalr
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_ctrl_pc_rel_SB_LUT4_O
    parameter \LUT_INIT 16'1111111100000011
    connect \I0 1'0
    connect \I1 \irom_I.wb_rdata [5]
    connect \I2 \irom_I.wb_rdata [6]
    connect \I3 \cpu_I.cpu.decode.co_ctrl_pc_rel_SB_LUT4_O_I3 [2]
    connect \O \cpu_I.cpu.decode.co_ctrl_pc_rel
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_ctrl_pc_rel_SB_LUT4_O_I3_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000011
    connect \I0 1'0
    connect \I1 \irom_I.wb_rdata [4]
    connect \I2 \irom_I.wb_rdata [2]
    connect \I3 \irom_I.wb_rdata [3]
    connect \O \cpu_I.cpu.decode.co_ctrl_pc_rel_SB_LUT4_O_I3 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_ctrl_utype_SB_LUT4_O
    parameter \LUT_INIT 16'0011000000000000
    connect \I0 1'0
    connect \I1 \irom_I.wb_rdata [6]
    connect \I2 \irom_I.wb_rdata [4]
    connect \I3 \irom_I.wb_rdata [2]
    connect \O \cpu_I.cpu.decode.co_ctrl_utype
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_immdec_ctrl_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000111111
    connect \I0 1'0
    connect \I1 \irom_I.wb_rdata [4]
    connect \I2 \irom_I.wb_rdata [2]
    connect \I3 \irom_I.wb_rdata [3]
    connect \O \cpu_I.cpu.decode.co_immdec_ctrl [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_immdec_ctrl_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \irom_I.wb_rdata [2]
    connect \I3 \irom_I.wb_rdata [6]
    connect \O \cpu_I.cpu.decode.co_immdec_ctrl [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_immdec_ctrl_SB_LUT4_O_2
    parameter \LUT_INIT 16'0000000100000000
    connect \I0 \irom_I.wb_rdata [2]
    connect \I1 \irom_I.wb_rdata [4]
    connect \I2 \irom_I.wb_rdata [3]
    connect \I3 \irom_I.wb_rdata [5]
    connect \O \cpu_I.cpu.decode.co_immdec_ctrl [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_immdec_en_SB_LUT4_O
    parameter \LUT_INIT 16'1111111011111111
    connect \I0 \irom_I.wb_rdata [4]
    connect \I1 \irom_I.wb_rdata [5]
    connect \I2 \irom_I.wb_rdata [6]
    connect \I3 \irom_I.wb_rdata [2]
    connect \O \cpu_I.cpu.decode.co_immdec_en [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_immdec_en_SB_LUT4_O_1
    parameter \LUT_INIT 16'1111100011111111
    connect \I0 \irom_I.wb_rdata [6]
    connect \I1 \irom_I.wb_rdata [4]
    connect \I2 \irom_I.wb_rdata [2]
    connect \I3 \irom_I.wb_rdata [5]
    connect \O \cpu_I.cpu.decode.co_immdec_en [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_immdec_en_SB_LUT4_O_2
    parameter \LUT_INIT 16'1111111110000000
    connect \I0 \irom_I.wb_rdata [6]
    connect \I1 \irom_I.wb_rdata [4]
    connect \I2 \irom_I.wb_rdata [14]
    connect \I3 \cpu_I.cpu.decode.co_immdec_en_SB_LUT4_O_2_I3 [3]
    connect \O \cpu_I.cpu.decode.co_immdec_en [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_immdec_en_SB_LUT4_O_2_I3_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \irom_I.wb_rdata [3]
    connect \I2 \irom_I.wb_rdata [2]
    connect \I3 \irom_I.wb_rdata [4]
    connect \O \cpu_I.cpu.decode.co_immdec_en_SB_LUT4_O_2_I3 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_immdec_en_SB_LUT4_O_3
    parameter \LUT_INIT 16'0000001100001010
    connect \I0 \irom_I.wb_rdata [5]
    connect \I1 \irom_I.wb_rdata [6]
    connect \I2 \irom_I.wb_rdata [4]
    connect \I3 \irom_I.wb_rdata [2]
    connect \O \cpu_I.cpu.decode.co_immdec_en [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_mem_op_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000000011
    connect \I0 1'0
    connect \I1 \irom_I.wb_rdata [2]
    connect \I2 \irom_I.wb_rdata [4]
    connect \I3 \irom_I.wb_rdata [6]
    connect \O \cpu_I.cpu.decode.co_mem_op
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_mem_signed_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \irom_I.wb_rdata [14]
    connect \O \cpu_I.cpu.decode.co_mem_signed
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_rd_alu_en_SB_LUT4_O
    parameter \LUT_INIT 16'0000001100000000
    connect \I0 1'0
    connect \I1 \irom_I.wb_rdata [2]
    connect \I2 \irom_I.wb_rdata [6]
    connect \I3 \irom_I.wb_rdata [4]
    connect \O \cpu_I.cpu.decode.co_rd_alu_en
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_rd_op_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \cpu_I.cpu.decode.co_immdec_en [0]
    connect \O \cpu_I.cpu.decode.co_rd_op
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.co_slt_op_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.decode.co_alu_rd_sel [1]
    connect \I3 \cpu_I.cpu.decode.co_rd_alu_en
    connect \O \cpu_I.cpu.decode.co_slt_op
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_alu_cmp_eq_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_alu_cmp_eq
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_alu_cmp_eq
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_alu_cmp_sig_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_alu_cmp_sig
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_alu_cmp_sig
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_alu_cmp_sig_SB_LUT4_I3
    parameter \LUT_INIT 16'1100001100000000
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I1_I2 [0]
    connect \I2 \cpu_I.cpu.alu.i_rs1
    connect \I3 \cpu_I.cpu.decode.o_alu_cmp_sig
    connect \O \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I1_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_alu_rd_sel_SB_DFFE_Q
    connect \C \clk
    connect \D \irom_I.wb_rdata [14]
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_alu_rd_sel [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_alu_rd_sel_SB_DFFE_Q_1
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_alu_rd_sel [1]
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_alu_rd_sel [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_alu_rd_sel_SB_DFFE_Q_2
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_alu_rd_sel [0]
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_alu_rd_sel [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_alu_sub_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_alu_sub
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_alu_sub
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_branch_op_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_branch_op
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_branch_op
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_bufreg_clr_lsb_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_bufreg_clr_lsb
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_bufreg_clr_lsb
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_bufreg_imm_en_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_bufreg_imm_en
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_bufreg_imm_en
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_bufreg_imm_en_SB_LUT4_I3
    parameter \LUT_INIT 16'0011111100000000
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.decode.o_bufreg_clr_lsb
    connect \I2 \cpu_I.cpu.alu.cmp_r_SB_LUT4_I1_I2 [1]
    connect \I3 \cpu_I.cpu.decode.o_bufreg_imm_en
    connect \O \cpu_I.cpu.decode.o_bufreg_imm_en_SB_LUT4_I3_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_bufreg_rs1_en_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_bufreg_rs1_en
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_bufreg_rs1_en
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_bufreg_rs1_en_SB_LUT4_I3
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.alu.i_rs1
    connect \I3 \cpu_I.cpu.decode.o_bufreg_rs1_en
    connect \O \cpu_I.cpu.decode.o_bufreg_rs1_en_SB_LUT4_I3_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_bufreg_rs1_en_SB_LUT4_I3_O_SB_LUT4_O
    parameter \LUT_INIT 16'1111110000000000
    connect \I0 1'0
    connect \I1 \cpu_I.rf_ram_if.rdata1_SB_LUT4_I2_O [0]
    connect \I2 \cpu_I.rf_ram_if.rdata1_SB_LUT4_I2_O [1]
    connect \I3 \cpu_I.cpu.decode.o_bufreg_imm_en_SB_LUT4_I3_O [2]
    connect \O \cpu_I.cpu.decode.o_bufreg_rs1_en_SB_LUT4_I3_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_bufreg_sh_signed_SB_DFFE_Q
    connect \C \clk
    connect \D \irom_I.wb_rdata [30]
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_bufreg_sh_signed
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_cond_branch_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_cond_branch
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_cond_branch
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_cond_branch_SB_LUT4_I0
    parameter \LUT_INIT 16'0111110100000000
    connect \I0 \cpu_I.cpu.decode.o_cond_branch
    connect \I1 \cpu_I.cpu.state.i_alu_cmp
    connect \I2 \cpu_I.cpu.bne_or_bge
    connect \I3 \cpu_I.cpu.decode.o_cond_branch_SB_LUT4_I0_I3 [3]
    connect \O \cpu_I.cpu.state.o_ctrl_jump_SB_DFFESR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_cond_branch_SB_LUT4_I0_I3_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.state.init_done
    connect \I3 \cpu_I.cpu.decode.o_branch_op
    connect \O \cpu_I.cpu.decode.o_cond_branch_SB_LUT4_I0_I3 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_ctrl_jal_or_jalr_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_ctrl_jal_or_jalr
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_ctrl_jal_or_jalr
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_ctrl_jal_or_jalr_SB_LUT4_I3
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.ctrl.new_pc_SB_LUT4_O_I2 [0]
    connect \I3 \cpu_I.cpu.decode.o_ctrl_jal_or_jalr
    connect \O \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I1_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_ctrl_pc_rel
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_ctrl_pc_rel
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.ctrl.pc
    connect \I3 \cpu_I.cpu.decode.o_ctrl_pc_rel
    connect \O \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2
    parameter \LUT_INIT 16'1111111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O [3]
    connect \I3 \rst
    connect \O \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000001111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I3_O [0]
    connect \I3 \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I3_O [1]
    connect \O \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.decode.o_slt_op_SB_LUT4_I2_O [0]
    connect \I3 \cpu_I.cpu.alu.i_en
    connect \O \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_ctrl_utype_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_ctrl_utype
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_ctrl_utype
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I1
    parameter \LUT_INIT 16'0000000000111111
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.decode.o_ctrl_utype
    connect \I2 \cpu_I.cpu.mem_if.signbit_SB_LUT4_I2_O_SB_LUT4_I0_O [1]
    connect \I3 \cpu_I.cpu.mem_if.signbit_SB_LUT4_I2_O_SB_LUT4_I0_O [2]
    connect \O \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I1_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I1_O_SB_LUT4_O
    parameter \LUT_INIT 16'0000110100000000
    connect \I0 \cpu_I.cpu.decode.o_alu_rd_sel [2]
    connect \I1 \cpu_I.cpu.alu.cmp_r_SB_LUT4_I2_O [1]
    connect \I2 \cpu_I.cpu.alu.cmp_r_SB_LUT4_I2_O [2]
    connect \I3 \cpu_I.cpu.alu.cmp_r_SB_LUT4_I2_O [3]
    connect \O \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I1_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I3
    parameter \LUT_INIT 16'0000000010111111
    connect \I0 \cpu_I.cpu.bufreg.i_en_SB_LUT4_O_I2 [0]
    connect \I1 \cpu_I.cpu.bufreg.o_lsb [0]
    connect \I2 \cpu_I.cpu.alu.i_en
    connect \I3 \cpu_I.cpu.decode.o_ctrl_utype
    connect \O \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I3_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I3_1
    parameter \LUT_INIT 16'1111000100000000
    connect \I0 \cpu_I.rf_ram_if.rdata1_SB_LUT4_I2_O [0]
    connect \I1 \cpu_I.rf_ram_if.rdata1_SB_LUT4_I2_O [1]
    connect \I2 \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I3_1_I2 [2]
    connect \I3 \cpu_I.cpu.decode.o_ctrl_utype
    connect \O \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I3_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I3_1_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000111111
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.state.o_cnt [0]
    connect \I2 \cpu_I.cpu.state.o_cnt [1]
    connect \I3 \cpu_I.cpu.state.o_cnt [2]
    connect \O \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I3_1_I2 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_immdec_ctrl_SB_DFFE_Q
    connect \C \clk
    connect \D \irom_I.wb_rdata [6]
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_immdec_ctrl [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_immdec_ctrl_SB_DFFE_Q_1
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_immdec_ctrl [2]
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_immdec_ctrl [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_immdec_ctrl_SB_DFFE_Q_2
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_immdec_ctrl [1]
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_immdec_ctrl [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_immdec_ctrl_SB_DFFE_Q_3
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_immdec_ctrl [0]
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_immdec_ctrl [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_immdec_en_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_immdec_en [3]
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_immdec_en [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_immdec_en_SB_DFFE_Q_1
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_immdec_en [2]
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_immdec_en [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_immdec_en_SB_DFFE_Q_2
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_immdec_en [1]
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_immdec_en [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_immdec_en_SB_DFFE_Q_3
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_immdec_en [0]
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_immdec_en [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_immdec_en_SB_LUT4_I2
    parameter \LUT_INIT 16'1111111111000000
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.alu.i_en
    connect \I2 \cpu_I.cpu.decode.o_immdec_en [1]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.csr_imm_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_immdec_en_SB_LUT4_I2_1
    parameter \LUT_INIT 16'1111111111000000
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.alu.i_en
    connect \I2 \cpu_I.cpu.decode.o_immdec_en [3]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_immdec_en_SB_LUT4_I2_2
    parameter \LUT_INIT 16'1111111111000000
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.alu.i_en
    connect \I2 \cpu_I.cpu.decode.o_immdec_en [2]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_immdec_en_SB_LUT4_I2_3
    parameter \LUT_INIT 16'1111111111000000
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.alu.i_en
    connect \I2 \cpu_I.cpu.decode.o_immdec_en [0]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_mem_op_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_mem_op
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_mem_op
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_mem_signed_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_mem_signed
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_mem_signed
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_mem_word_SB_DFFE_Q
    connect \C \clk
    connect \D \irom_I.wb_rdata [13]
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_mem_word
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_op_b_source_SB_DFFE_Q
    connect \C \clk
    connect \D \irom_I.wb_rdata [5]
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_op_b_source
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_rd_alu_en_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_rd_alu_en
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_rd_alu_en
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_rd_op_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_rd_op
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_rd_op
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:207.16-259.39|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_decode.v:295.10-338.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.decode.o_slt_op_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.decode.co_slt_op
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.decode.o_slt_op
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_slt_op_SB_LUT4_I0
    parameter \LUT_INIT 16'0000000011110001
    connect \I0 \cpu_I.cpu.decode.o_slt_op
    connect \I1 \cpu_I.cpu.decode.o_mem_op
    connect \I2 \cpu_I.cpu.state.init_done
    connect \I3 \cpu_I.cpu.decode.o_branch_op
    connect \O \cpu_I.cpu.bufreg.i_en_SB_LUT4_O_I2 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.decode.o_slt_op_SB_LUT4_I2
    parameter \LUT_INIT 16'0000000011111110
    connect \I0 \cpu_I.cpu.decode.o_mem_op
    connect \I1 \cpu_I.cpu.decode.o_branch_op
    connect \I2 \cpu_I.cpu.decode.o_slt_op
    connect \I3 \cpu_I.cpu.state.init_done
    connect \O \cpu_I.cpu.decode.o_slt_op_SB_LUT4_I2_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_D
    connect \E \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm11_7 [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_1
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_1_D
    connect \E \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm11_7 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm11_7 [4]
    connect \I2 \irom_I.wb_rdata [10]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_2
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_2_D
    connect \E \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm11_7 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm11_7 [3]
    connect \I2 \irom_I.wb_rdata [9]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_3
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_3_D
    connect \E \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm11_7 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm11_7 [2]
    connect \I2 \irom_I.wb_rdata [8]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_4
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_4_D
    connect \E \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm11_7 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_4_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm11_7 [1]
    connect \I2 \irom_I.wb_rdata [7]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_4_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm30_25 [0]
    connect \I2 \irom_I.wb_rdata [11]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm11_7_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_D
    connect \E \cpu_I.cpu.csr_imm_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm19_12_20 [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_1
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_1_D
    connect \E \cpu_I.cpu.csr_imm_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm19_12_20 [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm19_12_20 [8]
    connect \I2 \irom_I.wb_rdata [18]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_2
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_2_D
    connect \E \cpu_I.cpu.csr_imm_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm19_12_20 [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm19_12_20 [7]
    connect \I2 \irom_I.wb_rdata [17]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_3
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_3_D
    connect \E \cpu_I.cpu.csr_imm_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm19_12_20 [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm19_12_20 [6]
    connect \I2 \irom_I.wb_rdata [16]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_4
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_4_D
    connect \E \cpu_I.cpu.csr_imm_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm19_12_20 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_5
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_5_D
    connect \E \cpu_I.cpu.csr_imm_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm19_12_20 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_5_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm19_12_20 [3]
    connect \I2 \irom_I.wb_rdata [13]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_5_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_6
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_6_D
    connect \E \cpu_I.cpu.csr_imm_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm19_12_20 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_6_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm19_12_20 [2]
    connect \I2 \irom_I.wb_rdata [12]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_6_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_7
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_7_D
    connect \E \cpu_I.cpu.csr_imm_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm19_12_20 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_7_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm19_12_20 [1]
    connect \I2 \irom_I.wb_rdata [20]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_7_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100110000001111
    connect \I0 1'0
    connect \I1 \irom_I.wb_rdata [19]
    connect \I2 \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100110011
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm24_20 [0]
    connect \I2 \cpu_I.cpu.immdec.signbit
    connect \I3 \cpu_I.cpu.decode.o_immdec_ctrl [3]
    connect \O \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_D
    connect \E \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm24_20 [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_1
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_1_D
    connect \E \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm24_20 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm24_20 [4]
    connect \I2 \irom_I.wb_rdata [23]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_2
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_2_D
    connect \E \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm24_20 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm24_20 [3]
    connect \I2 \irom_I.wb_rdata [22]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_3
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_3_D
    connect \E \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm24_20 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm24_20 [2]
    connect \I2 \irom_I.wb_rdata [21]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_4
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_4_D
    connect \E \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm24_20 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_4_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm24_20 [1]
    connect \I2 \irom_I.wb_rdata [20]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_4_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm30_25 [0]
    connect \I2 \irom_I.wb_rdata [24]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm24_20_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_D
    connect \E \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm30_25 [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_1
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_1_D
    connect \E \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm30_25 [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm30_25 [5]
    connect \I2 \irom_I.wb_rdata [29]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_2
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_2_D
    connect \E \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm30_25 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm30_25 [4]
    connect \I2 \irom_I.wb_rdata [28]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_3
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_3_D
    connect \E \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm30_25 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm30_25 [3]
    connect \I2 \irom_I.wb_rdata [27]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_4
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_4_D
    connect \E \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm30_25 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_4_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm30_25 [2]
    connect \I2 \irom_I.wb_rdata [26]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_4_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_5
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_5_D
    connect \E \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm30_25 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_5_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm30_25 [1]
    connect \I2 \irom_I.wb_rdata [25]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_5_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100110000001111
    connect \I0 1'0
    connect \I1 \irom_I.wb_rdata [30]
    connect \I2 \cpu_I.cpu.immdec.imm7_SB_LUT4_I1_O [1]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm30_25_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.imm7_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm7_SB_DFFE_Q_D
    connect \E \cpu_I.cpu.immdec.imm7_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.immdec.imm7
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm7_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.signbit
    connect \I2 \irom_I.wb_rdata [7]
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm7_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm7_SB_DFFE_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'1111111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.alu.i_en
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.cpu.immdec.imm7_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm7_SB_LUT4_I1
    parameter \LUT_INIT 16'0011001111110000
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm7
    connect \I2 \cpu_I.cpu.immdec.imm7_SB_LUT4_I1_I2 [1]
    connect \I3 \cpu_I.cpu.decode.o_immdec_ctrl [2]
    connect \O \cpu_I.cpu.immdec.imm7_SB_LUT4_I1_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.immdec.imm7_SB_LUT4_I1_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0011001100001111
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.signbit
    connect \I2 \cpu_I.cpu.immdec.imm19_12_20 [0]
    connect \I3 \cpu_I.cpu.decode.o_immdec_ctrl [1]
    connect \O \cpu_I.cpu.immdec.imm7_SB_LUT4_I1_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:261.16-279.40|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_immdec.v:40.10-58.13|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.immdec.signbit_SB_DFFE_Q
    connect \C \clk
    connect \D \irom_I.wb_rdata [31]
    connect \E \irom_I.wb_ack
    connect \Q \cpu_I.cpu.immdec.signbit
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [31]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_1
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_1_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [30]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_10
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_10_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [21]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_10_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010001000
    connect \I0 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [10]
    connect \I2 \cpu_I.cpu.mem_if.dat [22]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_10_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_11
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_11_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [20]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_11_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010001000
    connect \I0 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [2]
    connect \I2 \cpu_I.cpu.mem_if.dat [21]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_11_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_12
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_12_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [19]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_12_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010001000
    connect \I0 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [12]
    connect \I2 \cpu_I.cpu.mem_if.dat [20]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_12_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_13
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_13_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [18]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_13_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010001000
    connect \I0 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [4]
    connect \I2 \cpu_I.cpu.mem_if.dat [19]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_13_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_14
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_14_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [17]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_14_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010001000
    connect \I0 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [8]
    connect \I2 \cpu_I.cpu.mem_if.dat [18]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_14_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_15
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_15_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [16]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_15_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010001000
    connect \I0 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [0]
    connect \I2 \cpu_I.cpu.mem_if.dat [17]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_15_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_16
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_16_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [15]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_16_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100110000001111
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [16]
    connect \I2 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_16_D_SB_LUT4_O_I2 [1]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_16_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0111000001110111
    connect \I0 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I1 \epbuf_I.ep_rx_data_lsb [15]
    connect \I2 \usb_I.cr_pu_ena_SB_LUT4_I0_O [2]
    connect \I3 \usb_I.cr_pu_ena_SB_LUT4_I0_O [3]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_16_D_SB_LUT4_O_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [14]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100110000001111
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [15]
    connect \I2 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2 [1]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0001111100000000
    connect \I0 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]
    connect \I1 \usb_I.ep_status_I.s_dout_3 [14]
    connect \I2 \usb_I.cr_pu_ena_SB_LUT4_I0_O [3]
    connect \I3 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [3]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0000111101110111
    connect \I0 \cpu_I.cpu.bufreg.data [9]
    connect \I1 \epbuf_I.ep_rx_data_lsb [14]
    connect \I2 \extif_I.in_bcnt [6]
    connect \I3 \cpu_I.cpu.bufreg.data [10]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000111000000000
    connect \I0 \usb_I.genblk1.evt_cnt [2]
    connect \I1 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]
    connect \I2 \cpu_I.cpu.bufreg.data [0]
    connect \I3 \usb_I.csr_bus_req
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111110
    connect \I0 \usb_I.genblk1.evt_cnt [3]
    connect \I1 \usb_I.genblk1.evt_cnt [0]
    connect \I2 \usb_I.genblk1.evt_cnt [1]
    connect \I3 \cpu_I.cpu.bufreg.data [1]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_18
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_18_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [13]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_18_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000001110111
    connect \I0 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_18_D_SB_LUT4_O_I0 [0]
    connect \I1 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_18_D_SB_LUT4_O_I0 [1]
    connect \I2 \cpu_I.cpu.mem_if.dat [14]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_18_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0000011111111111
    connect \I0 \usb_I.trans_I.cel_state_i_SB_LUT4_I0_O [0]
    connect \I1 \usb_I.csr_bus_req
    connect \I2 \usb_I.ep_status_I.s_dout_3 [13]
    connect \I3 \usb_I.cr_pu_ena_SB_LUT4_I0_O [3]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_18_D_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000111101110111
    connect \I0 \cpu_I.cpu.bufreg.data [9]
    connect \I1 \epbuf_I.ep_rx_data_lsb [13]
    connect \I2 \extif_I.in_bcnt [5]
    connect \I3 \cpu_I.cpu.bufreg.data [10]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_18_D_SB_LUT4_O_I0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_19
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_19_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [12]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_19_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000001110111
    connect \I0 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_19_D_SB_LUT4_O_I0 [0]
    connect \I1 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_19_D_SB_LUT4_O_I0 [1]
    connect \I2 \cpu_I.cpu.mem_if.dat [13]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_19_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0000011111111111
    connect \I0 \usb_I.cr_cel_ena_SB_LUT4_I0_O [0]
    connect \I1 \usb_I.csr_bus_req
    connect \I2 \usb_I.ep_status_I.s_dout_3 [12]
    connect \I3 \usb_I.cr_pu_ena_SB_LUT4_I0_O [3]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_19_D_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000111101110111
    connect \I0 \cpu_I.cpu.bufreg.data [9]
    connect \I1 \epbuf_I.ep_rx_data_lsb [12]
    connect \I2 \extif_I.in_bcnt [4]
    connect \I3 \cpu_I.cpu.bufreg.data [10]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_19_D_SB_LUT4_O_I0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010001000
    connect \I0 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [7]
    connect \I2 \cpu_I.cpu.mem_if.dat [31]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_2
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_2_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [29]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_20
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_20_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [11]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_20_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010111011
    connect \I0 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_20_D_SB_LUT4_O_I0 [0]
    connect \I1 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_20_D_SB_LUT4_O_I0 [1]
    connect \I2 \cpu_I.cpu.mem_if.dat [12]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_20_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0000111101110111
    connect \I0 \cpu_I.cpu.bufreg.data [9]
    connect \I1 \epbuf_I.ep_rx_data_lsb [11]
    connect \I2 \extif_I.in_bcnt [3]
    connect \I3 \cpu_I.cpu.bufreg.data [10]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_20_D_SB_LUT4_O_I0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_1
    parameter \LUT_INIT 16'1111010000000000
    connect \I0 \usb_I.timeout_suspend [19]
    connect \I1 \usb_I.csr_bus_req_SB_LUT4_I3_O [1]
    connect \I2 \usb_I.ep_status_I.s_dout_3 [11]
    connect \I3 \usb_I.cr_pu_ena_SB_LUT4_I0_O [3]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_20_D_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_21
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_21_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [10]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_21_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010111011
    connect \I0 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_21_D_SB_LUT4_O_I0 [0]
    connect \I1 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_21_D_SB_LUT4_O_I0 [1]
    connect \I2 \cpu_I.cpu.mem_if.dat [11]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_21_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0000111101110111
    connect \I0 \cpu_I.cpu.bufreg.data [9]
    connect \I1 \epbuf_I.ep_rx_data_lsb [10]
    connect \I2 \extif_I.in_bcnt [2]
    connect \I3 \cpu_I.cpu.bufreg.data [10]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_21_D_SB_LUT4_O_I0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_1
    parameter \LUT_INIT 16'1111010000000000
    connect \I0 \usb_I.timeout_reset [19]
    connect \I1 \usb_I.csr_bus_req_SB_LUT4_I3_O [1]
    connect \I2 \usb_I.ep_status_I.s_dout_3 [10]
    connect \I3 \usb_I.cr_pu_ena_SB_LUT4_I0_O [3]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_21_D_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_22
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_22_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_22_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010111011
    connect \I0 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_22_D_SB_LUT4_O_I0 [0]
    connect \I1 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_22_D_SB_LUT4_O_I0 [1]
    connect \I2 \cpu_I.cpu.mem_if.dat [10]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_22_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0000111101110111
    connect \I0 \cpu_I.cpu.bufreg.data [9]
    connect \I1 \epbuf_I.ep_rx_data_lsb [9]
    connect \I2 \extif_I.in_bcnt [1]
    connect \I3 \cpu_I.cpu.bufreg.data [10]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_22_D_SB_LUT4_O_I0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_23
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_23_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_23_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010111011
    connect \I0 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_23_D_SB_LUT4_O_I0 [0]
    connect \I1 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_23_D_SB_LUT4_O_I0 [1]
    connect \I2 \cpu_I.cpu.mem_if.dat [9]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_23_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0000111101110111
    connect \I0 \cpu_I.cpu.bufreg.data [9]
    connect \I1 \epbuf_I.ep_rx_data_lsb [8]
    connect \I2 \extif_I.in_bcnt [0]
    connect \I3 \cpu_I.cpu.bufreg.data [10]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_23_D_SB_LUT4_O_I0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_24
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_24_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_24_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010111011
    connect \I0 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_24_D_SB_LUT4_O_I0 [0]
    connect \I1 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_24_D_SB_LUT4_O_I0 [1]
    connect \I2 \cpu_I.cpu.mem_if.dat [8]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_24_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0000111101110111
    connect \I0 \cpu_I.cpu.bufreg.data [9]
    connect \I1 \epbuf_I.ep_rx_data_lsb [7]
    connect \I2 \extif_I.out_filled
    connect \I3 \cpu_I.cpu.bufreg.data [10]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_24_D_SB_LUT4_O_I0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_25
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_25_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_25_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100110000001111
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [7]
    connect \I2 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_25_D_SB_LUT4_O_I2 [1]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_25_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000111111
    connect \I0 1'0
    connect \I1 \epbuf_I.ep_rx_data_lsb [6]
    connect \I2 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I3 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_25_D_SB_LUT4_O_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O
    parameter \LUT_INIT 16'1111100000000000
    connect \I0 \usb_I.csr_bus_req_SB_LUT4_I3_O [1]
    connect \I1 \usb_I.cr_addr [6]
    connect \I2 \usb_I.ep_status_I.s_dout_3 [6]
    connect \I3 \usb_I.cr_pu_ena_SB_LUT4_I0_O [3]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_26
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_26_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_26_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010111011
    connect \I0 \in_flush_time_SB_LUT4_I2_O [0]
    connect \I1 \in_flush_time_SB_LUT4_I2_O [1]
    connect \I2 \cpu_I.cpu.mem_if.o_sh_done_r
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_26_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_27
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_27_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_27_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100110000001111
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [4]
    connect \I2 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_27_D_SB_LUT4_O_I2 [1]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_27_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000111111
    connect \I0 1'0
    connect \I1 \epbuf_I.ep_rx_data_lsb [3]
    connect \I2 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I3 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_27_D_SB_LUT4_O_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O
    parameter \LUT_INIT 16'1111100000000000
    connect \I0 \usb_I.csr_bus_req_SB_LUT4_I3_O [1]
    connect \I1 \usb_I.cr_addr [3]
    connect \I2 \usb_I.ep_status_I.s_dout_3 [3]
    connect \I3 \usb_I.cr_pu_ena_SB_LUT4_I0_O [3]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_28
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_28_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_28_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100110000001111
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [3]
    connect \I2 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_28_D_SB_LUT4_O_I2 [1]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_28_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000111111
    connect \I0 1'0
    connect \I1 \epbuf_I.ep_rx_data_lsb [2]
    connect \I2 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I3 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_28_D_SB_LUT4_O_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O
    parameter \LUT_INIT 16'1111100000000000
    connect \I0 \usb_I.csr_bus_req_SB_LUT4_I3_O [1]
    connect \I1 \usb_I.cr_addr [2]
    connect \I2 \usb_I.ep_status_I.s_dout_3 [2]
    connect \I3 \usb_I.cr_pu_ena_SB_LUT4_I0_O [3]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_29
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_29_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_29_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100110000001111
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [2]
    connect \I2 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [1]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_29_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000111111
    connect \I0 1'0
    connect \I1 \epbuf_I.ep_rx_data_lsb [1]
    connect \I2 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I3 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O
    parameter \LUT_INIT 16'1111100000000000
    connect \I0 \usb_I.csr_bus_req_SB_LUT4_I3_O [1]
    connect \I1 \usb_I.cr_addr [1]
    connect \I2 \usb_I.ep_status_I.s_dout_3 [1]
    connect \I3 \usb_I.cr_pu_ena_SB_LUT4_I0_O [3]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010001000
    connect \I0 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [11]
    connect \I2 \cpu_I.cpu.mem_if.dat [30]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_3
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_3_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [28]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_30
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_30_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_30_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010111011
    connect \I0 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_30_D_SB_LUT4_O_I0 [0]
    connect \I1 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_30_D_SB_LUT4_O_I0 [1]
    connect \I2 \cpu_I.cpu.mem_if.dat [1]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_30_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'1111100000000000
    connect \I0 \usb_I.csr_bus_req_SB_LUT4_I3_O [1]
    connect \I1 \usb_I.cr_addr [0]
    connect \I2 \usb_I.ep_status_I.s_dout_3 [0]
    connect \I3 \usb_I.cr_pu_ena_SB_LUT4_I0_O [3]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_30_D_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010001000
    connect \I0 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [3]
    connect \I2 \cpu_I.cpu.mem_if.dat [29]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_4
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_4_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [27]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_4_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010001000
    connect \I0 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [13]
    connect \I2 \cpu_I.cpu.mem_if.dat [28]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_4_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_5
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_5_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [26]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_5_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010001000
    connect \I0 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [5]
    connect \I2 \cpu_I.cpu.mem_if.dat [27]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_5_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_6
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_6_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [25]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_6_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010001000
    connect \I0 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [9]
    connect \I2 \cpu_I.cpu.mem_if.dat [26]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_6_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_7
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_7_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [24]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_7_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010001000
    connect \I0 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [1]
    connect \I2 \cpu_I.cpu.mem_if.dat [25]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_7_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_8
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_8_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [23]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_8_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010001000
    connect \I0 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [14]
    connect \I2 \cpu_I.cpu.mem_if.dat [24]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_8_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_9
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_9_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.dat [22]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_9_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010001000
    connect \I0 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [6]
    connect \I2 \cpu_I.cpu.mem_if.dat [23]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_9_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111110001000
    connect \I0 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [15]
    connect \I2 \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I1_I2 [0]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_cur_SB_LUT4_O
    parameter \LUT_INIT 16'1111110000001010
    connect \I0 \cpu_I.cpu.mem_if.dat [0]
    connect \I1 \cpu_I.cpu.mem_if.dat [8]
    connect \I2 \cpu_I.cpu.state.i_ctrl_misalign
    connect \I3 \cpu_I.cpu.mem_if.dat_cur_SB_LUT4_O_I3 [3]
    connect \O \cpu_I.cpu.mem_if.dat_cur
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_cur_SB_LUT4_O_I3_SB_LUT4_O
    parameter \LUT_INIT 16'1100111110100000
    connect \I0 \cpu_I.cpu.mem_if.dat [16]
    connect \I1 \cpu_I.cpu.mem_if.dat [24]
    connect \I2 \cpu_I.cpu.state.i_ctrl_misalign
    connect \I3 \cpu_I.cpu.bufreg.o_lsb [0]
    connect \O \cpu_I.cpu.mem_if.dat_cur_SB_LUT4_O_I3 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.dat_valid_SB_LUT4_O
    parameter \LUT_INIT 16'1111111100001011
    connect \I0 \cpu_I.cpu.bne_or_bge
    connect \I1 \cpu_I.cpu.state.o_cnt [1]
    connect \I2 \cpu_I.cpu.state.o_cnt [2]
    connect \I3 \cpu_I.cpu.decode.o_mem_word
    connect \O \cpu_I.cpu.mem_if.dat_valid
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.o_sh_done_r_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.o_sh_done_r_SB_DFFE_Q_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O_SB_LUT4_I1_O
    connect \Q \cpu_I.cpu.mem_if.o_sh_done_r
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.o_sh_done_r
    connect \I2 \cpu_I.cpu.mem_if.dat [21]
    connect \I3 \epbuf_I.b_ack
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \in_data [5]
    connect \I2 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O [1]
    connect \I3 \extif_I.active
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \in_data [7]
    connect \I2 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]
    connect \I3 \extif_I.active
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [15]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \in_data [6]
    connect \I2 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [1]
    connect \I3 \extif_I.active
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [14]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_10
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \in_data [4]
    connect \I2 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2 [1]
    connect \I3 \extif_I.active
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [4]
    connect \I2 \cpu_I.cpu.mem_if.dat [20]
    connect \I3 \epbuf_I.b_ack
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_11
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \in_data [3]
    connect \I2 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2 [1]
    connect \I3 \extif_I.active
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [3]
    connect \I2 \cpu_I.cpu.mem_if.dat [19]
    connect \I3 \epbuf_I.b_ack
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_12
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \in_data [2]
    connect \I2 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2 [1]
    connect \I3 \extif_I.active
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [2]
    connect \I2 \cpu_I.cpu.mem_if.dat [18]
    connect \I3 \epbuf_I.b_ack
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_13
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \in_data [1]
    connect \I2 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2 [1]
    connect \I3 \extif_I.active
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [1]
    connect \I2 \cpu_I.cpu.mem_if.dat [17]
    connect \I3 \epbuf_I.b_ack
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_14
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \in_data [0]
    connect \I2 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2 [1]
    connect \I3 \extif_I.active
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [0]
    connect \I2 \cpu_I.cpu.mem_if.dat [16]
    connect \I3 \epbuf_I.b_ack
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [14]
    connect \I2 \cpu_I.cpu.mem_if.dat [30]
    connect \I3 \epbuf_I.b_ack
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \in_data [5]
    connect \I2 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [1]
    connect \I3 \extif_I.active
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [13]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [13]
    connect \I2 \cpu_I.cpu.mem_if.dat [29]
    connect \I3 \epbuf_I.b_ack
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \in_data [4]
    connect \I2 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2 [1]
    connect \I3 \extif_I.active
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [12]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [12]
    connect \I2 \cpu_I.cpu.mem_if.dat [28]
    connect \I3 \epbuf_I.b_ack
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \in_data [3]
    connect \I2 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [1]
    connect \I3 \extif_I.active
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [11]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [11]
    connect \I2 \cpu_I.cpu.mem_if.dat [27]
    connect \I3 \epbuf_I.b_ack
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_5
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \in_data [2]
    connect \I2 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [1]
    connect \I3 \extif_I.active
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [10]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [10]
    connect \I2 \cpu_I.cpu.mem_if.dat [26]
    connect \I3 \epbuf_I.b_ack
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_6
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \in_data [1]
    connect \I2 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 [1]
    connect \I3 \extif_I.active
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [9]
    connect \I2 \cpu_I.cpu.mem_if.dat [25]
    connect \I3 \epbuf_I.b_ack
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_7
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \in_data [0]
    connect \I2 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2 [1]
    connect \I3 \extif_I.active
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [8]
    connect \I2 \cpu_I.cpu.mem_if.dat [24]
    connect \I3 \epbuf_I.b_ack
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_8
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \in_data [7]
    connect \I2 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2 [1]
    connect \I3 \extif_I.active
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [7]
    connect \I2 \cpu_I.cpu.mem_if.dat [23]
    connect \I3 \epbuf_I.b_ack
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_9
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \in_data [6]
    connect \I2 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2 [1]
    connect \I3 \extif_I.active
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [6]
    connect \I2 \cpu_I.cpu.mem_if.dat [22]
    connect \I3 \epbuf_I.b_ack
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [15]
    connect \I2 \cpu_I.cpu.mem_if.dat [31]
    connect \I3 \epbuf_I.b_ack
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:399.4-424.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_mem_if.v:93.4-100.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.mem_if.signbit_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat_cur
    connect \E \cpu_I.cpu.mem_if.dat_valid
    connect \Q \cpu_I.cpu.mem_if.signbit
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.signbit_SB_LUT4_I2
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.mem_if.signbit
    connect \I3 \cpu_I.cpu.decode.o_mem_signed
    connect \O \cpu_I.cpu.mem_if.signbit_SB_LUT4_I2_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.signbit_SB_LUT4_I2_O_SB_LUT4_I0
    parameter \LUT_INIT 16'1100101000000000
    connect \I0 \cpu_I.cpu.mem_if.signbit_SB_LUT4_I2_O [0]
    connect \I1 \cpu_I.cpu.mem_if.dat_cur
    connect \I2 \cpu_I.cpu.mem_if.dat_valid
    connect \I3 \cpu_I.cpu.decode.o_mem_op
    connect \O \cpu_I.cpu.mem_if.signbit_SB_LUT4_I2_O_SB_LUT4_I0_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.mem_if.signbit_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O
    parameter \LUT_INIT 16'0000111000000001
    connect \I0 \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I3_O [0]
    connect \I1 \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I3_O [1]
    connect \I2 \cpu_I.cpu.alu.cmp_r_SB_LUT4_I1_I2 [1]
    connect \I3 \cpu_I.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I3_O [3]
    connect \O \cpu_I.cpu.mem_if.signbit_SB_LUT4_I2_O_SB_LUT4_I0_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.state.i_alu_cmp_SB_LUT4_O
    parameter \LUT_INIT 16'1010101110111010
    connect \I0 \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I1_O [0]
    connect \I1 \cpu_I.cpu.decode.o_alu_cmp_eq
    connect \I2 \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I1_O [2]
    connect \I3 \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I1_O [3]
    connect \O \cpu_I.cpu.state.i_alu_cmp
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:281.16-300.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_bufreg.v:30.4-40.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.state.i_ctrl_misalign_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.state.i_ctrl_misalign_SB_DFFE_Q_D
    connect \E \cpu_I.cpu.bufreg.o_lsb_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.state.i_ctrl_misalign
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.state.i_ctrl_misalign_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111111100110000
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.decode.o_slt_op_SB_LUT4_I2_O [0]
    connect \I2 \cpu_I.cpu.bufreg.data [0]
    connect \I3 \cpu_I.cpu.bufreg.data_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]
    connect \O \cpu_I.cpu.state.i_ctrl_misalign_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:112.4-166.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.cpu.state.ibus_cyc_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O_SB_LUT4_I2_O
    connect \E \cpu_I.cpu.state.ibus_cyc_SB_DFFE_Q_E
    connect \Q \cpu_I.cpu.state.ibus_cyc
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.state.ibus_cyc_SB_DFFE_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'1111111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.bank_SB_DFFESR_Q_E [0]
    connect \I3 \cpu_I.cpu.state.o_cnt_done
    connect \O \cpu_I.cpu.state.ibus_cyc_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.state.ibus_cyc_SB_LUT4_I3
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.bank_SB_DFFESR_Q_E [0]
    connect \I3 \cpu_I.cpu.state.ibus_cyc
    connect \O \irom_I.wb_ack_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:112.4-166.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.state.init_done_SB_DFFESR_Q
    connect \C \clk
    connect \D \cpu_I.cpu.decode.o_slt_op_SB_LUT4_I2_O [0]
    connect \E \cpu_I.cpu.state.init_done_SB_DFFESR_Q_E
    connect \Q \cpu_I.cpu.state.init_done
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.state.init_done_SB_DFFESR_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'1111111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.state.o_cnt_done
    connect \I3 \rst
    connect \O \cpu_I.cpu.state.init_done_SB_DFFESR_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.state.init_done_SB_LUT4_I3
    parameter \LUT_INIT 16'0011000000000000
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.alu.i_en
    connect \I2 \cpu_I.cpu.decode.o_mem_op
    connect \I3 \cpu_I.cpu.state.init_done
    connect \O \extif_I.b_ack_SB_LUT4_I1_I2 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:112.4-166.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q
    connect \C \clk
    connect \D \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q_D [2]
    connect \Q \cpu_I.cpu.state.o_cnt [2]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:112.4-166.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q_1
    connect \C \clk
    connect \D \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q_D [1]
    connect \Q \cpu_I.cpu.state.o_cnt [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:112.4-166.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q_2
    connect \C \clk
    connect \D \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q_D [0]
    connect \Q \cpu_I.cpu.state.o_cnt [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:156.16-156.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.state.o_cnt [2]
    connect \I3 \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [2]
    connect \O \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q_D [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:156.16-156.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q_D_SB_LUT4_O_1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.state.o_cnt [1]
    connect \I3 \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1]
    connect \O \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q_D [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:156.16-156.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q_D_SB_LUT4_O_2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.state.o_cnt_r [3]
    connect \I2 \cpu_I.cpu.state.o_cnt [0]
    connect \I3 1'0
    connect \O \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q_D [0]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:156.16-156.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO
    connect \CI \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1]
    connect \CO \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [2]
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.state.o_cnt [1]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:156.16-156.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1
    connect \CI 1'0
    connect \CO \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1]
    connect \I0 \cpu_I.cpu.state.o_cnt_r [3]
    connect \I1 \cpu_I.cpu.state.o_cnt [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:112.4-166.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \cpu_I.cpu.state.o_cnt_done_SB_DFF_Q
    connect \C \clk
    connect \D \cpu_I.cpu.state.o_cnt_done_SB_DFF_Q_D
    connect \Q \cpu_I.cpu.state.o_cnt_done
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.cpu.state.o_cnt_done_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000000000000000
    connect \I0 \cpu_I.cpu.state.o_cnt_r [2]
    connect \I1 \cpu_I.cpu.state.o_cnt [1]
    connect \I2 \cpu_I.cpu.state.o_cnt [2]
    connect \I3 \cpu_I.cpu.state.o_cnt [0]
    connect \O \cpu_I.cpu.state.o_cnt_done_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:112.4-166.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cpu_I.cpu.state.o_cnt_r_SB_DFFSR_Q
    connect \C \clk
    connect \D \cpu_I.cpu.state.o_cnt_r [2]
    connect \Q \cpu_I.cpu.state.o_cnt_r [3]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:112.4-166.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cpu_I.cpu.state.o_cnt_r_SB_DFFSR_Q_1
    connect \C \clk
    connect \D \cpu_I.cpu.state.o_cnt_r [1]
    connect \Q \cpu_I.cpu.state.o_cnt_r [2]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:112.4-166.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cpu_I.cpu.state.o_cnt_r_SB_DFFSR_Q_2
    connect \C \clk
    connect \D \cpu_I.cpu.state.o_cnt_r [0]
    connect \Q \cpu_I.cpu.state.o_cnt_r [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:112.4-166.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cpu_I.cpu.state.o_cnt_r_SB_DFFSR_Q_3
    connect \C \clk
    connect \D \cpu_I.cpu.state.o_cnt_r_SB_DFFSR_Q_3_D
    connect \Q \cpu_I.cpu.state.o_cnt_r [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:112.4-166.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \cpu_I.cpu.state.o_ctrl_jump_SB_DFFESR_Q
    connect \C \clk
    connect \D \cpu_I.cpu.state.o_ctrl_jump_SB_DFFESR_Q_D
    connect \E \cpu_I.cpu.state.init_done_SB_DFFESR_Q_E
    connect \Q \cpu_I.cpu.state.o_ctrl_jump
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_top.v:160.4-205.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_state.v:112.4-166.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:136.4-189.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \cpu_I.cpu.state.stage_two_req_SB_DFF_Q
    connect \C \clk
    connect \D \cpu_I.cpu.state.stage_two_req_SB_DFF_Q_D
    connect \Q \cpu_I.cpu.state.stage_two_req
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.cpu.state.stage_two_req_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.decode.o_slt_op_SB_LUT4_I2_O [0]
    connect \I3 \cpu_I.cpu.state.o_cnt_done
    connect \O \cpu_I.cpu.state.stage_two_req_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.cpu.state.stage_two_req_SB_LUT4_I3
    parameter \LUT_INIT 16'1111110000000000
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.decode.o_slt_op
    connect \I2 \cpu_I.cpu.decode.o_branch_op
    connect \I3 \cpu_I.cpu.state.stage_two_req
    connect \O \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.rf_ram.m_raddr_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.rf_ram.m_raddr_SB_LUT4_O_I2 [0]
    connect \I3 \cpu_I.bank [1]
    connect \O \cpu_I.rf_ram.m_raddr [10]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.rf_ram.m_raddr_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.rf_ram.m_raddr_SB_LUT4_O_I2 [0]
    connect \I3 \cpu_I.bank [0]
    connect \O \cpu_I.rf_ram.m_raddr [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.rf_ram.m_raddr_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000001111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.rf_ram_if.rreg [3]
    connect \I3 \cpu_I.rf_ram_if.rreg [4]
    connect \O \cpu_I.rf_ram.m_raddr_SB_LUT4_O_I2 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.rf_ram.m_waddr_SB_LUT4_O
    parameter \LUT_INIT 16'1111110000000000
    connect \I0 1'0
    connect \I1 \cpu_I.waddr_r [8]
    connect \I2 \cpu_I.waddr_r [7]
    connect \I3 \cpu_I.bank [1]
    connect \O \cpu_I.rf_ram.m_waddr [10]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.rf_ram.m_waddr_SB_LUT4_O_1
    parameter \LUT_INIT 16'1111110000000000
    connect \I0 1'0
    connect \I1 \cpu_I.waddr_r [8]
    connect \I2 \cpu_I.waddr_r [7]
    connect \I3 \cpu_I.bank [0]
    connect \O \cpu_I.rf_ram.m_waddr [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:311.439-311.644|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:54.7-66.6"
  cell \SB_RAM40_4K \cpu_I.rf_ram.memory.0.0.0
    parameter \INIT_0 256'x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000
    parameter \INIT_1 256'x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000
    parameter \INIT_2 256'x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000
    parameter \INIT_3 256'x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000
    parameter \INIT_4 256'x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000
    parameter \INIT_5 256'x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000
    parameter \INIT_6 256'x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000
    parameter \INIT_7 256'x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000x0000000
    parameter \INIT_8 256'xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000
    parameter \INIT_9 256'xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000
    parameter \INIT_A 256'xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000
    parameter \INIT_B 256'xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000
    parameter \INIT_C 256'xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000
    parameter \INIT_D 256'xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000
    parameter \INIT_E 256'xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000010xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000
    parameter \INIT_F 256'xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000xx000000
    parameter \READ_MODE 2'11
    parameter \WRITE_MODE 2'11
    connect \MASK 16'xxxxxxxxxxxxxxxx
    connect \RADDR { \cpu_I.rf_ram.m_raddr [10:9] \cpu_I.rf_ram_if.rreg \cpu_I.rf_ram_if.rcnt [4:1] }
    connect \RCLK \clk
    connect \RCLKE 1'1
    connect \RDATA { \cpu_I.rf_ram.memory.0.0.0_RDATA [15:12] \cpu_I.rf_ram.o_rdata [1] \cpu_I.rf_ram.memory.0.0.0_RDATA [10:4] \cpu_I.rf_ram.o_rdata [0] \cpu_I.rf_ram.memory.0.0.0_RDATA [2:0] }
    connect \RE 1'1
    connect \WADDR { \cpu_I.rf_ram.m_waddr [10:9] \cpu_I.waddr_r }
    connect \WCLK \clk
    connect \WCLKE \cpu_I.wen_r
    connect \WDATA { 4'xxxx \cpu_I.rf_ram_if.wdata0_r 7'xxxxxxx \cpu_I.wdata_r [0] 3'xxx }
    connect \WE 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.i_wdata0_SB_LUT4_O
    parameter \LUT_INIT 16'1111001011111111
    connect \I0 \cpu_I.cpu.decode.o_rd_alu_en
    connect \I1 \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I1_O [1]
    connect \I2 \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I1_O [2]
    connect \I3 \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I1_O [3]
    connect \O \cpu_I.rf_ram_if.i_wdata0
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.i_wen0_SB_LUT4_O
    parameter \LUT_INIT 16'1011000000000000
    connect \I0 \cpu_I.cpu.immdec.imm11_7 [3]
    connect \I1 \cpu_I.rf_ram_if.i_wen0_SB_LUT4_O_I1 [1]
    connect \I2 \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O [3]
    connect \I3 \cpu_I.cpu.decode.o_rd_op
    connect \O \cpu_I.rf_ram_if.i_wen0
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.i_wen0_SB_LUT4_O_I1_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000000001
    connect \I0 \cpu_I.cpu.immdec.imm11_7 [1]
    connect \I1 \cpu_I.cpu.immdec.imm11_7 [2]
    connect \I2 \cpu_I.cpu.immdec.imm11_7 [4]
    connect \I3 \cpu_I.cpu.immdec.imm11_7 [0]
    connect \O \cpu_I.rf_ram_if.i_wen0_SB_LUT4_O_I1 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.i_wreq_SB_LUT4_I2
    parameter \LUT_INIT 16'1111111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.rf_ram_if.i_wreq
    connect \I3 \irom_I.wb_ack
    connect \O \cpu_I.rf_ram_if.i_wreq_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.i_wreq_SB_LUT4_O
    parameter \LUT_INIT 16'1111111100110000
    connect \I0 1'0
    connect \I1 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \I2 \cpu_I.cpu.decode.o_mem_op
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [2]
    connect \O \cpu_I.rf_ram_if.i_wreq
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:125.4-146.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q
    connect \C \clk
    connect \D \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D [4]
    connect \Q \cpu_I.rf_ram_if.rcnt [4]
    connect \R \cpu_I.rf_ram_if.i_wreq_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:125.4-146.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_1
    connect \C \clk
    connect \D \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D [3]
    connect \Q \cpu_I.rf_ram_if.rcnt [3]
    connect \R \cpu_I.rf_ram_if.i_wreq_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:125.4-146.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_2
    connect \C \clk
    connect \D \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D [2]
    connect \Q \cpu_I.rf_ram_if.rcnt [2]
    connect \R \cpu_I.rf_ram_if.i_wreq_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:127.15-127.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.rf_ram_if.rcnt [4]
    connect \I3 \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [4]
    connect \O \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:127.15-127.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D_SB_LUT4_O_1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.rf_ram_if.rcnt [3]
    connect \I3 \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [3]
    connect \O \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:127.15-127.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D_SB_LUT4_O_2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.rf_ram_if.rcnt [2]
    connect \I3 \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [2]
    connect \O \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D [2]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:127.15-127.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO
    connect \CI \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [3]
    connect \CO \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [4]
    connect \I0 1'0
    connect \I1 \cpu_I.rf_ram_if.rcnt [3]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:127.15-127.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1
    connect \CI \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [2]
    connect \CO \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [3]
    connect \I0 1'0
    connect \I1 \cpu_I.rf_ram_if.rcnt [2]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:127.15-127.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2
    connect \CI \cpu_I.rf_ram_if.wtrig0
    connect \CO \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [2]
    connect \I0 1'0
    connect \I1 \cpu_I.rf_ram_if.rcnt [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:125.4-146.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
  cell \SB_DFFSS \cpu_I.rf_ram_if.rcnt_SB_DFFSS_Q
    connect \C \clk
    connect \D \cpu_I.rf_ram_if.rcnt_SB_DFFSS_Q_D
    connect \Q \cpu_I.rf_ram_if.rcnt [1]
    connect \S \cpu_I.rf_ram_if.i_wreq
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:127.15-127.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.rcnt_SB_DFFSS_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000010101010000
    connect \I0 \irom_I.wb_ack
    connect \I1 1'0
    connect \I2 \cpu_I.rf_ram_if.rcnt [1]
    connect \I3 \cpu_I.rf_ram_if.wtrig0
    connect \O \cpu_I.rf_ram_if.rcnt_SB_DFFSS_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:125.4-146.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cpu_I.rf_ram_if.rdata0_SB_DFFSR_Q
    connect \C \clk
    connect \D \cpu_I.rf_ram.o_rdata [1]
    connect \Q \cpu_I.rf_ram_if.rdata0 [1]
    connect \R \cpu_I.rf_ram_if.wcnt [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.rdata0_SB_LUT4_I1
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.rf_ram_if.rdata0 [1]
    connect \I2 \cpu_I.rf_ram.o_rdata [0]
    connect \I3 \cpu_I.rf_ram_if.wtrig0
    connect \O \cpu_I.cpu.alu.i_rs1_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:122.6-122.63|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \cpu_I.rf_ram_if.rdata1_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.rf_ram.o_rdata [1]
    connect \E \cpu_I.rf_ram_if.rtrig1
    connect \Q \cpu_I.rf_ram_if.rdata1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.rdata1_SB_LUT4_I2
    parameter \LUT_INIT 16'0011001100001111
    connect \I0 1'0
    connect \I1 \cpu_I.rf_ram.o_rdata [0]
    connect \I2 \cpu_I.rf_ram_if.rdata1
    connect \I3 \cpu_I.rf_ram_if.rtrig1
    connect \O \cpu_I.rf_ram_if.rdata1_SB_LUT4_I2_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.rdata1_SB_LUT4_I2_O_SB_LUT4_I0
    parameter \LUT_INIT 16'1111000000010001
    connect \I0 \cpu_I.rf_ram_if.rdata1_SB_LUT4_I2_O [0]
    connect \I1 \cpu_I.rf_ram_if.rdata1_SB_LUT4_I2_O [1]
    connect \I2 \cpu_I.rf_ram_if.rdata1_SB_LUT4_I2_O [2]
    connect \I3 \cpu_I.cpu.decode.o_op_b_source
    connect \O \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I1_I2 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.rdata1_SB_LUT4_I2_O_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.state.o_cnt_done
    connect \I3 \cpu_I.cpu.immdec.signbit
    connect \O \cpu_I.rf_ram_if.rdata1_SB_LUT4_I2_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.rdata1_SB_LUT4_I2_O_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000101000001100
    connect \I0 \cpu_I.cpu.immdec.imm11_7 [0]
    connect \I1 \cpu_I.cpu.immdec.imm24_20 [0]
    connect \I2 \cpu_I.cpu.state.o_cnt_done
    connect \I3 \cpu_I.cpu.decode.o_immdec_ctrl [0]
    connect \O \cpu_I.rf_ram_if.rdata1_SB_LUT4_I2_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:125.4-146.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cpu_I.rf_ram_if.rgnt_SB_DFFSR_Q
    connect \C \clk
    connect \D \cpu_I.rf_ram_if.rreq_r
    connect \Q \cpu_I.rf_ram_if.rgnt
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.rgnt_SB_LUT4_I1
    parameter \LUT_INIT 16'0000000011111100
    connect \I0 1'0
    connect \I1 \cpu_I.rf_ram_if.rgnt
    connect \I2 \cpu_I.rf_ram_if.i_wreq
    connect \I3 \cpu_I.cpu.alu.i_en
    connect \O \cpu_I.rf_ram_if.rgnt_SB_LUT4_I1_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.rgnt_SB_LUT4_I1_O_SB_LUT4_I3
    parameter \LUT_INIT 16'1111111100110000
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.state.o_cnt_done
    connect \I2 \cpu_I.cpu.state.o_cnt_r [3]
    connect \I3 \cpu_I.rf_ram_if.rgnt_SB_LUT4_I1_O [2]
    connect \O \cpu_I.cpu.state.o_cnt_r_SB_DFFSR_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.rreg_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm19_12_20 [6]
    connect \I2 \cpu_I.cpu.immdec.imm24_20 [2]
    connect \I3 \cpu_I.rf_ram_if.wtrig0
    connect \O \cpu_I.rf_ram_if.rreg [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.rreg_SB_LUT4_O_1
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm19_12_20 [5]
    connect \I2 \cpu_I.cpu.immdec.imm24_20 [1]
    connect \I3 \cpu_I.rf_ram_if.wtrig0
    connect \O \cpu_I.rf_ram_if.rreg [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.rreg_SB_LUT4_O_2
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.csr_imm
    connect \I2 \cpu_I.cpu.immdec.imm24_20 [0]
    connect \I3 \cpu_I.rf_ram_if.wtrig0
    connect \O \cpu_I.rf_ram_if.rreg [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.rreg_SB_LUT4_O_3
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm19_12_20 [8]
    connect \I2 \cpu_I.cpu.immdec.imm24_20 [4]
    connect \I3 \cpu_I.rf_ram_if.wtrig0
    connect \O \cpu_I.rf_ram_if.rreg [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.rreg_SB_LUT4_O_4
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.immdec.imm19_12_20 [7]
    connect \I2 \cpu_I.cpu.immdec.imm24_20 [3]
    connect \I3 \cpu_I.rf_ram_if.wtrig0
    connect \O \cpu_I.rf_ram_if.rreg [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:125.4-146.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cpu_I.rf_ram_if.rreq_r_SB_DFFSR_Q
    connect \C \clk
    connect \D \irom_I.wb_ack
    connect \Q \cpu_I.rf_ram_if.rreq_r
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:125.4-146.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \cpu_I.rf_ram_if.rtrig1_SB_DFF_Q
    connect \C \clk
    connect \D \cpu_I.rf_ram_if.wtrig0
    connect \Q \cpu_I.rf_ram_if.rtrig1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:80.18-80.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.wcnt_SB_LUT4_O
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \cpu_I.rf_ram_if.rcnt [4]
    connect \I2 1'1
    connect \I3 \cpu_I.rf_ram_if.wcnt_SB_LUT4_O_I3 [4]
    connect \O \cpu_I.rf_ram_if.wcnt [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:80.18-80.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.wcnt_SB_LUT4_O_1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \cpu_I.rf_ram_if.rcnt [3]
    connect \I2 1'1
    connect \I3 \cpu_I.rf_ram_if.wcnt_SB_LUT4_O_I3 [3]
    connect \O \cpu_I.rf_ram_if.wcnt [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:80.18-80.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.wcnt_SB_LUT4_O_2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \cpu_I.rf_ram_if.rcnt [2]
    connect \I2 1'1
    connect \I3 \cpu_I.rf_ram_if.wcnt_SB_LUT4_O_I3 [2]
    connect \O \cpu_I.rf_ram_if.wcnt [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:80.18-80.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.wcnt_SB_LUT4_O_3
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \cpu_I.rf_ram_if.rcnt [1]
    connect \I2 1'0
    connect \I3 \cpu_I.rf_ram_if.wtrig0
    connect \O \cpu_I.rf_ram_if.wcnt [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \cpu_I.rf_ram_if.wcnt_SB_LUT4_O_4
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \cpu_I.rf_ram_if.wtrig0
    connect \O \cpu_I.rf_ram_if.wcnt [0]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:80.18-80.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cpu_I.rf_ram_if.wcnt_SB_LUT4_O_I3_SB_CARRY_CO
    connect \CI \cpu_I.rf_ram_if.wcnt_SB_LUT4_O_I3 [3]
    connect \CO \cpu_I.rf_ram_if.wcnt_SB_LUT4_O_I3 [4]
    connect \I0 \cpu_I.rf_ram_if.rcnt [3]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:80.18-80.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cpu_I.rf_ram_if.wcnt_SB_LUT4_O_I3_SB_CARRY_CO_1
    connect \CI \cpu_I.rf_ram_if.wcnt_SB_LUT4_O_I3 [2]
    connect \CO \cpu_I.rf_ram_if.wcnt_SB_LUT4_O_I3 [3]
    connect \I0 \cpu_I.rf_ram_if.rcnt [2]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:80.18-80.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cpu_I.rf_ram_if.wcnt_SB_LUT4_O_I3_SB_CARRY_CO_2
    connect \CI \cpu_I.rf_ram_if.wtrig0
    connect \CO \cpu_I.rf_ram_if.wcnt_SB_LUT4_O_I3 [2]
    connect \I0 \cpu_I.rf_ram_if.rcnt [1]
    connect \I1 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:82.4-86.7|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \cpu_I.rf_ram_if.wdata0_r_SB_DFF_Q
    connect \C \clk
    connect \D \cpu_I.rf_ram_if.i_wdata0
    connect \Q \cpu_I.rf_ram_if.wdata0_r
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:82.4-88.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \cpu_I.rf_ram_if.wen0_r_SB_DFF_Q
    connect \C \clk
    connect \D \cpu_I.rf_ram_if.i_wen0
    connect \Q \cpu_I.rf_ram_if.wen0_r
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_ram_if.v:125.4-146.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:92.4-112.25|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cpu_I.rf_ram_if.wtrig0_SB_DFFSR_Q
    connect \C \clk
    connect \D \cpu_I.rf_ram_if.wcnt [0]
    connect \Q \cpu_I.rf_ram_if.wtrig0
    connect \R \cpu_I.rf_ram_if.i_wreq_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:82.4-86.7|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \cpu_I.waddr_r_SB_DFF_Q
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm11_7 [4]
    connect \Q \cpu_I.waddr_r [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:82.4-86.7|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \cpu_I.waddr_r_SB_DFF_Q_1
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm11_7 [3]
    connect \Q \cpu_I.waddr_r [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:82.4-86.7|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \cpu_I.waddr_r_SB_DFF_Q_2
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm11_7 [2]
    connect \Q \cpu_I.waddr_r [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:82.4-86.7|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \cpu_I.waddr_r_SB_DFF_Q_3
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm11_7 [1]
    connect \Q \cpu_I.waddr_r [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:82.4-86.7|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \cpu_I.waddr_r_SB_DFF_Q_4
    connect \C \clk
    connect \D \cpu_I.cpu.immdec.imm11_7 [0]
    connect \Q \cpu_I.waddr_r [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:82.4-86.7|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \cpu_I.waddr_r_SB_DFF_Q_5
    connect \C \clk
    connect \D \cpu_I.rf_ram_if.wcnt [4]
    connect \Q \cpu_I.waddr_r [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:82.4-86.7|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \cpu_I.waddr_r_SB_DFF_Q_6
    connect \C \clk
    connect \D \cpu_I.rf_ram_if.wcnt [3]
    connect \Q \cpu_I.waddr_r [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:82.4-86.7|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \cpu_I.waddr_r_SB_DFF_Q_7
    connect \C \clk
    connect \D \cpu_I.rf_ram_if.wcnt [2]
    connect \Q \cpu_I.waddr_r [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:82.4-86.7|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \cpu_I.waddr_r_SB_DFF_Q_8
    connect \C \clk
    connect \D \cpu_I.rf_ram_if.wcnt [1]
    connect \Q \cpu_I.waddr_r [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:82.4-86.7|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \cpu_I.wdata_r_SB_DFF_Q
    connect \C \clk
    connect \D \cpu_I.rf_ram_if.wdata0_r
    connect \Q \cpu_I.wdata_r [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \cpu_I.wen_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.rf_ram_if.wtrig0
    connect \I3 \cpu_I.rf_ram_if.wen0_r
    connect \O \cpu_I.wen
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:126.4-141.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/serv/rtl/serv_rf_top.v:82.4-86.7|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \cpu_I.wen_r_SB_DFF_Q
    connect \C \clk
    connect \D \cpu_I.wen
    connect \Q \cpu_I.wen_r
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_addr_0_SB_DFF_Q
    connect \C \clk
    connect \D \extif_I.in_msb_SB_LUT4_I2_O [7]
    connect \Q \ep_tx_addr_0 [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_addr_0_SB_DFF_Q_1
    connect \C \clk
    connect \D \extif_I.in_msb_SB_LUT4_I2_O [6]
    connect \Q \ep_tx_addr_0 [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_addr_0_SB_DFF_Q_2
    connect \C \clk
    connect \D \extif_I.in_msb_SB_LUT4_I2_O [5]
    connect \Q \ep_tx_addr_0 [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_addr_0_SB_DFF_Q_3
    connect \C \clk
    connect \D \extif_I.in_msb_SB_LUT4_I2_O [4]
    connect \Q \ep_tx_addr_0 [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_addr_0_SB_DFF_Q_4
    connect \C \clk
    connect \D \extif_I.in_msb_SB_LUT4_I2_O [3]
    connect \Q \ep_tx_addr_0 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_addr_0_SB_DFF_Q_5
    connect \C \clk
    connect \D \extif_I.in_msb_SB_LUT4_I2_O [2]
    connect \Q \ep_tx_addr_0 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_addr_0_SB_DFF_Q_6
    connect \C \clk
    connect \D \extif_I.in_msb_SB_LUT4_I2_O [1]
    connect \Q \ep_tx_addr_0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_addr_0_SB_DFF_Q_7
    connect \C \clk
    connect \D \extif_I.in_msb_SB_LUT4_I2_O [0]
    connect \Q \ep_tx_addr_0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_data_0_SB_DFF_Q
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [15]
    connect \Q \ep_tx_data_0 [15]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_data_0_SB_DFF_Q_1
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [14]
    connect \Q \ep_tx_data_0 [14]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_data_0_SB_DFF_Q_10
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [5]
    connect \Q \ep_tx_data_0 [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_data_0_SB_DFF_Q_11
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [4]
    connect \Q \ep_tx_data_0 [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_data_0_SB_DFF_Q_12
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [3]
    connect \Q \ep_tx_data_0 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_data_0_SB_DFF_Q_13
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [2]
    connect \Q \ep_tx_data_0 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_data_0_SB_DFF_Q_14
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [1]
    connect \Q \ep_tx_data_0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_data_0_SB_DFF_Q_15
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [0]
    connect \Q \ep_tx_data_0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_data_0_SB_DFF_Q_2
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [13]
    connect \Q \ep_tx_data_0 [13]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_data_0_SB_DFF_Q_3
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [12]
    connect \Q \ep_tx_data_0 [12]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_data_0_SB_DFF_Q_4
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [11]
    connect \Q \ep_tx_data_0 [11]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_data_0_SB_DFF_Q_5
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [10]
    connect \Q \ep_tx_data_0 [10]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_data_0_SB_DFF_Q_6
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [9]
    connect \Q \ep_tx_data_0 [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_data_0_SB_DFF_Q_7
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [8]
    connect \Q \ep_tx_data_0 [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_data_0_SB_DFF_Q_8
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [7]
    connect \Q \ep_tx_data_0 [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_data_0_SB_DFF_Q_9
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O [6]
    connect \Q \ep_tx_data_0 [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_we_0_SB_DFF_Q
    connect \C \clk
    connect \D \ep_tx_we_0_SB_DFF_Q_D
    connect \Q \ep_tx_we_0
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_wmsk_0_SB_DFF_Q
    connect \C \clk
    connect \D \ep_tx_wmsk_0_SB_DFF_Q_D [1]
    connect \Q \ep_tx_wmsk_0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:270.2-276.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \ep_tx_wmsk_0_SB_DFF_Q_1
    connect \C \clk
    connect \D \ep_tx_wmsk_0_SB_DFF_Q_D [0]
    connect \Q \ep_tx_wmsk_0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \ep_tx_wmsk_0_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100010001
    connect \I0 \ep_tx_wmsk_0_SB_DFF_Q_D_SB_LUT4_O_I0 [0]
    connect \I1 \cpu_I.cpu.decode.o_mem_word
    connect \I2 \extif_I.in_bcnt [0]
    connect \I3 \extif_I.active
    connect \O \ep_tx_wmsk_0_SB_DFF_Q_D [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \ep_tx_wmsk_0_SB_DFF_Q_D_SB_LUT4_O_1
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \extif_I.in_bcnt [0]
    connect \I2 \ep_tx_wmsk_0_SB_DFF_Q_D_SB_LUT4_O_1_I2 [1]
    connect \I3 \extif_I.active
    connect \O \ep_tx_wmsk_0_SB_DFF_Q_D [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \ep_tx_wmsk_0_SB_DFF_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0100010111111100
    connect \I0 \cpu_I.cpu.decode.o_mem_word
    connect \I1 \cpu_I.cpu.bufreg.o_lsb [0]
    connect \I2 \cpu_I.cpu.state.i_ctrl_misalign
    connect \I3 \epbuf_I.b_ack
    connect \O \ep_tx_wmsk_0_SB_DFF_Q_D_SB_LUT4_O_1_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \ep_tx_wmsk_0_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'1110000000001110
    connect \I0 \cpu_I.cpu.bufreg.o_lsb [0]
    connect \I1 \cpu_I.cpu.bne_or_bge
    connect \I2 \epbuf_I.b_ack
    connect \I3 \cpu_I.cpu.state.i_ctrl_misalign
    connect \O \ep_tx_wmsk_0_SB_DFF_Q_D_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:53.2-58.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \epbuf_I.b_ack_SB_DFF_Q
    connect \C \clk
    connect \D \epbuf_I.b_ack_SB_DFF_Q_D
    connect \Q \epbuf_I.b_ack
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \epbuf_I.b_ack_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \epbuf_I.b_ack
    connect \I3 \epbuf_I.b_cyd
    connect \O \epbuf_I.b_ack_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:53.2-58.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \epbuf_I.b_cyd_SB_DFF_Q
    connect \C \clk
    connect \D \epbuf_I.b_cyd_SB_DFF_Q_D [0]
    connect \Q \epbuf_I.b_cyd
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0011000000000000
    connect \I0 1'0
    connect \I1 \epbuf_I.b_ack
    connect \I2 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
    connect \I3 \extif_I.b_ack_SB_LUT4_I1_I2 [2]
    connect \O \epbuf_I.b_cyd_SB_DFF_Q_D [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.bufreg.data [10]
    connect \I3 \cpu_I.cpu.bufreg.data [9]
    connect \O \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:53.2-58.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \epbuf_I.b_we_SB_DFF_Q
    connect \C \clk
    connect \D \epbuf_I.b_we_SB_DFF_Q_D
    connect \Q \epbuf_I.b_we
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \epbuf_I.b_we_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \epbuf_I.b_cyd_SB_DFF_Q_D [0]
    connect \I3 \cpu_I.cpu.decode.o_op_b_source
    connect \O \epbuf_I.b_we_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \epbuf_I.b_we_SB_LUT4_I2
    parameter \LUT_INIT 16'1111111100110000
    connect \I0 1'0
    connect \I1 \extif_I.active
    connect \I2 \epbuf_I.b_we
    connect \I3 \extif_I.in_we
    connect \O \ep_tx_we_0_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:78.2-79.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \epbuf_I.ep_rx_data_lsb_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.rx_buf_I.ram_I.ram_rd_data [15]
    connect \Q \epbuf_I.ep_rx_data_lsb [15]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:78.2-79.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \epbuf_I.ep_rx_data_lsb_SB_DFF_Q_1
    connect \C \clk
    connect \D \usb_I.rx_buf_I.ram_I.ram_rd_data [7]
    connect \Q \epbuf_I.ep_rx_data_lsb [14]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:78.2-79.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \epbuf_I.ep_rx_data_lsb_SB_DFF_Q_10
    connect \C \clk
    connect \D \usb_I.rx_buf_I.ram_I.ram_rd_data [10]
    connect \Q \epbuf_I.ep_rx_data_lsb [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:78.2-79.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \epbuf_I.ep_rx_data_lsb_SB_DFF_Q_11
    connect \C \clk
    connect \D \usb_I.rx_buf_I.ram_I.ram_rd_data [2]
    connect \Q \epbuf_I.ep_rx_data_lsb [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:78.2-79.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \epbuf_I.ep_rx_data_lsb_SB_DFF_Q_12
    connect \C \clk
    connect \D \usb_I.rx_buf_I.ram_I.ram_rd_data [12]
    connect \Q \epbuf_I.ep_rx_data_lsb [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:78.2-79.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \epbuf_I.ep_rx_data_lsb_SB_DFF_Q_13
    connect \C \clk
    connect \D \usb_I.rx_buf_I.ram_I.ram_rd_data [4]
    connect \Q \epbuf_I.ep_rx_data_lsb [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:78.2-79.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \epbuf_I.ep_rx_data_lsb_SB_DFF_Q_14
    connect \C \clk
    connect \D \usb_I.rx_buf_I.ram_I.ram_rd_data [8]
    connect \Q \epbuf_I.ep_rx_data_lsb [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:78.2-79.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \epbuf_I.ep_rx_data_lsb_SB_DFF_Q_15
    connect \C \clk
    connect \D \usb_I.rx_buf_I.ram_I.ram_rd_data [0]
    connect \Q \epbuf_I.ep_rx_data_lsb [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:78.2-79.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \epbuf_I.ep_rx_data_lsb_SB_DFF_Q_2
    connect \C \clk
    connect \D \usb_I.rx_buf_I.ram_I.ram_rd_data [11]
    connect \Q \epbuf_I.ep_rx_data_lsb [13]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:78.2-79.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \epbuf_I.ep_rx_data_lsb_SB_DFF_Q_3
    connect \C \clk
    connect \D \usb_I.rx_buf_I.ram_I.ram_rd_data [3]
    connect \Q \epbuf_I.ep_rx_data_lsb [12]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:78.2-79.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \epbuf_I.ep_rx_data_lsb_SB_DFF_Q_4
    connect \C \clk
    connect \D \usb_I.rx_buf_I.ram_I.ram_rd_data [13]
    connect \Q \epbuf_I.ep_rx_data_lsb [11]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:78.2-79.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \epbuf_I.ep_rx_data_lsb_SB_DFF_Q_5
    connect \C \clk
    connect \D \usb_I.rx_buf_I.ram_I.ram_rd_data [5]
    connect \Q \epbuf_I.ep_rx_data_lsb [10]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:78.2-79.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \epbuf_I.ep_rx_data_lsb_SB_DFF_Q_6
    connect \C \clk
    connect \D \usb_I.rx_buf_I.ram_I.ram_rd_data [9]
    connect \Q \epbuf_I.ep_rx_data_lsb [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:78.2-79.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \epbuf_I.ep_rx_data_lsb_SB_DFF_Q_7
    connect \C \clk
    connect \D \usb_I.rx_buf_I.ram_I.ram_rd_data [1]
    connect \Q \epbuf_I.ep_rx_data_lsb [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:78.2-79.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \epbuf_I.ep_rx_data_lsb_SB_DFF_Q_8
    connect \C \clk
    connect \D \usb_I.rx_buf_I.ram_I.ram_rd_data [14]
    connect \Q \epbuf_I.ep_rx_data_lsb [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:208.11-225.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/wb_epbuf.v:78.2-79.34|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \epbuf_I.ep_rx_data_lsb_SB_DFF_Q_9
    connect \C \clk
    connect \D \usb_I.rx_buf_I.ram_I.ram_rd_data [6]
    connect \Q \epbuf_I.ep_rx_data_lsb [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:108.2-114.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.active_SB_DFFR_Q
    connect \C \clk
    connect \D \extif_I.active_SB_DFFR_Q_D
    connect \Q \extif_I.active
    connect \R \rst
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:113.19-113.46|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.active_cnt_SB_CARRY_I1
    connect \CI \extif_I.trig_SB_LUT4_I0_I3 [4]
    connect \CO \extif_I.trig_SB_LUT4_I0_I3 [5]
    connect \I0 1'0
    connect \I1 \extif_I.active_cnt [4]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:113.19-113.46|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.active_cnt_SB_CARRY_I1_1
    connect \CI \extif_I.trig_SB_LUT4_I0_I3 [3]
    connect \CO \extif_I.trig_SB_LUT4_I0_I3 [4]
    connect \I0 1'0
    connect \I1 \extif_I.active_cnt [3]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:113.19-113.46|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.active_cnt_SB_CARRY_I1_2
    connect \CI \extif_I.trig_SB_LUT4_I0_I3 [2]
    connect \CO \extif_I.trig_SB_LUT4_I0_I3 [3]
    connect \I0 1'0
    connect \I1 \extif_I.active_cnt [2]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:113.19-113.46|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.active_cnt_SB_CARRY_I1_3
    connect \CI \extif_I.trig_SB_LUT4_I0_I3 [1]
    connect \CO \extif_I.trig_SB_LUT4_I0_I3 [2]
    connect \I0 1'0
    connect \I1 \extif_I.active_cnt [1]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:113.19-113.46|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.active_cnt_SB_CARRY_I1_4
    connect \CI 1'0
    connect \CO \extif_I.trig_SB_LUT4_I0_I3 [1]
    connect \I0 \extif_I.active
    connect \I1 \extif_I.active_cnt [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:108.2-114.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.active_cnt_SB_DFFR_Q
    connect \C \clk
    connect \D \extif_I.active_cnt_SB_DFFR_Q_D [4]
    connect \Q \extif_I.active_cnt [4]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:108.2-114.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.active_cnt_SB_DFFR_Q_1
    connect \C \clk
    connect \D \extif_I.active_cnt_SB_DFFR_Q_D [3]
    connect \Q \extif_I.active_cnt [3]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:108.2-114.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.active_cnt_SB_DFFR_Q_2
    connect \C \clk
    connect \D \extif_I.active_cnt_SB_DFFR_Q_D [2]
    connect \Q \extif_I.active_cnt [2]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:108.2-114.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.active_cnt_SB_DFFR_Q_3
    connect \C \clk
    connect \D \extif_I.active_cnt_SB_DFFR_Q_D [1]
    connect \Q \extif_I.active_cnt [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:108.2-114.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.active_cnt_SB_DFFR_Q_4
    connect \C \clk
    connect \D \extif_I.active_cnt_SB_DFFR_Q_D [0]
    connect \Q \extif_I.active_cnt [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:113.19-113.46|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.active_cnt_SB_DFFR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \extif_I.active_cnt [4]
    connect \I3 \extif_I.trig_SB_LUT4_I0_I3 [4]
    connect \O \extif_I.active_cnt_SB_DFFR_Q_D [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:113.19-113.46|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.active_cnt_SB_DFFR_Q_D_SB_LUT4_O_1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \extif_I.active_cnt [3]
    connect \I3 \extif_I.trig_SB_LUT4_I0_I3 [3]
    connect \O \extif_I.active_cnt_SB_DFFR_Q_D [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:113.19-113.46|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.active_cnt_SB_DFFR_Q_D_SB_LUT4_O_2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \extif_I.active_cnt [2]
    connect \I3 \extif_I.trig_SB_LUT4_I0_I3 [2]
    connect \O \extif_I.active_cnt_SB_DFFR_Q_D [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:113.19-113.46|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.active_cnt_SB_DFFR_Q_D_SB_LUT4_O_3
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \extif_I.active_cnt [1]
    connect \I3 \extif_I.trig_SB_LUT4_I0_I3 [1]
    connect \O \extif_I.active_cnt_SB_DFFR_Q_D [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:113.19-113.46|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.active_cnt_SB_DFFR_Q_D_SB_LUT4_O_4
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \extif_I.active
    connect \I2 \extif_I.active_cnt [0]
    connect \I3 1'0
    connect \O \extif_I.active_cnt_SB_DFFR_Q_D [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:121.2-122.28|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \extif_I.b_ack_SB_DFF_Q
    connect \C \clk
    connect \D \extif_I.b_ack_SB_LUT4_I1_O [0]
    connect \Q \extif_I.b_ack
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.b_ack_SB_LUT4_I1
    parameter \LUT_INIT 16'0011000000000000
    connect \I0 1'0
    connect \I1 \extif_I.b_ack
    connect \I2 \extif_I.b_ack_SB_LUT4_I1_I2 [2]
    connect \I3 \cpu_I.cpu.bufreg.data [10]
    connect \O \extif_I.b_ack_SB_LUT4_I1_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.b_ack_SB_LUT4_I3
    parameter \LUT_INIT 16'0000000000000011
    connect \I0 1'0
    connect \I1 \epbuf_I.b_ack
    connect \I2 \usb_I.csr_bus_req
    connect \I3 \extif_I.b_ack
    connect \O \extif_I.b_ack_SB_LUT4_I3_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:129.2-135.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \extif_I.b_we_boot_SB_DFF_Q
    connect \C \clk
    connect \D \extif_I.b_we_boot_SB_DFF_Q_D
    connect \Q \extif_I.b_we_boot
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \extif_I.b_we_boot_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \extif_I.b_ack_SB_LUT4_I1_O [0]
    connect \I3 \usb_I.cr_bus_we_SB_DFFSR_Q_D [1]
    connect \O \extif_I.b_we_boot_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:129.2-135.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \extif_I.b_we_csr_SB_DFF_Q
    connect \C \clk
    connect \D \extif_I.b_we_csr_SB_DFF_Q_D
    connect \Q \extif_I.b_we_csr
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.b_we_csr_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0100000000000000
    connect \I0 \cpu_I.cpu.bufreg.data [1]
    connect \I1 \cpu_I.cpu.decode.o_op_b_source
    connect \I2 \cpu_I.cpu.bufreg.data [0]
    connect \I3 \extif_I.b_ack_SB_LUT4_I1_O [0]
    connect \O \extif_I.b_we_csr_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:129.2-135.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \extif_I.b_we_in_SB_DFF_Q
    connect \C \clk
    connect \D \extif_I.b_we_in_SB_DFF_Q_D
    connect \Q \extif_I.b_we_in
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.b_we_in_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0100000000000000
    connect \I0 \cpu_I.cpu.bufreg.data [0]
    connect \I1 \cpu_I.cpu.decode.o_op_b_source
    connect \I2 \extif_I.b_ack_SB_LUT4_I1_O [0]
    connect \I3 \cpu_I.cpu.bufreg.data [1]
    connect \O \extif_I.b_we_in_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:129.2-135.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \extif_I.b_we_out_SB_DFF_Q
    connect \C \clk
    connect \D \extif_I.b_we_out_SB_DFF_Q_D
    connect \Q \extif_I.b_we_out
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.b_we_out_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000000000000000
    connect \I0 \extif_I.b_ack_SB_LUT4_I1_O [0]
    connect \I1 \cpu_I.cpu.decode.o_op_b_source
    connect \I2 \cpu_I.cpu.bufreg.data [0]
    connect \I3 \cpu_I.cpu.bufreg.data [1]
    connect \O \extif_I.b_we_out_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.b_we_pre_SB_LUT4_O
    parameter \LUT_INIT 16'1100000000000000
    connect \I0 1'0
    connect \I1 \extif_I.b_ack_SB_LUT4_I1_I2 [2]
    connect \I2 \cpu_I.cpu.decode.o_op_b_source
    connect \I3 \cpu_I.cpu.bufreg.data [10]
    connect \O \extif_I.b_we_pre
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:144.2-148.23|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \extif_I.ena_SB_DFFER_Q
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat [0]
    connect \E \extif_I.b_we_csr
    connect \Q \extif_I.ena
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.ena_SB_LUT4_I2
    parameter \LUT_INIT 16'0000111101110111
    connect \I0 \cpu_I.cpu.bufreg.data [9]
    connect \I1 \epbuf_I.ep_rx_data_lsb [0]
    connect \I2 \extif_I.ena
    connect \I3 \cpu_I.cpu.bufreg.data [10]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_30_D_SB_LUT4_O_I0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:175.2-184.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.in_bcnt_SB_DFFR_Q
    connect \C \clk
    connect \D \extif_I.in_bcnt_SB_DFFR_Q_D
    connect \Q \extif_I.in_bcnt [6]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:175.2-184.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.in_bcnt_SB_DFFR_Q_1
    connect \C \clk
    connect \D \extif_I.in_bcnt_SB_DFFR_Q_1_D
    connect \Q \extif_I.in_bcnt [5]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:187.18-187.41|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.in_bcnt_SB_DFFR_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000010101010000
    connect \I0 \extif_I.b_we_in
    connect \I1 1'0
    connect \I2 \extif_I.in_bcnt [5]
    connect \I3 \extif_I.in_we_SB_CARRY_I0_CO [5]
    connect \O \extif_I.in_bcnt_SB_DFFR_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:175.2-184.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.in_bcnt_SB_DFFR_Q_2
    connect \C \clk
    connect \D \extif_I.in_bcnt_SB_DFFR_Q_2_D
    connect \Q \extif_I.in_bcnt [4]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:187.18-187.41|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.in_bcnt_SB_DFFR_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000010101010000
    connect \I0 \extif_I.b_we_in
    connect \I1 1'0
    connect \I2 \extif_I.in_bcnt [4]
    connect \I3 \extif_I.in_we_SB_CARRY_I0_CO [4]
    connect \O \extif_I.in_bcnt_SB_DFFR_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:175.2-184.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.in_bcnt_SB_DFFR_Q_3
    connect \C \clk
    connect \D \extif_I.in_bcnt_SB_DFFR_Q_3_D
    connect \Q \extif_I.in_bcnt [3]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:187.18-187.41|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.in_bcnt_SB_DFFR_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000010101010000
    connect \I0 \extif_I.b_we_in
    connect \I1 1'0
    connect \I2 \extif_I.in_bcnt [3]
    connect \I3 \extif_I.in_we_SB_CARRY_I0_CO [3]
    connect \O \extif_I.in_bcnt_SB_DFFR_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:175.2-184.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.in_bcnt_SB_DFFR_Q_4
    connect \C \clk
    connect \D \extif_I.in_bcnt_SB_DFFR_Q_4_D
    connect \Q \extif_I.in_bcnt [2]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:187.18-187.41|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.in_bcnt_SB_DFFR_Q_4_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000010101010000
    connect \I0 \extif_I.b_we_in
    connect \I1 1'0
    connect \I2 \extif_I.in_bcnt [2]
    connect \I3 \extif_I.in_we_SB_CARRY_I0_CO [2]
    connect \O \extif_I.in_bcnt_SB_DFFR_Q_4_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:175.2-184.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.in_bcnt_SB_DFFR_Q_5
    connect \C \clk
    connect \D \extif_I.in_bcnt_SB_DFFR_Q_5_D
    connect \Q \extif_I.in_bcnt [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:187.18-187.41|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.in_bcnt_SB_DFFR_Q_5_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000010101010000
    connect \I0 \extif_I.b_we_in
    connect \I1 1'0
    connect \I2 \extif_I.in_bcnt [1]
    connect \I3 \extif_I.in_we_SB_CARRY_I0_CO [1]
    connect \O \extif_I.in_bcnt_SB_DFFR_Q_5_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:175.2-184.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.in_bcnt_SB_DFFR_Q_6
    connect \C \clk
    connect \D \extif_I.in_bcnt_SB_DFFR_Q_6_D
    connect \Q \extif_I.in_bcnt [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:187.18-187.41|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.in_bcnt_SB_DFFR_Q_6_D_SB_LUT4_O
    parameter \LUT_INIT 16'0001010000010100
    connect \I0 \extif_I.b_we_in
    connect \I1 \extif_I.in_we
    connect \I2 \extif_I.in_bcnt [0]
    connect \I3 1'0
    connect \O \extif_I.in_bcnt_SB_DFFR_Q_6_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \extif_I.in_bcnt_SB_DFFR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \in_last_SB_LUT4_I2_O [0]
    connect \I3 \extif_I.b_we_in
    connect \O \extif_I.in_bcnt_SB_DFFR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:187.18-187.41|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.in_inc_SB_LUT4_O
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \extif_I.in_bcnt [6]
    connect \I3 \extif_I.in_we_SB_CARRY_I0_CO [6]
    connect \O \extif_I.in_inc [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:175.2-184.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \extif_I.in_msb_SB_DFFER_Q
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat [8]
    connect \E \extif_I.b_we_in
    connect \Q \extif_I.in_msb [2]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:175.2-184.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \extif_I.in_msb_SB_DFFER_Q_1
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat [7]
    connect \E \extif_I.b_we_in
    connect \Q \extif_I.in_msb [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:175.2-184.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \extif_I.in_msb_SB_DFFER_Q_2
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat [6]
    connect \E \extif_I.b_we_in
    connect \Q \extif_I.in_msb [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.in_msb_SB_LUT4_I2
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.bufreg.data [6]
    connect \I2 \extif_I.in_msb [2]
    connect \I3 \extif_I.active
    connect \O \extif_I.in_msb_SB_LUT4_I2_O [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.in_msb_SB_LUT4_I2_1
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.bufreg.data [5]
    connect \I2 \extif_I.in_msb [1]
    connect \I3 \extif_I.active
    connect \O \extif_I.in_msb_SB_LUT4_I2_O [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.in_msb_SB_LUT4_I2_2
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.bufreg.data [4]
    connect \I2 \extif_I.in_msb [0]
    connect \I3 \extif_I.active
    connect \O \extif_I.in_msb_SB_LUT4_I2_O [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.in_msb_SB_LUT4_I2_O_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.bufreg.data [3]
    connect \I2 \extif_I.in_bcnt [5]
    connect \I3 \extif_I.active
    connect \O \extif_I.in_msb_SB_LUT4_I2_O [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.in_msb_SB_LUT4_I2_O_SB_LUT4_O_1
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.bufreg.data [2]
    connect \I2 \extif_I.in_bcnt [4]
    connect \I3 \extif_I.active
    connect \O \extif_I.in_msb_SB_LUT4_I2_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.in_msb_SB_LUT4_I2_O_SB_LUT4_O_2
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.bufreg.data [1]
    connect \I2 \extif_I.in_bcnt [3]
    connect \I3 \extif_I.active
    connect \O \extif_I.in_msb_SB_LUT4_I2_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.in_msb_SB_LUT4_I2_O_SB_LUT4_O_3
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.bufreg.data [0]
    connect \I2 \extif_I.in_bcnt [2]
    connect \I3 \extif_I.active
    connect \O \extif_I.in_msb_SB_LUT4_I2_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.in_msb_SB_LUT4_I2_O_SB_LUT4_O_4
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \extif_I.in_bcnt [1]
    connect \I2 \epbuf_I.b_ack
    connect \I3 \extif_I.active
    connect \O \extif_I.in_msb_SB_LUT4_I2_O [0]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:187.18-187.41|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.in_we_SB_CARRY_I0
    connect \CI 1'0
    connect \CO \extif_I.in_we_SB_CARRY_I0_CO [1]
    connect \I0 \extif_I.in_we
    connect \I1 \extif_I.in_bcnt [0]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:187.18-187.41|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.in_we_SB_CARRY_I0_CO_SB_CARRY_CO
    connect \CI \extif_I.in_we_SB_CARRY_I0_CO [5]
    connect \CO \extif_I.in_we_SB_CARRY_I0_CO [6]
    connect \I0 1'0
    connect \I1 \extif_I.in_bcnt [5]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:187.18-187.41|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.in_we_SB_CARRY_I0_CO_SB_CARRY_CO_1
    connect \CI \extif_I.in_we_SB_CARRY_I0_CO [4]
    connect \CO \extif_I.in_we_SB_CARRY_I0_CO [5]
    connect \I0 1'0
    connect \I1 \extif_I.in_bcnt [4]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:187.18-187.41|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.in_we_SB_CARRY_I0_CO_SB_CARRY_CO_2
    connect \CI \extif_I.in_we_SB_CARRY_I0_CO [3]
    connect \CO \extif_I.in_we_SB_CARRY_I0_CO [4]
    connect \I0 1'0
    connect \I1 \extif_I.in_bcnt [3]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:187.18-187.41|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.in_we_SB_CARRY_I0_CO_SB_CARRY_CO_3
    connect \CI \extif_I.in_we_SB_CARRY_I0_CO [2]
    connect \CO \extif_I.in_we_SB_CARRY_I0_CO [3]
    connect \I0 1'0
    connect \I1 \extif_I.in_bcnt [2]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:187.18-187.41|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.in_we_SB_CARRY_I0_CO_SB_CARRY_CO_4
    connect \CI \extif_I.in_we_SB_CARRY_I0_CO [1]
    connect \CO \extif_I.in_we_SB_CARRY_I0_CO [2]
    connect \I0 1'0
    connect \I1 \extif_I.in_bcnt [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \extif_I.in_we_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \in_ready
    connect \I3 \in_valid
    connect \O \extif_I.in_we
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:216.54-216.77|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.out_cnt_SB_CARRY_I0
    connect \CI \extif_I.out_filled_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]
    connect \CO \extif_I.out_filled_SB_DFFR_Q_D_SB_LUT4_O_I3 [6]
    connect \I0 \extif_I.out_cnt [5]
    connect \I1 \extif_I.out_load
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:216.54-216.77|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.out_cnt_SB_CARRY_I0_1
    connect \CI \extif_I.out_filled_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]
    connect \CO \extif_I.out_filled_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]
    connect \I0 \extif_I.out_cnt [4]
    connect \I1 \extif_I.out_load
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:216.54-216.77|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.out_cnt_SB_CARRY_I0_2
    connect \CI \extif_I.out_filled_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]
    connect \CO \extif_I.out_filled_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]
    connect \I0 \extif_I.out_cnt [3]
    connect \I1 \extif_I.out_load
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:216.54-216.77|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.out_cnt_SB_CARRY_I0_3
    connect \CI \extif_I.out_filled_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]
    connect \CO \extif_I.out_filled_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]
    connect \I0 \extif_I.out_cnt [2]
    connect \I1 \extif_I.out_load
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:216.54-216.77|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.out_cnt_SB_CARRY_I0_4
    connect \CI \extif_I.out_filled_SB_DFFR_Q_D_SB_LUT4_O_I3 [1]
    connect \CO \extif_I.out_filled_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]
    connect \I0 \extif_I.out_cnt [1]
    connect \I1 \extif_I.out_load
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:216.54-216.77|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.out_cnt_SB_CARRY_I0_5
    connect \CI 1'0
    connect \CO \extif_I.out_filled_SB_DFFR_Q_D_SB_LUT4_O_I3 [1]
    connect \I0 \extif_I.out_cnt [0]
    connect \I1 \extif_I.out_load
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.out_cnt_SB_DFFR_Q
    connect \C \clk
    connect \D \extif_I.out_cnt_SB_DFFR_Q_D
    connect \Q \extif_I.out_cnt [5]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.out_cnt_SB_DFFR_Q_1
    connect \C \clk
    connect \D \extif_I.out_cnt_SB_DFFR_Q_1_D
    connect \Q \extif_I.out_cnt [4]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.out_cnt_SB_DFFR_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \extif_I.out_cnt_SB_DFFR_Q_D_SB_LUT4_O_I1 [4]
    connect \I2 \cpu_I.cpu.mem_if.dat [4]
    connect \I3 \extif_I.b_we_out
    connect \O \extif_I.out_cnt_SB_DFFR_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.out_cnt_SB_DFFR_Q_2
    connect \C \clk
    connect \D \extif_I.out_cnt_SB_DFFR_Q_2_D
    connect \Q \extif_I.out_cnt [3]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.out_cnt_SB_DFFR_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \extif_I.out_cnt_SB_DFFR_Q_D_SB_LUT4_O_I1 [3]
    connect \I2 \cpu_I.cpu.mem_if.dat [3]
    connect \I3 \extif_I.b_we_out
    connect \O \extif_I.out_cnt_SB_DFFR_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.out_cnt_SB_DFFR_Q_3
    connect \C \clk
    connect \D \extif_I.out_cnt_SB_DFFR_Q_3_D
    connect \Q \extif_I.out_cnt [2]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.out_cnt_SB_DFFR_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \extif_I.out_cnt_SB_DFFR_Q_D_SB_LUT4_O_I1 [2]
    connect \I2 \cpu_I.cpu.mem_if.dat [2]
    connect \I3 \extif_I.b_we_out
    connect \O \extif_I.out_cnt_SB_DFFR_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.out_cnt_SB_DFFR_Q_4
    connect \C \clk
    connect \D \extif_I.out_cnt_SB_DFFR_Q_4_D
    connect \Q \extif_I.out_cnt [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.out_cnt_SB_DFFR_Q_4_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \extif_I.out_cnt_SB_DFFR_Q_D_SB_LUT4_O_I1 [1]
    connect \I2 \cpu_I.cpu.mem_if.dat [1]
    connect \I3 \extif_I.b_we_out
    connect \O \extif_I.out_cnt_SB_DFFR_Q_4_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.out_cnt_SB_DFFR_Q_5
    connect \C \clk
    connect \D \extif_I.out_cnt_SB_DFFR_Q_5_D
    connect \Q \extif_I.out_cnt [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.out_cnt_SB_DFFR_Q_5_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \extif_I.out_cnt_SB_DFFR_Q_D_SB_LUT4_O_I1 [0]
    connect \I2 \cpu_I.cpu.mem_if.dat [0]
    connect \I3 \extif_I.b_we_out
    connect \O \extif_I.out_cnt_SB_DFFR_Q_5_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.out_cnt_SB_DFFR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \extif_I.out_cnt_SB_DFFR_Q_D_SB_LUT4_O_I1 [5]
    connect \I2 \cpu_I.cpu.mem_if.o_sh_done_r
    connect \I3 \extif_I.b_we_out
    connect \O \extif_I.out_cnt_SB_DFFR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:216.54-216.77|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.out_cnt_SB_LUT4_I1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \extif_I.out_cnt [5]
    connect \I2 \extif_I.out_load
    connect \I3 \extif_I.out_filled_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]
    connect \O \extif_I.out_cnt_SB_DFFR_Q_D_SB_LUT4_O_I1 [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:216.54-216.77|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.out_cnt_SB_LUT4_I1_1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \extif_I.out_cnt [4]
    connect \I2 \extif_I.out_load
    connect \I3 \extif_I.out_filled_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]
    connect \O \extif_I.out_cnt_SB_DFFR_Q_D_SB_LUT4_O_I1 [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:216.54-216.77|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.out_cnt_SB_LUT4_I1_2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \extif_I.out_cnt [3]
    connect \I2 \extif_I.out_load
    connect \I3 \extif_I.out_filled_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]
    connect \O \extif_I.out_cnt_SB_DFFR_Q_D_SB_LUT4_O_I1 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:216.54-216.77|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.out_cnt_SB_LUT4_I1_3
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \extif_I.out_cnt [2]
    connect \I2 \extif_I.out_load
    connect \I3 \extif_I.out_filled_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]
    connect \O \extif_I.out_cnt_SB_DFFR_Q_D_SB_LUT4_O_I1 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:216.54-216.77|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.out_cnt_SB_LUT4_I1_4
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \extif_I.out_cnt [1]
    connect \I2 \extif_I.out_load
    connect \I3 \extif_I.out_filled_SB_DFFR_Q_D_SB_LUT4_O_I3 [1]
    connect \O \extif_I.out_cnt_SB_DFFR_Q_D_SB_LUT4_O_I1 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:216.54-216.77|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.out_cnt_SB_LUT4_I1_5
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \extif_I.out_cnt [0]
    connect \I2 \extif_I.out_load
    connect \I3 1'0
    connect \O \extif_I.out_cnt_SB_DFFR_Q_D_SB_LUT4_O_I1 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:230.2-237.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \extif_I.out_data_SB_DFFER_Q
    connect \C \clk
    connect \D \extif_I.out_data_SB_DFFER_Q_D
    connect \E \extif_I.out_load
    connect \Q \extif_I.out_data [7]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:230.2-237.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \extif_I.out_data_SB_DFFER_Q_1
    connect \C \clk
    connect \D \extif_I.out_data_SB_DFFER_Q_1_D
    connect \E \extif_I.out_load
    connect \Q \extif_I.out_data [6]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.out_data_SB_DFFER_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [7]
    connect \I2 \usb_I.rx_buf_I.ram_I.ram_rd_data [6]
    connect \I3 \extif_I.out_lsb [0]
    connect \O \extif_I.out_data_SB_DFFER_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:230.2-237.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \extif_I.out_data_SB_DFFER_Q_2
    connect \C \clk
    connect \D \extif_I.out_data_SB_DFFER_Q_2_D
    connect \E \extif_I.out_load
    connect \Q \extif_I.out_data [5]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.out_data_SB_DFFER_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [11]
    connect \I2 \usb_I.rx_buf_I.ram_I.ram_rd_data [10]
    connect \I3 \extif_I.out_lsb [0]
    connect \O \extif_I.out_data_SB_DFFER_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:230.2-237.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \extif_I.out_data_SB_DFFER_Q_3
    connect \C \clk
    connect \D \extif_I.out_data_SB_DFFER_Q_3_D
    connect \E \extif_I.out_load
    connect \Q \extif_I.out_data [4]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.out_data_SB_DFFER_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [3]
    connect \I2 \usb_I.rx_buf_I.ram_I.ram_rd_data [2]
    connect \I3 \extif_I.out_lsb [0]
    connect \O \extif_I.out_data_SB_DFFER_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:230.2-237.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \extif_I.out_data_SB_DFFER_Q_4
    connect \C \clk
    connect \D \extif_I.out_data_SB_DFFER_Q_4_D
    connect \E \extif_I.out_load
    connect \Q \extif_I.out_data [3]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.out_data_SB_DFFER_Q_4_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [13]
    connect \I2 \usb_I.rx_buf_I.ram_I.ram_rd_data [12]
    connect \I3 \extif_I.out_lsb [0]
    connect \O \extif_I.out_data_SB_DFFER_Q_4_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:230.2-237.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \extif_I.out_data_SB_DFFER_Q_5
    connect \C \clk
    connect \D \extif_I.out_data_SB_DFFER_Q_5_D
    connect \E \extif_I.out_load
    connect \Q \extif_I.out_data [2]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.out_data_SB_DFFER_Q_5_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [5]
    connect \I2 \usb_I.rx_buf_I.ram_I.ram_rd_data [4]
    connect \I3 \extif_I.out_lsb [0]
    connect \O \extif_I.out_data_SB_DFFER_Q_5_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:230.2-237.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \extif_I.out_data_SB_DFFER_Q_6
    connect \C \clk
    connect \D \extif_I.out_data_SB_DFFER_Q_6_D
    connect \E \extif_I.out_load
    connect \Q \extif_I.out_data [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.out_data_SB_DFFER_Q_6_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [9]
    connect \I2 \usb_I.rx_buf_I.ram_I.ram_rd_data [8]
    connect \I3 \extif_I.out_lsb [0]
    connect \O \extif_I.out_data_SB_DFFER_Q_6_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:230.2-237.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \extif_I.out_data_SB_DFFER_Q_7
    connect \C \clk
    connect \D \extif_I.out_data_SB_DFFER_Q_7_D
    connect \E \extif_I.out_load
    connect \Q \extif_I.out_data [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.out_data_SB_DFFER_Q_7_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [1]
    connect \I2 \usb_I.rx_buf_I.ram_I.ram_rd_data [0]
    connect \I3 \extif_I.out_lsb [0]
    connect \O \extif_I.out_data_SB_DFFER_Q_7_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.out_data_SB_DFFER_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \usb_I.rx_buf_I.ram_I.ram_rd_data [15]
    connect \I2 \usb_I.rx_buf_I.ram_I.ram_rd_data [14]
    connect \I3 \extif_I.out_lsb [0]
    connect \O \extif_I.out_data_SB_DFFER_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:224.2-225.39|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \extif_I.out_did_read_SB_DFF_Q
    connect \C \clk
    connect \D \extif_I.out_did_read_SB_DFF_Q_D
    connect \Q \extif_I.out_did_read
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \extif_I.out_did_read_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \extif_I.out_filled
    connect \I3 \extif_I.active
    connect \O \extif_I.out_did_read_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.out_filled_SB_DFFR_Q
    connect \C \clk
    connect \D \extif_I.out_filled_SB_DFFR_Q_D
    connect \Q \extif_I.out_filled
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:216.54-216.77|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.out_filled_SB_DFFR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1110101110111110
    connect \I0 \extif_I.b_we_out
    connect \I1 \extif_I.out_filled
    connect \I2 \extif_I.out_load
    connect \I3 \extif_I.out_filled_SB_DFFR_Q_D_SB_LUT4_O_I3 [6]
    connect \O \extif_I.out_filled_SB_DFFR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:230.2-237.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \extif_I.out_last_SB_DFFER_Q
    connect \C \clk
    connect \D \extif_I.out_last_SB_DFFER_Q_D
    connect \E \extif_I.out_load
    connect \Q \extif_I.out_last
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.out_last_SB_DFFER_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000100000000
    connect \I0 \extif_I.out_filled
    connect \I1 \extif_I.out_cnt [1]
    connect \I2 \extif_I.out_cnt [5]
    connect \I3 \extif_I.out_last_SB_DFFER_Q_D_SB_LUT4_O_I3 [3]
    connect \O \extif_I.out_last_SB_DFFER_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.out_last_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000000001
    connect \I0 \extif_I.out_cnt [0]
    connect \I1 \extif_I.out_cnt [3]
    connect \I2 \extif_I.out_cnt [2]
    connect \I3 \extif_I.out_cnt [4]
    connect \O \extif_I.out_last_SB_DFFER_Q_D_SB_LUT4_O_I3 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \extif_I.out_load_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \extif_I.out_valid
    connect \I3 \extif_I.out_did_read
    connect \O \extif_I.out_load
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.out_lsb_SB_DFFR_Q
    connect \C \clk
    connect \D \extif_I.out_lsb_SB_DFFR_Q_D
    connect \Q \extif_I.out_lsb [5]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.out_lsb_SB_DFFR_Q_1
    connect \C \clk
    connect \D \extif_I.out_lsb_SB_DFFR_Q_1_D
    connect \Q \extif_I.out_lsb [4]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:215.36-215.64|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.out_lsb_SB_DFFR_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000010101010000
    connect \I0 \extif_I.b_we_out
    connect \I1 1'0
    connect \I2 \extif_I.out_lsb [4]
    connect \I3 \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]
    connect \O \extif_I.out_lsb_SB_DFFR_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.out_lsb_SB_DFFR_Q_2
    connect \C \clk
    connect \D \extif_I.out_lsb_SB_DFFR_Q_2_D
    connect \Q \extif_I.out_lsb [3]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:215.36-215.64|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.out_lsb_SB_DFFR_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000010101010000
    connect \I0 \extif_I.b_we_out
    connect \I1 1'0
    connect \I2 \extif_I.out_lsb [3]
    connect \I3 \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]
    connect \O \extif_I.out_lsb_SB_DFFR_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.out_lsb_SB_DFFR_Q_3
    connect \C \clk
    connect \D \extif_I.out_lsb_SB_DFFR_Q_3_D
    connect \Q \extif_I.out_lsb [2]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:215.36-215.64|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.out_lsb_SB_DFFR_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000010101010000
    connect \I0 \extif_I.b_we_out
    connect \I1 1'0
    connect \I2 \extif_I.out_lsb [2]
    connect \I3 \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]
    connect \O \extif_I.out_lsb_SB_DFFR_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.out_lsb_SB_DFFR_Q_4
    connect \C \clk
    connect \D \extif_I.out_lsb_SB_DFFR_Q_4_D
    connect \Q \extif_I.out_lsb [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:215.36-215.64|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.out_lsb_SB_DFFR_Q_4_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000010101010000
    connect \I0 \extif_I.b_we_out
    connect \I1 1'0
    connect \I2 \extif_I.out_lsb [1]
    connect \I3 \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O_I3 [1]
    connect \O \extif_I.out_lsb_SB_DFFR_Q_4_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.out_lsb_SB_DFFR_Q_5
    connect \C \clk
    connect \D \extif_I.out_lsb_SB_DFFR_Q_5_D
    connect \Q \extif_I.out_lsb [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:215.36-215.64|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.out_lsb_SB_DFFR_Q_5_D_SB_LUT4_O
    parameter \LUT_INIT 16'0001010000010100
    connect \I0 \extif_I.b_we_out
    connect \I1 \extif_I.out_load
    connect \I2 \extif_I.out_lsb [0]
    connect \I3 1'0
    connect \O \extif_I.out_lsb_SB_DFFR_Q_5_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:215.36-215.64|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000010101010000
    connect \I0 \extif_I.b_we_out
    connect \I1 1'0
    connect \I2 \extif_I.out_lsb [5]
    connect \I3 \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]
    connect \O \extif_I.out_lsb_SB_DFFR_Q_D
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:215.36-215.64|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO
    connect \CI \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]
    connect \CO \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]
    connect \I0 1'0
    connect \I1 \extif_I.out_lsb [4]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:215.36-215.64|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1
    connect \CI \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]
    connect \CO \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]
    connect \I0 1'0
    connect \I1 \extif_I.out_lsb [3]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:215.36-215.64|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2
    connect \CI \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]
    connect \CO \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]
    connect \I0 1'0
    connect \I1 \extif_I.out_lsb [2]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:215.36-215.64|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3
    connect \CI \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O_I3 [1]
    connect \CO \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]
    connect \I0 1'0
    connect \I1 \extif_I.out_lsb [1]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:215.36-215.64|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4
    connect \CI 1'0
    connect \CO \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O_I3 [1]
    connect \I0 \extif_I.out_load
    connect \I1 \extif_I.out_lsb [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \extif_I.out_msb_SB_DFFER_Q
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat [8]
    connect \E \extif_I.b_we_out
    connect \Q \extif_I.out_msb [2]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \extif_I.out_msb_SB_DFFER_Q_1
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat [7]
    connect \E \extif_I.b_we_out
    connect \Q \extif_I.out_msb [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:207.2-218.5|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \extif_I.out_msb_SB_DFFER_Q_2
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat [6]
    connect \E \extif_I.b_we_out
    connect \Q \extif_I.out_msb [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:239.2-243.53|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \extif_I.out_valid_SB_DFFR_Q
    connect \C \clk
    connect \D \extif_I.out_valid_SB_DFFR_Q_D
    connect \Q \extif_I.out_valid
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:231.8-261.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/extif.v:113.19-113.46|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \extif_I.trig_SB_LUT4_I0
    parameter \LUT_INIT 16'1010111111111010
    connect \I0 \extif_I.trig
    connect \I1 1'0
    connect \I2 \extif_I.active
    connect \I3 \extif_I.trig_SB_LUT4_I0_I3 [5]
    connect \O \extif_I.active_SB_DFFR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \extif_I.trig_SB_LUT4_O
    parameter \LUT_INIT 16'1100111100000000
    connect \I0 1'0
    connect \I1 \irom_I.wb_ack
    connect \I2 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \I3 \extif_I.ena
    connect \O \extif_I.trig
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \in_flush_now_SB_LUT4_I2
    parameter \LUT_INIT 16'0000111101110111
    connect \I0 \cpu_I.cpu.bufreg.data [9]
    connect \I1 \epbuf_I.ep_rx_data_lsb [5]
    connect \I2 \in_flush_now
    connect \I3 \cpu_I.cpu.bufreg.data [10]
    connect \O \in_flush_now_SB_LUT4_I2_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \in_flush_now_SB_LUT4_I2_O_SB_LUT4_I0
    parameter \LUT_INIT 16'1111000010111011
    connect \I0 \in_flush_now_SB_LUT4_I2_O [0]
    connect \I1 \in_flush_now_SB_LUT4_I2_O [1]
    connect \I2 \cpu_I.cpu.mem_if.dat [6]
    connect \I3 \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
    connect \O \cpu_I.cpu.mem_if.o_sh_done_r_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \in_flush_now_SB_LUT4_I2_O_SB_LUT4_O
    parameter \LUT_INIT 16'1111100000000000
    connect \I0 \usb_I.csr_bus_req_SB_LUT4_I3_O [1]
    connect \I1 \usb_I.cr_addr [5]
    connect \I2 \usb_I.ep_status_I.s_dout_3 [5]
    connect \I3 \usb_I.cr_pu_ena_SB_LUT4_I0_O [3]
    connect \O \in_flush_now_SB_LUT4_I2_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \in_flush_time_SB_LUT4_I2
    parameter \LUT_INIT 16'0000111101110111
    connect \I0 \cpu_I.cpu.bufreg.data [9]
    connect \I1 \epbuf_I.ep_rx_data_lsb [4]
    connect \I2 \in_flush_time
    connect \I3 \cpu_I.cpu.bufreg.data [10]
    connect \O \in_flush_time_SB_LUT4_I2_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \in_flush_time_SB_LUT4_I2_O_SB_LUT4_O
    parameter \LUT_INIT 16'1111100000000000
    connect \I0 \usb_I.csr_bus_req_SB_LUT4_I3_O [1]
    connect \I1 \usb_I.cr_addr [4]
    connect \I2 \usb_I.ep_status_I.s_dout_3 [4]
    connect \I3 \usb_I.cr_pu_ena_SB_LUT4_I0_O [3]
    connect \O \in_flush_time_SB_LUT4_I2_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \in_last_SB_LUT4_I2
    parameter \LUT_INIT 16'0111111100000000
    connect \I0 \extif_I.active
    connect \I1 \in_valid
    connect \I2 \in_last
    connect \I3 \extif_I.in_inc [6]
    connect \O \in_last_SB_LUT4_I2_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \in_ready_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \extif_I.active
    connect \I3 \extif_I.in_bcnt [6]
    connect \O \in_ready
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:212.4-224.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:54.7-66.6"
  cell \SB_RAM40_4K \irom_I.mem.0.0.0
    parameter \INIT_0 256'0000000100110111000000001001001100100010001000110000010000010011001001000011011100011100111000110111010000010011001001000000001100100000001000111001010000110111000110101110001100000100000100110010110000100011001010000010001100000100100100110000010000010011
    parameter \INIT_1 256'0001010000000011001000100010001100000100000100110000001000010011100010000110001101110100100100111001111011100011011101001001001100100100000000110000000011101111001011000010001100000100000100110100010000110111100000011001001100000001101101110000000100010011
    parameter \INIT_2 256'0101010010000011000001000001001100001001100100110010001000100011001001000011011100101000001000110010100000100011001011000010001100000100000100110100010000110111010101111000001101010111000000110101011010000011010101100000001100000000011001110100010001100011
    parameter \INIT_3 256'0010100000100011011001000011001101000100001101110010101000100011100010010001001111010100011000110000100100010011100010001001001111010100011000110010000000100011000001000001001100000000011001110101010000000011100110101110001110000000011000110000010000010011
    parameter \INIT_4 256'0101110011100011000101000000001111110000111011110010100000100011010001000011011100100000001000110000010000010011111100000110111100101000001000110100010000110111110110001110001110001000100100110000100000110011010111001110001100010100000000111111000011101111
    parameter \INIT_5 256'0010000000100011000001000011001111110110100100110000010000010011100101000011011111111001111011111111000001101111000010001001001100001000000100110010000000100011111100000110111100101000001000110010100000100011011001000011011111110000111011111000000001100111
    parameter \INIT_6 256'1111000001101111111100000110111100001000100100110000100000010011001000000010001111110000011011111111000001101111111100000110111101011000100000110101100000000011100110101110001110001010111000110000010000010011010101001000001100000100000100111111000001101111
    parameter \INIT_7 256'1000000101100111001011000010001100101000001000110000010000010011010001000011011100001000000100110001111010110111111100000110111100100000001000110001010000110111111110011110111111110000011011110101100010000011000010000001001100010000111000110000010000010011
    parameter \INIT_8 256'0100100000010011001000000010001100000100000100110100010000110111010011001110001110000100000000111000000101100111101001100010001101100100001100110001010010000011000001000001001101010000011000110000010000010011011101000001001101011100111000110001010000000011
    parameter \INIT_9 256'1100010010000011110001000000001110000001111001111010001000100011000001000001001110100100001000110001010000000011010010101110001101110100000100110001010000000011100000011110011100001000100100110000100000010011000111101011011100001110000100111111000001101111
    parameter \INIT_A 256'0100010000110111100010001001001101010100011000111100100010010011110001001000001110100010001000110100100011100011000010101110001101110101000100110001100001100011011101010001001111000000011000111111000001101111000000100001001110010110011000111000100001100011
    parameter \INIT_B 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx11110000011011110000001000010011010010000001001100100000001000110110010000110011
    parameter \INIT_C 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    parameter \INIT_D 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    parameter \INIT_E 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    parameter \INIT_F 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    parameter \READ_MODE 2'00
    parameter \WRITE_MODE 2'00
    connect \MASK 16'1111111111111111
    connect \RADDR { 3'000 \cpu_I.cpu.ctrl.o_ibus_adr [9:2] }
    connect \RCLK \clk
    connect \RCLKE 1'1
    connect \RDATA { \irom_I.wb_rdata [15:2] \cpu_I.cpu.i_ibus_rdt [1:0] }
    connect \RE 1'1
    connect \WADDR 11'00000000000
    connect \WCLK 1'x
    connect \WCLKE 1'0
    connect \WDATA 16'xxxxxxxxxxxxxxxx
    connect \WE 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:212.4-224.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v:54.7-66.6"
  cell \SB_RAM40_4K \irom_I.mem.1.0.0
    parameter \INIT_0 256'0100000000000000000001001100000000000000100000000011000000000100000000000000000011111110000001000100000000000100000000000000000000000000100000000000000000000000111111101001010000000010000001000000000000000100000000000000010000010000000001000100000000000000
    parameter \INIT_1 256'0100000110000000000000001000000000010000000000000000000000010010000000000000010000010000000001001111100000000100010000000000010000000000000000000000000001000000010000001000000000000100000001000000000000000000001001000100000110000000000000000001111001000001
    parameter \INIT_2 256'0000000000100100000100000000111100000101100000000000000010000000000000000000000001000010000000000100000000000000010000001000000000000100000001000000000000000000000011000110111100001100010011110000110000101111000011000000111100000000000000010000000000000100
    parameter \INIT_3 256'0100001010000000000000010010010000000000000000000100001100000000000000000000100000000001001010000000010000000000000000000000011100000001000101110100001010000000000010000110000000000000000001001111111111000100111111101100010000001000000001000000000001000100
    parameter \INIT_4 256'1111111000000100010000110000000011110010100111110100001010000000000000000000000001000010100000000000100001100000111100111001111101000000100000000000000000000000111111000000100011111100000010000000000100101000111111100000010001000011000000001111010111011111
    parameter \INIT_5 256'0000000010000000000000001101010000000111111101100000100000000100000000000000000011111011110111111111011100011111000000000010000000001000000000000000100000001111111111110001111101000010100000000100000010000000000000000000000011110001100111110000000000001001
    parameter \INIT_6 256'1111100010011111111100011101111100000000000100000000100000000000000010000000111111110111110111111111101000011111111100110101111111111111101001001111111111000100111111101101010011111010000001000000000010000100000000000000010000010010110011111110110110011111
    parameter \INIT_7 256'0000000000000001010010001000000001001000100000000000010000000100000000000000000001001001000000000000000000000000111001111001111100000000000001000000000000000000111101010001111111110000010111110001001111001111000100110100000011111000111001000000000001110000
    parameter \INIT_8 256'0000000010001000000000001000100000000100000001000000000000000000111111100000010000000000010011100000000000000001000000001000111000000000100101000000000001001000111111111111010000000010100000001111111111100100001111111111010011111110000001000000000000001000
    parameter \INIT_9 256'0000000001011110000000000100111000000000000000000000000010001110000000000001000000000000100011100000000001001000111111101000000010000000000001000000000000001000000000000000000000000000000000000100101100000000000000000000000000000100000000001111101111011111
    parameter \INIT_A 256'0000000000000000111111000000100000000001000111100000010000000100000000000101111000000000000011101111110000000010111111000000010100000001000001000000000000000101000000100000010000000011110001001111111010011111111111111011000000000001110001000000000111001000
    parameter \INIT_B 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx11111000010111111111111110110000000000001000100000000000100010000000000100010100
    parameter \INIT_C 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    parameter \INIT_D 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    parameter \INIT_E 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    parameter \INIT_F 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    parameter \READ_MODE 2'00
    parameter \WRITE_MODE 2'00
    connect \MASK 16'1111111111111111
    connect \RADDR { 3'000 \cpu_I.cpu.ctrl.o_ibus_adr [9:2] }
    connect \RCLK \clk
    connect \RCLKE 1'1
    connect \RDATA \irom_I.wb_rdata [31:16]
    connect \RE 1'1
    connect \WADDR 11'00000000000
    connect \WCLK 1'x
    connect \WCLKE 1'0
    connect \WDATA 16'xxxxxxxxxxxxxxxx
    connect \WE 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:164.4-170.3|/home/runner/work/no2muacm/no2muacm/gateware/rtl/irom.v:34.2-35.30|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \irom_I.wb_ack_SB_DFF_Q
    connect \C \clk
    connect \D \irom_I.wb_ack_SB_DFF_Q_D
    connect \Q \irom_I.wb_ack
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \out_ready_SB_LUT4_I2
    parameter \LUT_INIT 16'0000111111001100
    connect \I0 1'0
    connect \I1 \extif_I.out_did_read
    connect \I2 \out_ready
    connect \I3 \extif_I.out_valid
    connect \O \extif_I.out_valid_SB_DFFR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:400.2-415.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.cel_rel_SB_DFFSR_Q
    connect \C \clk
    connect \D \usb_I.cel_rel_SB_DFFSR_Q_D
    connect \Q \usb_I.cel_rel
    connect \R \usb_I.csr_bus_clear
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.cel_rel_SB_DFFSR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0100000000000000
    connect \I0 \cpu_I.cpu.bufreg.data [1]
    connect \I1 \cpu_I.cpu.bufreg.data [0]
    connect \I2 \cpu_I.cpu.decode.o_op_b_source
    connect \I3 \cpu_I.cpu.mem_if.dat [13]
    connect \O \usb_I.cel_rel_SB_DFFSR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.cel_rel_SB_LUT4_I0
    parameter \LUT_INIT 16'0000101110111011
    connect \I0 \usb_I.cel_rel
    connect \I1 \usb_I.trans_I.cel_state_i
    connect \I2 \usb_I.trans_I.mc_op_ep
    connect \I3 \usb_I.trans_I.mc_opcode [8]
    connect \O \usb_I.cel_rel_SB_LUT4_I0_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:446.2-452.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.cr_addr_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat [6]
    connect \E \usb_I.cr_bus_we
    connect \Q \usb_I.cr_addr [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:446.2-452.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.cr_addr_SB_DFFE_Q_1
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.o_sh_done_r
    connect \E \usb_I.cr_bus_we
    connect \Q \usb_I.cr_addr [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:446.2-452.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.cr_addr_SB_DFFE_Q_2
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat [4]
    connect \E \usb_I.cr_bus_we
    connect \Q \usb_I.cr_addr [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:446.2-452.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.cr_addr_SB_DFFE_Q_3
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat [3]
    connect \E \usb_I.cr_bus_we
    connect \Q \usb_I.cr_addr [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:446.2-452.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.cr_addr_SB_DFFE_Q_4
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat [2]
    connect \E \usb_I.cr_bus_we
    connect \Q \usb_I.cr_addr [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:446.2-452.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.cr_addr_SB_DFFE_Q_5
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat [1]
    connect \E \usb_I.cr_bus_we
    connect \Q \usb_I.cr_addr [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:446.2-452.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.cr_addr_SB_DFFE_Q_6
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat [0]
    connect \E \usb_I.cr_bus_we
    connect \Q \usb_I.cr_addr [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:446.2-452.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.cr_addr_chk_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat [7]
    connect \E \usb_I.cr_bus_we
    connect \Q \usb_I.cr_addr_chk
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.cr_addr_chk_SB_LUT4_I1
    parameter \LUT_INIT 16'1111100000000000
    connect \I0 \usb_I.csr_bus_req_SB_LUT4_I3_O [1]
    connect \I1 \usb_I.cr_addr_chk
    connect \I2 \usb_I.ep_status_I.s_dout_3 [7]
    connect \I3 \usb_I.cr_pu_ena_SB_LUT4_I0_O [3]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_24_D_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.cr_addr_chk_SB_LUT4_I3
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.pid_is_token
    connect \I3 \usb_I.cr_addr_chk
    connect \O \usb_I.cr_addr_chk_SB_LUT4_I3_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.cr_addr_chk_SB_LUT4_I3_O_SB_LUT4_I1
    parameter \LUT_INIT 16'0011111100000000
    connect \I0 1'0
    connect \I1 \usb_I.cr_addr_chk_SB_LUT4_I3_O [0]
    connect \I2 \usb_I.cr_addr_chk_SB_LUT4_I3_O [1]
    connect \I3 \usb_I.cr_addr_chk_SB_LUT4_I3_O [2]
    connect \O \usb_I.trans_I.pkt_pid_SB_DFFE_Q_D_SB_LUT4_O_I2 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.cr_addr_chk_SB_LUT4_I3_O_SB_LUT4_O
    parameter \LUT_INIT 16'1001000000001001
    connect \I0 \usb_I.cr_addr [1]
    connect \I1 \usb_I.rx_pkt_I.token_data [1]
    connect \I2 \usb_I.cr_addr [3]
    connect \I3 \usb_I.rx_pkt_I.token_data [3]
    connect \O \usb_I.cr_addr_chk_SB_LUT4_I3_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.cr_addr_chk_SB_LUT4_I3_O_SB_LUT4_O_1
    parameter \LUT_INIT 16'1001000000000000
    connect \I0 \usb_I.cr_addr [0]
    connect \I1 \usb_I.rx_pkt_I.token_data [0]
    connect \I2 \usb_I.cr_addr_chk_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [2]
    connect \I3 \usb_I.cr_addr_chk_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [3]
    connect \O \usb_I.cr_addr_chk_SB_LUT4_I3_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.cr_addr_chk_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O
    parameter \LUT_INIT 16'1001000000001001
    connect \I0 \usb_I.cr_addr [5]
    connect \I1 \usb_I.rx_pkt_I.token_data [5]
    connect \I2 \usb_I.rx_pkt_I.token_data [6]
    connect \I3 \usb_I.cr_addr [6]
    connect \O \usb_I.cr_addr_chk_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.cr_addr_chk_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1
    parameter \LUT_INIT 16'1001000000001001
    connect \I0 \usb_I.cr_addr [2]
    connect \I1 \usb_I.rx_pkt_I.token_data [2]
    connect \I2 \usb_I.rx_pkt_I.token_data [4]
    connect \I3 \usb_I.cr_addr [4]
    connect \O \usb_I.cr_addr_chk_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:400.2-415.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.cr_bus_we_SB_DFFSR_Q
    connect \C \clk
    connect \D \usb_I.cr_bus_we_SB_DFFSR_Q_D [1]
    connect \Q \usb_I.cr_bus_we
    connect \R \usb_I.csr_bus_clear
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.cr_bus_we_SB_DFFSR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000001100000000
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.bufreg.data [0]
    connect \I2 \cpu_I.cpu.bufreg.data [1]
    connect \I3 \cpu_I.cpu.decode.o_op_b_source
    connect \O \usb_I.cr_bus_we_SB_DFFSR_Q_D [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:446.2-452.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.cr_cel_ena_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat [12]
    connect \E \usb_I.cr_bus_we
    connect \Q \usb_I.cr_cel_ena
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.cr_cel_ena_SB_LUT4_I0
    parameter \LUT_INIT 16'0000110000001010
    connect \I0 \usb_I.cr_cel_ena
    connect \I1 \usb_I.genblk1.evt_cnt [0]
    connect \I2 \cpu_I.cpu.bufreg.data [0]
    connect \I3 \cpu_I.cpu.bufreg.data [1]
    connect \O \usb_I.cr_cel_ena_SB_LUT4_I0_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:446.2-452.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.cr_pu_ena_SB_DFFE_Q
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat [15]
    connect \E \usb_I.cr_bus_we
    connect \Q \usb_I.cr_pu_ena
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.cr_pu_ena_SB_LUT4_I0
    parameter \LUT_INIT 16'0000000000000111
    connect \I0 \usb_I.cr_pu_ena
    connect \I1 \usb_I.csr_bus_req_SB_LUT4_I3_O [1]
    connect \I2 \usb_I.csr_bus_req_SB_LUT4_I3_O [2]
    connect \I3 \usb_I.ep_status_I.s_dout_3 [15]
    connect \O \usb_I.cr_pu_ena_SB_LUT4_I0_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.cr_pu_ena_SB_LUT4_I0_O_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000001111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.bufreg.data [9]
    connect \I3 \cpu_I.cpu.bufreg.data [10]
    connect \O \usb_I.cr_pu_ena_SB_LUT4_I0_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \usb_I.csr_bus_clear_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \usb_I.csr_bus_req_SB_DFF_Q_D
    connect \O \usb_I.csr_bus_clear
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:400.2-415.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.csr_bus_req_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.csr_bus_req_SB_DFF_Q_D
    connect \Q \usb_I.csr_bus_req
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.csr_bus_req_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0001000000000000
    connect \I0 \usb_I.csr_bus_req
    connect \I1 \cpu_I.cpu.bufreg.data [8]
    connect \I2 \extif_I.b_ack_SB_LUT4_I1_I2 [2]
    connect \I3 \usb_I.cr_pu_ena_SB_LUT4_I0_O [3]
    connect \O \usb_I.csr_bus_req_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.csr_bus_req_SB_LUT4_I1
    parameter \LUT_INIT 16'0100000000000000
    connect \I0 \cpu_I.cpu.bufreg.data [0]
    connect \I1 \usb_I.csr_bus_req
    connect \I2 \cpu_I.cpu.bufreg.data [1]
    connect \I3 \usb_I.genblk1.evt_cnt [3]
    connect \O \usb_I.csr_bus_req_SB_LUT4_I3_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.csr_bus_req_SB_LUT4_I3
    parameter \LUT_INIT 16'0000001100000000
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.bufreg.data [0]
    connect \I2 \cpu_I.cpu.bufreg.data [1]
    connect \I3 \usb_I.csr_bus_req
    connect \O \usb_I.csr_bus_req_SB_LUT4_I3_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_rx_addr_0_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.bufreg.data [6]
    connect \I2 \extif_I.out_msb [2]
    connect \I3 \extif_I.active
    connect \O \usb_I.ep_rx_addr_0 [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_rx_addr_0_SB_LUT4_O_1
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.bufreg.data [5]
    connect \I2 \extif_I.out_msb [1]
    connect \I3 \extif_I.active
    connect \O \usb_I.ep_rx_addr_0 [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_rx_addr_0_SB_LUT4_O_2
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.bufreg.data [4]
    connect \I2 \extif_I.out_msb [0]
    connect \I3 \extif_I.active
    connect \O \usb_I.ep_rx_addr_0 [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_rx_addr_0_SB_LUT4_O_3
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.bufreg.data [3]
    connect \I2 \extif_I.out_lsb [5]
    connect \I3 \extif_I.active
    connect \O \usb_I.ep_rx_addr_0 [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_rx_addr_0_SB_LUT4_O_4
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.bufreg.data [2]
    connect \I2 \extif_I.out_lsb [4]
    connect \I3 \extif_I.active
    connect \O \usb_I.ep_rx_addr_0 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_rx_addr_0_SB_LUT4_O_5
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.bufreg.data [1]
    connect \I2 \extif_I.out_lsb [3]
    connect \I3 \extif_I.active
    connect \O \usb_I.ep_rx_addr_0 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_rx_addr_0_SB_LUT4_O_6
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.bufreg.data [0]
    connect \I2 \extif_I.out_lsb [2]
    connect \I3 \extif_I.active
    connect \O \usb_I.ep_rx_addr_0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_rx_addr_0_SB_LUT4_O_7
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \epbuf_I.b_cyd
    connect \I2 \extif_I.out_lsb [1]
    connect \I3 \extif_I.active
    connect \O \usb_I.ep_rx_addr_0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.addr_1_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.ep_status_I.addr_1_SB_DFF_Q_D
    connect \Q \usb_I.ep_status_I.addr_1 [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.addr_1_SB_DFF_Q_1
    connect \C \clk
    connect \D \usb_I.ep_status_I.addr_1_SB_DFF_Q_1_D
    connect \Q \usb_I.ep_status_I.addr_1 [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_status_I.addr_1_SB_DFF_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.trans_endp [2]
    connect \I2 \cpu_I.cpu.bufreg.data [6]
    connect \I3 \usb_I.ep_status_I.s_ready_0_i
    connect \O \usb_I.ep_status_I.addr_1_SB_DFF_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.addr_1_SB_DFF_Q_2
    connect \C \clk
    connect \D \usb_I.ep_status_I.addr_1_SB_DFF_Q_2_D
    connect \Q \usb_I.ep_status_I.addr_1 [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_status_I.addr_1_SB_DFF_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.trans_endp [1]
    connect \I2 \cpu_I.cpu.bufreg.data [5]
    connect \I3 \usb_I.ep_status_I.s_ready_0_i
    connect \O \usb_I.ep_status_I.addr_1_SB_DFF_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.addr_1_SB_DFF_Q_3
    connect \C \clk
    connect \D \usb_I.ep_status_I.addr_1_SB_DFF_Q_3_D
    connect \Q \usb_I.ep_status_I.addr_1 [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_status_I.addr_1_SB_DFF_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.trans_endp [0]
    connect \I2 \cpu_I.cpu.bufreg.data [4]
    connect \I3 \usb_I.ep_status_I.s_ready_0_i
    connect \O \usb_I.ep_status_I.addr_1_SB_DFF_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.addr_1_SB_DFF_Q_4
    connect \C \clk
    connect \D \usb_I.ep_status_I.addr_1_SB_DFF_Q_4_D
    connect \Q \usb_I.ep_status_I.addr_1 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.addr_1_SB_DFF_Q_5
    connect \C \clk
    connect \D \usb_I.ep_status_I.addr_1_SB_DFF_Q_5_D
    connect \Q \usb_I.ep_status_I.addr_1 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_status_I.addr_1_SB_DFF_Q_5_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.epfw_state [1]
    connect \I2 \cpu_I.cpu.bufreg.data [2]
    connect \I3 \usb_I.ep_status_I.s_ready_0_i
    connect \O \usb_I.ep_status_I.addr_1_SB_DFF_Q_5_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.addr_1_SB_DFF_Q_6
    connect \C \clk
    connect \D \usb_I.ep_status_I.addr_1_SB_DFF_Q_6_D
    connect \Q \usb_I.ep_status_I.addr_1 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.ep_status_I.addr_1_SB_DFF_Q_6_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000010001000
    connect \I0 \usb_I.trans_I.epfw_state [1]
    connect \I1 \usb_I.trans_I.ep_bd_idx_cur
    connect \I2 \cpu_I.cpu.bufreg.data [1]
    connect \I3 \usb_I.ep_status_I.s_ready_0_i
    connect \O \usb_I.ep_status_I.addr_1_SB_DFF_Q_6_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.addr_1_SB_DFF_Q_7
    connect \C \clk
    connect \D \usb_I.ep_status_I.addr_1_SB_DFF_Q_7_D
    connect \Q \usb_I.ep_status_I.addr_1 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_status_I.addr_1_SB_DFF_Q_7_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.epfw_state [0]
    connect \I2 \cpu_I.cpu.bufreg.data [0]
    connect \I3 \usb_I.ep_status_I.s_ready_0_i
    connect \O \usb_I.ep_status_I.addr_1_SB_DFF_Q_7_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_status_I.addr_1_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.trans_endp [3]
    connect \I2 \cpu_I.cpu.bufreg.data [7]
    connect \I3 \usb_I.ep_status_I.s_ready_0_i
    connect \O \usb_I.ep_status_I.addr_1_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.ep_status_I.din_1_SB_DFFSR_Q
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat [11]
    connect \Q \usb_I.ep_status_I.din_1 [11]
    connect \R \usb_I.ep_status_I.p_write_0
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.ep_status_I.din_1_SB_DFFSR_Q_1
    connect \C \clk
    connect \D \cpu_I.cpu.mem_if.dat [10]
    connect \Q \usb_I.ep_status_I.din_1 [10]
    connect \R \usb_I.ep_status_I.p_write_0
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.din_1_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.ep_status_I.din_1_SB_DFF_Q_D
    connect \Q \usb_I.ep_status_I.din_1 [15]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.din_1_SB_DFF_Q_1
    connect \C \clk
    connect \D \usb_I.ep_status_I.din_1_SB_DFF_Q_1_D
    connect \Q \usb_I.ep_status_I.din_1 [14]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.din_1_SB_DFF_Q_10
    connect \C \clk
    connect \D \usb_I.ep_status_I.din_1_SB_DFF_Q_10_D
    connect \Q \usb_I.ep_status_I.din_1 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.ep_status_I.din_1_SB_DFF_Q_10_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000100011110000
    connect \I0 \usb_I.trans_I.epfw_state [1]
    connect \I1 \usb_I.trans_I.xfer_length [3]
    connect \I2 \cpu_I.cpu.mem_if.dat [3]
    connect \I3 \usb_I.ep_status_I.p_write_0
    connect \O \usb_I.ep_status_I.din_1_SB_DFF_Q_10_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.din_1_SB_DFF_Q_11
    connect \C \clk
    connect \D \usb_I.ep_status_I.din_1_SB_DFF_Q_11_D
    connect \Q \usb_I.ep_status_I.din_1 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_status_I.din_1_SB_DFF_Q_11_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111111001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [2]
    connect \I2 \usb_I.ep_status_I.din_1_SB_DFF_Q_11_D_SB_LUT4_O_I2 [1]
    connect \I3 \usb_I.ep_status_I.p_write_0
    connect \O \usb_I.ep_status_I.din_1_SB_DFF_Q_11_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_status_I.din_1_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100110011
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.ep_type [2]
    connect \I2 \usb_I.trans_I.xfer_length [2]
    connect \I3 \usb_I.trans_I.epfw_state [1]
    connect \O \usb_I.ep_status_I.din_1_SB_DFF_Q_11_D_SB_LUT4_O_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.din_1_SB_DFF_Q_12
    connect \C \clk
    connect \D \usb_I.ep_status_I.din_1_SB_DFF_Q_12_D
    connect \Q \usb_I.ep_status_I.din_1 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_status_I.din_1_SB_DFF_Q_12_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111111001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [1]
    connect \I2 \usb_I.ep_status_I.din_1_SB_DFF_Q_12_D_SB_LUT4_O_I2 [1]
    connect \I3 \usb_I.ep_status_I.p_write_0
    connect \O \usb_I.ep_status_I.din_1_SB_DFF_Q_12_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_status_I.din_1_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100110011
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.ep_type [1]
    connect \I2 \usb_I.trans_I.xfer_length [1]
    connect \I3 \usb_I.trans_I.epfw_state [1]
    connect \O \usb_I.ep_status_I.din_1_SB_DFF_Q_12_D_SB_LUT4_O_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.din_1_SB_DFF_Q_13
    connect \C \clk
    connect \D \usb_I.ep_status_I.din_1_SB_DFF_Q_13_D
    connect \Q \usb_I.ep_status_I.din_1 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_status_I.din_1_SB_DFF_Q_13_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111111001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [0]
    connect \I2 \usb_I.ep_status_I.din_1_SB_DFF_Q_13_D_SB_LUT4_O_I2 [1]
    connect \I3 \usb_I.ep_status_I.p_write_0
    connect \O \usb_I.ep_status_I.din_1_SB_DFF_Q_13_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_status_I.din_1_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100110011
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.ep_type [0]
    connect \I2 \usb_I.trans_I.xfer_length [0]
    connect \I3 \usb_I.trans_I.epfw_state [1]
    connect \O \usb_I.ep_status_I.din_1_SB_DFF_Q_13_D_SB_LUT4_O_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.ep_status_I.din_1_SB_DFF_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000100011110000
    connect \I0 \usb_I.trans_I.epfw_state [1]
    connect \I1 \usb_I.trans_I.bd_state [1]
    connect \I2 \cpu_I.cpu.mem_if.dat [14]
    connect \I3 \usb_I.ep_status_I.p_write_0
    connect \O \usb_I.ep_status_I.din_1_SB_DFF_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.din_1_SB_DFF_Q_2
    connect \C \clk
    connect \D \usb_I.ep_status_I.din_1_SB_DFF_Q_2_D
    connect \Q \usb_I.ep_status_I.din_1 [13]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.ep_status_I.din_1_SB_DFF_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000100011110000
    connect \I0 \usb_I.trans_I.epfw_state [1]
    connect \I1 \usb_I.trans_I.bd_state [0]
    connect \I2 \cpu_I.cpu.mem_if.dat [13]
    connect \I3 \usb_I.ep_status_I.p_write_0
    connect \O \usb_I.ep_status_I.din_1_SB_DFF_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.din_1_SB_DFF_Q_3
    connect \C \clk
    connect \D \usb_I.ep_status_I.din_1_SB_DFF_Q_3_D
    connect \Q \usb_I.ep_status_I.din_1 [12]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.ep_status_I.din_1_SB_DFF_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000100011110000
    connect \I0 \usb_I.trans_I.epfw_state [1]
    connect \I1 \usb_I.trans_I.trans_is_setup
    connect \I2 \cpu_I.cpu.mem_if.dat [12]
    connect \I3 \usb_I.ep_status_I.p_write_0
    connect \O \usb_I.ep_status_I.din_1_SB_DFF_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.din_1_SB_DFF_Q_4
    connect \C \clk
    connect \D \usb_I.ep_status_I.din_1_SB_DFF_Q_4_D
    connect \Q \usb_I.ep_status_I.din_1 [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.ep_status_I.din_1_SB_DFF_Q_4_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000100011110000
    connect \I0 \usb_I.trans_I.epfw_state [1]
    connect \I1 \usb_I.trans_I.xfer_length [9]
    connect \I2 \cpu_I.cpu.mem_if.dat [9]
    connect \I3 \usb_I.ep_status_I.p_write_0
    connect \O \usb_I.ep_status_I.din_1_SB_DFF_Q_4_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.din_1_SB_DFF_Q_5
    connect \C \clk
    connect \D \usb_I.ep_status_I.din_1_SB_DFF_Q_5_D
    connect \Q \usb_I.ep_status_I.din_1 [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.ep_status_I.din_1_SB_DFF_Q_5_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000100011110000
    connect \I0 \usb_I.trans_I.epfw_state [1]
    connect \I1 \usb_I.trans_I.xfer_length [8]
    connect \I2 \cpu_I.cpu.mem_if.dat [8]
    connect \I3 \usb_I.ep_status_I.p_write_0
    connect \O \usb_I.ep_status_I.din_1_SB_DFF_Q_5_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.din_1_SB_DFF_Q_6
    connect \C \clk
    connect \D \usb_I.ep_status_I.din_1_SB_DFF_Q_6_D
    connect \Q \usb_I.ep_status_I.din_1 [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_status_I.din_1_SB_DFF_Q_6_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111111001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [7]
    connect \I2 \usb_I.ep_status_I.din_1_SB_DFF_Q_6_D_SB_LUT4_O_I2 [1]
    connect \I3 \usb_I.ep_status_I.p_write_0
    connect \O \usb_I.ep_status_I.din_1_SB_DFF_Q_6_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_status_I.din_1_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100110011
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.ep_data_toggle
    connect \I2 \usb_I.trans_I.xfer_length [7]
    connect \I3 \usb_I.trans_I.epfw_state [1]
    connect \O \usb_I.ep_status_I.din_1_SB_DFF_Q_6_D_SB_LUT4_O_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.din_1_SB_DFF_Q_7
    connect \C \clk
    connect \D \usb_I.ep_status_I.din_1_SB_DFF_Q_7_D
    connect \Q \usb_I.ep_status_I.din_1 [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_status_I.din_1_SB_DFF_Q_7_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111111001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [6]
    connect \I2 \usb_I.ep_status_I.din_1_SB_DFF_Q_7_D_SB_LUT4_O_I2 [1]
    connect \I3 \usb_I.ep_status_I.p_write_0
    connect \O \usb_I.ep_status_I.din_1_SB_DFF_Q_7_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.din_1_SB_DFF_Q_8
    connect \C \clk
    connect \D \usb_I.ep_status_I.din_1_SB_DFF_Q_8_D
    connect \Q \usb_I.ep_status_I.din_1 [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_status_I.din_1_SB_DFF_Q_8_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111111001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.o_sh_done_r
    connect \I2 \usb_I.trans_I.ep_bd_ctrl_SB_LUT4_I1_O [1]
    connect \I3 \usb_I.ep_status_I.p_write_0
    connect \O \usb_I.ep_status_I.din_1_SB_DFF_Q_8_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.din_1_SB_DFF_Q_9
    connect \C \clk
    connect \D \usb_I.ep_status_I.din_1_SB_DFF_Q_9_D
    connect \Q \usb_I.ep_status_I.din_1 [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.ep_status_I.din_1_SB_DFF_Q_9_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111111001100
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.mem_if.dat [4]
    connect \I2 \usb_I.ep_status_I.din_1_SB_DFF_Q_9_D_SB_LUT4_O_I2 [1]
    connect \I3 \usb_I.ep_status_I.p_write_0
    connect \O \usb_I.ep_status_I.din_1_SB_DFF_Q_9_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.ep_status_I.din_1_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000100011110000
    connect \I0 \usb_I.trans_I.epfw_state [1]
    connect \I1 \usb_I.trans_I.bd_state [2]
    connect \I2 \cpu_I.cpu.mem_if.dat [15]
    connect \I3 \usb_I.ep_status_I.p_write_0
    connect \O \usb_I.ep_status_I.din_1_SB_DFF_Q_D
  end
  attribute \hdlname "usb_I ep_status_I ebr_I"
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:89.4-101.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3"
  cell \SB_RAM40_4K \usb_I.ep_status_I.ebr_I
    parameter \INIT_0 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000011000000000110000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000100110
    parameter \INIT_1 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_2 256'0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100
    parameter \INIT_3 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000000000000000000000000100
    parameter \INIT_4 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_5 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_6 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_7 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_8 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_9 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_MODE 0
    parameter signed \WRITE_MODE 0
    connect \MASK 16'0000000000000000
    connect \RADDR { 3'000 \usb_I.ep_status_I.addr_1 }
    connect \RCLK \clk
    connect \RCLKE 1'1
    connect \RDATA \usb_I.ep_status_I.dout_2
    connect \RE 1'1
    connect \WADDR { 3'000 \usb_I.ep_status_I.addr_1 }
    connect \WCLK \clk
    connect \WCLKE \usb_I.ep_status_I.we_1
    connect \WDATA \usb_I.ep_status_I.din_1
    connect \WE 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:76.2-78.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.ep_status_I.p_dout_3_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [15]
    connect \E \usb_I.ep_status_I.p_read_2
    connect \Q \usb_I.ep_status_I.p_dout_3 [15]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:76.2-78.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_1
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [14]
    connect \E \usb_I.ep_status_I.p_read_2
    connect \Q \usb_I.ep_status_I.p_dout_3 [14]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:76.2-78.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_10
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [2]
    connect \E \usb_I.ep_status_I.p_read_2
    connect \Q \usb_I.ep_status_I.p_dout_3 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:76.2-78.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_11
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [1]
    connect \E \usb_I.ep_status_I.p_read_2
    connect \Q \usb_I.ep_status_I.p_dout_3 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:76.2-78.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_12
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [0]
    connect \E \usb_I.ep_status_I.p_read_2
    connect \Q \usb_I.ep_status_I.p_dout_3 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:76.2-78.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_2
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [13]
    connect \E \usb_I.ep_status_I.p_read_2
    connect \Q \usb_I.ep_status_I.p_dout_3 [13]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:76.2-78.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_3
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [9]
    connect \E \usb_I.ep_status_I.p_read_2
    connect \Q \usb_I.ep_status_I.p_dout_3 [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:76.2-78.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_4
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [8]
    connect \E \usb_I.ep_status_I.p_read_2
    connect \Q \usb_I.ep_status_I.p_dout_3 [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:76.2-78.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_5
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [7]
    connect \E \usb_I.ep_status_I.p_read_2
    connect \Q \usb_I.ep_status_I.p_dout_3 [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:76.2-78.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_6
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [6]
    connect \E \usb_I.ep_status_I.p_read_2
    connect \Q \usb_I.ep_status_I.p_dout_3 [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:76.2-78.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_7
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [5]
    connect \E \usb_I.ep_status_I.p_read_2
    connect \Q \usb_I.ep_status_I.p_dout_3 [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:76.2-78.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_8
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [4]
    connect \E \usb_I.ep_status_I.p_read_2
    connect \Q \usb_I.ep_status_I.p_dout_3 [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:76.2-78.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_9
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [3]
    connect \E \usb_I.ep_status_I.p_read_2
    connect \Q \usb_I.ep_status_I.p_dout_3 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:297.2-329.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.ep_status_I.p_read_0_SB_DFFR_Q
    connect \C \clk
    connect \D \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I0_O [2]
    connect \Q \usb_I.ep_status_I.p_read_0
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.p_read_1_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.ep_status_I.p_read_0
    connect \Q \usb_I.ep_status_I.p_read_1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:67.2-73.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.p_read_2_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.ep_status_I.p_read_1
    connect \Q \usb_I.ep_status_I.p_read_2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:297.2-329.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.ep_status_I.p_write_0_SB_DFFR_Q
    connect \C \clk
    connect \D \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I0_O [3]
    connect \Q \usb_I.ep_status_I.p_write_0
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:80.2-82.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [15]
    connect \E \usb_I.ep_status_I.s_read_2
    connect \Q \usb_I.ep_status_I.s_dout_3 [15]
    connect \R \usb_I.ep_status_I.s_zero_2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:80.2-82.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_1
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [14]
    connect \E \usb_I.ep_status_I.s_read_2
    connect \Q \usb_I.ep_status_I.s_dout_3 [14]
    connect \R \usb_I.ep_status_I.s_zero_2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:80.2-82.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_10
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [5]
    connect \E \usb_I.ep_status_I.s_read_2
    connect \Q \usb_I.ep_status_I.s_dout_3 [5]
    connect \R \usb_I.ep_status_I.s_zero_2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:80.2-82.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_11
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [4]
    connect \E \usb_I.ep_status_I.s_read_2
    connect \Q \usb_I.ep_status_I.s_dout_3 [4]
    connect \R \usb_I.ep_status_I.s_zero_2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:80.2-82.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_12
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [3]
    connect \E \usb_I.ep_status_I.s_read_2
    connect \Q \usb_I.ep_status_I.s_dout_3 [3]
    connect \R \usb_I.ep_status_I.s_zero_2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:80.2-82.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_13
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [2]
    connect \E \usb_I.ep_status_I.s_read_2
    connect \Q \usb_I.ep_status_I.s_dout_3 [2]
    connect \R \usb_I.ep_status_I.s_zero_2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:80.2-82.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_14
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [1]
    connect \E \usb_I.ep_status_I.s_read_2
    connect \Q \usb_I.ep_status_I.s_dout_3 [1]
    connect \R \usb_I.ep_status_I.s_zero_2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:80.2-82.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_15
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [0]
    connect \E \usb_I.ep_status_I.s_read_2
    connect \Q \usb_I.ep_status_I.s_dout_3 [0]
    connect \R \usb_I.ep_status_I.s_zero_2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:80.2-82.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_2
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [13]
    connect \E \usb_I.ep_status_I.s_read_2
    connect \Q \usb_I.ep_status_I.s_dout_3 [13]
    connect \R \usb_I.ep_status_I.s_zero_2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:80.2-82.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_3
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [12]
    connect \E \usb_I.ep_status_I.s_read_2
    connect \Q \usb_I.ep_status_I.s_dout_3 [12]
    connect \R \usb_I.ep_status_I.s_zero_2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:80.2-82.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_4
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [11]
    connect \E \usb_I.ep_status_I.s_read_2
    connect \Q \usb_I.ep_status_I.s_dout_3 [11]
    connect \R \usb_I.ep_status_I.s_zero_2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:80.2-82.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_5
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [10]
    connect \E \usb_I.ep_status_I.s_read_2
    connect \Q \usb_I.ep_status_I.s_dout_3 [10]
    connect \R \usb_I.ep_status_I.s_zero_2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:80.2-82.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_6
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [9]
    connect \E \usb_I.ep_status_I.s_read_2
    connect \Q \usb_I.ep_status_I.s_dout_3 [9]
    connect \R \usb_I.ep_status_I.s_zero_2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:80.2-82.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_7
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [8]
    connect \E \usb_I.ep_status_I.s_read_2
    connect \Q \usb_I.ep_status_I.s_dout_3 [8]
    connect \R \usb_I.ep_status_I.s_zero_2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:80.2-82.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_8
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [7]
    connect \E \usb_I.ep_status_I.s_read_2
    connect \Q \usb_I.ep_status_I.s_dout_3 [7]
    connect \R \usb_I.ep_status_I.s_zero_2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:80.2-82.45|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_9
    connect \C \clk
    connect \D \usb_I.ep_status_I.dout_2 [6]
    connect \E \usb_I.ep_status_I.s_read_2
    connect \Q \usb_I.ep_status_I.s_dout_3 [6]
    connect \R \usb_I.ep_status_I.s_zero_2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.s_read_1_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.ep_status_I.s_ready_0_i
    connect \Q \usb_I.ep_status_I.s_read_1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.ep_status_I.s_read_1_SB_LUT4_I2
    parameter \LUT_INIT 16'1111111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.ep_status_I.s_read_1
    connect \I3 \usb_I.ep_status_I.s_zero_1
    connect \O \usb_I.ep_status_I.s_read_2_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:67.2-73.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.s_read_2_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.ep_status_I.s_read_2_SB_DFF_Q_D
    connect \Q \usb_I.ep_status_I.s_read_2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.ep_status_I.s_ready_0_i_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000001111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.ep_status_I.p_write_0
    connect \I3 \usb_I.ep_status_I.p_read_0
    connect \O \usb_I.ep_status_I.s_ready_0_i
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.s_zero_1_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.ep_status_I.s_zero_1_SB_DFF_Q_D
    connect \Q \usb_I.ep_status_I.s_zero_1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:67.2-73.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.s_zero_2_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.ep_status_I.s_zero_1
    connect \Q \usb_I.ep_status_I.s_zero_2
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_status.v:55.2-64.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:377.16-393.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.ep_status_I.we_1_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.ep_status_I.we_1_SB_DFF_Q_D
    connect \Q \usb_I.ep_status_I.we_1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:478.2-482.96|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.eps_bus_ack_wait_SB_DFFR_Q
    connect \C \clk
    connect \D \usb_I.eps_bus_ack_wait_SB_DFFR_Q_D
    connect \Q \usb_I.eps_bus_ack_wait
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.eps_bus_ack_wait_SB_DFFR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011110100
    connect \I0 \cpu_I.cpu.decode.o_op_b_source
    connect \I1 \usb_I.eps_bus_ack_wait
    connect \I2 \usb_I.eps_bus_req_SB_LUT4_I3_O [2]
    connect \I3 \usb_I.eps_bus_req_ok_dly [2]
    connect \O \usb_I.eps_bus_ack_wait_SB_DFFR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.eps_bus_ack_wait_SB_LUT4_I2
    parameter \LUT_INIT 16'0001111100000000
    connect \I0 \cpu_I.cpu.decode.o_op_b_source
    connect \I1 \usb_I.eps_bus_req_ok_dly [2]
    connect \I2 \usb_I.eps_bus_ack_wait
    connect \I3 \extif_I.b_ack_SB_LUT4_I3_O [3]
    connect \O \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.eps_bus_clear_SB_LUT4_O
    parameter \LUT_INIT 16'1110111111111111
    connect \I0 \usb_I.eps_bus_req_SB_LUT4_I3_O [2]
    connect \I1 \usb_I.eps_bus_ack_wait
    connect \I2 \usb_I.cr_pu_ena_SB_LUT4_I0_O [3]
    connect \I3 \extif_I.b_ack_SB_LUT4_I1_I2 [2]
    connect \O \usb_I.eps_bus_clear
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:455.2-464.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.eps_bus_read_SB_DFFSR_Q
    connect \C \clk
    connect \D \usb_I.eps_bus_read_SB_DFFSR_Q_D
    connect \Q \usb_I.eps_bus_read
    connect \R \usb_I.eps_bus_clear
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.eps_bus_read_SB_DFFSR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.decode.o_op_b_source
    connect \I3 \cpu_I.cpu.bufreg.data [8]
    connect \O \usb_I.eps_bus_read_SB_DFFSR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.eps_bus_read_SB_LUT4_I2
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.eps_bus_read
    connect \I3 \usb_I.ep_status_I.s_ready_0_i
    connect \O \usb_I.ep_status_I.s_zero_1_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:455.2-464.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.eps_bus_req_SB_DFFSR_Q
    connect \C \clk
    connect \D \cpu_I.cpu.bufreg.data [8]
    connect \Q \usb_I.eps_bus_req
    connect \R \usb_I.eps_bus_clear
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.eps_bus_req_SB_LUT4_I3
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.ep_status_I.s_ready_0_i
    connect \I3 \usb_I.eps_bus_req
    connect \O \usb_I.eps_bus_req_SB_LUT4_I3_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:474.2-475.78|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.eps_bus_req_ok_dly_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.eps_bus_req_ok_dly [1]
    connect \Q \usb_I.eps_bus_req_ok_dly [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:474.2-475.78|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.eps_bus_req_ok_dly_SB_DFF_Q_1
    connect \C \clk
    connect \D \usb_I.eps_bus_req_ok_dly [0]
    connect \Q \usb_I.eps_bus_req_ok_dly [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:474.2-475.78|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.eps_bus_req_ok_dly_SB_DFF_Q_2
    connect \C \clk
    connect \D \usb_I.eps_bus_req_ok_dly_SB_DFF_Q_2_D
    connect \Q \usb_I.eps_bus_req_ok_dly [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.eps_bus_req_ok_dly_SB_DFF_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.decode.o_op_b_source
    connect \I3 \usb_I.eps_bus_req_SB_LUT4_I3_O [2]
    connect \O \usb_I.eps_bus_req_ok_dly_SB_DFF_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:455.2-464.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.eps_bus_write_SB_DFFSR_Q
    connect \C \clk
    connect \D \usb_I.eps_bus_write_SB_DFFSR_Q_D
    connect \Q \usb_I.eps_bus_write
    connect \R \usb_I.eps_bus_clear
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.eps_bus_write_SB_DFFSR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cpu_I.cpu.decode.o_op_b_source
    connect \I3 \cpu_I.cpu.bufreg.data [8]
    connect \O \usb_I.eps_bus_write_SB_DFFSR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.eps_bus_write_SB_LUT4_I2
    parameter \LUT_INIT 16'1111111100110000
    connect \I0 1'0
    connect \I1 \usb_I.ep_status_I.p_read_0
    connect \I2 \usb_I.eps_bus_write
    connect \I3 \usb_I.ep_status_I.p_write_0
    connect \O \usb_I.ep_status_I.we_1_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:400.2-415.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.evt_rd_ack_SB_DFFSR_Q
    connect \C \clk
    connect \D \usb_I.evt_rd_ack_SB_DFFSR_Q_D
    connect \Q \usb_I.evt_rd_ack
    connect \R \usb_I.csr_bus_clear
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.evt_rd_ack_SB_DFFSR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000001100000000
    connect \I0 1'0
    connect \I1 \cpu_I.cpu.decode.o_op_b_source
    connect \I2 \cpu_I.cpu.bufreg.data [0]
    connect \I3 \cpu_I.cpu.bufreg.data [1]
    connect \O \usb_I.evt_rd_ack_SB_DFFSR_Q_D
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:504.53-504.70|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.evt_stb_SB_CARRY_I0
    connect \CI 1'0
    connect \CO \usb_I.evt_stb_SB_CARRY_I0_CO [1]
    connect \I0 \usb_I.evt_stb
    connect \I1 \usb_I.genblk1.evt_cnt [0]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:504.53-504.70|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.evt_stb_SB_CARRY_I0_CO_SB_CARRY_CO
    connect \CI \usb_I.evt_stb_SB_CARRY_I0_CO [2]
    connect \CO \usb_I.evt_stb_SB_CARRY_I0_CO [3]
    connect \I0 1'0
    connect \I1 \usb_I.genblk1.evt_cnt [2]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:504.53-504.70|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.evt_stb_SB_CARRY_I0_CO_SB_CARRY_CO_1
    connect \CI \usb_I.evt_stb_SB_CARRY_I0_CO [1]
    connect \CO \usb_I.evt_stb_SB_CARRY_I0_CO [2]
    connect \I0 1'0
    connect \I1 \usb_I.genblk1.evt_cnt [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.evt_stb_SB_LUT4_O
    parameter \LUT_INIT 16'0001000000000000
    connect \I0 \usb_I.trans_I.mc_opcode [15]
    connect \I1 \usb_I.trans_I.mc_opcode [13]
    connect \I2 \usb_I.trans_I.mc_opcode [14]
    connect \I3 \usb_I.trans_I.mc_opcode [12]
    connect \O \usb_I.evt_stb
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:500.4-504.72|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.genblk1.evt_cnt_SB_DFFR_Q
    connect \C \clk
    connect \D \usb_I.genblk1.evt_cnt_SB_DFFR_Q_D
    connect \Q \usb_I.genblk1.evt_cnt [3]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:500.4-504.72|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.genblk1.evt_cnt_SB_DFFR_Q_1
    connect \C \clk
    connect \D \usb_I.genblk1.evt_cnt_SB_DFFR_Q_1_D
    connect \Q \usb_I.genblk1.evt_cnt [2]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:504.53-504.70|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.genblk1.evt_cnt_SB_DFFR_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000010101010000
    connect \I0 \usb_I.evt_rd_ack
    connect \I1 1'0
    connect \I2 \usb_I.genblk1.evt_cnt [2]
    connect \I3 \usb_I.evt_stb_SB_CARRY_I0_CO [2]
    connect \O \usb_I.genblk1.evt_cnt_SB_DFFR_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:500.4-504.72|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.genblk1.evt_cnt_SB_DFFR_Q_2
    connect \C \clk
    connect \D \usb_I.genblk1.evt_cnt_SB_DFFR_Q_2_D
    connect \Q \usb_I.genblk1.evt_cnt [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:504.53-504.70|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.genblk1.evt_cnt_SB_DFFR_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000010101010000
    connect \I0 \usb_I.evt_rd_ack
    connect \I1 1'0
    connect \I2 \usb_I.genblk1.evt_cnt [1]
    connect \I3 \usb_I.evt_stb_SB_CARRY_I0_CO [1]
    connect \O \usb_I.genblk1.evt_cnt_SB_DFFR_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:500.4-504.72|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.genblk1.evt_cnt_SB_DFFR_Q_3
    connect \C \clk
    connect \D \usb_I.genblk1.evt_cnt_SB_DFFR_Q_3_D
    connect \Q \usb_I.genblk1.evt_cnt [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:504.53-504.70|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.genblk1.evt_cnt_SB_DFFR_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1001110010011100
    connect \I0 \usb_I.evt_rd_ack
    connect \I1 \usb_I.evt_stb
    connect \I2 \usb_I.genblk1.evt_cnt [0]
    connect \I3 1'0
    connect \O \usb_I.genblk1.evt_cnt_SB_DFFR_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:504.53-504.70|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.genblk1.evt_cnt_SB_DFFR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000010101010000
    connect \I0 \usb_I.evt_rd_ack
    connect \I1 1'0
    connect \I2 \usb_I.genblk1.evt_cnt [3]
    connect \I3 \usb_I.evt_stb_SB_CARRY_I0_CO [3]
    connect \O \usb_I.genblk1.evt_cnt_SB_DFFR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:607.2-611.24|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.pad_pu_SB_DFFSR_Q
    connect \C \clk
    connect \D \usb_I.cr_pu_ena
    connect \Q \usb_I.pad_pu
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:83.2-129.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.phy_I.dn_state_SB_DFFR_Q
    connect \C \clk
    connect \D \usb_I.phy_I.rx_dn_SB_DFFR_Q_D [2]
    connect \Q \usb_I.phy_I.dn_state [2]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:83.2-129.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.phy_I.dn_state_SB_DFFR_Q_1
    connect \C \clk
    connect \D \usb_I.phy_I.rx_dn_SB_DFFR_Q_D [0]
    connect \Q \usb_I.phy_I.dn_state [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.phy_I.dn_state_SB_LUT4_I0
    parameter \LUT_INIT 16'0000000110000000
    connect \I0 \usb_I.phy_I.dn_state [0]
    connect \I1 \usb_I.phy_I.rx_dn_i [1]
    connect \I2 \usb_I.phy_I.rx_dn_i [0]
    connect \I3 \usb_I.phy_I.rx_dn
    connect \O \usb_I.phy_I.rx_dn_SB_DFFR_Q_D [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.phy_I.dn_state_SB_LUT4_I0_1
    parameter \LUT_INIT 16'1111111010000000
    connect \I0 \usb_I.phy_I.dn_state [0]
    connect \I1 \usb_I.phy_I.rx_dn_i [1]
    connect \I2 \usb_I.phy_I.rx_dn_i [0]
    connect \I3 \usb_I.phy_I.rx_dn
    connect \O \usb_I.phy_I.rx_dn_SB_DFFR_Q_D [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:83.2-129.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.phy_I.dp_state_SB_DFFR_Q
    connect \C \clk
    connect \D \usb_I.phy_I.rx_dp_SB_DFFR_Q_D [2]
    connect \Q \usb_I.phy_I.dp_state [2]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:83.2-129.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.phy_I.dp_state_SB_DFFR_Q_1
    connect \C \clk
    connect \D \usb_I.phy_I.rx_dp_SB_DFFR_Q_D [0]
    connect \Q \usb_I.phy_I.dp_state [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.phy_I.dp_state_SB_LUT4_I0
    parameter \LUT_INIT 16'0000000110000000
    connect \I0 \usb_I.phy_I.dp_state [0]
    connect \I1 \usb_I.phy_I.rx_dp_i [1]
    connect \I2 \usb_I.phy_I.rx_dp_i [0]
    connect \I3 \usb_I.phy_I.rx_dp
    connect \O \usb_I.phy_I.rx_dp_SB_DFFR_Q_D [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.phy_I.dp_state_SB_LUT4_I0_1
    parameter \LUT_INIT 16'1111111010000000
    connect \I0 \usb_I.phy_I.dp_state [0]
    connect \I1 \usb_I.phy_I.rx_dp_i [1]
    connect \I2 \usb_I.phy_I.rx_dp_i [0]
    connect \I3 \usb_I.phy_I.rx_dp
    connect \O \usb_I.phy_I.rx_dp_SB_DFFR_Q_D [1]
  end
  attribute \hdlname "usb_I phy_I genblk1.io_dn_I"
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:66.6-77.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3"
  cell \SB_IO \usb_I.phy_I.genblk1.io_dn_I
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \NEG_TRIGGER 1'0
    parameter \PIN_TYPE 6'110100
    parameter \PULLUP 1'0
    connect \CLOCK_ENABLE 1'1
    connect \D_IN_0 \usb_I.phy_I.rx_dn_i [0]
    connect \D_IN_1 \usb_I.phy_I.rx_dn_i [1]
    connect \D_OUT_0 \usb_I.phy_I.tx_dn
    connect \D_OUT_1 1'0
    connect \INPUT_CLK \clk
    connect \LATCH_INPUT_VALUE 1'0
    connect \OUTPUT_CLK \clk
    connect \OUTPUT_ENABLE \usb_I.tx_ll_I.out_active
    connect \PACKAGE_PIN \usb_dn
  end
  attribute \hdlname "usb_I phy_I genblk1.io_dp_I"
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:48.6-59.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3"
  cell \SB_IO \usb_I.phy_I.genblk1.io_dp_I
    parameter \IO_STANDARD "SB_LVCMOS"
    parameter \NEG_TRIGGER 1'0
    parameter \PIN_TYPE 6'110100
    parameter \PULLUP 1'0
    connect \CLOCK_ENABLE 1'1
    connect \D_IN_0 \usb_I.phy_I.rx_dp_i [0]
    connect \D_IN_1 \usb_I.phy_I.rx_dp_i [1]
    connect \D_OUT_0 \usb_I.phy_I.tx_dp
    connect \D_OUT_1 1'0
    connect \INPUT_CLK \clk
    connect \LATCH_INPUT_VALUE 1'0
    connect \OUTPUT_CLK \clk
    connect \OUTPUT_ENABLE \usb_I.tx_ll_I.out_active
    connect \PACKAGE_PIN \usb_dp
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:83.2-129.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.phy_I.rx_dn_SB_DFFR_Q
    connect \C \clk
    connect \D \usb_I.phy_I.rx_dn_SB_DFFR_Q_D [1]
    connect \Q \usb_I.phy_I.rx_dn
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.phy_I.rx_dn_SB_LUT4_I3
    parameter \LUT_INIT 16'1111111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.phy_I.rx_dp
    connect \I3 \usb_I.phy_I.rx_dn
    connect \O \usb_I.timeout_reset_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.phy_I.rx_dn_i_SB_LUT4_I2
    parameter \LUT_INIT 16'1111001100110000
    connect \I0 1'0
    connect \I1 \usb_I.phy_I.rx_dn
    connect \I2 \usb_I.phy_I.rx_dn_i [1]
    connect \I3 \usb_I.phy_I.rx_dn_i [0]
    connect \O \usb_I.phy_I.rx_dn_SB_DFFR_Q_D [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_phy.v:83.2-129.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:191.4-206.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.phy_I.rx_dp_SB_DFFR_Q
    connect \C \clk
    connect \D \usb_I.phy_I.rx_dp_SB_DFFR_Q_D [1]
    connect \Q \usb_I.phy_I.rx_dp
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.phy_I.rx_dp_i_SB_LUT4_I2
    parameter \LUT_INIT 16'1111001100110000
    connect \I0 1'0
    connect \I1 \usb_I.phy_I.rx_dp
    connect \I2 \usb_I.phy_I.rx_dp_i [1]
    connect \I3 \usb_I.phy_I.rx_dp_i [0]
    connect \O \usb_I.phy_I.rx_dp_SB_DFFR_Q_D [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:117.2-130.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \usb_I.phy_I.tx_dn_SB_DFFER_Q
    connect \C \clk
    connect \D \usb_I.phy_I.tx_dn_SB_DFFER_Q_D [0]
    connect \E \usb_I.tx_ll_I.br_now
    connect \Q \usb_I.phy_I.tx_dn
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.phy_I.tx_dn_SB_DFFER_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100111000000011
    connect \I0 \usb_I.tx_ll_I.bs_now
    connect \I1 \usb_I.tx_ll_I.state [1]
    connect \I2 \usb_I.tx_ll_I.lvl_prev_SB_DFFSS_Q_D_SB_LUT4_O_I2 [3]
    connect \I3 \usb_I.tx_ll_I.state [0]
    connect \O \usb_I.phy_I.tx_dn_SB_DFFER_Q_D [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.phy_I.tx_dn_SB_DFFER_Q_D_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000110100000000
    connect \I0 \usb_I.tx_ll_I.state [0]
    connect \I1 \usb_I.tx_ll_I.bs_now
    connect \I2 \usb_I.tx_ll_I.state [1]
    connect \I3 \usb_I.tx_ll_I.lvl_prev_SB_DFFSS_Q_D_SB_LUT4_O_I2 [3]
    connect \O \usb_I.phy_I.tx_dn_SB_DFFER_Q_D [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:117.2-130.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:15.63-15.116"
  cell \SB_DFFES \usb_I.phy_I.tx_dp_SB_DFFES_Q
    connect \C \clk
    connect \D \usb_I.phy_I.tx_dn_SB_DFFER_Q_D [1]
    connect \E \usb_I.tx_ll_I.br_now
    connect \Q \usb_I.phy_I.tx_dp
    connect \S \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:400.2-415.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.rst_clear_SB_DFFSR_Q
    connect \C \clk
    connect \D \usb_I.rst_clear_SB_DFFSR_Q_D
    connect \Q \usb_I.rst_clear
    connect \R \usb_I.csr_bus_clear
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rst_clear_SB_DFFSR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0100000000000000
    connect \I0 \cpu_I.cpu.bufreg.data [1]
    connect \I1 \cpu_I.cpu.bufreg.data [0]
    connect \I2 \cpu_I.cpu.decode.o_op_b_source
    connect \I3 \cpu_I.cpu.mem_if.dat [9]
    connect \O \usb_I.rst_clear_SB_DFFSR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rst_clear_SB_LUT4_I1
    parameter \LUT_INIT 16'0011000011111111
    connect \I0 1'0
    connect \I1 \usb_I.rst_clear
    connect \I2 \usb_I.rst_pending
    connect \I3 \usb_I.timeout_reset [19]
    connect \O \usb_I.rst_pending_SB_DFFS_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:600.2-604.58|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:10.57-10.103"
  cell \SB_DFFS \usb_I.rst_pending_SB_DFFS_Q
    connect \C \clk
    connect \D \usb_I.rst_pending_SB_DFFS_Q_D
    connect \Q \usb_I.rst_pending
    connect \S \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rst_pending_SB_LUT4_I1
    parameter \LUT_INIT 16'1111100000000000
    connect \I0 \usb_I.csr_bus_req_SB_LUT4_I3_O [1]
    connect \I1 \usb_I.rst_pending
    connect \I2 \usb_I.ep_status_I.s_dout_3 [9]
    connect \I3 \usb_I.cr_pu_ena_SB_LUT4_I0_O [3]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_22_D_SB_LUT4_O_I0 [0]
  end
  attribute \hdlname "usb_I rx_buf_I ram_I genblk2.ebr_I"
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:123.6-135.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:361.4-371.3"
  cell \SB_RAM40_4K \usb_I.rx_buf_I.ram_I.genblk2.ebr_I
    parameter \INIT_0 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_1 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_2 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_3 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_4 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_5 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_6 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_7 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_8 256'0110001000000001010101000001001000100000000000100101010000000010011000000000000001000100000100100100001000100000010000000001001000000000001000100001010001000010010000010000000000010000010001100100000000000001000100000100011001000000000000000001000001000110
    parameter \INIT_9 256'0000010000000001001000100010001000000000000000000000000001010110000000000100010000000010000000000000000000000000010001000001001000000001000001000000000000000010000001000000000101000000010101101001000011010001010000000100001000100010000000110101010000010110
    parameter \INIT_A 256'0001000100000000000000110000001100000000000000000100000001010000000000010001010000000011000000100000000000000000010101000100000000000101000000000000001000000011000000000000000000010000000100100000000000010000000000100000001000000000000000000000000000000110
    parameter \INIT_B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000001000001000100010000000000100001001000000000000000000100010000000000
    parameter \INIT_C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_MODE 0
    parameter signed \WRITE_MODE 1
    connect \MASK 16'0000000000000000
    connect \RADDR { 3'000 \usb_I.ep_rx_addr_0 }
    connect \RCLK \clk
    connect \RCLKE 1'1
    connect \RDATA \usb_I.rx_buf_I.ram_I.ram_rd_data
    connect \RE 1'1
    connect \WADDR { 2'00 \usb_I.trans_I.addr [0] \usb_I.trans_I.addr [8:1] }
    connect \WCLK \clk
    connect \WCLKE \usb_I.rx_buf_I.ram_I.wr_ena
    connect \WDATA { 1'0 \usb_I.rx_pkt_I.data [7] 1'0 \usb_I.rx_pkt_I.data [3] 1'0 \usb_I.rx_pkt_I.data [5] 1'0 \usb_I.rx_pkt_I.data [1] 1'0 \usb_I.rx_pkt_I.data [6] 1'0 \usb_I.rx_pkt_I.data [2] 1'0 \usb_I.rx_pkt_I.data [4] 1'0 \usb_I.rx_pkt_I.data [0] }
    connect \WE 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_buf_I.ram_I.wr_ena_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.pkt_data_stb
    connect \I3 \usb_I.trans_I.bd_length [10]
    connect \O \usb_I.rx_buf_I.ram_I.wr_ena
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:111.2-118.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_ll_I.dec_bit_1_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.rx_ll_I.dec_bit_1_SB_DFFE_Q_D
    connect \E \usb_I.rx_ll_I.samp_valid_0
    connect \Q \usb_I.rx_ll_I.dec_bit_1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_bit_1_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0001000000001000
    connect \I0 \usb_I.phy_I.rx_dp
    connect \I1 \usb_I.rx_ll_I.dec_sym_1 [1]
    connect \I2 \usb_I.rx_ll_I.dec_sym_1 [0]
    connect \I3 \usb_I.phy_I.rx_dn
    connect \O \usb_I.rx_ll_I.dec_bit_1_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:160.2-176.12|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q
    connect \C \clk
    connect \D \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D [3]
    connect \E \usb_I.rx_ll_I.samp_valid_0
    connect \Q \usb_I.rx_ll_I.dec_bs_err_1
    connect \R \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_ll_I.dec_rep_state_1 [1]
    connect \I3 \usb_I.rx_ll_I.dec_rep_state_1 [2]
    connect \O \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_bs_err_1_SB_LUT4_I1
    parameter \LUT_INIT 16'0000011111111111
    connect \I0 \usb_I.rx_ll_I.dec_bs_err_1_SB_LUT4_I1_I0 [0]
    connect \I1 \usb_I.rx_ll_I.dec_bs_err_1
    connect \I2 \usb_I.rx_ll_I.dec_eop_1
    connect \I3 \usb_I.rx_ll_I.dec_valid_1
    connect \O \usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I2_1_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_bs_err_1_SB_LUT4_I1_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_ll_I.dec_sym_1 [0]
    connect \I3 \usb_I.rx_ll_I.dec_sym_1 [1]
    connect \O \usb_I.rx_ll_I.dec_bs_err_1_SB_LUT4_I1_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_bs_err_1_SB_LUT4_I2
    parameter \LUT_INIT 16'0000001111111111
    connect \I0 1'0
    connect \I1 \usb_I.rx_ll_I.dec_eop_1
    connect \I2 \usb_I.rx_ll_I.dec_bs_err_1
    connect \I3 \usb_I.rx_ll_I.dec_valid_1
    connect \O \usb_I.rx_pkt_I.state_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:181.2-183.54|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_ll_I.dec_bs_skip_1_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.rx_ll_I.dec_bs_skip_1_SB_DFFE_Q_D
    connect \E \usb_I.rx_ll_I.samp_valid_0
    connect \Q \usb_I.rx_ll_I.dec_bs_skip_1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_bs_skip_1_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_ll_I.dec_rep_state_1 [0]
    connect \I3 \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D [3]
    connect \O \usb_I.rx_ll_I.dec_bs_skip_1_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:124.2-132.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q
    connect \C \clk
    connect \D \usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q_D [2]
    connect \E \usb_I.rx_ll_I.samp_valid_0
    connect \Q \usb_I.rx_ll_I.dec_eop_1
    connect \R \usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q_R [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0001000000000000
    connect \I0 \usb_I.phy_I.rx_dn
    connect \I1 \usb_I.rx_ll_I.dec_eop_state_1 [0]
    connect \I2 \usb_I.rx_ll_I.dec_eop_state_1 [1]
    connect \I3 \usb_I.phy_I.rx_dp
    connect \O \usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q_D [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:124.2-132.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.rx_ll_I.dec_eop_state_1_SB_DFFESR_Q
    connect \C \clk
    connect \D \usb_I.rx_ll_I.dec_eop_state_1_SB_DFFESR_Q_D [0]
    connect \E \usb_I.rx_ll_I.samp_valid_0
    connect \Q \usb_I.rx_ll_I.dec_eop_state_1 [0]
    connect \R \usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q_R [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:124.2-132.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.rx_ll_I.dec_eop_state_1_SB_DFFESR_Q_1
    connect \C \clk
    connect \D \usb_I.rx_ll_I.dec_eop_state_1_SB_DFFESR_Q_D [1]
    connect \E \usb_I.rx_ll_I.samp_valid_0
    connect \Q \usb_I.rx_ll_I.dec_eop_state_1 [1]
    connect \R \usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q_R [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_eop_state_1_SB_DFFESR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0001000000000001
    connect \I0 \usb_I.phy_I.rx_dn
    connect \I1 \usb_I.rx_ll_I.dec_eop_state_1 [0]
    connect \I2 \usb_I.rx_ll_I.dec_eop_state_1 [1]
    connect \I3 \usb_I.phy_I.rx_dp
    connect \O \usb_I.rx_ll_I.dec_eop_state_1_SB_DFFESR_Q_D [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_eop_state_1_SB_DFFESR_Q_D_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000000011111100
    connect \I0 1'0
    connect \I1 \usb_I.rx_ll_I.dec_eop_state_1 [0]
    connect \I2 \usb_I.rx_ll_I.dec_eop_state_1 [1]
    connect \I3 \usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q_R [2]
    connect \O \usb_I.rx_ll_I.dec_eop_state_1_SB_DFFESR_Q_D [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_eop_state_1_SB_LUT4_I1
    parameter \LUT_INIT 16'1111110011111010
    connect \I0 \usb_I.phy_I.rx_dp
    connect \I1 \usb_I.rx_ll_I.dec_eop_state_1 [0]
    connect \I2 \usb_I.phy_I.rx_dn
    connect \I3 \usb_I.rx_ll_I.dec_eop_state_1 [1]
    connect \O \usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q_R [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:160.2-176.12|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q
    connect \C \clk
    connect \D \usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_D [0]
    connect \E \usb_I.rx_ll_I.samp_valid_0
    connect \Q \usb_I.rx_ll_I.dec_rep_state_1 [0]
    connect \R \usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:160.2-176.12|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_1
    connect \C \clk
    connect \D \usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_2_D [1]
    connect \E \usb_I.rx_ll_I.samp_valid_0
    connect \Q \usb_I.rx_ll_I.dec_rep_state_1 [1]
    connect \R \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:160.2-176.12|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_2
    connect \C \clk
    connect \D \usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_2_D [2]
    connect \E \usb_I.rx_ll_I.samp_valid_0
    connect \Q \usb_I.rx_ll_I.dec_rep_state_1 [2]
    connect \R \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100111111110000
    connect \I0 1'0
    connect \I1 \usb_I.rx_ll_I.dec_rep_state_1 [2]
    connect \I2 \usb_I.rx_ll_I.dec_rep_state_1 [1]
    connect \I3 \usb_I.rx_ll_I.dec_rep_state_1 [0]
    connect \O \usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_2_D [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_2_D_SB_LUT4_O_1
    parameter \LUT_INIT 16'1111111111000000
    connect \I0 1'0
    connect \I1 \usb_I.rx_ll_I.dec_rep_state_1 [1]
    connect \I2 \usb_I.rx_ll_I.dec_rep_state_1 [0]
    connect \I3 \usb_I.rx_ll_I.dec_rep_state_1 [2]
    connect \O \usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_2_D [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D [3]
    connect \I3 \usb_I.rx_ll_I.dec_rep_state_1 [0]
    connect \O \usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_D [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:111.2-118.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_ll_I.dec_sym_1_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.phy_I.rx_dp
    connect \E \usb_I.rx_ll_I.samp_valid_0
    connect \Q \usb_I.rx_ll_I.dec_sym_1 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:111.2-118.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_ll_I.dec_sym_1_SB_DFFE_Q_1
    connect \C \clk
    connect \D \usb_I.phy_I.rx_dn
    connect \E \usb_I.rx_ll_I.samp_valid_0
    connect \Q \usb_I.rx_ll_I.dec_sym_1 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_sym_same_0_SB_LUT4_I3
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \usb_I.rx_ll_I.dec_sym_same_0
    connect \O \usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_sym_same_0_SB_LUT4_I3_1
    parameter \LUT_INIT 16'0000000111111111
    connect \I0 \usb_I.rx_ll_I.dec_rep_state_1 [0]
    connect \I1 \usb_I.rx_ll_I.dec_rep_state_1 [1]
    connect \I2 \usb_I.rx_ll_I.dec_rep_state_1 [2]
    connect \I3 \usb_I.rx_ll_I.dec_sym_same_0
    connect \O \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_sym_same_0_SB_LUT4_O
    parameter \LUT_INIT 16'1001000000001001
    connect \I0 \usb_I.phy_I.rx_dp
    connect \I1 \usb_I.rx_ll_I.dec_sym_1 [1]
    connect \I2 \usb_I.rx_ll_I.dec_sym_1 [0]
    connect \I3 \usb_I.phy_I.rx_dn
    connect \O \usb_I.rx_ll_I.dec_sym_same_0
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_sym_se_0_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000001111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.phy_I.rx_dp
    connect \I3 \usb_I.phy_I.rx_dn
    connect \O \usb_I.rx_ll_I.dec_sym_se_0
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:137.2-155.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q
    connect \C \clk
    connect \D \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D [3]
    connect \E \usb_I.rx_ll_I.samp_valid_0
    connect \Q \usb_I.rx_ll_I.dec_sync_1
    connect \R \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0100000000000000
    connect \I0 \usb_I.phy_I.rx_dp
    connect \I1 \usb_I.rx_ll_I.dec_sync_state_1 [1]
    connect \I2 \usb_I.rx_ll_I.dec_sync_state_1 [2]
    connect \I3 \usb_I.rx_ll_I.dec_sync_state_1 [0]
    connect \O \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_R_SB_LUT4_O
    parameter \LUT_INIT 16'1111110000111111
    connect \I0 1'0
    connect \I1 \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_R_SB_LUT4_O_I1 [0]
    connect \I2 \usb_I.phy_I.rx_dp
    connect \I3 \usb_I.phy_I.rx_dn
    connect \O \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O
    parameter \LUT_INIT 16'0011111100000000
    connect \I0 1'0
    connect \I1 \usb_I.rx_ll_I.dec_sync_state_1 [2]
    connect \I2 \usb_I.rx_ll_I.dec_sync_state_1 [1]
    connect \I3 \usb_I.rx_ll_I.dec_sync_state_1 [0]
    connect \O \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_R_SB_LUT4_O_I1 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_sync_1_SB_LUT4_I2
    parameter \LUT_INIT 16'0011000000000000
    connect \I0 1'0
    connect \I1 \usb_I.tx_ll_I.out_active
    connect \I2 \usb_I.rx_ll_I.dec_sync_1
    connect \I3 \usb_I.rx_ll_I.dec_valid_1
    connect \O \usb_I.rx_ll_I.dec_sync_1_SB_LUT4_I2_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_sync_1_SB_LUT4_I2_O_SB_LUT4_I0
    parameter \LUT_INIT 16'1011000010111011
    connect \I0 \usb_I.rx_ll_I.dec_sync_1_SB_LUT4_I2_O [0]
    connect \I1 \usb_I.rx_pkt_I.state [0]
    connect \I2 \usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I2_1_O [2]
    connect \I3 \usb_I.rx_pkt_I.state [6]
    connect \O \usb_I.rx_pkt_I.state_SB_DFFS_Q_D_SB_LUT4_O_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:137.2-155.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q
    connect \C \clk
    connect \D \usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q_D [0]
    connect \E \usb_I.rx_ll_I.samp_valid_0
    connect \Q \usb_I.rx_ll_I.dec_sync_state_1 [0]
    connect \R \usb_I.rx_ll_I.dec_sym_se_0
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:137.2-155.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q_1
    connect \C \clk
    connect \D \usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q_2_D [1]
    connect \E \usb_I.rx_ll_I.samp_valid_0
    connect \Q \usb_I.rx_ll_I.dec_sync_state_1 [1]
    connect \R \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:137.2-155.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q_2
    connect \C \clk
    connect \D \usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q_2_D [2]
    connect \E \usb_I.rx_ll_I.samp_valid_0
    connect \Q \usb_I.rx_ll_I.dec_sync_state_1 [2]
    connect \R \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'0110000000001100
    connect \I0 \usb_I.rx_ll_I.dec_sync_state_1 [1]
    connect \I1 \usb_I.rx_ll_I.dec_sync_state_1 [2]
    connect \I2 \usb_I.phy_I.rx_dp
    connect \I3 \usb_I.rx_ll_I.dec_sync_state_1 [0]
    connect \O \usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q_2_D [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q_2_D_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000001111000000
    connect \I0 1'0
    connect \I1 \usb_I.phy_I.rx_dp
    connect \I2 \usb_I.rx_ll_I.dec_sync_state_1 [0]
    connect \I3 \usb_I.rx_ll_I.dec_sync_state_1 [1]
    connect \O \usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q_2_D [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \usb_I.phy_I.rx_dp
    connect \O \usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q_D [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:120.2-121.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.rx_ll_I.dec_valid_1_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.rx_ll_I.samp_valid_0
    connect \Q \usb_I.rx_ll_I.dec_valid_1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:67.2-71.92|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.rx_ll_I.samp_active_SB_DFFR_Q
    connect \C \clk
    connect \D \usb_I.rx_ll_I.samp_active_SB_DFFR_Q_D
    connect \Q \usb_I.rx_ll_I.samp_active
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.samp_active_SB_DFFR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111111000000000
    connect \I0 \usb_I.rx_ll_I.samp_active
    connect \I1 \usb_I.phy_I.dp_state [2]
    connect \I2 \usb_I.phy_I.dn_state [2]
    connect \I3 \usb_I.rx_pkt_I.state_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]
    connect \O \usb_I.rx_ll_I.samp_active_SB_DFFR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:77.2-94.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.rx_ll_I.samp_cnt_SB_DFFSR_Q
    connect \C \clk
    connect \D \usb_I.rx_ll_I.samp_cnt_SB_DFFSR_Q_D [1]
    connect \Q \usb_I.rx_ll_I.samp_cnt [1]
    connect \R \usb_I.rx_ll_I.samp_cnt_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.samp_cnt_SB_DFFSR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000001111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_ll_I.samp_cnt [0]
    connect \I3 \usb_I.rx_ll_I.samp_cnt [1]
    connect \O \usb_I.rx_ll_I.samp_cnt_SB_DFFSR_Q_D [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.samp_cnt_SB_DFFSR_Q_R_SB_LUT4_O
    parameter \LUT_INIT 16'1111111100010000
    connect \I0 \usb_I.rx_ll_I.samp_cnt [1]
    connect \I1 \usb_I.rx_ll_I.samp_cnt [2]
    connect \I2 \usb_I.rx_ll_I.samp_cnt [0]
    connect \I3 \usb_I.rx_ll_I.samp_sync
    connect \O \usb_I.rx_ll_I.samp_cnt_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:77.2-94.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
  cell \SB_DFFSS \usb_I.rx_ll_I.samp_cnt_SB_DFFSS_Q
    connect \C \clk
    connect \D \usb_I.rx_ll_I.samp_cnt_SB_DFFSS_Q_D [2]
    connect \Q \usb_I.rx_ll_I.samp_cnt [2]
    connect \S \usb_I.rx_ll_I.samp_sync
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:77.2-94.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
  cell \SB_DFFSS \usb_I.rx_ll_I.samp_cnt_SB_DFFSS_Q_1
    connect \C \clk
    connect \D \usb_I.rx_ll_I.samp_cnt_SB_DFFSS_Q_D [0]
    connect \Q \usb_I.rx_ll_I.samp_cnt [0]
    connect \S \usb_I.rx_ll_I.samp_sync
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.samp_cnt_SB_DFFSS_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \usb_I.rx_ll_I.samp_cnt [0]
    connect \O \usb_I.rx_ll_I.samp_cnt_SB_DFFSS_Q_D [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.samp_cnt_SB_DFFSS_Q_D_SB_LUT4_O_1
    parameter \LUT_INIT 16'1111110000000000
    connect \I0 1'0
    connect \I1 \usb_I.rx_ll_I.samp_cnt [1]
    connect \I2 \usb_I.rx_ll_I.samp_cnt [0]
    connect \I3 \usb_I.rx_ll_I.samp_cnt [2]
    connect \O \usb_I.rx_ll_I.samp_cnt_SB_DFFSS_Q_D [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.samp_sync_SB_LUT4_O
    parameter \LUT_INIT 16'0000111011111111
    connect \I0 \usb_I.phy_I.dn_state [2]
    connect \I1 \usb_I.phy_I.dp_state [2]
    connect \I2 \usb_I.rx_ll_I.samp_cnt [2]
    connect \I3 \usb_I.rx_ll_I.samp_active
    connect \O \usb_I.rx_ll_I.samp_sync
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_ll.v:97.2-98.74|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:243.12-256.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.rx_ll_I.samp_valid_0_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.rx_ll_I.samp_valid_0_SB_DFF_Q_D
    connect \Q \usb_I.rx_ll_I.samp_valid_0
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_ll_I.samp_valid_0_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0001000000000000
    connect \I0 \usb_I.rx_ll_I.samp_cnt [1]
    connect \I1 \usb_I.rx_ll_I.samp_valid_0
    connect \I2 \usb_I.rx_ll_I.samp_active
    connect \I3 \usb_I.rx_ll_I.samp_cnt [0]
    connect \O \usb_I.rx_ll_I.samp_valid_0_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:220.2-224.42|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D [0]
    connect \E \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_E
    connect \Q \usb_I.rx_pkt_I.bit_cnt [0]
    connect \R \usb_I.rx_pkt_I.state [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:224.15-224.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.bit_cnt [2]
    connect \I2 1'1
    connect \I3 \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]
    connect \O \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:224.15-224.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.bit_cnt [1]
    connect \I2 1'1
    connect \I3 \usb_I.rx_pkt_I.bit_cnt [0]
    connect \O \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [3]
    connect \O \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_3
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \usb_I.rx_pkt_I.bit_cnt [0]
    connect \O \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D [0]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:224.15-224.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO
    connect \CI \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]
    connect \CO \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [3]
    connect \I0 \usb_I.rx_pkt_I.bit_cnt [2]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:224.15-224.41|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1
    connect \CI \usb_I.rx_pkt_I.bit_cnt [0]
    connect \CO \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]
    connect \I0 \usb_I.rx_pkt_I.bit_cnt [1]
    connect \I1 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'1111111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \I3 \usb_I.rx_pkt_I.state [0]
    connect \O \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:220.2-224.42|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
  cell \SB_DFFESS \usb_I.rx_pkt_I.bit_cnt_SB_DFFESS_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D [2]
    connect \E \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_E
    connect \Q \usb_I.rx_pkt_I.bit_cnt [2]
    connect \S \usb_I.rx_pkt_I.state [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:220.2-224.42|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
  cell \SB_DFFESS \usb_I.rx_pkt_I.bit_cnt_SB_DFFESS_Q_1
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D [1]
    connect \E \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_E
    connect \Q \usb_I.rx_pkt_I.bit_cnt [1]
    connect \S \usb_I.rx_pkt_I.state [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:230.2-234.42|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.rx_pkt_I.bit_eop_ok_SB_DFFESR_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.bit_eop_ok_SB_DFFESR_Q_D
    connect \E \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_E
    connect \Q \usb_I.rx_pkt_I.bit_eop_ok
    connect \R \usb_I.rx_pkt_I.state [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.bit_eop_ok_SB_DFFESR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.bit_cnt [1]
    connect \I3 \usb_I.rx_pkt_I.bit_cnt [2]
    connect \O \usb_I.rx_pkt_I.bit_eop_ok_SB_DFFESR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:220.2-224.42|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.rx_pkt_I.bit_last_SB_DFFESR_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D [3]
    connect \E \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_E
    connect \Q \usb_I.rx_pkt_I.bit_last
    connect \R \usb_I.rx_pkt_I.state [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc16_match_SB_LUT4_O
    parameter \LUT_INIT 16'1000000000000000
    connect \I0 \usb_I.rx_pkt_I.crc16_match_SB_LUT4_O_I0 [0]
    connect \I1 \usb_I.rx_pkt_I.crc16_match_SB_LUT4_O_I0 [1]
    connect \I2 \usb_I.rx_pkt_I.crc16_match_SB_LUT4_O_I0 [2]
    connect \I3 \usb_I.rx_pkt_I.crc16_match_SB_LUT4_O_I0 [3]
    connect \O \usb_I.rx_pkt_I.crc16_match
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc16_match_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000000001
    connect \I0 \usb_I.rx_pkt_I.crc_16_I.state [0]
    connect \I1 \usb_I.rx_pkt_I.crc_16_I.state [2]
    connect \I2 \usb_I.rx_pkt_I.crc_16_I.state [3]
    connect \I3 \usb_I.rx_pkt_I.crc_16_I.state [15]
    connect \O \usb_I.rx_pkt_I.crc16_match_SB_LUT4_O_I0 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc16_match_SB_LUT4_O_I0_SB_LUT4_O_1
    parameter \LUT_INIT 16'1000000000000000
    connect \I0 \usb_I.rx_pkt_I.crc_16_I.state [6]
    connect \I1 \usb_I.rx_pkt_I.crc_16_I.state [5]
    connect \I2 \usb_I.rx_pkt_I.crc_16_I.state [4]
    connect \I3 \usb_I.rx_pkt_I.crc_16_I.state [1]
    connect \O \usb_I.rx_pkt_I.crc16_match_SB_LUT4_O_I0 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc16_match_SB_LUT4_O_I0_SB_LUT4_O_2
    parameter \LUT_INIT 16'1000000000000000
    connect \I0 \usb_I.rx_pkt_I.crc_16_I.state [10]
    connect \I1 \usb_I.rx_pkt_I.crc_16_I.state [9]
    connect \I2 \usb_I.rx_pkt_I.crc_16_I.state [8]
    connect \I3 \usb_I.rx_pkt_I.crc_16_I.state [7]
    connect \O \usb_I.rx_pkt_I.crc16_match_SB_LUT4_O_I0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc16_match_SB_LUT4_O_I0_SB_LUT4_O_3
    parameter \LUT_INIT 16'1000000000000000
    connect \I0 \usb_I.rx_pkt_I.crc_16_I.state [14]
    connect \I1 \usb_I.rx_pkt_I.crc_16_I.state [13]
    connect \I2 \usb_I.rx_pkt_I.crc_16_I.state [12]
    connect \I3 \usb_I.rx_pkt_I.crc_16_I.state [11]
    connect \O \usb_I.rx_pkt_I.crc16_match_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:287.2-294.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.rx_pkt_I.crc16_ok_SB_DFFESR_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc16_match
    connect \E \usb_I.rx_pkt_I.crc_cap_SB_LUT4_I3_O
    connect \Q \usb_I.rx_pkt_I.crc16_ok
    connect \R \usb_I.rx_pkt_I.state [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I2
    parameter \LUT_INIT 16'1100000000000000
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.bit_eop_ok
    connect \I2 \usb_I.rx_pkt_I.crc16_ok
    connect \I3 \usb_I.rx_pkt_I.state [7]
    connect \O \usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I2_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I2_1
    parameter \LUT_INIT 16'0111111100000000
    connect \I0 \usb_I.rx_ll_I.dec_eop_1
    connect \I1 \usb_I.rx_pkt_I.bit_eop_ok
    connect \I2 \usb_I.rx_pkt_I.crc16_ok
    connect \I3 \usb_I.rx_pkt_I.state [7]
    connect \O \usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I2_1_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc5_match_SB_LUT4_O
    parameter \LUT_INIT 16'1100000000000000
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.crc5_match_SB_LUT4_O_I1 [0]
    connect \I2 \usb_I.rx_pkt_I.crc_5_I.state [1]
    connect \I3 \usb_I.rx_pkt_I.crc_5_I.state [0]
    connect \O \usb_I.rx_pkt_I.crc5_match
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc5_match_SB_LUT4_O_I1_SB_LUT4_O
    parameter \LUT_INIT 16'0000001100000000
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.crc_5_I.state [2]
    connect \I2 \usb_I.rx_pkt_I.crc_5_I.state [3]
    connect \I3 \usb_I.rx_pkt_I.crc_5_I.state [4]
    connect \O \usb_I.rx_pkt_I.crc5_match_SB_LUT4_O_I1 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:287.2-294.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.rx_pkt_I.crc5_ok_SB_DFFESR_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc5_match
    connect \E \usb_I.rx_pkt_I.crc_cap_SB_LUT4_I3_O
    connect \Q \usb_I.rx_pkt_I.crc5_ok
    connect \R \usb_I.rx_pkt_I.state [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I1
    parameter \LUT_INIT 16'1111110000000000
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.crc5_ok
    connect \I2 \usb_I.rx_pkt_I.pid_is_handshake
    connect \I3 \usb_I.rx_pkt_I.bit_eop_ok
    connect \O \usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I1_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I1_O_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_ll_I.dec_valid_1
    connect \I3 \usb_I.rx_ll_I.dec_eop_1
    connect \O \usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I1_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I1_O_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_ll_I.dec_eop_1
    connect \I3 \usb_I.rx_pkt_I.llu_byte_stb
    connect \O \usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I1_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_16_I.in_valid_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_ll_I.dec_bs_skip_1
    connect \I3 \usb_I.rx_ll_I.dec_valid_1
    connect \O \usb_I.rx_pkt_I.crc_16_I.in_valid
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc_16_I.state_nxt [15]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.crc_16_I.state [15]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_1
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [13]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.crc_16_I.state [14]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_10
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [4]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.crc_16_I.state [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_11
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [3]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.crc_16_I.state [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_12
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [2]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.crc_16_I.state [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_13
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc_16_I.state_nxt [2]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.crc_16_I.state [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_14
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [0]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.crc_16_I.state [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_15
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc_16_I.state_nxt [0]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.crc_16_I.state [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_2
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [12]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.crc_16_I.state [13]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_3
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [11]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.crc_16_I.state [12]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_4
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [10]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.crc_16_I.state [11]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_5
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [9]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.crc_16_I.state [10]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_6
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [8]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.crc_16_I.state [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_7
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [7]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.crc_16_I.state [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_8
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [6]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.crc_16_I.state [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:270.4-278.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_9
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [5]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.crc_16_I.state [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.crc_in_first
    connect \I3 \usb_I.rx_pkt_I.crc_16_I.state [13]
    connect \O \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [13]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.crc_in_first
    connect \I3 \usb_I.rx_pkt_I.crc_16_I.state [12]
    connect \O \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [12]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_10
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.crc_in_first
    connect \I3 \usb_I.rx_pkt_I.crc_16_I.state [3]
    connect \O \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_11
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.crc_in_first
    connect \I3 \usb_I.rx_pkt_I.crc_16_I.state [2]
    connect \O \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_12
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.crc_in_first
    connect \I3 \usb_I.rx_pkt_I.crc_16_I.state [0]
    connect \O \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_2
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.crc_in_first
    connect \I3 \usb_I.rx_pkt_I.crc_16_I.state [11]
    connect \O \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [11]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_3
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.crc_in_first
    connect \I3 \usb_I.rx_pkt_I.crc_16_I.state [10]
    connect \O \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [10]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_4
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.crc_in_first
    connect \I3 \usb_I.rx_pkt_I.crc_16_I.state [9]
    connect \O \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_5
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.crc_in_first
    connect \I3 \usb_I.rx_pkt_I.crc_16_I.state [8]
    connect \O \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_6
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.crc_in_first
    connect \I3 \usb_I.rx_pkt_I.crc_16_I.state [7]
    connect \O \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_7
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.crc_in_first
    connect \I3 \usb_I.rx_pkt_I.crc_16_I.state [6]
    connect \O \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_8
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.crc_in_first
    connect \I3 \usb_I.rx_pkt_I.crc_16_I.state [5]
    connect \O \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_9
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.crc_in_first
    connect \I3 \usb_I.rx_pkt_I.crc_16_I.state [4]
    connect \O \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_16_I.state_nxt_SB_LUT4_O
    parameter \LUT_INIT 16'0011000011001111
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.crc_in_first
    connect \I2 \usb_I.rx_pkt_I.crc_16_I.state [14]
    connect \I3 \usb_I.rx_pkt_I.crc_16_I.state_nxt [0]
    connect \O \usb_I.rx_pkt_I.crc_16_I.state_nxt [15]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_16_I.state_nxt_SB_LUT4_O_1
    parameter \LUT_INIT 16'0011000011001111
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.crc_in_first
    connect \I2 \usb_I.rx_pkt_I.crc_16_I.state [1]
    connect \I3 \usb_I.rx_pkt_I.crc_16_I.state_nxt [0]
    connect \O \usb_I.rx_pkt_I.crc_16_I.state_nxt [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_16_I.state_nxt_SB_LUT4_O_2
    parameter \LUT_INIT 16'1100111100110000
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.crc_in_first
    connect \I2 \usb_I.rx_pkt_I.crc_16_I.state [15]
    connect \I3 \usb_I.rx_ll_I.dec_bit_1
    connect \O \usb_I.rx_pkt_I.crc_16_I.state_nxt [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:255.4-263.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.crc_5_I.state_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc_5_I.state_fb_mux [3]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.crc_5_I.state [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:255.4-263.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.crc_5_I.state_SB_DFFE_Q_1
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc_5_I.state_fb_mux [2]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.crc_5_I.state [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:255.4-263.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.crc_5_I.state_SB_DFFE_Q_2
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc_5_I.state_nxt [2]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.crc_5_I.state [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:255.4-263.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.crc_5_I.state_SB_DFFE_Q_3
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc_5_I.state_fb_mux [0]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.crc_5_I.state [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:255.4-263.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.crc_5_I.state_SB_DFFE_Q_4
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.crc_5_I.state_nxt [0]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.crc_5_I.state [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_5_I.state_fb_mux_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.crc_in_first
    connect \I3 \usb_I.rx_pkt_I.crc_5_I.state [3]
    connect \O \usb_I.rx_pkt_I.crc_5_I.state_fb_mux [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_5_I.state_fb_mux_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.crc_in_first
    connect \I3 \usb_I.rx_pkt_I.crc_5_I.state [2]
    connect \O \usb_I.rx_pkt_I.crc_5_I.state_fb_mux [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_5_I.state_fb_mux_SB_LUT4_O_2
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.crc_in_first
    connect \I3 \usb_I.rx_pkt_I.crc_5_I.state [0]
    connect \O \usb_I.rx_pkt_I.crc_5_I.state_fb_mux [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_5_I.state_nxt_SB_LUT4_O
    parameter \LUT_INIT 16'0011000011001111
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.crc_in_first
    connect \I2 \usb_I.rx_pkt_I.crc_5_I.state [1]
    connect \I3 \usb_I.rx_pkt_I.crc_5_I.state_nxt [0]
    connect \O \usb_I.rx_pkt_I.crc_5_I.state_nxt [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_5_I.state_nxt_SB_LUT4_O_1
    parameter \LUT_INIT 16'1100111100110000
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.crc_in_first
    connect \I2 \usb_I.rx_pkt_I.crc_5_I.state [4]
    connect \I3 \usb_I.rx_ll_I.dec_bit_1
    connect \O \usb_I.rx_pkt_I.crc_5_I.state_nxt [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:284.2-285.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.rx_pkt_I.crc_cap_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.llu_byte_stb
    connect \Q \usb_I.rx_pkt_I.crc_cap
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_cap_SB_LUT4_I3
    parameter \LUT_INIT 16'1111111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.state [0]
    connect \I3 \usb_I.rx_pkt_I.crc_cap
    connect \O \usb_I.rx_pkt_I.crc_cap_SB_LUT4_I3_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:244.2-248.25|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
  cell \SB_DFFESS \usb_I.rx_pkt_I.crc_in_first_SB_DFFESS_Q
    connect \C \clk
    connect \D 1'0
    connect \E \usb_I.rx_pkt_I.crc_in_first_SB_DFFESS_Q_E
    connect \Q \usb_I.rx_pkt_I.crc_in_first
    connect \S \usb_I.rx_pkt_I.state [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.crc_in_first_SB_DFFESS_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'1111111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \I3 \usb_I.rx_pkt_I.state [4]
    connect \O \usb_I.rx_pkt_I.crc_in_first_SB_DFFESS_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:215.2-217.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.data_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.rx_ll_I.dec_bit_1
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.data [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:215.2-217.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.data_SB_DFFE_Q_1
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.data [7]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.data [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:215.2-217.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.data_SB_DFFE_Q_2
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.data [6]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.data [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:215.2-217.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.data_SB_DFFE_Q_3
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.data [5]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.data [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:215.2-217.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.data_SB_DFFE_Q_4
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.data [4]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.data [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:215.2-217.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.data_SB_DFFE_Q_5
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.data [3]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.data [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:215.2-217.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.data_SB_DFFE_Q_6
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.data [2]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.data [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:215.2-217.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.data_SB_DFFE_Q_7
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.data [1]
    connect \E \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \Q \usb_I.rx_pkt_I.data [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.llu_byte_stb_SB_LUT4_I2
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.llu_byte_stb
    connect \I3 \usb_I.rx_pkt_I.state [1]
    connect \O \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.llu_byte_stb_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.crc_16_I.in_valid
    connect \I3 \usb_I.rx_pkt_I.bit_last
    connect \O \usb_I.rx_pkt_I.llu_byte_stb
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:322.2-330.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.pid_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.data [4]
    connect \E \usb_I.rx_pkt_I.pid_cap
    connect \Q \usb_I.rx_pkt_I.pid [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:322.2-330.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.pid_SB_DFFE_Q_1
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.data [3]
    connect \E \usb_I.rx_pkt_I.pid_cap
    connect \Q \usb_I.rx_pkt_I.pid [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:322.2-330.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.pid_SB_DFFE_Q_2
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.data [2]
    connect \E \usb_I.rx_pkt_I.pid_cap
    connect \Q \usb_I.rx_pkt_I.pid [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:322.2-330.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.pid_SB_DFFE_Q_3
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.data [1]
    connect \E \usb_I.rx_pkt_I.pid_cap
    connect \Q \usb_I.rx_pkt_I.pid [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pid_cap_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.llu_byte_stb
    connect \I3 \usb_I.rx_pkt_I.state [4]
    connect \O \usb_I.rx_pkt_I.pid_cap
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:318.2-319.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.rx_pkt_I.pid_cap_r_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.pid_cap
    connect \Q \usb_I.rx_pkt_I.pid_cap_r
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pid_cap_r_SB_LUT4_I3
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.pid_valid
    connect \I3 \usb_I.rx_pkt_I.pid_cap_r
    connect \O \usb_I.rx_pkt_I.pkt_start_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:322.2-330.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.pid_is_data_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.pid_is_data_SB_DFFE_Q_D
    connect \E \usb_I.rx_pkt_I.pid_cap
    connect \Q \usb_I.rx_pkt_I.pid_is_data
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pid_is_data_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0011000000000000
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.data [3]
    connect \I2 \usb_I.rx_pkt_I.data [2]
    connect \I3 \usb_I.rx_pkt_I.data [1]
    connect \O \usb_I.rx_pkt_I.pid_is_data_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pid_is_data_SB_LUT4_I2
    parameter \LUT_INIT 16'0000000100000000
    connect \I0 \usb_I.rx_pkt_I.pid_is_token
    connect \I1 \usb_I.rx_pkt_I.pid_is_sof
    connect \I2 \usb_I.rx_pkt_I.pid_is_data
    connect \I3 \usb_I.rx_pkt_I.pid_valid
    connect \O \usb_I.rx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O_I1 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:322.2-330.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.pid_is_handshake_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.pid_is_handshake_SB_DFFE_Q_D
    connect \E \usb_I.rx_pkt_I.pid_cap
    connect \Q \usb_I.rx_pkt_I.pid_is_handshake
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pid_is_handshake_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000001100000000
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.pid_is_sof_SB_DFFE_Q_D_SB_LUT4_O_I3 [0]
    connect \I2 \usb_I.rx_pkt_I.data [1]
    connect \I3 \usb_I.rx_pkt_I.data [2]
    connect \O \usb_I.rx_pkt_I.pid_is_handshake_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pid_is_handshake_SB_LUT4_I0
    parameter \LUT_INIT 16'0100111100000000
    connect \I0 \usb_I.rx_pkt_I.pid_is_handshake
    connect \I1 \usb_I.rx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O_I1 [1]
    connect \I2 \usb_I.rx_pkt_I.pid_valid
    connect \I3 \usb_I.rx_pkt_I.state [2]
    connect \O \usb_I.rx_pkt_I.pid_is_handshake_SB_LUT4_I0_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pid_is_handshake_SB_LUT4_I0_O_SB_LUT4_O
    parameter \LUT_INIT 16'1111110000000000
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.state [5]
    connect \I2 \usb_I.rx_pkt_I.state [1]
    connect \I3 \usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I1_O [1]
    connect \O \usb_I.rx_pkt_I.pid_is_handshake_SB_LUT4_I0_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pid_is_handshake_SB_LUT4_I0_O_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000101110111011
    connect \I0 \usb_I.rx_pkt_I.state_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]
    connect \I1 \usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I2_1_O [1]
    connect \I2 \usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I2_1_O [2]
    connect \I3 \usb_I.rx_pkt_I.state [6]
    connect \O \usb_I.rx_pkt_I.pid_is_handshake_SB_LUT4_I0_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pid_is_handshake_SB_LUT4_I0_O_SB_LUT4_O_2
    parameter \LUT_INIT 16'1111010000000000
    connect \I0 \usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I1_O [0]
    connect \I1 \usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I1_O [1]
    connect \I2 \usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I1_O [2]
    connect \I3 \usb_I.rx_pkt_I.state [3]
    connect \O \usb_I.rx_pkt_I.pid_is_handshake_SB_LUT4_I0_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:322.2-330.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.pid_is_sof_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.pid_is_sof_SB_DFFE_Q_D
    connect \E \usb_I.rx_pkt_I.pid_cap
    connect \Q \usb_I.rx_pkt_I.pid_is_sof
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pid_is_sof_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0011000000000000
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.data [2]
    connect \I2 \usb_I.rx_pkt_I.data [1]
    connect \I3 \usb_I.rx_pkt_I.pid_is_sof_SB_DFFE_Q_D_SB_LUT4_O_I3 [0]
    connect \O \usb_I.rx_pkt_I.pid_is_sof_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pid_is_sof_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.data [4]
    connect \I3 \usb_I.rx_pkt_I.data [3]
    connect \O \usb_I.rx_pkt_I.pid_is_sof_SB_DFFE_Q_D_SB_LUT4_O_I3 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:322.2-330.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.pid_is_token_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.pid_is_token_SB_DFFE_Q_D
    connect \E \usb_I.rx_pkt_I.pid_cap
    connect \Q \usb_I.rx_pkt_I.pid_is_token
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pid_is_token_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000001100000000
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.pid_is_sof_SB_DFFE_Q_D_SB_LUT4_O_I3 [0]
    connect \I2 \usb_I.rx_pkt_I.data [2]
    connect \I3 \usb_I.rx_pkt_I.data [1]
    connect \O \usb_I.rx_pkt_I.pid_is_token_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:304.2-316.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D
    connect \E \usb_I.rx_pkt_I.pid_cap
    connect \Q \usb_I.rx_pkt_I.pid_valid
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0001010000000000
    connect \I0 \usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I0 [0]
    connect \I1 \usb_I.rx_pkt_I.data [1]
    connect \I2 \usb_I.rx_pkt_I.data [5]
    connect \I3 \usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]
    connect \O \usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0001010000000000
    connect \I0 \usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]
    connect \I1 \usb_I.rx_pkt_I.data [4]
    connect \I2 \usb_I.rx_ll_I.dec_bit_1
    connect \I3 \usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [3]
    connect \O \usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1
    parameter \LUT_INIT 16'1111000001110111
    connect \I0 \usb_I.rx_pkt_I.data [1]
    connect \I1 \usb_I.rx_pkt_I.data [6]
    connect \I2 \usb_I.rx_pkt_I.pid_is_sof_SB_DFFE_Q_D_SB_LUT4_O_I3 [0]
    connect \I3 \usb_I.rx_pkt_I.data [2]
    connect \O \usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'1111100000000000
    connect \I0 \usb_I.rx_pkt_I.data [2]
    connect \I1 \usb_I.rx_pkt_I.data [1]
    connect \I2 \usb_I.rx_pkt_I.data [7]
    connect \I3 \usb_I.rx_pkt_I.data [3]
    connect \O \usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000111011101110
    connect \I0 \usb_I.rx_pkt_I.data [3]
    connect \I1 \usb_I.rx_pkt_I.data [7]
    connect \I2 \usb_I.rx_pkt_I.data [2]
    connect \I3 \usb_I.rx_pkt_I.data [6]
    connect \O \usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [3]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:433.38-433.62|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0
    connect \CI 1'0
    connect \CO \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [1]
    connect \I0 \usb_I.rx_pkt_I.pkt_data_stb
    connect \I1 \usb_I.trans_I.xfer_length [0]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:433.38-433.62|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO_SB_CARRY_CO
    connect \CI \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [8]
    connect \CO \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [9]
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.xfer_length [8]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:433.38-433.62|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO_SB_CARRY_CO_1
    connect \CI \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [7]
    connect \CO \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [8]
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.xfer_length [7]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:433.38-433.62|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO_SB_CARRY_CO_2
    connect \CI \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [6]
    connect \CO \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [7]
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.xfer_length [6]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:433.38-433.62|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO_SB_CARRY_CO_3
    connect \CI \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [5]
    connect \CO \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [6]
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.xfer_length [5]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:433.38-433.62|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO_SB_CARRY_CO_4
    connect \CI \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [4]
    connect \CO \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [5]
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.xfer_length [4]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:433.38-433.62|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO_SB_CARRY_CO_5
    connect \CI \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [3]
    connect \CO \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [4]
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.xfer_length [3]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:433.38-433.62|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO_SB_CARRY_CO_6
    connect \CI \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [2]
    connect \CO \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [3]
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.xfer_length [2]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:433.38-433.62|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO_SB_CARRY_CO_7
    connect \CI \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [1]
    connect \CO \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [2]
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.xfer_length [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:374.2-375.54|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.rx_pkt_I.pkt_data_stb_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.pkt_data_stb_SB_DFF_Q_D
    connect \Q \usb_I.rx_pkt_I.pkt_data_stb
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_data_stb_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.llu_byte_stb
    connect \I3 \usb_I.rx_pkt_I.state [7]
    connect \O \usb_I.rx_pkt_I.pkt_data_stb_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:433.38-433.62|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.pkt_data_stb
    connect \I2 \usb_I.trans_I.xfer_length [0]
    connect \I3 1'0
    connect \O \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:433.38-433.62|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O_SB_LUT4_O
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.xfer_length [9]
    connect \I3 \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [9]
    connect \O \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:433.38-433.62|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O_SB_LUT4_O_1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.xfer_length [8]
    connect \I3 \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [8]
    connect \O \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:433.38-433.62|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O_SB_LUT4_O_2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.xfer_length [7]
    connect \I3 \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [7]
    connect \O \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:433.38-433.62|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O_SB_LUT4_O_3
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.xfer_length [6]
    connect \I3 \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [6]
    connect \O \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:433.38-433.62|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O_SB_LUT4_O_4
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.xfer_length [5]
    connect \I3 \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [5]
    connect \O \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:433.38-433.62|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O_SB_LUT4_O_5
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.xfer_length [4]
    connect \I3 \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [4]
    connect \O \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:433.38-433.62|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O_SB_LUT4_O_6
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.xfer_length [3]
    connect \I3 \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [3]
    connect \O \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:433.38-433.62|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O_SB_LUT4_O_7
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.xfer_length [2]
    connect \I3 \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [2]
    connect \O \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:433.38-433.62|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O_SB_LUT4_O_8
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.xfer_length [1]
    connect \I3 \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [1]
    connect \O \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:353.2-357.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.rx_pkt_I.pkt_done_err_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.pkt_done_err_SB_DFF_Q_D
    connect \Q \usb_I.rx_pkt_I.pkt_done_err
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:353.2-357.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.rx_pkt_I.pkt_done_ok_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.pkt_done_ok_SB_DFF_Q_D
    connect \Q \usb_I.rx_pkt_I.pkt_done_ok
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_done_ok_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000001100000000
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.state_prev_idle
    connect \I2 \usb_I.rx_pkt_I.state_prev_error
    connect \I3 \usb_I.rx_pkt_I.state [0]
    connect \O \usb_I.rx_pkt_I.pkt_done_ok_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:349.2-350.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.rx_pkt_I.pkt_start_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.pkt_start_SB_DFF_Q_D
    connect \Q \usb_I.rx_pkt_I.pkt_start
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2
    parameter \LUT_INIT 16'1100000011111111
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.pid_is_sof
    connect \I2 \usb_I.rx_pkt_I.pkt_start
    connect \I3 \usb_I.timeout_reset [19]
    connect \O \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1
    parameter \LUT_INIT 16'0000001111111111
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.pkt_data_stb
    connect \I2 \usb_I.rx_pkt_I.pkt_start
    connect \I3 \usb_I.trans_I.bd_length [10]
    connect \O \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O [0]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1
    connect \CI 1'1
    connect \CO \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [1]
    connect \I0 \usb_I.trans_I.bd_length [0]
    connect \I1 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O [0]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO_SB_CARRY_CO
    connect \CI \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [9]
    connect \CO \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [10]
    connect \I0 \usb_I.trans_I.bd_length [9]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO_SB_CARRY_CO_1
    connect \CI \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [8]
    connect \CO \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [9]
    connect \I0 \usb_I.trans_I.bd_length [8]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO_SB_CARRY_CO_2
    connect \CI \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [7]
    connect \CO \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [8]
    connect \I0 \usb_I.trans_I.bd_length [7]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO_SB_CARRY_CO_3
    connect \CI \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [6]
    connect \CO \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [7]
    connect \I0 \usb_I.trans_I.bd_length [6]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO_SB_CARRY_CO_4
    connect \CI \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [5]
    connect \CO \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [6]
    connect \I0 \usb_I.trans_I.bd_length [5]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO_SB_CARRY_CO_5
    connect \CI \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [4]
    connect \CO \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [5]
    connect \I0 \usb_I.trans_I.bd_length [4]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO_SB_CARRY_CO_6
    connect \CI \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [3]
    connect \CO \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [4]
    connect \I0 \usb_I.trans_I.bd_length [3]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO_SB_CARRY_CO_7
    connect \CI \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [2]
    connect \CO \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [3]
    connect \I0 \usb_I.trans_I.bd_length [2]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO_SB_CARRY_CO_8
    connect \CI \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [1]
    connect \CO \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [2]
    connect \I0 \usb_I.trans_I.bd_length [1]
    connect \I1 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.bd_length [0]
    connect \I2 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O [0]
    connect \I3 1'1
    connect \O \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.bd_length [9]
    connect \I2 1'1
    connect \I3 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [9]
    connect \O \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.bd_length [8]
    connect \I2 1'1
    connect \I3 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [8]
    connect \O \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.bd_length [7]
    connect \I2 1'1
    connect \I3 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [7]
    connect \O \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_3
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.bd_length [6]
    connect \I2 1'1
    connect \I3 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [6]
    connect \O \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_4
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.bd_length [5]
    connect \I2 1'1
    connect \I3 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [5]
    connect \O \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_5
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.bd_length [4]
    connect \I2 1'1
    connect \I3 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [4]
    connect \O \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_6
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.bd_length [3]
    connect \I2 1'1
    connect \I3 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [3]
    connect \O \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_7
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.bd_length [2]
    connect \I2 1'1
    connect \I3 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [2]
    connect \O \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_8
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.bd_length [1]
    connect \I2 1'1
    connect \I3 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [1]
    connect \O \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.rx_pkt_I.state_SB_DFFR_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.state_SB_DFFR_Q_D
    connect \Q \usb_I.rx_pkt_I.state [7]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.rx_pkt_I.state_SB_DFFR_Q_1
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.state_SB_DFFR_Q_1_D
    connect \Q \usb_I.rx_pkt_I.state [6]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.state_SB_DFFR_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111111011111111
    connect \I0 \usb_I.rx_pkt_I.pid_is_handshake_SB_LUT4_I0_O [0]
    connect \I1 \usb_I.rx_pkt_I.pid_is_handshake_SB_LUT4_I0_O [1]
    connect \I2 \usb_I.rx_pkt_I.pid_is_handshake_SB_LUT4_I0_O [2]
    connect \I3 \usb_I.rx_pkt_I.pid_is_handshake_SB_LUT4_I0_O [3]
    connect \O \usb_I.rx_pkt_I.state_SB_DFFR_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.rx_pkt_I.state_SB_DFFR_Q_2
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.state_SB_DFFR_Q_2_D
    connect \Q \usb_I.rx_pkt_I.state [5]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.state_SB_DFFR_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111100010001000
    connect \I0 \usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D_SB_LUT4_O_I1 [1]
    connect \I1 \usb_I.rx_pkt_I.state [5]
    connect \I2 \usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I1_O [2]
    connect \I3 \usb_I.rx_pkt_I.state [1]
    connect \O \usb_I.rx_pkt_I.state_SB_DFFR_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.rx_pkt_I.state_SB_DFFR_Q_3
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.state_SB_DFFR_Q_3_D
    connect \Q \usb_I.rx_pkt_I.state [4]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.state_SB_DFFR_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000111110001000
    connect \I0 \usb_I.rx_pkt_I.state [0]
    connect \I1 \usb_I.rx_ll_I.dec_sync_1_SB_LUT4_I2_O [0]
    connect \I2 \usb_I.rx_pkt_I.llu_byte_stb
    connect \I3 \usb_I.rx_pkt_I.state [4]
    connect \O \usb_I.rx_pkt_I.state_SB_DFFR_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.rx_pkt_I.state_SB_DFFR_Q_4
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.state_SB_DFFR_Q_4_D
    connect \Q \usb_I.rx_pkt_I.state [3]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000000011111111
    connect \I0 \usb_I.rx_pkt_I.state [2]
    connect \I1 \usb_I.rx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O_I1 [1]
    connect \I2 \usb_I.rx_pkt_I.pid_is_handshake
    connect \I3 \usb_I.rx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O_I3 [3]
    connect \O \usb_I.rx_pkt_I.state_SB_DFFR_Q_4_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O
    parameter \LUT_INIT 16'0000011101110111
    connect \I0 \usb_I.rx_pkt_I.state [3]
    connect \I1 \usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D_SB_LUT4_O_I1 [1]
    connect \I2 \usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I1_O [2]
    connect \I3 \usb_I.rx_pkt_I.state [5]
    connect \O \usb_I.rx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O_I3 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.rx_pkt_I.state_SB_DFFR_Q_5
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.pid_cap
    connect \Q \usb_I.rx_pkt_I.state [2]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.rx_pkt_I.state_SB_DFFR_Q_6
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D
    connect \Q \usb_I.rx_pkt_I.state [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111111111000000
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D_SB_LUT4_O_I1 [1]
    connect \I2 \usb_I.rx_pkt_I.state [1]
    connect \I3 \usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D_SB_LUT4_O_I3 [2]
    connect \O \usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000001111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.llu_byte_stb
    connect \I3 \usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I1_O [1]
    connect \O \usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D_SB_LUT4_O_I1 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O
    parameter \LUT_INIT 16'1110000000000000
    connect \I0 \usb_I.rx_pkt_I.pid_is_sof
    connect \I1 \usb_I.rx_pkt_I.pid_is_token
    connect \I2 \usb_I.rx_pkt_I.pid_valid
    connect \I3 \usb_I.rx_pkt_I.state [2]
    connect \O \usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D_SB_LUT4_O_I3 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.state_SB_DFFR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111100010001000
    connect \I0 \usb_I.rx_pkt_I.state_SB_DFFR_Q_D_SB_LUT4_O_I0 [0]
    connect \I1 \usb_I.rx_pkt_I.pid_is_data
    connect \I2 \usb_I.rx_pkt_I.state_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]
    connect \I3 \usb_I.rx_pkt_I.state [7]
    connect \O \usb_I.rx_pkt_I.state_SB_DFFR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.state_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0001000000000000
    connect \I0 \usb_I.rx_pkt_I.pid_is_token
    connect \I1 \usb_I.rx_pkt_I.pid_is_sof
    connect \I2 \usb_I.rx_pkt_I.pid_valid
    connect \I3 \usb_I.rx_pkt_I.state [2]
    connect \O \usb_I.rx_pkt_I.state_SB_DFFR_Q_D_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:10.57-10.103"
  cell \SB_DFFS \usb_I.rx_pkt_I.state_SB_DFFS_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.state_SB_DFFS_Q_D
    connect \Q \usb_I.rx_pkt_I.state [0]
    connect \S \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.state_SB_DFFS_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.state_SB_DFFS_Q_D_SB_LUT4_O_I2 [0]
    connect \I3 \usb_I.rx_pkt_I.state_SB_DFFS_Q_D_SB_LUT4_O_I2 [1]
    connect \O \usb_I.rx_pkt_I.state_SB_DFFS_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.state_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'1111100000000000
    connect \I0 \usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I1_O [0]
    connect \I1 \usb_I.rx_pkt_I.state [3]
    connect \I2 \usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I2_O [2]
    connect \I3 \usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I1_O [1]
    connect \O \usb_I.rx_pkt_I.state_SB_DFFS_Q_D_SB_LUT4_O_I2 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:198.2-202.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.rx_pkt_I.state_prev_error_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.state [6]
    connect \Q \usb_I.rx_pkt_I.state_prev_error
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.state_prev_error_SB_LUT4_I2
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.state_prev_error
    connect \I3 \usb_I.rx_pkt_I.state [6]
    connect \O \usb_I.rx_pkt_I.pkt_done_err_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:198.2-202.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.rx_pkt_I.state_prev_idle_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.state [0]
    connect \Q \usb_I.rx_pkt_I.state_prev_idle
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:336.2-338.37|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.token_data_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.rx_ll_I.dec_bit_1
    connect \E \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_E
    connect \Q \usb_I.rx_pkt_I.token_data [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:336.2-338.37|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_1
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.data [7]
    connect \E \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_E
    connect \Q \usb_I.rx_pkt_I.token_data [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:340.2-342.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_10
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.data [1]
    connect \E \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_9_E
    connect \Q \usb_I.rx_pkt_I.token_data [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:336.2-338.37|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_2
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.data [6]
    connect \E \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_E
    connect \Q \usb_I.rx_pkt_I.token_data [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:336.2-338.37|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_3
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.data [5]
    connect \E \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_E
    connect \Q \usb_I.rx_pkt_I.token_data [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:336.2-338.37|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_4
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.data [4]
    connect \E \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_E
    connect \Q \usb_I.rx_pkt_I.token_data [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:336.2-338.37|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_5
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.data [3]
    connect \E \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_E
    connect \Q \usb_I.rx_pkt_I.token_data [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:336.2-338.37|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_6
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.data [2]
    connect \E \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_E
    connect \Q \usb_I.rx_pkt_I.token_data [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:336.2-338.37|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_7
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.data [1]
    connect \E \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_E
    connect \Q \usb_I.rx_pkt_I.token_data [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:340.2-342.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_8
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.data [3]
    connect \E \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_9_E
    connect \Q \usb_I.rx_pkt_I.token_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_rx_pkt.v:340.2-342.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:258.13-282.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_9
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.data [2]
    connect \E \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_9_E
    connect \Q \usb_I.rx_pkt_I.token_data [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_9_E_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.llu_byte_stb
    connect \I3 \usb_I.rx_pkt_I.state [5]
    connect \O \usb_I.rx_pkt_I.token_data_SB_DFFE_Q_9_E
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:400.2-415.6|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.sof_clear_SB_DFFSR_Q
    connect \C \clk
    connect \D \usb_I.sof_clear_SB_DFFSR_Q_D
    connect \Q \usb_I.sof_clear
    connect \R \usb_I.csr_bus_clear
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.sof_clear_SB_DFFSR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0100000000000000
    connect \I0 \cpu_I.cpu.bufreg.data [1]
    connect \I1 \cpu_I.cpu.bufreg.data [0]
    connect \I2 \cpu_I.cpu.decode.o_op_b_source
    connect \I3 \cpu_I.cpu.mem_if.dat [8]
    connect \O \usb_I.sof_clear_SB_DFFSR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.sof_clear_SB_LUT4_I0
    parameter \LUT_INIT 16'1111010001000100
    connect \I0 \usb_I.sof_clear
    connect \I1 \usb_I.sof_pending
    connect \I2 \usb_I.rx_pkt_I.pid_is_sof
    connect \I3 \usb_I.rx_pkt_I.pkt_start
    connect \O \usb_I.sof_pending_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:620.2-621.76|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.sof_pending_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.sof_pending_SB_DFF_Q_D
    connect \Q \usb_I.sof_pending
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.sof_pending_SB_LUT4_I1
    parameter \LUT_INIT 16'1111100000000000
    connect \I0 \usb_I.csr_bus_req_SB_LUT4_I3_O [1]
    connect \I1 \usb_I.sof_pending
    connect \I2 \usb_I.ep_status_I.s_dout_3 [8]
    connect \I3 \usb_I.cr_pu_ena_SB_LUT4_I0_O [3]
    connect \O \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_23_D_SB_LUT4_O_I0 [0]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_reset_SB_CARRY_I0
    connect \CI 1'0
    connect \CO \usb_I.timeout_reset_SB_CARRY_I0_CO [1]
    connect \I0 \usb_I.timeout_reset [19]
    connect \I1 \usb_I.timeout_reset [0]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_reset_SB_CARRY_I1
    connect \CI \usb_I.timeout_reset_SB_CARRY_I0_CO [9]
    connect \CO \usb_I.timeout_reset_SB_CARRY_I0_CO [10]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_reset [9]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_reset_SB_CARRY_I1_1
    connect \CI \usb_I.timeout_reset_SB_CARRY_I0_CO [8]
    connect \CO \usb_I.timeout_reset_SB_CARRY_I0_CO [9]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_reset [8]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_reset_SB_CARRY_I1_10
    connect \CI \usb_I.timeout_reset_SB_CARRY_I0_CO [17]
    connect \CO \usb_I.timeout_reset_SB_CARRY_I0_CO [18]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_reset [17]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_reset_SB_CARRY_I1_11
    connect \CI \usb_I.timeout_reset_SB_CARRY_I0_CO [16]
    connect \CO \usb_I.timeout_reset_SB_CARRY_I0_CO [17]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_reset [16]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_reset_SB_CARRY_I1_12
    connect \CI \usb_I.timeout_reset_SB_CARRY_I0_CO [15]
    connect \CO \usb_I.timeout_reset_SB_CARRY_I0_CO [16]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_reset [15]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_reset_SB_CARRY_I1_13
    connect \CI \usb_I.timeout_reset_SB_CARRY_I0_CO [14]
    connect \CO \usb_I.timeout_reset_SB_CARRY_I0_CO [15]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_reset [14]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_reset_SB_CARRY_I1_14
    connect \CI \usb_I.timeout_reset_SB_CARRY_I0_CO [13]
    connect \CO \usb_I.timeout_reset_SB_CARRY_I0_CO [14]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_reset [13]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_reset_SB_CARRY_I1_15
    connect \CI \usb_I.timeout_reset_SB_CARRY_I0_CO [12]
    connect \CO \usb_I.timeout_reset_SB_CARRY_I0_CO [13]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_reset [12]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_reset_SB_CARRY_I1_16
    connect \CI \usb_I.timeout_reset_SB_CARRY_I0_CO [11]
    connect \CO \usb_I.timeout_reset_SB_CARRY_I0_CO [12]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_reset [11]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_reset_SB_CARRY_I1_17
    connect \CI \usb_I.timeout_reset_SB_CARRY_I0_CO [10]
    connect \CO \usb_I.timeout_reset_SB_CARRY_I0_CO [11]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_reset [10]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_reset_SB_CARRY_I1_2
    connect \CI \usb_I.timeout_reset_SB_CARRY_I0_CO [7]
    connect \CO \usb_I.timeout_reset_SB_CARRY_I0_CO [8]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_reset [7]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_reset_SB_CARRY_I1_3
    connect \CI \usb_I.timeout_reset_SB_CARRY_I0_CO [6]
    connect \CO \usb_I.timeout_reset_SB_CARRY_I0_CO [7]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_reset [6]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_reset_SB_CARRY_I1_4
    connect \CI \usb_I.timeout_reset_SB_CARRY_I0_CO [5]
    connect \CO \usb_I.timeout_reset_SB_CARRY_I0_CO [6]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_reset [5]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_reset_SB_CARRY_I1_5
    connect \CI \usb_I.timeout_reset_SB_CARRY_I0_CO [4]
    connect \CO \usb_I.timeout_reset_SB_CARRY_I0_CO [5]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_reset [4]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_reset_SB_CARRY_I1_6
    connect \CI \usb_I.timeout_reset_SB_CARRY_I0_CO [3]
    connect \CO \usb_I.timeout_reset_SB_CARRY_I0_CO [4]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_reset [3]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_reset_SB_CARRY_I1_7
    connect \CI \usb_I.timeout_reset_SB_CARRY_I0_CO [2]
    connect \CO \usb_I.timeout_reset_SB_CARRY_I0_CO [3]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_reset [2]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_reset_SB_CARRY_I1_8
    connect \CI \usb_I.timeout_reset_SB_CARRY_I0_CO [1]
    connect \CO \usb_I.timeout_reset_SB_CARRY_I0_CO [2]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_reset [1]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_reset_SB_CARRY_I1_9
    connect \CI \usb_I.timeout_reset_SB_CARRY_I0_CO [18]
    connect \CO \usb_I.timeout_reset_SB_CARRY_I0_CO [19]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_reset [18]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:592.2-596.55|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_reset_SB_DFFSR_Q
    connect \C \clk
    connect \D \usb_I.timeout_reset_SB_DFFSR_Q_D [18]
    connect \Q \usb_I.timeout_reset [18]
    connect \R \usb_I.timeout_reset_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:592.2-596.55|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_reset_SB_DFFSR_Q_1
    connect \C \clk
    connect \D \usb_I.timeout_reset_SB_DFFSR_Q_D [17]
    connect \Q \usb_I.timeout_reset [17]
    connect \R \usb_I.timeout_reset_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:592.2-596.55|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_reset_SB_DFFSR_Q_10
    connect \C \clk
    connect \D \usb_I.timeout_reset_SB_DFFSR_Q_D [3]
    connect \Q \usb_I.timeout_reset [3]
    connect \R \usb_I.timeout_reset_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:592.2-596.55|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_reset_SB_DFFSR_Q_11
    connect \C \clk
    connect \D \usb_I.timeout_reset_SB_DFFSR_Q_D [2]
    connect \Q \usb_I.timeout_reset [2]
    connect \R \usb_I.timeout_reset_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:592.2-596.55|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_reset_SB_DFFSR_Q_12
    connect \C \clk
    connect \D \usb_I.timeout_reset_SB_DFFSR_Q_D [1]
    connect \Q \usb_I.timeout_reset [1]
    connect \R \usb_I.timeout_reset_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:592.2-596.55|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_reset_SB_DFFSR_Q_13
    connect \C \clk
    connect \D \usb_I.timeout_reset_SB_DFFSR_Q_D [0]
    connect \Q \usb_I.timeout_reset [0]
    connect \R \usb_I.timeout_reset_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:592.2-596.55|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_reset_SB_DFFSR_Q_2
    connect \C \clk
    connect \D \usb_I.timeout_reset_SB_DFFSR_Q_D [16]
    connect \Q \usb_I.timeout_reset [16]
    connect \R \usb_I.timeout_reset_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:592.2-596.55|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_reset_SB_DFFSR_Q_3
    connect \C \clk
    connect \D \usb_I.timeout_reset_SB_DFFSR_Q_D [14]
    connect \Q \usb_I.timeout_reset [14]
    connect \R \usb_I.timeout_reset_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:592.2-596.55|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_reset_SB_DFFSR_Q_4
    connect \C \clk
    connect \D \usb_I.timeout_reset_SB_DFFSR_Q_D [12]
    connect \Q \usb_I.timeout_reset [12]
    connect \R \usb_I.timeout_reset_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:592.2-596.55|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_reset_SB_DFFSR_Q_5
    connect \C \clk
    connect \D \usb_I.timeout_reset_SB_DFFSR_Q_D [9]
    connect \Q \usb_I.timeout_reset [9]
    connect \R \usb_I.timeout_reset_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:592.2-596.55|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_reset_SB_DFFSR_Q_6
    connect \C \clk
    connect \D \usb_I.timeout_reset_SB_DFFSR_Q_D [7]
    connect \Q \usb_I.timeout_reset [7]
    connect \R \usb_I.timeout_reset_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:592.2-596.55|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_reset_SB_DFFSR_Q_7
    connect \C \clk
    connect \D \usb_I.timeout_reset_SB_DFFSR_Q_D [6]
    connect \Q \usb_I.timeout_reset [6]
    connect \R \usb_I.timeout_reset_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:592.2-596.55|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_reset_SB_DFFSR_Q_8
    connect \C \clk
    connect \D \usb_I.timeout_reset_SB_DFFSR_Q_D [5]
    connect \Q \usb_I.timeout_reset [5]
    connect \R \usb_I.timeout_reset_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:592.2-596.55|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_reset_SB_DFFSR_Q_9
    connect \C \clk
    connect \D \usb_I.timeout_reset_SB_DFFSR_Q_D [4]
    connect \Q \usb_I.timeout_reset [4]
    connect \R \usb_I.timeout_reset_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:592.2-596.55|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
  cell \SB_DFFSS \usb_I.timeout_reset_SB_DFFSS_Q
    connect \C \clk
    connect \D \usb_I.timeout_reset_SB_DFFSR_Q_D [19]
    connect \Q \usb_I.timeout_reset [19]
    connect \S \usb_I.timeout_reset_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:592.2-596.55|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
  cell \SB_DFFSS \usb_I.timeout_reset_SB_DFFSS_Q_1
    connect \C \clk
    connect \D \usb_I.timeout_reset_SB_DFFSR_Q_D [15]
    connect \Q \usb_I.timeout_reset [15]
    connect \S \usb_I.timeout_reset_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:592.2-596.55|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
  cell \SB_DFFSS \usb_I.timeout_reset_SB_DFFSS_Q_2
    connect \C \clk
    connect \D \usb_I.timeout_reset_SB_DFFSR_Q_D [13]
    connect \Q \usb_I.timeout_reset [13]
    connect \S \usb_I.timeout_reset_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:592.2-596.55|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
  cell \SB_DFFSS \usb_I.timeout_reset_SB_DFFSS_Q_3
    connect \C \clk
    connect \D \usb_I.timeout_reset_SB_DFFSR_Q_D [11]
    connect \Q \usb_I.timeout_reset [11]
    connect \S \usb_I.timeout_reset_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:592.2-596.55|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
  cell \SB_DFFSS \usb_I.timeout_reset_SB_DFFSS_Q_4
    connect \C \clk
    connect \D \usb_I.timeout_reset_SB_DFFSR_Q_D [10]
    connect \Q \usb_I.timeout_reset [10]
    connect \S \usb_I.timeout_reset_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:592.2-596.55|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
  cell \SB_DFFSS \usb_I.timeout_reset_SB_DFFSS_Q_5
    connect \C \clk
    connect \D \usb_I.timeout_reset_SB_DFFSR_Q_D [8]
    connect \Q \usb_I.timeout_reset [8]
    connect \S \usb_I.timeout_reset_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_reset_SB_LUT4_I1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.timeout_reset [19]
    connect \I2 \usb_I.timeout_reset [0]
    connect \I3 1'0
    connect \O \usb_I.timeout_reset_SB_DFFSR_Q_D [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_reset_SB_LUT4_I2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_reset [9]
    connect \I3 \usb_I.timeout_reset_SB_CARRY_I0_CO [9]
    connect \O \usb_I.timeout_reset_SB_DFFSR_Q_D [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_reset_SB_LUT4_I2_1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_reset [8]
    connect \I3 \usb_I.timeout_reset_SB_CARRY_I0_CO [8]
    connect \O \usb_I.timeout_reset_SB_DFFSR_Q_D [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_reset_SB_LUT4_I2_10
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_reset [18]
    connect \I3 \usb_I.timeout_reset_SB_CARRY_I0_CO [18]
    connect \O \usb_I.timeout_reset_SB_DFFSR_Q_D [18]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_reset_SB_LUT4_I2_11
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_reset [17]
    connect \I3 \usb_I.timeout_reset_SB_CARRY_I0_CO [17]
    connect \O \usb_I.timeout_reset_SB_DFFSR_Q_D [17]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_reset_SB_LUT4_I2_12
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_reset [16]
    connect \I3 \usb_I.timeout_reset_SB_CARRY_I0_CO [16]
    connect \O \usb_I.timeout_reset_SB_DFFSR_Q_D [16]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_reset_SB_LUT4_I2_13
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_reset [15]
    connect \I3 \usb_I.timeout_reset_SB_CARRY_I0_CO [15]
    connect \O \usb_I.timeout_reset_SB_DFFSR_Q_D [15]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_reset_SB_LUT4_I2_14
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_reset [14]
    connect \I3 \usb_I.timeout_reset_SB_CARRY_I0_CO [14]
    connect \O \usb_I.timeout_reset_SB_DFFSR_Q_D [14]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_reset_SB_LUT4_I2_15
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_reset [13]
    connect \I3 \usb_I.timeout_reset_SB_CARRY_I0_CO [13]
    connect \O \usb_I.timeout_reset_SB_DFFSR_Q_D [13]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_reset_SB_LUT4_I2_16
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_reset [12]
    connect \I3 \usb_I.timeout_reset_SB_CARRY_I0_CO [12]
    connect \O \usb_I.timeout_reset_SB_DFFSR_Q_D [12]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_reset_SB_LUT4_I2_17
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_reset [11]
    connect \I3 \usb_I.timeout_reset_SB_CARRY_I0_CO [11]
    connect \O \usb_I.timeout_reset_SB_DFFSR_Q_D [11]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_reset_SB_LUT4_I2_18
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_reset [10]
    connect \I3 \usb_I.timeout_reset_SB_CARRY_I0_CO [10]
    connect \O \usb_I.timeout_reset_SB_DFFSR_Q_D [10]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_reset_SB_LUT4_I2_2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_reset [7]
    connect \I3 \usb_I.timeout_reset_SB_CARRY_I0_CO [7]
    connect \O \usb_I.timeout_reset_SB_DFFSR_Q_D [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_reset_SB_LUT4_I2_3
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_reset [6]
    connect \I3 \usb_I.timeout_reset_SB_CARRY_I0_CO [6]
    connect \O \usb_I.timeout_reset_SB_DFFSR_Q_D [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_reset_SB_LUT4_I2_4
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_reset [5]
    connect \I3 \usb_I.timeout_reset_SB_CARRY_I0_CO [5]
    connect \O \usb_I.timeout_reset_SB_DFFSR_Q_D [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_reset_SB_LUT4_I2_5
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_reset [4]
    connect \I3 \usb_I.timeout_reset_SB_CARRY_I0_CO [4]
    connect \O \usb_I.timeout_reset_SB_DFFSR_Q_D [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_reset_SB_LUT4_I2_6
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_reset [3]
    connect \I3 \usb_I.timeout_reset_SB_CARRY_I0_CO [3]
    connect \O \usb_I.timeout_reset_SB_DFFSR_Q_D [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_reset_SB_LUT4_I2_7
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_reset [2]
    connect \I3 \usb_I.timeout_reset_SB_CARRY_I0_CO [2]
    connect \O \usb_I.timeout_reset_SB_DFFSR_Q_D [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_reset_SB_LUT4_I2_8
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_reset [1]
    connect \I3 \usb_I.timeout_reset_SB_CARRY_I0_CO [1]
    connect \O \usb_I.timeout_reset_SB_DFFSR_Q_D [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:596.21-596.54|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_reset_SB_LUT4_I2_9
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_reset [19]
    connect \I3 \usb_I.timeout_reset_SB_CARRY_I0_CO [19]
    connect \O \usb_I.timeout_reset_SB_DFFSR_Q_D [19]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_suspend_SB_CARRY_I0
    connect \CI 1'0
    connect \CO \usb_I.timeout_suspend_SB_CARRY_I0_CO [1]
    connect \I0 \usb_I.timeout_suspend [19]
    connect \I1 \usb_I.timeout_suspend [0]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_suspend_SB_CARRY_I1
    connect \CI \usb_I.timeout_suspend_SB_CARRY_I0_CO [9]
    connect \CO \usb_I.timeout_suspend_SB_CARRY_I0_CO [10]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_suspend [9]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_suspend_SB_CARRY_I1_1
    connect \CI \usb_I.timeout_suspend_SB_CARRY_I0_CO [8]
    connect \CO \usb_I.timeout_suspend_SB_CARRY_I0_CO [9]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_suspend [8]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_suspend_SB_CARRY_I1_10
    connect \CI \usb_I.timeout_suspend_SB_CARRY_I0_CO [17]
    connect \CO \usb_I.timeout_suspend_SB_CARRY_I0_CO [18]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_suspend [17]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_suspend_SB_CARRY_I1_11
    connect \CI \usb_I.timeout_suspend_SB_CARRY_I0_CO [16]
    connect \CO \usb_I.timeout_suspend_SB_CARRY_I0_CO [17]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_suspend [16]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_suspend_SB_CARRY_I1_12
    connect \CI \usb_I.timeout_suspend_SB_CARRY_I0_CO [15]
    connect \CO \usb_I.timeout_suspend_SB_CARRY_I0_CO [16]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_suspend [15]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_suspend_SB_CARRY_I1_13
    connect \CI \usb_I.timeout_suspend_SB_CARRY_I0_CO [14]
    connect \CO \usb_I.timeout_suspend_SB_CARRY_I0_CO [15]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_suspend [14]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_suspend_SB_CARRY_I1_14
    connect \CI \usb_I.timeout_suspend_SB_CARRY_I0_CO [13]
    connect \CO \usb_I.timeout_suspend_SB_CARRY_I0_CO [14]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_suspend [13]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_suspend_SB_CARRY_I1_15
    connect \CI \usb_I.timeout_suspend_SB_CARRY_I0_CO [12]
    connect \CO \usb_I.timeout_suspend_SB_CARRY_I0_CO [13]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_suspend [12]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_suspend_SB_CARRY_I1_16
    connect \CI \usb_I.timeout_suspend_SB_CARRY_I0_CO [11]
    connect \CO \usb_I.timeout_suspend_SB_CARRY_I0_CO [12]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_suspend [11]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_suspend_SB_CARRY_I1_17
    connect \CI \usb_I.timeout_suspend_SB_CARRY_I0_CO [10]
    connect \CO \usb_I.timeout_suspend_SB_CARRY_I0_CO [11]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_suspend [10]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_suspend_SB_CARRY_I1_2
    connect \CI \usb_I.timeout_suspend_SB_CARRY_I0_CO [7]
    connect \CO \usb_I.timeout_suspend_SB_CARRY_I0_CO [8]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_suspend [7]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_suspend_SB_CARRY_I1_3
    connect \CI \usb_I.timeout_suspend_SB_CARRY_I0_CO [6]
    connect \CO \usb_I.timeout_suspend_SB_CARRY_I0_CO [7]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_suspend [6]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_suspend_SB_CARRY_I1_4
    connect \CI \usb_I.timeout_suspend_SB_CARRY_I0_CO [5]
    connect \CO \usb_I.timeout_suspend_SB_CARRY_I0_CO [6]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_suspend [5]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_suspend_SB_CARRY_I1_5
    connect \CI \usb_I.timeout_suspend_SB_CARRY_I0_CO [4]
    connect \CO \usb_I.timeout_suspend_SB_CARRY_I0_CO [5]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_suspend [4]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_suspend_SB_CARRY_I1_6
    connect \CI \usb_I.timeout_suspend_SB_CARRY_I0_CO [3]
    connect \CO \usb_I.timeout_suspend_SB_CARRY_I0_CO [4]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_suspend [3]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_suspend_SB_CARRY_I1_7
    connect \CI \usb_I.timeout_suspend_SB_CARRY_I0_CO [2]
    connect \CO \usb_I.timeout_suspend_SB_CARRY_I0_CO [3]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_suspend [2]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_suspend_SB_CARRY_I1_8
    connect \CI \usb_I.timeout_suspend_SB_CARRY_I0_CO [1]
    connect \CO \usb_I.timeout_suspend_SB_CARRY_I0_CO [2]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_suspend [1]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.timeout_suspend_SB_CARRY_I1_9
    connect \CI \usb_I.timeout_suspend_SB_CARRY_I0_CO [18]
    connect \CO \usb_I.timeout_suspend_SB_CARRY_I0_CO [19]
    connect \I0 1'0
    connect \I1 \usb_I.timeout_suspend [18]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:583.2-587.61|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_suspend_SB_DFFSR_Q
    connect \C \clk
    connect \D \usb_I.timeout_suspend_SB_DFFSR_Q_D [17]
    connect \Q \usb_I.timeout_suspend [17]
    connect \R \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:583.2-587.61|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_suspend_SB_DFFSR_Q_1
    connect \C \clk
    connect \D \usb_I.timeout_suspend_SB_DFFSR_Q_D [13]
    connect \Q \usb_I.timeout_suspend [13]
    connect \R \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:583.2-587.61|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_suspend_SB_DFFSR_Q_10
    connect \C \clk
    connect \D \usb_I.timeout_suspend_SB_DFFSR_Q_D [0]
    connect \Q \usb_I.timeout_suspend [0]
    connect \R \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:583.2-587.61|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_suspend_SB_DFFSR_Q_2
    connect \C \clk
    connect \D \usb_I.timeout_suspend_SB_DFFSR_Q_D [12]
    connect \Q \usb_I.timeout_suspend [12]
    connect \R \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:583.2-587.61|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_suspend_SB_DFFSR_Q_3
    connect \C \clk
    connect \D \usb_I.timeout_suspend_SB_DFFSR_Q_D [9]
    connect \Q \usb_I.timeout_suspend [9]
    connect \R \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:583.2-587.61|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_suspend_SB_DFFSR_Q_4
    connect \C \clk
    connect \D \usb_I.timeout_suspend_SB_DFFSR_Q_D [6]
    connect \Q \usb_I.timeout_suspend [6]
    connect \R \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:583.2-587.61|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_suspend_SB_DFFSR_Q_5
    connect \C \clk
    connect \D \usb_I.timeout_suspend_SB_DFFSR_Q_D [5]
    connect \Q \usb_I.timeout_suspend [5]
    connect \R \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:583.2-587.61|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_suspend_SB_DFFSR_Q_6
    connect \C \clk
    connect \D \usb_I.timeout_suspend_SB_DFFSR_Q_D [4]
    connect \Q \usb_I.timeout_suspend [4]
    connect \R \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:583.2-587.61|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_suspend_SB_DFFSR_Q_7
    connect \C \clk
    connect \D \usb_I.timeout_suspend_SB_DFFSR_Q_D [3]
    connect \Q \usb_I.timeout_suspend [3]
    connect \R \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:583.2-587.61|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_suspend_SB_DFFSR_Q_8
    connect \C \clk
    connect \D \usb_I.timeout_suspend_SB_DFFSR_Q_D [2]
    connect \Q \usb_I.timeout_suspend [2]
    connect \R \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:583.2-587.61|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.timeout_suspend_SB_DFFSR_Q_9
    connect \C \clk
    connect \D \usb_I.timeout_suspend_SB_DFFSR_Q_D [1]
    connect \Q \usb_I.timeout_suspend [1]
    connect \R \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:583.2-587.61|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
  cell \SB_DFFSS \usb_I.timeout_suspend_SB_DFFSS_Q
    connect \C \clk
    connect \D \usb_I.timeout_suspend_SB_DFFSR_Q_D [19]
    connect \Q \usb_I.timeout_suspend [19]
    connect \S \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:583.2-587.61|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
  cell \SB_DFFSS \usb_I.timeout_suspend_SB_DFFSS_Q_1
    connect \C \clk
    connect \D \usb_I.timeout_suspend_SB_DFFSR_Q_D [18]
    connect \Q \usb_I.timeout_suspend [18]
    connect \S \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:583.2-587.61|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
  cell \SB_DFFSS \usb_I.timeout_suspend_SB_DFFSS_Q_2
    connect \C \clk
    connect \D \usb_I.timeout_suspend_SB_DFFSR_Q_D [16]
    connect \Q \usb_I.timeout_suspend [16]
    connect \S \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:583.2-587.61|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
  cell \SB_DFFSS \usb_I.timeout_suspend_SB_DFFSS_Q_3
    connect \C \clk
    connect \D \usb_I.timeout_suspend_SB_DFFSR_Q_D [15]
    connect \Q \usb_I.timeout_suspend [15]
    connect \S \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:583.2-587.61|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
  cell \SB_DFFSS \usb_I.timeout_suspend_SB_DFFSS_Q_4
    connect \C \clk
    connect \D \usb_I.timeout_suspend_SB_DFFSR_Q_D [14]
    connect \Q \usb_I.timeout_suspend [14]
    connect \S \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:583.2-587.61|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
  cell \SB_DFFSS \usb_I.timeout_suspend_SB_DFFSS_Q_5
    connect \C \clk
    connect \D \usb_I.timeout_suspend_SB_DFFSR_Q_D [11]
    connect \Q \usb_I.timeout_suspend [11]
    connect \S \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:583.2-587.61|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
  cell \SB_DFFSS \usb_I.timeout_suspend_SB_DFFSS_Q_6
    connect \C \clk
    connect \D \usb_I.timeout_suspend_SB_DFFSR_Q_D [10]
    connect \Q \usb_I.timeout_suspend [10]
    connect \S \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:583.2-587.61|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
  cell \SB_DFFSS \usb_I.timeout_suspend_SB_DFFSS_Q_7
    connect \C \clk
    connect \D \usb_I.timeout_suspend_SB_DFFSR_Q_D [8]
    connect \Q \usb_I.timeout_suspend [8]
    connect \S \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:583.2-587.61|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
  cell \SB_DFFSS \usb_I.timeout_suspend_SB_DFFSS_Q_8
    connect \C \clk
    connect \D \usb_I.timeout_suspend_SB_DFFSR_Q_D [7]
    connect \Q \usb_I.timeout_suspend [7]
    connect \S \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_suspend_SB_LUT4_I1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.timeout_suspend [19]
    connect \I2 \usb_I.timeout_suspend [0]
    connect \I3 1'0
    connect \O \usb_I.timeout_suspend_SB_DFFSR_Q_D [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_suspend_SB_LUT4_I2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_suspend [9]
    connect \I3 \usb_I.timeout_suspend_SB_CARRY_I0_CO [9]
    connect \O \usb_I.timeout_suspend_SB_DFFSR_Q_D [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_suspend_SB_LUT4_I2_1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_suspend [8]
    connect \I3 \usb_I.timeout_suspend_SB_CARRY_I0_CO [8]
    connect \O \usb_I.timeout_suspend_SB_DFFSR_Q_D [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_suspend_SB_LUT4_I2_10
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_suspend [18]
    connect \I3 \usb_I.timeout_suspend_SB_CARRY_I0_CO [18]
    connect \O \usb_I.timeout_suspend_SB_DFFSR_Q_D [18]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_suspend_SB_LUT4_I2_11
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_suspend [17]
    connect \I3 \usb_I.timeout_suspend_SB_CARRY_I0_CO [17]
    connect \O \usb_I.timeout_suspend_SB_DFFSR_Q_D [17]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_suspend_SB_LUT4_I2_12
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_suspend [16]
    connect \I3 \usb_I.timeout_suspend_SB_CARRY_I0_CO [16]
    connect \O \usb_I.timeout_suspend_SB_DFFSR_Q_D [16]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_suspend_SB_LUT4_I2_13
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_suspend [15]
    connect \I3 \usb_I.timeout_suspend_SB_CARRY_I0_CO [15]
    connect \O \usb_I.timeout_suspend_SB_DFFSR_Q_D [15]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_suspend_SB_LUT4_I2_14
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_suspend [14]
    connect \I3 \usb_I.timeout_suspend_SB_CARRY_I0_CO [14]
    connect \O \usb_I.timeout_suspend_SB_DFFSR_Q_D [14]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_suspend_SB_LUT4_I2_15
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_suspend [13]
    connect \I3 \usb_I.timeout_suspend_SB_CARRY_I0_CO [13]
    connect \O \usb_I.timeout_suspend_SB_DFFSR_Q_D [13]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_suspend_SB_LUT4_I2_16
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_suspend [12]
    connect \I3 \usb_I.timeout_suspend_SB_CARRY_I0_CO [12]
    connect \O \usb_I.timeout_suspend_SB_DFFSR_Q_D [12]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_suspend_SB_LUT4_I2_17
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_suspend [11]
    connect \I3 \usb_I.timeout_suspend_SB_CARRY_I0_CO [11]
    connect \O \usb_I.timeout_suspend_SB_DFFSR_Q_D [11]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_suspend_SB_LUT4_I2_18
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_suspend [10]
    connect \I3 \usb_I.timeout_suspend_SB_CARRY_I0_CO [10]
    connect \O \usb_I.timeout_suspend_SB_DFFSR_Q_D [10]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_suspend_SB_LUT4_I2_2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_suspend [7]
    connect \I3 \usb_I.timeout_suspend_SB_CARRY_I0_CO [7]
    connect \O \usb_I.timeout_suspend_SB_DFFSR_Q_D [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_suspend_SB_LUT4_I2_3
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_suspend [6]
    connect \I3 \usb_I.timeout_suspend_SB_CARRY_I0_CO [6]
    connect \O \usb_I.timeout_suspend_SB_DFFSR_Q_D [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_suspend_SB_LUT4_I2_4
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_suspend [5]
    connect \I3 \usb_I.timeout_suspend_SB_CARRY_I0_CO [5]
    connect \O \usb_I.timeout_suspend_SB_DFFSR_Q_D [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_suspend_SB_LUT4_I2_5
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_suspend [4]
    connect \I3 \usb_I.timeout_suspend_SB_CARRY_I0_CO [4]
    connect \O \usb_I.timeout_suspend_SB_DFFSR_Q_D [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_suspend_SB_LUT4_I2_6
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_suspend [3]
    connect \I3 \usb_I.timeout_suspend_SB_CARRY_I0_CO [3]
    connect \O \usb_I.timeout_suspend_SB_DFFSR_Q_D [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_suspend_SB_LUT4_I2_7
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_suspend [2]
    connect \I3 \usb_I.timeout_suspend_SB_CARRY_I0_CO [2]
    connect \O \usb_I.timeout_suspend_SB_DFFSR_Q_D [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_suspend_SB_LUT4_I2_8
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_suspend [1]
    connect \I3 \usb_I.timeout_suspend_SB_CARRY_I0_CO [1]
    connect \O \usb_I.timeout_suspend_SB_DFFSR_Q_D [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:587.23-587.60|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.timeout_suspend_SB_LUT4_I2_9
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.timeout_suspend [19]
    connect \I3 \usb_I.timeout_suspend_SB_CARRY_I0_CO [19]
    connect \O \usb_I.timeout_suspend_SB_DFFSR_Q_D [19]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:418.2-419.60|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.trans_I.addr_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.trans_I.addr_SB_DFF_Q_D
    connect \Q \usb_I.trans_I.addr [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:418.2-419.60|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.trans_I.addr_SB_DFF_Q_1
    connect \C \clk
    connect \D \usb_I.trans_I.addr_SB_DFF_Q_1_D
    connect \Q \usb_I.trans_I.addr [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.addr_SB_DFF_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010110011001100
    connect \I0 \usb_I.ep_status_I.p_dout_3 [7]
    connect \I1 \usb_I.trans_I.addr_inc_SB_LUT4_I1_O [7]
    connect \I2 \usb_I.trans_I.epfw_cap_dl [0]
    connect \I3 \usb_I.trans_I.epfw_cap_dl [1]
    connect \O \usb_I.trans_I.addr_SB_DFF_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:418.2-419.60|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.trans_I.addr_SB_DFF_Q_2
    connect \C \clk
    connect \D \usb_I.trans_I.addr_SB_DFF_Q_2_D
    connect \Q \usb_I.trans_I.addr [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.addr_SB_DFF_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010110011001100
    connect \I0 \usb_I.ep_status_I.p_dout_3 [6]
    connect \I1 \usb_I.trans_I.addr_inc_SB_LUT4_I1_O [6]
    connect \I2 \usb_I.trans_I.epfw_cap_dl [0]
    connect \I3 \usb_I.trans_I.epfw_cap_dl [1]
    connect \O \usb_I.trans_I.addr_SB_DFF_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:418.2-419.60|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.trans_I.addr_SB_DFF_Q_3
    connect \C \clk
    connect \D \usb_I.trans_I.addr_SB_DFF_Q_3_D
    connect \Q \usb_I.trans_I.addr [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.addr_SB_DFF_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010110011001100
    connect \I0 \usb_I.ep_status_I.p_dout_3 [5]
    connect \I1 \usb_I.trans_I.addr_inc_SB_LUT4_I1_O [5]
    connect \I2 \usb_I.trans_I.epfw_cap_dl [0]
    connect \I3 \usb_I.trans_I.epfw_cap_dl [1]
    connect \O \usb_I.trans_I.addr_SB_DFF_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:418.2-419.60|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.trans_I.addr_SB_DFF_Q_4
    connect \C \clk
    connect \D \usb_I.trans_I.addr_SB_DFF_Q_4_D
    connect \Q \usb_I.trans_I.addr [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.addr_SB_DFF_Q_4_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010110011001100
    connect \I0 \usb_I.ep_status_I.p_dout_3 [4]
    connect \I1 \usb_I.trans_I.addr_inc_SB_LUT4_I1_O [4]
    connect \I2 \usb_I.trans_I.epfw_cap_dl [0]
    connect \I3 \usb_I.trans_I.epfw_cap_dl [1]
    connect \O \usb_I.trans_I.addr_SB_DFF_Q_4_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:418.2-419.60|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.trans_I.addr_SB_DFF_Q_5
    connect \C \clk
    connect \D \usb_I.trans_I.addr_SB_DFF_Q_5_D
    connect \Q \usb_I.trans_I.addr [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.addr_SB_DFF_Q_5_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010110011001100
    connect \I0 \usb_I.ep_status_I.p_dout_3 [3]
    connect \I1 \usb_I.trans_I.addr_inc_SB_LUT4_I1_O [3]
    connect \I2 \usb_I.trans_I.epfw_cap_dl [0]
    connect \I3 \usb_I.trans_I.epfw_cap_dl [1]
    connect \O \usb_I.trans_I.addr_SB_DFF_Q_5_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:418.2-419.60|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.trans_I.addr_SB_DFF_Q_6
    connect \C \clk
    connect \D \usb_I.trans_I.addr_SB_DFF_Q_6_D
    connect \Q \usb_I.trans_I.addr [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.addr_SB_DFF_Q_6_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010110011001100
    connect \I0 \usb_I.ep_status_I.p_dout_3 [2]
    connect \I1 \usb_I.trans_I.addr_inc_SB_LUT4_I1_O [2]
    connect \I2 \usb_I.trans_I.epfw_cap_dl [0]
    connect \I3 \usb_I.trans_I.epfw_cap_dl [1]
    connect \O \usb_I.trans_I.addr_SB_DFF_Q_6_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:418.2-419.60|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.trans_I.addr_SB_DFF_Q_7
    connect \C \clk
    connect \D \usb_I.trans_I.addr_SB_DFF_Q_7_D
    connect \Q \usb_I.trans_I.addr [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.addr_SB_DFF_Q_7_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010110011001100
    connect \I0 \usb_I.ep_status_I.p_dout_3 [1]
    connect \I1 \usb_I.trans_I.addr_inc_SB_LUT4_I1_O [1]
    connect \I2 \usb_I.trans_I.epfw_cap_dl [0]
    connect \I3 \usb_I.trans_I.epfw_cap_dl [1]
    connect \O \usb_I.trans_I.addr_SB_DFF_Q_7_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:418.2-419.60|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.trans_I.addr_SB_DFF_Q_8
    connect \C \clk
    connect \D \usb_I.trans_I.addr_SB_DFF_Q_8_D
    connect \Q \usb_I.trans_I.addr [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.addr_SB_DFF_Q_8_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010110011001100
    connect \I0 \usb_I.ep_status_I.p_dout_3 [0]
    connect \I1 \usb_I.trans_I.addr_inc_SB_LUT4_I1_O [0]
    connect \I2 \usb_I.trans_I.epfw_cap_dl [0]
    connect \I3 \usb_I.trans_I.epfw_cap_dl [1]
    connect \O \usb_I.trans_I.addr_SB_DFF_Q_8_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.addr_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010110011001100
    connect \I0 \usb_I.ep_status_I.p_dout_3 [8]
    connect \I1 \usb_I.trans_I.addr_inc_SB_LUT4_I1_O [8]
    connect \I2 \usb_I.trans_I.epfw_cap_dl [0]
    connect \I3 \usb_I.trans_I.epfw_cap_dl [1]
    connect \O \usb_I.trans_I.addr_SB_DFF_Q_D
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:419.43-419.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.addr_inc_SB_CARRY_I0
    connect \CI 1'0
    connect \CO \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [1]
    connect \I0 \usb_I.trans_I.addr_inc
    connect \I1 \usb_I.trans_I.addr [0]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:419.43-419.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO_SB_CARRY_CO
    connect \CI \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [7]
    connect \CO \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [8]
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.addr [7]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:419.43-419.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO_SB_CARRY_CO_1
    connect \CI \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [6]
    connect \CO \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [7]
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.addr [6]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:419.43-419.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO_SB_CARRY_CO_2
    connect \CI \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [5]
    connect \CO \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [6]
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.addr [5]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:419.43-419.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO_SB_CARRY_CO_3
    connect \CI \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [4]
    connect \CO \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [5]
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.addr [4]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:419.43-419.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO_SB_CARRY_CO_4
    connect \CI \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [3]
    connect \CO \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [4]
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.addr [3]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:419.43-419.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO_SB_CARRY_CO_5
    connect \CI \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [2]
    connect \CO \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [3]
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.addr [2]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:419.43-419.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO_SB_CARRY_CO_6
    connect \CI \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [1]
    connect \CO \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [2]
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.addr [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:419.43-419.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.addr_inc_SB_LUT4_I1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.addr_inc
    connect \I2 \usb_I.trans_I.addr [0]
    connect \I3 1'0
    connect \O \usb_I.trans_I.addr_inc_SB_LUT4_I1_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:419.43-419.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.addr_inc_SB_LUT4_I1_O_SB_LUT4_O
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.addr [8]
    connect \I3 \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [8]
    connect \O \usb_I.trans_I.addr_inc_SB_LUT4_I1_O [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:419.43-419.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.addr_inc_SB_LUT4_I1_O_SB_LUT4_O_1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.addr [7]
    connect \I3 \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [7]
    connect \O \usb_I.trans_I.addr_inc_SB_LUT4_I1_O [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:419.43-419.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.addr_inc_SB_LUT4_I1_O_SB_LUT4_O_2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.addr [6]
    connect \I3 \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [6]
    connect \O \usb_I.trans_I.addr_inc_SB_LUT4_I1_O [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:419.43-419.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.addr_inc_SB_LUT4_I1_O_SB_LUT4_O_3
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.addr [5]
    connect \I3 \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [5]
    connect \O \usb_I.trans_I.addr_inc_SB_LUT4_I1_O [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:419.43-419.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.addr_inc_SB_LUT4_I1_O_SB_LUT4_O_4
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.addr [4]
    connect \I3 \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [4]
    connect \O \usb_I.trans_I.addr_inc_SB_LUT4_I1_O [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:419.43-419.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.addr_inc_SB_LUT4_I1_O_SB_LUT4_O_5
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.addr [3]
    connect \I3 \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [3]
    connect \O \usb_I.trans_I.addr_inc_SB_LUT4_I1_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:419.43-419.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.addr_inc_SB_LUT4_I1_O_SB_LUT4_O_6
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.addr [2]
    connect \I3 \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [2]
    connect \O \usb_I.trans_I.addr_inc_SB_LUT4_I1_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:419.43-419.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.addr_inc_SB_LUT4_I1_O_SB_LUT4_O_7
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.addr [1]
    connect \I3 \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [1]
    connect \O \usb_I.trans_I.addr_inc_SB_LUT4_I1_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.trans_I.addr_inc_SB_LUT4_O
    parameter \LUT_INIT 16'1111111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_buf_I.ram_I.rd_ena
    connect \I3 \usb_I.rx_pkt_I.pkt_data_stb
    connect \O \usb_I.trans_I.addr_inc
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:425.2-429.82|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.trans_I.bd_length_SB_DFFSR_Q
    connect \C \clk
    connect \D \usb_I.trans_I.bd_length_SB_DFFSR_Q_D
    connect \Q \usb_I.trans_I.bd_length [10]
    connect \R \usb_I.trans_I.mc_op_zlen
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:425.2-429.82|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.trans_I.bd_length_SB_DFFSR_Q_1
    connect \C \clk
    connect \D \usb_I.trans_I.bd_length_SB_DFFSR_Q_1_D
    connect \Q \usb_I.trans_I.bd_length [9]
    connect \R \usb_I.trans_I.mc_op_zlen
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:425.2-429.82|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.trans_I.bd_length_SB_DFFSR_Q_10
    connect \C \clk
    connect \D \usb_I.trans_I.bd_length_SB_DFFSR_Q_10_D
    connect \Q \usb_I.trans_I.bd_length [0]
    connect \R \usb_I.trans_I.mc_op_zlen
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.bd_length_SB_DFFSR_Q_10_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O [0]
    connect \I2 \usb_I.ep_status_I.p_dout_3 [0]
    connect \I3 \usb_I.trans_I.len_ld
    connect \O \usb_I.trans_I.bd_length_SB_DFFSR_Q_10_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.bd_length_SB_DFFSR_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O [9]
    connect \I2 \usb_I.ep_status_I.p_dout_3 [9]
    connect \I3 \usb_I.trans_I.len_ld
    connect \O \usb_I.trans_I.bd_length_SB_DFFSR_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:425.2-429.82|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.trans_I.bd_length_SB_DFFSR_Q_2
    connect \C \clk
    connect \D \usb_I.trans_I.bd_length_SB_DFFSR_Q_2_D
    connect \Q \usb_I.trans_I.bd_length [8]
    connect \R \usb_I.trans_I.mc_op_zlen
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.bd_length_SB_DFFSR_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O [8]
    connect \I2 \usb_I.ep_status_I.p_dout_3 [8]
    connect \I3 \usb_I.trans_I.len_ld
    connect \O \usb_I.trans_I.bd_length_SB_DFFSR_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:425.2-429.82|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.trans_I.bd_length_SB_DFFSR_Q_3
    connect \C \clk
    connect \D \usb_I.trans_I.bd_length_SB_DFFSR_Q_3_D
    connect \Q \usb_I.trans_I.bd_length [7]
    connect \R \usb_I.trans_I.mc_op_zlen
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.bd_length_SB_DFFSR_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O [7]
    connect \I2 \usb_I.ep_status_I.p_dout_3 [7]
    connect \I3 \usb_I.trans_I.len_ld
    connect \O \usb_I.trans_I.bd_length_SB_DFFSR_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:425.2-429.82|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.trans_I.bd_length_SB_DFFSR_Q_4
    connect \C \clk
    connect \D \usb_I.trans_I.bd_length_SB_DFFSR_Q_4_D
    connect \Q \usb_I.trans_I.bd_length [6]
    connect \R \usb_I.trans_I.mc_op_zlen
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.bd_length_SB_DFFSR_Q_4_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O [6]
    connect \I2 \usb_I.ep_status_I.p_dout_3 [6]
    connect \I3 \usb_I.trans_I.len_ld
    connect \O \usb_I.trans_I.bd_length_SB_DFFSR_Q_4_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:425.2-429.82|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.trans_I.bd_length_SB_DFFSR_Q_5
    connect \C \clk
    connect \D \usb_I.trans_I.bd_length_SB_DFFSR_Q_5_D
    connect \Q \usb_I.trans_I.bd_length [5]
    connect \R \usb_I.trans_I.mc_op_zlen
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.bd_length_SB_DFFSR_Q_5_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O [5]
    connect \I2 \usb_I.ep_status_I.p_dout_3 [5]
    connect \I3 \usb_I.trans_I.len_ld
    connect \O \usb_I.trans_I.bd_length_SB_DFFSR_Q_5_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:425.2-429.82|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.trans_I.bd_length_SB_DFFSR_Q_6
    connect \C \clk
    connect \D \usb_I.trans_I.bd_length_SB_DFFSR_Q_6_D
    connect \Q \usb_I.trans_I.bd_length [4]
    connect \R \usb_I.trans_I.mc_op_zlen
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.bd_length_SB_DFFSR_Q_6_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O [4]
    connect \I2 \usb_I.ep_status_I.p_dout_3 [4]
    connect \I3 \usb_I.trans_I.len_ld
    connect \O \usb_I.trans_I.bd_length_SB_DFFSR_Q_6_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:425.2-429.82|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.trans_I.bd_length_SB_DFFSR_Q_7
    connect \C \clk
    connect \D \usb_I.trans_I.bd_length_SB_DFFSR_Q_7_D
    connect \Q \usb_I.trans_I.bd_length [3]
    connect \R \usb_I.trans_I.mc_op_zlen
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.bd_length_SB_DFFSR_Q_7_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O [3]
    connect \I2 \usb_I.ep_status_I.p_dout_3 [3]
    connect \I3 \usb_I.trans_I.len_ld
    connect \O \usb_I.trans_I.bd_length_SB_DFFSR_Q_7_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:425.2-429.82|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.trans_I.bd_length_SB_DFFSR_Q_8
    connect \C \clk
    connect \D \usb_I.trans_I.bd_length_SB_DFFSR_Q_8_D
    connect \Q \usb_I.trans_I.bd_length [2]
    connect \R \usb_I.trans_I.mc_op_zlen
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.bd_length_SB_DFFSR_Q_8_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O [2]
    connect \I2 \usb_I.ep_status_I.p_dout_3 [2]
    connect \I3 \usb_I.trans_I.len_ld
    connect \O \usb_I.trans_I.bd_length_SB_DFFSR_Q_8_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:425.2-429.82|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.trans_I.bd_length_SB_DFFSR_Q_9
    connect \C \clk
    connect \D \usb_I.trans_I.bd_length_SB_DFFSR_Q_9_D
    connect \Q \usb_I.trans_I.bd_length [1]
    connect \R \usb_I.trans_I.mc_op_zlen
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.bd_length_SB_DFFSR_Q_9_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O [1]
    connect \I2 \usb_I.ep_status_I.p_dout_3 [1]
    connect \I3 \usb_I.trans_I.len_ld
    connect \O \usb_I.trans_I.bd_length_SB_DFFSR_Q_9_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:429.57-429.80|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.bd_length_SB_DFFSR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1110101110111110
    connect \I0 \usb_I.trans_I.len_ld
    connect \I1 \usb_I.trans_I.bd_length [10]
    connect \I2 1'1
    connect \I3 \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [10]
    connect \O \usb_I.trans_I.bd_length_SB_DFFSR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:360.2-381.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.bd_state_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.trans_I.bd_state_SB_DFFE_Q_D
    connect \E \usb_I.trans_I.bd_state_SB_DFFE_Q_E
    connect \Q \usb_I.trans_I.bd_state [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:360.2-381.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.bd_state_SB_DFFE_Q_1
    connect \C \clk
    connect \D \usb_I.trans_I.bd_state_SB_DFFE_Q_1_D
    connect \E \usb_I.trans_I.bd_state_SB_DFFE_Q_E
    connect \Q \usb_I.trans_I.bd_state [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.bd_state_SB_DFFE_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_opcode [4]
    connect \I2 \usb_I.ep_status_I.p_dout_3 [14]
    connect \I3 \usb_I.trans_I.len_ld
    connect \O \usb_I.trans_I.bd_state_SB_DFFE_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:360.2-381.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.bd_state_SB_DFFE_Q_2
    connect \C \clk
    connect \D \usb_I.trans_I.bd_state_SB_DFFE_Q_2_D
    connect \E \usb_I.trans_I.bd_state_SB_DFFE_Q_E
    connect \Q \usb_I.trans_I.bd_state [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.bd_state_SB_DFFE_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_opcode [3]
    connect \I2 \usb_I.ep_status_I.p_dout_3 [13]
    connect \I3 \usb_I.trans_I.len_ld
    connect \O \usb_I.trans_I.bd_state_SB_DFFE_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.bd_state_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_opcode [5]
    connect \I2 \usb_I.ep_status_I.p_dout_3 [15]
    connect \I3 \usb_I.trans_I.len_ld
    connect \O \usb_I.trans_I.bd_state_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.bd_state_SB_DFFE_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'1111111111000000
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_op_ep
    connect \I2 \usb_I.trans_I.mc_opcode [2]
    connect \I3 \usb_I.trans_I.len_ld
    connect \O \usb_I.trans_I.bd_state_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:391.2-395.84|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.cel_state_i_SB_DFFR_Q
    connect \C \clk
    connect \D \usb_I.trans_I.cel_state_i_SB_DFFR_Q_D
    connect \Q \usb_I.trans_I.cel_state_i
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.trans_I.cel_state_i_SB_DFFR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.cel_rel_SB_LUT4_I0_O [0]
    connect \I3 \usb_I.cr_cel_ena
    connect \O \usb_I.trans_I.cel_state_i_SB_DFFR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.cel_state_i_SB_LUT4_I0
    parameter \LUT_INIT 16'0000110000001010
    connect \I0 \usb_I.trans_I.cel_state_i
    connect \I1 \usb_I.genblk1.evt_cnt [1]
    connect \I2 \cpu_I.cpu.bufreg.data [0]
    connect \I3 \cpu_I.cpu.bufreg.data [1]
    connect \O \usb_I.trans_I.cel_state_i_SB_LUT4_I0_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:360.2-381.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.ep_bd_ctrl_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.ep_status_I.p_dout_3 [5]
    connect \E \usb_I.trans_I.ep_data_toggle_SB_LUT4_I3_O [3]
    connect \Q \usb_I.trans_I.ep_bd_ctrl
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.ep_bd_ctrl_SB_LUT4_I1
    parameter \LUT_INIT 16'0000111100110011
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.ep_bd_ctrl
    connect \I2 \usb_I.trans_I.xfer_length [5]
    connect \I3 \usb_I.trans_I.epfw_state [1]
    connect \O \usb_I.trans_I.ep_bd_ctrl_SB_LUT4_I1_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:360.2-381.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.ep_bd_dual_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.ep_status_I.p_dout_3 [4]
    connect \E \usb_I.trans_I.ep_data_toggle_SB_LUT4_I3_O [3]
    connect \Q \usb_I.trans_I.ep_bd_dual
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.ep_bd_dual_SB_LUT4_I1
    parameter \LUT_INIT 16'0000111100110011
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.ep_bd_dual
    connect \I2 \usb_I.trans_I.xfer_length [4]
    connect \I3 \usb_I.trans_I.epfw_state [1]
    connect \O \usb_I.ep_status_I.din_1_SB_DFF_Q_9_D_SB_LUT4_O_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.ep_bd_dual_SB_LUT4_I2
    parameter \LUT_INIT 16'0111111110000000
    connect \I0 \usb_I.trans_I.mc_op_ep
    connect \I1 \usb_I.trans_I.mc_opcode [1]
    connect \I2 \usb_I.trans_I.ep_bd_dual
    connect \I3 \usb_I.trans_I.ep_bd_idx_nxt
    connect \O \usb_I.trans_I.ep_bd_dual_SB_LUT4_I2_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:360.2-381.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.ep_bd_idx_cur_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.trans_I.ep_bd_idx_cur_SB_DFFE_Q_D
    connect \E \usb_I.trans_I.ep_data_toggle_SB_LUT4_I3_O [3]
    connect \Q \usb_I.trans_I.ep_bd_idx_cur
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:360.2-381.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.trans_I.ep_bd_idx_nxt_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.trans_I.ep_bd_idx_nxt_SB_DFF_Q_D
    connect \Q \usb_I.trans_I.ep_bd_idx_nxt
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.ep_bd_idx_nxt_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100110011110000
    connect \I0 1'0
    connect \I1 \usb_I.ep_status_I.p_dout_3 [6]
    connect \I2 \usb_I.trans_I.ep_bd_dual_SB_LUT4_I2_O [1]
    connect \I3 \usb_I.trans_I.ep_data_toggle_SB_LUT4_I3_O [3]
    connect \O \usb_I.trans_I.ep_bd_idx_nxt_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.ep_bd_idx_nxt_SB_LUT4_I1
    parameter \LUT_INIT 16'0000111100110011
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.ep_bd_idx_nxt
    connect \I2 \usb_I.trans_I.xfer_length [6]
    connect \I3 \usb_I.trans_I.epfw_state [1]
    connect \O \usb_I.ep_status_I.din_1_SB_DFF_Q_7_D_SB_LUT4_O_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:360.2-381.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.trans_I.ep_data_toggle_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.trans_I.ep_data_toggle_SB_DFF_Q_D
    connect \Q \usb_I.trans_I.ep_data_toggle
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.ep_data_toggle_SB_LUT4_I3
    parameter \LUT_INIT 16'0011111111000000
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_op_ep
    connect \I2 \usb_I.trans_I.mc_opcode [0]
    connect \I3 \usb_I.trans_I.ep_data_toggle
    connect \O \usb_I.trans_I.ep_data_toggle_SB_LUT4_I3_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.trans_I.ep_data_toggle_SB_LUT4_I3_O_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.epfw_cap_dl [1]
    connect \I3 \usb_I.trans_I.epfw_cap_dl [0]
    connect \O \usb_I.trans_I.ep_data_toggle_SB_LUT4_I3_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:360.2-381.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.ep_type_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.ep_status_I.p_dout_3 [2]
    connect \E \usb_I.trans_I.ep_data_toggle_SB_LUT4_I3_O [3]
    connect \Q \usb_I.trans_I.ep_type [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:360.2-381.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.ep_type_SB_DFFE_Q_1
    connect \C \clk
    connect \D \usb_I.ep_status_I.p_dout_3 [1]
    connect \E \usb_I.trans_I.ep_data_toggle_SB_LUT4_I3_O [3]
    connect \Q \usb_I.trans_I.ep_type [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:360.2-381.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.ep_type_SB_DFFE_Q_2
    connect \C \clk
    connect \D \usb_I.ep_status_I.p_dout_3 [0]
    connect \E \usb_I.trans_I.ep_data_toggle_SB_LUT4_I3_O [3]
    connect \Q \usb_I.trans_I.ep_type [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:349.2-357.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.epfw_cap_dl_SB_DFFR_Q
    connect \C \clk
    connect \D \usb_I.trans_I.epfw_state [1]
    connect \Q \usb_I.trans_I.epfw_cap_dl [5]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:349.2-357.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.epfw_cap_dl_SB_DFFR_Q_1
    connect \C \clk
    connect \D \usb_I.trans_I.epfw_cap_dl_SB_DFFR_Q_1_D
    connect \Q \usb_I.trans_I.epfw_cap_dl [4]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.epfw_cap_dl_SB_DFFR_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100001100000000
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.epfw_state [0]
    connect \I2 \usb_I.trans_I.epfw_state [1]
    connect \I3 \usb_I.ep_status_I.p_read_0
    connect \O \usb_I.trans_I.epfw_cap_dl_SB_DFFR_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:349.2-357.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.epfw_cap_dl_SB_DFFR_Q_2
    connect \C \clk
    connect \D \usb_I.trans_I.epfw_cap_dl [5]
    connect \Q \usb_I.trans_I.epfw_cap_dl [3]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:349.2-357.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.epfw_cap_dl_SB_DFFR_Q_3
    connect \C \clk
    connect \D \usb_I.trans_I.epfw_cap_dl [4]
    connect \Q \usb_I.trans_I.epfw_cap_dl [2]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:349.2-357.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.epfw_cap_dl_SB_DFFR_Q_4
    connect \C \clk
    connect \D \usb_I.trans_I.epfw_cap_dl [3]
    connect \Q \usb_I.trans_I.epfw_cap_dl [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:349.2-357.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.epfw_cap_dl_SB_DFFR_Q_5
    connect \C \clk
    connect \D \usb_I.trans_I.epfw_cap_dl [2]
    connect \Q \usb_I.trans_I.epfw_cap_dl [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:384.2-385.44|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.trans_I.epfw_issue_wb_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.trans_I.epfw_issue_wb_SB_DFF_Q_D
    connect \Q \usb_I.trans_I.epfw_issue_wb
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.trans_I.epfw_issue_wb_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.mc_op_ep
    connect \I3 \usb_I.trans_I.mc_opcode [7]
    connect \O \usb_I.trans_I.epfw_issue_wb_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I0
    parameter \LUT_INIT 16'0000111000000000
    connect \I0 \usb_I.trans_I.epfw_issue_wb
    connect \I1 \usb_I.ep_status_I.p_write_0
    connect \I2 \usb_I.ep_status_I.p_read_0
    connect \I3 \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_I2 [1]
    connect \O \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I0_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I0_O_SB_LUT4_O
    parameter \LUT_INIT 16'1111111111100000
    connect \I0 \usb_I.trans_I.ep_data_toggle_SB_LUT4_I3_O [3]
    connect \I1 \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_O [0]
    connect \I2 \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_O [2]
    connect \I3 \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I0_O [0]
    connect \O \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I0_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I0_O_SB_LUT4_O_1
    parameter \LUT_INIT 16'0100000011111111
    connect \I0 \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_O [0]
    connect \I1 \usb_I.trans_I.ep_data_toggle_SB_LUT4_I3_O [3]
    connect \I2 \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_O [2]
    connect \I3 \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_O [3]
    connect \O \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I0_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I0_O_SB_LUT4_O_2
    parameter \LUT_INIT 16'0001000000000000
    connect \I0 \usb_I.ep_status_I.p_write_0
    connect \I1 \usb_I.trans_I.epfw_state [0]
    connect \I2 \usb_I.ep_status_I.p_read_0
    connect \I3 \usb_I.trans_I.epfw_state [1]
    connect \O \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I0_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1
    parameter \LUT_INIT 16'0011000000000000
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.epfw_issue_wb
    connect \I2 \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_I2 [1]
    connect \I3 \usb_I.ep_status_I.s_ready_0_i
    connect \O \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000001111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.epfw_state [0]
    connect \I3 \usb_I.trans_I.epfw_state [1]
    connect \O \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_O_SB_LUT4_O
    parameter \LUT_INIT 16'1110111111111011
    connect \I0 \usb_I.trans_I.epfw_state [0]
    connect \I1 \usb_I.ep_status_I.p_write_0
    connect \I2 \usb_I.ep_status_I.p_read_0
    connect \I3 \usb_I.trans_I.epfw_state [1]
    connect \O \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_O_SB_LUT4_O_1
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.rx_pkt_I.pid_is_token
    connect \I3 \usb_I.rx_pkt_I.pkt_done_ok
    connect \O \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:297.2-329.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.epfw_state_SB_DFFR_Q
    connect \C \clk
    connect \D \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I0_O [1]
    connect \Q \usb_I.trans_I.epfw_state [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:297.2-329.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.epfw_state_SB_DFFR_Q_1
    connect \C \clk
    connect \D \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I0_O [0]
    connect \Q \usb_I.trans_I.epfw_state [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:229.2-233.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.evt_SB_DFFR_Q
    connect \C \clk
    connect \D \usb_I.trans_I.evt_SB_DFFR_Q_D
    connect \Q \usb_I.trans_I.evt [3]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:229.2-233.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.evt_SB_DFFR_Q_1
    connect \C \clk
    connect \D \usb_I.trans_I.evt_SB_DFFR_Q_1_D
    connect \Q \usb_I.trans_I.evt [2]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:229.2-233.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.evt_SB_DFFR_Q_2
    connect \C \clk
    connect \D \usb_I.trans_I.evt_SB_DFFR_Q_2_D
    connect \Q \usb_I.trans_I.evt [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.evt_SB_DFFR_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111111101110000
    connect \I0 \usb_I.trans_I.mc_opcode [1]
    connect \I1 \usb_I.trans_I.mc_op_evt_clr
    connect \I2 \usb_I.trans_I.evt [1]
    connect \I3 \usb_I.rx_pkt_I.pkt_done_err
    connect \O \usb_I.trans_I.evt_SB_DFFR_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:229.2-233.38|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.evt_SB_DFFR_Q_3
    connect \C \clk
    connect \D \usb_I.trans_I.evt_SB_DFFR_Q_3_D
    connect \Q \usb_I.trans_I.evt [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.evt_SB_DFFR_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111111101110000
    connect \I0 \usb_I.trans_I.mc_opcode [0]
    connect \I1 \usb_I.trans_I.mc_op_evt_clr
    connect \I2 \usb_I.trans_I.evt [0]
    connect \I3 \usb_I.rx_pkt_I.pkt_done_ok
    connect \O \usb_I.trans_I.evt_SB_DFFR_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.evt_SB_DFFR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111111100110000
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.rto_cnt [8]
    connect \I2 \usb_I.trans_I.rto_cnt [9]
    connect \I3 \usb_I.trans_I.evt_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]
    connect \O \usb_I.trans_I.evt_SB_DFFR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.evt_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O
    parameter \LUT_INIT 16'0011111100000000
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_opcode [3]
    connect \I2 \usb_I.trans_I.mc_op_evt_clr
    connect \I3 \usb_I.trans_I.evt [3]
    connect \O \usb_I.trans_I.evt_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.trans_I.len_ld_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.epfw_cap_dl [0]
    connect \I3 \usb_I.trans_I.epfw_cap_dl [1]
    connect \O \usb_I.trans_I.len_ld
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:214.2-222.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.mc_a_reg_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O [3]
    connect \E \usb_I.trans_I.mc_op_ld
    connect \Q \usb_I.trans_I.mc_a_reg [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:214.2-222.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.mc_a_reg_SB_DFFE_Q_1
    connect \C \clk
    connect \D \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O [2]
    connect \E \usb_I.trans_I.mc_op_ld
    connect \Q \usb_I.trans_I.mc_a_reg [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:214.2-222.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.mc_a_reg_SB_DFFE_Q_2
    connect \C \clk
    connect \D \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O [1]
    connect \E \usb_I.trans_I.mc_op_ld
    connect \Q \usb_I.trans_I.mc_a_reg [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:214.2-222.11|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.mc_a_reg_SB_DFFE_Q_3
    connect \C \clk
    connect \D \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O [0]
    connect \E \usb_I.trans_I.mc_op_ld
    connect \Q \usb_I.trans_I.mc_a_reg [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_match_bits_SB_LUT4_O
    parameter \LUT_INIT 16'0011111111000000
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_opcode [7]
    connect \I2 \usb_I.trans_I.mc_a_reg [3]
    connect \I3 \usb_I.trans_I.mc_opcode [3]
    connect \O \usb_I.trans_I.mc_match_bits [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_match_bits_SB_LUT4_O_1
    parameter \LUT_INIT 16'0011111111000000
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_opcode [6]
    connect \I2 \usb_I.trans_I.mc_a_reg [2]
    connect \I3 \usb_I.trans_I.mc_opcode [2]
    connect \O \usb_I.trans_I.mc_match_bits [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_match_bits_SB_LUT4_O_2
    parameter \LUT_INIT 16'0011111111000000
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_opcode [5]
    connect \I2 \usb_I.trans_I.mc_a_reg [1]
    connect \I3 \usb_I.trans_I.mc_opcode [1]
    connect \O \usb_I.trans_I.mc_match_bits [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_match_bits_SB_LUT4_O_3
    parameter \LUT_INIT 16'0011111111000000
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_opcode [4]
    connect \I2 \usb_I.trans_I.mc_a_reg [0]
    connect \I3 \usb_I.trans_I.mc_opcode [0]
    connect \O \usb_I.trans_I.mc_match_bits [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_op_ep_SB_LUT4_O
    parameter \LUT_INIT 16'0000000100000000
    connect \I0 \usb_I.trans_I.mc_opcode [14]
    connect \I1 \usb_I.trans_I.mc_opcode [15]
    connect \I2 \usb_I.trans_I.mc_opcode [12]
    connect \I3 \usb_I.trans_I.mc_opcode [13]
    connect \O \usb_I.trans_I.mc_op_ep
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_op_evt_clr_SB_LUT4_O
    parameter \LUT_INIT 16'0001000000000000
    connect \I0 \usb_I.trans_I.mc_opcode [15]
    connect \I1 \usb_I.trans_I.mc_opcode [12]
    connect \I2 \usb_I.trans_I.mc_opcode [13]
    connect \I3 \usb_I.trans_I.mc_opcode [14]
    connect \O \usb_I.trans_I.mc_op_evt_clr
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_op_evt_rto_SB_LUT4_O
    parameter \LUT_INIT 16'0100000000000000
    connect \I0 \usb_I.trans_I.mc_opcode [15]
    connect \I1 \usb_I.trans_I.mc_opcode [14]
    connect \I2 \usb_I.trans_I.mc_opcode [13]
    connect \I3 \usb_I.trans_I.mc_opcode [12]
    connect \O \usb_I.trans_I.mc_op_evt_rto
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_op_ld_SB_LUT4_O
    parameter \LUT_INIT 16'0000000100000000
    connect \I0 \usb_I.trans_I.mc_opcode [14]
    connect \I1 \usb_I.trans_I.mc_opcode [15]
    connect \I2 \usb_I.trans_I.mc_opcode [13]
    connect \I3 \usb_I.trans_I.mc_opcode [12]
    connect \O \usb_I.trans_I.mc_op_ld
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_op_tx_SB_LUT4_O
    parameter \LUT_INIT 16'0000000100000000
    connect \I0 \usb_I.trans_I.mc_opcode [15]
    connect \I1 \usb_I.trans_I.mc_opcode [13]
    connect \I2 \usb_I.trans_I.mc_opcode [12]
    connect \I3 \usb_I.trans_I.mc_opcode [14]
    connect \O \usb_I.trans_I.mc_op_tx
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_op_zlen_SB_LUT4_O
    parameter \LUT_INIT 16'0001000000000000
    connect \I0 \usb_I.trans_I.mc_opcode [14]
    connect \I1 \usb_I.trans_I.mc_opcode [15]
    connect \I2 \usb_I.trans_I.mc_opcode [13]
    connect \I3 \usb_I.trans_I.mc_opcode [12]
    connect \O \usb_I.trans_I.mc_op_zlen
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:183.17-183.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.mc_pc_SB_CARRY_CI
    connect \CI \usb_I.trans_I.mc_pc [0]
    connect \CO \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_pc [1]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:183.17-183.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.mc_pc_SB_CARRY_I1
    connect \CI \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_I3 [6]
    connect \CO \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_I3 [7]
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_pc [6]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:183.17-183.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.mc_pc_SB_CARRY_I1_1
    connect \CI \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]
    connect \CO \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_I3 [6]
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_pc [5]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:183.17-183.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.mc_pc_SB_CARRY_I1_2
    connect \CI \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]
    connect \CO \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_pc [4]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:183.17-183.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.mc_pc_SB_CARRY_I1_3
    connect \CI \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]
    connect \CO \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_pc [3]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:183.17-183.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.mc_pc_SB_CARRY_I1_4
    connect \CI \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]
    connect \CO \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_pc [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_pc_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_pc_nxt [7]
    connect \I2 \usb_I.trans_I.mc_opcode [13]
    connect \I3 \usb_I.trans_I.mc_rst_n_SB_LUT4_I3_O [2]
    connect \O \usb_I.trans_I.mc_pc [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_pc_SB_LUT4_O_1
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_pc_nxt [6]
    connect \I2 \usb_I.trans_I.mc_opcode [12]
    connect \I3 \usb_I.trans_I.mc_rst_n_SB_LUT4_I3_O [2]
    connect \O \usb_I.trans_I.mc_pc [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_pc_SB_LUT4_O_2
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_pc_nxt [5]
    connect \I2 \usb_I.trans_I.mc_opcode [11]
    connect \I3 \usb_I.trans_I.mc_rst_n_SB_LUT4_I3_O [2]
    connect \O \usb_I.trans_I.mc_pc [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_pc_SB_LUT4_O_3
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_pc_nxt [4]
    connect \I2 \usb_I.trans_I.mc_opcode [10]
    connect \I3 \usb_I.trans_I.mc_rst_n_SB_LUT4_I3_O [2]
    connect \O \usb_I.trans_I.mc_pc [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_pc_SB_LUT4_O_4
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_pc_nxt [3]
    connect \I2 \usb_I.trans_I.mc_opcode [9]
    connect \I3 \usb_I.trans_I.mc_rst_n_SB_LUT4_I3_O [2]
    connect \O \usb_I.trans_I.mc_pc [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_pc_SB_LUT4_O_5
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_pc_nxt [2]
    connect \I2 \usb_I.trans_I.mc_opcode [8]
    connect \I3 \usb_I.trans_I.mc_rst_n_SB_LUT4_I3_O [2]
    connect \O \usb_I.trans_I.mc_pc [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_pc_SB_LUT4_O_6
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.mc_rst_n_SB_LUT4_I3_O [2]
    connect \I3 \usb_I.trans_I.mc_pc_nxt [1]
    connect \O \usb_I.trans_I.mc_pc [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_pc_SB_LUT4_O_7
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.mc_rst_n_SB_LUT4_I3_O [2]
    connect \I3 \usb_I.trans_I.mc_pc_nxt [0]
    connect \O \usb_I.trans_I.mc_pc [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:179.2-183.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q
    connect \C \clk
    connect \D \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D [7]
    connect \Q \usb_I.trans_I.mc_pc_nxt [7]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:179.2-183.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_1
    connect \C \clk
    connect \D \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D [6]
    connect \Q \usb_I.trans_I.mc_pc_nxt [6]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:179.2-183.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_2
    connect \C \clk
    connect \D \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D [5]
    connect \Q \usb_I.trans_I.mc_pc_nxt [5]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:179.2-183.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_3
    connect \C \clk
    connect \D \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D [4]
    connect \Q \usb_I.trans_I.mc_pc_nxt [4]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:179.2-183.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_4
    connect \C \clk
    connect \D \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D [3]
    connect \Q \usb_I.trans_I.mc_pc_nxt [3]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:179.2-183.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_5
    connect \C \clk
    connect \D \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D [2]
    connect \Q \usb_I.trans_I.mc_pc_nxt [2]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:179.2-183.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_6
    connect \C \clk
    connect \D \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D [1]
    connect \Q \usb_I.trans_I.mc_pc_nxt [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:179.2-183.27|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_7
    connect \C \clk
    connect \D \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D [0]
    connect \Q \usb_I.trans_I.mc_pc_nxt [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:183.17-183.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.mc_pc [7]
    connect \I3 \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_I3 [7]
    connect \O \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:183.17-183.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.mc_pc [6]
    connect \I3 \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_I3 [6]
    connect \O \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:183.17-183.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.mc_pc [5]
    connect \I3 \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]
    connect \O \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:183.17-183.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_3
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.mc_pc [4]
    connect \I3 \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]
    connect \O \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:183.17-183.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_4
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.mc_pc [3]
    connect \I3 \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]
    connect \O \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:183.17-183.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_5
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.mc_pc [2]
    connect \I3 \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]
    connect \O \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:183.17-183.26|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_6
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.mc_pc [1]
    connect \I3 \usb_I.trans_I.mc_pc [0]
    connect \O \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_7
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \usb_I.trans_I.mc_pc [0]
    connect \O \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D [0]
  end
  attribute \hdlname "usb_I trans_I mc_rom_I"
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:190.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3"
  cell \SB_RAM40_4K \usb_I.trans_I.mc_rom_I
    parameter \INIT_0 256'1001011011101110100101010001000110000000011100000001000000000100100000110000000010000011000000001000001100000000100000000000000010001001111111011000110111110001100000111111100100010000000000101000000000010000011000000000111110000000111100000001000000000000
    parameter \INIT_1 256'1000000000000000010100000000000000100000101001111100100011110010000100000000001010001000000100001000011010110000000100000000000001110000010001100110000000000100100001010100000000010000000000000100000000010011110101101111001010010100111100110001000000000110
    parameter \INIT_2 256'0001000000000010100000000001000010001011101100000001000000000000100010110000000010001011000000001000101100000000011100000100011011011000111100100001000000000110110110001110011000010000000001001000100100000000100010010000000010000000000000000101000000001000
    parameter \INIT_3 256'0001000000000011100000000001000010001111101100000001000000000000100011110000000001110000010001101101001111110010000100000000011010010011111011101001001100010001100000000111000000010000000001001001011100000000010100000000000000100001101001111100000011110011
    parameter \INIT_4 256'1001010000000000100101000000000010001111000000000011000000000000100101110000000001010000000000000010000010100111100101001111001111010110011000100001000000000110100101111111101100010000000000111001011011101110100101010001000100010000000001001100000001110011
    parameter \INIT_5 256'1001100000000000100000000000000001000000000000100011000000000000100101110000000010000000000000000100000000001010001100000000000010010110000000001000000000000000010000000000111000110000000000001001010100000000100101010000000001010000000000000010000010100110
    parameter \INIT_6 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000100110011011000000010000000000001001100100000000100110010000000001110000010001100011000000000000
    parameter \INIT_7 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_8 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_9 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_MODE 0
    parameter signed \WRITE_MODE 0
    connect \MASK 16'0000000000000000
    connect \RADDR { 3'000 \usb_I.trans_I.mc_pc }
    connect \RCLK \clk
    connect \RCLKE 1'1
    connect \RDATA \usb_I.trans_I.mc_opcode
    connect \RE 1'1
    connect \WADDR 11'00000000000
    connect \WCLK 1'0
    connect \WCLKE 1'0
    connect \WDATA 16'0000000000000000
    connect \WE 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:166.2-170.21|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.mc_rst_n_SB_DFFR_Q
    connect \C \clk
    connect \D 1'1
    connect \Q \usb_I.trans_I.mc_rst_n
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_rst_n_SB_LUT4_I3
    parameter \LUT_INIT 16'0110000000000000
    connect \I0 \usb_I.trans_I.mc_rst_n_SB_LUT4_I3_I0 [0]
    connect \I1 \usb_I.trans_I.mc_opcode [14]
    connect \I2 \usb_I.trans_I.mc_opcode [15]
    connect \I3 \usb_I.trans_I.mc_rst_n
    connect \O \usb_I.trans_I.mc_rst_n_SB_LUT4_I3_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.mc_rst_n_SB_LUT4_I3_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000000001
    connect \I0 \usb_I.trans_I.mc_match_bits [0]
    connect \I1 \usb_I.trans_I.mc_match_bits [1]
    connect \I2 \usb_I.trans_I.mc_match_bits [2]
    connect \I3 \usb_I.trans_I.mc_match_bits [3]
    connect \O \usb_I.trans_I.mc_rst_n_SB_LUT4_I3_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:240.3-246.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.pkt_pid_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.trans_I.pkt_pid_SB_DFFE_Q_D
    connect \E \usb_I.rx_pkt_I.pkt_done_ok
    connect \Q \usb_I.trans_I.pkt_pid [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:240.3-246.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.pkt_pid_SB_DFFE_Q_1
    connect \C \clk
    connect \D \usb_I.trans_I.pkt_pid_SB_DFFE_Q_1_D
    connect \E \usb_I.rx_pkt_I.pkt_done_ok
    connect \Q \usb_I.trans_I.pkt_pid [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.trans_I.pkt_pid_SB_DFFE_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.pkt_pid_SB_DFFE_Q_D_SB_LUT4_O_I2 [0]
    connect \I3 \usb_I.rx_pkt_I.pid [2]
    connect \O \usb_I.trans_I.pkt_pid_SB_DFFE_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:240.3-246.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.pkt_pid_SB_DFFE_Q_2
    connect \C \clk
    connect \D \usb_I.trans_I.pkt_pid_SB_DFFE_Q_2_D
    connect \E \usb_I.rx_pkt_I.pkt_done_ok
    connect \Q \usb_I.trans_I.pkt_pid [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.trans_I.pkt_pid_SB_DFFE_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.pkt_pid_SB_DFFE_Q_D_SB_LUT4_O_I2 [0]
    connect \I3 \usb_I.rx_pkt_I.pid [1]
    connect \O \usb_I.trans_I.pkt_pid_SB_DFFE_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:240.3-246.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.pkt_pid_SB_DFFE_Q_3
    connect \C \clk
    connect \D \usb_I.trans_I.pkt_pid_SB_DFFE_Q_3_D
    connect \E \usb_I.rx_pkt_I.pkt_done_ok
    connect \Q \usb_I.trans_I.pkt_pid [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.trans_I.pkt_pid_SB_DFFE_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.pkt_pid_SB_DFFE_Q_D_SB_LUT4_O_I2 [0]
    connect \I3 \usb_I.rx_pkt_I.pid [0]
    connect \O \usb_I.trans_I.pkt_pid_SB_DFFE_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.trans_I.pkt_pid_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.pkt_pid_SB_DFFE_Q_D_SB_LUT4_O_I2 [0]
    connect \I3 \usb_I.rx_pkt_I.pid [3]
    connect \O \usb_I.trans_I.pkt_pid_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:253.2-263.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.rto_cnt_SB_DFFR_Q
    connect \C \clk
    connect \D \usb_I.trans_I.rto_cnt_SB_DFFR_Q_D
    connect \Q \usb_I.trans_I.rto_cnt [9]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:253.2-263.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1
    connect \C \clk
    connect \D \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D
    connect \Q \usb_I.trans_I.rto_cnt [8]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:262.6-262.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1110101110111110
    connect \I0 \usb_I.trans_I.mc_op_evt_rto
    connect \I1 \usb_I.trans_I.rto_cnt [8]
    connect \I2 1'1
    connect \I3 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [8]
    connect \O \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:262.6-262.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO
    connect \CI \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [7]
    connect \CO \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [8]
    connect \I0 \usb_I.trans_I.rto_cnt [7]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:262.6-262.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_1
    connect \CI \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [6]
    connect \CO \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [7]
    connect \I0 \usb_I.trans_I.rto_cnt [6]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:262.6-262.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_2
    connect \CI \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [5]
    connect \CO \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [6]
    connect \I0 \usb_I.trans_I.rto_cnt [5]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:262.6-262.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_3
    connect \CI \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [4]
    connect \CO \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [5]
    connect \I0 \usb_I.trans_I.rto_cnt [4]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:262.6-262.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_4
    connect \CI \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [3]
    connect \CO \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [4]
    connect \I0 \usb_I.trans_I.rto_cnt [3]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:262.6-262.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_5
    connect \CI \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [2]
    connect \CO \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [3]
    connect \I0 \usb_I.trans_I.rto_cnt [2]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:262.6-262.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_6
    connect \CI \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [1]
    connect \CO \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [2]
    connect \I0 \usb_I.trans_I.rto_cnt [1]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:262.6-262.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_7
    connect \CI 1'1
    connect \CO \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [1]
    connect \I0 \usb_I.trans_I.rto_cnt [0]
    connect \I1 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_7_I2 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:253.2-263.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.rto_cnt_SB_DFFR_Q_2
    connect \C \clk
    connect \D \usb_I.trans_I.rto_cnt_SB_DFFR_Q_2_D
    connect \Q \usb_I.trans_I.rto_cnt [7]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1 [7]
    connect \I2 \usb_I.trans_I.mc_opcode [7]
    connect \I3 \usb_I.trans_I.mc_op_evt_rto
    connect \O \usb_I.trans_I.rto_cnt_SB_DFFR_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:253.2-263.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.rto_cnt_SB_DFFR_Q_3
    connect \C \clk
    connect \D \usb_I.trans_I.rto_cnt_SB_DFFR_Q_3_D
    connect \Q \usb_I.trans_I.rto_cnt [6]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1 [6]
    connect \I2 \usb_I.trans_I.mc_opcode [6]
    connect \I3 \usb_I.trans_I.mc_op_evt_rto
    connect \O \usb_I.trans_I.rto_cnt_SB_DFFR_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:253.2-263.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.rto_cnt_SB_DFFR_Q_4
    connect \C \clk
    connect \D \usb_I.trans_I.rto_cnt_SB_DFFR_Q_4_D
    connect \Q \usb_I.trans_I.rto_cnt [5]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_4_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1 [5]
    connect \I2 \usb_I.trans_I.mc_opcode [5]
    connect \I3 \usb_I.trans_I.mc_op_evt_rto
    connect \O \usb_I.trans_I.rto_cnt_SB_DFFR_Q_4_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:253.2-263.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.rto_cnt_SB_DFFR_Q_5
    connect \C \clk
    connect \D \usb_I.trans_I.rto_cnt_SB_DFFR_Q_5_D
    connect \Q \usb_I.trans_I.rto_cnt [4]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_5_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1 [4]
    connect \I2 \usb_I.trans_I.mc_opcode [4]
    connect \I3 \usb_I.trans_I.mc_op_evt_rto
    connect \O \usb_I.trans_I.rto_cnt_SB_DFFR_Q_5_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:253.2-263.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.rto_cnt_SB_DFFR_Q_6
    connect \C \clk
    connect \D \usb_I.trans_I.rto_cnt_SB_DFFR_Q_6_D
    connect \Q \usb_I.trans_I.rto_cnt [3]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_6_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1 [3]
    connect \I2 \usb_I.trans_I.mc_opcode [3]
    connect \I3 \usb_I.trans_I.mc_op_evt_rto
    connect \O \usb_I.trans_I.rto_cnt_SB_DFFR_Q_6_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:253.2-263.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.rto_cnt_SB_DFFR_Q_7
    connect \C \clk
    connect \D \usb_I.trans_I.rto_cnt_SB_DFFR_Q_7_D
    connect \Q \usb_I.trans_I.rto_cnt [2]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_7_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1 [2]
    connect \I2 \usb_I.trans_I.mc_opcode [2]
    connect \I3 \usb_I.trans_I.mc_op_evt_rto
    connect \O \usb_I.trans_I.rto_cnt_SB_DFFR_Q_7_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:253.2-263.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.rto_cnt_SB_DFFR_Q_8
    connect \C \clk
    connect \D \usb_I.trans_I.rto_cnt_SB_DFFR_Q_8_D
    connect \Q \usb_I.trans_I.rto_cnt [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_8_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1 [1]
    connect \I2 \usb_I.trans_I.mc_opcode [1]
    connect \I3 \usb_I.trans_I.mc_op_evt_rto
    connect \O \usb_I.trans_I.rto_cnt_SB_DFFR_Q_8_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:253.2-263.7|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9
    connect \C \clk
    connect \D \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D
    connect \Q \usb_I.trans_I.rto_cnt [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1 [0]
    connect \I2 \usb_I.trans_I.mc_opcode [0]
    connect \I3 \usb_I.trans_I.mc_op_evt_rto
    connect \O \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:262.6-262.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.rto_cnt [7]
    connect \I2 1'1
    connect \I3 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [7]
    connect \O \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1 [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:262.6-262.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.rto_cnt [6]
    connect \I2 1'1
    connect \I3 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [6]
    connect \O \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1 [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:262.6-262.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.rto_cnt [5]
    connect \I2 1'1
    connect \I3 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [5]
    connect \O \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1 [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:262.6-262.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_3
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.rto_cnt [4]
    connect \I2 1'1
    connect \I3 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [4]
    connect \O \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1 [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:262.6-262.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_4
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.rto_cnt [3]
    connect \I2 1'1
    connect \I3 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [3]
    connect \O \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:262.6-262.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_5
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.rto_cnt [2]
    connect \I2 1'1
    connect \I3 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [2]
    connect \O \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:262.6-262.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_6
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.rto_cnt [1]
    connect \I2 1'1
    connect \I3 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [1]
    connect \O \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:262.6-262.31|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_7
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.rto_cnt [0]
    connect \I2 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_7_I2 [0]
    connect \I3 1'1
    connect \O \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_7_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \usb_I.trans_I.rto_cnt [9]
    connect \O \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_7_I2 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.rto_cnt_SB_DFFR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0001000000000000
    connect \I0 \usb_I.trans_I.mc_op_evt_rto
    connect \I1 \usb_I.rx_pkt_I.pkt_start
    connect \I2 \usb_I.trans_I.rto_cnt [8]
    connect \I3 \usb_I.trans_I.rto_cnt [9]
    connect \O \usb_I.trans_I.rto_cnt_SB_DFFR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:286.2-292.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.trans_cel_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.trans_I.cel_state_i
    connect \E \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_O [0]
    connect \Q \usb_I.trans_I.trans_cel
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.trans_cel_SB_LUT4_I1
    parameter \LUT_INIT 16'1111001111110101
    connect \I0 \usb_I.trans_I.evt [3]
    connect \I1 \usb_I.trans_I.trans_cel
    connect \I2 \usb_I.trans_I.mc_opcode [1]
    connect \I3 \usb_I.trans_I.mc_opcode [2]
    connect \O \usb_I.trans_I.trans_cel_SB_LUT4_I1_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0
    parameter \LUT_INIT 16'0001000011111111
    connect \I0 \usb_I.trans_I.trans_cel_SB_LUT4_I1_O [0]
    connect \I1 \usb_I.trans_I.mc_opcode [2]
    connect \I2 \usb_I.trans_I.mc_opcode [1]
    connect \I3 \usb_I.trans_I.trans_cel_SB_LUT4_I1_O [3]
    connect \O \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O
    parameter \LUT_INIT 16'1111110000001010
    connect \I0 \usb_I.trans_I.evt [2]
    connect \I1 \usb_I.trans_I.pkt_pid [2]
    connect \I2 \usb_I.trans_I.mc_opcode [2]
    connect \I3 \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3 [3]
    connect \O \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1
    parameter \LUT_INIT 16'1111110000001010
    connect \I0 \usb_I.trans_I.evt [1]
    connect \I1 \usb_I.trans_I.pkt_pid [1]
    connect \I2 \usb_I.trans_I.mc_opcode [2]
    connect \I3 \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3 [3]
    connect \O \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O
    parameter \LUT_INIT 16'1100111110100000
    connect \I0 \usb_I.trans_I.ep_type [1]
    connect \I1 \usb_I.trans_I.bd_state [1]
    connect \I2 \usb_I.trans_I.mc_opcode [2]
    connect \I3 \usb_I.trans_I.mc_opcode [1]
    connect \O \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2
    parameter \LUT_INIT 16'1111110000001010
    connect \I0 \usb_I.trans_I.evt [0]
    connect \I1 \usb_I.trans_I.pkt_pid [0]
    connect \I2 \usb_I.trans_I.mc_opcode [2]
    connect \I3 \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3 [3]
    connect \O \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O
    parameter \LUT_INIT 16'1100111110100000
    connect \I0 \usb_I.trans_I.ep_type [0]
    connect \I1 \usb_I.trans_I.bd_state [0]
    connect \I2 \usb_I.trans_I.mc_opcode [2]
    connect \I3 \usb_I.trans_I.mc_opcode [1]
    connect \O \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O
    parameter \LUT_INIT 16'1100111110100000
    connect \I0 \usb_I.trans_I.ep_type [2]
    connect \I1 \usb_I.trans_I.bd_state [2]
    connect \I2 \usb_I.trans_I.mc_opcode [2]
    connect \I3 \usb_I.trans_I.mc_opcode [1]
    connect \O \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_O
    parameter \LUT_INIT 16'1100000000111111
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_opcode [0]
    connect \I2 \usb_I.trans_I.ep_data_toggle
    connect \I3 \usb_I.trans_I.pkt_pid [3]
    connect \O \usb_I.trans_I.trans_cel_SB_LUT4_I1_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:286.2-292.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.trans_dir_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.trans_I.trans_dir_SB_DFFE_Q_D
    connect \E \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_O [0]
    connect \Q \usb_I.trans_I.trans_dir
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.trans_dir_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0001000000000000
    connect \I0 \usb_I.rx_pkt_I.pid [1]
    connect \I1 \usb_I.rx_pkt_I.pid [2]
    connect \I2 \usb_I.rx_pkt_I.pid [0]
    connect \I3 \usb_I.rx_pkt_I.pid [3]
    connect \O \usb_I.trans_I.trans_dir_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.trans_dir_SB_LUT4_I1
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.trans_dir
    connect \I2 \cpu_I.cpu.bufreg.data [3]
    connect \I3 \usb_I.ep_status_I.s_ready_0_i
    connect \O \usb_I.ep_status_I.addr_1_SB_DFF_Q_4_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:286.2-292.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.trans_endp_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.token_data [10]
    connect \E \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_O [0]
    connect \Q \usb_I.trans_I.trans_endp [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:286.2-292.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.trans_endp_SB_DFFE_Q_1
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.token_data [9]
    connect \E \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_O [0]
    connect \Q \usb_I.trans_I.trans_endp [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:286.2-292.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.trans_endp_SB_DFFE_Q_2
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.token_data [8]
    connect \E \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_O [0]
    connect \Q \usb_I.trans_I.trans_endp [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:286.2-292.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.trans_endp_SB_DFFE_Q_3
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.token_data [7]
    connect \E \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_O [0]
    connect \Q \usb_I.trans_I.trans_endp [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:286.2-292.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.trans_is_setup_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.trans_I.trans_is_setup_SB_DFFE_Q_D
    connect \E \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_O [0]
    connect \Q \usb_I.trans_I.trans_is_setup
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.trans_is_setup_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0100000000000000
    connect \I0 \usb_I.rx_pkt_I.pid [1]
    connect \I1 \usb_I.rx_pkt_I.pid [3]
    connect \I2 \usb_I.rx_pkt_I.pid [0]
    connect \I3 \usb_I.rx_pkt_I.pid [2]
    connect \O \usb_I.trans_I.trans_is_setup_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.trans_I.trans_is_setup_SB_LUT4_I0
    parameter \LUT_INIT 16'0100010011110000
    connect \I0 \usb_I.trans_I.trans_is_setup
    connect \I1 \usb_I.ep_status_I.p_dout_3 [7]
    connect \I2 \usb_I.trans_I.ep_data_toggle_SB_LUT4_I3_O [2]
    connect \I3 \usb_I.trans_I.ep_data_toggle_SB_LUT4_I3_O [3]
    connect \O \usb_I.trans_I.ep_data_toggle_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.trans_is_setup_SB_LUT4_I2
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.ep_status_I.p_dout_3 [6]
    connect \I2 \usb_I.trans_I.trans_is_setup
    connect \I3 \usb_I.ep_status_I.p_dout_3 [5]
    connect \O \usb_I.trans_I.ep_bd_idx_cur_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:403.2-405.76|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.txpkt_pid_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.trans_I.txpkt_pid_SB_DFFE_Q_D
    connect \E \usb_I.trans_I.mc_op_tx
    connect \Q \usb_I.trans_I.txpkt_pid [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:403.2-405.76|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.txpkt_pid_SB_DFFE_Q_1
    connect \C \clk
    connect \D \usb_I.trans_I.mc_opcode [2]
    connect \E \usb_I.trans_I.mc_op_tx
    connect \Q \usb_I.trans_I.txpkt_pid [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:403.2-405.76|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.txpkt_pid_SB_DFFE_Q_2
    connect \C \clk
    connect \D \usb_I.trans_I.mc_opcode [1]
    connect \E \usb_I.trans_I.mc_op_tx
    connect \Q \usb_I.trans_I.txpkt_pid [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:403.2-405.76|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.trans_I.txpkt_pid_SB_DFFE_Q_3
    connect \C \clk
    connect \D \usb_I.trans_I.mc_opcode [0]
    connect \E \usb_I.trans_I.mc_op_tx
    connect \Q \usb_I.trans_I.txpkt_pid [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.txpkt_pid_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0011111111000000
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.mc_opcode [4]
    connect \I2 \usb_I.trans_I.ep_data_toggle
    connect \I3 \usb_I.trans_I.mc_opcode [3]
    connect \O \usb_I.trans_I.txpkt_pid_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:407.2-408.29|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.trans_I.txpkt_start_i_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.trans_I.mc_op_tx
    connect \Q \usb_I.trans_I.txpkt_start_i
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.len [9]
    connect \I2 \usb_I.trans_I.bd_length [9]
    connect \I3 \usb_I.trans_I.txpkt_start_i
    connect \O \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_1
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.len [8]
    connect \I2 \usb_I.trans_I.bd_length [8]
    connect \I3 \usb_I.trans_I.txpkt_start_i
    connect \O \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_2
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.len [7]
    connect \I2 \usb_I.trans_I.bd_length [7]
    connect \I3 \usb_I.trans_I.txpkt_start_i
    connect \O \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_3
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.len [6]
    connect \I2 \usb_I.trans_I.bd_length [6]
    connect \I3 \usb_I.trans_I.txpkt_start_i
    connect \O \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_4
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.len [5]
    connect \I2 \usb_I.trans_I.bd_length [5]
    connect \I3 \usb_I.trans_I.txpkt_start_i
    connect \O \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_5
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.len [4]
    connect \I2 \usb_I.trans_I.bd_length [4]
    connect \I3 \usb_I.trans_I.txpkt_start_i
    connect \O \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_6
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.len [3]
    connect \I2 \usb_I.trans_I.bd_length [3]
    connect \I3 \usb_I.trans_I.txpkt_start_i
    connect \O \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_7
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.len [2]
    connect \I2 \usb_I.trans_I.bd_length [2]
    connect \I3 \usb_I.trans_I.txpkt_start_i
    connect \O \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_8
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.len [1]
    connect \I2 \usb_I.trans_I.bd_length [1]
    connect \I3 \usb_I.trans_I.txpkt_start_i
    connect \O \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [1]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O_SB_CARRY_CI
    connect \CI \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [0]
    connect \CO \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [2]
    connect \I0 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [1]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O_SB_CARRY_I0
    connect \CI \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [9]
    connect \CO \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [10]
    connect \I0 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [9]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O_SB_CARRY_I0_1
    connect \CI \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [8]
    connect \CO \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [9]
    connect \I0 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [8]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O_SB_CARRY_I0_2
    connect \CI \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [7]
    connect \CO \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [8]
    connect \I0 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [7]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O_SB_CARRY_I0_3
    connect \CI \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [6]
    connect \CO \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [7]
    connect \I0 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [6]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O_SB_CARRY_I0_4
    connect \CI \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [5]
    connect \CO \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [6]
    connect \I0 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [5]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O_SB_CARRY_I0_5
    connect \CI \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [4]
    connect \CO \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [5]
    connect \I0 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [4]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O_SB_CARRY_I0_6
    connect \CI \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [3]
    connect \CO \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [4]
    connect \I0 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [3]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O_SB_CARRY_I0_7
    connect \CI \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [2]
    connect \CO \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [3]
    connect \I0 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [2]
    connect \I1 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:432.2-433.64|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.trans_I.xfer_length_SB_DFFSR_Q
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O [9]
    connect \Q \usb_I.trans_I.xfer_length [9]
    connect \R \usb_I.trans_I.len_ld
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:432.2-433.64|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.trans_I.xfer_length_SB_DFFSR_Q_1
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O [8]
    connect \Q \usb_I.trans_I.xfer_length [8]
    connect \R \usb_I.trans_I.len_ld
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:432.2-433.64|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.trans_I.xfer_length_SB_DFFSR_Q_2
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O [7]
    connect \Q \usb_I.trans_I.xfer_length [7]
    connect \R \usb_I.trans_I.len_ld
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:432.2-433.64|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.trans_I.xfer_length_SB_DFFSR_Q_3
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O [6]
    connect \Q \usb_I.trans_I.xfer_length [6]
    connect \R \usb_I.trans_I.len_ld
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:432.2-433.64|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.trans_I.xfer_length_SB_DFFSR_Q_4
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O [5]
    connect \Q \usb_I.trans_I.xfer_length [5]
    connect \R \usb_I.trans_I.len_ld
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:432.2-433.64|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.trans_I.xfer_length_SB_DFFSR_Q_5
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O [4]
    connect \Q \usb_I.trans_I.xfer_length [4]
    connect \R \usb_I.trans_I.len_ld
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:432.2-433.64|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.trans_I.xfer_length_SB_DFFSR_Q_6
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O [3]
    connect \Q \usb_I.trans_I.xfer_length [3]
    connect \R \usb_I.trans_I.len_ld
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:432.2-433.64|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.trans_I.xfer_length_SB_DFFSR_Q_7
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O [2]
    connect \Q \usb_I.trans_I.xfer_length [2]
    connect \R \usb_I.trans_I.len_ld
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:432.2-433.64|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.trans_I.xfer_length_SB_DFFSR_Q_8
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O [1]
    connect \Q \usb_I.trans_I.xfer_length [1]
    connect \R \usb_I.trans_I.len_ld
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_trans.v:432.2-433.64|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:290.4-331.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \usb_I.trans_I.xfer_length_SB_DFFSR_Q_9
    connect \C \clk
    connect \D \usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O [0]
    connect \Q \usb_I.trans_I.xfer_length [0]
    connect \R \usb_I.trans_I.len_ld
  end
  attribute \hdlname "usb_I tx_buf_I ram_I genblk2.ebr_I"
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_ep_buf.v:50.4-60.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:123.6-135.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:343.4-353.3"
  cell \SB_RAM40_4K \usb_I.tx_buf_I.ram_I.genblk2.ebr_I
    parameter \INIT_0 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_1 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_2 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_3 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_4 256'0000000000000000000001000101010000000101010001000000010000000000000000000101010100000001010100000000000001010000000100110001001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_5 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100010100010000010101000001000001000100000101010110000101100001001100000010
    parameter \INIT_6 256'0000000000000000000000000000000000000000000000000000000001000001000000010101000100000000010001000000000101010000000001000000000000010101010100010000010101000100000001000101010000010100010000010001000101010000000000110001011000000000000000000000000000000000
    parameter \INIT_7 256'0000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000111000000100000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_8 256'1000001011110011111100000100011010100100111010101010001010101010000000000010011000100000001010010000010000000001001000100011001100010000001000010000001000010010000000000000000000000100000001000000010000000100000001000000010000000100000001000000010000000100
    parameter \INIT_9 256'0000000000010100000100010001010000000011001000010000000000000000000000000000000000010001000000000000000000000000000000000000000000100000101000100010001100111000000000100000001001010001000101011010011001010000111100100011110101001001111001101011000001111000
    parameter \INIT_A 256'0000000000010000001001010000011010000000000000000000000100000011000000000100010000010010000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000101000100011111101000100001110101110000000100000001
    parameter \INIT_B 256'0000011000010000000000000010000100000000000010000000100000110001000000000000000000000011000000000000000000000010000000000001001000100000000000110000000000000110000000010000000110111000100100010001100000000011000000000010000101010101010101100000000000000000
    parameter \INIT_C 256'1000001000010001000000100010001000000000010000000000001100000000000000010011001100000000000000000001000100000000000000100000000000000010000100000010000001000010000100000000000001000011000000110000000100110011000000100000000100000110001100000000000000100010
    parameter \INIT_D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000001100000010000000000000000100011000110001110010000001101110000000001000000000000000000000000000001000000000000000010000011000000000000000000000000110000000
    parameter \INIT_E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_MODE 1
    parameter signed \WRITE_MODE 0
    connect \MASK { \ep_tx_wmsk_0 \ep_tx_wmsk_0 \ep_tx_wmsk_0 \ep_tx_wmsk_0 \ep_tx_wmsk_0 \ep_tx_wmsk_0 \ep_tx_wmsk_0 \ep_tx_wmsk_0 }
    connect \RADDR { 2'00 \usb_I.trans_I.addr [0] \usb_I.trans_I.addr [8:1] }
    connect \RCLK \clk
    connect \RCLKE \usb_I.tx_buf_I.ram_I.rd_ena
    connect \RDATA \usb_I.tx_buf_I.ram_I.ram_rd_data
    connect \RE 1'1
    connect \WADDR { 3'000 \ep_tx_addr_0 }
    connect \WCLK \clk
    connect \WCLKE \ep_tx_we_0
    connect \WDATA { \ep_tx_data_0 [15] \ep_tx_data_0 [7] \ep_tx_data_0 [11] \ep_tx_data_0 [3] \ep_tx_data_0 [13] \ep_tx_data_0 [5] \ep_tx_data_0 [9] \ep_tx_data_0 [1] \ep_tx_data_0 [14] \ep_tx_data_0 [6] \ep_tx_data_0 [10] \ep_tx_data_0 [2] \ep_tx_data_0 [12] \ep_tx_data_0 [4] \ep_tx_data_0 [8] \ep_tx_data_0 [0] }
    connect \WE 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_buf_I.ram_I.rd_ena_SB_LUT4_O
    parameter \LUT_INIT 16'1111111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.txpkt_start_i
    connect \I3 \usb_I.tx_pkt_I.pkt_data_ack
    connect \O \usb_I.tx_buf_I.ram_I.rd_ena
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:58.2-75.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \usb_I.tx_ll_I.active_SB_DFFER_Q
    connect \C \clk
    connect \D \usb_I.tx_ll_I.active_SB_DFFER_Q_D
    connect \E \usb_I.tx_ll_I.state_SB_DFFER_Q_E
    connect \Q \usb_I.tx_ll_I.active
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.active_SB_DFFER_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1110111111111110
    connect \I0 \usb_I.tx_pkt_I.shift_last_byte_SB_LUT4_I3_O [0]
    connect \I1 \usb_I.tx_pkt_I.ll_start
    connect \I2 \usb_I.tx_ll_I.state [1]
    connect \I3 \usb_I.tx_ll_I.state [0]
    connect \O \usb_I.tx_ll_I.active_SB_DFFER_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:79.2-80.56|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.tx_ll_I.br_cnt_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.tx_ll_I.br_cnt_SB_DFF_Q_D [1]
    connect \Q \usb_I.tx_ll_I.br_cnt [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:79.2-80.56|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.tx_ll_I.br_cnt_SB_DFF_Q_1
    connect \C \clk
    connect \D \usb_I.tx_ll_I.br_cnt_SB_DFF_Q_D [0]
    connect \Q \usb_I.tx_ll_I.br_cnt [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:80.13-80.55|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.br_cnt_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_ll_I.br_cnt_SB_LUT4_I3_O [1]
    connect \I3 \usb_I.tx_ll_I.br_cnt_SB_LUT4_I3_O [0]
    connect \O \usb_I.tx_ll_I.br_cnt_SB_DFF_Q_D [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.br_cnt_SB_DFF_Q_D_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \usb_I.tx_ll_I.br_cnt_SB_LUT4_I3_O [0]
    connect \O \usb_I.tx_ll_I.br_cnt_SB_DFF_Q_D [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.br_cnt_SB_LUT4_I2
    parameter \LUT_INIT 16'1111000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_ll_I.br_cnt [1]
    connect \I3 \usb_I.tx_ll_I.active
    connect \O \usb_I.tx_ll_I.br_cnt_SB_LUT4_I3_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.br_cnt_SB_LUT4_I3
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_ll_I.active
    connect \I3 \usb_I.tx_ll_I.br_cnt [0]
    connect \O \usb_I.tx_ll_I.br_cnt_SB_LUT4_I3_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:79.2-80.56|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.tx_ll_I.br_now_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.tx_ll_I.br_now_SB_DFF_Q_D [2]
    connect \Q \usb_I.tx_ll_I.br_now
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:80.13-80.55|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.tx_ll_I.br_now_SB_DFF_Q_D_SB_CARRY_CO
    connect \CI \usb_I.tx_ll_I.br_cnt_SB_LUT4_I3_O [0]
    connect \CO \usb_I.tx_ll_I.br_now_SB_DFF_Q_D [2]
    connect \I0 1'0
    connect \I1 \usb_I.tx_ll_I.br_cnt_SB_LUT4_I3_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:89.2-96.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q
    connect \C \clk
    connect \D \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_D
    connect \E \usb_I.tx_ll_I.br_now
    connect \Q \usb_I.tx_ll_I.bs_cnt [2]
    connect \R \usb_I.tx_pkt_I.ll_start
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:89.2-96.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_1
    connect \C \clk
    connect \D \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_1_D
    connect \E \usb_I.tx_ll_I.br_now
    connect \Q \usb_I.tx_ll_I.bs_cnt [1]
    connect \R \usb_I.tx_pkt_I.ll_start
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'0011000000000000
    connect \I0 1'0
    connect \I1 \usb_I.tx_ll_I.bs_now
    connect \I2 \usb_I.tx_ll_I.ll_bit
    connect \I3 \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_1_D_SB_LUT4_O_I3 [1]
    connect \O \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:94.36-94.46|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_ll_I.bs_cnt [1]
    connect \I3 \usb_I.tx_ll_I.bs_cnt [0]
    connect \O \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_1_D_SB_LUT4_O_I3 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:89.2-96.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_2
    connect \C \clk
    connect \D \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_2_D
    connect \E \usb_I.tx_ll_I.br_now
    connect \Q \usb_I.tx_ll_I.bs_cnt [0]
    connect \R \usb_I.tx_pkt_I.ll_start
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000001100000000
    connect \I0 1'0
    connect \I1 \usb_I.tx_ll_I.bs_now
    connect \I2 \usb_I.tx_ll_I.bs_cnt [0]
    connect \I3 \usb_I.tx_ll_I.ll_bit
    connect \O \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:94.36-94.46|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000010001000000
    connect \I0 \usb_I.tx_ll_I.bs_now
    connect \I1 \usb_I.tx_ll_I.ll_bit
    connect \I2 \usb_I.tx_ll_I.bs_cnt [2]
    connect \I3 \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_D_SB_LUT4_O_I3 [2]
    connect \O \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_D
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:94.36-94.46|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO
    connect \CI \usb_I.tx_ll_I.bs_cnt [0]
    connect \CO \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_D_SB_LUT4_O_I3 [2]
    connect \I0 1'0
    connect \I1 \usb_I.tx_ll_I.bs_cnt [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:89.2-96.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \usb_I.tx_ll_I.bs_now_SB_DFFER_Q
    connect \C \clk
    connect \D \usb_I.tx_ll_I.bs_now_SB_DFFER_Q_D
    connect \E \usb_I.tx_ll_I.br_now
    connect \Q \usb_I.tx_ll_I.bs_now
    connect \R \usb_I.tx_pkt_I.ll_start
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.bs_now_SB_DFFER_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0100000000000000
    connect \I0 \usb_I.tx_ll_I.bs_cnt [1]
    connect \I1 \usb_I.tx_ll_I.bs_cnt [0]
    connect \I2 \usb_I.tx_ll_I.bs_cnt [2]
    connect \I3 \usb_I.tx_ll_I.ll_bit
    connect \O \usb_I.tx_ll_I.bs_now_SB_DFFER_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:110.2-111.54|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.tx_ll_I.ll_ack_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.tx_ll_I.ll_ack_SB_DFF_Q_D
    connect \Q \usb_I.tx_ll_I.ll_ack
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.ll_ack_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000100000000
    connect \I0 \usb_I.tx_ll_I.bs_now
    connect \I1 \usb_I.tx_ll_I.state [1]
    connect \I2 \usb_I.tx_ll_I.state [0]
    connect \I3 \usb_I.tx_ll_I.br_now
    connect \O \usb_I.tx_ll_I.ll_ack_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_ll_I.ll_ack
    connect \I3 \usb_I.tx_pkt_I.shift_last_bit
    connect \O \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2
    parameter \LUT_INIT 16'0000000000001111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O [0]
    connect \I3 \usb_I.tx_pkt_I.state [3]
    connect \O \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:170.2-172.71|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_ll_I.ll_bit_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D
    connect \E \usb_I.tx_pkt_I.shift_now
    connect \Q \usb_I.tx_ll_I.ll_bit
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000001110111
    connect \I0 \usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D_SB_LUT4_O_I0 [0]
    connect \I1 \usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D_SB_LUT4_O_I0 [1]
    connect \I2 \usb_I.tx_pkt_I.shift_data [1]
    connect \I3 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [2]
    connect \O \usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0000011101110111
    connect \I0 \usb_I.tx_pkt_I.state [5]
    connect \I1 \usb_I.tx_buf_I.ram_I.ram_rd_data [0]
    connect \I2 \usb_I.tx_pkt_I.state [2]
    connect \I3 \usb_I.trans_I.txpkt_pid [0]
    connect \O \usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D_SB_LUT4_O_I0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000000000111111
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.state [4]
    connect \I2 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [7]
    connect \I3 \usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2]
    connect \O \usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O
    parameter \LUT_INIT 16'0011000000000000
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.crc_in_first
    connect \I2 \usb_I.tx_pkt_I.crc_16_I.state [15]
    connect \I3 \usb_I.tx_pkt_I.state [1]
    connect \O \usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:102.2-103.63|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
  cell \SB_DFFSS \usb_I.tx_ll_I.lvl_prev_SB_DFFSS_Q
    connect \C \clk
    connect \D \usb_I.tx_ll_I.lvl_prev_SB_DFFSS_Q_D
    connect \Q \usb_I.tx_ll_I.lvl_prev
    connect \S \usb_I.tx_ll_I.lvl_prev_SB_DFFSS_Q_S
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.lvl_prev_SB_DFFSS_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111111001100
    connect \I0 1'0
    connect \I1 \usb_I.tx_ll_I.lvl_prev
    connect \I2 \usb_I.tx_ll_I.lvl_prev_SB_DFFSS_Q_D_SB_LUT4_O_I2 [3]
    connect \I3 \usb_I.tx_ll_I.br_now
    connect \O \usb_I.tx_ll_I.lvl_prev_SB_DFFSS_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.lvl_prev_SB_DFFSS_Q_S_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \usb_I.tx_ll_I.active
    connect \O \usb_I.tx_ll_I.lvl_prev_SB_DFFSS_Q_S
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.lvl_prev_SB_LUT4_I3
    parameter \LUT_INIT 16'1100111100110000
    connect \I0 1'0
    connect \I1 \usb_I.tx_ll_I.bs_now
    connect \I2 \usb_I.tx_ll_I.ll_bit
    connect \I3 \usb_I.tx_ll_I.lvl_prev
    connect \O \usb_I.tx_ll_I.lvl_prev_SB_DFFSS_Q_D_SB_LUT4_O_I2 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:134.2-135.24|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.tx_ll_I.out_active_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.tx_ll_I.active
    connect \Q \usb_I.tx_ll_I.out_active
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:58.2-75.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \usb_I.tx_ll_I.state_SB_DFFER_Q
    connect \C \clk
    connect \D \usb_I.tx_ll_I.state_SB_DFFER_Q_D
    connect \E \usb_I.tx_ll_I.state_SB_DFFER_Q_E
    connect \Q \usb_I.tx_ll_I.state [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_ll.v:58.2-75.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:212.12-222.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116"
  cell \SB_DFFER \usb_I.tx_ll_I.state_SB_DFFER_Q_1
    connect \C \clk
    connect \D \usb_I.tx_ll_I.state_SB_DFFER_Q_1_D
    connect \E \usb_I.tx_ll_I.state_SB_DFFER_Q_E
    connect \Q \usb_I.tx_ll_I.state [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.state_SB_DFFER_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011110100
    connect \I0 \usb_I.tx_ll_I.state [0]
    connect \I1 \usb_I.tx_ll_I.state [1]
    connect \I2 \usb_I.tx_pkt_I.shift_last_byte_SB_LUT4_I3_O [0]
    connect \I3 \usb_I.tx_pkt_I.ll_start
    connect \O \usb_I.tx_ll_I.state_SB_DFFER_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.state_SB_DFFER_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000100010000
    connect \I0 \usb_I.tx_pkt_I.shift_last_byte_SB_LUT4_I3_O [0]
    connect \I1 \usb_I.tx_pkt_I.ll_start
    connect \I2 \usb_I.tx_ll_I.state [1]
    connect \I3 \usb_I.tx_ll_I.state [0]
    connect \O \usb_I.tx_ll_I.state_SB_DFFER_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.state_SB_DFFER_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'1111111100010000
    connect \I0 \usb_I.tx_ll_I.state_SB_DFFER_Q_E_SB_LUT4_O_I0 [0]
    connect \I1 \usb_I.tx_ll_I.bs_now
    connect \I2 \usb_I.tx_ll_I.br_now
    connect \I3 \usb_I.tx_pkt_I.ll_start
    connect \O \usb_I.tx_ll_I.state_SB_DFFER_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.tx_ll_I.state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000000011
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.shift_last_byte_SB_LUT4_I3_O [0]
    connect \I2 \usb_I.tx_ll_I.state [1]
    connect \I3 \usb_I.tx_ll_I.state [0]
    connect \O \usb_I.tx_ll_I.state_SB_DFFER_Q_E_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.crc_16_I.state_nxt [15]
    connect \E \usb_I.tx_pkt_I.crc_in_valid
    connect \Q \usb_I.tx_pkt_I.crc_16_I.state [15]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_1
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [13]
    connect \E \usb_I.tx_pkt_I.crc_in_valid
    connect \Q \usb_I.tx_pkt_I.crc_16_I.state [14]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_10
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [4]
    connect \E \usb_I.tx_pkt_I.crc_in_valid
    connect \Q \usb_I.tx_pkt_I.crc_16_I.state [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_11
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [3]
    connect \E \usb_I.tx_pkt_I.crc_in_valid
    connect \Q \usb_I.tx_pkt_I.crc_16_I.state [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_12
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [2]
    connect \E \usb_I.tx_pkt_I.crc_in_valid
    connect \Q \usb_I.tx_pkt_I.crc_16_I.state [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_13
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.crc_16_I.state_nxt [2]
    connect \E \usb_I.tx_pkt_I.crc_in_valid
    connect \Q \usb_I.tx_pkt_I.crc_16_I.state [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_14
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [0]
    connect \E \usb_I.tx_pkt_I.crc_in_valid
    connect \Q \usb_I.tx_pkt_I.crc_16_I.state [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_15
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.crc_16_I.state_nxt [0]
    connect \E \usb_I.tx_pkt_I.crc_in_valid
    connect \Q \usb_I.tx_pkt_I.crc_16_I.state [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_2
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [12]
    connect \E \usb_I.tx_pkt_I.crc_in_valid
    connect \Q \usb_I.tx_pkt_I.crc_16_I.state [13]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_3
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [11]
    connect \E \usb_I.tx_pkt_I.crc_in_valid
    connect \Q \usb_I.tx_pkt_I.crc_16_I.state [12]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_4
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [10]
    connect \E \usb_I.tx_pkt_I.crc_in_valid
    connect \Q \usb_I.tx_pkt_I.crc_16_I.state [11]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_5
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [9]
    connect \E \usb_I.tx_pkt_I.crc_in_valid
    connect \Q \usb_I.tx_pkt_I.crc_16_I.state [10]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_6
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [8]
    connect \E \usb_I.tx_pkt_I.crc_in_valid
    connect \Q \usb_I.tx_pkt_I.crc_16_I.state [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_7
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [7]
    connect \E \usb_I.tx_pkt_I.crc_in_valid
    connect \Q \usb_I.tx_pkt_I.crc_16_I.state [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_8
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [6]
    connect \E \usb_I.tx_pkt_I.crc_in_valid
    connect \Q \usb_I.tx_pkt_I.crc_16_I.state [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:214.4-222.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_crc.v:40.2-42.23|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_9
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [5]
    connect \E \usb_I.tx_pkt_I.crc_in_valid
    connect \Q \usb_I.tx_pkt_I.crc_16_I.state [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_pkt_I.crc_in_first
    connect \I3 \usb_I.tx_pkt_I.crc_16_I.state [8]
    connect \O \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_pkt_I.crc_in_first
    connect \I3 \usb_I.tx_pkt_I.crc_16_I.state [0]
    connect \O \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_10
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_pkt_I.crc_in_first
    connect \I3 \usb_I.tx_pkt_I.crc_16_I.state [5]
    connect \O \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_11
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_pkt_I.crc_in_first
    connect \I3 \usb_I.tx_pkt_I.crc_16_I.state [6]
    connect \O \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_12
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_pkt_I.crc_in_first
    connect \I3 \usb_I.tx_pkt_I.crc_16_I.state [7]
    connect \O \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_2
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_pkt_I.crc_in_first
    connect \I3 \usb_I.tx_pkt_I.crc_16_I.state [9]
    connect \O \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_3
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_pkt_I.crc_in_first
    connect \I3 \usb_I.tx_pkt_I.crc_16_I.state [10]
    connect \O \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [10]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_4
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_pkt_I.crc_in_first
    connect \I3 \usb_I.tx_pkt_I.crc_16_I.state [2]
    connect \O \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_5
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_pkt_I.crc_in_first
    connect \I3 \usb_I.tx_pkt_I.crc_16_I.state [11]
    connect \O \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [11]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_6
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_pkt_I.crc_in_first
    connect \I3 \usb_I.tx_pkt_I.crc_16_I.state [3]
    connect \O \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_7
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_pkt_I.crc_in_first
    connect \I3 \usb_I.tx_pkt_I.crc_16_I.state [4]
    connect \O \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_8
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_pkt_I.crc_in_first
    connect \I3 \usb_I.tx_pkt_I.crc_16_I.state [12]
    connect \O \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [12]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_9
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_pkt_I.crc_in_first
    connect \I3 \usb_I.tx_pkt_I.crc_16_I.state [13]
    connect \O \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [13]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.crc_16_I.state_nxt_SB_LUT4_O
    parameter \LUT_INIT 16'0011000011001111
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.crc_in_first
    connect \I2 \usb_I.tx_pkt_I.crc_16_I.state [14]
    connect \I3 \usb_I.tx_pkt_I.crc_16_I.state_nxt [0]
    connect \O \usb_I.tx_pkt_I.crc_16_I.state_nxt [15]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.crc_16_I.state_nxt_SB_LUT4_O_1
    parameter \LUT_INIT 16'0011000011001111
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.crc_in_first
    connect \I2 \usb_I.tx_pkt_I.crc_16_I.state [1]
    connect \I3 \usb_I.tx_pkt_I.crc_16_I.state_nxt [0]
    connect \O \usb_I.tx_pkt_I.crc_16_I.state_nxt [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.crc_16_I.state_nxt_SB_LUT4_O_2
    parameter \LUT_INIT 16'1100111100110000
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.crc_in_first
    connect \I2 \usb_I.tx_pkt_I.crc_16_I.state [15]
    connect \I3 \usb_I.tx_ll_I.ll_bit
    connect \O \usb_I.tx_pkt_I.crc_16_I.state_nxt [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:202.2-203.71|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.tx_pkt_I.crc_in_first_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.crc_in_first_SB_DFF_Q_D
    connect \Q \usb_I.tx_pkt_I.crc_in_first
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.crc_in_first_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111111100110000
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.crc_in_valid
    connect \I2 \usb_I.tx_pkt_I.crc_in_first
    connect \I3 \usb_I.tx_pkt_I.state [0]
    connect \O \usb_I.tx_pkt_I.crc_in_first_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.crc_in_valid_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_pkt_I.shift_data_crc
    connect \I3 \usb_I.tx_pkt_I.shift_new_bit
    connect \O \usb_I.tx_pkt_I.crc_in_valid
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:191.2-193.53|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.len_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [9]
    connect \E \usb_I.tx_pkt_I.len_dec
    connect \Q \usb_I.tx_pkt_I.len [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:191.2-193.53|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.len_SB_DFFE_Q_1
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [8]
    connect \E \usb_I.tx_pkt_I.len_dec
    connect \Q \usb_I.tx_pkt_I.len [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:191.2-193.53|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.len_SB_DFFE_Q_2
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [7]
    connect \E \usb_I.tx_pkt_I.len_dec
    connect \Q \usb_I.tx_pkt_I.len [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:191.2-193.53|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.len_SB_DFFE_Q_3
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [6]
    connect \E \usb_I.tx_pkt_I.len_dec
    connect \Q \usb_I.tx_pkt_I.len [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:191.2-193.53|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.len_SB_DFFE_Q_4
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [5]
    connect \E \usb_I.tx_pkt_I.len_dec
    connect \Q \usb_I.tx_pkt_I.len [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:191.2-193.53|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.len_SB_DFFE_Q_5
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [4]
    connect \E \usb_I.tx_pkt_I.len_dec
    connect \Q \usb_I.tx_pkt_I.len [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:191.2-193.53|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.len_SB_DFFE_Q_6
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [3]
    connect \E \usb_I.tx_pkt_I.len_dec
    connect \Q \usb_I.tx_pkt_I.len [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:191.2-193.53|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.len_SB_DFFE_Q_7
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [2]
    connect \E \usb_I.tx_pkt_I.len_dec
    connect \Q \usb_I.tx_pkt_I.len [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:191.2-193.53|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.len_SB_DFFE_Q_8
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [1]
    connect \E \usb_I.tx_pkt_I.len_dec
    connect \Q \usb_I.tx_pkt_I.len [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:191.2-193.53|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.len_SB_DFFE_Q_9
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [0]
    connect \E \usb_I.tx_pkt_I.len_dec
    connect \Q \usb_I.tx_pkt_I.len [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.len_dec_SB_LUT4_O
    parameter \LUT_INIT 16'1111111100001110
    connect \I0 \usb_I.tx_pkt_I.state [2]
    connect \I1 \usb_I.tx_pkt_I.state [5]
    connect \I2 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [2]
    connect \I3 \usb_I.trans_I.txpkt_start_i
    connect \O \usb_I.tx_pkt_I.len_dec
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:191.2-193.53|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.len_last_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [10]
    connect \E \usb_I.tx_pkt_I.len_dec
    connect \Q \usb_I.tx_pkt_I.len_last
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1
    parameter \LUT_INIT 16'0100101110110100
    connect \I0 \usb_I.trans_I.txpkt_start_i
    connect \I1 \usb_I.tx_pkt_I.len_last
    connect \I2 1'1
    connect \I3 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [10]
    connect \O \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [10]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_I3
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [0]
    connect \O \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_O
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [9]
    connect \I2 1'1
    connect \I3 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [9]
    connect \O \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_O_1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [8]
    connect \I2 1'1
    connect \I3 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [8]
    connect \O \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_O_2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [7]
    connect \I2 1'1
    connect \I3 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [7]
    connect \O \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_O_3
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [6]
    connect \I2 1'1
    connect \I3 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [6]
    connect \O \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_O_4
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [5]
    connect \I2 1'1
    connect \I3 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [5]
    connect \O \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_O_5
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [4]
    connect \I2 1'1
    connect \I3 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [4]
    connect \O \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_O_6
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [3]
    connect \I2 1'1
    connect \I3 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [3]
    connect \O \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_O_7
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [2]
    connect \I2 1'1
    connect \I3 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [2]
    connect \O \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:193.11-193.52|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_O_8
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [1]
    connect \I2 1'1
    connect \I3 \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [0]
    connect \O \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_O_9
    parameter \LUT_INIT 16'0000111100110011
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.len [0]
    connect \I2 \usb_I.trans_I.bd_length [0]
    connect \I3 \usb_I.trans_I.txpkt_start_i
    connect \O \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:229.2-230.32|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.tx_pkt_I.ll_start_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.state [3]
    connect \Q \usb_I.tx_pkt_I.ll_start
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:136.2-137.94|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.tx_pkt_I.pid_is_handshake_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.pid_is_handshake_SB_DFF_Q_D
    connect \Q \usb_I.tx_pkt_I.pid_is_handshake
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.pid_is_handshake_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000110100000000
    connect \I0 \usb_I.trans_I.txpkt_pid [2]
    connect \I1 \usb_I.trans_I.txpkt_pid [3]
    connect \I2 \usb_I.trans_I.txpkt_pid [0]
    connect \I3 \usb_I.trans_I.txpkt_pid [1]
    connect \O \usb_I.tx_pkt_I.pid_is_handshake_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.pid_is_handshake_SB_LUT4_I2
    parameter \LUT_INIT 16'1111111111000000
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.state [2]
    connect \I2 \usb_I.tx_pkt_I.pid_is_handshake
    connect \I3 \usb_I.tx_pkt_I.state [4]
    connect \O \usb_I.tx_pkt_I.shift_last_byte_SB_DFFE_Q_D [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.pid_is_handshake_SB_LUT4_I2_1
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_pkt_I.pid_is_handshake
    connect \I3 \usb_I.tx_pkt_I.state [2]
    connect \O \usb_I.tx_pkt_I.state_SB_DFFR_Q_D_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:241.2-245.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.tx_pkt_I.pkt_data_ack_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.pkt_data_ack_SB_DFF_Q_D
    connect \Q \usb_I.tx_pkt_I.pkt_data_ack
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.pkt_data_ack_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O [0]
    connect \I3 \usb_I.tx_pkt_I.state [5]
    connect \O \usb_I.tx_pkt_I.pkt_data_ack_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:241.2-245.5|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.tx_pkt_I.pkt_done_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.pkt_done_SB_DFF_Q_D
    connect \Q \usb_I.tx_pkt_I.pkt_done
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.pkt_done_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O [0]
    connect \I3 \usb_I.tx_pkt_I.shift_last_byte
    connect \O \usb_I.tx_pkt_I.pkt_done_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.pkt_done_SB_LUT4_I3
    parameter \LUT_INIT 16'1111111101110000
    connect \I0 \usb_I.trans_I.mc_opcode [2]
    connect \I1 \usb_I.trans_I.mc_op_evt_clr
    connect \I2 \usb_I.trans_I.evt [2]
    connect \I3 \usb_I.tx_pkt_I.pkt_done
    connect \O \usb_I.trans_I.evt_SB_DFFR_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:152.2-154.59|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.shift_bit_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O [2]
    connect \E \usb_I.tx_pkt_I.shift_now
    connect \Q \usb_I.tx_pkt_I.shift_bit [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:152.2-154.59|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.shift_bit_SB_DFFE_Q_1
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O [1]
    connect \E \usb_I.tx_pkt_I.shift_now
    connect \Q \usb_I.tx_pkt_I.shift_bit [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:152.2-154.59|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.shift_bit_SB_DFFE_Q_2
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O [0]
    connect \E \usb_I.tx_pkt_I.shift_now
    connect \Q \usb_I.tx_pkt_I.shift_bit [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_bit_SB_LUT4_I2
    parameter \LUT_INIT 16'1111000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_pkt_I.shift_bit [2]
    connect \I3 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [2]
    connect \O \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O_SB_LUT4_O_I1 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_bit_SB_LUT4_I2_1
    parameter \LUT_INIT 16'1111000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_pkt_I.shift_bit [1]
    connect \I3 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [2]
    connect \O \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O_SB_LUT4_O_I1 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:170.2-172.71|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
  cell \SB_DFFESR \usb_I.tx_pkt_I.shift_data_SB_DFFESR_Q
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.shift_load [7]
    connect \E \usb_I.tx_pkt_I.shift_now
    connect \Q \usb_I.tx_pkt_I.shift_data [7]
    connect \R \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:170.2-172.71|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D
    connect \E \usb_I.tx_pkt_I.shift_now
    connect \Q \usb_I.tx_pkt_I.shift_data [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:170.2-172.71|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_1
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_1_D
    connect \E \usb_I.tx_pkt_I.shift_now
    connect \Q \usb_I.tx_pkt_I.shift_data [5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000001110111
    connect \I0 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0 [0]
    connect \I1 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0 [1]
    connect \I2 \usb_I.tx_pkt_I.shift_data [6]
    connect \I3 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [2]
    connect \O \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0111000001110111
    connect \I0 \usb_I.tx_pkt_I.state [5]
    connect \I1 \usb_I.tx_buf_I.ram_I.ram_rd_data [10]
    connect \I2 \usb_I.trans_I.txpkt_pid [1]
    connect \I3 \usb_I.tx_pkt_I.state [2]
    connect \O \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000011101110111
    connect \I0 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [10]
    connect \I1 \usb_I.tx_pkt_I.state [1]
    connect \I2 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [2]
    connect \I3 \usb_I.tx_pkt_I.state [4]
    connect \O \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:170.2-172.71|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_2
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_2_D
    connect \E \usb_I.tx_pkt_I.shift_now
    connect \Q \usb_I.tx_pkt_I.shift_data [4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000001110111
    connect \I0 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0 [0]
    connect \I1 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0 [1]
    connect \I2 \usb_I.tx_pkt_I.shift_data [5]
    connect \I3 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [2]
    connect \O \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0111000001110111
    connect \I0 \usb_I.tx_pkt_I.state [5]
    connect \I1 \usb_I.tx_buf_I.ram_I.ram_rd_data [2]
    connect \I2 \usb_I.trans_I.txpkt_pid [0]
    connect \I3 \usb_I.tx_pkt_I.state [2]
    connect \O \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000011101110111
    connect \I0 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [11]
    connect \I1 \usb_I.tx_pkt_I.state [1]
    connect \I2 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [3]
    connect \I3 \usb_I.tx_pkt_I.state [4]
    connect \O \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:170.2-172.71|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_3
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_3_D
    connect \E \usb_I.tx_pkt_I.shift_now
    connect \Q \usb_I.tx_pkt_I.shift_data [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000001110111
    connect \I0 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_3_D_SB_LUT4_O_I0 [0]
    connect \I1 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_3_D_SB_LUT4_O_I0 [1]
    connect \I2 \usb_I.tx_pkt_I.shift_data [4]
    connect \I3 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [2]
    connect \O \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0000011101110111
    connect \I0 \usb_I.tx_pkt_I.state [5]
    connect \I1 \usb_I.tx_buf_I.ram_I.ram_rd_data [12]
    connect \I2 \usb_I.tx_pkt_I.state [2]
    connect \I3 \usb_I.trans_I.txpkt_pid [3]
    connect \O \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_3_D_SB_LUT4_O_I0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000011101110111
    connect \I0 \usb_I.tx_pkt_I.state [4]
    connect \I1 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [4]
    connect \I2 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [12]
    connect \I3 \usb_I.tx_pkt_I.state [1]
    connect \O \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_3_D_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:170.2-172.71|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_4
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_4_D
    connect \E \usb_I.tx_pkt_I.shift_now
    connect \Q \usb_I.tx_pkt_I.shift_data [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_4_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000001110111
    connect \I0 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0 [0]
    connect \I1 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0 [1]
    connect \I2 \usb_I.tx_pkt_I.shift_data [3]
    connect \I3 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [2]
    connect \O \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_4_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0000011101110111
    connect \I0 \usb_I.tx_pkt_I.state [5]
    connect \I1 \usb_I.tx_buf_I.ram_I.ram_rd_data [4]
    connect \I2 \usb_I.tx_pkt_I.state [2]
    connect \I3 \usb_I.trans_I.txpkt_pid [2]
    connect \O \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000011101110111
    connect \I0 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [13]
    connect \I1 \usb_I.tx_pkt_I.state [1]
    connect \I2 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [5]
    connect \I3 \usb_I.tx_pkt_I.state [4]
    connect \O \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:170.2-172.71|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D
    connect \E \usb_I.tx_pkt_I.shift_now
    connect \Q \usb_I.tx_pkt_I.shift_data [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000001110111
    connect \I0 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0 [0]
    connect \I1 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0 [1]
    connect \I2 \usb_I.tx_pkt_I.shift_data [2]
    connect \I3 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [2]
    connect \O \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0000011101110111
    connect \I0 \usb_I.tx_pkt_I.state [5]
    connect \I1 \usb_I.tx_buf_I.ram_I.ram_rd_data [8]
    connect \I2 \usb_I.tx_pkt_I.state [2]
    connect \I3 \usb_I.trans_I.txpkt_pid [1]
    connect \O \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000000000111111
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.state [4]
    connect \I2 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [6]
    connect \I3 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2]
    connect \O \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O
    parameter \LUT_INIT 16'0011000000000000
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.crc_in_first
    connect \I2 \usb_I.tx_pkt_I.state [1]
    connect \I3 \usb_I.tx_pkt_I.crc_16_I.state [14]
    connect \O \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000001110111
    connect \I0 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D_SB_LUT4_O_I0 [0]
    connect \I1 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D_SB_LUT4_O_I0 [1]
    connect \I2 \usb_I.tx_pkt_I.shift_data [7]
    connect \I3 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [2]
    connect \O \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0111000001110111
    connect \I0 \usb_I.tx_pkt_I.state [5]
    connect \I1 \usb_I.tx_buf_I.ram_I.ram_rd_data [6]
    connect \I2 \usb_I.trans_I.txpkt_pid [2]
    connect \I3 \usb_I.tx_pkt_I.state [2]
    connect \O \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D_SB_LUT4_O_I0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000000000111111
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.state [1]
    connect \I2 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [9]
    connect \I3 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2]
    connect \O \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O
    parameter \LUT_INIT 16'0011000000000000
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.crc_in_first
    connect \I2 \usb_I.tx_pkt_I.state [4]
    connect \I3 \usb_I.tx_pkt_I.crc_16_I.state [1]
    connect \O \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:175.2-179.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.shift_data_crc_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.state [5]
    connect \E \usb_I.tx_pkt_I.shift_data_crc_SB_DFFE_Q_E
    connect \Q \usb_I.tx_pkt_I.shift_data_crc
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_data_crc_SB_DFFE_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [2]
    connect \O \usb_I.tx_pkt_I.shift_data_crc_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:152.2-154.59|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.shift_last_bit_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O [3]
    connect \E \usb_I.tx_pkt_I.shift_now
    connect \Q \usb_I.tx_pkt_I.shift_last_bit
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:154.17-154.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1
    parameter \LUT_INIT 16'0100101110110100
    connect \I0 \usb_I.tx_pkt_I.shift_now
    connect \I1 \usb_I.tx_pkt_I.shift_last_bit
    connect \I2 1'1
    connect \I3 \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_I3 [3]
    connect \O \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O [3]
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:154.17-154.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_I3_SB_CARRY_CO
    connect \CI \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_I3 [2]
    connect \CO \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_I3 [3]
    connect \I0 \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O_SB_LUT4_O_I1 [2]
    connect \I1 1'1
  end
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:154.17-154.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_I3_SB_CARRY_CO_1
    connect \CI \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]
    connect \CO \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_I3 [2]
    connect \I0 \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O_SB_LUT4_O_I1 [1]
    connect \I1 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O_SB_LUT4_I3
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O [0]
    connect \O \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:154.17-154.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O_SB_LUT4_O
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O_SB_LUT4_O_I1 [2]
    connect \I2 1'1
    connect \I3 \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_I3 [2]
    connect \O \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:154.17-154.58|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O_SB_LUT4_O_1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O_SB_LUT4_O_I1 [1]
    connect \I2 1'1
    connect \I3 \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]
    connect \O \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O_SB_LUT4_O_2
    parameter \LUT_INIT 16'0000111100000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_pkt_I.shift_bit [0]
    connect \I3 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [2]
    connect \O \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:175.2-179.6|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
  cell \SB_DFFE \usb_I.tx_pkt_I.shift_last_byte_SB_DFFE_Q
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.shift_last_byte_SB_DFFE_Q_D [3]
    connect \E \usb_I.tx_pkt_I.shift_data_crc_SB_DFFE_Q_E
    connect \Q \usb_I.tx_pkt_I.shift_last_byte
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_last_byte_SB_LUT4_I3
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_pkt_I.shift_last_bit
    connect \I3 \usb_I.tx_pkt_I.shift_last_byte
    connect \O \usb_I.tx_pkt_I.shift_last_byte_SB_LUT4_I3_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_load_SB_LUT4_O
    parameter \LUT_INIT 16'1100000011111111
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [8]
    connect \I2 \usb_I.tx_pkt_I.state [1]
    connect \I3 \usb_I.tx_pkt_I.shift_load_SB_LUT4_O_I3 [2]
    connect \O \usb_I.tx_pkt_I.shift_load [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_load_SB_LUT4_O_I3_SB_LUT4_O
    parameter \LUT_INIT 16'0011010100000000
    connect \I0 \usb_I.tx_pkt_I.shift_load_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]
    connect \I1 \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [0]
    connect \I2 \usb_I.tx_pkt_I.state [4]
    connect \I3 \usb_I.tx_pkt_I.shift_load_SB_LUT4_O_I3_SB_LUT4_O_I0 [3]
    connect \O \usb_I.tx_pkt_I.shift_load_SB_LUT4_O_I3 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_load_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000000011
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.state [1]
    connect \I2 \usb_I.tx_pkt_I.state [2]
    connect \I3 \usb_I.tx_pkt_I.state [5]
    connect \O \usb_I.tx_pkt_I.shift_load_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_load_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1
    parameter \LUT_INIT 16'0111000001110111
    connect \I0 \usb_I.tx_pkt_I.state [5]
    connect \I1 \usb_I.tx_buf_I.ram_I.ram_rd_data [14]
    connect \I2 \usb_I.trans_I.txpkt_pid [3]
    connect \I3 \usb_I.tx_pkt_I.state [2]
    connect \O \usb_I.tx_pkt_I.shift_load_SB_LUT4_O_I3_SB_LUT4_O_I0 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/no2muacm/no2muacm/gateware/rtl/muacm.v:180.4-202.3|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb_tx_pkt.v:182.2-183.30|/home/runner/work/no2muacm/no2muacm/gateware/cores/no2usb/rtl/usb.v:224.13-237.3|/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
  cell \SB_DFF \usb_I.tx_pkt_I.shift_new_bit_SB_DFF_Q
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.shift_now
    connect \Q \usb_I.tx_pkt_I.shift_new_bit
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.shift_now_SB_LUT4_O
    parameter \LUT_INIT 16'1111111111110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_ll_I.ll_ack
    connect \I3 \usb_I.tx_pkt_I.state [3]
    connect \O \usb_I.tx_pkt_I.shift_now
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.tx_pkt_I.state_SB_DFFR_Q
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.state_SB_DFFR_Q_D
    connect \Q \usb_I.tx_pkt_I.state [5]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.tx_pkt_I.state_SB_DFFR_Q_1
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.state_SB_DFFR_Q_1_D
    connect \Q \usb_I.tx_pkt_I.state [4]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.state_SB_DFFR_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000011001100
    connect \I0 1'0
    connect \I1 \usb_I.tx_pkt_I.state [4]
    connect \I2 \usb_I.tx_pkt_I.state [1]
    connect \I3 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O [0]
    connect \O \usb_I.tx_pkt_I.state_SB_DFFR_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.tx_pkt_I.state_SB_DFFR_Q_2
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.state_SB_DFFR_Q_2_D
    connect \Q \usb_I.tx_pkt_I.state [3]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.state_SB_DFFR_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.trans_I.txpkt_start_i
    connect \I3 \usb_I.tx_pkt_I.state [0]
    connect \O \usb_I.tx_pkt_I.state_SB_DFFR_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.tx_pkt_I.state_SB_DFFR_Q_3
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.state_SB_DFFR_Q_3_D
    connect \Q \usb_I.tx_pkt_I.state [2]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.state_SB_DFFR_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111111100110000
    connect \I0 1'0
    connect \I1 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O [0]
    connect \I2 \usb_I.tx_pkt_I.state [2]
    connect \I3 \usb_I.tx_pkt_I.state [3]
    connect \O \usb_I.tx_pkt_I.state_SB_DFFR_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103"
  cell \SB_DFFR \usb_I.tx_pkt_I.state_SB_DFFR_Q_4
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.state_SB_DFFR_Q_4_D
    connect \Q \usb_I.tx_pkt_I.state [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O
    parameter \LUT_INIT 16'0100010011110000
    connect \I0 \usb_I.tx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O_I0 [0]
    connect \I1 \usb_I.tx_pkt_I.len_last
    connect \I2 \usb_I.tx_pkt_I.state [1]
    connect \I3 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O [0]
    connect \O \usb_I.tx_pkt_I.state_SB_DFFR_Q_4_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000001111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \usb_I.tx_pkt_I.state_SB_DFFR_Q_D_SB_LUT4_O_I0 [0]
    connect \I3 \usb_I.tx_pkt_I.state [5]
    connect \O \usb_I.tx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O_I0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.state_SB_DFFR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000111011001100
    connect \I0 \usb_I.tx_pkt_I.state_SB_DFFR_Q_D_SB_LUT4_O_I0 [0]
    connect \I1 \usb_I.tx_pkt_I.state [5]
    connect \I2 \usb_I.tx_pkt_I.len_last
    connect \I3 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O [0]
    connect \O \usb_I.tx_pkt_I.state_SB_DFFR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:10.57-10.103"
  cell \SB_DFFS \usb_I.tx_pkt_I.state_SB_DFFS_Q
    connect \C \clk
    connect \D \usb_I.tx_pkt_I.state_SB_DFFS_Q_D
    connect \Q \usb_I.tx_pkt_I.state [0]
    connect \S \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4 \usb_I.tx_pkt_I.state_SB_DFFS_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111010001000100
    connect \I0 \usb_I.trans_I.txpkt_start_i
    connect \I1 \usb_I.tx_pkt_I.state [0]
    connect \I2 \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O [0]
    connect \I3 \usb_I.tx_pkt_I.shift_last_byte_SB_DFFE_Q_D [3]
    connect \O \usb_I.tx_pkt_I.state_SB_DFFS_Q_D
  end
  connect \cpu_I.cpu.mem_if.signbit_SB_LUT4_I2_O_SB_LUT4_I0_O [0] \cpu_I.cpu.decode.o_ctrl_utype
  connect \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0 [3:2] { \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [2] \usb_I.tx_pkt_I.shift_data [5] }
  connect \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I1_O [0] \cpu_I.cpu.decode.o_rd_alu_en
  connect \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_24_D_SB_LUT4_O_I0 [3:2] { \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0] \cpu_I.cpu.mem_if.dat [8] }
  connect { \usb_I.trans_I.ep_bd_dual_SB_LUT4_I2_O [2] \usb_I.trans_I.ep_bd_dual_SB_LUT4_I2_O [0] } { \usb_I.trans_I.ep_data_toggle_SB_LUT4_I3_O [3] \usb_I.ep_status_I.p_dout_3 [6] }
  connect \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_22_D_SB_LUT4_O_I0 [3:2] { \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0] \cpu_I.cpu.mem_if.dat [10] }
  connect \usb_I.rx_pkt_I.state_SB_DFFR_Q_D_SB_LUT4_O_I2 [2:0] { \usb_I.phy_I.dn_state [2] \usb_I.phy_I.dp_state [2] \usb_I.rx_ll_I.samp_active }
  connect \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [1:0] { \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0] \epbuf_I.ep_rx_data_lsb [6] }
  connect \usb_I.tx_pkt_I.state_SB_DFFR_Q_D_SB_LUT4_O_I0 [3:1] { \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O [0] \usb_I.tx_pkt_I.len_last \usb_I.tx_pkt_I.state [5] }
  connect { \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_25_D_SB_LUT4_O_I2 [2] \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_25_D_SB_LUT4_O_I2 [0] } { \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0] \cpu_I.cpu.mem_if.dat [7] }
  connect \usb_I.rx_ll_I.dec_sync_1_SB_LUT4_I2_O [3:1] { \usb_I.rx_pkt_I.state [6] \usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I2_1_O [2] \usb_I.rx_pkt_I.state [0] }
  connect \cpu_I.rf_ram_if.rdata1_SB_LUT4_I2_O [3] \cpu_I.cpu.decode.o_op_b_source
  connect \in_last_SB_LUT4_I2_O [1] \extif_I.b_we_in
  connect \usb_I.tx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O_I0 [3:1] { \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O [0] \usb_I.tx_pkt_I.state [1] \usb_I.tx_pkt_I.len_last }
  connect \usb_I.tx_pkt_I.shift_load_SB_LUT4_O_I3 [1:0] { \usb_I.tx_pkt_I.state [1] \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [8] }
  connect \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [1:0] { \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0] \epbuf_I.ep_rx_data_lsb [1] }
  connect \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [3:1] { \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0] \cpu_I.cpu.mem_if.dat [21] \usb_I.rx_buf_I.ram_I.ram_rd_data [2] }
  connect { \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2] \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [0] } { \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0] \cpu_I.cpu.mem_if.dat [2] }
  connect \cpu_I.cpu.decode.co_immdec_en_SB_LUT4_O_2_I3 [2:0] { \irom_I.wb_rdata [14] \irom_I.wb_rdata [4] \irom_I.wb_rdata [6] }
  connect \cpu_I.cpu.bufreg.i_en_SB_LUT4_O_I2 [3:1] { \cpu_I.cpu.decode.o_ctrl_utype \cpu_I.cpu.alu.i_en \cpu_I.cpu.bufreg.o_lsb [0] }
  connect { \usb_I.ep_status_I.din_1_SB_DFF_Q_7_D_SB_LUT4_O_I2 [2] \usb_I.ep_status_I.din_1_SB_DFF_Q_7_D_SB_LUT4_O_I2 [0] } { \usb_I.ep_status_I.p_write_0 \cpu_I.cpu.mem_if.dat [6] }
  connect { \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2 [2] \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2 [0] } { \extif_I.active \in_data [0] }
  connect \epbuf_I.b_cyd_SB_DFF_Q_D [1] \cpu_I.cpu.decode.o_op_b_source
  connect { \extif_I.b_ack_SB_LUT4_I1_I2 [3] \extif_I.b_ack_SB_LUT4_I1_I2 [1:0] } { \usb_I.cr_pu_ena_SB_LUT4_I0_O [3] \cpu_I.cpu.bufreg.data [8] \usb_I.csr_bus_req }
  connect { \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I3_1_I2 [3] \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I3_1_I2 [1:0] } { \cpu_I.cpu.decode.o_ctrl_utype \cpu_I.rf_ram_if.rdata1_SB_LUT4_I2_O [1:0] }
  connect { \usb_I.ep_status_I.din_1_SB_DFF_Q_6_D_SB_LUT4_O_I2 [2] \usb_I.ep_status_I.din_1_SB_DFF_Q_6_D_SB_LUT4_O_I2 [0] } { \usb_I.ep_status_I.p_write_0 \cpu_I.cpu.mem_if.dat [7] }
  connect { \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 [2] \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 [0] } { \extif_I.active \in_data [1] }
  connect \cpu_I.cpu.decode.o_cond_branch_SB_LUT4_I0_I3 [2:0] { \cpu_I.cpu.bne_or_bge \cpu_I.cpu.state.i_alu_cmp \cpu_I.cpu.decode.o_cond_branch }
  connect { \usb_I.ep_status_I.din_1_SB_DFF_Q_9_D_SB_LUT4_O_I2 [2] \usb_I.ep_status_I.din_1_SB_DFF_Q_9_D_SB_LUT4_O_I2 [0] } { \usb_I.ep_status_I.p_write_0 \cpu_I.cpu.mem_if.dat [4] }
  connect \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [1:0] { \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0] \epbuf_I.ep_rx_data_lsb [2] }
  connect \cpu_I.cpu.decode.co_ctrl_pc_rel_SB_LUT4_O_I3 [1:0] \irom_I.wb_rdata [6:5]
  connect { \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_28_D_SB_LUT4_O_I2 [2] \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_28_D_SB_LUT4_O_I2 [0] } { \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0] \cpu_I.cpu.mem_if.dat [3] }
  connect { \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_27_D_SB_LUT4_O_I2 [2] \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_27_D_SB_LUT4_O_I2 [0] } { \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0] \cpu_I.cpu.mem_if.dat [4] }
  connect \usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D_SB_LUT4_O_I3 [1:0] { \usb_I.rx_pkt_I.state [1] \usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D_SB_LUT4_O_I1 [1] }
  connect \cpu_I.bank_SB_DFFESR_Q_E [1] \cpu_I.cpu.state.o_cnt_done
  connect { \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [2] \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0] } { \extif_I.active \in_data [2] }
  connect \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1:0] { \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [6] \usb_I.tx_pkt_I.state [4] }
  connect \usb_I.cr_cel_ena_SB_LUT4_I0_O [3:1] { \usb_I.cr_pu_ena_SB_LUT4_I0_O [3] \usb_I.ep_status_I.s_dout_3 [12] \usb_I.csr_bus_req }
  connect \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I1_O [1] \cpu_I.cpu.decode.o_alu_cmp_eq
  connect \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O [2] \cpu_I.cpu.ctrl.pc_plus_offset_cy_r
  connect \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0 [3:2] { \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [2] \usb_I.tx_pkt_I.shift_data [6] }
  connect \usb_I.rx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O_I3 [2:0] { \usb_I.rx_pkt_I.pid_is_handshake \usb_I.rx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O_I1 [1] \usb_I.rx_pkt_I.state [2] }
  connect \in_flush_time_SB_LUT4_I2_O [3:2] { \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0] \cpu_I.cpu.mem_if.o_sh_done_r }
  connect { \cpu_I.cpu.immdec.imm7_SB_LUT4_I1_I2 [2] \cpu_I.cpu.immdec.imm7_SB_LUT4_I1_I2 [0] } { \cpu_I.cpu.decode.o_immdec_ctrl [2] \cpu_I.cpu.immdec.imm7 }
  connect { \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_I2 [2] \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_I2 [0] } { \usb_I.ep_status_I.s_ready_0_i \usb_I.trans_I.epfw_issue_wb }
  connect { \cpu_I.cpu.immdec.imm7_SB_LUT4_I1_O [2] \cpu_I.cpu.immdec.imm7_SB_LUT4_I1_O [0] } { \irom_I.wb_ack \irom_I.wb_rdata [30] }
  connect { \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2 [2] \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2 [0] } { \extif_I.active \in_data [4] }
  connect \usb_I.tx_pkt_I.shift_load_SB_LUT4_O_I3_SB_LUT4_O_I0 [2:1] { \usb_I.tx_pkt_I.state [4] \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [0] }
  connect \extif_I.b_ack_SB_LUT4_I1_O [3:1] { \cpu_I.cpu.bufreg.data [1:0] \cpu_I.cpu.decode.o_op_b_source }
  connect \usb_I.trans_I.cel_state_i_SB_LUT4_I0_O [3:1] { \usb_I.cr_pu_ena_SB_LUT4_I0_O [3] \usb_I.ep_status_I.s_dout_3 [13] \usb_I.csr_bus_req }
  connect \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1:0] { \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [9] \usb_I.tx_pkt_I.state [1] }
  connect \usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q_R [1:0] \usb_I.rx_ll_I.dec_eop_state_1 [1:0]
  connect \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D_SB_LUT4_O_I0 [3:2] { \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [2] \usb_I.tx_pkt_I.shift_data [7] }
  connect { \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [2] \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [0] } { \extif_I.active \in_data [5] }
  connect { \usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D_SB_LUT4_O_I1 [3:2] \usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D_SB_LUT4_O_I1 [0] } { \usb_I.rx_pkt_I.state [5] \usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I1_O [2] \usb_I.rx_pkt_I.state [3] }
  connect \usb_I.tx_pkt_I.shift_last_byte_SB_DFFE_Q_D [2:0] { \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O [0] \usb_I.tx_pkt_I.state [0] \usb_I.trans_I.txpkt_start_i }
  connect { \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [2] \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [0] } { \extif_I.active \in_data [6] }
  connect { \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [2] \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [0] } { \extif_I.active \in_data [3] }
  connect \usb_I.tx_pkt_I.shift_last_byte_SB_LUT4_I3_O [2:1] { \usb_I.tx_ll_I.state [0] \usb_I.tx_ll_I.state [1] }
  connect { \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_16_D_SB_LUT4_O_I2 [2] \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_16_D_SB_LUT4_O_I2 [0] } { \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0] \cpu_I.cpu.mem_if.dat [16] }
  connect \usb_I.tx_ll_I.lvl_prev_SB_DFFSS_Q_D_SB_LUT4_O_I2 [2:0] { \usb_I.tx_ll_I.state [1] \usb_I.tx_ll_I.bs_now \usb_I.tx_ll_I.state [0] }
  connect { \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2 [2] \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2 [0] } { \extif_I.active \in_data [7] }
  connect { \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [2] \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0] } { \extif_I.active \in_data [7] }
  connect { \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2 [2] \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2 [0] } { \extif_I.active \in_data [0] }
  connect \cpu_I.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I3_I1_SB_LUT4_O_I2 [1] \cpu_I.cpu.state.o_cnt_r [2]
  connect { \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2 [2] \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2 [0] } { \extif_I.active \in_data [1] }
  connect \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_19_D_SB_LUT4_O_I0 [3:2] { \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0] \cpu_I.cpu.mem_if.dat [13] }
  connect \cpu_I.cpu.ctrl.pc_plus_4_cy_r_SB_LUT4_I3_I1 [3:1] { \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O [3] \cpu_I.cpu.ctrl.pc_plus_4_cy_r \cpu_I.cpu.ctrl.pc }
  connect { \ep_tx_wmsk_0_SB_DFF_Q_D_SB_LUT4_O_1_I2 [2] \ep_tx_wmsk_0_SB_DFF_Q_D_SB_LUT4_O_1_I2 [0] } { \extif_I.active \extif_I.in_bcnt [0] }
  connect { \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2 [2] \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2 [0] } { \extif_I.active \in_data [2] }
  connect \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_23_D_SB_LUT4_O_I0 [3:2] { \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0] \cpu_I.cpu.mem_if.dat [9] }
  connect \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_3_D_SB_LUT4_O_I0 [3:2] { \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [2] \usb_I.tx_pkt_I.shift_data [4] }
  connect \cpu_I.cpu.mem_if.dat_cur_SB_LUT4_O_I3 [2:0] { \cpu_I.cpu.state.i_ctrl_misalign \cpu_I.cpu.mem_if.dat [8] \cpu_I.cpu.mem_if.dat [0] }
  connect \usb_I.cr_pu_ena_SB_LUT4_I0_O [1:0] { \epbuf_I.ep_rx_data_lsb [15] \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0] }
  connect { \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_D_SB_LUT4_O_I2 [2] \cpu_I.cpu.immdec.imm19_12_20_SB_DFFE_Q_D_SB_LUT4_O_I2 [0] } { \irom_I.wb_ack \irom_I.wb_rdata [19] }
  connect \cpu_I.rf_ram_if.rgnt_SB_LUT4_I1_O [1:0] { \cpu_I.cpu.state.o_cnt_r [3] \cpu_I.cpu.state.o_cnt_done }
  connect \usb_I.rx_pkt_I.crc5_match_SB_LUT4_O_I1 [2:1] { \usb_I.rx_pkt_I.crc_5_I.state [0] \usb_I.rx_pkt_I.crc_5_I.state [1] }
  connect \ep_tx_wmsk_0_SB_DFF_Q_D_SB_LUT4_O_I0 [3:1] { \extif_I.active \extif_I.in_bcnt [0] \cpu_I.cpu.decode.o_mem_word }
  connect \usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I0 [2:1] { \usb_I.rx_pkt_I.data [5] \usb_I.rx_pkt_I.data [1] }
  connect \in_flush_now_SB_LUT4_I2_O [3:2] { \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0] \cpu_I.cpu.mem_if.dat [6] }
  connect { \usb_I.ep_status_I.din_1_SB_DFF_Q_12_D_SB_LUT4_O_I2 [2] \usb_I.ep_status_I.din_1_SB_DFF_Q_12_D_SB_LUT4_O_I2 [0] } { \usb_I.ep_status_I.p_write_0 \cpu_I.cpu.mem_if.dat [1] }
  connect \usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [2:1] { \usb_I.rx_ll_I.dec_bit_1 \usb_I.rx_pkt_I.data [4] }
  connect \usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_O [1] \usb_I.trans_I.ep_data_toggle_SB_LUT4_I3_O [3]
  connect \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [1] \cpu_I.cpu.decode.o_mem_op
  connect { \usb_I.ep_status_I.din_1_SB_DFF_Q_13_D_SB_LUT4_O_I2 [2] \usb_I.ep_status_I.din_1_SB_DFF_Q_13_D_SB_LUT4_O_I2 [0] } { \usb_I.ep_status_I.p_write_0 \cpu_I.cpu.mem_if.dat [0] }
  connect \usb_I.cr_bus_we_SB_DFFSR_Q_D [0] \extif_I.b_ack_SB_LUT4_I1_O [0]
  connect { \cpu_I.rf_ram_if.i_wen0_SB_LUT4_O_I1 [3:2] \cpu_I.rf_ram_if.i_wen0_SB_LUT4_O_I1 [0] } { \cpu_I.cpu.decode.o_rd_op \cpu_I.cpu.decode.o_ctrl_pc_rel_SB_LUT4_I3_O [3] \cpu_I.cpu.immdec.imm11_7 [3] }
  connect \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [1:0] { \epbuf_I.b_cyd_SB_DFF_Q_D_SB_LUT4_O_I2 [0] \epbuf_I.ep_rx_data_lsb [3] }
  connect \extif_I.out_last_SB_DFFER_Q_D_SB_LUT4_O_I3 [2:0] { \extif_I.out_cnt [5] \extif_I.out_cnt [1] \extif_I.out_filled }
  connect \extif_I.b_ack_SB_LUT4_I3_O [2:0] { \usb_I.eps_bus_ack_wait \usb_I.eps_bus_req_ok_dly [2] \cpu_I.cpu.decode.o_op_b_source }
  connect \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_R_SB_LUT4_O_I1 [2:1] { \usb_I.phy_I.rx_dn \usb_I.phy_I.rx_dp }
  connect \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_18_D_SB_LUT4_O_I0 [3:2] { \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0] \cpu_I.cpu.mem_if.dat [14] }
  connect { \usb_I.trans_I.ep_bd_ctrl_SB_LUT4_I1_O [2] \usb_I.trans_I.ep_bd_ctrl_SB_LUT4_I1_O [0] } { \usb_I.ep_status_I.p_write_0 \cpu_I.cpu.mem_if.o_sh_done_r }
  connect \cpu_I.cpu.decode.co_alu_sub_SB_LUT4_O_I3 [0] \irom_I.wb_rdata [12]
  connect \usb_I.rx_pkt_I.state_SB_DFFR_Q_D_SB_LUT4_O_I0 [3:1] { \usb_I.rx_pkt_I.state [7] \usb_I.rx_pkt_I.state_SB_DFFR_Q_D_SB_LUT4_O_I2 [3] \usb_I.rx_pkt_I.pid_is_data }
  connect { \cpu_I.cpu.alu.cmp_r_SB_LUT4_I1_I2 [2] \cpu_I.cpu.alu.cmp_r_SB_LUT4_I1_I2 [0] } { \cpu_I.cpu.decode.o_alu_cmp_eq \cpu_I.cpu.alu.cmp_r }
  connect \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_30_D_SB_LUT4_O_I0 [3:2] { \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0] \cpu_I.cpu.mem_if.dat [1] }
  connect { \usb_I.csr_bus_req_SB_LUT4_I3_O [3] \usb_I.csr_bus_req_SB_LUT4_I3_O [0] } { \usb_I.ep_status_I.s_dout_3 [15] \usb_I.cr_pu_ena }
  connect \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3 [2:0] { \usb_I.trans_I.mc_opcode [2] \usb_I.trans_I.pkt_pid [0] \usb_I.trans_I.evt [0] }
  connect { \usb_I.eps_bus_req_SB_LUT4_I3_O [3] \usb_I.eps_bus_req_SB_LUT4_I3_O [1:0] } { \usb_I.eps_bus_req_ok_dly [2] \usb_I.eps_bus_ack_wait \cpu_I.cpu.decode.o_op_b_source }
  connect \cpu_I.cpu.alu.cmp_r_SB_LUT4_I2_I3 [2:0] { \cpu_I.cpu.alu.cmp_r \cpu_I.cpu.alu.cmp_r_SB_LUT4_I1_I2 [1] \cpu_I.cpu.decode.o_alu_rd_sel [1] }
  connect \usb_I.trans_I.mc_rst_n_SB_LUT4_I3_O [1:0] { \usb_I.trans_I.mc_opcode [10] \usb_I.trans_I.mc_pc_nxt [4] }
  connect \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0 [3:2] { \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [2] \usb_I.tx_pkt_I.shift_data [3] }
  connect \usb_I.trans_I.pkt_pid_SB_DFFE_Q_D_SB_LUT4_O_I2 [1] \usb_I.rx_pkt_I.pid [0]
  connect \usb_I.trans_I.mc_rst_n_SB_LUT4_I3_I0 [3:1] { \usb_I.trans_I.mc_rst_n \usb_I.trans_I.mc_opcode [15:14] }
  connect \cpu_I.cpu.alu.cmp_r_SB_LUT4_I2_O [0] \cpu_I.cpu.decode.o_alu_rd_sel [2]
  connect { \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [3:2] \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0] } { \usb_I.csr_bus_req \cpu_I.cpu.bufreg.data [0] \usb_I.genblk1.evt_cnt [2] }
  connect \usb_I.tx_ll_I.state_SB_DFFER_Q_E_SB_LUT4_O_I0 [3:1] { \usb_I.tx_pkt_I.ll_start \usb_I.tx_ll_I.br_now \usb_I.tx_ll_I.bs_now }
  connect { \cpu_I.cpu.bufreg.o_lsb_SB_DFFE_Q_E_SB_LUT4_O_I2 [3] \cpu_I.cpu.bufreg.o_lsb_SB_DFFE_Q_E_SB_LUT4_O_I2 [1:0] } { \cpu_I.cpu.decode.o_slt_op_SB_LUT4_I2_O [0] \cpu_I.cpu.decode.o_branch_op \cpu_I.cpu.alu.i_en }
  connect \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [2:1] { \usb_I.cr_pu_ena_SB_LUT4_I0_O [3] \usb_I.ep_status_I.s_dout_3 [14] }
  connect { \usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I2_1_O [3] \usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I2_1_O [0] } { \usb_I.rx_pkt_I.state [6] \usb_I.rx_pkt_I.state_SB_DFFR_Q_D_SB_LUT4_O_I2 [3] }
  connect { \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2 [2] \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_17_D_SB_LUT4_O_I2 [0] } { \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0] \cpu_I.cpu.mem_if.dat [15] }
  connect \usb_I.rx_ll_I.dec_bs_err_1_SB_LUT4_I1_I0 [3:1] { \usb_I.rx_ll_I.dec_valid_1 \usb_I.rx_ll_I.dec_eop_1 \usb_I.rx_ll_I.dec_bs_err_1 }
  connect \cpu_I.cpu.decode.o_bufreg_imm_en_SB_LUT4_I3_O [1:0] \cpu_I.rf_ram_if.rdata1_SB_LUT4_I2_O [1:0]
  connect \cpu_I.rf_ram.m_raddr_SB_LUT4_O_I2 [1] \cpu_I.bank [1]
  connect \cpu_I.cpu.bufreg.o_lsb_SB_LUT4_I3_O [2:1] { \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0] \cpu_I.cpu.alu.i_en }
  connect \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I1_I2 [2:1] { \cpu_I.cpu.decode.o_alu_cmp_sig \cpu_I.cpu.alu.i_rs1 }
  connect \cpu_I.cpu.ctrl.new_pc_SB_LUT4_O_I2 [1] \cpu_I.cpu.decode.o_ctrl_jal_or_jalr
  connect \cpu_I.cpu.decode.o_bufreg_rs1_en_SB_LUT4_I3_O [3:2] { \cpu_I.cpu.decode.o_slt_op_SB_LUT4_I2_O [0] \cpu_I.cpu.bufreg.c_r }
  connect \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3 [2:0] { \usb_I.trans_I.mc_opcode [2] \usb_I.trans_I.pkt_pid [2] \usb_I.trans_I.evt [2] }
  connect \usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D_SB_LUT4_O_I0 [3:2] { \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [2] \usb_I.tx_pkt_I.shift_data [1] }
  connect \cpu_I.cpu.bufreg.data_SB_DFFE_Q_D_SB_LUT4_O_I3 [2:0] { \cpu_I.cpu.decode.o_bufreg_sh_signed \cpu_I.cpu.bufreg.data [29] \cpu_I.cpu.decode.o_slt_op_SB_LUT4_I2_O [0] }
  connect \usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1:0] { \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [7] \usb_I.tx_pkt_I.state [4] }
  connect { \cpu_I.cpu.alu.cmp_r_SB_LUT4_I1_O [2] \cpu_I.cpu.alu.cmp_r_SB_LUT4_I1_O [0] } { \cpu_I.cpu.decode.o_alu_sub \cpu_I.cpu.alu.add_cy_r_SB_LUT4_I1_I2 [0] }
  connect { \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [3] \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [1:0] } { \usb_I.trans_I.txpkt_start_i \usb_I.tx_pkt_I.state [5] \usb_I.tx_pkt_I.state [2] }
  connect \cpu_I.cpu.decode.o_slt_op_SB_LUT4_I2_O [1] \cpu_I.cpu.state.o_cnt_done
  connect { \usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I2_O [3] \usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I2_O [1:0] } { \usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I1_O [1] \usb_I.rx_pkt_I.state [3] \usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I1_O [0] }
  connect \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O [1] \usb_I.tx_pkt_I.shift_last_byte
  connect \usb_I.cel_rel_SB_LUT4_I0_O [1] \usb_I.cr_cel_ena
  connect { \usb_I.rx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O_I1 [3:2] \usb_I.rx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O_I1 [0] } { \usb_I.rx_pkt_I.state [2] \usb_I.rx_pkt_I.pid_valid \usb_I.rx_pkt_I.pid_is_handshake }
  connect \cpu_I.cpu.mem_if.signbit_SB_LUT4_I2_O [3:1] { \cpu_I.cpu.decode.o_mem_op \cpu_I.cpu.mem_if.dat_valid \cpu_I.cpu.mem_if.dat_cur }
  connect \usb_I.trans_I.evt_SB_DFFR_Q_D_SB_LUT4_O_I3 [1:0] \usb_I.trans_I.rto_cnt [9:8]
  connect \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_20_D_SB_LUT4_O_I0 [3:2] { \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0] \cpu_I.cpu.mem_if.dat [12] }
  connect \usb_I.trans_I.trans_cel_SB_LUT4_I1_O [2:1] { \usb_I.trans_I.mc_opcode [1] \usb_I.trans_I.mc_opcode [2] }
  connect \usb_I.rx_pkt_I.pid_is_sof_SB_DFFE_Q_D_SB_LUT4_O_I3 [2:1] { \usb_I.rx_pkt_I.data [1] \usb_I.rx_pkt_I.data [2] }
  connect \usb_I.cr_addr_chk_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [1:0] { \usb_I.rx_pkt_I.token_data [0] \usb_I.cr_addr [0] }
  connect { \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2 [2] \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2 [0] } { \extif_I.active \in_data [3] }
  connect \usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I1_O [3] \usb_I.rx_pkt_I.state [3]
  connect { \usb_I.ep_status_I.din_1_SB_DFF_Q_11_D_SB_LUT4_O_I2 [2] \usb_I.ep_status_I.din_1_SB_DFF_Q_11_D_SB_LUT4_O_I2 [0] } { \usb_I.ep_status_I.p_write_0 \cpu_I.cpu.mem_if.dat [2] }
  connect \cpu_I.cpu.ctrl.pc_plus_offset_cy_r_SB_LUT4_I3_O [2:0] { \cpu_I.cpu.alu.cmp_r_SB_LUT4_I1_I2 [1] \cpu_I.cpu.decode.o_ctrl_utype_SB_LUT4_I3_O }
  connect { \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O [2] \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O [0] } { \extif_I.active \in_data [5] }
  connect { \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2 [2] \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2 [0] } { \extif_I.active \in_data [4] }
  connect { \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2 [2] \cpu_I.cpu.mem_if.o_sh_done_r_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2 [0] } { \extif_I.active \in_data [6] }
  connect \cpu_I.cpu.mem_if.dat_SB_DFFE_Q_21_D_SB_LUT4_O_I0 [3:2] { \usb_I.eps_bus_ack_wait_SB_LUT4_I2_O [0] \cpu_I.cpu.mem_if.dat [11] }
  connect \usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0 [3:2] { \usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O [2] \usb_I.tx_pkt_I.shift_data [2] }
  connect \usb_I.trans_I.ep_data_toggle_SB_LUT4_I3_O [1:0] { \usb_I.ep_status_I.p_dout_3 [7] \usb_I.trans_I.trans_is_setup }
  connect \usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3 [2:0] { \usb_I.trans_I.mc_opcode [2] \usb_I.trans_I.pkt_pid [1] \usb_I.trans_I.evt [1] }
  connect \usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3 [1:0] { \usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O [0] 1'1 }
  connect \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_I3 [1:0] { \usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O_SB_LUT4_O_I1 [0] 1'1 }
  connect \usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_D_SB_LUT4_O_I3 [1:0] { \usb_I.tx_ll_I.bs_cnt [0] 1'0 }
  connect \usb_I.tx_ll_I.br_now_SB_DFF_Q_D [1:0] { \usb_I.tx_ll_I.br_cnt_SB_LUT4_I3_O [0] 1'0 }
  connect \usb_I.tx_ll_I.br_cnt_SB_DFF_Q_D [2] \usb_I.tx_ll_I.br_now_SB_DFF_Q_D [2]
  connect \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O [10:1] 10'1111111111
  connect \usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_1_O_SB_CARRY_I1_CO [0] 1'1
  connect \cpu_I.cpu.state.o_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [0] 1'0
  connect \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1:0] { \cpu_I.rf_ram_if.wtrig0 1'0 }
  connect \cpu_I.rf_ram_if.rcnt_SB_DFFSR_Q_D [0] \cpu_I.rf_ram_if.wcnt [0]
  connect \cpu_I.rf_ram_if.wcnt_SB_LUT4_O_I3 [1:0] { \cpu_I.rf_ram_if.wtrig0 1'1 }
  connect \extif_I.trig_SB_LUT4_I0_I3 [0] 1'0
  connect \extif_I.in_we_SB_CARRY_I0_CO [0] 1'0
  connect \extif_I.out_lsb_SB_DFFR_Q_D_SB_LUT4_O_I3 [0] 1'0
  connect \extif_I.out_filled_SB_DFFR_Q_D_SB_LUT4_O_I3 [0] 1'0
  connect \usb_I.evt_stb_SB_CARRY_I0_CO [0] 1'0
  connect \usb_I.timeout_suspend_SB_CARRY_I0_CO [0] 1'0
  connect \usb_I.timeout_reset_SB_CARRY_I0_CO [0] 1'0
  connect \usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1:0] { \usb_I.rx_pkt_I.bit_cnt [0] 1'1 }
  connect \usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_I3 [1:0] { \usb_I.trans_I.mc_pc [0] 1'0 }
  connect \usb_I.trans_I.addr_inc_SB_CARRY_I0_CO [0] 1'0
  connect \usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO [0] 1'0
  connect \usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_7_I2 [8:1] 8'11111111
  connect \usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [0] 1'1
  connect { \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D [23:22] \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D [20:18] \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D [16:15] \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D [13:11] \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D [9:7] \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D [5:4] \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D [2:0] } { 5'00000 \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D [17] 5'00000 \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D [10] 1'0 \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D [6] 1'0 \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D [3] \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D [3] \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D [3] }
  connect \usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_2_D [3] \usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D [3]
  connect { \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D [31:29] \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D [27:26] \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D [24:22] \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D [20:19] \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D [17:15] \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D [13:11] \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D [9:7] \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D [5:4] \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D [2:0] } { 8'00000000 \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D [21] 5'00000 \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D [14] 1'0 \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D [10] 2'00 \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D [6] \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D [6] 2'00 \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D [3] }
  connect \usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q_2_D [3] \usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D [3]
  connect { \usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q_D [8:7] \usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q_D [5] \usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q_D [3] \usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q_D [1:0] } { 4'0000 \usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q_D [2] \usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q_D [2] }
  connect \usb_I.rx_ll_I.dec_eop_state_1_SB_DFFESR_Q_D [2] \usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q_D [2]
  connect { \cpu_I.rf_ram.memory.0.0.0_RDATA [11] \cpu_I.rf_ram.memory.0.0.0_RDATA [3] } \cpu_I.rf_ram.o_rdata
  connect \bootloader \extif_I.b_we_boot
  connect \cpu_I.clk \clk
  connect \cpu_I.cpu.alu.add_b 1'x
  connect \cpu_I.cpu.alu.add_cy 1'x
  connect \cpu_I.cpu.alu.clk \clk
  connect \cpu_I.cpu.alu.i_bool_op { \cpu_I.cpu.decode.o_mem_word \cpu_I.cpu.bne_or_bge }
  connect \cpu_I.cpu.alu.i_buf 1'x
  connect \cpu_I.cpu.alu.i_cmp_eq \cpu_I.cpu.decode.o_alu_cmp_eq
  connect \cpu_I.cpu.alu.i_cmp_sig \cpu_I.cpu.decode.o_alu_cmp_sig
  connect \cpu_I.cpu.alu.i_cnt0 1'x
  connect \cpu_I.cpu.alu.i_op_b 1'x
  connect \cpu_I.cpu.alu.i_rd_sel \cpu_I.cpu.decode.o_alu_rd_sel
  connect \cpu_I.cpu.alu.i_sub \cpu_I.cpu.decode.o_alu_sub
  connect \cpu_I.cpu.alu.o_cmp \cpu_I.cpu.state.i_alu_cmp
  connect \cpu_I.cpu.alu.o_rd 1'x
  connect \cpu_I.cpu.alu.op_b_sx 1'x
  connect \cpu_I.cpu.alu.result_add 1'x
  connect \cpu_I.cpu.alu.result_bool 1'x
  connect \cpu_I.cpu.alu.result_eq 1'x
  connect \cpu_I.cpu.alu.result_lt 1'x
  connect \cpu_I.cpu.alu.rs1_sx 1'x
  connect \cpu_I.cpu.alu_bool_op { \cpu_I.cpu.decode.o_mem_word \cpu_I.cpu.bne_or_bge }
  connect \cpu_I.cpu.alu_cmp \cpu_I.cpu.state.i_alu_cmp
  connect \cpu_I.cpu.alu_cmp_eq \cpu_I.cpu.decode.o_alu_cmp_eq
  connect \cpu_I.cpu.alu_cmp_sig \cpu_I.cpu.decode.o_alu_cmp_sig
  connect \cpu_I.cpu.alu_rd 1'x
  connect \cpu_I.cpu.alu_rd_sel \cpu_I.cpu.decode.o_alu_rd_sel
  connect \cpu_I.cpu.alu_sub \cpu_I.cpu.decode.o_alu_sub
  connect \cpu_I.cpu.bad_pc 1'x
  connect \cpu_I.cpu.branch_op \cpu_I.cpu.decode.o_branch_op
  connect \cpu_I.cpu.bufreg.c 1'x
  connect \cpu_I.cpu.bufreg.clr_lsb 1'x
  connect \cpu_I.cpu.bufreg.i_clk \clk
  connect \cpu_I.cpu.bufreg.i_clr_lsb \cpu_I.cpu.decode.o_bufreg_clr_lsb
  connect \cpu_I.cpu.bufreg.i_cnt0 1'x
  connect \cpu_I.cpu.bufreg.i_cnt1 1'x
  connect \cpu_I.cpu.bufreg.i_imm 1'x
  connect \cpu_I.cpu.bufreg.i_imm_en \cpu_I.cpu.decode.o_bufreg_imm_en
  connect \cpu_I.cpu.bufreg.i_init 1'x
  connect \cpu_I.cpu.bufreg.i_rs1 \cpu_I.cpu.alu.i_rs1
  connect \cpu_I.cpu.bufreg.i_rs1_en \cpu_I.cpu.decode.o_bufreg_rs1_en
  connect \cpu_I.cpu.bufreg.i_sh_signed \cpu_I.cpu.decode.o_bufreg_sh_signed
  connect \cpu_I.cpu.bufreg.o_dbus_adr { \cpu_I.cpu.bufreg.data 2'00 }
  connect \cpu_I.cpu.bufreg.o_lsb [1] \cpu_I.cpu.state.i_ctrl_misalign
  connect \cpu_I.cpu.bufreg.o_q 1'x
  connect \cpu_I.cpu.bufreg.q 1'x
  connect \cpu_I.cpu.bufreg_clr_lsb \cpu_I.cpu.decode.o_bufreg_clr_lsb
  connect \cpu_I.cpu.bufreg_en \cpu_I.cpu.bufreg.i_en
  connect \cpu_I.cpu.bufreg_imm_en \cpu_I.cpu.decode.o_bufreg_imm_en
  connect \cpu_I.cpu.bufreg_q 1'x
  connect \cpu_I.cpu.bufreg_rs1_en \cpu_I.cpu.decode.o_bufreg_rs1_en
  connect \cpu_I.cpu.bufreg_sh_signed \cpu_I.cpu.decode.o_bufreg_sh_signed
  connect \cpu_I.cpu.clk \clk
  connect \cpu_I.cpu.cnt0 1'x
  connect \cpu_I.cpu.cnt1 1'x
  connect \cpu_I.cpu.cnt12to31 1'x
  connect \cpu_I.cpu.cnt2 1'x
  connect \cpu_I.cpu.cnt_done \cpu_I.cpu.state.o_cnt_done
  connect \cpu_I.cpu.cnt_en \cpu_I.cpu.alu.i_en
  connect \cpu_I.cpu.cond_branch \cpu_I.cpu.decode.o_cond_branch
  connect \cpu_I.cpu.csr_imm_en 1'0
  connect \cpu_I.cpu.csr_in 1'0
  connect \cpu_I.cpu.csr_pc 1'0
  connect \cpu_I.cpu.csr_rd 1'0
  connect \cpu_I.cpu.ctrl.clk \clk
  connect \cpu_I.cpu.ctrl.i_buf 1'x
  connect \cpu_I.cpu.ctrl.i_cnt0 1'x
  connect \cpu_I.cpu.ctrl.i_cnt12to31 1'x
  connect \cpu_I.cpu.ctrl.i_cnt2 1'x
  connect \cpu_I.cpu.ctrl.i_csr_pc 1'0
  connect \cpu_I.cpu.ctrl.i_imm 1'x
  connect \cpu_I.cpu.ctrl.i_jal_or_jalr \cpu_I.cpu.decode.o_ctrl_jal_or_jalr
  connect \cpu_I.cpu.ctrl.i_jump \cpu_I.cpu.state.o_ctrl_jump
  connect \cpu_I.cpu.ctrl.i_pc_en 1'x
  connect \cpu_I.cpu.ctrl.i_pc_rel \cpu_I.cpu.decode.o_ctrl_pc_rel
  connect \cpu_I.cpu.ctrl.i_rst \rst
  connect \cpu_I.cpu.ctrl.i_utype \cpu_I.cpu.decode.o_ctrl_utype
  connect \cpu_I.cpu.ctrl.o_bad_pc 1'x
  connect \cpu_I.cpu.ctrl.o_ibus_adr [0] \cpu_I.cpu.ctrl.pc
  connect \cpu_I.cpu.ctrl.o_rd 1'x
  connect \cpu_I.cpu.ctrl.offset_a 1'x
  connect \cpu_I.cpu.ctrl.offset_b 1'x
  connect \cpu_I.cpu.ctrl.pc_plus_4 1'x
  connect \cpu_I.cpu.ctrl.pc_plus_4_cy 1'x
  connect \cpu_I.cpu.ctrl.pc_plus_offset 1'x
  connect \cpu_I.cpu.ctrl.pc_plus_offset_aligned 1'x
  connect \cpu_I.cpu.ctrl.pc_plus_offset_cy 1'x
  connect \cpu_I.cpu.ctrl.plus_4 1'x
  connect \cpu_I.cpu.ctrl_pc_en 1'x
  connect \cpu_I.cpu.ctrl_rd 1'x
  connect \cpu_I.cpu.decode.clk \clk
  connect \cpu_I.cpu.decode.co_alu_bool_op \irom_I.wb_rdata [13:12]
  connect \cpu_I.cpu.decode.co_alu_rd_sel [2] \irom_I.wb_rdata [14]
  connect \cpu_I.cpu.decode.co_bne_or_bge \irom_I.wb_rdata [12]
  connect \cpu_I.cpu.decode.co_bufreg_sh_signed \irom_I.wb_rdata [30]
  connect \cpu_I.cpu.decode.co_csr_d_sel \irom_I.wb_rdata [14]
  connect \cpu_I.cpu.decode.co_csr_imm_en 1'x
  connect \cpu_I.cpu.decode.co_csr_source \irom_I.wb_rdata [13:12]
  connect \cpu_I.cpu.decode.co_ebreak \irom_I.wb_rdata [20]
  connect \cpu_I.cpu.decode.co_immdec_ctrl [3] \irom_I.wb_rdata [6]
  connect \cpu_I.cpu.decode.co_mem_cmd \irom_I.wb_rdata [5]
  connect \cpu_I.cpu.decode.co_mem_half \irom_I.wb_rdata [12]
  connect \cpu_I.cpu.decode.co_mem_word \irom_I.wb_rdata [13]
  connect \cpu_I.cpu.decode.co_op_b_source \irom_I.wb_rdata [5]
  connect \cpu_I.cpu.decode.co_sh_right \irom_I.wb_rdata [14]
  connect \cpu_I.cpu.decode.funct3 \irom_I.wb_rdata [14:12]
  connect \cpu_I.cpu.decode.i_wb_en \irom_I.wb_ack
  connect \cpu_I.cpu.decode.i_wb_rdt \irom_I.wb_rdata [31:2]
  connect \cpu_I.cpu.decode.imm30 \irom_I.wb_rdata [30]
  connect \cpu_I.cpu.decode.o_alu_bool_op { \cpu_I.cpu.decode.o_mem_word \cpu_I.cpu.bne_or_bge }
  connect \cpu_I.cpu.decode.o_bne_or_bge \cpu_I.cpu.bne_or_bge
  connect \cpu_I.cpu.decode.o_csr_imm_en 1'0
  connect \cpu_I.cpu.decode.o_mem_cmd \cpu_I.cpu.decode.o_op_b_source
  connect \cpu_I.cpu.decode.o_mem_half \cpu_I.cpu.bne_or_bge
  connect \cpu_I.cpu.decode.o_sh_right 1'0
  connect \cpu_I.cpu.decode.o_shift_op 1'0
  connect \cpu_I.cpu.decode.op20 \irom_I.wb_rdata [20]
  connect \cpu_I.cpu.decode.op21 \irom_I.wb_rdata [21]
  connect \cpu_I.cpu.decode.op22 \irom_I.wb_rdata [22]
  connect \cpu_I.cpu.decode.op26 \irom_I.wb_rdata [26]
  connect \cpu_I.cpu.decode.op_or_opimm 1'x
  connect \cpu_I.cpu.decode.opcode \irom_I.wb_rdata [6:2]
  connect \cpu_I.cpu.i_dbus_ack 1'x
  connect \cpu_I.cpu.i_dbus_rdt 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
  connect \cpu_I.cpu.i_ibus_ack \irom_I.wb_ack
  connect \cpu_I.cpu.i_ibus_rdt [31:2] \irom_I.wb_rdata [31:2]
  connect \cpu_I.cpu.i_rdata0 \cpu_I.cpu.alu.i_rs1
  connect \cpu_I.cpu.i_rdata1 1'x
  connect \cpu_I.cpu.i_rf_ready 1'x
  connect \cpu_I.cpu.i_rst \rst
  connect \cpu_I.cpu.i_timer_irq 1'0
  connect \cpu_I.cpu.imm 1'x
  connect \cpu_I.cpu.immdec.i_clk \clk
  connect \cpu_I.cpu.immdec.i_cnt_done \cpu_I.cpu.state.o_cnt_done
  connect \cpu_I.cpu.immdec.i_cnt_en \cpu_I.cpu.alu.i_en
  connect \cpu_I.cpu.immdec.i_csr_imm_en 1'0
  connect \cpu_I.cpu.immdec.i_ctrl \cpu_I.cpu.decode.o_immdec_ctrl
  connect \cpu_I.cpu.immdec.i_immdec_en \cpu_I.cpu.decode.o_immdec_en
  connect \cpu_I.cpu.immdec.i_wb_en \irom_I.wb_ack
  connect \cpu_I.cpu.immdec.i_wb_rdt \irom_I.wb_rdata [31:7]
  connect \cpu_I.cpu.immdec.imm19_12_20 [4] \cpu_I.cpu.csr_imm
  connect \cpu_I.cpu.immdec.o_csr_imm \cpu_I.cpu.csr_imm
  connect \cpu_I.cpu.immdec.o_imm 1'x
  connect \cpu_I.cpu.immdec.o_rd_addr \cpu_I.cpu.immdec.imm11_7
  connect \cpu_I.cpu.immdec.o_rs1_addr { \cpu_I.cpu.immdec.imm19_12_20 [8:5] \cpu_I.cpu.csr_imm }
  connect \cpu_I.cpu.immdec.o_rs2_addr \cpu_I.cpu.immdec.imm24_20
  connect \cpu_I.cpu.immdec_ctrl \cpu_I.cpu.decode.o_immdec_ctrl
  connect \cpu_I.cpu.immdec_en \cpu_I.cpu.decode.o_immdec_en
  connect \cpu_I.cpu.init 1'x
  connect \cpu_I.cpu.jal_or_jalr \cpu_I.cpu.decode.o_ctrl_jal_or_jalr
  connect \cpu_I.cpu.jump \cpu_I.cpu.state.o_ctrl_jump
  connect \cpu_I.cpu.lsb { \cpu_I.cpu.state.i_ctrl_misalign \cpu_I.cpu.bufreg.o_lsb [0] }
  connect \cpu_I.cpu.mem_bytecnt \cpu_I.cpu.state.o_cnt [2:1]
  connect \cpu_I.cpu.mem_half \cpu_I.cpu.bne_or_bge
  connect \cpu_I.cpu.mem_if.byte_valid 1'x
  connect \cpu_I.cpu.mem_if.dat [5] \cpu_I.cpu.mem_if.o_sh_done_r
  connect \cpu_I.cpu.mem_if.dat_en 1'x
  connect \cpu_I.cpu.mem_if.dat_shamt { \cpu_I.cpu.mem_if.dat [6] \cpu_I.cpu.mem_if.o_sh_done_r \cpu_I.cpu.mem_if.dat [4:1] }
  connect \cpu_I.cpu.mem_if.i_bytecnt \cpu_I.cpu.state.o_cnt [2:1]
  connect \cpu_I.cpu.mem_if.i_clk \clk
  connect \cpu_I.cpu.mem_if.i_cnt_done \cpu_I.cpu.state.o_cnt_done
  connect \cpu_I.cpu.mem_if.i_en \cpu_I.cpu.alu.i_en
  connect \cpu_I.cpu.mem_if.i_half \cpu_I.cpu.bne_or_bge
  connect \cpu_I.cpu.mem_if.i_init 1'x
  connect \cpu_I.cpu.mem_if.i_lsb { \cpu_I.cpu.state.i_ctrl_misalign \cpu_I.cpu.bufreg.o_lsb [0] }
  connect \cpu_I.cpu.mem_if.i_mem_op \cpu_I.cpu.decode.o_mem_op
  connect \cpu_I.cpu.mem_if.i_op_b 1'x
  connect \cpu_I.cpu.mem_if.i_shift_op 1'0
  connect \cpu_I.cpu.mem_if.i_signed \cpu_I.cpu.decode.o_mem_signed
  connect \cpu_I.cpu.mem_if.i_wb_ack 1'x
  connect \cpu_I.cpu.mem_if.i_wb_rdt 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
  connect \cpu_I.cpu.mem_if.i_word \cpu_I.cpu.decode.o_mem_word
  connect \cpu_I.cpu.mem_if.o_misalign 1'0
  connect \cpu_I.cpu.mem_if.o_rd 1'x
  connect \cpu_I.cpu.mem_if.o_wb_dat { \cpu_I.cpu.mem_if.dat [31:6] \cpu_I.cpu.mem_if.o_sh_done_r \cpu_I.cpu.mem_if.dat [4:0] }
  connect \cpu_I.cpu.mem_if.o_wb_sel 4'xxxx
  connect \cpu_I.cpu.mem_misalign 1'0
  connect \cpu_I.cpu.mem_op \cpu_I.cpu.decode.o_mem_op
  connect \cpu_I.cpu.mem_rd 1'x
  connect \cpu_I.cpu.mem_sh_done_r \cpu_I.cpu.mem_if.o_sh_done_r
  connect \cpu_I.cpu.mem_signed \cpu_I.cpu.decode.o_mem_signed
  connect \cpu_I.cpu.mem_word \cpu_I.cpu.decode.o_mem_word
  connect \cpu_I.cpu.new_irq 1'0
  connect \cpu_I.cpu.o_dbus_adr { \cpu_I.cpu.bufreg.data 2'00 }
  connect \cpu_I.cpu.o_dbus_cyc 1'x
  connect \cpu_I.cpu.o_dbus_dat { \cpu_I.cpu.mem_if.dat [31:6] \cpu_I.cpu.mem_if.o_sh_done_r \cpu_I.cpu.mem_if.dat [4:0] }
  connect \cpu_I.cpu.o_dbus_sel 4'xxxx
  connect \cpu_I.cpu.o_dbus_we \cpu_I.cpu.decode.o_op_b_source
  connect \cpu_I.cpu.o_ibus_adr { \cpu_I.cpu.ctrl.o_ibus_adr [31:1] \cpu_I.cpu.ctrl.pc }
  connect \cpu_I.cpu.o_ibus_cyc 1'x
  connect \cpu_I.cpu.o_rf_rreq \irom_I.wb_ack
  connect \cpu_I.cpu.o_rf_wreq \cpu_I.rf_ram_if.i_wreq
  connect \cpu_I.cpu.o_rreg0 { \cpu_I.cpu.immdec.imm19_12_20 [8:5] \cpu_I.cpu.csr_imm }
  connect \cpu_I.cpu.o_rreg1 \cpu_I.cpu.immdec.imm24_20
  connect \cpu_I.cpu.o_wdata0 \cpu_I.rf_ram_if.i_wdata0
  connect \cpu_I.cpu.o_wdata1 1'0
  connect \cpu_I.cpu.o_wen0 \cpu_I.rf_ram_if.i_wen0
  connect \cpu_I.cpu.o_wen1 1'0
  connect \cpu_I.cpu.o_wreg0 \cpu_I.cpu.immdec.imm11_7
  connect \cpu_I.cpu.o_wreg1 5'00000
  connect \cpu_I.cpu.op_b 1'x
  connect \cpu_I.cpu.op_b_source \cpu_I.cpu.decode.o_op_b_source
  connect \cpu_I.cpu.pc_rel \cpu_I.cpu.decode.o_ctrl_pc_rel
  connect \cpu_I.cpu.rd_addr \cpu_I.cpu.immdec.imm11_7
  connect \cpu_I.cpu.rd_alu_en \cpu_I.cpu.decode.o_rd_alu_en
  connect \cpu_I.cpu.rd_en 1'x
  connect \cpu_I.cpu.rd_op \cpu_I.cpu.decode.o_rd_op
  connect \cpu_I.cpu.rf_csr_out 1'0
  connect \cpu_I.cpu.rf_if.genblk1.rd \cpu_I.rf_ram_if.i_wdata0
  connect \cpu_I.cpu.rf_if.i_alu_rd 1'x
  connect \cpu_I.cpu.rf_if.i_bad_pc 1'x
  connect \cpu_I.cpu.rf_if.i_bufreg_q 1'x
  connect \cpu_I.cpu.rf_if.i_cnt_en \cpu_I.cpu.alu.i_en
  connect \cpu_I.cpu.rf_if.i_csr 1'0
  connect \cpu_I.cpu.rf_if.i_csr_rd 1'0
  connect \cpu_I.cpu.rf_if.i_ctrl_rd 1'x
  connect \cpu_I.cpu.rf_if.i_mem_op \cpu_I.cpu.decode.o_mem_op
  connect \cpu_I.cpu.rf_if.i_mem_rd 1'x
  connect \cpu_I.cpu.rf_if.i_mepc \cpu_I.cpu.ctrl.pc
  connect \cpu_I.cpu.rf_if.i_rd_alu_en \cpu_I.cpu.decode.o_rd_alu_en
  connect \cpu_I.cpu.rf_if.i_rd_waddr \cpu_I.cpu.immdec.imm11_7
  connect \cpu_I.cpu.rf_if.i_rd_wen 1'x
  connect \cpu_I.cpu.rf_if.i_rdata0 \cpu_I.cpu.alu.i_rs1
  connect \cpu_I.cpu.rf_if.i_rdata1 1'x
  connect \cpu_I.cpu.rf_if.i_rs1_raddr { \cpu_I.cpu.immdec.imm19_12_20 [8:5] \cpu_I.cpu.csr_imm }
  connect \cpu_I.cpu.rf_if.i_rs2_raddr \cpu_I.cpu.immdec.imm24_20
  connect \cpu_I.cpu.rf_if.i_trap 1'0
  connect \cpu_I.cpu.rf_if.o_csr 1'0
  connect \cpu_I.cpu.rf_if.o_csr_pc 1'0
  connect \cpu_I.cpu.rf_if.o_rreg0 { \cpu_I.cpu.immdec.imm19_12_20 [8:5] \cpu_I.cpu.csr_imm }
  connect \cpu_I.cpu.rf_if.o_rreg1 \cpu_I.cpu.immdec.imm24_20
  connect \cpu_I.cpu.rf_if.o_rs1 \cpu_I.cpu.alu.i_rs1
  connect \cpu_I.cpu.rf_if.o_rs2 1'x
  connect \cpu_I.cpu.rf_if.o_wdata0 \cpu_I.rf_ram_if.i_wdata0
  connect \cpu_I.cpu.rf_if.o_wdata1 1'0
  connect \cpu_I.cpu.rf_if.o_wen0 \cpu_I.rf_ram_if.i_wen0
  connect \cpu_I.cpu.rf_if.o_wen1 1'0
  connect \cpu_I.cpu.rf_if.o_wreg0 \cpu_I.cpu.immdec.imm11_7
  connect \cpu_I.cpu.rf_if.o_wreg1 5'00000
  connect \cpu_I.cpu.rf_if.rd_wen 1'x
  connect \cpu_I.cpu.rs1 \cpu_I.cpu.alu.i_rs1
  connect \cpu_I.cpu.rs1_addr { \cpu_I.cpu.immdec.imm19_12_20 [8:5] \cpu_I.cpu.csr_imm }
  connect \cpu_I.cpu.rs2 1'x
  connect \cpu_I.cpu.rs2_addr \cpu_I.cpu.immdec.imm24_20
  connect \cpu_I.cpu.sh_right 1'0
  connect \cpu_I.cpu.shift_op 1'0
  connect \cpu_I.cpu.slt_op \cpu_I.cpu.decode.o_slt_op
  connect \cpu_I.cpu.state.i_bne_or_bge \cpu_I.cpu.bne_or_bge
  connect \cpu_I.cpu.state.i_branch_op \cpu_I.cpu.decode.o_branch_op
  connect \cpu_I.cpu.state.i_clk \clk
  connect \cpu_I.cpu.state.i_cond_branch \cpu_I.cpu.decode.o_cond_branch
  connect \cpu_I.cpu.state.i_dbus_ack 1'x
  connect \cpu_I.cpu.state.i_ibus_ack \irom_I.wb_ack
  connect \cpu_I.cpu.state.i_mem_misalign 1'0
  connect \cpu_I.cpu.state.i_mem_op \cpu_I.cpu.decode.o_mem_op
  connect \cpu_I.cpu.state.i_new_irq 1'0
  connect \cpu_I.cpu.state.i_rd_op \cpu_I.cpu.decode.o_rd_op
  connect \cpu_I.cpu.state.i_rf_ready 1'x
  connect \cpu_I.cpu.state.i_rst \rst
  connect \cpu_I.cpu.state.i_sh_done_r \cpu_I.cpu.mem_if.o_sh_done_r
  connect \cpu_I.cpu.state.i_sh_right 1'0
  connect \cpu_I.cpu.state.i_shift_op 1'0
  connect \cpu_I.cpu.state.i_slt_op \cpu_I.cpu.decode.o_slt_op
  connect \cpu_I.cpu.state.misalign_trap_sync 1'0
  connect \cpu_I.cpu.state.o_bufreg_en \cpu_I.cpu.bufreg.i_en
  connect \cpu_I.cpu.state.o_cnt0 1'x
  connect \cpu_I.cpu.state.o_cnt1 1'x
  connect \cpu_I.cpu.state.o_cnt12to31 1'x
  connect \cpu_I.cpu.state.o_cnt2 1'x
  connect \cpu_I.cpu.state.o_cnt_en \cpu_I.cpu.alu.i_en
  connect \cpu_I.cpu.state.o_ctrl_pc_en 1'x
  connect \cpu_I.cpu.state.o_ctrl_trap 1'0
  connect \cpu_I.cpu.state.o_dbus_cyc 1'x
  connect \cpu_I.cpu.state.o_ibus_cyc 1'x
  connect \cpu_I.cpu.state.o_init 1'x
  connect \cpu_I.cpu.state.o_mem_bytecnt \cpu_I.cpu.state.o_cnt [2:1]
  connect \cpu_I.cpu.state.o_rf_rd_en 1'x
  connect \cpu_I.cpu.state.o_rf_rreq \irom_I.wb_ack
  connect \cpu_I.cpu.state.o_rf_wreq \cpu_I.rf_ram_if.i_wreq
  connect \cpu_I.cpu.state.take_branch 1'x
  connect \cpu_I.cpu.state.two_stage_op 1'x
  connect \cpu_I.cpu.trap 1'0
  connect \cpu_I.cpu.utype \cpu_I.cpu.decode.o_ctrl_utype
  connect \cpu_I.i_dbus_ack 1'x
  connect \cpu_I.i_dbus_rdt 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
  connect \cpu_I.i_ibus_ack \irom_I.wb_ack
  connect \cpu_I.i_ibus_rdt { \irom_I.wb_rdata [31:2] \cpu_I.cpu.i_ibus_rdt [1:0] }
  connect \cpu_I.i_rst \rst
  connect \cpu_I.i_timer_irq 1'0
  connect \cpu_I.o_dbus_adr { \cpu_I.cpu.bufreg.data 2'00 }
  connect \cpu_I.o_dbus_cyc 1'x
  connect \cpu_I.o_dbus_dat { \cpu_I.cpu.mem_if.dat [31:6] \cpu_I.cpu.mem_if.o_sh_done_r \cpu_I.cpu.mem_if.dat [4:0] }
  connect \cpu_I.o_dbus_sel 4'xxxx
  connect \cpu_I.o_dbus_we \cpu_I.cpu.decode.o_op_b_source
  connect \cpu_I.o_ibus_adr { \cpu_I.cpu.ctrl.o_ibus_adr [31:1] \cpu_I.cpu.ctrl.pc }
  connect \cpu_I.o_ibus_cyc 1'x
  connect \cpu_I.raddr { \cpu_I.rf_ram_if.rreg \cpu_I.rf_ram_if.rcnt [4:1] }
  connect \cpu_I.rdata \cpu_I.rf_ram.o_rdata
  connect \cpu_I.rdata0 \cpu_I.cpu.alu.i_rs1
  connect \cpu_I.rdata1 1'x
  connect \cpu_I.rf_ram.i_bank \cpu_I.bank
  connect \cpu_I.rf_ram.i_clk \clk
  connect \cpu_I.rf_ram.i_raddr { \cpu_I.rf_ram_if.rreg \cpu_I.rf_ram_if.rcnt [4:1] }
  connect \cpu_I.rf_ram.i_waddr \cpu_I.waddr_r
  connect \cpu_I.rf_ram.i_wdata { \cpu_I.rf_ram_if.wdata0_r \cpu_I.wdata_r [0] }
  connect \cpu_I.rf_ram.i_wen \cpu_I.wen_r
  connect \cpu_I.rf_ram.m_raddr [8:0] { \cpu_I.rf_ram_if.rreg \cpu_I.rf_ram_if.rcnt [4:1] }
  connect \cpu_I.rf_ram.m_waddr [8:0] \cpu_I.waddr_r
  connect \cpu_I.rf_ram_if.i_clk \clk
  connect \cpu_I.rf_ram_if.i_rdata \cpu_I.rf_ram.o_rdata
  connect \cpu_I.rf_ram_if.i_rreg0 { \cpu_I.cpu.immdec.imm19_12_20 [8:5] \cpu_I.cpu.csr_imm }
  connect \cpu_I.rf_ram_if.i_rreg1 \cpu_I.cpu.immdec.imm24_20
  connect \cpu_I.rf_ram_if.i_rreq \irom_I.wb_ack
  connect \cpu_I.rf_ram_if.i_rst \rst
  connect \cpu_I.rf_ram_if.i_wdata1 1'0
  connect \cpu_I.rf_ram_if.i_wen1 1'0
  connect \cpu_I.rf_ram_if.i_wreg0 \cpu_I.cpu.immdec.imm11_7
  connect \cpu_I.rf_ram_if.i_wreg1 5'00000
  connect \cpu_I.rf_ram_if.o_raddr { \cpu_I.rf_ram_if.rreg \cpu_I.rf_ram_if.rcnt [4:1] }
  connect \cpu_I.rf_ram_if.o_rdata0 \cpu_I.cpu.alu.i_rs1
  connect \cpu_I.rf_ram_if.o_rdata1 1'x
  connect \cpu_I.rf_ram_if.o_ready 1'x
  connect \cpu_I.rf_ram_if.o_waddr { \cpu_I.cpu.immdec.imm11_7 \cpu_I.rf_ram_if.wcnt [4:1] }
  connect \cpu_I.rf_ram_if.o_wdata { \cpu_I.rf_ram_if.i_wdata0 \cpu_I.rf_ram_if.wdata0_r }
  connect \cpu_I.rf_ram_if.o_wen \cpu_I.wen
  connect \cpu_I.rf_ram_if.rcnt [0] \cpu_I.rf_ram_if.wtrig0
  connect \cpu_I.rf_ram_if.rdata0 [0] \cpu_I.cpu.alu.i_rs1
  connect \cpu_I.rf_ram_if.rtrig0 \cpu_I.rf_ram_if.wtrig0
  connect \cpu_I.rf_ram_if.wreg \cpu_I.cpu.immdec.imm11_7
  connect \cpu_I.rf_ram_if.wtrig1 1'0
  connect \cpu_I.rf_ready 1'x
  connect \cpu_I.rf_rreq \irom_I.wb_ack
  connect \cpu_I.rf_wreq \cpu_I.rf_ram_if.i_wreq
  connect \cpu_I.rreg0 { \cpu_I.cpu.immdec.imm19_12_20 [8:5] \cpu_I.cpu.csr_imm }
  connect \cpu_I.rreg1 \cpu_I.cpu.immdec.imm24_20
  connect \cpu_I.waddr { \cpu_I.cpu.immdec.imm11_7 \cpu_I.rf_ram_if.wcnt [4:1] }
  connect \cpu_I.wdata { \cpu_I.rf_ram_if.i_wdata0 \cpu_I.rf_ram_if.wdata0_r }
  connect \cpu_I.wdata0 \cpu_I.rf_ram_if.i_wdata0
  connect \cpu_I.wdata1 1'0
  connect \cpu_I.wdata_r [1] \cpu_I.rf_ram_if.wdata0_r
  connect \cpu_I.wen0 \cpu_I.rf_ram_if.i_wen0
  connect \cpu_I.wen1 1'0
  connect \cpu_I.wreg0 \cpu_I.cpu.immdec.imm11_7
  connect \cpu_I.wreg1 5'00000
  connect \eif_active \extif_I.active
  connect \ep_rx_addr_0 \usb_I.ep_rx_addr_0
  connect \ep_rx_addr_eif { \extif_I.out_msb \extif_I.out_lsb [5:1] }
  connect \ep_rx_addr_wb { \cpu_I.cpu.bufreg.data [6:0] \epbuf_I.b_cyd }
  connect \ep_rx_data_1 { \usb_I.rx_buf_I.ram_I.ram_rd_data [15] \usb_I.rx_buf_I.ram_I.ram_rd_data [7] \usb_I.rx_buf_I.ram_I.ram_rd_data [11] \usb_I.rx_buf_I.ram_I.ram_rd_data [3] \usb_I.rx_buf_I.ram_I.ram_rd_data [13] \usb_I.rx_buf_I.ram_I.ram_rd_data [5] \usb_I.rx_buf_I.ram_I.ram_rd_data [9] \usb_I.rx_buf_I.ram_I.ram_rd_data [1] \usb_I.rx_buf_I.ram_I.ram_rd_data [14] \usb_I.rx_buf_I.ram_I.ram_rd_data [6] \usb_I.rx_buf_I.ram_I.ram_rd_data [10] \usb_I.rx_buf_I.ram_I.ram_rd_data [2] \usb_I.rx_buf_I.ram_I.ram_rd_data [12] \usb_I.rx_buf_I.ram_I.ram_rd_data [4] \usb_I.rx_buf_I.ram_I.ram_rd_data [8] \usb_I.rx_buf_I.ram_I.ram_rd_data [0] }
  connect \ep_rx_re_0 1'1
  connect \ep_rx_re_eif 1'1
  connect \ep_rx_re_wb 1'1
  connect \ep_tx_addr_eif { \extif_I.in_msb \extif_I.in_bcnt [5:1] }
  connect \ep_tx_addr_wb { \cpu_I.cpu.bufreg.data [6:0] \epbuf_I.b_ack }
  connect \ep_tx_data_eif { \in_data \in_data }
  connect \ep_tx_data_wb 16'xxxxxxxxxxxxxxxx
  connect \ep_tx_we_eif \extif_I.in_we
  connect \ep_tx_we_wb \epbuf_I.b_we
  connect \ep_tx_wmsk_eif { 1'x \extif_I.in_bcnt [0] }
  connect \ep_tx_wmsk_wb 2'xx
  connect \epbuf_I.clk \clk
  connect \epbuf_I.ep_rx_addr_0 { 1'0 \cpu_I.cpu.bufreg.data [6:0] \epbuf_I.b_cyd }
  connect \epbuf_I.ep_rx_data_1 { \usb_I.rx_buf_I.ram_I.ram_rd_data [15] \usb_I.rx_buf_I.ram_I.ram_rd_data [7] \usb_I.rx_buf_I.ram_I.ram_rd_data [11] \usb_I.rx_buf_I.ram_I.ram_rd_data [3] \usb_I.rx_buf_I.ram_I.ram_rd_data [13] \usb_I.rx_buf_I.ram_I.ram_rd_data [5] \usb_I.rx_buf_I.ram_I.ram_rd_data [9] \usb_I.rx_buf_I.ram_I.ram_rd_data [1] \usb_I.rx_buf_I.ram_I.ram_rd_data [14] \usb_I.rx_buf_I.ram_I.ram_rd_data [6] \usb_I.rx_buf_I.ram_I.ram_rd_data [10] \usb_I.rx_buf_I.ram_I.ram_rd_data [2] \usb_I.rx_buf_I.ram_I.ram_rd_data [12] \usb_I.rx_buf_I.ram_I.ram_rd_data [4] \usb_I.rx_buf_I.ram_I.ram_rd_data [8] \usb_I.rx_buf_I.ram_I.ram_rd_data [0] }
  connect \epbuf_I.ep_rx_re_0 1'1
  connect \epbuf_I.ep_tx_addr_0 { \cpu_I.cpu.bufreg.data [6:0] \epbuf_I.b_ack }
  connect \epbuf_I.ep_tx_data_0 16'xxxxxxxxxxxxxxxx
  connect \epbuf_I.ep_tx_we_0 \epbuf_I.b_we
  connect \epbuf_I.ep_tx_wmsk_0 2'xx
  connect \epbuf_I.rst \rst
  connect \epbuf_I.wb_ack \epbuf_I.b_ack
  connect \epbuf_I.wb_addr \cpu_I.cpu.bufreg.data [6:0]
  connect \epbuf_I.wb_cyc 1'x
  connect \epbuf_I.wb_rdata { \usb_I.rx_buf_I.ram_I.ram_rd_data [15] \usb_I.rx_buf_I.ram_I.ram_rd_data [7] \usb_I.rx_buf_I.ram_I.ram_rd_data [11] \usb_I.rx_buf_I.ram_I.ram_rd_data [3] \usb_I.rx_buf_I.ram_I.ram_rd_data [13] \usb_I.rx_buf_I.ram_I.ram_rd_data [5] \usb_I.rx_buf_I.ram_I.ram_rd_data [9] \usb_I.rx_buf_I.ram_I.ram_rd_data [1] \usb_I.rx_buf_I.ram_I.ram_rd_data [14] \usb_I.rx_buf_I.ram_I.ram_rd_data [6] \usb_I.rx_buf_I.ram_I.ram_rd_data [10] \usb_I.rx_buf_I.ram_I.ram_rd_data [2] \usb_I.rx_buf_I.ram_I.ram_rd_data [12] \usb_I.rx_buf_I.ram_I.ram_rd_data [4] \usb_I.rx_buf_I.ram_I.ram_rd_data [8] \usb_I.rx_buf_I.ram_I.ram_rd_data [0] \epbuf_I.ep_rx_data_lsb }
  connect \epbuf_I.wb_wdata { \cpu_I.cpu.mem_if.dat [31:6] \cpu_I.cpu.mem_if.o_sh_done_r \cpu_I.cpu.mem_if.dat [4:0] }
  connect \epbuf_I.wb_we \cpu_I.cpu.decode.o_op_b_source
  connect \epbuf_I.wb_wmsk 4'xxxx
  connect \extif_I.active_cnt [5] \extif_I.active
  connect \extif_I.bootloader \extif_I.b_we_boot
  connect \extif_I.clk \clk
  connect \extif_I.cpu_dbus_ack 1'x
  connect \extif_I.cpu_ibus_ack \irom_I.wb_ack
  connect \extif_I.csr { 17'00000000000000000 \extif_I.in_bcnt \extif_I.out_filled 1'0 \in_flush_now \in_flush_time 3'000 \extif_I.ena }
  connect \extif_I.ep_rx_addr_0 { 1'0 \extif_I.out_msb \extif_I.out_lsb [5:1] }
  connect \extif_I.ep_rx_data_1 { \usb_I.rx_buf_I.ram_I.ram_rd_data [15] \usb_I.rx_buf_I.ram_I.ram_rd_data [7] \usb_I.rx_buf_I.ram_I.ram_rd_data [11] \usb_I.rx_buf_I.ram_I.ram_rd_data [3] \usb_I.rx_buf_I.ram_I.ram_rd_data [13] \usb_I.rx_buf_I.ram_I.ram_rd_data [5] \usb_I.rx_buf_I.ram_I.ram_rd_data [9] \usb_I.rx_buf_I.ram_I.ram_rd_data [1] \usb_I.rx_buf_I.ram_I.ram_rd_data [14] \usb_I.rx_buf_I.ram_I.ram_rd_data [6] \usb_I.rx_buf_I.ram_I.ram_rd_data [10] \usb_I.rx_buf_I.ram_I.ram_rd_data [2] \usb_I.rx_buf_I.ram_I.ram_rd_data [12] \usb_I.rx_buf_I.ram_I.ram_rd_data [4] \usb_I.rx_buf_I.ram_I.ram_rd_data [8] \usb_I.rx_buf_I.ram_I.ram_rd_data [0] }
  connect \extif_I.ep_rx_re_0 1'1
  connect \extif_I.ep_tx_addr_0 { \extif_I.in_msb \extif_I.in_bcnt [5:1] }
  connect \extif_I.ep_tx_data_0 { \in_data \in_data }
  connect \extif_I.ep_tx_we_0 \extif_I.in_we
  connect \extif_I.ep_tx_wmsk_0 { 1'x \extif_I.in_bcnt [0] }
  connect \extif_I.in_data \in_data
  connect \extif_I.in_end 1'x
  connect \extif_I.in_flush_now \in_flush_now
  connect \extif_I.in_flush_time \in_flush_time
  connect \extif_I.in_last \in_last
  connect \extif_I.in_ready \in_ready
  connect \extif_I.in_valid \in_valid
  connect \extif_I.out_cnt [6] \extif_I.out_filled
  connect \extif_I.out_ready \out_ready
  connect \extif_I.rst \rst
  connect \extif_I.wb_ack \extif_I.b_ack
  connect \extif_I.wb_addr \cpu_I.cpu.bufreg.data [1:0]
  connect \extif_I.wb_cyc 1'x
  connect \extif_I.wb_rdata { 17'00000000000000000 \extif_I.in_bcnt \extif_I.out_filled 1'0 \in_flush_now \in_flush_time 3'000 \extif_I.ena }
  connect \extif_I.wb_wdata { \cpu_I.cpu.mem_if.dat [31:6] \cpu_I.cpu.mem_if.o_sh_done_r \cpu_I.cpu.mem_if.dat [4:0] }
  connect \extif_I.wb_we \cpu_I.cpu.decode.o_op_b_source
  connect \irom_I.clk \clk
  connect \irom_I.wb_addr \cpu_I.cpu.ctrl.o_ibus_adr [9:2]
  connect \irom_I.wb_cyc 1'x
  connect \irom_I.wb_rdata [1:0] \cpu_I.cpu.i_ibus_rdt [1:0]
  connect \out_data \extif_I.out_data
  connect \out_last \extif_I.out_last
  connect \out_valid \extif_I.out_valid
  connect \usb_I.buf_rx_addr_0 \usb_I.trans_I.addr
  connect \usb_I.buf_rx_data_0 \usb_I.rx_pkt_I.data
  connect \usb_I.buf_rx_wren_0 \usb_I.rx_buf_I.ram_I.wr_ena
  connect \usb_I.buf_tx_addr_0 \usb_I.trans_I.addr
  connect \usb_I.buf_tx_data_1 { \usb_I.tx_buf_I.ram_I.ram_rd_data [14] \usb_I.tx_buf_I.ram_I.ram_rd_data [6] \usb_I.tx_buf_I.ram_I.ram_rd_data [10] \usb_I.tx_buf_I.ram_I.ram_rd_data [2] \usb_I.tx_buf_I.ram_I.ram_rd_data [12] \usb_I.tx_buf_I.ram_I.ram_rd_data [4] \usb_I.tx_buf_I.ram_I.ram_rd_data [8] \usb_I.tx_buf_I.ram_I.ram_rd_data [0] }
  connect \usb_I.buf_tx_rden_0 \usb_I.tx_buf_I.ram_I.rd_ena
  connect \usb_I.cel_state \usb_I.trans_I.cel_state_i
  connect \usb_I.clk \clk
  connect \usb_I.csr_bus_ack \usb_I.csr_bus_req
  connect \usb_I.csr_bus_dout 16'xxxxxxxxxxxxxxxx
  connect \usb_I.csr_readout { \usb_I.cr_pu_ena 1'x \usb_I.trans_I.cel_state_i \usb_I.cr_cel_ena 2'xx \usb_I.rst_pending \usb_I.sof_pending \usb_I.cr_addr_chk \usb_I.cr_addr }
  connect \usb_I.ep_clk \clk
  connect \usb_I.ep_rx_data_1 { \usb_I.rx_buf_I.ram_I.ram_rd_data [15] \usb_I.rx_buf_I.ram_I.ram_rd_data [7] \usb_I.rx_buf_I.ram_I.ram_rd_data [11] \usb_I.rx_buf_I.ram_I.ram_rd_data [3] \usb_I.rx_buf_I.ram_I.ram_rd_data [13] \usb_I.rx_buf_I.ram_I.ram_rd_data [5] \usb_I.rx_buf_I.ram_I.ram_rd_data [9] \usb_I.rx_buf_I.ram_I.ram_rd_data [1] \usb_I.rx_buf_I.ram_I.ram_rd_data [14] \usb_I.rx_buf_I.ram_I.ram_rd_data [6] \usb_I.rx_buf_I.ram_I.ram_rd_data [10] \usb_I.rx_buf_I.ram_I.ram_rd_data [2] \usb_I.rx_buf_I.ram_I.ram_rd_data [12] \usb_I.rx_buf_I.ram_I.ram_rd_data [4] \usb_I.rx_buf_I.ram_I.ram_rd_data [8] \usb_I.rx_buf_I.ram_I.ram_rd_data [0] }
  connect \usb_I.ep_rx_re_0 1'1
  connect \usb_I.ep_status_I.clk \clk
  connect \usb_I.ep_status_I.p_addr_0 { \usb_I.trans_I.trans_endp \usb_I.trans_I.trans_dir \usb_I.trans_I.epfw_state [1] 1'x \usb_I.trans_I.epfw_state [0] }
  connect \usb_I.ep_status_I.p_din_0 16'xxxx00xxxxxxxxxx
  connect \usb_I.ep_status_I.p_dout_3 [12:10] 3'xxx
  connect \usb_I.ep_status_I.p_zero_0 1'0
  connect \usb_I.ep_status_I.p_zero_1 1'0
  connect \usb_I.ep_status_I.p_zero_2 1'0
  connect \usb_I.ep_status_I.rst \rst
  connect \usb_I.ep_status_I.s_addr_0 \cpu_I.cpu.bufreg.data [7:0]
  connect \usb_I.ep_status_I.s_din_0 { \cpu_I.cpu.mem_if.dat [15:6] \cpu_I.cpu.mem_if.o_sh_done_r \cpu_I.cpu.mem_if.dat [4:0] }
  connect \usb_I.ep_status_I.s_read_0 \usb_I.ep_status_I.s_ready_0_i
  connect \usb_I.ep_status_I.s_ready_0 \usb_I.ep_status_I.s_ready_0_i
  connect \usb_I.ep_status_I.s_write_0 \usb_I.eps_bus_write
  connect \usb_I.ep_status_I.s_zero_0 1'x
  connect \usb_I.ep_tx_addr_0 \ep_tx_addr_0
  connect \usb_I.ep_tx_data_0 \ep_tx_data_0
  connect \usb_I.ep_tx_we_0 \ep_tx_we_0
  connect \usb_I.ep_tx_wmsk_0 \ep_tx_wmsk_0
  connect \usb_I.eps_addr_0 { \usb_I.trans_I.trans_endp \usb_I.trans_I.trans_dir \usb_I.trans_I.epfw_state [1] 1'x \usb_I.trans_I.epfw_state [0] }
  connect \usb_I.eps_bus_dout \usb_I.ep_status_I.s_dout_3
  connect \usb_I.eps_bus_ready \usb_I.ep_status_I.s_ready_0_i
  connect \usb_I.eps_bus_req_ok 1'x
  connect \usb_I.eps_bus_zero 1'x
  connect \usb_I.eps_rddata_3 { \usb_I.ep_status_I.p_dout_3 [15:13] 3'xxx \usb_I.ep_status_I.p_dout_3 [9:0] }
  connect \usb_I.eps_read_0 \usb_I.ep_status_I.p_read_0
  connect \usb_I.eps_wrdata_0 16'xxxx00xxxxxxxxxx
  connect \usb_I.eps_write_0 \usb_I.ep_status_I.p_write_0
  connect \usb_I.eps_zero_0 1'0
  connect \usb_I.evt_data { \usb_I.trans_I.mc_opcode [3:0] \usb_I.trans_I.trans_endp \usb_I.trans_I.trans_dir \usb_I.trans_I.trans_is_setup \usb_I.trans_I.ep_bd_idx_cur 1'0 }
  connect \usb_I.evt_rd_data { \usb_I.genblk1.evt_cnt 12'000000000000 }
  connect \usb_I.evt_rd_rdy 1'1
  connect \usb_I.irq 1'x
  connect \usb_I.oob_se0 1'x
  connect \usb_I.oob_sof 1'x
  connect \usb_I.pad_dn \usb_dn
  connect \usb_I.pad_dp \usb_dp
  connect \usb_I.phy_I.clk \clk
  connect \usb_I.phy_I.dn_state [1] \usb_I.phy_I.rx_dn
  connect \usb_I.phy_I.dp_state [1] \usb_I.phy_I.rx_dp
  connect \usb_I.phy_I.pad_dn \usb_dn
  connect \usb_I.phy_I.pad_dp \usb_dp
  connect \usb_I.phy_I.rst \rst
  connect \usb_I.phy_I.rx_chg 1'x
  connect \usb_I.phy_I.tx_en \usb_I.tx_ll_I.out_active
  connect \usb_I.phy_rx_chg 1'x
  connect \usb_I.phy_rx_dn \usb_I.phy_I.rx_dn
  connect \usb_I.phy_rx_dp \usb_I.phy_I.rx_dp
  connect \usb_I.phy_tx_dn \usb_I.phy_I.tx_dn
  connect \usb_I.phy_tx_dp \usb_I.phy_I.tx_dp
  connect \usb_I.phy_tx_en \usb_I.tx_ll_I.out_active
  connect \usb_I.rst \rst
  connect \usb_I.rx_buf_I.ram_I.bitrev16$func$/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:81$1938.sig 16'xxxxxxxxxxxxxxxx
  connect \usb_I.rx_buf_I.ram_I.bitrev16$func$/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:91$1939.sig 16'xxxxxxxxxxxxxxxx
  connect \usb_I.rx_buf_I.ram_I.bitrev16$func$/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:92$1940.sig 16'xxxxxxxxxxxxxxxx
  connect \usb_I.rx_buf_I.ram_I.genblk1.wr_data_i { 1'0 \usb_I.rx_pkt_I.data [7] 1'0 \usb_I.rx_pkt_I.data [3] 1'0 \usb_I.rx_pkt_I.data [5] 1'0 \usb_I.rx_pkt_I.data [1] 1'0 \usb_I.rx_pkt_I.data [6] 1'0 \usb_I.rx_pkt_I.data [2] 1'0 \usb_I.rx_pkt_I.data [4] 1'0 \usb_I.rx_pkt_I.data [0] }
  connect \usb_I.rx_buf_I.ram_I.genblk1.wr_mask_i 16'0000000000000000
  connect \usb_I.rx_buf_I.ram_I.ram_rd_addr { 3'000 \usb_I.ep_rx_addr_0 }
  connect \usb_I.rx_buf_I.ram_I.ram_wr_addr { 2'00 \usb_I.trans_I.addr [0] \usb_I.trans_I.addr [8:1] }
  connect \usb_I.rx_buf_I.ram_I.ram_wr_data { 1'0 \usb_I.rx_pkt_I.data [7] 1'0 \usb_I.rx_pkt_I.data [3] 1'0 \usb_I.rx_pkt_I.data [5] 1'0 \usb_I.rx_pkt_I.data [1] 1'0 \usb_I.rx_pkt_I.data [6] 1'0 \usb_I.rx_pkt_I.data [2] 1'0 \usb_I.rx_pkt_I.data [4] 1'0 \usb_I.rx_pkt_I.data [0] }
  connect \usb_I.rx_buf_I.ram_I.ram_wr_mask 16'0000000000000000
  connect \usb_I.rx_buf_I.ram_I.rd_addr \usb_I.ep_rx_addr_0
  connect \usb_I.rx_buf_I.ram_I.rd_clk \clk
  connect \usb_I.rx_buf_I.ram_I.rd_data { \usb_I.rx_buf_I.ram_I.ram_rd_data [15] \usb_I.rx_buf_I.ram_I.ram_rd_data [7] \usb_I.rx_buf_I.ram_I.ram_rd_data [11] \usb_I.rx_buf_I.ram_I.ram_rd_data [3] \usb_I.rx_buf_I.ram_I.ram_rd_data [13] \usb_I.rx_buf_I.ram_I.ram_rd_data [5] \usb_I.rx_buf_I.ram_I.ram_rd_data [9] \usb_I.rx_buf_I.ram_I.ram_rd_data [1] \usb_I.rx_buf_I.ram_I.ram_rd_data [14] \usb_I.rx_buf_I.ram_I.ram_rd_data [6] \usb_I.rx_buf_I.ram_I.ram_rd_data [10] \usb_I.rx_buf_I.ram_I.ram_rd_data [2] \usb_I.rx_buf_I.ram_I.ram_rd_data [12] \usb_I.rx_buf_I.ram_I.ram_rd_data [4] \usb_I.rx_buf_I.ram_I.ram_rd_data [8] \usb_I.rx_buf_I.ram_I.ram_rd_data [0] }
  connect \usb_I.rx_buf_I.ram_I.rd_data_i { \usb_I.rx_buf_I.ram_I.ram_rd_data [15] \usb_I.rx_buf_I.ram_I.ram_rd_data [7] \usb_I.rx_buf_I.ram_I.ram_rd_data [11] \usb_I.rx_buf_I.ram_I.ram_rd_data [3] \usb_I.rx_buf_I.ram_I.ram_rd_data [13] \usb_I.rx_buf_I.ram_I.ram_rd_data [5] \usb_I.rx_buf_I.ram_I.ram_rd_data [9] \usb_I.rx_buf_I.ram_I.ram_rd_data [1] \usb_I.rx_buf_I.ram_I.ram_rd_data [14] \usb_I.rx_buf_I.ram_I.ram_rd_data [6] \usb_I.rx_buf_I.ram_I.ram_rd_data [10] \usb_I.rx_buf_I.ram_I.ram_rd_data [2] \usb_I.rx_buf_I.ram_I.ram_rd_data [12] \usb_I.rx_buf_I.ram_I.ram_rd_data [4] \usb_I.rx_buf_I.ram_I.ram_rd_data [8] \usb_I.rx_buf_I.ram_I.ram_rd_data [0] }
  connect \usb_I.rx_buf_I.ram_I.rd_ena 1'1
  connect \usb_I.rx_buf_I.ram_I.wr_addr \usb_I.trans_I.addr
  connect \usb_I.rx_buf_I.ram_I.wr_clk \clk
  connect \usb_I.rx_buf_I.ram_I.wr_data \usb_I.rx_pkt_I.data
  connect \usb_I.rx_buf_I.ram_I.wr_mask 8'00000000
  connect \usb_I.rx_buf_I.rd_addr_0 \usb_I.ep_rx_addr_0
  connect \usb_I.rx_buf_I.rd_clk \clk
  connect \usb_I.rx_buf_I.rd_data_1 { \usb_I.rx_buf_I.ram_I.ram_rd_data [15] \usb_I.rx_buf_I.ram_I.ram_rd_data [7] \usb_I.rx_buf_I.ram_I.ram_rd_data [11] \usb_I.rx_buf_I.ram_I.ram_rd_data [3] \usb_I.rx_buf_I.ram_I.ram_rd_data [13] \usb_I.rx_buf_I.ram_I.ram_rd_data [5] \usb_I.rx_buf_I.ram_I.ram_rd_data [9] \usb_I.rx_buf_I.ram_I.ram_rd_data [1] \usb_I.rx_buf_I.ram_I.ram_rd_data [14] \usb_I.rx_buf_I.ram_I.ram_rd_data [6] \usb_I.rx_buf_I.ram_I.ram_rd_data [10] \usb_I.rx_buf_I.ram_I.ram_rd_data [2] \usb_I.rx_buf_I.ram_I.ram_rd_data [12] \usb_I.rx_buf_I.ram_I.ram_rd_data [4] \usb_I.rx_buf_I.ram_I.ram_rd_data [8] \usb_I.rx_buf_I.ram_I.ram_rd_data [0] }
  connect \usb_I.rx_buf_I.rd_en_0 1'1
  connect \usb_I.rx_buf_I.wr_addr_0 \usb_I.trans_I.addr
  connect \usb_I.rx_buf_I.wr_clk \clk
  connect \usb_I.rx_buf_I.wr_data_0 \usb_I.rx_pkt_I.data
  connect \usb_I.rx_buf_I.wr_en_0 \usb_I.rx_buf_I.ram_I.wr_ena
  connect \usb_I.rx_buf_I.wr_mask_0 1'0
  connect \usb_I.rx_buf_I.wr_mask_i_0 8'00000000
  connect \usb_I.rx_ll_I.clk \clk
  connect \usb_I.rx_ll_I.dec_eop_state_1 [2] \usb_I.rx_ll_I.dec_eop_1
  connect \usb_I.rx_ll_I.dec_rep_1 \usb_I.rx_ll_I.dec_rep_state_1 [2:0]
  connect \usb_I.rx_ll_I.dec_rep_state_1 [3] \usb_I.rx_ll_I.dec_bs_err_1
  connect \usb_I.rx_ll_I.dec_sync_state_1 [3] \usb_I.rx_ll_I.dec_sync_1
  connect \usb_I.rx_ll_I.ll_bit \usb_I.rx_ll_I.dec_bit_1
  connect \usb_I.rx_ll_I.ll_bs_err \usb_I.rx_ll_I.dec_bs_err_1
  connect \usb_I.rx_ll_I.ll_bs_skip \usb_I.rx_ll_I.dec_bs_skip_1
  connect \usb_I.rx_ll_I.ll_eop \usb_I.rx_ll_I.dec_eop_1
  connect \usb_I.rx_ll_I.ll_sym \usb_I.rx_ll_I.dec_sym_1
  connect \usb_I.rx_ll_I.ll_sync \usb_I.rx_ll_I.dec_sync_1
  connect \usb_I.rx_ll_I.ll_valid \usb_I.rx_ll_I.dec_valid_1
  connect \usb_I.rx_ll_I.phy_rx_chg 1'x
  connect \usb_I.rx_ll_I.phy_rx_dn \usb_I.phy_I.rx_dn
  connect \usb_I.rx_ll_I.phy_rx_dp \usb_I.phy_I.rx_dp
  connect \usb_I.rx_ll_I.rst \rst
  connect \usb_I.rx_ll_I.samp_sym_0 { \usb_I.phy_I.rx_dp \usb_I.phy_I.rx_dn }
  connect \usb_I.rx_pkt_I.bit_cnt [3] \usb_I.rx_pkt_I.bit_last
  connect \usb_I.rx_pkt_I.clk \clk
  connect \usb_I.rx_pkt_I.crc_16_I.clk \clk
  connect \usb_I.rx_pkt_I.crc_16_I.crc { \usb_I.rx_pkt_I.crc_16_I.state [0] \usb_I.rx_pkt_I.crc_16_I.state [1] \usb_I.rx_pkt_I.crc_16_I.state [2] \usb_I.rx_pkt_I.crc_16_I.state [3] \usb_I.rx_pkt_I.crc_16_I.state [4] \usb_I.rx_pkt_I.crc_16_I.state [5] \usb_I.rx_pkt_I.crc_16_I.state [6] \usb_I.rx_pkt_I.crc_16_I.state [7] \usb_I.rx_pkt_I.crc_16_I.state [8] \usb_I.rx_pkt_I.crc_16_I.state [9] \usb_I.rx_pkt_I.crc_16_I.state [10] \usb_I.rx_pkt_I.crc_16_I.state [11] \usb_I.rx_pkt_I.crc_16_I.state [12] \usb_I.rx_pkt_I.crc_16_I.state [13] \usb_I.rx_pkt_I.crc_16_I.state [14] \usb_I.rx_pkt_I.crc_16_I.state [15] }
  connect \usb_I.rx_pkt_I.crc_16_I.crc_match \usb_I.rx_pkt_I.crc16_match
  connect \usb_I.rx_pkt_I.crc_16_I.in_bit \usb_I.rx_ll_I.dec_bit_1
  connect \usb_I.rx_pkt_I.crc_16_I.in_first \usb_I.rx_pkt_I.crc_in_first
  connect \usb_I.rx_pkt_I.crc_16_I.rst \rst
  connect { \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [15:14] \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [1] } 3'xxx
  connect { \usb_I.rx_pkt_I.crc_16_I.state_nxt [14:3] \usb_I.rx_pkt_I.crc_16_I.state_nxt [1] } { \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [13:2] \usb_I.rx_pkt_I.crc_16_I.state_fb_mux [0] }
  connect \usb_I.rx_pkt_I.crc_16_I.state_upd_mux 16'x000000000000x0x
  connect \usb_I.rx_pkt_I.crc_5_I.clk \clk
  connect \usb_I.rx_pkt_I.crc_5_I.crc { \usb_I.rx_pkt_I.crc_5_I.state [0] \usb_I.rx_pkt_I.crc_5_I.state [1] \usb_I.rx_pkt_I.crc_5_I.state [2] \usb_I.rx_pkt_I.crc_5_I.state [3] \usb_I.rx_pkt_I.crc_5_I.state [4] }
  connect \usb_I.rx_pkt_I.crc_5_I.crc_match \usb_I.rx_pkt_I.crc5_match
  connect \usb_I.rx_pkt_I.crc_5_I.in_bit \usb_I.rx_ll_I.dec_bit_1
  connect \usb_I.rx_pkt_I.crc_5_I.in_first \usb_I.rx_pkt_I.crc_in_first
  connect \usb_I.rx_pkt_I.crc_5_I.in_valid \usb_I.rx_pkt_I.crc_16_I.in_valid
  connect \usb_I.rx_pkt_I.crc_5_I.rst \rst
  connect { \usb_I.rx_pkt_I.crc_5_I.state_fb_mux [4] \usb_I.rx_pkt_I.crc_5_I.state_fb_mux [1] } 2'xx
  connect { \usb_I.rx_pkt_I.crc_5_I.state_nxt [4:3] \usb_I.rx_pkt_I.crc_5_I.state_nxt [1] } { \usb_I.rx_pkt_I.crc_5_I.state_fb_mux [3:2] \usb_I.rx_pkt_I.crc_5_I.state_fb_mux [0] }
  connect \usb_I.rx_pkt_I.crc_5_I.state_upd_mux 5'00x0x
  connect \usb_I.rx_pkt_I.crc_in_bit \usb_I.rx_ll_I.dec_bit_1
  connect \usb_I.rx_pkt_I.crc_in_valid \usb_I.rx_pkt_I.crc_16_I.in_valid
  connect \usb_I.rx_pkt_I.data_nxt { \usb_I.rx_ll_I.dec_bit_1 \usb_I.rx_pkt_I.data [7:1] }
  connect \usb_I.rx_pkt_I.inhibit \usb_I.tx_ll_I.out_active
  connect \usb_I.rx_pkt_I.ll_bit \usb_I.rx_ll_I.dec_bit_1
  connect \usb_I.rx_pkt_I.ll_bs_err \usb_I.rx_ll_I.dec_bs_err_1
  connect \usb_I.rx_pkt_I.ll_bs_skip \usb_I.rx_ll_I.dec_bs_skip_1
  connect \usb_I.rx_pkt_I.ll_eop \usb_I.rx_ll_I.dec_eop_1
  connect \usb_I.rx_pkt_I.ll_sym \usb_I.rx_ll_I.dec_sym_1
  connect \usb_I.rx_pkt_I.ll_sync \usb_I.rx_ll_I.dec_sync_1
  connect \usb_I.rx_pkt_I.ll_valid \usb_I.rx_ll_I.dec_valid_1
  connect \usb_I.rx_pkt_I.llu_bit_stb \usb_I.rx_pkt_I.crc_16_I.in_valid
  connect \usb_I.rx_pkt_I.pkt_addr \usb_I.rx_pkt_I.token_data [6:0]
  connect \usb_I.rx_pkt_I.pkt_data \usb_I.rx_pkt_I.data
  connect \usb_I.rx_pkt_I.pkt_endp \usb_I.rx_pkt_I.token_data [10:7]
  connect \usb_I.rx_pkt_I.pkt_frameno \usb_I.rx_pkt_I.token_data
  connect \usb_I.rx_pkt_I.pkt_is_data \usb_I.rx_pkt_I.pid_is_data
  connect \usb_I.rx_pkt_I.pkt_is_handshake \usb_I.rx_pkt_I.pid_is_handshake
  connect \usb_I.rx_pkt_I.pkt_is_sof \usb_I.rx_pkt_I.pid_is_sof
  connect \usb_I.rx_pkt_I.pkt_is_token \usb_I.rx_pkt_I.pid_is_token
  connect \usb_I.rx_pkt_I.pkt_pid \usb_I.rx_pkt_I.pid
  connect \usb_I.rx_pkt_I.rst \rst
  connect \usb_I.rxll_bit \usb_I.rx_ll_I.dec_bit_1
  connect \usb_I.rxll_bs_err \usb_I.rx_ll_I.dec_bs_err_1
  connect \usb_I.rxll_bs_skip \usb_I.rx_ll_I.dec_bs_skip_1
  connect \usb_I.rxll_eop \usb_I.rx_ll_I.dec_eop_1
  connect \usb_I.rxll_sym \usb_I.rx_ll_I.dec_sym_1
  connect \usb_I.rxll_sync \usb_I.rx_ll_I.dec_sync_1
  connect \usb_I.rxll_valid \usb_I.rx_ll_I.dec_valid_1
  connect \usb_I.rxpkt_addr \usb_I.rx_pkt_I.token_data [6:0]
  connect \usb_I.rxpkt_data \usb_I.rx_pkt_I.data
  connect \usb_I.rxpkt_data_stb \usb_I.rx_pkt_I.pkt_data_stb
  connect \usb_I.rxpkt_done_err \usb_I.rx_pkt_I.pkt_done_err
  connect \usb_I.rxpkt_done_ok \usb_I.rx_pkt_I.pkt_done_ok
  connect \usb_I.rxpkt_endp \usb_I.rx_pkt_I.token_data [10:7]
  connect \usb_I.rxpkt_frameno \usb_I.rx_pkt_I.token_data
  connect \usb_I.rxpkt_is_data \usb_I.rx_pkt_I.pid_is_data
  connect \usb_I.rxpkt_is_handshake \usb_I.rx_pkt_I.pid_is_handshake
  connect \usb_I.rxpkt_is_sof \usb_I.rx_pkt_I.pid_is_sof
  connect \usb_I.rxpkt_is_token \usb_I.rx_pkt_I.pid_is_token
  connect \usb_I.rxpkt_pid \usb_I.rx_pkt_I.pid
  connect \usb_I.rxpkt_start \usb_I.rx_pkt_I.pkt_start
  connect \usb_I.trans_I.buf_rx_addr_0 \usb_I.trans_I.addr
  connect \usb_I.trans_I.buf_rx_data_0 \usb_I.rx_pkt_I.data
  connect \usb_I.trans_I.buf_rx_wren_0 \usb_I.rx_buf_I.ram_I.wr_ena
  connect \usb_I.trans_I.buf_tx_addr_0 \usb_I.trans_I.addr
  connect \usb_I.trans_I.buf_tx_data_1 { \usb_I.tx_buf_I.ram_I.ram_rd_data [14] \usb_I.tx_buf_I.ram_I.ram_rd_data [6] \usb_I.tx_buf_I.ram_I.ram_rd_data [10] \usb_I.tx_buf_I.ram_I.ram_rd_data [2] \usb_I.tx_buf_I.ram_I.ram_rd_data [12] \usb_I.tx_buf_I.ram_I.ram_rd_data [4] \usb_I.tx_buf_I.ram_I.ram_rd_data [8] \usb_I.tx_buf_I.ram_I.ram_rd_data [0] }
  connect \usb_I.trans_I.buf_tx_rden_0 \usb_I.tx_buf_I.ram_I.rd_ena
  connect \usb_I.trans_I.cel_ena \usb_I.cr_cel_ena
  connect \usb_I.trans_I.cel_rel \usb_I.cel_rel
  connect \usb_I.trans_I.cel_state \usb_I.trans_I.cel_state_i
  connect \usb_I.trans_I.clk \clk
  connect \usb_I.trans_I.cr_addr \usb_I.cr_addr
  connect \usb_I.trans_I.cr_addr_chk \usb_I.cr_addr_chk
  connect \usb_I.trans_I.epfw_state [3:2] { \usb_I.ep_status_I.p_write_0 \usb_I.ep_status_I.p_read_0 }
  connect \usb_I.trans_I.eps_addr_0 { \usb_I.trans_I.trans_endp \usb_I.trans_I.trans_dir \usb_I.trans_I.epfw_state [1] 1'x \usb_I.trans_I.epfw_state [0] }
  connect \usb_I.trans_I.eps_rddata_3 { \usb_I.ep_status_I.p_dout_3 [15:13] 3'xxx \usb_I.ep_status_I.p_dout_3 [9:0] }
  connect \usb_I.trans_I.eps_read_0 \usb_I.ep_status_I.p_read_0
  connect \usb_I.trans_I.eps_wrdata_0 16'xxxx00xxxxxxxxxx
  connect \usb_I.trans_I.eps_write_0 \usb_I.ep_status_I.p_write_0
  connect \usb_I.trans_I.eps_zero_0 1'0
  connect \usb_I.trans_I.evt_data { \usb_I.trans_I.mc_opcode [3:0] \usb_I.trans_I.trans_endp \usb_I.trans_I.trans_dir \usb_I.trans_I.trans_is_setup \usb_I.trans_I.ep_bd_idx_cur 1'0 }
  connect \usb_I.trans_I.evt_rst 4'xxxx
  connect \usb_I.trans_I.evt_set { 1'x \usb_I.tx_pkt_I.pkt_done \usb_I.rx_pkt_I.pkt_done_err \usb_I.rx_pkt_I.pkt_done_ok }
  connect \usb_I.trans_I.evt_stb \usb_I.evt_stb
  connect \usb_I.trans_I.len_bd_dec 1'x
  connect \usb_I.trans_I.len_xf_inc \usb_I.rx_pkt_I.pkt_data_stb
  connect \usb_I.trans_I.mc_jmp 1'x
  connect \usb_I.trans_I.mc_match 1'x
  connect \usb_I.trans_I.mc_op_notify \usb_I.evt_stb
  connect \usb_I.trans_I.rst \rst
  connect \usb_I.trans_I.rto_now 1'x
  connect \usb_I.trans_I.rxpkt_addr \usb_I.rx_pkt_I.token_data [6:0]
  connect \usb_I.trans_I.rxpkt_data \usb_I.rx_pkt_I.data
  connect \usb_I.trans_I.rxpkt_data_stb \usb_I.rx_pkt_I.pkt_data_stb
  connect \usb_I.trans_I.rxpkt_done_err \usb_I.rx_pkt_I.pkt_done_err
  connect \usb_I.trans_I.rxpkt_done_ok \usb_I.rx_pkt_I.pkt_done_ok
  connect \usb_I.trans_I.rxpkt_endp \usb_I.rx_pkt_I.token_data [10:7]
  connect \usb_I.trans_I.rxpkt_frameno \usb_I.rx_pkt_I.token_data
  connect \usb_I.trans_I.rxpkt_is_data \usb_I.rx_pkt_I.pid_is_data
  connect \usb_I.trans_I.rxpkt_is_handshake \usb_I.rx_pkt_I.pid_is_handshake
  connect \usb_I.trans_I.rxpkt_is_sof \usb_I.rx_pkt_I.pid_is_sof
  connect \usb_I.trans_I.rxpkt_is_token \usb_I.rx_pkt_I.pid_is_token
  connect \usb_I.trans_I.rxpkt_pid \usb_I.rx_pkt_I.pid
  connect \usb_I.trans_I.rxpkt_start \usb_I.rx_pkt_I.pkt_start
  connect \usb_I.trans_I.txpkt_data { \usb_I.tx_buf_I.ram_I.ram_rd_data [14] \usb_I.tx_buf_I.ram_I.ram_rd_data [6] \usb_I.tx_buf_I.ram_I.ram_rd_data [10] \usb_I.tx_buf_I.ram_I.ram_rd_data [2] \usb_I.tx_buf_I.ram_I.ram_rd_data [12] \usb_I.tx_buf_I.ram_I.ram_rd_data [4] \usb_I.tx_buf_I.ram_I.ram_rd_data [8] \usb_I.tx_buf_I.ram_I.ram_rd_data [0] }
  connect \usb_I.trans_I.txpkt_data_ack \usb_I.tx_pkt_I.pkt_data_ack
  connect \usb_I.trans_I.txpkt_done \usb_I.tx_pkt_I.pkt_done
  connect \usb_I.trans_I.txpkt_len \usb_I.trans_I.bd_length [9:0]
  connect \usb_I.trans_I.txpkt_start \usb_I.trans_I.txpkt_start_i
  connect \usb_I.tx_buf_I.ram_I.bitrev16$func$/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:81$1956.sig 16'xxxxxxxxxxxxxxxx
  connect \usb_I.tx_buf_I.ram_I.bitrev16$func$/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:91$1957.sig 16'xxxxxxxxxxxxxxxx
  connect \usb_I.tx_buf_I.ram_I.bitrev16$func$/home/runner/work/no2muacm/no2muacm/gateware/cores/no2ice40/rtl/ice40_ebr.v:92$1958.sig 16'xxxxxxxxxxxxxxxx
  connect \usb_I.tx_buf_I.ram_I.genblk1.wr_data_i { \ep_tx_data_0 [15] \ep_tx_data_0 [7] \ep_tx_data_0 [11] \ep_tx_data_0 [3] \ep_tx_data_0 [13] \ep_tx_data_0 [5] \ep_tx_data_0 [9] \ep_tx_data_0 [1] \ep_tx_data_0 [14] \ep_tx_data_0 [6] \ep_tx_data_0 [10] \ep_tx_data_0 [2] \ep_tx_data_0 [12] \ep_tx_data_0 [4] \ep_tx_data_0 [8] \ep_tx_data_0 [0] }
  connect \usb_I.tx_buf_I.ram_I.genblk1.wr_mask_i { \ep_tx_wmsk_0 \ep_tx_wmsk_0 \ep_tx_wmsk_0 \ep_tx_wmsk_0 \ep_tx_wmsk_0 \ep_tx_wmsk_0 \ep_tx_wmsk_0 \ep_tx_wmsk_0 }
  connect \usb_I.tx_buf_I.ram_I.ram_rd_addr { 2'00 \usb_I.trans_I.addr [0] \usb_I.trans_I.addr [8:1] }
  connect \usb_I.tx_buf_I.ram_I.ram_wr_addr { 3'000 \ep_tx_addr_0 }
  connect \usb_I.tx_buf_I.ram_I.ram_wr_data { \ep_tx_data_0 [15] \ep_tx_data_0 [7] \ep_tx_data_0 [11] \ep_tx_data_0 [3] \ep_tx_data_0 [13] \ep_tx_data_0 [5] \ep_tx_data_0 [9] \ep_tx_data_0 [1] \ep_tx_data_0 [14] \ep_tx_data_0 [6] \ep_tx_data_0 [10] \ep_tx_data_0 [2] \ep_tx_data_0 [12] \ep_tx_data_0 [4] \ep_tx_data_0 [8] \ep_tx_data_0 [0] }
  connect \usb_I.tx_buf_I.ram_I.ram_wr_mask { \ep_tx_wmsk_0 \ep_tx_wmsk_0 \ep_tx_wmsk_0 \ep_tx_wmsk_0 \ep_tx_wmsk_0 \ep_tx_wmsk_0 \ep_tx_wmsk_0 \ep_tx_wmsk_0 }
  connect \usb_I.tx_buf_I.ram_I.rd_addr \usb_I.trans_I.addr
  connect \usb_I.tx_buf_I.ram_I.rd_clk \clk
  connect \usb_I.tx_buf_I.ram_I.rd_data { \usb_I.tx_buf_I.ram_I.ram_rd_data [14] \usb_I.tx_buf_I.ram_I.ram_rd_data [6] \usb_I.tx_buf_I.ram_I.ram_rd_data [10] \usb_I.tx_buf_I.ram_I.ram_rd_data [2] \usb_I.tx_buf_I.ram_I.ram_rd_data [12] \usb_I.tx_buf_I.ram_I.ram_rd_data [4] \usb_I.tx_buf_I.ram_I.ram_rd_data [8] \usb_I.tx_buf_I.ram_I.ram_rd_data [0] }
  connect \usb_I.tx_buf_I.ram_I.rd_data_i { \usb_I.tx_buf_I.ram_I.ram_rd_data [15] \usb_I.tx_buf_I.ram_I.ram_rd_data [7] \usb_I.tx_buf_I.ram_I.ram_rd_data [11] \usb_I.tx_buf_I.ram_I.ram_rd_data [3] \usb_I.tx_buf_I.ram_I.ram_rd_data [13] \usb_I.tx_buf_I.ram_I.ram_rd_data [5] \usb_I.tx_buf_I.ram_I.ram_rd_data [9] \usb_I.tx_buf_I.ram_I.ram_rd_data [1] \usb_I.tx_buf_I.ram_I.ram_rd_data [14] \usb_I.tx_buf_I.ram_I.ram_rd_data [6] \usb_I.tx_buf_I.ram_I.ram_rd_data [10] \usb_I.tx_buf_I.ram_I.ram_rd_data [2] \usb_I.tx_buf_I.ram_I.ram_rd_data [12] \usb_I.tx_buf_I.ram_I.ram_rd_data [4] \usb_I.tx_buf_I.ram_I.ram_rd_data [8] \usb_I.tx_buf_I.ram_I.ram_rd_data [0] }
  connect \usb_I.tx_buf_I.ram_I.wr_addr \ep_tx_addr_0
  connect \usb_I.tx_buf_I.ram_I.wr_clk \clk
  connect \usb_I.tx_buf_I.ram_I.wr_data \ep_tx_data_0
  connect \usb_I.tx_buf_I.ram_I.wr_ena \ep_tx_we_0
  connect \usb_I.tx_buf_I.ram_I.wr_mask { \ep_tx_wmsk_0 [1] \ep_tx_wmsk_0 [1] \ep_tx_wmsk_0 [1] \ep_tx_wmsk_0 [1] \ep_tx_wmsk_0 [1] \ep_tx_wmsk_0 [1] \ep_tx_wmsk_0 [1] \ep_tx_wmsk_0 \ep_tx_wmsk_0 [0] \ep_tx_wmsk_0 [0] \ep_tx_wmsk_0 [0] \ep_tx_wmsk_0 [0] \ep_tx_wmsk_0 [0] \ep_tx_wmsk_0 [0] \ep_tx_wmsk_0 [0] }
  connect \usb_I.tx_buf_I.rd_addr_0 \usb_I.trans_I.addr
  connect \usb_I.tx_buf_I.rd_clk \clk
  connect \usb_I.tx_buf_I.rd_data_1 { \usb_I.tx_buf_I.ram_I.ram_rd_data [14] \usb_I.tx_buf_I.ram_I.ram_rd_data [6] \usb_I.tx_buf_I.ram_I.ram_rd_data [10] \usb_I.tx_buf_I.ram_I.ram_rd_data [2] \usb_I.tx_buf_I.ram_I.ram_rd_data [12] \usb_I.tx_buf_I.ram_I.ram_rd_data [4] \usb_I.tx_buf_I.ram_I.ram_rd_data [8] \usb_I.tx_buf_I.ram_I.ram_rd_data [0] }
  connect \usb_I.tx_buf_I.rd_en_0 \usb_I.tx_buf_I.ram_I.rd_ena
  connect \usb_I.tx_buf_I.wr_addr_0 \ep_tx_addr_0
  connect \usb_I.tx_buf_I.wr_clk \clk
  connect \usb_I.tx_buf_I.wr_data_0 \ep_tx_data_0
  connect \usb_I.tx_buf_I.wr_en_0 \ep_tx_we_0
  connect \usb_I.tx_buf_I.wr_mask_0 \ep_tx_wmsk_0
  connect \usb_I.tx_buf_I.wr_mask_i_0 { \ep_tx_wmsk_0 [1] \ep_tx_wmsk_0 [1] \ep_tx_wmsk_0 [1] \ep_tx_wmsk_0 [1] \ep_tx_wmsk_0 [1] \ep_tx_wmsk_0 [1] \ep_tx_wmsk_0 [1] \ep_tx_wmsk_0 \ep_tx_wmsk_0 [0] \ep_tx_wmsk_0 [0] \ep_tx_wmsk_0 [0] \ep_tx_wmsk_0 [0] \ep_tx_wmsk_0 [0] \ep_tx_wmsk_0 [0] \ep_tx_wmsk_0 [0] }
  connect \usb_I.tx_ll_I.br_cnt [2] \usb_I.tx_ll_I.br_now
  connect \usb_I.tx_ll_I.bs_bit 1'x
  connect \usb_I.tx_ll_I.clk \clk
  connect \usb_I.tx_ll_I.ll_last 1'x
  connect \usb_I.tx_ll_I.ll_start \usb_I.tx_pkt_I.ll_start
  connect \usb_I.tx_ll_I.out_sym { \usb_I.phy_I.tx_dp \usb_I.phy_I.tx_dn }
  connect \usb_I.tx_ll_I.out_sym_nxt 2'xx
  connect \usb_I.tx_ll_I.phy_tx_dn \usb_I.phy_I.tx_dn
  connect \usb_I.tx_ll_I.phy_tx_dp \usb_I.phy_I.tx_dp
  connect \usb_I.tx_ll_I.phy_tx_en \usb_I.tx_ll_I.out_active
  connect \usb_I.tx_ll_I.rst \rst
  connect \usb_I.tx_ll_I.state [2] \usb_I.tx_ll_I.active
  connect \usb_I.tx_pkt_I.clk \clk
  connect \usb_I.tx_pkt_I.crc { \usb_I.tx_pkt_I.crc_16_I.state [0] \usb_I.tx_pkt_I.crc_16_I.state [1] \usb_I.tx_pkt_I.crc_16_I.state [2] \usb_I.tx_pkt_I.crc_16_I.state [3] \usb_I.tx_pkt_I.crc_16_I.state [4] \usb_I.tx_pkt_I.crc_16_I.state [5] \usb_I.tx_pkt_I.crc_16_I.state [6] \usb_I.tx_pkt_I.crc_16_I.state [7] \usb_I.tx_pkt_I.crc_16_I.state [8] \usb_I.tx_pkt_I.crc_16_I.state [9] \usb_I.tx_pkt_I.crc_16_I.state [10] \usb_I.tx_pkt_I.crc_16_I.state [11] \usb_I.tx_pkt_I.crc_16_I.state [12] \usb_I.tx_pkt_I.crc_16_I.state [13] \usb_I.tx_pkt_I.crc_16_I.state [14] \usb_I.tx_pkt_I.crc_16_I.state [15] }
  connect \usb_I.tx_pkt_I.crc_16_I.clk \clk
  connect \usb_I.tx_pkt_I.crc_16_I.crc { \usb_I.tx_pkt_I.crc_16_I.state [0] \usb_I.tx_pkt_I.crc_16_I.state [1] \usb_I.tx_pkt_I.crc_16_I.state [2] \usb_I.tx_pkt_I.crc_16_I.state [3] \usb_I.tx_pkt_I.crc_16_I.state [4] \usb_I.tx_pkt_I.crc_16_I.state [5] \usb_I.tx_pkt_I.crc_16_I.state [6] \usb_I.tx_pkt_I.crc_16_I.state [7] \usb_I.tx_pkt_I.crc_16_I.state [8] \usb_I.tx_pkt_I.crc_16_I.state [9] \usb_I.tx_pkt_I.crc_16_I.state [10] \usb_I.tx_pkt_I.crc_16_I.state [11] \usb_I.tx_pkt_I.crc_16_I.state [12] \usb_I.tx_pkt_I.crc_16_I.state [13] \usb_I.tx_pkt_I.crc_16_I.state [14] \usb_I.tx_pkt_I.crc_16_I.state [15] }
  connect \usb_I.tx_pkt_I.crc_16_I.in_bit \usb_I.tx_ll_I.ll_bit
  connect \usb_I.tx_pkt_I.crc_16_I.in_first \usb_I.tx_pkt_I.crc_in_first
  connect \usb_I.tx_pkt_I.crc_16_I.in_valid \usb_I.tx_pkt_I.crc_in_valid
  connect \usb_I.tx_pkt_I.crc_16_I.rst \rst
  connect { \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [15:14] \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [1] } 3'xxx
  connect { \usb_I.tx_pkt_I.crc_16_I.state_nxt [14:3] \usb_I.tx_pkt_I.crc_16_I.state_nxt [1] } { \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [13:2] \usb_I.tx_pkt_I.crc_16_I.state_fb_mux [0] }
  connect \usb_I.tx_pkt_I.crc_16_I.state_upd_mux 16'x000000000000x0x
  connect \usb_I.tx_pkt_I.crc_in_bit \usb_I.tx_ll_I.ll_bit
  connect \usb_I.tx_pkt_I.len [10] \usb_I.tx_pkt_I.len_last
  connect \usb_I.tx_pkt_I.ll_ack \usb_I.tx_ll_I.ll_ack
  connect \usb_I.tx_pkt_I.ll_bit \usb_I.tx_ll_I.ll_bit
  connect \usb_I.tx_pkt_I.ll_last 1'x
  connect \usb_I.tx_pkt_I.next 1'x
  connect \usb_I.tx_pkt_I.pkt_data { \usb_I.tx_buf_I.ram_I.ram_rd_data [14] \usb_I.tx_buf_I.ram_I.ram_rd_data [6] \usb_I.tx_buf_I.ram_I.ram_rd_data [10] \usb_I.tx_buf_I.ram_I.ram_rd_data [2] \usb_I.tx_buf_I.ram_I.ram_rd_data [12] \usb_I.tx_buf_I.ram_I.ram_rd_data [4] \usb_I.tx_buf_I.ram_I.ram_rd_data [8] \usb_I.tx_buf_I.ram_I.ram_rd_data [0] }
  connect \usb_I.tx_pkt_I.pkt_len \usb_I.trans_I.bd_length [9:0]
  connect \usb_I.tx_pkt_I.pkt_pid \usb_I.trans_I.txpkt_pid
  connect \usb_I.tx_pkt_I.pkt_start \usb_I.trans_I.txpkt_start_i
  connect \usb_I.tx_pkt_I.rst \rst
  connect \usb_I.tx_pkt_I.shift_bit [3] \usb_I.tx_pkt_I.shift_last_bit
  connect \usb_I.tx_pkt_I.shift_data [0] \usb_I.tx_ll_I.ll_bit
  connect \usb_I.tx_pkt_I.shift_do_load 1'x
  connect \usb_I.tx_pkt_I.shift_load [6:0] 7'xxxxxxx
  connect \usb_I.txll_ack \usb_I.tx_ll_I.ll_ack
  connect \usb_I.txll_bit \usb_I.tx_ll_I.ll_bit
  connect \usb_I.txll_last 1'x
  connect \usb_I.txll_start \usb_I.tx_pkt_I.ll_start
  connect \usb_I.txpkt_data { \usb_I.tx_buf_I.ram_I.ram_rd_data [14] \usb_I.tx_buf_I.ram_I.ram_rd_data [6] \usb_I.tx_buf_I.ram_I.ram_rd_data [10] \usb_I.tx_buf_I.ram_I.ram_rd_data [2] \usb_I.tx_buf_I.ram_I.ram_rd_data [12] \usb_I.tx_buf_I.ram_I.ram_rd_data [4] \usb_I.tx_buf_I.ram_I.ram_rd_data [8] \usb_I.tx_buf_I.ram_I.ram_rd_data [0] }
  connect \usb_I.txpkt_data_ack \usb_I.tx_pkt_I.pkt_data_ack
  connect \usb_I.txpkt_done \usb_I.tx_pkt_I.pkt_done
  connect \usb_I.txpkt_len \usb_I.trans_I.bd_length [9:0]
  connect \usb_I.txpkt_pid \usb_I.trans_I.txpkt_pid
  connect \usb_I.txpkt_start \usb_I.trans_I.txpkt_start_i
  connect \usb_I.usb_reset 1'x
  connect \usb_I.usb_suspend 1'x
  connect \usb_I.wb_ack 1'x
  connect \usb_I.wb_addr { \cpu_I.cpu.bufreg.data [8] 3'000 \cpu_I.cpu.bufreg.data [7:0] }
  connect \usb_I.wb_cyc 1'x
  connect \usb_I.wb_rdata 16'xxxxxxxxxxxxxxxx
  connect \usb_I.wb_wdata { \cpu_I.cpu.mem_if.dat [15:6] \cpu_I.cpu.mem_if.o_sh_done_r \cpu_I.cpu.mem_if.dat [4:0] }
  connect \usb_I.wb_we \cpu_I.cpu.decode.o_op_b_source
  connect \usb_pu \usb_I.pad_pu
  connect \wb_dbus_ack 1'x
  connect \wb_dbus_addr { \cpu_I.cpu.bufreg.data 2'00 }
  connect \wb_dbus_cyc 1'x
  connect \wb_dbus_rdata 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
  connect \wb_dbus_sel 4'xxxx
  connect \wb_dbus_wdata { \cpu_I.cpu.mem_if.dat [31:6] \cpu_I.cpu.mem_if.o_sh_done_r \cpu_I.cpu.mem_if.dat [4:0] }
  connect \wb_dbus_we \cpu_I.cpu.decode.o_op_b_source
  connect \wb_eif_ack \extif_I.b_ack
  connect \wb_eif_addr \cpu_I.cpu.bufreg.data [1:0]
  connect \wb_eif_cyc 1'x
  connect \wb_eif_rdata { \extif_I.in_bcnt \extif_I.out_filled 1'0 \in_flush_now \in_flush_time 3'000 \extif_I.ena }
  connect \wb_eif_wdata { \cpu_I.cpu.mem_if.dat [31:6] \cpu_I.cpu.mem_if.o_sh_done_r \cpu_I.cpu.mem_if.dat [4:0] }
  connect \wb_eif_we \cpu_I.cpu.decode.o_op_b_source
  connect \wb_ep_ack \epbuf_I.b_ack
  connect \wb_ep_addr \cpu_I.cpu.bufreg.data [6:0]
  connect \wb_ep_cyc 1'x
  connect \wb_ep_rdata { \usb_I.rx_buf_I.ram_I.ram_rd_data [15] \usb_I.rx_buf_I.ram_I.ram_rd_data [7] \usb_I.rx_buf_I.ram_I.ram_rd_data [11] \usb_I.rx_buf_I.ram_I.ram_rd_data [3] \usb_I.rx_buf_I.ram_I.ram_rd_data [13] \usb_I.rx_buf_I.ram_I.ram_rd_data [5] \usb_I.rx_buf_I.ram_I.ram_rd_data [9] \usb_I.rx_buf_I.ram_I.ram_rd_data [1] \usb_I.rx_buf_I.ram_I.ram_rd_data [14] \usb_I.rx_buf_I.ram_I.ram_rd_data [6] \usb_I.rx_buf_I.ram_I.ram_rd_data [10] \usb_I.rx_buf_I.ram_I.ram_rd_data [2] \usb_I.rx_buf_I.ram_I.ram_rd_data [12] \usb_I.rx_buf_I.ram_I.ram_rd_data [4] \usb_I.rx_buf_I.ram_I.ram_rd_data [8] \usb_I.rx_buf_I.ram_I.ram_rd_data [0] \epbuf_I.ep_rx_data_lsb }
  connect \wb_ep_wdata { \cpu_I.cpu.mem_if.dat [31:6] \cpu_I.cpu.mem_if.o_sh_done_r \cpu_I.cpu.mem_if.dat [4:0] }
  connect \wb_ep_we \cpu_I.cpu.decode.o_op_b_source
  connect \wb_ep_wmsk 4'xxxx
  connect \wb_ibus_ack \irom_I.wb_ack
  connect \wb_ibus_addr { \cpu_I.cpu.ctrl.o_ibus_adr [31:1] \cpu_I.cpu.ctrl.pc }
  connect \wb_ibus_cyc 1'x
  connect \wb_ibus_rdata { \irom_I.wb_rdata [31:2] \cpu_I.cpu.i_ibus_rdt [1:0] }
  connect \wb_usb_ack 1'x
  connect \wb_usb_addr { \cpu_I.cpu.bufreg.data [8] 3'000 \cpu_I.cpu.bufreg.data [7:0] }
  connect \wb_usb_cyc 1'x
  connect \wb_usb_rdata 16'xxxxxxxxxxxxxxxx
  connect \wb_usb_wdata { \cpu_I.cpu.mem_if.dat [15:6] \cpu_I.cpu.mem_if.o_sh_done_r \cpu_I.cpu.mem_if.dat [4:0] }
  connect \wb_usb_we \cpu_I.cpu.decode.o_op_b_source
end
# META: {"vid": [428, 2], "pid": [430, 2], "dfu_disable": [354, 3], "serial": [232, 34, 334], "vendor": [196, 34, 342], "product": [160, 34, 350]}
