{'cnt': {'CDeps': [[[], [], ['wb_rst_i']],
                   [[],
                    [],
                    ['wb_rst_i'],
                    ['s1_wb_ack_i',
                     's1_wb_err_i',
                     's2_wb_ack_i',
                     's2_wb_err_i']],
                   [[],
                    [],
                    ['wb_rst_i'],
                    ['s1_wb_ack_i',
                     's1_wb_err_i',
                     's2_wb_ack_i',
                     's2_wb_err_i'],
                    ['s1_wb_cyc_o', 's2_wb_cyc_o']]],
         'CLines': [[None, None, '396:C'],
                    [None, None, '396:C', '399:C'],
                    [None, None, '396:C', '399:C', '402:C']],
         'Clocked': True,
         'DDeps': [[], [], ['cnt']],
         'DLines': ['397:D', '400:D', '403:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8340e50>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8345290>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8345610>]},
 'm1_addressed_s1': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['m1_wb_adr_i',
                                'ETH_BASE',
                                'm1_wb_adr_i',
                                'ETH_BASE',
                                'ETH_WIDTH']],
                     'DLines': ['203:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f88c809ab90>]},
 'm1_addressed_s2': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['m1_wb_adr_i',
                                'MEMORY_BASE',
                                'm1_wb_adr_i',
                                'MEMORY_BASE',
                                'MEMORY_WIDTH']],
                     'DLines': ['205:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f88c8473090>]},
 'm1_in_progress': {'CDeps': [[[],
                               [],
                               ['wb_rst_i'],
                               [],
                               ['m1_in_progress',
                                'm2_in_progress',
                                'm1_req',
                                'm2_req',
                                'm_wb_access_finished'],
                               []],
                              [[],
                               [],
                               ['wb_rst_i'],
                               [],
                               ['m1_in_progress',
                                'm2_in_progress',
                                'm1_req',
                                'm2_req',
                                'm_wb_access_finished'],
                               []],
                              [[],
                               [],
                               ['wb_rst_i'],
                               [],
                               ['m1_in_progress',
                                'm2_in_progress',
                                'm1_req',
                                'm2_req',
                                'm_wb_access_finished'],
                               []],
                              [[],
                               [],
                               ['wb_rst_i'],
                               [],
                               ['m1_in_progress',
                                'm2_in_progress',
                                'm1_req',
                                'm2_req',
                                'm_wb_access_finished'],
                               []],
                              [[],
                               [],
                               ['wb_rst_i'],
                               [],
                               ['m1_in_progress',
                                'm2_in_progress',
                                'm1_req',
                                'm2_req',
                                'm_wb_access_finished'],
                               []],
                              [[], [], ['wb_rst_i']]],
                    'CLines': [[None, None, '217:C', None, '236:C', None],
                               [None, None, '217:C', None, '236:C', None],
                               [None, None, '217:C', None, '236:C', None],
                               [None, None, '217:C', None, '236:C', None],
                               [None, None, '217:C', None, '236:C', None],
                               [None, None, '217:C']],
                    'Clocked': True,
                    'DDeps': [[], [], [], [], [], []],
                    'DLines': ['239:D',
                               '239:D',
                               '239:D',
                               '287:D',
                               '287:D',
                               '219:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c846abd0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c846abd0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c846abd0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c802d510>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c802d510>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8465510>]},
 'm1_req': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['m1_wb_cyc_i',
                       'm1_wb_stb_i',
                       'm1_addressed_s1',
                       'm1_addressed_s2']],
            'DLines': ['212:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f88c8473c10>]},
 'm1_wb_ack_o': {'CDeps': [[[], [], ['m1_in_progress']],
                           [[],
                            [],
                            ['m1_in_progress'],
                            [],
                            ['m1_addressed_s1']],
                           [[],
                            [],
                            ['m1_in_progress'],
                            [],
                            ['m1_addressed_s1'],
                            ['m1_addressed_s2']]],
                 'CLines': [[None, None, '320:C'],
                            [None, None, '320:C', None, '322:C'],
                            [None, None, '320:C', None, '322:C', '326:C']],
                 'Clocked': False,
                 'DDeps': [[], ['s1_wb_ack_i'], ['s2_wb_ack_i']],
                 'DLines': ['332:D', '323:D', '327:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8058550>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8039f10>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8058390>]},
 'm1_wb_dat_o': {'CDeps': [[[],
                            [],
                            ['m1_in_progress'],
                            [],
                            ['m1_addressed_s1']],
                           [[],
                            [],
                            ['m1_in_progress'],
                            [],
                            ['m1_addressed_s1'],
                            ['m1_addressed_s2']]],
                 'CLines': [[None, None, '320:C', None, '322:C'],
                            [None, None, '320:C', None, '322:C', '326:C']],
                 'Clocked': False,
                 'DDeps': [['s1_wb_dat_i'], ['s2_wb_dat_i']],
                 'DLines': ['324:D', '328:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8058090>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c80584d0>]},
 'm1_wb_err_o': {'CDeps': [[[],
                            [],
                            ['m1_in_progress'],
                            [],
                            ['m1_addressed_s1']],
                           [[],
                            [],
                            ['m1_in_progress'],
                            [],
                            ['m1_addressed_s1'],
                            ['m1_addressed_s2']],
                           [[],
                            [],
                            ['m1_in_progress'],
                            ['m1_wb_cyc_i',
                             'm1_wb_stb_i',
                             'm1_addressed_s1',
                             'm1_addressed_s2']],
                           [[],
                            [],
                            ['m1_in_progress'],
                            ['m1_wb_cyc_i',
                             'm1_wb_stb_i',
                             'm1_addressed_s1',
                             'm1_addressed_s2']]],
                 'CLines': [[None, None, '359:C', None, '360:C'],
                            [None, None, '359:C', None, '360:C', '362:C'],
                            [None, None, '359:C', '365:C'],
                            [None, None, '359:C', '365:C']],
                 'Clocked': False,
                 'DDeps': [['s1_wb_err_i'], ['s2_wb_err_i'], [], []],
                 'DLines': ['361:D', '363:D', '366:D', '368:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8056dd0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c80570d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8057490>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8057610>]},
 'm2_addressed_s1': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['m2_wb_adr_i',
                                'ETH_BASE',
                                'm2_wb_adr_i',
                                'ETH_BASE',
                                'ETH_WIDTH']],
                     'DLines': ['207:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f88c8473410>]},
 'm2_addressed_s2': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['m2_wb_adr_i',
                                'MEMORY_BASE',
                                'm2_wb_adr_i',
                                'MEMORY_BASE',
                                'MEMORY_WIDTH']],
                     'DLines': ['209:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f88c8473850>]},
 'm2_in_progress': {'CDeps': [[[],
                               [],
                               ['wb_rst_i'],
                               [],
                               ['m1_in_progress',
                                'm2_in_progress',
                                'm1_req',
                                'm2_req',
                                'm_wb_access_finished'],
                               []],
                              [[],
                               [],
                               ['wb_rst_i'],
                               [],
                               ['m1_in_progress',
                                'm2_in_progress',
                                'm1_req',
                                'm2_req',
                                'm_wb_access_finished'],
                               []],
                              [[],
                               [],
                               ['wb_rst_i'],
                               [],
                               ['m1_in_progress',
                                'm2_in_progress',
                                'm1_req',
                                'm2_req',
                                'm_wb_access_finished'],
                               []],
                              [[],
                               [],
                               ['wb_rst_i'],
                               [],
                               ['m1_in_progress',
                                'm2_in_progress',
                                'm1_req',
                                'm2_req',
                                'm_wb_access_finished'],
                               []],
                              [[],
                               [],
                               ['wb_rst_i'],
                               [],
                               ['m1_in_progress',
                                'm2_in_progress',
                                'm1_req',
                                'm2_req',
                                'm_wb_access_finished'],
                               []],
                              [[], [], ['wb_rst_i']]],
                    'CLines': [[None, None, '217:C', None, '236:C', None],
                               [None, None, '217:C', None, '236:C', None],
                               [None, None, '217:C', None, '236:C', None],
                               [None, None, '217:C', None, '236:C', None],
                               [None, None, '217:C', None, '236:C', None],
                               [None, None, '217:C']],
                    'Clocked': True,
                    'DDeps': [[], [], [], [], [], []],
                    'DLines': ['301:D',
                               '301:D',
                               '263:D',
                               '263:D',
                               '263:D',
                               '220:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c802df50>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c802df50>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c803a090>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c803a090>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c803a090>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8465690>]},
 'm2_req': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['m2_wb_cyc_i',
                       'm2_wb_stb_i',
                       'm2_addressed_s1',
                       'm2_addressed_s2']],
            'DLines': ['213:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f88c8473fd0>]},
 'm2_wb_ack_o': {'CDeps': [[[], [], ['m2_in_progress']],
                           [[],
                            [],
                            ['m2_in_progress'],
                            [],
                            ['m2_addressed_s1']],
                           [[],
                            [],
                            ['m2_in_progress'],
                            [],
                            ['m2_addressed_s1'],
                            ['m2_addressed_s2']]],
                 'CLines': [[None, None, '339:C'],
                            [None, None, '339:C', None, '341:C'],
                            [None, None, '339:C', None, '341:C', '345:C']],
                 'Clocked': False,
                 'DDeps': [[], ['s1_wb_ack_i'], ['s2_wb_ack_i']],
                 'DLines': ['351:D', '342:D', '346:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c80564d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8058e90>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8056310>]},
 'm2_wb_dat_o': {'CDeps': [[[],
                            [],
                            ['m2_in_progress'],
                            [],
                            ['m2_addressed_s1']],
                           [[],
                            [],
                            ['m2_in_progress'],
                            [],
                            ['m2_addressed_s1'],
                            ['m2_addressed_s2']]],
                 'CLines': [[None, None, '339:C', None, '341:C'],
                            [None, None, '339:C', None, '341:C', '345:C']],
                 'Clocked': False,
                 'DDeps': [['s1_wb_dat_i'], ['s2_wb_dat_i']],
                 'DLines': ['343:D', '347:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8058fd0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8056450>]},
 'm2_wb_err_o': {'CDeps': [[[],
                            [],
                            ['m2_in_progress'],
                            [],
                            ['m2_addressed_s1'],
                            ['m2_addressed_s2']],
                           [[],
                            [],
                            ['m2_in_progress'],
                            [],
                            ['m2_addressed_s1']],
                           [[],
                            [],
                            ['m2_in_progress'],
                            ['m2_wb_cyc_i',
                             'm2_wb_stb_i',
                             'm2_addressed_s1',
                             'm2_addressed_s2']],
                           [[],
                            [],
                            ['m2_in_progress'],
                            ['m2_wb_cyc_i',
                             'm2_wb_stb_i',
                             'm2_addressed_s1',
                             'm2_addressed_s2']]],
                 'CLines': [[None, None, '376:C', None, '377:C', '379:C'],
                            [None, None, '376:C', None, '377:C'],
                            [None, None, '376:C', '382:C'],
                            [None, None, '376:C', '382:C']],
                 'Clocked': False,
                 'DDeps': [['s2_wb_err_i'], ['s1_wb_err_i'], [], []],
                 'DLines': ['380:D', '378:D', '383:D', '385:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8340190>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8057e90>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8340550>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c83406d0>]},
 'm_wb_access_finished': {'CDeps': [],
                          'CLines': [],
                          'Clocked': False,
                          'DDeps': [['m1_wb_ack_o',
                                     'm1_wb_err_o',
                                     'm2_wb_ack_o',
                                     'm2_wb_err_o']],
                          'DLines': ['389:D'],
                          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f88c83407d0>]},
 's1_wb_adr_o': {'CDeps': [[[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m1_addressed_s1']],
                           [[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m2_addressed_s1']],
                           [[], [], ['wb_rst_i']]],
                 'CLines': [[None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '240:C'],
                            [None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '264:C'],
                            [None, None, '217:C']],
                 'Clocked': True,
                 'DDeps': [['m1_wb_adr_i'], ['m2_wb_adr_i'], []],
                 'DLines': ['242:D', '266:D', '221:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c846ae90>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c803a390>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c84657d0>]},
 's1_wb_cyc_o': {'CDeps': [[[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m1_addressed_s1']],
                           [[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m2_addressed_s1']],
                           [[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m1_addressed_s1']],
                           [[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m2_addressed_s1']],
                           [[], [], ['wb_rst_i']]],
                 'CLines': [[None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '240:C'],
                            [None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '302:C'],
                            [None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '288:C'],
                            [None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '264:C'],
                            [None, None, '217:C']],
                 'Clocked': True,
                 'DDeps': [[], [], [], [], []],
                 'DLines': ['246:D', '304:D', '290:D', '270:D', '225:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c80353d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8039250>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c802d890>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c803a8d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8465cd0>]},
 's1_wb_dat_o': {'CDeps': [[[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m1_addressed_s1']],
                           [[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m2_addressed_s1']],
                           [[], [], ['wb_rst_i']]],
                 'CLines': [[None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '240:C'],
                            [None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '264:C'],
                            [None, None, '217:C']],
                 'Clocked': True,
                 'DDeps': [['m1_wb_dat_i'], ['m2_wb_dat_i'], []],
                 'DLines': ['245:D', '269:D', '224:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8035290>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c803a790>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8465b90>]},
 's1_wb_sel_o': {'CDeps': [[[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m1_addressed_s1']],
                           [[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m2_addressed_s1']],
                           [[], [], ['wb_rst_i']]],
                 'CLines': [[None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '240:C'],
                            [None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '264:C'],
                            [None, None, '217:C']],
                 'Clocked': True,
                 'DDeps': [['m1_wb_sel_i'], ['m2_wb_sel_i'], []],
                 'DLines': ['243:D', '267:D', '222:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c846afd0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c803a510>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8465910>]},
 's1_wb_stb_o': {'CDeps': [[[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m1_addressed_s1']],
                           [[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m2_addressed_s1']],
                           [[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m1_addressed_s1']],
                           [[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m2_addressed_s1']],
                           [[], [], ['wb_rst_i']]],
                 'CLines': [[None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '240:C'],
                            [None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '302:C'],
                            [None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '288:C'],
                            [None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '264:C'],
                            [None, None, '217:C']],
                 'Clocked': True,
                 'DDeps': [[], [], [], [], []],
                 'DLines': ['247:D', '305:D', '291:D', '271:D', '226:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8035510>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8039390>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c802d9d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c803aa10>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8465e10>]},
 's1_wb_we_o': {'CDeps': [[[],
                           [],
                           ['wb_rst_i'],
                           [],
                           ['m1_in_progress',
                            'm2_in_progress',
                            'm1_req',
                            'm2_req',
                            'm_wb_access_finished'],
                           [],
                           [],
                           ['m1_addressed_s1']],
                          [[],
                           [],
                           ['wb_rst_i'],
                           [],
                           ['m1_in_progress',
                            'm2_in_progress',
                            'm1_req',
                            'm2_req',
                            'm_wb_access_finished'],
                           [],
                           [],
                           ['m2_addressed_s1']],
                          [[], [], ['wb_rst_i']]],
                'CLines': [[None,
                            None,
                            '217:C',
                            None,
                            '236:C',
                            None,
                            None,
                            '240:C'],
                           [None,
                            None,
                            '217:C',
                            None,
                            '236:C',
                            None,
                            None,
                            '264:C'],
                           [None, None, '217:C']],
                'Clocked': True,
                'DDeps': [['m1_wb_we_i'], ['m2_wb_we_i'], []],
                'DLines': ['244:D', '268:D', '223:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8035150>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c803a650>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8465a50>]},
 's2_wb_adr_o': {'CDeps': [[[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m1_addressed_s1'],
                            ['m1_addressed_s2']],
                           [[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m2_addressed_s1'],
                            ['m2_addressed_s2']],
                           [[], [], ['wb_rst_i']]],
                 'CLines': [[None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '240:C',
                             '249:C'],
                            [None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '264:C',
                             '273:C'],
                            [None, None, '217:C']],
                 'Clocked': True,
                 'DDeps': [['m1_wb_adr_i'], ['m2_wb_adr_i'], []],
                 'DLines': ['251:D', '275:D', '227:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8035810>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c803ad10>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8465f50>]},
 's2_wb_cyc_o': {'CDeps': [[[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m1_addressed_s1'],
                            ['m1_addressed_s2']],
                           [[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m2_addressed_s1'],
                            ['m2_addressed_s2']],
                           [[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m1_addressed_s1'],
                            ['m1_addressed_s2']],
                           [[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m2_addressed_s1'],
                            ['m2_addressed_s2']],
                           [[], [], ['wb_rst_i']]],
                 'CLines': [[None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '240:C',
                             '249:C'],
                            [None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '302:C',
                             '307:C'],
                            [None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '288:C',
                             '293:C'],
                            [None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '264:C',
                             '273:C'],
                            [None, None, '217:C']],
                 'Clocked': True,
                 'DDeps': [[], [], [], [], []],
                 'DLines': ['255:D', '309:D', '295:D', '279:D', '231:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8035d10>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8039690>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c802dcd0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c802d250>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c846a490>]},
 's2_wb_dat_o': {'CDeps': [[[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m1_addressed_s1'],
                            ['m1_addressed_s2']],
                           [[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m2_addressed_s1'],
                            ['m2_addressed_s2']],
                           [[], [], ['wb_rst_i']]],
                 'CLines': [[None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '240:C',
                             '249:C'],
                            [None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '264:C',
                             '273:C'],
                            [None, None, '217:C']],
                 'Clocked': True,
                 'DDeps': [['m1_wb_dat_i'], ['m2_wb_dat_i'], []],
                 'DLines': ['254:D', '278:D', '230:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8035bd0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c802d110>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c846a350>]},
 's2_wb_sel_o': {'CDeps': [[[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m1_addressed_s1'],
                            ['m1_addressed_s2']],
                           [[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m2_addressed_s1'],
                            ['m2_addressed_s2']],
                           [[], [], ['wb_rst_i']]],
                 'CLines': [[None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '240:C',
                             '249:C'],
                            [None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '264:C',
                             '273:C'],
                            [None, None, '217:C']],
                 'Clocked': True,
                 'DDeps': [['m1_wb_sel_i'], ['m2_wb_sel_i'], []],
                 'DLines': ['252:D', '276:D', '228:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8035950>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c803ae50>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c846a0d0>]},
 's2_wb_stb_o': {'CDeps': [[[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m1_addressed_s1'],
                            ['m1_addressed_s2']],
                           [[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m2_addressed_s1'],
                            ['m2_addressed_s2']],
                           [[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m1_addressed_s1'],
                            ['m1_addressed_s2']],
                           [[],
                            [],
                            ['wb_rst_i'],
                            [],
                            ['m1_in_progress',
                             'm2_in_progress',
                             'm1_req',
                             'm2_req',
                             'm_wb_access_finished'],
                            [],
                            [],
                            ['m2_addressed_s1'],
                            ['m2_addressed_s2']],
                           [[], [], ['wb_rst_i']]],
                 'CLines': [[None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '240:C',
                             '249:C'],
                            [None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '302:C',
                             '307:C'],
                            [None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '288:C',
                             '293:C'],
                            [None,
                             None,
                             '217:C',
                             None,
                             '236:C',
                             None,
                             None,
                             '264:C',
                             '273:C'],
                            [None, None, '217:C']],
                 'Clocked': True,
                 'DDeps': [[], [], [], [], []],
                 'DLines': ['256:D', '310:D', '296:D', '280:D', '232:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8035e50>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c80397d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c802de10>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c802d390>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c846a5d0>]},
 's2_wb_we_o': {'CDeps': [[[],
                           [],
                           ['wb_rst_i'],
                           [],
                           ['m1_in_progress',
                            'm2_in_progress',
                            'm1_req',
                            'm2_req',
                            'm_wb_access_finished'],
                           [],
                           [],
                           ['m1_addressed_s1'],
                           ['m1_addressed_s2']],
                          [[],
                           [],
                           ['wb_rst_i'],
                           [],
                           ['m1_in_progress',
                            'm2_in_progress',
                            'm1_req',
                            'm2_req',
                            'm_wb_access_finished'],
                           [],
                           [],
                           ['m2_addressed_s1'],
                           ['m2_addressed_s2']],
                          [[], [], ['wb_rst_i']]],
                'CLines': [[None,
                            None,
                            '217:C',
                            None,
                            '236:C',
                            None,
                            None,
                            '240:C',
                            '249:C'],
                           [None,
                            None,
                            '217:C',
                            None,
                            '236:C',
                            None,
                            None,
                            '264:C',
                            '273:C'],
                           [None, None, '217:C']],
                'Clocked': True,
                'DDeps': [['m1_wb_we_i'], ['m2_wb_we_i'], []],
                'DLines': ['253:D', '277:D', '229:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c8035a90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c803af90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88c846a210>]}}
