

================================================================
== Vitis HLS Report for 'sqrt'
================================================================
* Date:           Tue Feb  8 11:01:37 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|      149|  50.000 ns|  1.490 us|    5|  149|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_1   |        6|        6|         3|          -|          -|     2|        no|
        |- VITIS_LOOP_565_1  |       30|       30|        15|          -|          -|     2|        no|
        |- VITIS_LOOP_169_1  |       85|       85|        17|          -|          -|     5|        no|
        |- VITIS_LOOP_187_1  |        6|        6|         2|          -|          -|     3|        no|
        |- VITIS_LOOP_21_1   |        3|        3|         1|          -|          -|     3|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 4 53 
4 --> 5 
5 --> 6 53 8 
6 --> 7 
7 --> 5 
8 --> 9 23 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 8 
23 --> 24 40 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 23 
40 --> 41 42 
41 --> 40 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 52 55 
53 --> 54 
54 --> 55 
55 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%b_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %b_1_offset" [../src/ban.cpp:61]   --->   Operation 56 'read' 'b_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i4 %b_1_offset_read" [../src/ban.cpp:61]   --->   Operation 57 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %b_1_offset_read, i2 0" [../src/ban.cpp:61]   --->   Operation 58 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.78ns)   --->   "%sub_ln61 = sub i6 %tmp_1, i6 %zext_ln61" [../src/ban.cpp:61]   --->   Operation 59 'sub' 'sub_ln61' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i6 %sub_ln61" [../src/ban.cpp:61]   --->   Operation 60 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i32 %b_1, i64 0, i64 %zext_ln61_1" [../src/ban.cpp:61]   --->   Operation 61 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%aux = alloca i64 1" [../src/ban.cpp:183]   --->   Operation 62 'alloca' 'aux' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 63 [2/2] (1.23ns)   --->   "%normalizer_1 = load i6 %b_1_addr" [../src/ban.cpp:61]   --->   Operation 63 'load' 'normalizer_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%b_p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read" [../src/ban.cpp:61]   --->   Operation 64 'read' 'b_p_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2" [../src/ban.cpp:61]   --->   Operation 65 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1" [../src/ban.cpp:61]   --->   Operation 66 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read" [../src/ban.cpp:61]   --->   Operation 67 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.78ns)   --->   "%add_ln558 = add i6 %sub_ln61, i6 1" [../src/ban.cpp:558]   --->   Operation 68 'add' 'add_ln558' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln558 = zext i6 %add_ln558" [../src/ban.cpp:558]   --->   Operation 69 'zext' 'zext_ln558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%b_1_addr_1 = getelementptr i32 %b_1, i64 0, i64 %zext_ln558" [../src/ban.cpp:558]   --->   Operation 70 'getelementptr' 'b_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.78ns)   --->   "%add_ln558_1 = add i6 %sub_ln61, i6 2" [../src/ban.cpp:558]   --->   Operation 71 'add' 'add_ln558_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln558_1 = zext i6 %add_ln558_1" [../src/ban.cpp:558]   --->   Operation 72 'zext' 'zext_ln558_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%b_1_addr_2 = getelementptr i32 %b_1, i64 0, i64 %zext_ln558_1" [../src/ban.cpp:558]   --->   Operation 73 'getelementptr' 'b_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.99ns)   --->   "%icmp_ln61 = icmp_eq  i32 %b_p_read_1, i32 0" [../src/ban.cpp:61]   --->   Operation 74 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/2] (1.23ns)   --->   "%normalizer_1 = load i6 %b_1_addr" [../src/ban.cpp:61]   --->   Operation 75 'load' 'normalizer_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %.critedge25, void" [../src/ban.cpp:61]   --->   Operation 76 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (2.78ns)   --->   "%tmp_5 = fcmp_oeq  i32 %normalizer_1, i32 0" [../src/ban.cpp:61]   --->   Operation 77 'fcmp' 'tmp_5' <Predicate = (icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.06>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %normalizer_1" [../src/ban.cpp:61]   --->   Operation 78 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 79 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %bitcast_ln61" [../src/ban.cpp:61]   --->   Operation 80 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.84ns)   --->   "%icmp_ln61_1 = icmp_ne  i8 %tmp_4, i8 255" [../src/ban.cpp:61]   --->   Operation 81 'icmp' 'icmp_ln61_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.05ns)   --->   "%icmp_ln61_2 = icmp_eq  i23 %trunc_ln61, i23 0" [../src/ban.cpp:61]   --->   Operation 82 'icmp' 'icmp_ln61_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.28ns)   --->   "%or_ln61 = or i1 %icmp_ln61_2, i1 %icmp_ln61_1" [../src/ban.cpp:61]   --->   Operation 83 'or' 'or_ln61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_oeq  i32 %normalizer_1, i32 0" [../src/ban.cpp:61]   --->   Operation 84 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.28ns)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_5" [../src/ban.cpp:61]   --->   Operation 85 'and' 'and_ln61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61, void %.critedge, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:61]   --->   Operation 86 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (2.78ns)   --->   "%tmp_7 = fcmp_oeq  i32 %normalizer_1, i32 1" [../src/ban.cpp:61]   --->   Operation 87 'fcmp' 'tmp_7' <Predicate = (!and_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.49>
ST_4 : Operation 88 [1/2] (2.78ns)   --->   "%tmp_7 = fcmp_oeq  i32 %normalizer_1, i32 1" [../src/ban.cpp:61]   --->   Operation 88 'fcmp' 'tmp_7' <Predicate = (icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.28ns)   --->   "%and_ln61_1 = and i1 %or_ln61, i1 %tmp_7" [../src/ban.cpp:61]   --->   Operation 89 'and' 'and_ln61_1' <Predicate = (icmp_ln61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_1, void %.critedge25, void %.preheader.preheader" [../src/ban.cpp:61]   --->   Operation 90 'br' 'br_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK3BaneqEf.exit10._crit_edge"   --->   Operation 91 'br' 'br_ln0' <Predicate = (!and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 92 'alloca' 'i' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln69 = store i2 1, i2 %i" [../src/ban.cpp:69]   --->   Operation 93 'store' 'store_ln69' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.42>
ST_4 : Operation 94 [1/1] (0.42ns)   --->   "%br_ln69 = br void %.preheader" [../src/ban.cpp:69]   --->   Operation 94 'br' 'br_ln69' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 2.01>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%res = phi i1 %res_1, void %.split8_ifconv, i1 1, void %.preheader.preheader"   --->   Operation 95 'phi' 'res' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%i_5 = load i2 %i" [../src/ban.cpp:68]   --->   Operation 96 'load' 'i_5' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i2 %i_5" [../src/ban.cpp:69]   --->   Operation 97 'zext' 'zext_ln69' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.78ns)   --->   "%add_ln69 = add i6 %sub_ln61, i6 %zext_ln69" [../src/ban.cpp:69]   --->   Operation 98 'add' 'add_ln69' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i6 %add_ln69" [../src/ban.cpp:69]   --->   Operation 99 'zext' 'zext_ln69_1' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%b_1_addr_3 = getelementptr i32 %b_1, i64 0, i64 %zext_ln69_1" [../src/ban.cpp:69]   --->   Operation 100 'getelementptr' 'b_1_addr_3' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.44ns)   --->   "%icmp_ln68 = icmp_eq  i2 %i_5, i2 3" [../src/ban.cpp:68]   --->   Operation 101 'icmp' 'icmp_ln68' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 102 'speclooptripcount' 'empty' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split8_ifconv, void %_ZNK3BaneqEf.exit10" [../src/ban.cpp:68]   --->   Operation 103 'br' 'br_ln68' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.00>
ST_5 : Operation 104 [2/2] (1.23ns)   --->   "%b_1_load = load i6 %b_1_addr_3" [../src/ban.cpp:69]   --->   Operation 104 'load' 'b_1_load' <Predicate = (icmp_ln61 & and_ln61_1 & !icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 105 [1/1] (0.54ns)   --->   "%add_ln68 = add i2 %i_5, i2 1" [../src/ban.cpp:68]   --->   Operation 105 'add' 'add_ln68' <Predicate = (icmp_ln61 & and_ln61_1 & !icmp_ln68)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.42ns)   --->   "%store_ln68 = store i2 %add_ln68, i2 %i" [../src/ban.cpp:68]   --->   Operation 106 'store' 'store_ln68' <Predicate = (icmp_ln61 & and_ln61_1 & !icmp_ln68)> <Delay = 0.42>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln557 = br i1 %res, void %_ZNK3BaneqEf.exit10._crit_edge, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:557]   --->   Operation 107 'br' 'br_ln557' <Predicate = (icmp_ln61 & and_ln61_1 & icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 108 'alloca' 'i_1' <Predicate = (icmp_ln68 & !res) | (!and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%eps_2_2 = alloca i32 1"   --->   Operation 109 'alloca' 'eps_2_2' <Predicate = (icmp_ln68 & !res) | (!and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%eps_2_2_3 = alloca i32 1"   --->   Operation 110 'alloca' 'eps_2_2_3' <Predicate = (icmp_ln68 & !res) | (!and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%num_res_load_1 = alloca i32 1"   --->   Operation 111 'alloca' 'num_res_load_1' <Predicate = (icmp_ln68 & !res) | (!and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%num_res_load_2 = alloca i32 1"   --->   Operation 112 'alloca' 'num_res_load_2' <Predicate = (icmp_ln68 & !res) | (!and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%eps_1_2 = alloca i32 1"   --->   Operation 113 'alloca' 'eps_1_2' <Predicate = (icmp_ln68 & !res) | (!and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%eps_1_2_3 = alloca i32 1"   --->   Operation 114 'alloca' 'eps_1_2_3' <Predicate = (icmp_ln68 & !res) | (!and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln565 = store i2 1, i2 %i_1" [../src/ban.cpp:565]   --->   Operation 115 'store' 'store_ln565' <Predicate = (icmp_ln68 & !res) | (!and_ln61_1) | (!icmp_ln61)> <Delay = 0.42>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln565 = br void" [../src/ban.cpp:565]   --->   Operation 116 'br' 'br_ln565' <Predicate = (icmp_ln68 & !res) | (!and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.01>
ST_6 : Operation 117 [1/2] (1.23ns)   --->   "%b_1_load = load i6 %b_1_addr_3" [../src/ban.cpp:69]   --->   Operation 117 'load' 'b_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%b_1_load_to_int = bitcast i32 %b_1_load" [../src/ban.cpp:69]   --->   Operation 118 'bitcast' 'b_1_load_to_int' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b_1_load_to_int, i32 23, i32 30" [../src/ban.cpp:69]   --->   Operation 119 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%empty_28 = trunc i32 %b_1_load_to_int" [../src/ban.cpp:69]   --->   Operation 120 'trunc' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.84ns)   --->   "%notlhs13 = icmp_ne  i8 %tmp_8, i8 255" [../src/ban.cpp:69]   --->   Operation 121 'icmp' 'notlhs13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (1.05ns)   --->   "%notrhs14 = icmp_eq  i23 %empty_28, i23 0" [../src/ban.cpp:69]   --->   Operation 122 'icmp' 'notrhs14' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %b_1_load, i32 0" [../src/ban.cpp:69]   --->   Operation 123 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.06>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/ban.cpp:67]   --->   Operation 124 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node res_1)   --->   "%empty_29 = or i1 %notrhs14, i1 %notlhs13" [../src/ban.cpp:69]   --->   Operation 125 'or' 'empty_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %b_1_load, i32 0" [../src/ban.cpp:69]   --->   Operation 126 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node res_1)   --->   "%empty_30 = and i1 %empty_29, i1 %tmp_s" [../src/ban.cpp:69]   --->   Operation 127 'and' 'empty_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_1 = and i1 %empty_30, i1 %res" [../src/ban.cpp:69]   --->   Operation 128 'and' 'res_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 129 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 2.01>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%i_6 = load i2 %i_1" [../src/ban.cpp:565]   --->   Operation 130 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln566 = zext i2 %i_6" [../src/ban.cpp:566]   --->   Operation 131 'zext' 'zext_ln566' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.78ns)   --->   "%add_ln566 = add i6 %sub_ln61, i6 %zext_ln566" [../src/ban.cpp:566]   --->   Operation 132 'add' 'add_ln566' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln566_1 = zext i6 %add_ln566" [../src/ban.cpp:566]   --->   Operation 133 'zext' 'zext_ln566_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%b_1_addr_4 = getelementptr i32 %b_1, i64 0, i64 %zext_ln566_1" [../src/ban.cpp:566]   --->   Operation 134 'getelementptr' 'b_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.44ns)   --->   "%icmp_ln565 = icmp_eq  i2 %i_6, i2 3" [../src/ban.cpp:565]   --->   Operation 135 'icmp' 'icmp_ln565' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 136 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln565 = br i1 %icmp_ln565, void %.split6_ifconv, void %.preheader13.preheader" [../src/ban.cpp:565]   --->   Operation 137 'br' 'br_ln565' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [2/2] (1.23ns)   --->   "%b_1_load_3 = load i6 %b_1_addr_4" [../src/ban.cpp:566]   --->   Operation 138 'load' 'b_1_load_3' <Predicate = (!icmp_ln565)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 139 [1/1] (0.44ns)   --->   "%icmp_ln566 = icmp_eq  i2 %i_6, i2 1" [../src/ban.cpp:566]   --->   Operation 139 'icmp' 'icmp_ln566' <Predicate = (!icmp_ln565)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.54ns)   --->   "%add_ln565 = add i2 %i_6, i2 1" [../src/ban.cpp:565]   --->   Operation 140 'add' 'add_ln565' <Predicate = (!icmp_ln565)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.42ns)   --->   "%store_ln565 = store i2 %add_ln565, i2 %i_1" [../src/ban.cpp:565]   --->   Operation 141 'store' 'store_ln565' <Predicate = (!icmp_ln565)> <Delay = 0.42>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 142 'alloca' 'i_2' <Predicate = (icmp_ln565)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 0, i3 %i_2" [../src/ban.cpp:169]   --->   Operation 143 'store' 'store_ln169' <Predicate = (icmp_ln565)> <Delay = 0.42>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln169 = br void %.preheader13" [../src/ban.cpp:169]   --->   Operation 144 'br' 'br_ln169' <Predicate = (icmp_ln565)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 1.23>
ST_9 : Operation 145 [1/2] (1.23ns)   --->   "%b_1_load_3 = load i6 %b_1_addr_4" [../src/ban.cpp:566]   --->   Operation 145 'load' 'b_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 10 <SV = 7> <Delay = 7.05>
ST_10 : Operation 146 [9/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1" [../src/ban.cpp:567]   --->   Operation 146 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 7.05>
ST_11 : Operation 147 [8/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1" [../src/ban.cpp:567]   --->   Operation 147 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 7.05>
ST_12 : Operation 148 [7/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1" [../src/ban.cpp:567]   --->   Operation 148 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 7.05>
ST_13 : Operation 149 [6/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1" [../src/ban.cpp:567]   --->   Operation 149 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 7.05>
ST_14 : Operation 150 [5/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1" [../src/ban.cpp:567]   --->   Operation 150 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 7.05>
ST_15 : Operation 151 [4/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1" [../src/ban.cpp:567]   --->   Operation 151 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 7.05>
ST_16 : Operation 152 [3/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1" [../src/ban.cpp:567]   --->   Operation 152 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 7.05>
ST_17 : Operation 153 [2/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1" [../src/ban.cpp:567]   --->   Operation 153 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 7.05>
ST_18 : Operation 154 [1/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1" [../src/ban.cpp:567]   --->   Operation 154 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 7.01>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%eps_2_2_load = load i32 %eps_2_2" [../src/ban.cpp:566]   --->   Operation 155 'load' 'eps_2_2_load' <Predicate = (icmp_ln566)> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%eps_2_2_3_load = load i32 %eps_2_2_3" [../src/ban.cpp:566]   --->   Operation 156 'load' 'eps_2_2_3_load' <Predicate = (!icmp_ln566)> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%eps_1_2_load = load i32 %eps_1_2" [../src/ban.cpp:566]   --->   Operation 157 'load' 'eps_1_2_load' <Predicate = (icmp_ln566)> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%eps_1_2_3_load = load i32 %eps_1_2_3" [../src/ban.cpp:566]   --->   Operation 158 'load' 'eps_1_2_3_load' <Predicate = (!icmp_ln566)> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.44ns)   --->   "%eps_2_2_5 = select i1 %icmp_ln566, i32 %eps_2_1, i32 %eps_2_2_3_load" [../src/ban.cpp:566]   --->   Operation 159 'select' 'eps_2_2_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 160 [1/1] (0.44ns)   --->   "%eps_2_2_6 = select i1 %icmp_ln566, i32 %eps_2_2_load, i32 %eps_2_1" [../src/ban.cpp:566]   --->   Operation 160 'select' 'eps_2_2_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 161 [1/1] (0.44ns)   --->   "%eps_1_2_5 = select i1 %icmp_ln566, i32 %eps_2_1, i32 %eps_1_2_3_load" [../src/ban.cpp:566]   --->   Operation 161 'select' 'eps_1_2_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (0.44ns)   --->   "%eps_1_2_6 = select i1 %icmp_ln566, i32 %eps_1_2_load, i32 %eps_2_1" [../src/ban.cpp:566]   --->   Operation 162 'select' 'eps_1_2_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 163 [3/3] (7.01ns)   --->   "%conv = fmul i32 %eps_2_1, i32 0.5" [../src/ban.cpp:567]   --->   Operation 163 'fmul' 'conv' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln566 = store i32 %eps_1_2_5, i32 %eps_1_2_3" [../src/ban.cpp:566]   --->   Operation 164 'store' 'store_ln566' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%store_ln566 = store i32 %eps_1_2_6, i32 %eps_1_2" [../src/ban.cpp:566]   --->   Operation 165 'store' 'store_ln566' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%store_ln566 = store i32 %eps_2_2_5, i32 %eps_2_2_3" [../src/ban.cpp:566]   --->   Operation 166 'store' 'store_ln566' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln566 = store i32 %eps_2_2_6, i32 %eps_2_2" [../src/ban.cpp:566]   --->   Operation 167 'store' 'store_ln566' <Predicate = true> <Delay = 0.00>

State 20 <SV = 17> <Delay = 7.01>
ST_20 : Operation 168 [2/3] (7.01ns)   --->   "%conv = fmul i32 %eps_2_1, i32 0.5" [../src/ban.cpp:567]   --->   Operation 168 'fmul' 'conv' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 7.01>
ST_21 : Operation 169 [1/3] (7.01ns)   --->   "%conv = fmul i32 %eps_2_1, i32 0.5" [../src/ban.cpp:567]   --->   Operation 169 'fmul' 'conv' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 0.44>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "%num_res_load = load i32 %num_res_load_1" [../src/ban.cpp:567]   --->   Operation 170 'load' 'num_res_load' <Predicate = (!icmp_ln566)> <Delay = 0.00>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%num_res_load_3 = load i32 %num_res_load_2" [../src/ban.cpp:567]   --->   Operation 171 'load' 'num_res_load_3' <Predicate = (icmp_ln566)> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln565 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../src/ban.cpp:565]   --->   Operation 172 'specloopname' 'specloopname_ln565' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.44ns)   --->   "%select_ln567 = select i1 %icmp_ln566, i32 %num_res_load_3, i32 %conv" [../src/ban.cpp:567]   --->   Operation 173 'select' 'select_ln567' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 174 [1/1] (0.44ns)   --->   "%select_ln567_1 = select i1 %icmp_ln566, i32 %conv, i32 %num_res_load" [../src/ban.cpp:567]   --->   Operation 174 'select' 'select_ln567_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln567 = store i32 %select_ln567, i32 %num_res_load_2" [../src/ban.cpp:567]   --->   Operation 175 'store' 'store_ln567' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln567 = store i32 %select_ln567_1, i32 %num_res_load_1" [../src/ban.cpp:567]   --->   Operation 176 'store' 'store_ln567' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 177 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 23 <SV = 6> <Delay = 1.25>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%i_7 = load i3 %i_2" [../src/ban.cpp:173]   --->   Operation 178 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i3 %i_7" [../src/ban.cpp:169]   --->   Operation 179 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (0.58ns)   --->   "%icmp_ln169 = icmp_eq  i3 %i_7, i3 5" [../src/ban.cpp:169]   --->   Operation 180 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 181 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (0.67ns)   --->   "%add_ln169 = add i3 %i_7, i3 1" [../src/ban.cpp:169]   --->   Operation 182 'add' 'add_ln169' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %.split4_ifconv, void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader" [../src/ban.cpp:169]   --->   Operation 183 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%eps_1_2_load_1 = load i32 %eps_1_2" [../src/ban.cpp:173]   --->   Operation 184 'load' 'eps_1_2_load_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%eps_1_2_3_load_1 = load i32 %eps_1_2_3" [../src/ban.cpp:173]   --->   Operation 185 'load' 'eps_1_2_3_load_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (0.58ns)   --->   "%icmp_ln172 = icmp_ult  i3 %i_7, i3 3" [../src/ban.cpp:172]   --->   Operation 186 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i3 %i_7" [../src/ban.cpp:173]   --->   Operation 187 'trunc' 'trunc_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.47ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %eps_1_2_3_load_1, i32 %eps_1_2_load_1, i2 %trunc_ln173" [../src/ban.cpp:173]   --->   Operation 188 'mux' 'tmp_9' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 189 [1/1] (0.67ns)   --->   "%add_ln172 = add i3 %i_7, i3 7" [../src/ban.cpp:172]   --->   Operation 189 'add' 'add_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 190 [1/1] (0.58ns)   --->   "%icmp_ln172_1 = icmp_ult  i3 %add_ln172, i3 3" [../src/ban.cpp:172]   --->   Operation 190 'icmp' 'icmp_ln172_1' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 191 [1/1] (0.54ns)   --->   "%add_ln173 = add i2 %trunc_ln173, i2 3" [../src/ban.cpp:173]   --->   Operation 191 'add' 'add_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 192 [1/1] (0.47ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %eps_1_2_3_load_1, i32 %eps_1_2_load_1, i2 %add_ln173" [../src/ban.cpp:173]   --->   Operation 192 'mux' 'tmp_11' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 193 [1/1] (0.67ns)   --->   "%add_ln172_1 = add i3 %i_7, i3 6" [../src/ban.cpp:172]   --->   Operation 193 'add' 'add_ln172_1' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 194 [1/1] (0.58ns)   --->   "%icmp_ln172_2 = icmp_ult  i3 %add_ln172_1, i3 3" [../src/ban.cpp:172]   --->   Operation 194 'icmp' 'icmp_ln172_2' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 195 [1/1] (0.28ns)   --->   "%xor_ln173 = xor i2 %trunc_ln173, i2 2" [../src/ban.cpp:173]   --->   Operation 195 'xor' 'xor_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 196 [1/1] (0.47ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %eps_1_2_3_load_1, i32 %eps_1_2_load_1, i2 %xor_ln173" [../src/ban.cpp:173]   --->   Operation 196 'mux' 'tmp_14' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 197 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 %add_ln169, i3 %i_2" [../src/ban.cpp:169]   --->   Operation 197 'store' 'store_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.42>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 198 'alloca' 'i_3' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_23 : Operation 199 [1/1] (0.00ns)   --->   "%eps_3_2 = alloca i32 1"   --->   Operation 199 'alloca' 'eps_3_2' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "%eps_3_2_1 = alloca i32 1"   --->   Operation 200 'alloca' 'eps_3_2_1' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%eps_3_2_2 = alloca i32 1"   --->   Operation 201 'alloca' 'eps_3_2_2' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (0.42ns)   --->   "%store_ln187 = store i2 0, i2 %i_3" [../src/ban.cpp:187]   --->   Operation 202 'store' 'store_ln187' <Predicate = (icmp_ln169)> <Delay = 0.42>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln187 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i" [../src/ban.cpp:187]   --->   Operation 203 'br' 'br_ln187' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 24 <SV = 7> <Delay = 7.01>
ST_24 : Operation 204 [3/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %tmp_9, i32 0" [../src/ban.cpp:173]   --->   Operation 204 'fmul' 'mul_i_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 8> <Delay = 7.01>
ST_25 : Operation 205 [2/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %tmp_9, i32 0" [../src/ban.cpp:173]   --->   Operation 205 'fmul' 'mul_i_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 9> <Delay = 7.01>
ST_26 : Operation 206 [1/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %tmp_9, i32 0" [../src/ban.cpp:173]   --->   Operation 206 'fmul' 'mul_i_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 10> <Delay = 6.43>
ST_27 : Operation 207 [4/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 207 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 11> <Delay = 7.01>
ST_28 : Operation 208 [1/1] (0.00ns)   --->   "%eps_2_2_3_load_1 = load i32 %eps_2_2_3" [../src/ban.cpp:173]   --->   Operation 208 'load' 'eps_2_2_3_load_1' <Predicate = (icmp_ln172_1)> <Delay = 0.00>
ST_28 : Operation 209 [3/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 209 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 210 [3/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %tmp_11, i32 %eps_2_2_3_load_1" [../src/ban.cpp:173]   --->   Operation 210 'fmul' 'mul_1_i_i' <Predicate = (icmp_ln172_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 12> <Delay = 7.01>
ST_29 : Operation 211 [2/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 211 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 212 [2/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %tmp_11, i32 %eps_2_2_3_load_1" [../src/ban.cpp:173]   --->   Operation 212 'fmul' 'mul_1_i_i' <Predicate = (icmp_ln172_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 13> <Delay = 7.01>
ST_30 : Operation 213 [1/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 213 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 214 [1/1] (0.44ns)   --->   "%tmp_10 = select i1 %icmp_ln172, i32 %tmp2, i32 0" [../src/ban.cpp:172]   --->   Operation 214 'select' 'tmp_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 215 [1/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %tmp_11, i32 %eps_2_2_3_load_1" [../src/ban.cpp:173]   --->   Operation 215 'fmul' 'mul_1_i_i' <Predicate = (icmp_ln172_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 14> <Delay = 6.43>
ST_31 : Operation 216 [4/4] (6.43ns)   --->   "%tmp2_1 = fadd i32 %tmp_10, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 216 'fadd' 'tmp2_1' <Predicate = (icmp_ln172_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 15> <Delay = 7.01>
ST_32 : Operation 217 [1/1] (0.00ns)   --->   "%eps_2_2_load_1 = load i32 %eps_2_2" [../src/ban.cpp:173]   --->   Operation 217 'load' 'eps_2_2_load_1' <Predicate = (icmp_ln172_2)> <Delay = 0.00>
ST_32 : Operation 218 [3/4] (6.43ns)   --->   "%tmp2_1 = fadd i32 %tmp_10, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 218 'fadd' 'tmp2_1' <Predicate = (icmp_ln172_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 219 [3/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %tmp_14, i32 %eps_2_2_load_1" [../src/ban.cpp:173]   --->   Operation 219 'fmul' 'mul_2_i_i' <Predicate = (icmp_ln172_2)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 16> <Delay = 7.01>
ST_33 : Operation 220 [2/4] (6.43ns)   --->   "%tmp2_1 = fadd i32 %tmp_10, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 220 'fadd' 'tmp2_1' <Predicate = (icmp_ln172_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 221 [2/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %tmp_14, i32 %eps_2_2_load_1" [../src/ban.cpp:173]   --->   Operation 221 'fmul' 'mul_2_i_i' <Predicate = (icmp_ln172_2)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 17> <Delay = 7.01>
ST_34 : Operation 222 [1/4] (6.43ns)   --->   "%tmp2_1 = fadd i32 %tmp_10, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 222 'fadd' 'tmp2_1' <Predicate = (icmp_ln172_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 223 [1/1] (0.44ns)   --->   "%tmp_13 = select i1 %icmp_ln172_1, i32 %tmp2_1, i32 %tmp_10" [../src/ban.cpp:172]   --->   Operation 223 'select' 'tmp_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 224 [1/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %tmp_14, i32 %eps_2_2_load_1" [../src/ban.cpp:173]   --->   Operation 224 'fmul' 'mul_2_i_i' <Predicate = (icmp_ln172_2)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 18> <Delay = 6.43>
ST_35 : Operation 225 [4/4] (6.43ns)   --->   "%tmp2_2 = fadd i32 %tmp_13, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 225 'fadd' 'tmp2_2' <Predicate = (icmp_ln172_2)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 19> <Delay = 6.43>
ST_36 : Operation 226 [3/4] (6.43ns)   --->   "%tmp2_2 = fadd i32 %tmp_13, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 226 'fadd' 'tmp2_2' <Predicate = (icmp_ln172_2)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 20> <Delay = 6.43>
ST_37 : Operation 227 [2/4] (6.43ns)   --->   "%tmp2_2 = fadd i32 %tmp_13, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 227 'fadd' 'tmp2_2' <Predicate = (icmp_ln172_2)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 21> <Delay = 6.88>
ST_38 : Operation 228 [1/4] (6.43ns)   --->   "%tmp2_2 = fadd i32 %tmp_13, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 228 'fadd' 'tmp2_2' <Predicate = (icmp_ln172_2)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 229 [1/1] (0.44ns)   --->   "%tmp_16 = select i1 %icmp_ln172_2, i32 %tmp2_2, i32 %tmp_13" [../src/ban.cpp:172]   --->   Operation 229 'select' 'tmp_16' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 39 <SV = 22> <Delay = 0.67>
ST_39 : Operation 230 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../src/ban.cpp:169]   --->   Operation 230 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 231 [1/1] (0.00ns)   --->   "%aux_addr_1 = getelementptr i32 %aux, i64 0, i64 %zext_ln169" [../src/ban.cpp:177]   --->   Operation 231 'getelementptr' 'aux_addr_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 232 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %tmp_16, i3 %aux_addr_1" [../src/ban.cpp:177]   --->   Operation 232 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_39 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader13"   --->   Operation 233 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 40 <SV = 7> <Delay = 6.57>
ST_40 : Operation 234 [1/1] (0.00ns)   --->   "%i_8 = load i2 %i_3" [../src/ban.cpp:187]   --->   Operation 234 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i2 %i_8" [../src/ban.cpp:187]   --->   Operation 235 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 236 [1/1] (0.44ns)   --->   "%icmp_ln187 = icmp_eq  i2 %i_8, i2 3" [../src/ban.cpp:187]   --->   Operation 236 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 237 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 237 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 238 [1/1] (0.54ns)   --->   "%add_ln187 = add i2 %i_8, i2 1" [../src/ban.cpp:187]   --->   Operation 238 'add' 'add_ln187' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %.split2, void %_ZN3Ban4_mulEPKfS1_Pf.exit" [../src/ban.cpp:187]   --->   Operation 239 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 240 [1/1] (0.00ns)   --->   "%aux_addr = getelementptr i32 %aux, i64 0, i64 %zext_ln187" [../src/ban.cpp:188]   --->   Operation 240 'getelementptr' 'aux_addr' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 241 [2/2] (0.67ns)   --->   "%eps_3_0 = load i3 %aux_addr" [../src/ban.cpp:188]   --->   Operation 241 'load' 'eps_3_0' <Predicate = (!icmp_ln187)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_40 : Operation 242 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 242 'alloca' 'i_4' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 243 [1/1] (0.00ns)   --->   "%agg_result_12_0 = alloca i32 1"   --->   Operation 243 'alloca' 'agg_result_12_0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 244 [1/1] (0.00ns)   --->   "%write_flag8_0 = alloca i32 1"   --->   Operation 244 'alloca' 'write_flag8_0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 245 [1/1] (0.00ns)   --->   "%agg_result_116_0 = alloca i32 1"   --->   Operation 245 'alloca' 'agg_result_116_0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 246 [1/1] (0.00ns)   --->   "%write_flag4_0 = alloca i32 1"   --->   Operation 246 'alloca' 'write_flag4_0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 247 [1/1] (0.00ns)   --->   "%agg_result_1_0 = alloca i32 1"   --->   Operation 247 'alloca' 'agg_result_1_0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 248 [1/1] (0.00ns)   --->   "%write_flag_0 = alloca i32 1"   --->   Operation 248 'alloca' 'write_flag_0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 249 [8/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 249 'fsqrt' 'normalizer' <Predicate = (icmp_ln187)> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 250 [1/1] (0.00ns)   --->   "%p = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_p_read_1, i32 1, i32 31" [../src/ban.cpp:623]   --->   Operation 250 'partselect' 'p' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 251 [1/1] (0.42ns)   --->   "%store_ln21 = store i1 0, i1 %write_flag_0" [../src/ban.cpp:21]   --->   Operation 251 'store' 'store_ln21' <Predicate = (icmp_ln187)> <Delay = 0.42>
ST_40 : Operation 252 [1/1] (0.42ns)   --->   "%store_ln21 = store i1 0, i1 %write_flag4_0" [../src/ban.cpp:21]   --->   Operation 252 'store' 'store_ln21' <Predicate = (icmp_ln187)> <Delay = 0.42>
ST_40 : Operation 253 [1/1] (0.42ns)   --->   "%store_ln21 = store i1 0, i1 %write_flag8_0" [../src/ban.cpp:21]   --->   Operation 253 'store' 'store_ln21' <Predicate = (icmp_ln187)> <Delay = 0.42>
ST_40 : Operation 254 [1/1] (0.42ns)   --->   "%store_ln21 = store i2 0, i2 %i_4" [../src/ban.cpp:21]   --->   Operation 254 'store' 'store_ln21' <Predicate = (icmp_ln187)> <Delay = 0.42>

State 41 <SV = 8> <Delay = 0.67>
ST_41 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [../src/ban.cpp:187]   --->   Operation 255 'specloopname' 'specloopname_ln187' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 256 [1/2] (0.67ns)   --->   "%eps_3_0 = load i3 %aux_addr" [../src/ban.cpp:188]   --->   Operation 256 'load' 'eps_3_0' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_41 : Operation 257 [1/1] (0.58ns)   --->   "%switch_ln188 = switch i2 %i_8, void %branch11, i2 0, void %.split2..split269_crit_edge, i2 1, void %branch10" [../src/ban.cpp:188]   --->   Operation 257 'switch' 'switch_ln188' <Predicate = true> <Delay = 0.58>
ST_41 : Operation 258 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %eps_3_0, i32 %eps_3_2_1" [../src/ban.cpp:188]   --->   Operation 258 'store' 'store_ln188' <Predicate = (i_8 == 1)> <Delay = 0.00>
ST_41 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split269" [../src/ban.cpp:188]   --->   Operation 259 'br' 'br_ln188' <Predicate = (i_8 == 1)> <Delay = 0.00>
ST_41 : Operation 260 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %eps_3_0, i32 %eps_3_2_2" [../src/ban.cpp:188]   --->   Operation 260 'store' 'store_ln188' <Predicate = (i_8 == 0)> <Delay = 0.00>
ST_41 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split269" [../src/ban.cpp:188]   --->   Operation 261 'br' 'br_ln188' <Predicate = (i_8 == 0)> <Delay = 0.00>
ST_41 : Operation 262 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %eps_3_0, i32 %eps_3_2" [../src/ban.cpp:188]   --->   Operation 262 'store' 'store_ln188' <Predicate = (i_8 != 0 & i_8 != 1)> <Delay = 0.00>
ST_41 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split269" [../src/ban.cpp:188]   --->   Operation 263 'br' 'br_ln188' <Predicate = (i_8 != 0 & i_8 != 1)> <Delay = 0.00>
ST_41 : Operation 264 [1/1] (0.42ns)   --->   "%store_ln187 = store i2 %add_ln187, i2 %i_3" [../src/ban.cpp:187]   --->   Operation 264 'store' 'store_ln187' <Predicate = true> <Delay = 0.42>
ST_41 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i"   --->   Operation 265 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 42 <SV = 8> <Delay = 7.01>
ST_42 : Operation 266 [1/1] (0.00ns)   --->   "%eps_3_2_load = load i32 %eps_3_2" [../src/ban.cpp:609]   --->   Operation 266 'load' 'eps_3_2_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 267 [1/1] (0.00ns)   --->   "%eps_3_2_1_load = load i32 %eps_3_2_1" [../src/ban.cpp:609]   --->   Operation 267 'load' 'eps_3_2_1_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 268 [1/1] (0.00ns)   --->   "%eps_3_2_2_load = load i32 %eps_3_2_2" [../src/ban.cpp:609]   --->   Operation 268 'load' 'eps_3_2_2_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 269 [3/3] (7.01ns)   --->   "%mul = fmul i32 %eps_3_2_2_load, i32 -0.125" [../src/ban.cpp:609]   --->   Operation 269 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 270 [3/3] (7.01ns)   --->   "%mul23_1 = fmul i32 %eps_3_2_1_load, i32 -0.125" [../src/ban.cpp:609]   --->   Operation 270 'fmul' 'mul23_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 271 [3/3] (7.01ns)   --->   "%mul23_2 = fmul i32 %eps_3_2_load, i32 -0.125" [../src/ban.cpp:609]   --->   Operation 271 'fmul' 'mul23_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 272 [7/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 272 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 9> <Delay = 7.01>
ST_43 : Operation 273 [2/3] (7.01ns)   --->   "%mul = fmul i32 %eps_3_2_2_load, i32 -0.125" [../src/ban.cpp:609]   --->   Operation 273 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 274 [2/3] (7.01ns)   --->   "%mul23_1 = fmul i32 %eps_3_2_1_load, i32 -0.125" [../src/ban.cpp:609]   --->   Operation 274 'fmul' 'mul23_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 275 [2/3] (7.01ns)   --->   "%mul23_2 = fmul i32 %eps_3_2_load, i32 -0.125" [../src/ban.cpp:609]   --->   Operation 275 'fmul' 'mul23_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 276 [6/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 276 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 10> <Delay = 7.01>
ST_44 : Operation 277 [1/3] (7.01ns)   --->   "%mul = fmul i32 %eps_3_2_2_load, i32 -0.125" [../src/ban.cpp:609]   --->   Operation 277 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 278 [1/3] (7.01ns)   --->   "%mul23_1 = fmul i32 %eps_3_2_1_load, i32 -0.125" [../src/ban.cpp:609]   --->   Operation 278 'fmul' 'mul23_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 279 [1/3] (7.01ns)   --->   "%mul23_2 = fmul i32 %eps_3_2_load, i32 -0.125" [../src/ban.cpp:609]   --->   Operation 279 'fmul' 'mul23_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 280 [5/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 280 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 11> <Delay = 6.57>
ST_45 : Operation 281 [1/1] (0.00ns)   --->   "%num_res_load_4 = load i32 %num_res_load_1" [../src/ban.cpp:609]   --->   Operation 281 'load' 'num_res_load_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 282 [1/1] (0.00ns)   --->   "%num_res_load_5 = load i32 %num_res_load_2" [../src/ban.cpp:609]   --->   Operation 282 'load' 'num_res_load_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 283 [4/4] (6.43ns)   --->   "%tmp = fadd i32 %mul, i32 1" [../src/ban.cpp:609]   --->   Operation 283 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 284 [4/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %num_res_load_4, i32 %mul23_1" [../src/ban.cpp:609]   --->   Operation 284 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 285 [4/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %num_res_load_5, i32 %mul23_2" [../src/ban.cpp:609]   --->   Operation 285 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 286 [4/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 286 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 12> <Delay = 6.57>
ST_46 : Operation 287 [3/4] (6.43ns)   --->   "%tmp = fadd i32 %mul, i32 1" [../src/ban.cpp:609]   --->   Operation 287 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 288 [3/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %num_res_load_4, i32 %mul23_1" [../src/ban.cpp:609]   --->   Operation 288 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 289 [3/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %num_res_load_5, i32 %mul23_2" [../src/ban.cpp:609]   --->   Operation 289 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 290 [3/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 290 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 13> <Delay = 6.57>
ST_47 : Operation 291 [2/4] (6.43ns)   --->   "%tmp = fadd i32 %mul, i32 1" [../src/ban.cpp:609]   --->   Operation 291 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 292 [2/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %num_res_load_4, i32 %mul23_1" [../src/ban.cpp:609]   --->   Operation 292 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 293 [2/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %num_res_load_5, i32 %mul23_2" [../src/ban.cpp:609]   --->   Operation 293 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 294 [2/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 294 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 14> <Delay = 6.57>
ST_48 : Operation 295 [1/4] (6.43ns)   --->   "%tmp = fadd i32 %mul, i32 1" [../src/ban.cpp:609]   --->   Operation 295 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 296 [1/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %num_res_load_4, i32 %mul23_1" [../src/ban.cpp:609]   --->   Operation 296 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 297 [1/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %num_res_load_5, i32 %mul23_2" [../src/ban.cpp:609]   --->   Operation 297 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 298 [1/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 298 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 15> <Delay = 7.01>
ST_49 : Operation 299 [3/3] (7.01ns)   --->   "%tmp_21 = fmul i32 %tmp, i32 %normalizer" [../src/ban.cpp:619]   --->   Operation 299 'fmul' 'tmp_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 300 [3/3] (7.01ns)   --->   "%tmp_22 = fmul i32 %tmp_2, i32 %normalizer" [../src/ban.cpp:619]   --->   Operation 300 'fmul' 'tmp_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 301 [3/3] (7.01ns)   --->   "%tmp_23 = fmul i32 %tmp_3, i32 %normalizer" [../src/ban.cpp:619]   --->   Operation 301 'fmul' 'tmp_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 16> <Delay = 7.01>
ST_50 : Operation 302 [2/3] (7.01ns)   --->   "%tmp_21 = fmul i32 %tmp, i32 %normalizer" [../src/ban.cpp:619]   --->   Operation 302 'fmul' 'tmp_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 303 [2/3] (7.01ns)   --->   "%tmp_22 = fmul i32 %tmp_2, i32 %normalizer" [../src/ban.cpp:619]   --->   Operation 303 'fmul' 'tmp_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 304 [2/3] (7.01ns)   --->   "%tmp_23 = fmul i32 %tmp_3, i32 %normalizer" [../src/ban.cpp:619]   --->   Operation 304 'fmul' 'tmp_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 17> <Delay = 7.01>
ST_51 : Operation 305 [1/3] (7.01ns)   --->   "%tmp_21 = fmul i32 %tmp, i32 %normalizer" [../src/ban.cpp:619]   --->   Operation 305 'fmul' 'tmp_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 306 [1/3] (7.01ns)   --->   "%tmp_22 = fmul i32 %tmp_2, i32 %normalizer" [../src/ban.cpp:619]   --->   Operation 306 'fmul' 'tmp_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 307 [1/3] (7.01ns)   --->   "%tmp_23 = fmul i32 %tmp_3, i32 %normalizer" [../src/ban.cpp:619]   --->   Operation 307 'fmul' 'tmp_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln21 = br void" [../src/ban.cpp:21]   --->   Operation 308 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>

State 52 <SV = 18> <Delay = 0.97>
ST_52 : Operation 309 [1/1] (0.00ns)   --->   "%i_9 = load i2 %i_4" [../src/ban.cpp:21]   --->   Operation 309 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 310 [1/1] (0.00ns)   --->   "%agg_result_12_0_load = load i32 %agg_result_12_0"   --->   Operation 310 'load' 'agg_result_12_0_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 311 [1/1] (0.00ns)   --->   "%write_flag8_0_load = load i1 %write_flag8_0"   --->   Operation 311 'load' 'write_flag8_0_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 312 [1/1] (0.00ns)   --->   "%agg_result_116_0_load = load i32 %agg_result_116_0"   --->   Operation 312 'load' 'agg_result_116_0_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 313 [1/1] (0.00ns)   --->   "%write_flag4_0_load = load i1 %write_flag4_0"   --->   Operation 313 'load' 'write_flag4_0_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 314 [1/1] (0.00ns)   --->   "%agg_result_1_0_load = load i32 %agg_result_1_0"   --->   Operation 314 'load' 'agg_result_1_0_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 315 [1/1] (0.00ns)   --->   "%write_flag_0_load = load i1 %write_flag_0"   --->   Operation 315 'load' 'write_flag_0_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 316 [1/1] (0.44ns)   --->   "%icmp_ln21 = icmp_eq  i2 %i_9, i2 3" [../src/ban.cpp:21]   --->   Operation 316 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 317 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 317 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 318 [1/1] (0.54ns)   --->   "%add_ln21 = add i2 %i_9, i2 1" [../src/ban.cpp:21]   --->   Operation 318 'add' 'add_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split, void %_ZN3BanC2EiPKf.61.exit.loopexit" [../src/ban.cpp:21]   --->   Operation 319 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 320 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../src/ban.cpp:21]   --->   Operation 320 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_52 : Operation 321 [1/1] (0.47ns)   --->   "%tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_21, i32 %tmp_22, i32 %tmp_23, i2 %i_9" [../src/ban.cpp:22]   --->   Operation 321 'mux' 'tmp_20' <Predicate = (!icmp_ln21)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 322 [1/1] (0.58ns)   --->   "%switch_ln22 = switch i2 %i_9, void %branch236, i2 0, void %.split..split33_crit_edge, i2 1, void %branch135" [../src/ban.cpp:22]   --->   Operation 322 'switch' 'switch_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.58>
ST_52 : Operation 323 [1/1] (0.42ns)   --->   "%store_ln22 = store i1 1, i1 %write_flag4_0" [../src/ban.cpp:22]   --->   Operation 323 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_9 == 1)> <Delay = 0.42>
ST_52 : Operation 324 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %tmp_20, i32 %agg_result_116_0" [../src/ban.cpp:22]   --->   Operation 324 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_9 == 1)> <Delay = 0.00>
ST_52 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split33" [../src/ban.cpp:22]   --->   Operation 325 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i_9 == 1)> <Delay = 0.00>
ST_52 : Operation 326 [1/1] (0.42ns)   --->   "%store_ln22 = store i1 1, i1 %write_flag_0" [../src/ban.cpp:22]   --->   Operation 326 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_9 == 0)> <Delay = 0.42>
ST_52 : Operation 327 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %tmp_20, i32 %agg_result_1_0" [../src/ban.cpp:22]   --->   Operation 327 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_9 == 0)> <Delay = 0.00>
ST_52 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split33" [../src/ban.cpp:22]   --->   Operation 328 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i_9 == 0)> <Delay = 0.00>
ST_52 : Operation 329 [1/1] (0.42ns)   --->   "%store_ln22 = store i1 1, i1 %write_flag8_0" [../src/ban.cpp:22]   --->   Operation 329 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_9 != 0 & i_9 != 1)> <Delay = 0.42>
ST_52 : Operation 330 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %tmp_20, i32 %agg_result_12_0" [../src/ban.cpp:22]   --->   Operation 330 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_9 != 0 & i_9 != 1)> <Delay = 0.00>
ST_52 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split33" [../src/ban.cpp:22]   --->   Operation 331 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i_9 != 0 & i_9 != 1)> <Delay = 0.00>
ST_52 : Operation 332 [1/1] (0.42ns)   --->   "%store_ln21 = store i2 %add_ln21, i2 %i_4" [../src/ban.cpp:21]   --->   Operation 332 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_52 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 333 'br' 'br_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_52 : Operation 334 [1/1] (0.42ns)   --->   "%br_ln0 = br void %_ZN3BanC2EiPKf.61.exit"   --->   Operation 334 'br' 'br_ln0' <Predicate = (icmp_ln21)> <Delay = 0.42>

State 53 <SV = 17> <Delay = 1.23>
ST_53 : Operation 335 [2/2] (1.23ns)   --->   "%b_1_load_1 = load i6 %b_1_addr_1" [../src/ban.cpp:558]   --->   Operation 335 'load' 'b_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_53 : Operation 336 [2/2] (1.23ns)   --->   "%b_1_load_2 = load i6 %b_1_addr_2" [../src/ban.cpp:558]   --->   Operation 336 'load' 'b_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 54 <SV = 18> <Delay = 1.23>
ST_54 : Operation 337 [1/2] (1.23ns)   --->   "%b_1_load_1 = load i6 %b_1_addr_1" [../src/ban.cpp:558]   --->   Operation 337 'load' 'b_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_54 : Operation 338 [1/2] (1.23ns)   --->   "%b_1_load_2 = load i6 %b_1_addr_2" [../src/ban.cpp:558]   --->   Operation 338 'load' 'b_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_54 : Operation 339 [1/1] (0.42ns)   --->   "%br_ln558 = br void %_ZN3BanC2EiPKf.61.exit" [../src/ban.cpp:558]   --->   Operation 339 'br' 'br_ln558' <Predicate = true> <Delay = 0.42>

State 55 <SV = 19> <Delay = 0.44>
ST_55 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln624)   --->   "%write_flag_2 = phi i1 1, void %_ZNK3BaneqEf.exit, i1 %write_flag_0_load, void %_ZN3BanC2EiPKf.61.exit.loopexit"   --->   Operation 340 'phi' 'write_flag_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln624)   --->   "%agg_result_1_2 = phi i32 %normalizer_1, void %_ZNK3BaneqEf.exit, i32 %agg_result_1_0_load, void %_ZN3BanC2EiPKf.61.exit.loopexit"   --->   Operation 341 'phi' 'agg_result_1_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln624_1)   --->   "%write_flag4_2 = phi i1 1, void %_ZNK3BaneqEf.exit, i1 %write_flag4_0_load, void %_ZN3BanC2EiPKf.61.exit.loopexit"   --->   Operation 342 'phi' 'write_flag4_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln624_1)   --->   "%agg_result_116_2 = phi i32 %b_1_load_1, void %_ZNK3BaneqEf.exit, i32 %agg_result_116_0_load, void %_ZN3BanC2EiPKf.61.exit.loopexit" [../src/ban.cpp:558]   --->   Operation 343 'phi' 'agg_result_116_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln624_2)   --->   "%write_flag8_2 = phi i1 1, void %_ZNK3BaneqEf.exit, i1 %write_flag8_0_load, void %_ZN3BanC2EiPKf.61.exit.loopexit"   --->   Operation 344 'phi' 'write_flag8_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln624_2)   --->   "%agg_result_12_2 = phi i32 %b_1_load_2, void %_ZNK3BaneqEf.exit, i32 %agg_result_12_0_load, void %_ZN3BanC2EiPKf.61.exit.loopexit" [../src/ban.cpp:558]   --->   Operation 345 'phi' 'agg_result_12_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 346 [1/1] (0.00ns)   --->   "%this_p_write_assign = phi i31 0, void %_ZNK3BaneqEf.exit, i31 %p, void %_ZN3BanC2EiPKf.61.exit.loopexit"   --->   Operation 346 'phi' 'this_p_write_assign' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln0 = sext i31 %this_p_write_assign" [../src/ban.cpp:0]   --->   Operation 347 'sext' 'sext_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 348 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln624 = select i1 %write_flag_2, i32 %agg_result_1_2, i32 %p_read_3" [../src/ban.cpp:624]   --->   Operation 348 'select' 'select_ln624' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 349 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln624_1 = select i1 %write_flag4_2, i32 %agg_result_116_2, i32 %p_read_2" [../src/ban.cpp:624]   --->   Operation 349 'select' 'select_ln624_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 350 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln624_2 = select i1 %write_flag8_2, i32 %agg_result_12_2, i32 %p_read_1" [../src/ban.cpp:624]   --->   Operation 350 'select' 'select_ln624_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 351 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %sext_ln0" [../src/ban.cpp:624]   --->   Operation 351 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 352 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %select_ln624" [../src/ban.cpp:624]   --->   Operation 352 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 353 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %select_ln624_1" [../src/ban.cpp:624]   --->   Operation 353 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 354 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %select_ln624_2" [../src/ban.cpp:624]   --->   Operation 354 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 355 [1/1] (0.00ns)   --->   "%ret_ln624 = ret i128 %mrv_3" [../src/ban.cpp:624]   --->   Operation 355 'ret' 'ret_ln624' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.02ns
The critical path consists of the following:
	wire read operation ('b_1_offset_read', ../src/ban.cpp:61) on port 'b_1_offset' (../src/ban.cpp:61) [7]  (0 ns)
	'sub' operation ('sub_ln61', ../src/ban.cpp:61) [14]  (0.781 ns)
	'getelementptr' operation ('b_1_addr', ../src/ban.cpp:61) [16]  (0 ns)
	'load' operation ('normalizer', ../src/ban.cpp:61) on array 'b_1' [25]  (1.24 ns)

 <State 2>: 4.02ns
The critical path consists of the following:
	'load' operation ('normalizer', ../src/ban.cpp:61) on array 'b_1' [25]  (1.24 ns)
	'fcmp' operation ('tmp_5', ../src/ban.cpp:61) [34]  (2.78 ns)

 <State 3>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', ../src/ban.cpp:61) [34]  (2.78 ns)
	'and' operation ('and_ln61', ../src/ban.cpp:61) [35]  (0.287 ns)

 <State 4>: 3.5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', ../src/ban.cpp:61) [38]  (2.78 ns)
	'and' operation ('and_ln61_1', ../src/ban.cpp:61) [39]  (0.287 ns)
	blocking operation 0.427 ns on control path)

 <State 5>: 2.02ns
The critical path consists of the following:
	'load' operation ('i', ../src/ban.cpp:68) on local variable 'i' [49]  (0 ns)
	'add' operation ('add_ln69', ../src/ban.cpp:69) [51]  (0.781 ns)
	'getelementptr' operation ('b_1_addr_3', ../src/ban.cpp:69) [53]  (0 ns)
	'load' operation ('b_1_load', ../src/ban.cpp:69) on array 'b_1' [59]  (1.24 ns)

 <State 6>: 4.02ns
The critical path consists of the following:
	'load' operation ('b_1_load', ../src/ban.cpp:69) on array 'b_1' [59]  (1.24 ns)
	'fcmp' operation ('tmp_s', ../src/ban.cpp:69) [66]  (2.78 ns)

 <State 7>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', ../src/ban.cpp:69) [66]  (2.78 ns)
	'and' operation ('empty_30', ../src/ban.cpp:69) [67]  (0 ns)
	'and' operation ('res', ../src/ban.cpp:69) [68]  (0.287 ns)

 <State 8>: 2.02ns
The critical path consists of the following:
	'load' operation ('i', ../src/ban.cpp:565) on local variable 'i' [85]  (0 ns)
	'add' operation ('add_ln566', ../src/ban.cpp:566) [87]  (0.781 ns)
	'getelementptr' operation ('b_1_addr_4', ../src/ban.cpp:566) [89]  (0 ns)
	'load' operation ('b_1_load_3', ../src/ban.cpp:566) on array 'b_1' [101]  (1.24 ns)

 <State 9>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_1_load_3', ../src/ban.cpp:566) on array 'b_1' [101]  (1.24 ns)

 <State 10>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2[1]', ../src/ban.cpp:567) [102]  (7.06 ns)

 <State 11>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2[1]', ../src/ban.cpp:567) [102]  (7.06 ns)

 <State 12>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2[1]', ../src/ban.cpp:567) [102]  (7.06 ns)

 <State 13>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2[1]', ../src/ban.cpp:567) [102]  (7.06 ns)

 <State 14>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2[1]', ../src/ban.cpp:567) [102]  (7.06 ns)

 <State 15>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2[1]', ../src/ban.cpp:567) [102]  (7.06 ns)

 <State 16>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2[1]', ../src/ban.cpp:567) [102]  (7.06 ns)

 <State 17>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2[1]', ../src/ban.cpp:567) [102]  (7.06 ns)

 <State 18>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2[1]', ../src/ban.cpp:567) [102]  (7.06 ns)

 <State 19>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('conv', ../src/ban.cpp:567) [108]  (7.02 ns)

 <State 20>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('conv', ../src/ban.cpp:567) [108]  (7.02 ns)

 <State 21>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('conv', ../src/ban.cpp:567) [108]  (7.02 ns)

 <State 22>: 0.449ns
The critical path consists of the following:
	'load' operation ('num_res_load_3', ../src/ban.cpp:567) on local variable 'num_res_load_2' [97]  (0 ns)
	'select' operation ('select_ln567', ../src/ban.cpp:567) [109]  (0.449 ns)

 <State 23>: 1.26ns
The critical path consists of the following:
	'load' operation ('i', ../src/ban.cpp:173) on local variable 'i' [125]  (0 ns)
	'add' operation ('add_ln172', ../src/ban.cpp:172) [143]  (0.673 ns)
	'icmp' operation ('icmp_ln172_1', ../src/ban.cpp:172) [144]  (0.584 ns)

 <State 24>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban.cpp:173) [140]  (7.02 ns)

 <State 25>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban.cpp:173) [140]  (7.02 ns)

 <State 26>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban.cpp:173) [140]  (7.02 ns)

 <State 27>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [141]  (6.44 ns)

 <State 28>: 7.02ns
The critical path consists of the following:
	'load' operation ('eps_2_2_3_load_1', ../src/ban.cpp:173) on local variable 'eps_2[2]' [133]  (0 ns)
	'fmul' operation ('mul_1_i_i', ../src/ban.cpp:173) [147]  (7.02 ns)

 <State 29>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_1_i_i', ../src/ban.cpp:173) [147]  (7.02 ns)

 <State 30>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_1_i_i', ../src/ban.cpp:173) [147]  (7.02 ns)

 <State 31>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [148]  (6.44 ns)

 <State 32>: 7.02ns
The critical path consists of the following:
	'load' operation ('eps_2_2_load_1', ../src/ban.cpp:173) on local variable 'eps_2[2]' [132]  (0 ns)
	'fmul' operation ('mul_2_i_i', ../src/ban.cpp:173) [154]  (7.02 ns)

 <State 33>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_2_i_i', ../src/ban.cpp:173) [154]  (7.02 ns)

 <State 34>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_2_i_i', ../src/ban.cpp:173) [154]  (7.02 ns)

 <State 35>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [155]  (6.44 ns)

 <State 36>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [155]  (6.44 ns)

 <State 37>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [155]  (6.44 ns)

 <State 38>: 6.89ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [155]  (6.44 ns)
	'select' operation ('tmp', ../src/ban.cpp:172) [156]  (0.449 ns)

 <State 39>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('aux_addr_1', ../src/ban.cpp:177) [157]  (0 ns)
	'store' operation ('store_ln177', ../src/ban.cpp:177) of variable 'tmp', ../src/ban.cpp:172 on array 'aux', ../src/ban.cpp:183 [158]  (0.677 ns)

 <State 40>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [211]  (6.58 ns)

 <State 41>: 0.677ns
The critical path consists of the following:
	'load' operation ('eps_3[0]', ../src/ban.cpp:188) on array 'aux', ../src/ban.cpp:183 [178]  (0.677 ns)
	'store' operation ('store_ln188', ../src/ban.cpp:188) of variable 'eps_3[0]', ../src/ban.cpp:188 on local variable 'eps_3[2]' [181]  (0 ns)

 <State 42>: 7.02ns
The critical path consists of the following:
	'load' operation ('eps_3_2_2_load', ../src/ban.cpp:609) on local variable 'eps_3[2]' [202]  (0 ns)
	'fmul' operation ('mul', ../src/ban.cpp:609) [205]  (7.02 ns)

 <State 43>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/ban.cpp:609) [205]  (7.02 ns)

 <State 44>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/ban.cpp:609) [205]  (7.02 ns)

 <State 45>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [211]  (6.58 ns)

 <State 46>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [211]  (6.58 ns)

 <State 47>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [211]  (6.58 ns)

 <State 48>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [211]  (6.58 ns)

 <State 49>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:619) [212]  (7.02 ns)

 <State 50>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:619) [212]  (7.02 ns)

 <State 51>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:619) [212]  (7.02 ns)

 <State 52>: 0.975ns
The critical path consists of the following:
	'load' operation ('i', ../src/ban.cpp:21) on local variable 'i' [222]  (0 ns)
	'add' operation ('add_ln21', ../src/ban.cpp:21) [231]  (0.548 ns)
	'store' operation ('store_ln21', ../src/ban.cpp:21) of variable 'add_ln21', ../src/ban.cpp:21 on local variable 'i' [250]  (0.427 ns)

 <State 53>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_1_load_1', ../src/ban.cpp:558) on array 'b_1' [255]  (1.24 ns)

 <State 54>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_1_load_1', ../src/ban.cpp:558) on array 'b_1' [255]  (1.24 ns)

 <State 55>: 0.449ns
The critical path consists of the following:
	'phi' operation ('write_flag_2') with incoming values : ('write_flag_0_load') [259]  (0 ns)
	'select' operation ('this.num[0]', ../src/ban.cpp:624) [267]  (0.449 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
