Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar 10 11:00:00 2021
| Host         : sebastian-ZBook running 64-bit Linux Mint 20
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.676        0.000                      0                   71        0.194        0.000                      0                   71        3.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.676        0.000                      0                   56        0.194        0.000                      0                   56        3.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.712        0.000                      0                   15        0.582        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 prescaler_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_addr_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.828ns (25.173%)  route 2.461ns (74.827%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.749     5.417    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     5.873 r  prescaler_reg[4]/Q
                         net (fo=2, routed)           0.961     6.834    prescaler_reg[4]
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.958 r  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.452     7.410    prescaler[0]_i_4_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.534 r  prescaler[0]_i_2/O
                         net (fo=19, routed)          1.048     8.583    clk_scaled
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.124     8.707 r  row_addr_shift[1]_i_1/O
                         net (fo=1, routed)           0.000     8.707    row_addr_shift[1]_i_1_n_0
    SLICE_X40Y30         FDRE                                         r  row_addr_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.568    12.960    clk_8ns_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  row_addr_shift_reg[1]/C
                         clock pessimism              0.429    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X40Y30         FDRE (Setup_fdre_C_D)        0.029    13.383    row_addr_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 prescaler_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_addr_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.854ns (25.760%)  route 2.461ns (74.241%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.749     5.417    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     5.873 r  prescaler_reg[4]/Q
                         net (fo=2, routed)           0.961     6.834    prescaler_reg[4]
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.958 r  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.452     7.410    prescaler[0]_i_4_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.534 r  prescaler[0]_i_2/O
                         net (fo=19, routed)          1.048     8.583    clk_scaled
    SLICE_X40Y30         LUT5 (Prop_lut5_I3_O)        0.150     8.733 r  row_addr_shift[2]_i_1/O
                         net (fo=1, routed)           0.000     8.733    row_addr_shift[2]_i_1_n_0
    SLICE_X40Y30         FDRE                                         r  row_addr_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.568    12.960    clk_8ns_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  row_addr_shift_reg[2]/C
                         clock pessimism              0.429    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X40Y30         FDRE (Setup_fdre_C_D)        0.075    13.429    row_addr_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         13.429    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 prescaler_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.704ns (24.182%)  route 2.207ns (75.818%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.749     5.417    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     5.873 r  prescaler_reg[4]/Q
                         net (fo=2, routed)           0.961     6.834    prescaler_reg[4]
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.958 r  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.452     7.410    prescaler[0]_i_4_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.534 r  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.794     8.329    clk_scaled
    SLICE_X40Y30         FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.568    12.960    clk_8ns_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  state_reg/C
                         clock pessimism              0.429    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X40Y30         FDRE (Setup_fdre_C_D)       -0.062    13.292    state_reg
  -------------------------------------------------------------------
                         required time                         13.292    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 prescaler_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_addr_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.828ns (27.567%)  route 2.176ns (72.433%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.749     5.417    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     5.873 r  prescaler_reg[4]/Q
                         net (fo=2, routed)           0.961     6.834    prescaler_reg[4]
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.958 r  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.452     7.410    prescaler[0]_i_4_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.534 r  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.763     8.297    clk_scaled
    SLICE_X40Y30         LUT3 (Prop_lut3_I0_O)        0.124     8.421 r  row_addr_shift[0]_i_1/O
                         net (fo=1, routed)           0.000     8.421    row_addr_shift[0]_i_1_n_0
    SLICE_X40Y30         FDRE                                         r  row_addr_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.568    12.960    clk_8ns_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  row_addr_shift_reg[0]/C
                         clock pessimism              0.429    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X40Y30         FDRE (Setup_fdre_C_D)        0.031    13.385    row_addr_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         13.385    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 prescaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.748     5.416    clk_8ns_IBUF_BUFG
    SLICE_X43Y32         FDCE                                         r  prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDCE (Prop_fdce_C_Q)         0.456     5.872 r  prescaler_reg[1]/Q
                         net (fo=1, routed)           0.480     6.353    prescaler_reg_n_0_[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.027 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.027    prescaler_reg[0]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.141    prescaler_reg[4]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.255    prescaler_reg[8]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.589 r  prescaler_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.589    prescaler_reg[12]_i_1_n_6
    SLICE_X43Y35         FDCE                                         r  prescaler_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.574    12.966    clk_8ns_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  prescaler_reg[13]/C
                         clock pessimism              0.429    13.395    
                         clock uncertainty           -0.035    13.360    
    SLICE_X43Y35         FDCE (Setup_fdce_C_D)        0.062    13.422    prescaler_reg[13]
  -------------------------------------------------------------------
                         required time                         13.422    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 prescaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.748     5.416    clk_8ns_IBUF_BUFG
    SLICE_X43Y32         FDCE                                         r  prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDCE (Prop_fdce_C_Q)         0.456     5.872 r  prescaler_reg[1]/Q
                         net (fo=1, routed)           0.480     6.353    prescaler_reg_n_0_[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.027 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.027    prescaler_reg[0]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.141    prescaler_reg[4]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.255    prescaler_reg[8]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.494 r  prescaler_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.494    prescaler_reg[12]_i_1_n_5
    SLICE_X43Y35         FDCE                                         r  prescaler_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.574    12.966    clk_8ns_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  prescaler_reg[14]/C
                         clock pessimism              0.429    13.395    
                         clock uncertainty           -0.035    13.360    
    SLICE_X43Y35         FDCE (Setup_fdce_C_D)        0.062    13.422    prescaler_reg[14]
  -------------------------------------------------------------------
                         required time                         13.422    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 timer1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer1/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.748     5.416    timer1/clk_8ns_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  timer1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  timer1/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.353    timer1/counter_reg_n_0_[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.027 r  timer1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.027    timer1/counter_reg[0]_i_1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  timer1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.141    timer1/counter_reg[4]_i_1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  timer1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.255    timer1/counter_reg[8]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.478 r  timer1/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.478    timer1/counter_reg[12]_i_1_n_7
    SLICE_X39Y37         FDRE                                         r  timer1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.574    12.966    timer1/clk_8ns_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  timer1/counter_reg[12]/C
                         clock pessimism              0.428    13.394    
                         clock uncertainty           -0.035    13.359    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.062    13.421    timer1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 prescaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.748     5.416    clk_8ns_IBUF_BUFG
    SLICE_X43Y32         FDCE                                         r  prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDCE (Prop_fdce_C_Q)         0.456     5.872 r  prescaler_reg[1]/Q
                         net (fo=1, routed)           0.480     6.353    prescaler_reg_n_0_[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.027 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.027    prescaler_reg[0]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.141    prescaler_reg[4]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.255    prescaler_reg[8]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.478 r  prescaler_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.478    prescaler_reg[12]_i_1_n_7
    SLICE_X43Y35         FDCE                                         r  prescaler_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.574    12.966    clk_8ns_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  prescaler_reg[12]/C
                         clock pessimism              0.429    13.395    
                         clock uncertainty           -0.035    13.360    
    SLICE_X43Y35         FDCE (Setup_fdce_C_D)        0.062    13.422    prescaler_reg[12]
  -------------------------------------------------------------------
                         required time                         13.422    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 timer1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer1/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.748     5.416    timer1/clk_8ns_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  timer1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  timer1/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.353    timer1/counter_reg_n_0_[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.027 r  timer1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.027    timer1/counter_reg[0]_i_1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  timer1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.141    timer1/counter_reg[4]_i_1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.475 r  timer1/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.475    timer1/counter_reg[8]_i_1_n_6
    SLICE_X39Y36         FDRE                                         r  timer1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.573    12.965    timer1/clk_8ns_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  timer1/counter_reg[9]/C
                         clock pessimism              0.428    13.393    
                         clock uncertainty           -0.035    13.358    
    SLICE_X39Y36         FDRE (Setup_fdre_C_D)        0.062    13.420    timer1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         13.420    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 prescaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.748     5.416    clk_8ns_IBUF_BUFG
    SLICE_X43Y32         FDCE                                         r  prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDCE (Prop_fdce_C_Q)         0.456     5.872 r  prescaler_reg[1]/Q
                         net (fo=1, routed)           0.480     6.353    prescaler_reg_n_0_[1]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.027 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.027    prescaler_reg[0]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.141    prescaler_reg[4]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.475 r  prescaler_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.475    prescaler_reg[8]_i_1_n_6
    SLICE_X43Y34         FDCE                                         r  prescaler_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.573    12.965    clk_8ns_IBUF_BUFG
    SLICE_X43Y34         FDCE                                         r  prescaler_reg[9]/C
                         clock pessimism              0.429    13.394    
                         clock uncertainty           -0.035    13.359    
    SLICE_X43Y34         FDCE (Setup_fdce_C_D)        0.062    13.421    prescaler_reg[9]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  5.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 row_addr_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.075%)  route 0.141ns (49.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.498    clk_8ns_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  row_addr_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  row_addr_shift_reg[0]/Q
                         net (fo=4, routed)           0.141     1.779    row_addr_shift[0]
    SLICE_X41Y30         FDRE                                         r  row_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.853     2.012    clk_8ns_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  row_addr_reg[0]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.075     1.586    row_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 row_addr_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.482%)  route 0.131ns (50.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.498    clk_8ns_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  row_addr_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  row_addr_shift_reg[2]/Q
                         net (fo=2, routed)           0.131     1.756    row_addr_shift[2]
    SLICE_X41Y30         FDRE                                         r  row_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.853     2.012    clk_8ns_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  row_addr_reg[2]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.024     1.535    row_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 prescaler_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.500    clk_8ns_IBUF_BUFG
    SLICE_X43Y32         FDCE                                         r  prescaler_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  prescaler_reg[3]/Q
                         net (fo=1, routed)           0.108     1.749    prescaler_reg_n_0_[3]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  prescaler_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    prescaler_reg[0]_i_1_n_4
    SLICE_X43Y32         FDCE                                         r  prescaler_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.855     2.014    clk_8ns_IBUF_BUFG
    SLICE_X43Y32         FDCE                                         r  prescaler_reg[3]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X43Y32         FDCE (Hold_fdce_C_D)         0.105     1.605    prescaler_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 timer1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.500    timer1/clk_8ns_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  timer1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  timer1/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.749    timer1/counter_reg_n_0_[3]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  timer1/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    timer1/counter_reg[0]_i_1_n_4
    SLICE_X39Y34         FDRE                                         r  timer1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.855     2.014    timer1/clk_8ns_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  timer1/counter_reg[3]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.105     1.605    timer1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 timer1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.500    timer1/clk_8ns_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  timer1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  timer1/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.746    timer1/counter_reg_n_0_[4]
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.861 r  timer1/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.861    timer1/counter_reg[4]_i_1_n_7
    SLICE_X39Y35         FDRE                                         r  timer1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.856     2.015    timer1/clk_8ns_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  timer1/counter_reg[4]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X39Y35         FDRE (Hold_fdre_C_D)         0.105     1.605    timer1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 prescaler_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.500    clk_8ns_IBUF_BUFG
    SLICE_X43Y32         FDCE                                         r  prescaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  prescaler_reg[2]/Q
                         net (fo=1, routed)           0.109     1.750    prescaler_reg_n_0_[2]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  prescaler_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    prescaler_reg[0]_i_1_n_5
    SLICE_X43Y32         FDCE                                         r  prescaler_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.855     2.014    clk_8ns_IBUF_BUFG
    SLICE_X43Y32         FDCE                                         r  prescaler_reg[2]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X43Y32         FDCE (Hold_fdce_C_D)         0.105     1.605    prescaler_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 timer1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.500    timer1/clk_8ns_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  timer1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  timer1/counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.750    timer1/counter_reg_n_0_[2]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  timer1/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    timer1/counter_reg[0]_i_1_n_5
    SLICE_X39Y34         FDRE                                         r  timer1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.855     2.014    timer1/clk_8ns_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  timer1/counter_reg[2]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.105     1.605    timer1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 prescaler_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.502    clk_8ns_IBUF_BUFG
    SLICE_X43Y34         FDCE                                         r  prescaler_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  prescaler_reg[11]/Q
                         net (fo=2, routed)           0.117     1.760    prescaler_reg[11]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  prescaler_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    prescaler_reg[8]_i_1_n_4
    SLICE_X43Y34         FDCE                                         r  prescaler_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.857     2.016    clk_8ns_IBUF_BUFG
    SLICE_X43Y34         FDCE                                         r  prescaler_reg[11]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X43Y34         FDCE (Hold_fdce_C_D)         0.105     1.607    prescaler_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 row_addr_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.715%)  route 0.182ns (56.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.498    clk_8ns_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  row_addr_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  row_addr_shift_reg[1]/Q
                         net (fo=3, routed)           0.182     1.820    row_addr_shift[1]
    SLICE_X41Y30         FDRE                                         r  row_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.853     2.012    clk_8ns_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  row_addr_reg[1]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.047     1.558    row_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 row_addr_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_addr_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.034%)  route 0.181ns (48.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.498    clk_8ns_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  row_addr_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  row_addr_shift_reg[0]/Q
                         net (fo=4, routed)           0.181     1.820    row_addr_shift[0]
    SLICE_X40Y30         LUT5 (Prop_lut5_I0_O)        0.048     1.868 r  row_addr_shift[2]_i_1/O
                         net (fo=1, routed)           0.000     1.868    row_addr_shift[2]_i_1_n_0
    SLICE_X40Y30         FDRE                                         r  row_addr_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.853     2.012    clk_8ns_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  row_addr_shift_reg[2]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.107     1.605    row_addr_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_8ns }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_8ns_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y29    ocr_blue_sync_reg[39]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y30    ocr_blue_sync_reg[47]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y30    ocr_green_sync_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y29    ocr_green_sync_reg[39]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y29    ocr_green_sync_reg[47]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y30    ocr_green_sync_reg[55]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y34    prescaler_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y34    prescaler_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y35    prescaler_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y29    ocr_blue_sync_reg[39]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y30    ocr_blue_sync_reg[47]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y30    ocr_green_sync_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y29    ocr_green_sync_reg[39]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y29    ocr_green_sync_reg[47]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y30    ocr_green_sync_reg[55]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y32    prescaler_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y32    prescaler_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y32    prescaler_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y33    prescaler_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y30    ocr_blue_sync_reg[47]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y30    ocr_green_sync_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y30    ocr_green_sync_reg[55]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y34    prescaler_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y34    prescaler_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y35    prescaler_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y35    prescaler_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y35    prescaler_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y34    prescaler_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y34    prescaler_reg[9]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 prescaler_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.704ns (24.722%)  route 2.144ns (75.278%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.964 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.749     5.417    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     5.873 f  prescaler_reg[4]/Q
                         net (fo=2, routed)           0.961     6.834    prescaler_reg[4]
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.958 f  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.452     7.410    prescaler[0]_i_4_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.534 f  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.731     8.265    clk_scaled
    SLICE_X43Y33         FDCE                                         f  prescaler_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572    12.964    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  prescaler_reg[4]/C
                         clock pessimism              0.453    13.417    
                         clock uncertainty           -0.035    13.382    
    SLICE_X43Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.977    prescaler_reg[4]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 prescaler_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.704ns (24.722%)  route 2.144ns (75.278%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.964 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.749     5.417    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     5.873 f  prescaler_reg[4]/Q
                         net (fo=2, routed)           0.961     6.834    prescaler_reg[4]
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.958 f  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.452     7.410    prescaler[0]_i_4_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.534 f  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.731     8.265    clk_scaled
    SLICE_X43Y33         FDCE                                         f  prescaler_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572    12.964    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  prescaler_reg[5]/C
                         clock pessimism              0.453    13.417    
                         clock uncertainty           -0.035    13.382    
    SLICE_X43Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.977    prescaler_reg[5]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 prescaler_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.704ns (24.722%)  route 2.144ns (75.278%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.964 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.749     5.417    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     5.873 f  prescaler_reg[4]/Q
                         net (fo=2, routed)           0.961     6.834    prescaler_reg[4]
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.958 f  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.452     7.410    prescaler[0]_i_4_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.534 f  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.731     8.265    clk_scaled
    SLICE_X43Y33         FDCE                                         f  prescaler_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572    12.964    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  prescaler_reg[6]/C
                         clock pessimism              0.453    13.417    
                         clock uncertainty           -0.035    13.382    
    SLICE_X43Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.977    prescaler_reg[6]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 prescaler_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.704ns (24.722%)  route 2.144ns (75.278%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.964 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.749     5.417    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     5.873 f  prescaler_reg[4]/Q
                         net (fo=2, routed)           0.961     6.834    prescaler_reg[4]
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.958 f  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.452     7.410    prescaler[0]_i_4_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.534 f  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.731     8.265    clk_scaled
    SLICE_X43Y33         FDCE                                         f  prescaler_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572    12.964    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  prescaler_reg[7]/C
                         clock pessimism              0.453    13.417    
                         clock uncertainty           -0.035    13.382    
    SLICE_X43Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.977    prescaler_reg[7]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 prescaler_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.704ns (25.487%)  route 2.058ns (74.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.749     5.417    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     5.873 f  prescaler_reg[4]/Q
                         net (fo=2, routed)           0.961     6.834    prescaler_reg[4]
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.958 f  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.452     7.410    prescaler[0]_i_4_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.534 f  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.645     8.179    clk_scaled
    SLICE_X43Y34         FDCE                                         f  prescaler_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.573    12.965    clk_8ns_IBUF_BUFG
    SLICE_X43Y34         FDCE                                         r  prescaler_reg[10]/C
                         clock pessimism              0.429    13.394    
                         clock uncertainty           -0.035    13.359    
    SLICE_X43Y34         FDCE (Recov_fdce_C_CLR)     -0.405    12.954    prescaler_reg[10]
  -------------------------------------------------------------------
                         required time                         12.954    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 prescaler_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.704ns (25.487%)  route 2.058ns (74.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.749     5.417    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     5.873 f  prescaler_reg[4]/Q
                         net (fo=2, routed)           0.961     6.834    prescaler_reg[4]
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.958 f  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.452     7.410    prescaler[0]_i_4_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.534 f  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.645     8.179    clk_scaled
    SLICE_X43Y34         FDCE                                         f  prescaler_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.573    12.965    clk_8ns_IBUF_BUFG
    SLICE_X43Y34         FDCE                                         r  prescaler_reg[11]/C
                         clock pessimism              0.429    13.394    
                         clock uncertainty           -0.035    13.359    
    SLICE_X43Y34         FDCE (Recov_fdce_C_CLR)     -0.405    12.954    prescaler_reg[11]
  -------------------------------------------------------------------
                         required time                         12.954    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 prescaler_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.704ns (25.487%)  route 2.058ns (74.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.749     5.417    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     5.873 f  prescaler_reg[4]/Q
                         net (fo=2, routed)           0.961     6.834    prescaler_reg[4]
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.958 f  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.452     7.410    prescaler[0]_i_4_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.534 f  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.645     8.179    clk_scaled
    SLICE_X43Y34         FDCE                                         f  prescaler_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.573    12.965    clk_8ns_IBUF_BUFG
    SLICE_X43Y34         FDCE                                         r  prescaler_reg[8]/C
                         clock pessimism              0.429    13.394    
                         clock uncertainty           -0.035    13.359    
    SLICE_X43Y34         FDCE (Recov_fdce_C_CLR)     -0.405    12.954    prescaler_reg[8]
  -------------------------------------------------------------------
                         required time                         12.954    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 prescaler_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.704ns (25.487%)  route 2.058ns (74.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.749     5.417    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     5.873 f  prescaler_reg[4]/Q
                         net (fo=2, routed)           0.961     6.834    prescaler_reg[4]
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.958 f  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.452     7.410    prescaler[0]_i_4_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.534 f  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.645     8.179    clk_scaled
    SLICE_X43Y34         FDCE                                         f  prescaler_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.573    12.965    clk_8ns_IBUF_BUFG
    SLICE_X43Y34         FDCE                                         r  prescaler_reg[9]/C
                         clock pessimism              0.429    13.394    
                         clock uncertainty           -0.035    13.359    
    SLICE_X43Y34         FDCE (Recov_fdce_C_CLR)     -0.405    12.954    prescaler_reg[9]
  -------------------------------------------------------------------
                         required time                         12.954    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 prescaler_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.704ns (26.010%)  route 2.003ns (73.990%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.749     5.417    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     5.873 f  prescaler_reg[4]/Q
                         net (fo=2, routed)           0.961     6.834    prescaler_reg[4]
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.958 f  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.452     7.410    prescaler[0]_i_4_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.534 f  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.590     8.124    clk_scaled
    SLICE_X43Y35         FDCE                                         f  prescaler_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.574    12.966    clk_8ns_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  prescaler_reg[12]/C
                         clock pessimism              0.429    13.395    
                         clock uncertainty           -0.035    13.360    
    SLICE_X43Y35         FDCE (Recov_fdce_C_CLR)     -0.405    12.955    prescaler_reg[12]
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 prescaler_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.704ns (26.010%)  route 2.003ns (73.990%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.749     5.417    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     5.873 f  prescaler_reg[4]/Q
                         net (fo=2, routed)           0.961     6.834    prescaler_reg[4]
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.958 f  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.452     7.410    prescaler[0]_i_4_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.534 f  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.590     8.124    clk_scaled
    SLICE_X43Y35         FDCE                                         f  prescaler_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.574    12.966    clk_8ns_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  prescaler_reg[13]/C
                         clock pessimism              0.429    13.395    
                         clock uncertainty           -0.035    13.360    
    SLICE_X43Y35         FDCE (Recov_fdce_C_CLR)     -0.405    12.955    prescaler_reg[13]
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  4.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.035%)  route 0.316ns (62.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.502    clk_8ns_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.141     1.643 f  prescaler_reg[14]/Q
                         net (fo=2, routed)           0.121     1.764    prescaler_reg[14]
    SLICE_X42Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.809 f  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.195     2.004    clk_scaled
    SLICE_X43Y32         FDCE                                         f  prescaler_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.855     2.014    clk_8ns_IBUF_BUFG
    SLICE_X43Y32         FDCE                                         r  prescaler_reg[0]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X43Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.422    prescaler_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.035%)  route 0.316ns (62.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.502    clk_8ns_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.141     1.643 f  prescaler_reg[14]/Q
                         net (fo=2, routed)           0.121     1.764    prescaler_reg[14]
    SLICE_X42Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.809 f  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.195     2.004    clk_scaled
    SLICE_X43Y32         FDCE                                         f  prescaler_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.855     2.014    clk_8ns_IBUF_BUFG
    SLICE_X43Y32         FDCE                                         r  prescaler_reg[1]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X43Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.422    prescaler_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.035%)  route 0.316ns (62.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.502    clk_8ns_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.141     1.643 f  prescaler_reg[14]/Q
                         net (fo=2, routed)           0.121     1.764    prescaler_reg[14]
    SLICE_X42Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.809 f  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.195     2.004    clk_scaled
    SLICE_X43Y32         FDCE                                         f  prescaler_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.855     2.014    clk_8ns_IBUF_BUFG
    SLICE_X43Y32         FDCE                                         r  prescaler_reg[2]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X43Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.422    prescaler_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.035%)  route 0.316ns (62.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.502    clk_8ns_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.141     1.643 f  prescaler_reg[14]/Q
                         net (fo=2, routed)           0.121     1.764    prescaler_reg[14]
    SLICE_X42Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.809 f  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.195     2.004    clk_scaled
    SLICE_X43Y32         FDCE                                         f  prescaler_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.855     2.014    clk_8ns_IBUF_BUFG
    SLICE_X43Y32         FDCE                                         r  prescaler_reg[3]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X43Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.422    prescaler_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.929%)  route 0.362ns (66.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.502    clk_8ns_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.141     1.643 f  prescaler_reg[14]/Q
                         net (fo=2, routed)           0.121     1.764    prescaler_reg[14]
    SLICE_X42Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.809 f  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.241     2.050    clk_scaled
    SLICE_X43Y34         FDCE                                         f  prescaler_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.857     2.016    clk_8ns_IBUF_BUFG
    SLICE_X43Y34         FDCE                                         r  prescaler_reg[10]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X43Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    prescaler_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.929%)  route 0.362ns (66.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.502    clk_8ns_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.141     1.643 f  prescaler_reg[14]/Q
                         net (fo=2, routed)           0.121     1.764    prescaler_reg[14]
    SLICE_X42Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.809 f  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.241     2.050    clk_scaled
    SLICE_X43Y34         FDCE                                         f  prescaler_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.857     2.016    clk_8ns_IBUF_BUFG
    SLICE_X43Y34         FDCE                                         r  prescaler_reg[11]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X43Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    prescaler_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.929%)  route 0.362ns (66.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.502    clk_8ns_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.141     1.643 f  prescaler_reg[14]/Q
                         net (fo=2, routed)           0.121     1.764    prescaler_reg[14]
    SLICE_X42Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.809 f  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.241     2.050    clk_scaled
    SLICE_X43Y34         FDCE                                         f  prescaler_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.857     2.016    clk_8ns_IBUF_BUFG
    SLICE_X43Y34         FDCE                                         r  prescaler_reg[8]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X43Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    prescaler_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.929%)  route 0.362ns (66.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.502    clk_8ns_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.141     1.643 f  prescaler_reg[14]/Q
                         net (fo=2, routed)           0.121     1.764    prescaler_reg[14]
    SLICE_X42Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.809 f  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.241     2.050    clk_scaled
    SLICE_X43Y34         FDCE                                         f  prescaler_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.857     2.016    clk_8ns_IBUF_BUFG
    SLICE_X43Y34         FDCE                                         r  prescaler_reg[9]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X43Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    prescaler_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.594%)  route 0.352ns (65.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.502    clk_8ns_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.141     1.643 f  prescaler_reg[14]/Q
                         net (fo=2, routed)           0.121     1.764    prescaler_reg[14]
    SLICE_X42Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.809 f  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.231     2.039    clk_scaled
    SLICE_X43Y35         FDCE                                         f  prescaler_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.858     2.017    clk_8ns_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  prescaler_reg[12]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X43Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    prescaler_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.594%)  route 0.352ns (65.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.502    clk_8ns_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.141     1.643 f  prescaler_reg[14]/Q
                         net (fo=2, routed)           0.121     1.764    prescaler_reg[14]
    SLICE_X42Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.809 f  prescaler[0]_i_2/O
                         net (fo=19, routed)          0.231     2.039    clk_scaled
    SLICE_X43Y35         FDCE                                         f  prescaler_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.858     2.017    clk_8ns_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  prescaler_reg[13]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X43Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    prescaler_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.630    





