--------------------------------------------------------------------
|                      Xilinx XPower Analyzer                      |
--------------------------------------------------------------------
| Release                | 14.7 - P.20131013 (nt64)                |
| Command Line           | Generated from Graphical User Interface |
--------------------------------------------------------------------

--------------------------------
|      Table of Contents       |
--------------------------------
| 1.  Settings                 |
| 1.1.  Project                |
| 1.2.  Device                 |
| 1.3.  Environment            |
| 1.4.  Default Activity Rates |
| 2.  Summary                  |
| 2.1.  On-Chip Power Summary  |
| 2.2.  Thermal Summary        |
| 2.3.  Power Supply Summary   |
| 2.4.  Confidence Level       |
| 3.  Detailed Reports         |
| 3.1.  By Hierarchy           |
| 3.2.  By Clock Domain        |
| 3.3.  By Resource Type       |
| 3.3.1.  Core Dynamic         |
| 3.3.1.1.  Logic              |
| 3.3.1.2.  Signals            |
| 3.3.2.  IO                   |
| 4.  Warnings                 |
--------------------------------

1.  Settings
1.1.  Project
-------------------------------------------------
|                    Project                    |
-------------------------------------------------
| Design File               | order3_filter.ncd |
| Settings File             | NA                |
| Physical Constraints File | order3_filter.pcf |
| Simulation Activity File  | NA                |
| Design Nets Matched       | NA                |
| Simulation Nets Matched   | NA                |
-------------------------------------------------

1.2.  Device
-------------------------------------------------
|                    Device                     |
-------------------------------------------------
| Family           | Spartan6                   |
| Part             | xc6slx4                    |
| Package          | tqg144                     |
| Temp Grade       | C-Grade                    |
| Process          | Typical                    |
| Speed Grade      | -3                         |
| Characterization | Production,v1.3,2011-05-04 |
-------------------------------------------------

1.3.  Environment
---------------------------
|       Environment       |
---------------------------
| Ambient Temp (C) | 25.0 |
| Use custom TJA?  | No   |
| Custom TJA (C/W) | NA   |
| Airflow (LFM)    | 0    |
| Heat Sink        | None |
| Custom TSA (C/W) | NA   |
---------------------------

1.4.  Default Activity Rates
----------------------------------
|     Default Activity Rates     |
----------------------------------
| FF Toggle Rate (%)     | 12.5  |
| I/O Toggle Rate (%)    | 12.5  |
| Output Load (pF)       | 5.0   |
| I/O Enable Rate (%)    | 100.0 |
| BRAM Write Rate (%)    | 50.0  |
| BRAM Enable Rate (%)   | 50.0  |
| DSP Toggle Rate (%)    | 12.5  |
----------------------------------

2.  Summary
2.1.  On-Chip Power Summary
-----------------------------------------------------------------------------
|                           On-Chip Power Summary                           |
-----------------------------------------------------------------------------
|        On-Chip        | Power (mW) |  Used  | Available | Utilization (%) |
-----------------------------------------------------------------------------
| Clocks                |       0.46 |      1 |    ---    |       ---       |
| Logic                 |       0.00 |    183 |      2400 |               8 |
| Signals               |       0.00 |    247 |    ---    |       ---       |
| IOs                   |       0.00 |     53 |       102 |              52 |
| Static Power          |      13.69 |        |           |                 |
| Total                 |      14.14 |        |           |                 |
-----------------------------------------------------------------------------

2.2.  Thermal Summary
------------------------------
|      Thermal Summary       |
------------------------------
| Effective TJA (C/W) | 38.4 |
| Max Ambient (C)     | 84.5 |
| Junction Temp (C)   | 25.5 |
------------------------------

2.3.  Power Supply Summary
---------------------------------------------------------
|                 Power Supply Summary                  |
---------------------------------------------------------
|                      | Total | Dynamic | Static Power |
---------------------------------------------------------
| Supply Power (mW)    | 14.14 | 0.46    | 13.69        |
---------------------------------------------------------

---------------------------------------------------------------------------------------------------------------
|                                            Power Supply Currents                                            |
---------------------------------------------------------------------------------------------------------------
|     Supply Source     | Supply Voltage | Total Current (mA) | Dynamic Current (mA) | Quiescent Current (mA) |
---------------------------------------------------------------------------------------------------------------
| Vccint                |          1.200 |               4.45 |                 0.38 |                   4.07 |
| Vccaux                |          2.500 |               2.52 |                 0.00 |                   2.52 |
| Vcco25                |          2.500 |               1.00 |                 0.00 |                   1.00 |
---------------------------------------------------------------------------------------------------------------

2.4.  Confidence Level
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                                            Confidence Level                                                                                            |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|       User Input Data       | Confidence |                    Details                     |                                                   Action                                                   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Design implementation state | High       | Design is completely routed                    |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3.  Details
3.1.  By Hierarchy
----------------------------------------------------------------------------------------------------------------
|  By Hierarchy   | Power (mW) | Logic Power (mW) | Signal Power (mW) | # FFs  | # LUTs | # SRLUTs | # CARRY4s |
----------------------------------------------------------------------------------------------------------------
| Hierarchy total |   0.00     |   0.00           |   0.00            |    161 |    177 |      3   |     10    |
|   order3_filter |   0.00     |   0.00           |   0.00            |    161 |    177 |      3   |     10    |
----------------------------------------------------------------------------------------------------------------

3.2.  By Clock Domain
----------------------------------------------------------------------------------------------------------------------
| By Clock Domain : 1 | Power (mW) | Freq (MHz) | Buffer | Buffer Enable (%) | Enable Signal | Fanout | Slice Fanout |
----------------------------------------------------------------------------------------------------------------------
| clk_BUFGP/IBUFG     |            |            |        |                   |               |        |              |
|  Logic:             |            |            |        |                   |               |        |              |
|   clk_BUFGP/BUFG    |       0.44 |       0.00 | BUFG   |                NA | NA            |     NA |           NA |
|  Nets:              |            |            |        |                   |               |        |              |
|   clk_BUFGP         |       0.01 |       0.00 | BUFG   |                NA | NA            |    164 |           43 |
|   clk_BUFGP/IBUFG   |       0.00 |       0.00 | NA     |                NA | NA            |      1 |            1 |
|                     |            |            |        |                   |               |        |              |
| Total               |       0.46 |            |        |                   |               |        |              |
----------------------------------------------------------------------------------------------------------------------

3.3.  By Resource Type
3.3.1.  Core Dynamic
3.3.1.1.  Logic
----------------------------------------------------------------------------------------------------------------
|                     Logic                     | Power (mW) |  Type  | Clock (MHz) | Clock Name | Signal Rate |
----------------------------------------------------------------------------------------------------------------
| Madd_add_temp_Madd_cy<18>                     |       0.00 | CARRY4 |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_cy<22>                     |       0.00 | CARRY4 |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_cy<26>                     |       0.00 | CARRY4 |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_cy<30>                     |       0.00 | CARRY4 |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_lut<15>                    |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_lut<16>                    |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_lut<17>                    |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_lut<18>                    |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_lut<19>                    |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_lut<20>                    |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_lut<21>                    |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_lut<22>                    |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_lut<23>                    |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_lut<24>                    |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_lut<25>                    |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_lut<26>                    |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_lut<27>                    |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_lut<28>                    |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_lut<29>                    |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_lut<30>                    |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_lut<31>                    |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_lut<31>1                   |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Madd_add_temp_Madd_xor<32>                    |       0.00 | CARRY4 |       Async | Async      |         0.0 |
| Mcount_cur_count_xor<0>11_INV_0               |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mcount_cur_count_xor<1>11                     |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mcount_cur_count_xor<2>11                     |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mcount_cur_count_xor<3>11                     |       0.00 | LUT5   |       Async | Async      |         0.0 |
| Mmux_GND_1_o_filter_in_cast[15]_mux_15_OUT101 |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_GND_1_o_filter_in_cast[15]_mux_15_OUT11  |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_GND_1_o_filter_in_cast[15]_mux_15_OUT111 |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_GND_1_o_filter_in_cast[15]_mux_15_OUT121 |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_GND_1_o_filter_in_cast[15]_mux_15_OUT131 |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_GND_1_o_filter_in_cast[15]_mux_15_OUT141 |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_GND_1_o_filter_in_cast[15]_mux_15_OUT151 |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_GND_1_o_filter_in_cast[15]_mux_15_OUT161 |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_GND_1_o_filter_in_cast[15]_mux_15_OUT21  |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_GND_1_o_filter_in_cast[15]_mux_15_OUT31  |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_GND_1_o_filter_in_cast[15]_mux_15_OUT41  |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_GND_1_o_filter_in_cast[15]_mux_15_OUT51  |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_GND_1_o_filter_in_cast[15]_mux_15_OUT61  |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_GND_1_o_filter_in_cast[15]_mux_15_OUT71  |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_GND_1_o_filter_in_cast[15]_mux_15_OUT81  |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_GND_1_o_filter_in_cast[15]_mux_15_OUT91  |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in101                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in111                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in12                                 |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in121                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in131                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in141                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in151                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in161                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in171                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in181                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in191                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in201                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in211                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in221                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in23                                 |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in231                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in241                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in251                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in261                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in271                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in281                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in291                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in301                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in31                                 |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in311                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in321                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in331                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in41                                 |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in51                                 |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in61                                 |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in71                                 |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in81                                 |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mmux_acc_in91                                 |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mram_memoutb11                                |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mram_memoutb1101                              |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mram_memoutb1111                              |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mram_memoutb1121                              |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mram_memoutb1131                              |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mram_memoutb1141                              |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mram_memoutb1151                              |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mram_memoutb1161                              |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mram_memoutb121                               |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mram_memoutb131                               |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mram_memoutb141                               |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mram_memoutb151                               |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mram_memoutb161                               |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mram_memoutb191                               |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Mshreg_delay_pipeline_14                      |       0.00 | SRL    |         0.0 | clk_BUFGP  |         0.0 |
| Mshreg_delay_pipeline_30                      |       0.00 | SRL    |         0.0 | clk_BUFGP  |         0.0 |
| Mshreg_delay_pipeline_46                      |       0.00 | SRL    |         0.0 | clk_BUFGP  |         0.0 |
| Msub_sub_temp<32:0>_cy<18>                    |       0.00 | CARRY4 |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_cy<22>                    |       0.00 | CARRY4 |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_cy<26>                    |       0.00 | CARRY4 |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_cy<30>                    |       0.00 | CARRY4 |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_lut<15>                   |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_lut<16>                   |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_lut<17>                   |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_lut<18>                   |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_lut<19>                   |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_lut<20>                   |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_lut<21>                   |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_lut<22>                   |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_lut<23>                   |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_lut<24>                   |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_lut<25>                   |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_lut<26>                   |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_lut<27>                   |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_lut<28>                   |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_lut<29>                   |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_lut<30>                   |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_lut<31>                   |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_lut<31>1                  |       0.00 | LUT6   |       Async | Async      |         0.0 |
| Msub_sub_temp<32:0>_xor<32>                   |       0.00 | CARRY4 |       Async | Async      |         0.0 |
| acc_out_0                                     |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_1                                     |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_10                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_11                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_12                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_13                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_14                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_15                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_16                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_17                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_18                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_19                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_2                                     |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_20                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_21                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_22                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_23                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_24                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_25                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_26                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_27                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_28                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_29                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_3                                     |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_30                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_31                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_32                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_4                                     |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_5                                     |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_6                                     |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_7                                     |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_8                                     |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| acc_out_9                                     |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| cur_count_0                                   |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| cur_count_0_1                                 |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| cur_count_0_2                                 |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| cur_count_1                                   |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| cur_count_1_1                                 |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| cur_count_1_2                                 |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| cur_count_2                                   |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| cur_count_2_1                                 |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| cur_count_2_2                                 |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| cur_count_3                                   |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| cur_count_3_1                                 |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| cur_count_3_2                                 |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| delay_pipeline_14                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| delay_pipeline_141                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| delay_pipeline_1411                           |       0.00 | LUT6   |       Async | Async      |         0.0 |
| delay_pipeline_15                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| delay_pipeline_15_1                           |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| delay_pipeline_15_2                           |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| delay_pipeline_30                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| delay_pipeline_301                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| delay_pipeline_3011                           |       0.00 | LUT6   |       Async | Async      |         0.0 |
| delay_pipeline_31                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| delay_pipeline_31_1                           |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| delay_pipeline_31_2                           |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| delay_pipeline_31_3                           |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| delay_pipeline_46                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| delay_pipeline_461                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| delay_pipeline_4611                           |       0.00 | LUT6   |       Async | Async      |         0.0 |
| delay_pipeline_47                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| delay_pipeline_47_1                           |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| delay_pipeline_47_2                           |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| delay_pipeline_47_3                           |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_0                               |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_0_dpot                          |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_1                               |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_10                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_10_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_11                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_11_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_12                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_12_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_13                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_13_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_14                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_14_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_15                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_15_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_16                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_16_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_17                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_17_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_18                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_18_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_19                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_19_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_1_dpot                          |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_2                               |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_20                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_20_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_21                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_21_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_22                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_22_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_23                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_23_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_24                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_24_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_25                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_25_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_26                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_26_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_27                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_27_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_28                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_28_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_29                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_29_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_2_dpot                          |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_3                               |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_30                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_30_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_31                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_31_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_32                              |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_32_dpot                         |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_3_dpot                          |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_4                               |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_4_dpot                          |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_5                               |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_5_dpot                          |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_6                               |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_6_dpot                          |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_7                               |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_7_dpot                          |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_8                               |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_8_dpot                          |       0.00 | LUT6   |       Async | Async      |         0.0 |
| final_acc_out_9                               |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| final_acc_out_9_dpot                          |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_0                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_0_dpot                        |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_1                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_10                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_10_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_11                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_11_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_12                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_12_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_13                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_13_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_14                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_14_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_15                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_15_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_16                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_16_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_17                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_17_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_18                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_18_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_19                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_19_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_1_dpot                        |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_2                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_20                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_20_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_21                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_21_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_22                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_22_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_23                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_23_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_24                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_24_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_25                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_25_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_26                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_26_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_27                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_27_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_28                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_28_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_29                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_29_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_2_dpot                        |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_3                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_30                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_30_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_31                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_31_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_32                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_32_dpot                       |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_3_dpot                        |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_4                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_4_dpot                        |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_5                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_5_dpot                        |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_6                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_6_dpot                        |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_7                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_7_dpot                        |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_8                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_8_dpot                        |       0.00 | LUT6   |       Async | Async      |         0.0 |
| output_register_9                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| output_register_9_dpot                        |       0.00 | LUT6   |       Async | Async      |         0.0 |
| phase_01                                      |       0.00 | LUT6   |       Async | Async      |         0.0 |
| phase_01_cepot_INV_0                          |       0.00 | LUT6   |       Async | Async      |         0.0 |
| phase_151                                     |       0.00 | LUT6   |       Async | Async      |         0.0 |
| phase_151_1                                   |       0.00 | LUT6   |       Async | Async      |         0.0 |
| phase_151_2                                   |       0.00 | LUT6   |       Async | Async      |         0.0 |
| reset_IBUF_shift1                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| reset_IBUF_shift10                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| reset_IBUF_shift11                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| reset_IBUF_shift12                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| reset_IBUF_shift13                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| reset_IBUF_shift14                            |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| reset_IBUF_shift2                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| reset_IBUF_shift3                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| reset_IBUF_shift4                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| reset_IBUF_shift5                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| reset_IBUF_shift6                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| reset_IBUF_shift7                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| reset_IBUF_shift8                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| reset_IBUF_shift9                             |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| shiftreg_0                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| shiftreg_0_1                                  |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| shiftreg_0_2                                  |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| shiftreg_0_3                                  |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| shiftreg_1                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| shiftreg_10                                   |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| shiftreg_11                                   |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| shiftreg_12                                   |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| shiftreg_13                                   |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| shiftreg_14                                   |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| shiftreg_15                                   |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| shiftreg_2                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| shiftreg_3                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| shiftreg_4                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| shiftreg_5                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| shiftreg_6                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| shiftreg_7                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| shiftreg_8                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
| shiftreg_9                                    |       0.00 | FF     |         0.0 | clk_BUFGP  |         0.0 |
|                                               |            |        |             |            |             |
| Total                                         |       0.00 |        |             |            |             |
----------------------------------------------------------------------------------------------------------------

3.3.1.2.  Signals
---------------------------------------------------------------------------------------------------------------------------------
|                 Signals                  | Power (mW) | Signal Rate | % High | Fanout | Slice Fanout |   Clock   | Logic Type |
---------------------------------------------------------------------------------------------------------------------------------
| GND_1_o_filter_in_cast[15]_mux_15_OUT<0> |       0.00 |        0.00 |   32.0 |      4 |            3 | Async     | NA         |
| Madd_add_temp_Madd_cy<18>                |       0.00 |        0.00 |   49.7 |      1 |            1 | Async     | NA         |
| Madd_add_temp_Madd_cy<22>                |       0.00 |        0.00 |   49.7 |      1 |            1 | Async     | NA         |
| Madd_add_temp_Madd_cy<26>                |       0.00 |        0.00 |   49.4 |      1 |            1 | Async     | NA         |
| Madd_add_temp_Madd_cy<30>                |       0.00 |        0.00 |   48.8 |      1 |            1 | Async     | NA         |
| Mcount_cur_count                         |       0.00 |        0.00 |   50.0 |      3 |            2 | Async     | NA         |
| Mcount_cur_count1                        |       0.00 |        0.00 |   50.0 |      3 |            2 | Async     | NA         |
| Mcount_cur_count2                        |       0.00 |        0.00 |   50.0 |      3 |            2 | Async     | NA         |
| Mcount_cur_count3                        |       0.00 |        0.00 |   50.0 |      3 |            3 | Async     | NA         |
| Mram_memoutb1                            |       0.00 |        0.00 |   50.0 |      2 |            2 | Async     | NA         |
| Mram_memoutb11                           |       0.00 |        0.00 |   58.0 |      1 |            1 | Async     | NA         |
| Mram_memoutb110                          |       0.00 |        0.00 |   33.0 |      1 |            1 | Async     | NA         |
| Mram_memoutb112                          |       0.00 |        0.00 |   33.0 |      1 |            1 | Async     | NA         |
| Mram_memoutb113                          |       0.00 |        0.00 |   24.5 |      1 |            1 | Async     | NA         |
| Mram_memoutb114                          |       0.00 |        0.00 |   58.5 |      1 |            1 | Async     | NA         |
| Mram_memoutb115                          |       0.00 |        0.00 |   41.5 |      1 |            1 | Async     | NA         |
| Mram_memoutb116                          |       0.00 |        0.00 |   16.5 |      2 |            2 | Async     | NA         |
| Mram_memoutb12                           |       0.00 |        0.00 |   54.0 |      1 |            1 | Async     | NA         |
| Mram_memoutb13                           |       0.00 |        0.00 |   50.0 |      2 |            2 | Async     | NA         |
| Mram_memoutb14                           |       0.00 |        0.00 |   37.5 |      1 |            1 | Async     | NA         |
| Mram_memoutb15                           |       0.00 |        0.00 |   37.5 |      1 |            1 | Async     | NA         |
| Mram_memoutb16                           |       0.00 |        0.00 |   24.5 |      1 |            1 | Async     | NA         |
| Mram_memoutb19                           |       0.00 |        0.00 |   62.5 |      1 |            1 | Async     | NA         |
| Msub_sub_temp<32:0>_cy<18>               |       0.00 |        0.00 |   49.7 |      1 |            1 | Async     | NA         |
| Msub_sub_temp<32:0>_cy<22>               |       0.00 |        0.00 |   49.7 |      1 |            1 | Async     | NA         |
| Msub_sub_temp<32:0>_cy<26>               |       0.00 |        0.00 |   49.4 |      1 |            1 | Async     | NA         |
| Msub_sub_temp<32:0>_cy<30>               |       0.00 |        0.00 |   48.8 |      1 |            1 | Async     | NA         |
| acc_out<0>                               |       0.00 |        0.00 |   19.2 |      1 |            1 | clk_BUFGP | NA         |
| acc_out<10>                              |       0.00 |        0.00 |   36.3 |      2 |            2 | clk_BUFGP | NA         |
| acc_out<11>                              |       0.00 |        0.00 |   38.7 |      2 |            2 | clk_BUFGP | NA         |
| acc_out<12>                              |       0.00 |        0.00 |   41.3 |      2 |            2 | clk_BUFGP | NA         |
| acc_out<13>                              |       0.00 |        0.00 |   44.0 |      2 |            2 | clk_BUFGP | NA         |
| acc_out<14>                              |       0.00 |        0.00 |   46.9 |      2 |            2 | clk_BUFGP | NA         |
| acc_out<15>                              |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| acc_out<16>                              |       0.00 |        0.00 |   50.5 |      5 |            5 | clk_BUFGP | NA         |
| acc_out<17>                              |       0.00 |        0.00 |   50.2 |      5 |            5 | clk_BUFGP | NA         |
| acc_out<18>                              |       0.00 |        0.00 |   50.0 |      5 |            5 | clk_BUFGP | NA         |
| acc_out<19>                              |       0.00 |        0.00 |   49.2 |      5 |            5 | clk_BUFGP | NA         |
| acc_out<1>                               |       0.00 |        0.00 |   20.4 |      2 |            2 | clk_BUFGP | NA         |
| acc_out<20>                              |       0.00 |        0.00 |   49.2 |      5 |            5 | clk_BUFGP | NA         |
| acc_out<21>                              |       0.00 |        0.00 |   48.4 |      5 |            5 | clk_BUFGP | NA         |
| acc_out<22>                              |       0.00 |        0.00 |   50.0 |      5 |            5 | clk_BUFGP | NA         |
| acc_out<23>                              |       0.00 |        0.00 |   50.0 |      5 |            5 | clk_BUFGP | NA         |
| acc_out<24>                              |       0.00 |        0.00 |   50.8 |      5 |            5 | clk_BUFGP | NA         |
| acc_out<25>                              |       0.00 |        0.00 |   48.9 |      5 |            5 | clk_BUFGP | NA         |
| acc_out<26>                              |       0.00 |        0.00 |   50.0 |      5 |            5 | clk_BUFGP | NA         |
| acc_out<27>                              |       0.00 |        0.00 |   48.9 |      5 |            5 | clk_BUFGP | NA         |
| acc_out<28>                              |       0.00 |        0.00 |   48.4 |      5 |            5 | clk_BUFGP | NA         |
| acc_out<29>                              |       0.00 |        0.00 |   50.5 |      5 |            5 | clk_BUFGP | NA         |
| acc_out<2>                               |       0.00 |        0.00 |   21.8 |      2 |            2 | clk_BUFGP | NA         |
| acc_out<30>                              |       0.00 |        0.00 |   49.5 |      5 |            5 | clk_BUFGP | NA         |
| acc_out<31>                              |       0.00 |        0.00 |   47.9 |      5 |            5 | clk_BUFGP | NA         |
| acc_out<32>                              |       0.00 |        0.00 |   47.9 |      7 |            7 | clk_BUFGP | NA         |
| acc_out<3>                               |       0.00 |        0.00 |   23.2 |      2 |            2 | clk_BUFGP | NA         |
| acc_out<4>                               |       0.00 |        0.00 |   24.8 |      2 |            2 | clk_BUFGP | NA         |
| acc_out<5>                               |       0.00 |        0.00 |   26.4 |      2 |            2 | clk_BUFGP | NA         |
| acc_out<6>                               |       0.00 |        0.00 |   28.1 |      2 |            2 | clk_BUFGP | NA         |
| acc_out<7>                               |       0.00 |        0.00 |   30.0 |      2 |            2 | clk_BUFGP | NA         |
| acc_out<8>                               |       0.00 |        0.00 |   32.0 |      2 |            2 | clk_BUFGP | NA         |
| acc_out<9>                               |       0.00 |        0.00 |   34.1 |      2 |            2 | clk_BUFGP | NA         |
| add_temp<15>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| add_temp<16>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| add_temp<17>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| add_temp<18>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| add_temp<19>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| add_temp<20>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| add_temp<21>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| add_temp<22>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| add_temp<23>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| add_temp<24>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| add_temp<25>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| add_temp<26>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| add_temp<27>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| add_temp<28>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| add_temp<29>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| add_temp<30>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| add_temp<31>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| add_temp<32>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| clk_enable_IBUF                          |       0.00 |        0.00 |   99.0 |    184 |          111 | clk_BUFGP | FF, SRL    |
| cur_count<0>                             |       0.00 |        0.00 |   50.0 |     54 |           53 | clk_BUFGP | FF         |
| cur_count<1>                             |       0.00 |        0.00 |   50.0 |     85 |           84 | clk_BUFGP | NA         |
| cur_count<2>                             |       0.00 |        0.00 |   50.0 |     51 |           50 | clk_BUFGP | NA         |
| cur_count<3>                             |       0.00 |        0.00 |   50.0 |     83 |           83 | clk_BUFGP | NA         |
| cur_count_0_1                            |       0.00 |        0.00 |   50.0 |      3 |            3 | clk_BUFGP | NA         |
| cur_count_0_2                            |       0.00 |        0.00 |   50.0 |     33 |            9 | clk_BUFGP | FF         |
| cur_count_1_1                            |       0.00 |        0.00 |   50.0 |      3 |            3 | clk_BUFGP | NA         |
| cur_count_1_2                            |       0.00 |        0.00 |   50.0 |      1 |            1 | clk_BUFGP | NA         |
| cur_count_2_1                            |       0.00 |        0.00 |   50.0 |      4 |            4 | Async     | NA         |
| cur_count_2_2                            |       0.00 |        0.00 |   50.0 |      1 |            1 | clk_BUFGP | NA         |
| cur_count_3_1                            |       0.00 |        0.00 |   50.0 |      3 |            3 | clk_BUFGP | NA         |
| cur_count_3_2                            |       0.00 |        0.00 |   50.0 |      1 |            1 | clk_BUFGP | NA         |
| delay_pipeline<14>                       |       0.00 |        0.00 |   50.0 |      3 |            3 | clk_BUFGP | NA         |
| delay_pipeline<15>                       |       0.00 |        0.00 |   50.0 |     21 |           21 | clk_BUFGP | NA         |
| delay_pipeline<30>                       |       0.00 |        0.00 |   50.0 |      4 |            4 | clk_BUFGP | NA         |
| delay_pipeline<31>                       |       0.00 |        0.00 |   50.0 |     11 |           11 | clk_BUFGP | NA         |
| delay_pipeline<46>                       |       0.00 |        0.00 |   50.0 |      4 |            4 | clk_BUFGP | NA         |
| delay_pipeline<47>                       |       0.00 |        0.00 |   50.0 |     21 |           21 | clk_BUFGP | NA         |
| delay_pipeline_141                       |       0.00 |        0.00 |   50.0 |      1 |            1 | clk_BUFGP | NA         |
| delay_pipeline_15_1                      |       0.00 |        0.00 |   50.0 |     14 |           14 | clk_BUFGP | NA         |
| delay_pipeline_15_2                      |       0.00 |        0.00 |   50.0 |     17 |           17 | clk_BUFGP | NA         |
| delay_pipeline_301                       |       0.00 |        0.00 |   50.0 |      1 |            1 | clk_BUFGP | NA         |
| delay_pipeline_31_1                      |       0.00 |        0.00 |   50.0 |     17 |           17 | clk_BUFGP | NA         |
| delay_pipeline_31_2                      |       0.00 |        0.00 |   50.0 |     14 |           14 | clk_BUFGP | NA         |
| delay_pipeline_31_3                      |       0.00 |        0.00 |   50.0 |     10 |           10 | clk_BUFGP | NA         |
| delay_pipeline_461                       |       0.00 |        0.00 |   50.0 |      1 |            1 | clk_BUFGP | NA         |
| delay_pipeline_47_1                      |       0.00 |        0.00 |   50.0 |      9 |            9 | clk_BUFGP | NA         |
| delay_pipeline_47_2                      |       0.00 |        0.00 |   50.0 |     14 |           14 | clk_BUFGP | NA         |
| delay_pipeline_47_3                      |       0.00 |        0.00 |   50.0 |      4 |            4 | clk_BUFGP | NA         |
| filter_in_0_IBUF                         |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| filter_in_10_IBUF                        |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| filter_in_11_IBUF                        |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| filter_in_12_IBUF                        |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| filter_in_13_IBUF                        |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| filter_in_14_IBUF                        |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| filter_in_15_IBUF                        |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| filter_in_1_IBUF                         |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| filter_in_2_IBUF                         |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| filter_in_3_IBUF                         |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| filter_in_4_IBUF                         |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| filter_in_5_IBUF                         |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| filter_in_6_IBUF                         |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| filter_in_7_IBUF                         |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| filter_in_8_IBUF                         |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| filter_in_9_IBUF                         |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| final_acc_out<0>                         |       0.00 |        0.00 |   46.2 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<10>                        |       0.00 |        0.00 |   48.3 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<11>                        |       0.00 |        0.00 |   48.6 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<12>                        |       0.00 |        0.00 |   48.9 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<13>                        |       0.00 |        0.00 |   49.3 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<14>                        |       0.00 |        0.00 |   49.6 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<15>                        |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<16>                        |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<17>                        |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<18>                        |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<19>                        |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<1>                         |       0.00 |        0.00 |   46.3 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<20>                        |       0.00 |        0.00 |   49.9 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<21>                        |       0.00 |        0.00 |   49.8 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<22>                        |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<23>                        |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<24>                        |       0.00 |        0.00 |   50.1 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<25>                        |       0.00 |        0.00 |   49.9 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<26>                        |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<27>                        |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<28>                        |       0.00 |        0.00 |   49.8 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<29>                        |       0.00 |        0.00 |   50.1 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<2>                         |       0.00 |        0.00 |   46.5 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<30>                        |       0.00 |        0.00 |   49.9 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<31>                        |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<32>                        |       0.00 |        0.00 |   49.7 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<3>                         |       0.00 |        0.00 |   46.7 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<4>                         |       0.00 |        0.00 |   46.9 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<5>                         |       0.00 |        0.00 |   47.1 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<6>                         |       0.00 |        0.00 |   47.3 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<7>                         |       0.00 |        0.00 |   47.5 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<8>                         |       0.00 |        0.00 |   47.8 |      2 |            2 | clk_BUFGP | NA         |
| final_acc_out<9>                         |       0.00 |        0.00 |   48.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<0>                       |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<10>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<11>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<12>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<13>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<14>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<15>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<16>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<17>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<18>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<19>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<1>                       |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<20>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<21>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<22>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<23>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<24>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<25>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<26>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<27>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<28>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<29>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<2>                       |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<30>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<31>                      |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<32>                      |       0.00 |        0.00 |   50.0 |      3 |            3 | clk_BUFGP | NA         |
| output_register<3>                       |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<4>                       |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<5>                       |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<6>                       |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<7>                       |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<8>                       |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| output_register<9>                       |       0.00 |        0.00 |   50.0 |      2 |            2 | clk_BUFGP | NA         |
| phase_0                                  |       0.00 |        0.00 |    6.2 |     18 |           18 | Async     | NA         |
| phase_01_cepot                           |       0.00 |        0.00 |   50.0 |     33 |            9 | clk_BUFGP | FF         |
| phase_15                                 |       0.00 |        0.00 |    6.2 |     17 |           17 | Async     | NA         |
| phase_151                                |       0.00 |        0.00 |    6.2 |      1 |            1 | Async     | NA         |
| phase_1511                               |       0.00 |        0.00 |    6.2 |     15 |           15 | Async     | NA         |
| reset_IBUF                               |       0.00 |        0.00 |    1.0 |    158 |           42 | Async     | NA         |
| reset_IBUF_shift1                        |       0.00 |        0.00 |  100.0 |      1 |            1 | clk_BUFGP | NA         |
| reset_IBUF_shift10                       |       0.00 |        0.00 |  100.0 |      1 |            1 | clk_BUFGP | NA         |
| reset_IBUF_shift11                       |       0.00 |        0.00 |  100.0 |      1 |            1 | clk_BUFGP | NA         |
| reset_IBUF_shift12                       |       0.00 |        0.00 |  100.0 |      1 |            1 | clk_BUFGP | NA         |
| reset_IBUF_shift13                       |       0.00 |        0.00 |  100.0 |      1 |            1 | clk_BUFGP | NA         |
| reset_IBUF_shift14                       |       0.00 |        0.00 |  100.0 |      3 |            3 | clk_BUFGP | NA         |
| reset_IBUF_shift2                        |       0.00 |        0.00 |  100.0 |      1 |            1 | clk_BUFGP | NA         |
| reset_IBUF_shift3                        |       0.00 |        0.00 |  100.0 |      1 |            1 | clk_BUFGP | NA         |
| reset_IBUF_shift4                        |       0.00 |        0.00 |  100.0 |      1 |            1 | clk_BUFGP | NA         |
| reset_IBUF_shift5                        |       0.00 |        0.00 |  100.0 |      1 |            1 | clk_BUFGP | NA         |
| reset_IBUF_shift6                        |       0.00 |        0.00 |  100.0 |      1 |            1 | clk_BUFGP | NA         |
| reset_IBUF_shift7                        |       0.00 |        0.00 |  100.0 |      1 |            1 | clk_BUFGP | NA         |
| reset_IBUF_shift8                        |       0.00 |        0.00 |  100.0 |      1 |            1 | clk_BUFGP | NA         |
| reset_IBUF_shift9                        |       0.00 |        0.00 |  100.0 |      1 |            1 | clk_BUFGP | NA         |
| shiftreg<0>                              |       0.00 |        0.00 |   32.0 |     19 |           19 | clk_BUFGP | NA         |
| shiftreg<10>                             |       0.00 |        0.00 |   15.9 |      1 |            1 | clk_BUFGP | NA         |
| shiftreg<11>                             |       0.00 |        0.00 |   13.7 |      1 |            1 | clk_BUFGP | NA         |
| shiftreg<12>                             |       0.00 |        0.00 |   11.3 |      1 |            1 | clk_BUFGP | NA         |
| shiftreg<13>                             |       0.00 |        0.00 |    8.7 |      1 |            1 | clk_BUFGP | NA         |
| shiftreg<14>                             |       0.00 |        0.00 |    6.0 |      1 |            1 | clk_BUFGP | NA         |
| shiftreg<15>                             |       0.00 |        0.00 |    3.1 |      1 |            1 | clk_BUFGP | NA         |
| shiftreg<1>                              |       0.00 |        0.00 |   30.8 |      1 |            1 | clk_BUFGP | NA         |
| shiftreg<2>                              |       0.00 |        0.00 |   29.6 |      1 |            1 | clk_BUFGP | NA         |
| shiftreg<3>                              |       0.00 |        0.00 |   28.2 |      1 |            1 | clk_BUFGP | NA         |
| shiftreg<4>                              |       0.00 |        0.00 |   26.8 |      1 |            1 | clk_BUFGP | NA         |
| shiftreg<5>                              |       0.00 |        0.00 |   25.2 |      1 |            1 | clk_BUFGP | NA         |
| shiftreg<6>                              |       0.00 |        0.00 |   23.6 |      1 |            1 | clk_BUFGP | NA         |
| shiftreg<7>                              |       0.00 |        0.00 |   21.9 |      1 |            1 | clk_BUFGP | NA         |
| shiftreg<8>                              |       0.00 |        0.00 |   20.0 |      1 |            1 | clk_BUFGP | NA         |
| shiftreg<9>                              |       0.00 |        0.00 |   18.0 |      1 |            1 | clk_BUFGP | NA         |
| shiftreg_0_1                             |       0.00 |        0.00 |   32.0 |     11 |           11 | clk_BUFGP | NA         |
| shiftreg_0_2                             |       0.00 |        0.00 |   32.0 |      9 |            9 | clk_BUFGP | NA         |
| shiftreg_0_3                             |       0.00 |        0.00 |   32.0 |     10 |           10 | clk_BUFGP | NA         |
| sub_temp<15>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| sub_temp<16>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| sub_temp<17>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| sub_temp<18>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| sub_temp<19>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| sub_temp<20>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| sub_temp<21>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| sub_temp<22>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| sub_temp<23>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| sub_temp<24>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| sub_temp<25>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| sub_temp<26>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| sub_temp<27>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| sub_temp<28>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| sub_temp<29>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| sub_temp<30>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| sub_temp<31>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
| sub_temp<32>                             |       0.00 |        0.00 |   50.0 |      1 |            1 | Async     | NA         |
|                                          |            |             |        |        |              |           |            |
| Total                                    |       0.00 |             |        |        |              |           |            |
---------------------------------------------------------------------------------------------------------------------------------

3.3.2.  IO
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|         IO         | Power (mW) |   I/O Standard   | Signal Rate | % High | Clock (MHz) | Clock Name | Input Pins | Output Pins | Bidir Pins | Output Enable (%) | Output Load (pF) | Data Rate | IO LOGIC SERDES | IO DELAY | IBUF LOW PWR | Vccint (mW) | Vccaux (mW) | Vcco On-Chip Termal (mW)  | Input Term. Type | Input R/RDIFF | Output Term. Type | Output R/RDIFF | Output RS | Vcco Supply Current (mA) |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| clk                |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| clk_enable         |       0.00 | LVCMOS25         |        0.00 |   99.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_in<0>       |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_in<10>      |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_in<11>      |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_in<12>      |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_in<13>      |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_in<14>      |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_in<15>      |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_in<1>       |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_in<2>       |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_in<3>       |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_in<4>       |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_in<5>       |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_in<6>       |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_in<7>       |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_in<8>       |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_in<9>       |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<0>      |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<10>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<11>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<12>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<13>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<14>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<15>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<16>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<17>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<18>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<19>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<1>      |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<20>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<21>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<22>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<23>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<24>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<25>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<26>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<27>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<28>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<29>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<2>      |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<30>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<31>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<32>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<33>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<3>      |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<4>      |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<5>      |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<6>      |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<7>      |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<8>      |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| filter_out<9>      |       0.00 | LVCMOS25_12_SLOW |        0.00 |   50.0 |        0.00 | clk_BUFGP  |          0 |           1 |          0 |                NA |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
| reset              |       0.00 | LVCMOS25         |        0.00 |    1.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 | None             |            NA | None              |             NA |        NA |                     0.00 |
|                    |            |                  |             |        |             |            |            |             |            |                   |                  |           |                 |          |              |             |             |                           |                  |               |                   |                |           |                          |
| Internal VREFs (0) |       0.00 |                  |             |        |             |            |            |             |            |                   |                  |           |                 |          |              |             |             |                           |                  |               |                   |                |           |                          |
|                    |            |                  |             |        |             |            |            |             |            |                   |                  |           |                 |          |              |             |             |                           |                  |               |                   |                |           |                          |
| Total              |       0.00 |                  |             |        |             |            |            |             |            |                   |                  |           |                 |          |              |             |             |                           |                  |               |                   |                |           |                          |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


4.  Warnings
--------------------------------------------------------------------------------
WARNING:Power:1337 - Clock frequency for clock net "clk_BUFGP" is zero.
WARNING:Power:1337 - Clock frequency for clock net "clk_BUFGP/IBUFG" is zero.
WARNING:Power:1369 - Clock frequency for one or more clocks was not found through
timing constraints (PCF file) or simulation data.  Without knowing the
clock frequency of all clocks, dynamic power information for those clock
domains will default to zero which may under-estimate the power for this
design.  To avoid this warning, provide at least one of the following:
  1. The proper timing constraints (PERIOD) for clocks (re-implement design
     and load the newly generated PCF file into XPower Analyzer)
  2. A post PAR simulation-generated VCD or SAIF file indicating clock
     frequencies
  3. The clock frequency for clocks in the "By Type -> Clocks" view in the
     XPower Analyzer GUI and then applying "Update Power Analysis"
--------------------------------------------------------------------------------

Analysis completed: Sun May 07 15:45:15 2023
----------------------------------------------------------------
