Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 15 16:00:22 2022
| Host         : YH-LEARN829 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wujian100_open_top_timing_summary_routed.rpt -pb wujian100_open_top_timing_summary_routed.pb -rpx wujian100_open_top_timing_summary_routed.rpx -warn_on_violation
| Design       : wujian100_open_top
| Device       : 7a100t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (117)
5. checking no_input_delay (53)
6. checking no_output_delay (60)
7. checking multiple_clock (13585)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: PAD_JTAG_TCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (117)
--------------------------------------------------
 There are 117 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (53)
-------------------------------
 There are 53 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (60)
--------------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (13585)
----------------------------------
 There are 13585 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.007        0.000                      0                37484       -0.460       -0.460                      1                37484        7.000        0.000                       0                 13591  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0    {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.007        0.000                      0                25068       -0.460       -0.460                      1                25068       23.750        0.000                       0                 13587  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.028        0.000                      0                25068       -0.439       -0.439                      1                25068       23.750        0.000                       0                 13587  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.007        0.000                      0                25068       -0.460       -0.460                      1                25068  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.007        0.000                      0                25068       -0.460       -0.460                      1                25068  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         21.165        0.000                      0                12416        0.861        0.000                      0                12416  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         21.165        0.000                      0                12416        0.731        0.000                      0                12416  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       21.165        0.000                      0                12416        0.731        0.000                      0                12416  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       21.186        0.000                      0                12416        0.861        0.000                      0                12416  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.007ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.460ns,  Total Violation       -0.460ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.540ns  (logic 11.428ns (23.543%)  route 37.112ns (76.457%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 48.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.380    46.848    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.152    47.000 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[2]_i_1__0/O
                         net (fo=1, routed)           0.650    47.649    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[2]
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.508    48.513    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/C
                         clock pessimism              0.578    49.091    
                         clock uncertainty           -0.130    48.962    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)       -0.305    48.657    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]
  -------------------------------------------------------------------
                         required time                         48.657    
                         arrival time                         -47.649    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.414ns  (logic 11.424ns (23.597%)  route 36.990ns (76.403%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 48.512 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.292    46.760    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X50Y91         LUT3 (Prop_lut3_I1_O)        0.148    46.908 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_i_1__0/O
                         net (fo=1, routed)           0.615    47.523    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[4]
    SLICE_X51Y91         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.507    48.512    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X51Y91         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/C
                         clock pessimism              0.561    49.073    
                         clock uncertainty           -0.130    48.944    
    SLICE_X51Y91         FDCE (Setup_fdce_C_D)       -0.266    48.678    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]
  -------------------------------------------------------------------
                         required time                         48.678    
                         arrival time                         -47.523    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.480ns  (logic 11.648ns (24.027%)  route 36.832ns (75.973%))
  Logic Levels:           69  (CARRY4=12 LUT2=4 LUT3=7 LUT4=7 LUT5=10 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 48.503 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.604    46.072    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.124    46.196 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_pwrite_i_1__0/O
                         net (fo=5, routed)           0.794    46.990    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/lsbus_apb0_s2_hwrite
    SLICE_X53Y88         LUT5 (Prop_lut5_I0_O)        0.124    47.114 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_2/O
                         net (fo=1, routed)           0.351    47.465    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel0
    SLICE_X52Y88         LUT4 (Prop_lut4_I0_O)        0.124    47.589 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_1/O
                         net (fo=1, routed)           0.000    47.589    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_1_n_0
    SLICE_X52Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.498    48.503    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X52Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/C
                         clock pessimism              0.489    48.992    
                         clock uncertainty           -0.130    48.863    
    SLICE_X52Y88         FDCE (Setup_fdce_C_D)        0.029    48.892    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg
  -------------------------------------------------------------------
                         required time                         48.892    
                         arrival time                         -47.589    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.152ns  (logic 11.428ns (23.733%)  route 36.724ns (76.267%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 48.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.113    46.581    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.152    46.733 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[7]_i_1__0/O
                         net (fo=1, routed)           0.529    47.261    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[7]
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.508    48.513    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/C
                         clock pessimism              0.578    49.091    
                         clock uncertainty           -0.130    48.962    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)       -0.270    48.692    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]
  -------------------------------------------------------------------
                         required time                         48.692    
                         arrival time                         -47.261    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.250ns  (logic 11.400ns (23.627%)  route 36.850ns (76.373%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 48.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.949    46.417    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X51Y89         LUT3 (Prop_lut3_I1_O)        0.124    46.541 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_rep__1_i_1/O
                         net (fo=1, routed)           0.818    47.359    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1_5
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.508    48.513    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1/C
                         clock pessimism              0.578    49.091    
                         clock uncertainty           -0.130    48.962    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)       -0.105    48.857    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                         48.857    
                         arrival time                         -47.359    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.850ns  (logic 11.247ns (23.505%)  route 36.603ns (76.495%))
  Logic Levels:           66  (CARRY4=12 LUT2=3 LUT3=6 LUT4=5 LUT5=12 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 48.719 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.848    34.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    34.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s1_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.535    34.900    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_req
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    35.024 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3/O
                         net (fo=10, routed)          0.851    35.875    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I0_O)        0.146    36.021 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_2/O
                         net (fo=13, routed)          1.033    37.054    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_sel
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.354    37.408 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=8, routed)           0.487    37.895    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.328    38.223 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7/O
                         net (fo=6, routed)           0.595    38.818    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7_n_0
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.119    38.937 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89/O
                         net (fo=1, routed)           0.627    39.564    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.332    39.896 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_45/O
                         net (fo=21, routed)          1.081    40.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/m2_s4_cmd_cur
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    41.101 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/w_ram_size_tmp[0]_i_3__2/O
                         net (fo=1, routed)           0.591    41.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp_reg[0]_2[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    41.816 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_2__2/O
                         net (fo=3, routed)           0.773    42.589    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/hmain0_smc_s4_hsize[0]
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.124    42.713 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1/O
                         net (fo=7, routed)           0.502    43.215    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124    43.339 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2/O
                         net (fo=2, routed)           0.659    43.998    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124    44.122 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3/O
                         net (fo=2, routed)           0.560    44.682    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124    44.806 r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_3__10/O
                         net (fo=4, routed)           2.154    46.959    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0_0[0]
    RAMB36_X1Y1          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.714    48.719    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/clk_out1
    RAMB36_X1Y1          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3/CLKARDCLK
                         clock pessimism              0.489    49.208    
                         clock uncertainty           -0.130    49.079    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    48.547    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3
  -------------------------------------------------------------------
                         required time                         48.547    
                         arrival time                         -46.959    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.843ns  (logic 11.247ns (23.508%)  route 36.596ns (76.492%))
  Logic Levels:           66  (CARRY4=12 LUT2=3 LUT3=6 LUT4=5 LUT5=12 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 48.715 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.848    34.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    34.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s1_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.535    34.900    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_req
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    35.024 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3/O
                         net (fo=10, routed)          0.851    35.875    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I0_O)        0.146    36.021 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_2/O
                         net (fo=13, routed)          1.033    37.054    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_sel
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.354    37.408 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=8, routed)           0.487    37.895    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.328    38.223 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7/O
                         net (fo=6, routed)           0.595    38.818    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7_n_0
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.119    38.937 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89/O
                         net (fo=1, routed)           0.627    39.564    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.332    39.896 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_45/O
                         net (fo=21, routed)          1.081    40.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/m2_s4_cmd_cur
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    41.101 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/w_ram_size_tmp[0]_i_3__2/O
                         net (fo=1, routed)           0.591    41.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp_reg[0]_2[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    41.816 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_2__2/O
                         net (fo=3, routed)           0.773    42.589    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/hmain0_smc_s4_hsize[0]
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.124    42.713 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1/O
                         net (fo=7, routed)           0.502    43.215    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124    43.339 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2/O
                         net (fo=2, routed)           0.659    43.998    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124    44.122 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3/O
                         net (fo=2, routed)           0.560    44.682    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124    44.806 r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_3__10/O
                         net (fo=4, routed)           2.147    46.953    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0_0[0]
    RAMB36_X1Y2          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.710    48.715    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/CLKARDCLK
                         clock pessimism              0.489    49.204    
                         clock uncertainty           -0.130    49.075    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    48.543    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         48.543    
                         arrival time                         -46.953    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.858ns  (logic 11.247ns (23.501%)  route 36.611ns (76.499%))
  Logic Levels:           66  (CARRY4=12 LUT2=3 LUT3=6 LUT4=5 LUT5=12 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 48.761 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.848    34.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    34.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s1_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.535    34.900    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_req
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    35.024 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3/O
                         net (fo=10, routed)          0.851    35.875    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I0_O)        0.146    36.021 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_2/O
                         net (fo=13, routed)          1.033    37.054    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_sel
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.354    37.408 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=8, routed)           0.487    37.895    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.328    38.223 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7/O
                         net (fo=6, routed)           0.595    38.818    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7_n_0
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.119    38.937 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89/O
                         net (fo=1, routed)           0.627    39.564    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.332    39.896 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_45/O
                         net (fo=21, routed)          1.081    40.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/m2_s4_cmd_cur
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    41.101 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/w_ram_size_tmp[0]_i_3__2/O
                         net (fo=1, routed)           0.591    41.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp_reg[0]_2[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    41.816 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_2__2/O
                         net (fo=3, routed)           0.773    42.589    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/hmain0_smc_s4_hsize[0]
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.124    42.713 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1/O
                         net (fo=7, routed)           0.502    43.215    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124    43.339 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2/O
                         net (fo=2, routed)           0.659    43.998    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124    44.122 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3/O
                         net (fo=2, routed)           0.560    44.682    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124    44.806 r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_3__10/O
                         net (fo=4, routed)           2.161    46.967    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0_0[0]
    RAMB36_X2Y3          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.756    48.761    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1/CLKARDCLK
                         clock pessimism              0.489    49.250    
                         clock uncertainty           -0.130    49.121    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    48.589    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         48.589    
                         arrival time                         -46.967    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.106ns  (logic 11.400ns (23.698%)  route 36.706ns (76.302%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 48.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.981    46.449    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X48Y89         LUT3 (Prop_lut3_I1_O)        0.124    46.573 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_rep__2_i_1/O
                         net (fo=1, routed)           0.642    47.215    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__2_2
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.508    48.513    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__2/C
                         clock pessimism              0.578    49.091    
                         clock uncertainty           -0.130    48.962    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)       -0.108    48.854    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         48.854    
                         arrival time                         -47.215    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__4/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.054ns  (logic 11.400ns (23.723%)  route 36.654ns (76.277%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 48.512 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.931    46.399    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.124    46.523 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[3]_rep__4_i_1/O
                         net (fo=1, routed)           0.640    47.163    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__4_1
    SLICE_X51Y91         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.507    48.512    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X51Y91         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__4/C
                         clock pessimism              0.561    49.073    
                         clock uncertainty           -0.130    48.944    
    SLICE_X51Y91         FDCE (Setup_fdce_C_D)       -0.108    48.836    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__4
  -------------------------------------------------------------------
                         required time                         48.836    
                         arrival time                         -47.163    
  -------------------------------------------------------------------
                         slack                                  1.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.460ns  (arrival time - required time)
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.026ns (2.273%)  route 1.118ns (97.727%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.623    -0.509    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/clk_out1
    SLICE_X47Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.836    -0.806    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/clk_out1
    SLICE_X47Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/C
                         clock pessimism              0.558    -0.248    
                         clock uncertainty            0.130    -0.119    
    SLICE_X47Y51         FDCE (Hold_fdce_C_D)         0.070    -0.049    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm23load_h_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt_reg[27]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.562    -0.570    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X37Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm23load_h_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm23load_h_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.304    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt_reg[31]_0[27]
    SLICE_X37Y135        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.831    -0.810    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/clk_out1
    SLICE_X37Y135        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt_reg[27]/C
                         clock pessimism              0.255    -0.555    
    SLICE_X37Y135        FDPE (Hold_fdpe_C_D)         0.072    -0.483    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.759%)  route 0.125ns (40.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.600    -0.532    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/clk_out1
    SLICE_X4Y102         FDCE                                         r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[14]/Q
                         net (fo=4, routed)           0.125    -0.266    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[31]_1[14]
    SLICE_X3Y101         LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge[14]_i_1_n_0
    SLICE_X3Y101         FDCE                                         r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.873    -0.768    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/clk_out1
    SLICE_X3Y101         FDCE                                         r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[14]/C
                         clock pessimism              0.276    -0.492    
    SLICE_X3Y101         FDCE (Hold_fdce_C_D)         0.092    -0.400    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[14]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER0/timer_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.234%)  route 0.127ns (37.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.563    -0.569    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER0/clk_out1
    SLICE_X56Y95         FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER0/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDPE (Prop_fdpe_C_Q)         0.164    -0.405 r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER0/timer_reg[7]/Q
                         net (fo=4, routed)           0.127    -0.278    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/prdata_reg[31]_1[6]
    SLICE_X54Y95         LUT6 (Prop_lut6_I2_O)        0.045    -0.233 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/prdata[7]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.233    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[31]_1[7]
    SLICE_X54Y95         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.832    -0.810    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X54Y95         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[7]/C
                         clock pessimism              0.276    -0.534    
    SLICE_X54Y95         FDCE (Hold_fdce_C_D)         0.121    -0.413    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.407ns (69.812%)  route 0.176ns (30.188%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.565    -0.567    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/clk_out1
    SLICE_X46Y99         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]/Q
                         net (fo=3, routed)           0.175    -0.228    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.183 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt[4]_i_5__0/O
                         net (fo=1, routed)           0.000    -0.183    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt[4]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.038 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.037    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.016 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.016    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]_i_1__0_n_7
    SLICE_X46Y100        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.833    -0.808    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/clk_out1
    SLICE_X46Y100        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]/C
                         clock pessimism              0.510    -0.298    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134    -0.164    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.977%)  route 0.125ns (47.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.548    -0.584    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X55Y123        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.318    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[31]_0[3]
    SLICE_X56Y123        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.816    -0.826    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/clk_out1
    SLICE_X56Y123        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[3]/C
                         clock pessimism              0.276    -0.550    
    SLICE_X56Y123        FDCE (Hold_fdce_C_D)         0.052    -0.498    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.563    -0.569    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X54Y97         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[17]/Q
                         net (fo=1, routed)           0.108    -0.297    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_LEAF_MUX/o_slave_hrdata_reg[31][17]
    SLICE_X54Y98         LUT6 (Prop_lut6_I3_O)        0.045    -0.252 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_LEAF_MUX/i_/o_slave_hrdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[31]_1[17]
    SLICE_X54Y98         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.833    -0.809    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X54Y98         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[17]/C
                         clock pessimism              0.256    -0.553    
    SLICE_X54Y98         FDCE (Hold_fdce_C_D)         0.121    -0.432    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm1cmp_h_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/compa_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.558    -0.574    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X61Y134        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm1cmp_h_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm1cmp_h_reg[11]/Q
                         net (fo=2, routed)           0.122    -0.311    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/compa_reg[31]_0[27]
    SLICE_X61Y133        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/compa_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.826    -0.816    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/clk_out1
    SLICE_X61Y133        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/compa_reg[27]/C
                         clock pessimism              0.255    -0.561    
    SLICE_X61Y133        FDCE (Hold_fdce_C_D)         0.070    -0.491    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/compa_reg[27]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.550    -0.582    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X55Y121        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDCE (Prop_fdce_C_Q)         0.141    -0.441 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.319    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[31]_0[2]
    SLICE_X55Y122        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.816    -0.825    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/clk_out1
    SLICE_X55Y122        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[2]/C
                         clock pessimism              0.256    -0.569    
    SLICE_X55Y122        FDCE (Hold_fdce_C_D)         0.070    -0.499    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[2]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/timer_reg[30]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.706%)  route 0.126ns (40.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.566    -0.566    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X41Y93         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/Q
                         net (fo=2, routed)           0.126    -0.300    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount[30]
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer[30]_i_1__14/O
                         net (fo=1, routed)           0.000    -0.255    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/timer_reg[31]_1[30]
    SLICE_X37Y93         FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.839    -0.803    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X37Y93         FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/timer_reg[30]/C
                         clock pessimism              0.276    -0.527    
    SLICE_X37Y93         FDPE (Hold_fdpe_C_D)         0.092    -0.435    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y18     x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y4      x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y15     x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y6      x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y13     x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y6      x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y16     x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y5      x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y10     x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y19     x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y102    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y102    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y102    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y102    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y102    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y102    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y102    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y102    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y100    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y100    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y115    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y115    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y115    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y115    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y115    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y115    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y115    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y115    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X38Y99     x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X38Y99     x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.028ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.439ns,  Total Violation       -0.439ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.540ns  (logic 11.428ns (23.543%)  route 37.112ns (76.457%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 48.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.380    46.848    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.152    47.000 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[2]_i_1__0/O
                         net (fo=1, routed)           0.650    47.649    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[2]
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.508    48.513    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/C
                         clock pessimism              0.578    49.091    
                         clock uncertainty           -0.109    48.982    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)       -0.305    48.677    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]
  -------------------------------------------------------------------
                         required time                         48.677    
                         arrival time                         -47.649    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.414ns  (logic 11.424ns (23.597%)  route 36.990ns (76.403%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 48.512 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.292    46.760    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X50Y91         LUT3 (Prop_lut3_I1_O)        0.148    46.908 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_i_1__0/O
                         net (fo=1, routed)           0.615    47.523    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[4]
    SLICE_X51Y91         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.507    48.512    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X51Y91         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/C
                         clock pessimism              0.561    49.073    
                         clock uncertainty           -0.109    48.964    
    SLICE_X51Y91         FDCE (Setup_fdce_C_D)       -0.266    48.698    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]
  -------------------------------------------------------------------
                         required time                         48.698    
                         arrival time                         -47.523    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.480ns  (logic 11.648ns (24.027%)  route 36.832ns (75.973%))
  Logic Levels:           69  (CARRY4=12 LUT2=4 LUT3=7 LUT4=7 LUT5=10 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 48.503 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.604    46.072    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.124    46.196 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_pwrite_i_1__0/O
                         net (fo=5, routed)           0.794    46.990    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/lsbus_apb0_s2_hwrite
    SLICE_X53Y88         LUT5 (Prop_lut5_I0_O)        0.124    47.114 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_2/O
                         net (fo=1, routed)           0.351    47.465    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel0
    SLICE_X52Y88         LUT4 (Prop_lut4_I0_O)        0.124    47.589 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_1/O
                         net (fo=1, routed)           0.000    47.589    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_1_n_0
    SLICE_X52Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.498    48.503    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X52Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/C
                         clock pessimism              0.489    48.992    
                         clock uncertainty           -0.109    48.883    
    SLICE_X52Y88         FDCE (Setup_fdce_C_D)        0.029    48.912    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg
  -------------------------------------------------------------------
                         required time                         48.912    
                         arrival time                         -47.589    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.152ns  (logic 11.428ns (23.733%)  route 36.724ns (76.267%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 48.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.113    46.581    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.152    46.733 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[7]_i_1__0/O
                         net (fo=1, routed)           0.529    47.261    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[7]
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.508    48.513    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/C
                         clock pessimism              0.578    49.091    
                         clock uncertainty           -0.109    48.982    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)       -0.270    48.712    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]
  -------------------------------------------------------------------
                         required time                         48.712    
                         arrival time                         -47.261    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.250ns  (logic 11.400ns (23.627%)  route 36.850ns (76.373%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 48.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.949    46.417    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X51Y89         LUT3 (Prop_lut3_I1_O)        0.124    46.541 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_rep__1_i_1/O
                         net (fo=1, routed)           0.818    47.359    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1_5
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.508    48.513    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1/C
                         clock pessimism              0.578    49.091    
                         clock uncertainty           -0.109    48.982    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)       -0.105    48.877    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                         48.877    
                         arrival time                         -47.359    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.850ns  (logic 11.247ns (23.505%)  route 36.603ns (76.495%))
  Logic Levels:           66  (CARRY4=12 LUT2=3 LUT3=6 LUT4=5 LUT5=12 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 48.719 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.848    34.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    34.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s1_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.535    34.900    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_req
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    35.024 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3/O
                         net (fo=10, routed)          0.851    35.875    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I0_O)        0.146    36.021 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_2/O
                         net (fo=13, routed)          1.033    37.054    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_sel
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.354    37.408 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=8, routed)           0.487    37.895    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.328    38.223 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7/O
                         net (fo=6, routed)           0.595    38.818    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7_n_0
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.119    38.937 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89/O
                         net (fo=1, routed)           0.627    39.564    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.332    39.896 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_45/O
                         net (fo=21, routed)          1.081    40.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/m2_s4_cmd_cur
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    41.101 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/w_ram_size_tmp[0]_i_3__2/O
                         net (fo=1, routed)           0.591    41.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp_reg[0]_2[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    41.816 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_2__2/O
                         net (fo=3, routed)           0.773    42.589    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/hmain0_smc_s4_hsize[0]
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.124    42.713 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1/O
                         net (fo=7, routed)           0.502    43.215    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124    43.339 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2/O
                         net (fo=2, routed)           0.659    43.998    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124    44.122 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3/O
                         net (fo=2, routed)           0.560    44.682    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124    44.806 r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_3__10/O
                         net (fo=4, routed)           2.154    46.959    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0_0[0]
    RAMB36_X1Y1          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.714    48.719    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/clk_out1
    RAMB36_X1Y1          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3/CLKARDCLK
                         clock pessimism              0.489    49.208    
                         clock uncertainty           -0.109    49.099    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    48.567    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3
  -------------------------------------------------------------------
                         required time                         48.567    
                         arrival time                         -46.959    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.843ns  (logic 11.247ns (23.508%)  route 36.596ns (76.492%))
  Logic Levels:           66  (CARRY4=12 LUT2=3 LUT3=6 LUT4=5 LUT5=12 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 48.715 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.848    34.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    34.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s1_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.535    34.900    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_req
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    35.024 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3/O
                         net (fo=10, routed)          0.851    35.875    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I0_O)        0.146    36.021 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_2/O
                         net (fo=13, routed)          1.033    37.054    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_sel
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.354    37.408 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=8, routed)           0.487    37.895    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.328    38.223 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7/O
                         net (fo=6, routed)           0.595    38.818    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7_n_0
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.119    38.937 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89/O
                         net (fo=1, routed)           0.627    39.564    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.332    39.896 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_45/O
                         net (fo=21, routed)          1.081    40.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/m2_s4_cmd_cur
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    41.101 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/w_ram_size_tmp[0]_i_3__2/O
                         net (fo=1, routed)           0.591    41.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp_reg[0]_2[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    41.816 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_2__2/O
                         net (fo=3, routed)           0.773    42.589    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/hmain0_smc_s4_hsize[0]
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.124    42.713 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1/O
                         net (fo=7, routed)           0.502    43.215    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124    43.339 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2/O
                         net (fo=2, routed)           0.659    43.998    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124    44.122 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3/O
                         net (fo=2, routed)           0.560    44.682    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124    44.806 r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_3__10/O
                         net (fo=4, routed)           2.147    46.953    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0_0[0]
    RAMB36_X1Y2          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.710    48.715    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/CLKARDCLK
                         clock pessimism              0.489    49.204    
                         clock uncertainty           -0.109    49.095    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    48.563    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         48.563    
                         arrival time                         -46.953    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.858ns  (logic 11.247ns (23.501%)  route 36.611ns (76.499%))
  Logic Levels:           66  (CARRY4=12 LUT2=3 LUT3=6 LUT4=5 LUT5=12 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 48.761 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.848    34.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    34.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s1_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.535    34.900    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_req
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    35.024 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3/O
                         net (fo=10, routed)          0.851    35.875    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I0_O)        0.146    36.021 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_2/O
                         net (fo=13, routed)          1.033    37.054    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_sel
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.354    37.408 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=8, routed)           0.487    37.895    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.328    38.223 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7/O
                         net (fo=6, routed)           0.595    38.818    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7_n_0
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.119    38.937 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89/O
                         net (fo=1, routed)           0.627    39.564    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.332    39.896 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_45/O
                         net (fo=21, routed)          1.081    40.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/m2_s4_cmd_cur
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    41.101 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/w_ram_size_tmp[0]_i_3__2/O
                         net (fo=1, routed)           0.591    41.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp_reg[0]_2[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    41.816 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_2__2/O
                         net (fo=3, routed)           0.773    42.589    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/hmain0_smc_s4_hsize[0]
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.124    42.713 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1/O
                         net (fo=7, routed)           0.502    43.215    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124    43.339 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2/O
                         net (fo=2, routed)           0.659    43.998    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124    44.122 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3/O
                         net (fo=2, routed)           0.560    44.682    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124    44.806 r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_3__10/O
                         net (fo=4, routed)           2.161    46.967    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0_0[0]
    RAMB36_X2Y3          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.756    48.761    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1/CLKARDCLK
                         clock pessimism              0.489    49.250    
                         clock uncertainty           -0.109    49.141    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    48.609    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         48.609    
                         arrival time                         -46.967    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.659ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.106ns  (logic 11.400ns (23.698%)  route 36.706ns (76.302%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 48.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.981    46.449    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X48Y89         LUT3 (Prop_lut3_I1_O)        0.124    46.573 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_rep__2_i_1/O
                         net (fo=1, routed)           0.642    47.215    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__2_2
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.508    48.513    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__2/C
                         clock pessimism              0.578    49.091    
                         clock uncertainty           -0.109    48.982    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)       -0.108    48.874    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         48.874    
                         arrival time                         -47.215    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__4/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.054ns  (logic 11.400ns (23.723%)  route 36.654ns (76.277%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 48.512 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.931    46.399    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.124    46.523 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[3]_rep__4_i_1/O
                         net (fo=1, routed)           0.640    47.163    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__4_1
    SLICE_X51Y91         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.507    48.512    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X51Y91         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__4/C
                         clock pessimism              0.561    49.073    
                         clock uncertainty           -0.109    48.964    
    SLICE_X51Y91         FDCE (Setup_fdce_C_D)       -0.108    48.856    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__4
  -------------------------------------------------------------------
                         required time                         48.856    
                         arrival time                         -47.163    
  -------------------------------------------------------------------
                         slack                                  1.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.439ns  (arrival time - required time)
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.026ns (2.273%)  route 1.118ns (97.727%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.623    -0.509    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/clk_out1
    SLICE_X47Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.836    -0.806    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/clk_out1
    SLICE_X47Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/C
                         clock pessimism              0.558    -0.248    
                         clock uncertainty            0.109    -0.140    
    SLICE_X47Y51         FDCE (Hold_fdce_C_D)         0.070    -0.070    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm23load_h_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt_reg[27]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.562    -0.570    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X37Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm23load_h_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm23load_h_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.304    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt_reg[31]_0[27]
    SLICE_X37Y135        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.831    -0.810    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/clk_out1
    SLICE_X37Y135        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt_reg[27]/C
                         clock pessimism              0.255    -0.555    
    SLICE_X37Y135        FDPE (Hold_fdpe_C_D)         0.072    -0.483    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.759%)  route 0.125ns (40.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.600    -0.532    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/clk_out1
    SLICE_X4Y102         FDCE                                         r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[14]/Q
                         net (fo=4, routed)           0.125    -0.266    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[31]_1[14]
    SLICE_X3Y101         LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge[14]_i_1_n_0
    SLICE_X3Y101         FDCE                                         r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.873    -0.768    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/clk_out1
    SLICE_X3Y101         FDCE                                         r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[14]/C
                         clock pessimism              0.276    -0.492    
    SLICE_X3Y101         FDCE (Hold_fdce_C_D)         0.092    -0.400    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[14]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER0/timer_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.234%)  route 0.127ns (37.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.563    -0.569    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER0/clk_out1
    SLICE_X56Y95         FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER0/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDPE (Prop_fdpe_C_Q)         0.164    -0.405 r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER0/timer_reg[7]/Q
                         net (fo=4, routed)           0.127    -0.278    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/prdata_reg[31]_1[6]
    SLICE_X54Y95         LUT6 (Prop_lut6_I2_O)        0.045    -0.233 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/prdata[7]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.233    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[31]_1[7]
    SLICE_X54Y95         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.832    -0.810    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X54Y95         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[7]/C
                         clock pessimism              0.276    -0.534    
    SLICE_X54Y95         FDCE (Hold_fdce_C_D)         0.121    -0.413    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.407ns (69.812%)  route 0.176ns (30.188%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.565    -0.567    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/clk_out1
    SLICE_X46Y99         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]/Q
                         net (fo=3, routed)           0.175    -0.228    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.183 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt[4]_i_5__0/O
                         net (fo=1, routed)           0.000    -0.183    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt[4]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.038 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.037    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.016 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.016    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]_i_1__0_n_7
    SLICE_X46Y100        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.833    -0.808    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/clk_out1
    SLICE_X46Y100        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]/C
                         clock pessimism              0.510    -0.298    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134    -0.164    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.977%)  route 0.125ns (47.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.548    -0.584    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X55Y123        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.318    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[31]_0[3]
    SLICE_X56Y123        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.816    -0.826    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/clk_out1
    SLICE_X56Y123        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[3]/C
                         clock pessimism              0.276    -0.550    
    SLICE_X56Y123        FDCE (Hold_fdce_C_D)         0.052    -0.498    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.563    -0.569    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X54Y97         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[17]/Q
                         net (fo=1, routed)           0.108    -0.297    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_LEAF_MUX/o_slave_hrdata_reg[31][17]
    SLICE_X54Y98         LUT6 (Prop_lut6_I3_O)        0.045    -0.252 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_LEAF_MUX/i_/o_slave_hrdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[31]_1[17]
    SLICE_X54Y98         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.833    -0.809    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X54Y98         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[17]/C
                         clock pessimism              0.256    -0.553    
    SLICE_X54Y98         FDCE (Hold_fdce_C_D)         0.121    -0.432    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm1cmp_h_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/compa_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.558    -0.574    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X61Y134        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm1cmp_h_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm1cmp_h_reg[11]/Q
                         net (fo=2, routed)           0.122    -0.311    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/compa_reg[31]_0[27]
    SLICE_X61Y133        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/compa_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.826    -0.816    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/clk_out1
    SLICE_X61Y133        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/compa_reg[27]/C
                         clock pessimism              0.255    -0.561    
    SLICE_X61Y133        FDCE (Hold_fdce_C_D)         0.070    -0.491    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/compa_reg[27]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.550    -0.582    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X55Y121        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDCE (Prop_fdce_C_Q)         0.141    -0.441 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.319    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[31]_0[2]
    SLICE_X55Y122        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.816    -0.825    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/clk_out1
    SLICE_X55Y122        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[2]/C
                         clock pessimism              0.256    -0.569    
    SLICE_X55Y122        FDCE (Hold_fdce_C_D)         0.070    -0.499    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[2]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/timer_reg[30]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.706%)  route 0.126ns (40.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.566    -0.566    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X41Y93         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/Q
                         net (fo=2, routed)           0.126    -0.300    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount[30]
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer[30]_i_1__14/O
                         net (fo=1, routed)           0.000    -0.255    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/timer_reg[31]_1[30]
    SLICE_X37Y93         FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.839    -0.803    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X37Y93         FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/timer_reg[30]/C
                         clock pessimism              0.276    -0.527    
    SLICE_X37Y93         FDPE (Hold_fdpe_C_D)         0.092    -0.435    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y18     x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y4      x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y15     x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y6      x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y13     x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y6      x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y16     x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y5      x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y10     x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y19     x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y102    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y102    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y102    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y102    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y102    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y102    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y102    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y102    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y100    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y100    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y115    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y115    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y115    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y115    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y115    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y115    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y115    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y115    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X38Y99     x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X38Y99     x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.007ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.460ns,  Total Violation       -0.460ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.540ns  (logic 11.428ns (23.543%)  route 37.112ns (76.457%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 48.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.380    46.848    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.152    47.000 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[2]_i_1__0/O
                         net (fo=1, routed)           0.650    47.649    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[2]
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.508    48.513    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/C
                         clock pessimism              0.578    49.091    
                         clock uncertainty           -0.130    48.962    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)       -0.305    48.657    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]
  -------------------------------------------------------------------
                         required time                         48.657    
                         arrival time                         -47.649    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.414ns  (logic 11.424ns (23.597%)  route 36.990ns (76.403%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 48.512 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.292    46.760    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X50Y91         LUT3 (Prop_lut3_I1_O)        0.148    46.908 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_i_1__0/O
                         net (fo=1, routed)           0.615    47.523    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[4]
    SLICE_X51Y91         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.507    48.512    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X51Y91         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/C
                         clock pessimism              0.561    49.073    
                         clock uncertainty           -0.130    48.944    
    SLICE_X51Y91         FDCE (Setup_fdce_C_D)       -0.266    48.678    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]
  -------------------------------------------------------------------
                         required time                         48.678    
                         arrival time                         -47.523    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.480ns  (logic 11.648ns (24.027%)  route 36.832ns (75.973%))
  Logic Levels:           69  (CARRY4=12 LUT2=4 LUT3=7 LUT4=7 LUT5=10 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 48.503 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.604    46.072    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.124    46.196 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_pwrite_i_1__0/O
                         net (fo=5, routed)           0.794    46.990    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/lsbus_apb0_s2_hwrite
    SLICE_X53Y88         LUT5 (Prop_lut5_I0_O)        0.124    47.114 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_2/O
                         net (fo=1, routed)           0.351    47.465    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel0
    SLICE_X52Y88         LUT4 (Prop_lut4_I0_O)        0.124    47.589 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_1/O
                         net (fo=1, routed)           0.000    47.589    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_1_n_0
    SLICE_X52Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.498    48.503    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X52Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/C
                         clock pessimism              0.489    48.992    
                         clock uncertainty           -0.130    48.863    
    SLICE_X52Y88         FDCE (Setup_fdce_C_D)        0.029    48.892    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg
  -------------------------------------------------------------------
                         required time                         48.892    
                         arrival time                         -47.589    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.152ns  (logic 11.428ns (23.733%)  route 36.724ns (76.267%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 48.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.113    46.581    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.152    46.733 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[7]_i_1__0/O
                         net (fo=1, routed)           0.529    47.261    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[7]
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.508    48.513    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/C
                         clock pessimism              0.578    49.091    
                         clock uncertainty           -0.130    48.962    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)       -0.270    48.692    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]
  -------------------------------------------------------------------
                         required time                         48.692    
                         arrival time                         -47.261    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.250ns  (logic 11.400ns (23.627%)  route 36.850ns (76.373%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 48.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.949    46.417    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X51Y89         LUT3 (Prop_lut3_I1_O)        0.124    46.541 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_rep__1_i_1/O
                         net (fo=1, routed)           0.818    47.359    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1_5
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.508    48.513    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1/C
                         clock pessimism              0.578    49.091    
                         clock uncertainty           -0.130    48.962    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)       -0.105    48.857    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                         48.857    
                         arrival time                         -47.359    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.850ns  (logic 11.247ns (23.505%)  route 36.603ns (76.495%))
  Logic Levels:           66  (CARRY4=12 LUT2=3 LUT3=6 LUT4=5 LUT5=12 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 48.719 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.848    34.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    34.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s1_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.535    34.900    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_req
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    35.024 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3/O
                         net (fo=10, routed)          0.851    35.875    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I0_O)        0.146    36.021 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_2/O
                         net (fo=13, routed)          1.033    37.054    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_sel
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.354    37.408 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=8, routed)           0.487    37.895    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.328    38.223 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7/O
                         net (fo=6, routed)           0.595    38.818    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7_n_0
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.119    38.937 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89/O
                         net (fo=1, routed)           0.627    39.564    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.332    39.896 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_45/O
                         net (fo=21, routed)          1.081    40.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/m2_s4_cmd_cur
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    41.101 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/w_ram_size_tmp[0]_i_3__2/O
                         net (fo=1, routed)           0.591    41.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp_reg[0]_2[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    41.816 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_2__2/O
                         net (fo=3, routed)           0.773    42.589    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/hmain0_smc_s4_hsize[0]
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.124    42.713 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1/O
                         net (fo=7, routed)           0.502    43.215    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124    43.339 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2/O
                         net (fo=2, routed)           0.659    43.998    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124    44.122 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3/O
                         net (fo=2, routed)           0.560    44.682    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124    44.806 r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_3__10/O
                         net (fo=4, routed)           2.154    46.959    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0_0[0]
    RAMB36_X1Y1          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.714    48.719    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/clk_out1
    RAMB36_X1Y1          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3/CLKARDCLK
                         clock pessimism              0.489    49.208    
                         clock uncertainty           -0.130    49.079    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    48.547    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3
  -------------------------------------------------------------------
                         required time                         48.547    
                         arrival time                         -46.959    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.843ns  (logic 11.247ns (23.508%)  route 36.596ns (76.492%))
  Logic Levels:           66  (CARRY4=12 LUT2=3 LUT3=6 LUT4=5 LUT5=12 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 48.715 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.848    34.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    34.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s1_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.535    34.900    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_req
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    35.024 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3/O
                         net (fo=10, routed)          0.851    35.875    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I0_O)        0.146    36.021 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_2/O
                         net (fo=13, routed)          1.033    37.054    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_sel
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.354    37.408 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=8, routed)           0.487    37.895    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.328    38.223 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7/O
                         net (fo=6, routed)           0.595    38.818    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7_n_0
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.119    38.937 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89/O
                         net (fo=1, routed)           0.627    39.564    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.332    39.896 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_45/O
                         net (fo=21, routed)          1.081    40.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/m2_s4_cmd_cur
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    41.101 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/w_ram_size_tmp[0]_i_3__2/O
                         net (fo=1, routed)           0.591    41.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp_reg[0]_2[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    41.816 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_2__2/O
                         net (fo=3, routed)           0.773    42.589    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/hmain0_smc_s4_hsize[0]
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.124    42.713 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1/O
                         net (fo=7, routed)           0.502    43.215    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124    43.339 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2/O
                         net (fo=2, routed)           0.659    43.998    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124    44.122 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3/O
                         net (fo=2, routed)           0.560    44.682    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124    44.806 r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_3__10/O
                         net (fo=4, routed)           2.147    46.953    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0_0[0]
    RAMB36_X1Y2          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.710    48.715    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/CLKARDCLK
                         clock pessimism              0.489    49.204    
                         clock uncertainty           -0.130    49.075    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    48.543    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         48.543    
                         arrival time                         -46.953    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.858ns  (logic 11.247ns (23.501%)  route 36.611ns (76.499%))
  Logic Levels:           66  (CARRY4=12 LUT2=3 LUT3=6 LUT4=5 LUT5=12 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 48.761 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.848    34.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    34.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s1_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.535    34.900    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_req
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    35.024 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3/O
                         net (fo=10, routed)          0.851    35.875    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I0_O)        0.146    36.021 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_2/O
                         net (fo=13, routed)          1.033    37.054    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_sel
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.354    37.408 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=8, routed)           0.487    37.895    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.328    38.223 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7/O
                         net (fo=6, routed)           0.595    38.818    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7_n_0
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.119    38.937 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89/O
                         net (fo=1, routed)           0.627    39.564    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.332    39.896 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_45/O
                         net (fo=21, routed)          1.081    40.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/m2_s4_cmd_cur
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    41.101 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/w_ram_size_tmp[0]_i_3__2/O
                         net (fo=1, routed)           0.591    41.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp_reg[0]_2[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    41.816 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_2__2/O
                         net (fo=3, routed)           0.773    42.589    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/hmain0_smc_s4_hsize[0]
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.124    42.713 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1/O
                         net (fo=7, routed)           0.502    43.215    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124    43.339 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2/O
                         net (fo=2, routed)           0.659    43.998    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124    44.122 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3/O
                         net (fo=2, routed)           0.560    44.682    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124    44.806 r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_3__10/O
                         net (fo=4, routed)           2.161    46.967    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0_0[0]
    RAMB36_X2Y3          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.756    48.761    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1/CLKARDCLK
                         clock pessimism              0.489    49.250    
                         clock uncertainty           -0.130    49.121    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    48.589    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         48.589    
                         arrival time                         -46.967    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.106ns  (logic 11.400ns (23.698%)  route 36.706ns (76.302%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 48.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.981    46.449    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X48Y89         LUT3 (Prop_lut3_I1_O)        0.124    46.573 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_rep__2_i_1/O
                         net (fo=1, routed)           0.642    47.215    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__2_2
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.508    48.513    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__2/C
                         clock pessimism              0.578    49.091    
                         clock uncertainty           -0.130    48.962    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)       -0.108    48.854    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         48.854    
                         arrival time                         -47.215    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__4/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.054ns  (logic 11.400ns (23.723%)  route 36.654ns (76.277%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 48.512 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.931    46.399    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.124    46.523 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[3]_rep__4_i_1/O
                         net (fo=1, routed)           0.640    47.163    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__4_1
    SLICE_X51Y91         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.507    48.512    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X51Y91         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__4/C
                         clock pessimism              0.561    49.073    
                         clock uncertainty           -0.130    48.944    
    SLICE_X51Y91         FDCE (Setup_fdce_C_D)       -0.108    48.836    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__4
  -------------------------------------------------------------------
                         required time                         48.836    
                         arrival time                         -47.163    
  -------------------------------------------------------------------
                         slack                                  1.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.460ns  (arrival time - required time)
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.026ns (2.273%)  route 1.118ns (97.727%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.623    -0.509    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/clk_out1
    SLICE_X47Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.836    -0.806    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/clk_out1
    SLICE_X47Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/C
                         clock pessimism              0.558    -0.248    
                         clock uncertainty            0.130    -0.119    
    SLICE_X47Y51         FDCE (Hold_fdce_C_D)         0.070    -0.049    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm23load_h_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt_reg[27]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.562    -0.570    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X37Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm23load_h_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm23load_h_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.304    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt_reg[31]_0[27]
    SLICE_X37Y135        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.831    -0.810    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/clk_out1
    SLICE_X37Y135        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt_reg[27]/C
                         clock pessimism              0.255    -0.555    
                         clock uncertainty            0.130    -0.425    
    SLICE_X37Y135        FDPE (Hold_fdpe_C_D)         0.072    -0.353    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.759%)  route 0.125ns (40.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.600    -0.532    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/clk_out1
    SLICE_X4Y102         FDCE                                         r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[14]/Q
                         net (fo=4, routed)           0.125    -0.266    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[31]_1[14]
    SLICE_X3Y101         LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge[14]_i_1_n_0
    SLICE_X3Y101         FDCE                                         r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.873    -0.768    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/clk_out1
    SLICE_X3Y101         FDCE                                         r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[14]/C
                         clock pessimism              0.276    -0.492    
                         clock uncertainty            0.130    -0.362    
    SLICE_X3Y101         FDCE (Hold_fdce_C_D)         0.092    -0.270    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[14]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER0/timer_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.234%)  route 0.127ns (37.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.563    -0.569    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER0/clk_out1
    SLICE_X56Y95         FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER0/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDPE (Prop_fdpe_C_Q)         0.164    -0.405 r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER0/timer_reg[7]/Q
                         net (fo=4, routed)           0.127    -0.278    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/prdata_reg[31]_1[6]
    SLICE_X54Y95         LUT6 (Prop_lut6_I2_O)        0.045    -0.233 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/prdata[7]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.233    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[31]_1[7]
    SLICE_X54Y95         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.832    -0.810    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X54Y95         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[7]/C
                         clock pessimism              0.276    -0.534    
                         clock uncertainty            0.130    -0.405    
    SLICE_X54Y95         FDCE (Hold_fdce_C_D)         0.121    -0.284    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.407ns (69.812%)  route 0.176ns (30.188%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.510ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.565    -0.567    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/clk_out1
    SLICE_X46Y99         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]/Q
                         net (fo=3, routed)           0.175    -0.228    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.183 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt[4]_i_5__0/O
                         net (fo=1, routed)           0.000    -0.183    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt[4]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.038 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.037    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.016 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.016    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]_i_1__0_n_7
    SLICE_X46Y100        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.833    -0.808    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/clk_out1
    SLICE_X46Y100        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]/C
                         clock pessimism              0.510    -0.298    
                         clock uncertainty            0.130    -0.169    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134    -0.035    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.977%)  route 0.125ns (47.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.548    -0.584    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X55Y123        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.318    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[31]_0[3]
    SLICE_X56Y123        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.816    -0.826    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/clk_out1
    SLICE_X56Y123        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[3]/C
                         clock pessimism              0.276    -0.550    
                         clock uncertainty            0.130    -0.420    
    SLICE_X56Y123        FDCE (Hold_fdce_C_D)         0.052    -0.368    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.563    -0.569    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X54Y97         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[17]/Q
                         net (fo=1, routed)           0.108    -0.297    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_LEAF_MUX/o_slave_hrdata_reg[31][17]
    SLICE_X54Y98         LUT6 (Prop_lut6_I3_O)        0.045    -0.252 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_LEAF_MUX/i_/o_slave_hrdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[31]_1[17]
    SLICE_X54Y98         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.833    -0.809    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X54Y98         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[17]/C
                         clock pessimism              0.256    -0.553    
                         clock uncertainty            0.130    -0.424    
    SLICE_X54Y98         FDCE (Hold_fdce_C_D)         0.121    -0.303    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm1cmp_h_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/compa_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.558    -0.574    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X61Y134        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm1cmp_h_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm1cmp_h_reg[11]/Q
                         net (fo=2, routed)           0.122    -0.311    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/compa_reg[31]_0[27]
    SLICE_X61Y133        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/compa_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.826    -0.816    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/clk_out1
    SLICE_X61Y133        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/compa_reg[27]/C
                         clock pessimism              0.255    -0.561    
                         clock uncertainty            0.130    -0.431    
    SLICE_X61Y133        FDCE (Hold_fdce_C_D)         0.070    -0.361    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/compa_reg[27]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.550    -0.582    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X55Y121        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDCE (Prop_fdce_C_Q)         0.141    -0.441 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.319    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[31]_0[2]
    SLICE_X55Y122        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.816    -0.825    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/clk_out1
    SLICE_X55Y122        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[2]/C
                         clock pessimism              0.256    -0.569    
                         clock uncertainty            0.130    -0.439    
    SLICE_X55Y122        FDCE (Hold_fdce_C_D)         0.070    -0.369    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/timer_reg[30]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.706%)  route 0.126ns (40.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.566    -0.566    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X41Y93         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/Q
                         net (fo=2, routed)           0.126    -0.300    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount[30]
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer[30]_i_1__14/O
                         net (fo=1, routed)           0.000    -0.255    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/timer_reg[31]_1[30]
    SLICE_X37Y93         FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.839    -0.803    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X37Y93         FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/timer_reg[30]/C
                         clock pessimism              0.276    -0.527    
                         clock uncertainty            0.130    -0.398    
    SLICE_X37Y93         FDPE (Hold_fdpe_C_D)         0.092    -0.306    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.007ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.460ns,  Total Violation       -0.460ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.540ns  (logic 11.428ns (23.543%)  route 37.112ns (76.457%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 48.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.380    46.848    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.152    47.000 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[2]_i_1__0/O
                         net (fo=1, routed)           0.650    47.649    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[2]
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.508    48.513    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/C
                         clock pessimism              0.578    49.091    
                         clock uncertainty           -0.130    48.962    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)       -0.305    48.657    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]
  -------------------------------------------------------------------
                         required time                         48.657    
                         arrival time                         -47.649    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.414ns  (logic 11.424ns (23.597%)  route 36.990ns (76.403%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 48.512 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.292    46.760    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X50Y91         LUT3 (Prop_lut3_I1_O)        0.148    46.908 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_i_1__0/O
                         net (fo=1, routed)           0.615    47.523    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[4]
    SLICE_X51Y91         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.507    48.512    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X51Y91         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/C
                         clock pessimism              0.561    49.073    
                         clock uncertainty           -0.130    48.944    
    SLICE_X51Y91         FDCE (Setup_fdce_C_D)       -0.266    48.678    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]
  -------------------------------------------------------------------
                         required time                         48.678    
                         arrival time                         -47.523    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.480ns  (logic 11.648ns (24.027%)  route 36.832ns (75.973%))
  Logic Levels:           69  (CARRY4=12 LUT2=4 LUT3=7 LUT4=7 LUT5=10 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 48.503 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.604    46.072    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.124    46.196 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_pwrite_i_1__0/O
                         net (fo=5, routed)           0.794    46.990    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/lsbus_apb0_s2_hwrite
    SLICE_X53Y88         LUT5 (Prop_lut5_I0_O)        0.124    47.114 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_2/O
                         net (fo=1, routed)           0.351    47.465    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel0
    SLICE_X52Y88         LUT4 (Prop_lut4_I0_O)        0.124    47.589 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_1/O
                         net (fo=1, routed)           0.000    47.589    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_1_n_0
    SLICE_X52Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.498    48.503    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X52Y88         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/C
                         clock pessimism              0.489    48.992    
                         clock uncertainty           -0.130    48.863    
    SLICE_X52Y88         FDCE (Setup_fdce_C_D)        0.029    48.892    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg
  -------------------------------------------------------------------
                         required time                         48.892    
                         arrival time                         -47.589    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.152ns  (logic 11.428ns (23.733%)  route 36.724ns (76.267%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 48.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.113    46.581    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.152    46.733 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[7]_i_1__0/O
                         net (fo=1, routed)           0.529    47.261    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[7]
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.508    48.513    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/C
                         clock pessimism              0.578    49.091    
                         clock uncertainty           -0.130    48.962    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)       -0.270    48.692    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]
  -------------------------------------------------------------------
                         required time                         48.692    
                         arrival time                         -47.261    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.250ns  (logic 11.400ns (23.627%)  route 36.850ns (76.373%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 48.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.949    46.417    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X51Y89         LUT3 (Prop_lut3_I1_O)        0.124    46.541 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_rep__1_i_1/O
                         net (fo=1, routed)           0.818    47.359    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1_5
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.508    48.513    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1/C
                         clock pessimism              0.578    49.091    
                         clock uncertainty           -0.130    48.962    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)       -0.105    48.857    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                         48.857    
                         arrival time                         -47.359    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.850ns  (logic 11.247ns (23.505%)  route 36.603ns (76.495%))
  Logic Levels:           66  (CARRY4=12 LUT2=3 LUT3=6 LUT4=5 LUT5=12 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 48.719 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.848    34.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    34.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s1_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.535    34.900    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_req
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    35.024 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3/O
                         net (fo=10, routed)          0.851    35.875    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I0_O)        0.146    36.021 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_2/O
                         net (fo=13, routed)          1.033    37.054    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_sel
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.354    37.408 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=8, routed)           0.487    37.895    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.328    38.223 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7/O
                         net (fo=6, routed)           0.595    38.818    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7_n_0
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.119    38.937 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89/O
                         net (fo=1, routed)           0.627    39.564    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.332    39.896 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_45/O
                         net (fo=21, routed)          1.081    40.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/m2_s4_cmd_cur
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    41.101 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/w_ram_size_tmp[0]_i_3__2/O
                         net (fo=1, routed)           0.591    41.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp_reg[0]_2[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    41.816 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_2__2/O
                         net (fo=3, routed)           0.773    42.589    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/hmain0_smc_s4_hsize[0]
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.124    42.713 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1/O
                         net (fo=7, routed)           0.502    43.215    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124    43.339 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2/O
                         net (fo=2, routed)           0.659    43.998    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124    44.122 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3/O
                         net (fo=2, routed)           0.560    44.682    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124    44.806 r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_3__10/O
                         net (fo=4, routed)           2.154    46.959    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0_0[0]
    RAMB36_X1Y1          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.714    48.719    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/clk_out1
    RAMB36_X1Y1          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3/CLKARDCLK
                         clock pessimism              0.489    49.208    
                         clock uncertainty           -0.130    49.079    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    48.547    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3
  -------------------------------------------------------------------
                         required time                         48.547    
                         arrival time                         -46.959    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.843ns  (logic 11.247ns (23.508%)  route 36.596ns (76.492%))
  Logic Levels:           66  (CARRY4=12 LUT2=3 LUT3=6 LUT4=5 LUT5=12 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 48.715 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.848    34.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    34.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s1_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.535    34.900    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_req
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    35.024 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3/O
                         net (fo=10, routed)          0.851    35.875    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I0_O)        0.146    36.021 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_2/O
                         net (fo=13, routed)          1.033    37.054    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_sel
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.354    37.408 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=8, routed)           0.487    37.895    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.328    38.223 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7/O
                         net (fo=6, routed)           0.595    38.818    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7_n_0
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.119    38.937 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89/O
                         net (fo=1, routed)           0.627    39.564    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.332    39.896 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_45/O
                         net (fo=21, routed)          1.081    40.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/m2_s4_cmd_cur
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    41.101 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/w_ram_size_tmp[0]_i_3__2/O
                         net (fo=1, routed)           0.591    41.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp_reg[0]_2[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    41.816 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_2__2/O
                         net (fo=3, routed)           0.773    42.589    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/hmain0_smc_s4_hsize[0]
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.124    42.713 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1/O
                         net (fo=7, routed)           0.502    43.215    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124    43.339 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2/O
                         net (fo=2, routed)           0.659    43.998    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124    44.122 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3/O
                         net (fo=2, routed)           0.560    44.682    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124    44.806 r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_3__10/O
                         net (fo=4, routed)           2.147    46.953    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0_0[0]
    RAMB36_X1Y2          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.710    48.715    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/CLKARDCLK
                         clock pessimism              0.489    49.204    
                         clock uncertainty           -0.130    49.075    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    48.543    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         48.543    
                         arrival time                         -46.953    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.858ns  (logic 11.247ns (23.501%)  route 36.611ns (76.499%))
  Logic Levels:           66  (CARRY4=12 LUT2=3 LUT3=6 LUT4=5 LUT5=12 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 48.761 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.848    34.241    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    34.365 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s1_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.535    34.900    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_req
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    35.024 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3/O
                         net (fo=10, routed)          0.851    35.875    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_3_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I0_O)        0.146    36.021 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[6]_i_2/O
                         net (fo=13, routed)          1.033    37.054    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_sel
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.354    37.408 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8/O
                         net (fo=8, routed)           0.487    37.895    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_8_n_0
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.328    38.223 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7/O
                         net (fo=6, routed)           0.595    38.818    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_7_n_0
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.119    38.937 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89/O
                         net (fo=1, routed)           0.627    39.564    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_89_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.332    39.896 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_45/O
                         net (fo=21, routed)          1.081    40.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/m2_s4_cmd_cur
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    41.101 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/w_ram_size_tmp[0]_i_3__2/O
                         net (fo=1, routed)           0.591    41.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp_reg[0]_2[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.124    41.816 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_2__2/O
                         net (fo=3, routed)           0.773    42.589    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/hmain0_smc_s4_hsize[0]
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.124    42.713 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1/O
                         net (fo=7, routed)           0.502    43.215    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.124    43.339 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2/O
                         net (fo=2, routed)           0.659    43.998    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_83__2_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124    44.122 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3/O
                         net (fo=2, routed)           0.560    44.682    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124    44.806 r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_3__10/O
                         net (fo=4, routed)           2.161    46.967    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0_0[0]
    RAMB36_X2Y3          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.756    48.761    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1/CLKARDCLK
                         clock pessimism              0.489    49.250    
                         clock uncertainty           -0.130    49.121    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    48.589    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         48.589    
                         arrival time                         -46.967    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.106ns  (logic 11.400ns (23.698%)  route 36.706ns (76.302%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 48.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.981    46.449    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X48Y89         LUT3 (Prop_lut3_I1_O)        0.124    46.573 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_rep__2_i_1/O
                         net (fo=1, routed)           0.642    47.215    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__2_2
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.508    48.513    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X48Y89         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__2/C
                         clock pessimism              0.578    49.091    
                         clock uncertainty           -0.130    48.962    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)       -0.108    48.854    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         48.854    
                         arrival time                         -47.215    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__4/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.054ns  (logic 11.400ns (23.723%)  route 36.654ns (76.277%))
  Logic Levels:           67  (CARRY4=12 LUT2=4 LUT3=7 LUT4=6 LUT5=9 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 48.512 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.623    -0.891    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/clk_out1
    SLICE_X49Y82         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456    -0.435 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=5, routed)           1.496     1.061    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.185 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=8, routed)           0.670     1.855    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I0_O)        0.124     1.979 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7/O
                         net (fo=1, routed)           0.403     2.382    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_7_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.506 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_cur_st[44]_i_2/O
                         net (fo=64, routed)          0.940     3.446    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.570 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47/O
                         net (fo=1, routed)           0.162     3.732    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_47_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.856 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43/O
                         net (fo=1, routed)           0.434     4.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_43_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37/O
                         net (fo=1, routed)           0.580     4.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_37_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.124     5.117 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29/O
                         net (fo=1, routed)           0.469     5.586    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_29_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.710 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21/O
                         net (fo=1, routed)           0.658     6.369    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_21_n_0
    SLICE_X41Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.493 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     6.789    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.290     7.203    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.327 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           1.003     8.330    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.692     9.145    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.124     9.269 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[29]_i_3/O
                         net (fo=19, routed)          0.663     9.932    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[29]
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[9]_i_5/O
                         net (fo=1, routed)           0.509    10.565    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_2
    SLICE_X56Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.689 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_3/O
                         net (fo=2, routed)           0.900    11.590    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_0[1]
    SLICE_X70Y61         LUT3 (Prop_lut3_I2_O)        0.124    11.714 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[9]_i_4/O
                         net (fo=2, routed)           0.759    12.473    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/ldst_size_buffer_reg[1]_1
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.597 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[1]_i_2/O
                         net (fo=3, routed)           0.688    13.285    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[1]
    SLICE_X75Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.409 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[1]_i_5/O
                         net (fo=8, routed)           0.589    13.997    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/iu_lsu_data[0]
    SLICE_X75Y60         LUT2 (Prop_lut2_I1_O)        0.124    14.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16/O
                         net (fo=1, routed)           0.000    14.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt[2]_i_16_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.653    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_264[0]
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.767    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_39_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.881    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_36_n_0
    SLICE_X75Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.995    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_241[0]
    SLICE_X75Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.109    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_254[0]
    SLICE_X75Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_261[0]
    SLICE_X75Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.337    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_22_n_0
    SLICE_X75Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.576 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[30]_i_19/O[2]
                         net (fo=2, routed)           0.606    16.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.302    16.484 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_320/O
                         net (fo=1, routed)           0.821    17.305    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_1
    SLICE_X76Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.429 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236/O
                         net (fo=1, routed)           0.000    17.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_236_n_0
    SLICE_X76Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.643 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144/O
                         net (fo=2, routed)           0.000    17.643    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_144_n_0
    SLICE_X76Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    17.731 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_79/O
                         net (fo=2, routed)           0.495    18.226    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[18]_i_11_0
    SLICE_X77Y62         LUT6 (Prop_lut6_I3_O)        0.319    18.545 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_38/O
                         net (fo=72, routed)          1.321    19.866    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[0]_3
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.154    20.020 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_23/O
                         net (fo=4, routed)           0.844    20.864    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[0]_1
    SLICE_X82Y58         LUT6 (Prop_lut6_I0_O)        0.327    21.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165/O
                         net (fo=3, routed)           0.609    21.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_165_n_0
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.925 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_202/O
                         net (fo=4, routed)           0.865    22.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[24]_i_5_0
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.124    22.913 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_41/O
                         net (fo=4, routed)           0.597    23.510    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/split_cnt_reg[1]_1
    SLICE_X80Y56         LUT4 (Prop_lut4_I2_O)        0.124    23.634 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27/O
                         net (fo=3, routed)           0.345    23.979    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/wb_data_buffer[31]_i_27_n_0
    SLICE_X79Y57         LUT5 (Prop_lut5_I1_O)        0.124    24.103 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8/O
                         net (fo=1, routed)           0.336    24.439    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[3]_i_8_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.019 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.019    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[4]_i_4[0]
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.133 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.133    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[7]_i_6_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.247 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.247    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_6_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.581 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_7/O[1]
                         net (fo=7, routed)           0.710    26.291    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[9]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.303    26.594 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16/O
                         net (fo=1, routed)           0.263    26.857    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_16_n_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.981 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10/O
                         net (fo=1, routed)           0.972    27.952    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_10_n_0
    SLICE_X79Y64         LUT4 (Prop_lut4_I0_O)        0.124    28.076 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.509    28.585    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X76Y65         LUT6 (Prop_lut6_I5_O)        0.124    28.709 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9/O
                         net (fo=34, routed)          0.732    29.442    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer[31]_i_9_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I2_O)        0.124    29.566 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_20/O
                         net (fo=2, routed)           0.780    30.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_2
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.469 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9/O
                         net (fo=4, routed)           0.187    30.657    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_9_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.781 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12/O
                         net (fo=1, routed)           0.286    31.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_12_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.124    31.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4/O
                         net (fo=1, routed)           0.563    31.754    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_4_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I2_O)        0.124    31.878 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.646    32.524    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    32.648 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_3/O
                         net (fo=7, routed)           0.621    33.270    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.124    33.394 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.864    34.257    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    34.381 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s8_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.881    35.262    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.386 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3/O
                         net (fo=12, routed)          0.694    36.079    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[34]_i_3_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.148    36.227 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[33]_i_2/O
                         net (fo=9, routed)           1.054    37.281    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_wt_sel
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.356    37.637 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17/O
                         net (fo=4, routed)           1.267    38.904    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[47]_i_17_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.326    39.230 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40/O
                         net (fo=1, routed)           0.638    39.869    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_40_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.993 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24/O
                         net (fo=1, routed)           0.303    40.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_24_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    40.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_11/O
                         net (fo=34, routed)          1.130    41.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_5_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.150    41.700 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_6/O
                         net (fo=1, routed)           0.452    42.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_2_in64_in[34]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.328    42.480 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_3/O
                         net (fo=5, routed)           0.810    43.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[2]
    SLICE_X48Y73         LUT4 (Prop_lut4_I2_O)        0.124    43.414 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6/O
                         net (fo=1, routed)           0.674    44.089    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_6_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124    44.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.744    44.957    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X49Y84         LUT2 (Prop_lut2_I0_O)        0.124    45.081 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.263    45.344    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124    45.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.931    46.399    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.124    46.523 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[3]_rep__4_i_1/O
                         net (fo=1, routed)           0.640    47.163    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__4_1
    SLICE_X51Y91         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.507    48.512    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X51Y91         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__4/C
                         clock pessimism              0.561    49.073    
                         clock uncertainty           -0.130    48.944    
    SLICE_X51Y91         FDCE (Setup_fdce_C_D)       -0.108    48.836    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__4
  -------------------------------------------------------------------
                         required time                         48.836    
                         arrival time                         -47.163    
  -------------------------------------------------------------------
                         slack                                  1.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.460ns  (arrival time - required time)
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.026ns (2.273%)  route 1.118ns (97.727%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.623    -0.509    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/clk_out1
    SLICE_X47Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.836    -0.806    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/clk_out1
    SLICE_X47Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/C
                         clock pessimism              0.558    -0.248    
                         clock uncertainty            0.130    -0.119    
    SLICE_X47Y51         FDCE (Hold_fdce_C_D)         0.070    -0.049    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm23load_h_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt_reg[27]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.562    -0.570    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X37Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm23load_h_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm23load_h_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.304    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt_reg[31]_0[27]
    SLICE_X37Y135        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.831    -0.810    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/clk_out1
    SLICE_X37Y135        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt_reg[27]/C
                         clock pessimism              0.255    -0.555    
                         clock uncertainty            0.130    -0.425    
    SLICE_X37Y135        FDPE (Hold_fdpe_C_D)         0.072    -0.353    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.759%)  route 0.125ns (40.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.600    -0.532    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/clk_out1
    SLICE_X4Y102         FDCE                                         r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[14]/Q
                         net (fo=4, routed)           0.125    -0.266    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[31]_1[14]
    SLICE_X3Y101         LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge[14]_i_1_n_0
    SLICE_X3Y101         FDCE                                         r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.873    -0.768    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/clk_out1
    SLICE_X3Y101         FDCE                                         r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[14]/C
                         clock pessimism              0.276    -0.492    
                         clock uncertainty            0.130    -0.362    
    SLICE_X3Y101         FDCE (Hold_fdce_C_D)         0.092    -0.270    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_status_edge_reg[14]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER0/timer_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.234%)  route 0.127ns (37.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.563    -0.569    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER0/clk_out1
    SLICE_X56Y95         FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER0/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDPE (Prop_fdpe_C_Q)         0.164    -0.405 r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER0/timer_reg[7]/Q
                         net (fo=4, routed)           0.127    -0.278    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/prdata_reg[31]_1[6]
    SLICE_X54Y95         LUT6 (Prop_lut6_I2_O)        0.045    -0.233 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/prdata[7]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.233    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[31]_1[7]
    SLICE_X54Y95         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.832    -0.810    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X54Y95         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[7]/C
                         clock pessimism              0.276    -0.534    
                         clock uncertainty            0.130    -0.405    
    SLICE_X54Y95         FDCE (Hold_fdce_C_D)         0.121    -0.284    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.407ns (69.812%)  route 0.176ns (30.188%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.510ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.565    -0.567    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/clk_out1
    SLICE_X46Y99         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]/Q
                         net (fo=3, routed)           0.175    -0.228    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.183 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt[4]_i_5__0/O
                         net (fo=1, routed)           0.000    -0.183    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt[4]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.038 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.037    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[4]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.016 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.016    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]_i_1__0_n_7
    SLICE_X46Y100        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.833    -0.808    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/clk_out1
    SLICE_X46Y100        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]/C
                         clock pessimism              0.510    -0.298    
                         clock uncertainty            0.130    -0.169    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134    -0.035    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.977%)  route 0.125ns (47.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.548    -0.584    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X55Y123        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.318    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[31]_0[3]
    SLICE_X56Y123        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.816    -0.826    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/clk_out1
    SLICE_X56Y123        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[3]/C
                         clock pessimism              0.276    -0.550    
                         clock uncertainty            0.130    -0.420    
    SLICE_X56Y123        FDCE (Hold_fdce_C_D)         0.052    -0.368    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.563    -0.569    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X54Y97         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[17]/Q
                         net (fo=1, routed)           0.108    -0.297    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_LEAF_MUX/o_slave_hrdata_reg[31][17]
    SLICE_X54Y98         LUT6 (Prop_lut6_I3_O)        0.045    -0.252 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_LEAF_MUX/i_/o_slave_hrdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[31]_1[17]
    SLICE_X54Y98         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.833    -0.809    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X54Y98         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[17]/C
                         clock pessimism              0.256    -0.553    
                         clock uncertainty            0.130    -0.424    
    SLICE_X54Y98         FDCE (Hold_fdce_C_D)         0.121    -0.303    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm1cmp_h_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/compa_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.558    -0.574    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X61Y134        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm1cmp_h_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm1cmp_h_reg[11]/Q
                         net (fo=2, routed)           0.122    -0.311    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/compa_reg[31]_0[27]
    SLICE_X61Y133        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/compa_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.826    -0.816    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/clk_out1
    SLICE_X61Y133        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/compa_reg[27]/C
                         clock pessimism              0.255    -0.561    
                         clock uncertainty            0.130    -0.431    
    SLICE_X61Y133        FDCE (Hold_fdce_C_D)         0.070    -0.361    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/compa_reg[27]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.550    -0.582    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X55Y121        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDCE (Prop_fdce_C_Q)         0.141    -0.441 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.319    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[31]_0[2]
    SLICE_X55Y122        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.816    -0.825    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/clk_out1
    SLICE_X55Y122        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[2]/C
                         clock pessimism              0.256    -0.569    
                         clock uncertainty            0.130    -0.439    
    SLICE_X55Y122        FDCE (Hold_fdce_C_D)         0.070    -0.369    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/timer_reg[30]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.706%)  route 0.126ns (40.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.566    -0.566    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X41Y93         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/Q
                         net (fo=2, routed)           0.126    -0.300    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount[30]
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer[30]_i_1__14/O
                         net (fo=1, routed)           0.000    -0.255    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/timer_reg[31]_1[30]
    SLICE_X37Y93         FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.839    -0.803    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X37Y93         FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/timer_reg[30]/C
                         clock pessimism              0.276    -0.527    
                         clock uncertainty            0.130    -0.398    
    SLICE_X37Y93         FDPE (Hold_fdpe_C_D)         0.092    -0.306    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.861ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.165ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.355ns  (logic 0.580ns (2.046%)  route 27.775ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.618    27.455    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X64Y35         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.669    48.674    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X64Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[1]/C
                         clock pessimism              0.481    49.155    
                         clock uncertainty           -0.130    49.025    
    SLICE_X64Y35         FDCE (Recov_fdce_C_CLR)     -0.405    48.620    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[1]
  -------------------------------------------------------------------
                         required time                         48.620    
                         arrival time                         -27.455    
  -------------------------------------------------------------------
                         slack                                 21.165    

Slack (MET) :             21.165ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.355ns  (logic 0.580ns (2.046%)  route 27.775ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.618    27.455    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X64Y35         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.669    48.674    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X64Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[3]/C
                         clock pessimism              0.481    49.155    
                         clock uncertainty           -0.130    49.025    
    SLICE_X64Y35         FDCE (Recov_fdce_C_CLR)     -0.405    48.620    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[3]
  -------------------------------------------------------------------
                         required time                         48.620    
                         arrival time                         -27.455    
  -------------------------------------------------------------------
                         slack                                 21.165    

Slack (MET) :             21.165ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.355ns  (logic 0.580ns (2.046%)  route 27.775ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.618    27.455    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X64Y35         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.669    48.674    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X64Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[4]/C
                         clock pessimism              0.481    49.155    
                         clock uncertainty           -0.130    49.025    
    SLICE_X64Y35         FDCE (Recov_fdce_C_CLR)     -0.405    48.620    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[4]
  -------------------------------------------------------------------
                         required time                         48.620    
                         arrival time                         -27.455    
  -------------------------------------------------------------------
                         slack                                 21.165    

Slack (MET) :             21.165ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.355ns  (logic 0.580ns (2.046%)  route 27.775ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.618    27.455    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X64Y35         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.669    48.674    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X64Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[6]/C
                         clock pessimism              0.481    49.155    
                         clock uncertainty           -0.130    49.025    
    SLICE_X64Y35         FDCE (Recov_fdce_C_CLR)     -0.405    48.620    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[6]
  -------------------------------------------------------------------
                         required time                         48.620    
                         arrival time                         -27.455    
  -------------------------------------------------------------------
                         slack                                 21.165    

Slack (MET) :             21.169ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/block_tl_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.350ns  (logic 0.580ns (2.046%)  route 27.770ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.614    27.451    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/protctl_reg[2]_0
    SLICE_X65Y35         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/block_tl_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.669    48.674    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/clk_out1
    SLICE_X65Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/block_tl_reg[8]/C
                         clock pessimism              0.481    49.155    
                         clock uncertainty           -0.130    49.025    
    SLICE_X65Y35         FDCE (Recov_fdce_C_CLR)     -0.405    48.620    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/block_tl_reg[8]
  -------------------------------------------------------------------
                         required time                         48.620    
                         arrival time                         -27.451    
  -------------------------------------------------------------------
                         slack                                 21.169    

Slack (MET) :             21.284ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/endlan_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.232ns  (logic 0.580ns (2.054%)  route 27.652ns (97.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.495    27.332    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X63Y32         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/endlan_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.665    48.670    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X63Y32         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/endlan_reg/C
                         clock pessimism              0.481    49.151    
                         clock uncertainty           -0.130    49.021    
    SLICE_X63Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.616    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/endlan_reg
  -------------------------------------------------------------------
                         required time                         48.616    
                         arrival time                         -27.332    
  -------------------------------------------------------------------
                         slack                                 21.284    

Slack (MET) :             21.284ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.232ns  (logic 0.580ns (2.054%)  route 27.652ns (97.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.495    27.332    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X63Y32         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.665    48.670    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X63Y32         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[0]/C
                         clock pessimism              0.481    49.151    
                         clock uncertainty           -0.130    49.021    
    SLICE_X63Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.616    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[0]
  -------------------------------------------------------------------
                         required time                         48.616    
                         arrival time                         -27.332    
  -------------------------------------------------------------------
                         slack                                 21.284    

Slack (MET) :             21.314ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/block_tl_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.204ns  (logic 0.580ns (2.056%)  route 27.624ns (97.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 48.673 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.468    27.305    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/protctl_reg[2]_0
    SLICE_X65Y34         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/block_tl_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.668    48.673    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/clk_out1
    SLICE_X65Y34         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/block_tl_reg[7]/C
                         clock pessimism              0.481    49.154    
                         clock uncertainty           -0.130    49.024    
    SLICE_X65Y34         FDCE (Recov_fdce_C_CLR)     -0.405    48.619    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/block_tl_reg[7]
  -------------------------------------------------------------------
                         required time                         48.619    
                         arrival time                         -27.305    
  -------------------------------------------------------------------
                         slack                                 21.314    

Slack (MET) :             21.314ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/grpmc_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.204ns  (logic 0.580ns (2.056%)  route 27.624ns (97.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 48.673 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.468    27.305    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/protctl_reg[2]_0
    SLICE_X65Y34         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/grpmc_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.668    48.673    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/clk_out1
    SLICE_X65Y34         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/grpmc_reg/C
                         clock pessimism              0.481    49.154    
                         clock uncertainty           -0.130    49.024    
    SLICE_X65Y34         FDCE (Recov_fdce_C_CLR)     -0.405    48.619    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/grpmc_reg
  -------------------------------------------------------------------
                         required time                         48.619    
                         arrival time                         -27.305    
  -------------------------------------------------------------------
                         slack                                 21.314    

Slack (MET) :             21.314ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/sinc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.204ns  (logic 0.580ns (2.056%)  route 27.624ns (97.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 48.673 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.468    27.305    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/protctl_reg[2]_0
    SLICE_X65Y34         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/sinc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.668    48.673    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/clk_out1
    SLICE_X65Y34         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/sinc_reg[0]/C
                         clock pessimism              0.481    49.154    
                         clock uncertainty           -0.130    49.024    
    SLICE_X65Y34         FDCE (Recov_fdce_C_CLR)     -0.405    48.619    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/sinc_reg[0]
  -------------------------------------------------------------------
                         required time                         48.619    
                         arrival time                         -27.305    
  -------------------------------------------------------------------
                         slack                                 21.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/wdt_int_reg_2
    SLICE_X62Y103        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X62Y103        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/C
                         clock pessimism              0.276    -0.531    
    SLICE_X62Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.598    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[19]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/extend1_reg_0
    SLICE_X62Y103        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/clk_out1
    SLICE_X62Y103        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[19]/C
                         clock pessimism              0.276    -0.531    
    SLICE_X62Y103        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.602    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[19]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[24]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/extend1_reg_0
    SLICE_X62Y103        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/clk_out1
    SLICE_X62Y103        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[24]/C
                         clock pessimism              0.276    -0.531    
    SLICE_X62Y103        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.602    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.186ns (17.026%)  route 0.906ns (82.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.453     0.521    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X66Y95         FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.838    -0.804    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X66Y95         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[1]/C
                         clock pessimism              0.510    -0.294    
    SLICE_X66Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.361    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.186ns (17.026%)  route 0.906ns (82.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.453     0.521    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X66Y95         FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.838    -0.804    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X66Y95         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[2]/C
                         clock pessimism              0.510    -0.294    
    SLICE_X66Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.361    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X63Y103        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X63Y103        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[19]/C
                         clock pessimism              0.276    -0.531    
    SLICE_X63Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[19]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X63Y103        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X63Y103        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[23]/C
                         clock pessimism              0.276    -0.531    
    SLICE_X63Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[23]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X63Y103        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X63Y103        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[24]/C
                         clock pessimism              0.276    -0.531    
    SLICE_X63Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[24]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X63Y103        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X63Y103        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[25]/C
                         clock pessimism              0.276    -0.531    
    SLICE_X63Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[25]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.186ns (17.125%)  route 0.900ns (82.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.447     0.515    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X65Y98         FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.839    -0.803    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X65Y98         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/C
                         clock pessimism              0.510    -0.293    
    SLICE_X65Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.900    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.731ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.165ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.355ns  (logic 0.580ns (2.046%)  route 27.775ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.618    27.455    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X64Y35         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.669    48.674    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X64Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[1]/C
                         clock pessimism              0.481    49.155    
                         clock uncertainty           -0.130    49.025    
    SLICE_X64Y35         FDCE (Recov_fdce_C_CLR)     -0.405    48.620    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[1]
  -------------------------------------------------------------------
                         required time                         48.620    
                         arrival time                         -27.455    
  -------------------------------------------------------------------
                         slack                                 21.165    

Slack (MET) :             21.165ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.355ns  (logic 0.580ns (2.046%)  route 27.775ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.618    27.455    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X64Y35         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.669    48.674    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X64Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[3]/C
                         clock pessimism              0.481    49.155    
                         clock uncertainty           -0.130    49.025    
    SLICE_X64Y35         FDCE (Recov_fdce_C_CLR)     -0.405    48.620    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[3]
  -------------------------------------------------------------------
                         required time                         48.620    
                         arrival time                         -27.455    
  -------------------------------------------------------------------
                         slack                                 21.165    

Slack (MET) :             21.165ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.355ns  (logic 0.580ns (2.046%)  route 27.775ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.618    27.455    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X64Y35         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.669    48.674    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X64Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[4]/C
                         clock pessimism              0.481    49.155    
                         clock uncertainty           -0.130    49.025    
    SLICE_X64Y35         FDCE (Recov_fdce_C_CLR)     -0.405    48.620    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[4]
  -------------------------------------------------------------------
                         required time                         48.620    
                         arrival time                         -27.455    
  -------------------------------------------------------------------
                         slack                                 21.165    

Slack (MET) :             21.165ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.355ns  (logic 0.580ns (2.046%)  route 27.775ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.618    27.455    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X64Y35         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.669    48.674    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X64Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[6]/C
                         clock pessimism              0.481    49.155    
                         clock uncertainty           -0.130    49.025    
    SLICE_X64Y35         FDCE (Recov_fdce_C_CLR)     -0.405    48.620    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[6]
  -------------------------------------------------------------------
                         required time                         48.620    
                         arrival time                         -27.455    
  -------------------------------------------------------------------
                         slack                                 21.165    

Slack (MET) :             21.169ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/block_tl_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.350ns  (logic 0.580ns (2.046%)  route 27.770ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.614    27.451    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/protctl_reg[2]_0
    SLICE_X65Y35         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/block_tl_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.669    48.674    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/clk_out1
    SLICE_X65Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/block_tl_reg[8]/C
                         clock pessimism              0.481    49.155    
                         clock uncertainty           -0.130    49.025    
    SLICE_X65Y35         FDCE (Recov_fdce_C_CLR)     -0.405    48.620    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/block_tl_reg[8]
  -------------------------------------------------------------------
                         required time                         48.620    
                         arrival time                         -27.451    
  -------------------------------------------------------------------
                         slack                                 21.169    

Slack (MET) :             21.284ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/endlan_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.232ns  (logic 0.580ns (2.054%)  route 27.652ns (97.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.495    27.332    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X63Y32         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/endlan_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.665    48.670    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X63Y32         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/endlan_reg/C
                         clock pessimism              0.481    49.151    
                         clock uncertainty           -0.130    49.021    
    SLICE_X63Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.616    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/endlan_reg
  -------------------------------------------------------------------
                         required time                         48.616    
                         arrival time                         -27.332    
  -------------------------------------------------------------------
                         slack                                 21.284    

Slack (MET) :             21.284ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.232ns  (logic 0.580ns (2.054%)  route 27.652ns (97.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.495    27.332    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X63Y32         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.665    48.670    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X63Y32         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[0]/C
                         clock pessimism              0.481    49.151    
                         clock uncertainty           -0.130    49.021    
    SLICE_X63Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.616    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[0]
  -------------------------------------------------------------------
                         required time                         48.616    
                         arrival time                         -27.332    
  -------------------------------------------------------------------
                         slack                                 21.284    

Slack (MET) :             21.314ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/block_tl_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.204ns  (logic 0.580ns (2.056%)  route 27.624ns (97.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 48.673 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.468    27.305    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/protctl_reg[2]_0
    SLICE_X65Y34         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/block_tl_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.668    48.673    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/clk_out1
    SLICE_X65Y34         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/block_tl_reg[7]/C
                         clock pessimism              0.481    49.154    
                         clock uncertainty           -0.130    49.024    
    SLICE_X65Y34         FDCE (Recov_fdce_C_CLR)     -0.405    48.619    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/block_tl_reg[7]
  -------------------------------------------------------------------
                         required time                         48.619    
                         arrival time                         -27.305    
  -------------------------------------------------------------------
                         slack                                 21.314    

Slack (MET) :             21.314ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/grpmc_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.204ns  (logic 0.580ns (2.056%)  route 27.624ns (97.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 48.673 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.468    27.305    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/protctl_reg[2]_0
    SLICE_X65Y34         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/grpmc_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.668    48.673    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/clk_out1
    SLICE_X65Y34         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/grpmc_reg/C
                         clock pessimism              0.481    49.154    
                         clock uncertainty           -0.130    49.024    
    SLICE_X65Y34         FDCE (Recov_fdce_C_CLR)     -0.405    48.619    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/grpmc_reg
  -------------------------------------------------------------------
                         required time                         48.619    
                         arrival time                         -27.305    
  -------------------------------------------------------------------
                         slack                                 21.314    

Slack (MET) :             21.314ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/sinc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.204ns  (logic 0.580ns (2.056%)  route 27.624ns (97.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 48.673 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.468    27.305    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/protctl_reg[2]_0
    SLICE_X65Y34         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/sinc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.668    48.673    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/clk_out1
    SLICE_X65Y34         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/sinc_reg[0]/C
                         clock pessimism              0.481    49.154    
                         clock uncertainty           -0.130    49.024    
    SLICE_X65Y34         FDCE (Recov_fdce_C_CLR)     -0.405    48.619    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/sinc_reg[0]
  -------------------------------------------------------------------
                         required time                         48.619    
                         arrival time                         -27.305    
  -------------------------------------------------------------------
                         slack                                 21.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/wdt_int_reg_2
    SLICE_X62Y103        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X62Y103        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/C
                         clock pessimism              0.276    -0.531    
                         clock uncertainty            0.130    -0.401    
    SLICE_X62Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.468    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[19]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/extend1_reg_0
    SLICE_X62Y103        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/clk_out1
    SLICE_X62Y103        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[19]/C
                         clock pessimism              0.276    -0.531    
                         clock uncertainty            0.130    -0.401    
    SLICE_X62Y103        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.472    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[19]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[24]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/extend1_reg_0
    SLICE_X62Y103        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/clk_out1
    SLICE_X62Y103        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[24]/C
                         clock pessimism              0.276    -0.531    
                         clock uncertainty            0.130    -0.401    
    SLICE_X62Y103        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.472    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.186ns (17.026%)  route 0.906ns (82.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.510ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.453     0.521    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X66Y95         FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.838    -0.804    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X66Y95         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[1]/C
                         clock pessimism              0.510    -0.294    
                         clock uncertainty            0.130    -0.165    
    SLICE_X66Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.232    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.186ns (17.026%)  route 0.906ns (82.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.510ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.453     0.521    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X66Y95         FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.838    -0.804    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X66Y95         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[2]/C
                         clock pessimism              0.510    -0.294    
                         clock uncertainty            0.130    -0.165    
    SLICE_X66Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.232    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X63Y103        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X63Y103        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[19]/C
                         clock pessimism              0.276    -0.531    
                         clock uncertainty            0.130    -0.401    
    SLICE_X63Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[19]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X63Y103        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X63Y103        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[23]/C
                         clock pessimism              0.276    -0.531    
                         clock uncertainty            0.130    -0.401    
    SLICE_X63Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[23]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X63Y103        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X63Y103        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[24]/C
                         clock pessimism              0.276    -0.531    
                         clock uncertainty            0.130    -0.401    
    SLICE_X63Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[24]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X63Y103        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X63Y103        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[25]/C
                         clock pessimism              0.276    -0.531    
                         clock uncertainty            0.130    -0.401    
    SLICE_X63Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[25]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.186ns (17.125%)  route 0.900ns (82.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.510ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.447     0.515    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X65Y98         FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.839    -0.803    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X65Y98         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/C
                         clock pessimism              0.510    -0.293    
                         clock uncertainty            0.130    -0.164    
    SLICE_X65Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.256    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.771    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.731ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.165ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.355ns  (logic 0.580ns (2.046%)  route 27.775ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.618    27.455    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X64Y35         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.669    48.674    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X64Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[1]/C
                         clock pessimism              0.481    49.155    
                         clock uncertainty           -0.130    49.025    
    SLICE_X64Y35         FDCE (Recov_fdce_C_CLR)     -0.405    48.620    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[1]
  -------------------------------------------------------------------
                         required time                         48.620    
                         arrival time                         -27.455    
  -------------------------------------------------------------------
                         slack                                 21.165    

Slack (MET) :             21.165ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.355ns  (logic 0.580ns (2.046%)  route 27.775ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.618    27.455    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X64Y35         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.669    48.674    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X64Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[3]/C
                         clock pessimism              0.481    49.155    
                         clock uncertainty           -0.130    49.025    
    SLICE_X64Y35         FDCE (Recov_fdce_C_CLR)     -0.405    48.620    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[3]
  -------------------------------------------------------------------
                         required time                         48.620    
                         arrival time                         -27.455    
  -------------------------------------------------------------------
                         slack                                 21.165    

Slack (MET) :             21.165ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.355ns  (logic 0.580ns (2.046%)  route 27.775ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.618    27.455    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X64Y35         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.669    48.674    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X64Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[4]/C
                         clock pessimism              0.481    49.155    
                         clock uncertainty           -0.130    49.025    
    SLICE_X64Y35         FDCE (Recov_fdce_C_CLR)     -0.405    48.620    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[4]
  -------------------------------------------------------------------
                         required time                         48.620    
                         arrival time                         -27.455    
  -------------------------------------------------------------------
                         slack                                 21.165    

Slack (MET) :             21.165ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.355ns  (logic 0.580ns (2.046%)  route 27.775ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.618    27.455    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X64Y35         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.669    48.674    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X64Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[6]/C
                         clock pessimism              0.481    49.155    
                         clock uncertainty           -0.130    49.025    
    SLICE_X64Y35         FDCE (Recov_fdce_C_CLR)     -0.405    48.620    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[6]
  -------------------------------------------------------------------
                         required time                         48.620    
                         arrival time                         -27.455    
  -------------------------------------------------------------------
                         slack                                 21.165    

Slack (MET) :             21.169ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/block_tl_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.350ns  (logic 0.580ns (2.046%)  route 27.770ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.614    27.451    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/protctl_reg[2]_0
    SLICE_X65Y35         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/block_tl_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.669    48.674    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/clk_out1
    SLICE_X65Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/block_tl_reg[8]/C
                         clock pessimism              0.481    49.155    
                         clock uncertainty           -0.130    49.025    
    SLICE_X65Y35         FDCE (Recov_fdce_C_CLR)     -0.405    48.620    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/block_tl_reg[8]
  -------------------------------------------------------------------
                         required time                         48.620    
                         arrival time                         -27.451    
  -------------------------------------------------------------------
                         slack                                 21.169    

Slack (MET) :             21.284ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/endlan_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.232ns  (logic 0.580ns (2.054%)  route 27.652ns (97.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.495    27.332    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X63Y32         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/endlan_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.665    48.670    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X63Y32         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/endlan_reg/C
                         clock pessimism              0.481    49.151    
                         clock uncertainty           -0.130    49.021    
    SLICE_X63Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.616    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/endlan_reg
  -------------------------------------------------------------------
                         required time                         48.616    
                         arrival time                         -27.332    
  -------------------------------------------------------------------
                         slack                                 21.284    

Slack (MET) :             21.284ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.232ns  (logic 0.580ns (2.054%)  route 27.652ns (97.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.495    27.332    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X63Y32         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.665    48.670    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X63Y32         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[0]/C
                         clock pessimism              0.481    49.151    
                         clock uncertainty           -0.130    49.021    
    SLICE_X63Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.616    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[0]
  -------------------------------------------------------------------
                         required time                         48.616    
                         arrival time                         -27.332    
  -------------------------------------------------------------------
                         slack                                 21.284    

Slack (MET) :             21.314ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/block_tl_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.204ns  (logic 0.580ns (2.056%)  route 27.624ns (97.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 48.673 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.468    27.305    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/protctl_reg[2]_0
    SLICE_X65Y34         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/block_tl_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.668    48.673    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/clk_out1
    SLICE_X65Y34         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/block_tl_reg[7]/C
                         clock pessimism              0.481    49.154    
                         clock uncertainty           -0.130    49.024    
    SLICE_X65Y34         FDCE (Recov_fdce_C_CLR)     -0.405    48.619    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/block_tl_reg[7]
  -------------------------------------------------------------------
                         required time                         48.619    
                         arrival time                         -27.305    
  -------------------------------------------------------------------
                         slack                                 21.314    

Slack (MET) :             21.314ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/grpmc_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.204ns  (logic 0.580ns (2.056%)  route 27.624ns (97.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 48.673 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.468    27.305    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/protctl_reg[2]_0
    SLICE_X65Y34         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/grpmc_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.668    48.673    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/clk_out1
    SLICE_X65Y34         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/grpmc_reg/C
                         clock pessimism              0.481    49.154    
                         clock uncertainty           -0.130    49.024    
    SLICE_X65Y34         FDCE (Recov_fdce_C_CLR)     -0.405    48.619    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/grpmc_reg
  -------------------------------------------------------------------
                         required time                         48.619    
                         arrival time                         -27.305    
  -------------------------------------------------------------------
                         slack                                 21.314    

Slack (MET) :             21.314ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/sinc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.204ns  (logic 0.580ns (2.056%)  route 27.624ns (97.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 48.673 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.468    27.305    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/protctl_reg[2]_0
    SLICE_X65Y34         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/sinc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.668    48.673    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/clk_out1
    SLICE_X65Y34         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/sinc_reg[0]/C
                         clock pessimism              0.481    49.154    
                         clock uncertainty           -0.130    49.024    
    SLICE_X65Y34         FDCE (Recov_fdce_C_CLR)     -0.405    48.619    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/sinc_reg[0]
  -------------------------------------------------------------------
                         required time                         48.619    
                         arrival time                         -27.305    
  -------------------------------------------------------------------
                         slack                                 21.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/wdt_int_reg_2
    SLICE_X62Y103        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X62Y103        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/C
                         clock pessimism              0.276    -0.531    
                         clock uncertainty            0.130    -0.401    
    SLICE_X62Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.468    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[19]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/extend1_reg_0
    SLICE_X62Y103        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/clk_out1
    SLICE_X62Y103        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[19]/C
                         clock pessimism              0.276    -0.531    
                         clock uncertainty            0.130    -0.401    
    SLICE_X62Y103        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.472    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[19]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[24]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/extend1_reg_0
    SLICE_X62Y103        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/clk_out1
    SLICE_X62Y103        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[24]/C
                         clock pessimism              0.276    -0.531    
                         clock uncertainty            0.130    -0.401    
    SLICE_X62Y103        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.472    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.186ns (17.026%)  route 0.906ns (82.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.510ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.453     0.521    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X66Y95         FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.838    -0.804    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X66Y95         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[1]/C
                         clock pessimism              0.510    -0.294    
                         clock uncertainty            0.130    -0.165    
    SLICE_X66Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.232    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.186ns (17.026%)  route 0.906ns (82.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.510ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.453     0.521    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X66Y95         FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.838    -0.804    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X66Y95         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[2]/C
                         clock pessimism              0.510    -0.294    
                         clock uncertainty            0.130    -0.165    
    SLICE_X66Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.232    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X63Y103        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X63Y103        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[19]/C
                         clock pessimism              0.276    -0.531    
                         clock uncertainty            0.130    -0.401    
    SLICE_X63Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[19]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X63Y103        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X63Y103        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[23]/C
                         clock pessimism              0.276    -0.531    
                         clock uncertainty            0.130    -0.401    
    SLICE_X63Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[23]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X63Y103        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X63Y103        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[24]/C
                         clock pessimism              0.276    -0.531    
                         clock uncertainty            0.130    -0.401    
    SLICE_X63Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[24]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X63Y103        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X63Y103        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[25]/C
                         clock pessimism              0.276    -0.531    
                         clock uncertainty            0.130    -0.401    
    SLICE_X63Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.493    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[25]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.186ns (17.125%)  route 0.900ns (82.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.510ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.447     0.515    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X65Y98         FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.839    -0.803    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X65Y98         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/C
                         clock pessimism              0.510    -0.293    
                         clock uncertainty            0.130    -0.164    
    SLICE_X65Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.256    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.771    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.861ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.186ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.355ns  (logic 0.580ns (2.046%)  route 27.775ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.618    27.455    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X64Y35         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.669    48.674    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X64Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[1]/C
                         clock pessimism              0.481    49.155    
                         clock uncertainty           -0.109    49.046    
    SLICE_X64Y35         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[1]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -27.455    
  -------------------------------------------------------------------
                         slack                                 21.186    

Slack (MET) :             21.186ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.355ns  (logic 0.580ns (2.046%)  route 27.775ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.618    27.455    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X64Y35         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.669    48.674    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X64Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[3]/C
                         clock pessimism              0.481    49.155    
                         clock uncertainty           -0.109    49.046    
    SLICE_X64Y35         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[3]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -27.455    
  -------------------------------------------------------------------
                         slack                                 21.186    

Slack (MET) :             21.186ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.355ns  (logic 0.580ns (2.046%)  route 27.775ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.618    27.455    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X64Y35         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.669    48.674    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X64Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[4]/C
                         clock pessimism              0.481    49.155    
                         clock uncertainty           -0.109    49.046    
    SLICE_X64Y35         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[4]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -27.455    
  -------------------------------------------------------------------
                         slack                                 21.186    

Slack (MET) :             21.186ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.355ns  (logic 0.580ns (2.046%)  route 27.775ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.618    27.455    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X64Y35         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.669    48.674    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X64Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[6]/C
                         clock pessimism              0.481    49.155    
                         clock uncertainty           -0.109    49.046    
    SLICE_X64Y35         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/block_tl_reg[6]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -27.455    
  -------------------------------------------------------------------
                         slack                                 21.186    

Slack (MET) :             21.190ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/block_tl_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.350ns  (logic 0.580ns (2.046%)  route 27.770ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 48.674 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.614    27.451    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/protctl_reg[2]_0
    SLICE_X65Y35         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/block_tl_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.669    48.674    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/clk_out1
    SLICE_X65Y35         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/block_tl_reg[8]/C
                         clock pessimism              0.481    49.155    
                         clock uncertainty           -0.109    49.046    
    SLICE_X65Y35         FDCE (Recov_fdce_C_CLR)     -0.405    48.641    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/block_tl_reg[8]
  -------------------------------------------------------------------
                         required time                         48.641    
                         arrival time                         -27.451    
  -------------------------------------------------------------------
                         slack                                 21.190    

Slack (MET) :             21.305ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/endlan_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.232ns  (logic 0.580ns (2.054%)  route 27.652ns (97.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.495    27.332    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X63Y32         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/endlan_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.665    48.670    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X63Y32         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/endlan_reg/C
                         clock pessimism              0.481    49.151    
                         clock uncertainty           -0.109    49.042    
    SLICE_X63Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.637    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/endlan_reg
  -------------------------------------------------------------------
                         required time                         48.637    
                         arrival time                         -27.332    
  -------------------------------------------------------------------
                         slack                                 21.305    

Slack (MET) :             21.305ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.232ns  (logic 0.580ns (2.054%)  route 27.652ns (97.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 48.670 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.495    27.332    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[2]_0
    SLICE_X63Y32         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.665    48.670    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/clk_out1
    SLICE_X63Y32         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[0]/C
                         clock pessimism              0.481    49.151    
                         clock uncertainty           -0.109    49.042    
    SLICE_X63Y32         FDCE (Recov_fdce_C_CLR)     -0.405    48.637    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/protctl_reg[0]
  -------------------------------------------------------------------
                         required time                         48.637    
                         arrival time                         -27.332    
  -------------------------------------------------------------------
                         slack                                 21.305    

Slack (MET) :             21.335ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/block_tl_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.204ns  (logic 0.580ns (2.056%)  route 27.624ns (97.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 48.673 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.468    27.305    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/protctl_reg[2]_0
    SLICE_X65Y34         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/block_tl_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.668    48.673    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/clk_out1
    SLICE_X65Y34         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/block_tl_reg[7]/C
                         clock pessimism              0.481    49.154    
                         clock uncertainty           -0.109    49.045    
    SLICE_X65Y34         FDCE (Recov_fdce_C_CLR)     -0.405    48.640    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/block_tl_reg[7]
  -------------------------------------------------------------------
                         required time                         48.640    
                         arrival time                         -27.305    
  -------------------------------------------------------------------
                         slack                                 21.335    

Slack (MET) :             21.335ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/grpmc_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.204ns  (logic 0.580ns (2.056%)  route 27.624ns (97.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 48.673 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.468    27.305    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/protctl_reg[2]_0
    SLICE_X65Y34         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/grpmc_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.668    48.673    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/clk_out1
    SLICE_X65Y34         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/grpmc_reg/C
                         clock pessimism              0.481    49.154    
                         clock uncertainty           -0.109    49.045    
    SLICE_X65Y34         FDCE (Recov_fdce_C_CLR)     -0.405    48.640    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/grpmc_reg
  -------------------------------------------------------------------
                         required time                         48.640    
                         arrival time                         -27.305    
  -------------------------------------------------------------------
                         slack                                 21.335    

Slack (MET) :             21.335ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/sinc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.204ns  (logic 0.580ns (2.056%)  route 27.624ns (97.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 48.673 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.615    -0.899    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.456    -0.443 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.156     0.713    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.837 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      26.468    27.305    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/protctl_reg[2]_0
    SLICE_X65Y34         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/sinc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.668    48.673    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/clk_out1
    SLICE_X65Y34         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/sinc_reg[0]/C
                         clock pessimism              0.481    49.154    
                         clock uncertainty           -0.109    49.045    
    SLICE_X65Y34         FDCE (Recov_fdce_C_CLR)     -0.405    48.640    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/sinc_reg[0]
  -------------------------------------------------------------------
                         required time                         48.640    
                         arrival time                         -27.305    
  -------------------------------------------------------------------
                         slack                                 21.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/wdt_int_reg_2
    SLICE_X62Y103        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X62Y103        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/C
                         clock pessimism              0.276    -0.531    
    SLICE_X62Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.598    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[19]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/extend1_reg_0
    SLICE_X62Y103        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/clk_out1
    SLICE_X62Y103        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[19]/C
                         clock pessimism              0.276    -0.531    
    SLICE_X62Y103        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.602    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[19]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[24]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/extend1_reg_0
    SLICE_X62Y103        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/clk_out1
    SLICE_X62Y103        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[24]/C
                         clock pessimism              0.276    -0.531    
    SLICE_X62Y103        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.602    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMER0/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.186ns (17.026%)  route 0.906ns (82.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.453     0.521    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X66Y95         FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.838    -0.804    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X66Y95         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[1]/C
                         clock pessimism              0.510    -0.294    
    SLICE_X66Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.361    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.186ns (17.026%)  route 0.906ns (82.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.453     0.521    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X66Y95         FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.838    -0.804    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X66Y95         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[2]/C
                         clock pessimism              0.510    -0.294    
    SLICE_X66Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.361    x_pdu_top/x_sub_apb0_top/x_tim4_sec_top/x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X63Y103        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X63Y103        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[19]/C
                         clock pessimism              0.276    -0.531    
    SLICE_X63Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[19]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X63Y103        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X63Y103        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[23]/C
                         clock pessimism              0.276    -0.531    
    SLICE_X63Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[23]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X63Y103        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X63Y103        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[24]/C
                         clock pessimism              0.276    -0.531    
    SLICE_X63Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[24]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.305%)  route 0.648ns (77.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.195     0.263    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X63Y103        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.834    -0.807    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X63Y103        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[25]/C
                         clock pessimism              0.276    -0.531    
    SLICE_X63Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[25]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.186ns (17.125%)  route 0.900ns (82.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.561    -0.571    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X61Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.453     0.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.447     0.515    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[2]_0
    SLICE_X65Y98         FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.839    -0.803    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X65Y98         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/C
                         clock pessimism              0.510    -0.293    
    SLICE_X65Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    x_pdu_top/x_sub_apb0_top/x_tim6_sec_top/x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.900    





