Timing Violation Report Min Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Thu Mar 12 20:24:53 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[125]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[125]:D
  Delay (ns):              0.231
  Slack (ns):              0.072
  Arrival (ns):            4.108
  Required (ns):           4.036
  Operating Conditions: fast_hv_lt

Path 2
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr3[45]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr2[45]:D
  Delay (ns):              0.235
  Slack (ns):              0.073
  Arrival (ns):            4.126
  Required (ns):           4.053
  Operating Conditions: fast_hv_lt

Path 3
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[31]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[31]:D
  Delay (ns):              0.185
  Slack (ns):              0.086
  Arrival (ns):            2.095
  Required (ns):           2.009
  Operating Conditions: fast_hv_lt

Path 4
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[31]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[31]:D
  Delay (ns):              0.192
  Slack (ns):              0.093
  Arrival (ns):            2.102
  Required (ns):           2.009
  Operating Conditions: fast_hv_lt

Path 5
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[28]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[28]:D
  Delay (ns):              0.206
  Slack (ns):              0.108
  Arrival (ns):            2.117
  Required (ns):           2.009
  Operating Conditions: fast_hv_lt

Path 6
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[28]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[28]:D
  Delay (ns):              0.207
  Slack (ns):              0.109
  Arrival (ns):            2.118
  Required (ns):           2.009
  Operating Conditions: fast_hv_lt

Path 7
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[123]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr3[123]:D
  Delay (ns):              0.190
  Slack (ns):              0.118
  Arrival (ns):            4.062
  Required (ns):           3.944
  Operating Conditions: fast_hv_lt

Path 8
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[98]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr3[98]:D
  Delay (ns):              0.190
  Slack (ns):              0.118
  Arrival (ns):            4.064
  Required (ns):           3.946
  Operating Conditions: fast_hv_lt

Path 9
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr3[29]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[29]:D
  Delay (ns):              0.275
  Slack (ns):              0.118
  Arrival (ns):            4.160
  Required (ns):           4.042
  Operating Conditions: fast_hv_lt

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_109/MSC_i_110/gen_dc_level.logic_wr_reset_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_109/MSC_i_110/MSC_i_120/s0_tmr2:D
  Delay (ns):              0.190
  Slack (ns):              0.118
  Arrival (ns):            4.100
  Required (ns):           3.982
  Operating Conditions: fast_hv_lt

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_71/MSC_i_72/gen_sc_level.wr_aready_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_wr_almost_full_tmr3:D
  Delay (ns):              0.189
  Slack (ns):              0.118
  Arrival (ns):            4.072
  Required (ns):           3.954
  Operating Conditions: fast_hv_lt

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early[19]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr2[19]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.098
  Required (ns):           3.979
  Operating Conditions: fast_hv_lt

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed[79]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[79]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.078
  Required (ns):           3.959
  Operating Conditions: fast_hv_lt

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[107]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data[107]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.084
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[109]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[109]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.061
  Required (ns):           3.942
  Operating Conditions: fast_hv_lt

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[18]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[18]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.091
  Required (ns):           3.972
  Operating Conditions: fast_hv_lt

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[43]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[43]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.081
  Required (ns):           3.962
  Operating Conditions: fast_hv_lt

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[126]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[126]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.091
  Required (ns):           3.972
  Operating Conditions: fast_hv_lt

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[64]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data[64]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.065
  Required (ns):           3.946
  Operating Conditions: fast_hv_lt

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[68]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[68]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.065
  Required (ns):           3.946
  Operating Conditions: fast_hv_lt

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[87]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[87]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.060
  Required (ns):           3.941
  Operating Conditions: fast_hv_lt

Path 22
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/q_tmr2:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/q_tmr3:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.519
  Required (ns):           4.400
  Operating Conditions: fast_hv_lt

Path 23
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiReqReg_data_tmr2[7]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[7]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.510
  Required (ns):           4.391
  Operating Conditions: fast_hv_lt

Path 24
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s1_tmr2[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s2_tmr2[0]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            2.097
  Required (ns):           1.978
  Operating Conditions: fast_hv_lt

Path 25
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/clock_rx_q1_tmr2:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/clock_rx_q2_tmr2:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            2.082
  Required (ns):           1.963
  Operating Conditions: fast_hv_lt

Path 26
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_strobe_tmr2:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC1_msrxp_strobe_tmr2:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            2.066
  Required (ns):           1.947
  Operating Conditions: fast_hv_lt

Path 27
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s1_tmr2[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2_tmr2[1]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.077
  Required (ns):           3.958
  Operating Conditions: fast_hv_lt

Path 28
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr2[61]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w1_i[29]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.076
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 29
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_tmr2[10]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2_tmr3[10]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.095
  Required (ns):           3.976
  Operating Conditions: fast_hv_lt

Path 30
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_tmr3[11]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2_tmr2[11]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.088
  Required (ns):           3.969
  Operating Conditions: fast_hv_lt

Path 31
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[114]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr2[114]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.078
  Required (ns):           3.959
  Operating Conditions: fast_hv_lt

Path 32
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[54]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[54]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.071
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 33
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/current_state_tmr2[22]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/current_state_tmr3[19]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.105
  Required (ns):           3.986
  Operating Conditions: fast_hv_lt

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_1__tmr2[33]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_2_[33]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.114
  Required (ns):           3.995
  Operating Conditions: fast_hv_lt

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_2_[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/dfi_odt_p3_r1_tmr2[0]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.114
  Required (ns):           3.995
  Operating Conditions: fast_hv_lt

Path 36
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[26].data_shifter[26]_tmr3[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[25].data_shifter[25]_tmr3[0]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.084
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0]_tmr3[6]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0]_tmr3[7]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.102
  Required (ns):           3.983
  Operating Conditions: fast_hv_lt

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_158/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_rddata_en_p0_po_r1_tmr2[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1]_tmr3[0]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.102
  Required (ns):           3.983
  Operating Conditions: fast_hv_lt

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1]_tmr2[124]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[33]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.095
  Required (ns):           3.976
  Operating Conditions: fast_hv_lt

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_56/MSC_i_58/MSC_i_64/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_56/MSC_i_58/MSC_i_64/s1_tmr3:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.071
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_56/MSC_i_58/MSC_i_69/s0_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_56/MSC_i_58/MSC_i_69/s1_tmr2:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.087
  Required (ns):           3.968
  Operating Conditions: fast_hv_lt

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_24/din_gray_r_tmr3[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_24/MSC_i_26/MSC_i_35/s0:D
  Delay (ns):              0.230
  Slack (ns):              0.119
  Arrival (ns):            4.135
  Required (ns):           4.016
  Operating Conditions: fast_hv_lt

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_82/din_gray_r_tmr3[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_82/MSC_i_84/MSC_i_90/s0_tmr2:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.074
  Required (ns):           3.955
  Operating Conditions: fast_hv_lt

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[33]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[33]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.087
  Required (ns):           3.968
  Operating Conditions: fast_hv_lt

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[21]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[21]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.075
  Required (ns):           3.956
  Operating Conditions: fast_hv_lt

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[32]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[32]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.066
  Required (ns):           3.947
  Operating Conditions: fast_hv_lt

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[83]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[83]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.073
  Required (ns):           3.954
  Operating Conditions: fast_hv_lt

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_en_reg1_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_en_reg2_tmr3:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.084
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr3[20]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2[20]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.056
  Required (ns):           3.936
  Operating Conditions: fast_hv_lt

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[14]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[14]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.078
  Required (ns):           3.958
  Operating Conditions: fast_hv_lt

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[52]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[52]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.082
  Required (ns):           3.962
  Operating Conditions: fast_hv_lt

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[22]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[22]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.086
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[43]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[43]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.067
  Required (ns):           3.947
  Operating Conditions: fast_hv_lt

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[50]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[50]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.079
  Required (ns):           3.959
  Operating Conditions: fast_hv_lt

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[53]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[53]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.085
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[87]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[87]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.079
  Required (ns):           3.959
  Operating Conditions: fast_hv_lt

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[90]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[90]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.074
  Required (ns):           3.954
  Operating Conditions: fast_hv_lt

Path 58
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr3[103]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr2[103]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.064
  Required (ns):           3.944
  Operating Conditions: fast_hv_lt

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early[39]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr3[39]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.071
  Required (ns):           3.951
  Operating Conditions: fast_hv_lt

Path 60
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr2[24]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr3[24]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.078
  Required (ns):           3.958
  Operating Conditions: fast_hv_lt

Path 61
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr2[66]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr2[66]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.070
  Required (ns):           3.950
  Operating Conditions: fast_hv_lt

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr3[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr2[10]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.074
  Required (ns):           3.954
  Operating Conditions: fast_hv_lt

Path 63
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/genblk1.rsync/sysReset_f1_tmr2:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/genblk1.rsync/sysReset_tmr2:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.071
  Required (ns):           3.951
  Operating Conditions: fast_hv_lt

Path 64
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s1_tmr3[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s2_tmr2[0]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            2.094
  Required (ns):           1.974
  Operating Conditions: fast_hv_lt

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr3[60]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[60]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.085
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr3[59]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[59]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.083
  Required (ns):           3.963
  Operating Conditions: fast_hv_lt

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr3[55]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr3[55]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.082
  Required (ns):           3.962
  Operating Conditions: fast_hv_lt

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[43]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[43]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.066
  Required (ns):           3.946
  Operating Conditions: fast_hv_lt

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_225/l_d_req_sr_tmr2[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_225/l_d_req_sr_tmr2[2]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.077
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1]_tmr3[71]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[125]:D
  Delay (ns):              0.187
  Slack (ns):              0.120
  Arrival (ns):            4.064
  Required (ns):           3.944
  Operating Conditions: fast_hv_lt

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1]_tmr3[119]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr3[120]:D
  Delay (ns):              0.187
  Slack (ns):              0.120
  Arrival (ns):            4.063
  Required (ns):           3.943
  Operating Conditions: fast_hv_lt

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_158/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_en_p0_po_r1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_158/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_en_p2_po_r2_tmr3[0]:D
  Delay (ns):              0.188
  Slack (ns):              0.120
  Arrival (ns):            4.094
  Required (ns):           3.974
  Operating Conditions: fast_hv_lt

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_sh_tmr2[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_sh_tmr2[18]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.099
  Required (ns):           3.979
  Operating Conditions: fast_hv_lt

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[1].w_valid_attr_sh[1]_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[1].w_valid_attr_sh[1]_tmr2[8]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.096
  Required (ns):           3.976
  Operating Conditions: fast_hv_lt

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[1].w_valid_attr_sh[1]_tmr2[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[1].w_valid_attr_sh[1]_tmr3[6]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.095
  Required (ns):           3.975
  Operating Conditions: fast_hv_lt

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/r_valid_sh_tmr2[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/r_valid_sh_tmr2[3]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.113
  Required (ns):           3.993
  Operating Conditions: fast_hv_lt

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/mpr_mode_cs_tmr2[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/mpr_mode_cs[11]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.103
  Required (ns):           3.983
  Operating Conditions: fast_hv_lt

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[37].data_shifter[37][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[36].data_shifter[36]_tmr2[0]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.108
  Required (ns):           3.988
  Operating Conditions: fast_hv_lt

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[31].data_shifter[31]_tmr2[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[30].data_shifter[30]_tmr3[0]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.092
  Required (ns):           3.972
  Operating Conditions: fast_hv_lt

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[27].data_shifter[27][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[26].data_shifter[26]_tmr3[0]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.086
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[21].data_shifter[21]_tmr2[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[20].data_shifter[20][1]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.091
  Required (ns):           3.971
  Operating Conditions: fast_hv_lt

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[18].data_shifter[18]_tmr2[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[17].data_shifter[17]_tmr2[1]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.089
  Required (ns):           3.969
  Operating Conditions: fast_hv_lt

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[13].data_shifter[13]_tmr2[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[12].data_shifter[12]_tmr3[1]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.112
  Required (ns):           3.992
  Operating Conditions: fast_hv_lt

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[10].data_shifter[10]_tmr3[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[9].data_shifter[9][1]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.113
  Required (ns):           3.993
  Operating Conditions: fast_hv_lt

Path 85
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_1__tmr2[115]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_2__tmr2[115]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.097
  Required (ns):           3.977
  Operating Conditions: fast_hv_lt

Path 86
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr3[110]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[110]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.059
  Required (ns):           3.939
  Operating Conditions: fast_hv_lt

Path 87
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr2[31]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr2[31]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.082
  Required (ns):           3.962
  Operating Conditions: fast_hv_lt

Path 88
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_tmr2[11]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE_tmr2[11]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.063
  Required (ns):           3.943
  Operating Conditions: fast_hv_lt

Path 89
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr3[123]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w3_i[27]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.088
  Required (ns):           3.968
  Operating Conditions: fast_hv_lt

Path 90
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr2[47]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w1_i_tmr3[15]:D
  Delay (ns):              0.188
  Slack (ns):              0.120
  Arrival (ns):            4.084
  Required (ns):           3.964
  Operating Conditions: fast_hv_lt

Path 91
  From: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AXISlaveCtrl/AHBWrTranPend_tmr2:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AHBMasterCtrl/AHBWrTranPendReg:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            2.074
  Required (ns):           1.954
  Operating Conditions: fast_hv_lt

Path 92
  From: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AHBMasterCtrl/rdFIFOWrAddr_tmr3[3]:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_rdFIFORAM/wrAddrReg_tmr3[3]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            2.084
  Required (ns):           1.964
  Operating Conditions: fast_hv_lt

Path 93
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_f1_tmr2:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_tmr2:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            2.070
  Required (ns):           1.950
  Operating Conditions: fast_hv_lt

Path 94
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s1_tmr3[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s2_tmr3[2]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            2.102
  Required (ns):           1.982
  Operating Conditions: fast_hv_lt

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[0]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.089
  Required (ns):           3.969
  Operating Conditions: fast_hv_lt

Path 96
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[85]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3[85]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.073
  Required (ns):           3.953
  Operating Conditions: fast_hv_lt

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[42]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[42]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.087
  Required (ns):           3.967
  Operating Conditions: fast_hv_lt

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3[28]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[28]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.056
  Required (ns):           3.936
  Operating Conditions: fast_hv_lt

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3[63]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4[63]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.081
  Required (ns):           3.961
  Operating Conditions: fast_hv_lt

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[11]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.082
  Required (ns):           3.962
  Operating Conditions: fast_hv_lt

