Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May 16 17:39:55 2024
| Host         : index-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pong_control_sets_placed.rpt
| Design       : pong
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |              26 |            7 |
| No           | Yes                   | No                     |              13 |            6 |
| Yes          | No                    | No                     |              68 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              87 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------+-----------------------+------------------+----------------+
|   Clock Signal   |   Enable Signal   |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------+-------------------+-----------------------+------------------+----------------+
|  RED_reg[3]/G0   |                   |                       |                1 |              1 |
|  pixel_clk       |                   | HS0                   |                1 |              1 |
|  pixel_clk       |                   | VS0                   |                1 |              1 |
|  pixel_clk2_BUFG |                   |                       |                1 |              2 |
|  pixel_clk       |                   |                       |                3 |              3 |
|  pixel_clk2_BUFG | p_1_in[7]         |                       |                1 |              4 |
|  pixel_clk2_BUFG | p_1_in[15]        | led_total[15]_i_1_n_0 |                1 |              4 |
|  pixel_clk2_BUFG | p_1_in[11]        | led_total[11]_i_1_n_0 |                2 |              4 |
|  pixel_clk2_BUFG | p_1_in[3]         | led_total[3]_i_1_n_0  |                1 |              4 |
|  pixel_clk2_BUFG | posxb[6]_i_2_n_0  | p_1_in[11]            |                1 |              4 |
|  pixel_clk       |                   | hcounter[10]_i_1_n_0  |                4 |             11 |
|  pixel_clk       | eqOp              | vcounter[10]_i_1_n_0  |                3 |             11 |
|  CLK_IBUF_BUFG   |                   | RST_IBUF              |                7 |             26 |
|  clk_BUFG        | posyrd[0]_i_1_n_0 |                       |                8 |             32 |
|  clk_BUFG        | posyrg[0]_i_1_n_0 |                       |                8 |             32 |
|  pixel_clk2_BUFG | posxb[31]_i_2_n_0 | posxb0[31]            |               18 |             60 |
+------------------+-------------------+-----------------------+------------------+----------------+


