<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="OneBitBR.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU32.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU32.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU32.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU32.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU32.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ALU32.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU32.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU32.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU32.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU32_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU32_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU32_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU32_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU32_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUTest.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUTest.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUTest.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUcomponents.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUcomponents.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUcomponents.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Behavioral_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FullAdder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FullAdder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FullAdder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX4.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX4.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX4.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUXA.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUXA.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUXA.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUXX.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUXX.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUXX.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Muxa1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Muxa1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Muxa1.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="OnerBitBR.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="OnerBitBR.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="OnerBitBR.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="OnerBitBR.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OnerBitBR.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="OnerBitBR.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="OnerBitBR.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="OnerBitBR.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="OnerBitBR.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="OnerBitBR.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="OnerBitBR.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="OnerBitBR_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="OnerBitBR_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OnerBitBR_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="OnerBitBR_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="OnerBitBR_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="alu_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1623780192" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1623780192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623787134" xil_pn:in_ck="-2481164409411350769" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1623787134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../Desktop/SEMESTER 4/Comp Archi/Project/ALUTest.vhd"/>
      <outfile xil_pn:name="../../ALUTest.vhd"/>
      <outfile xil_pn:name="ALU1.vhd"/>
      <outfile xil_pn:name="ALU32.vhd"/>
      <outfile xil_pn:name="ALUcomponents.vhd"/>
      <outfile xil_pn:name="FullAdder.vhd"/>
      <outfile xil_pn:name="MUX4.vhd"/>
      <outfile xil_pn:name="MUXA.vhd"/>
      <outfile xil_pn:name="MUXX.vhd"/>
      <outfile xil_pn:name="Mux2.vhd"/>
      <outfile xil_pn:name="OnerBitBR.vhd"/>
      <outfile xil_pn:name="TestBench.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1623787405" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6673181526215247678" xil_pn:start_ts="1623787405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623787405" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8023143975379110432" xil_pn:start_ts="1623787405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623780192" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2431279485347996070" xil_pn:start_ts="1623780192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623787138" xil_pn:in_ck="-2481164409411350769" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1623787138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../Desktop/SEMESTER 4/Comp Archi/Project/ALUTest.vhd"/>
      <outfile xil_pn:name="../../ALUTest.vhd"/>
      <outfile xil_pn:name="ALU1.vhd"/>
      <outfile xil_pn:name="ALU32.vhd"/>
      <outfile xil_pn:name="ALUcomponents.vhd"/>
      <outfile xil_pn:name="FullAdder.vhd"/>
      <outfile xil_pn:name="MUX4.vhd"/>
      <outfile xil_pn:name="MUXA.vhd"/>
      <outfile xil_pn:name="MUXX.vhd"/>
      <outfile xil_pn:name="Mux2.vhd"/>
      <outfile xil_pn:name="OnerBitBR.vhd"/>
      <outfile xil_pn:name="TestBench.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1623787408" xil_pn:in_ck="-2481164409411350769" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="696414268682724522" xil_pn:start_ts="1623787405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu_beh.prj"/>
      <outfile xil_pn:name="alu_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1623787434" xil_pn:in_ck="-8287988365862988247" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2007189459898700147" xil_pn:start_ts="1623787434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1622301059" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1622301059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623630362" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5804460044743885902" xil_pn:start_ts="1623630362">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623630362" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2431279485347996070" xil_pn:start_ts="1623630362">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623630362" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1623630362">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623630362" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8060359980645802668" xil_pn:start_ts="1623630362">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623630362" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1623630362">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623630362" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3676975011673974172" xil_pn:start_ts="1623630362">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623786777" xil_pn:in_ck="8363883832063598085" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-5549204169101409769" xil_pn:start_ts="1623786758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU32.lso"/>
      <outfile xil_pn:name="ALU32.ngc"/>
      <outfile xil_pn:name="ALU32.ngr"/>
      <outfile xil_pn:name="ALU32.prj"/>
      <outfile xil_pn:name="ALU32.stx"/>
      <outfile xil_pn:name="ALU32.syr"/>
      <outfile xil_pn:name="ALU32.xst"/>
      <outfile xil_pn:name="ALU32_stx_beh.prj"/>
      <outfile xil_pn:name="ALU32_xst.xrpt"/>
      <outfile xil_pn:name="OnerBitBR.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1622301066" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5013890818622290753" xil_pn:start_ts="1622301066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
