Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/ --output-directory=E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/ --report-file=bsf:E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC.qsys
Progress: Loading lab02/SoC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 13.1]
Progress: Parameterizing module clock
Progress: Adding pll [altpll 13.1]
Progress: Parameterizing module pll
Progress: Adding timer [altera_avalon_timer 13.1]
Progress: Parameterizing module timer
Progress: Adding clock_crossing_bridge [altera_avalon_mm_clock_crossing_bridge 13.1]
Progress: Parameterizing module clock_crossing_bridge
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_out [altera_avalon_pio 13.1]
Progress: Parameterizing module led_out
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding high_resolution_timer [altera_avalon_timer 13.1]
Progress: Parameterizing module high_resolution_timer
Progress: Adding crc_0 [CRC_Custom_Instruction 1.0]
Progress: Parameterizing module crc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SoC.sysid: Time stamp will be automatically updated when this component is generated.
Warning: SoC.cpu: The address range of the slaves connected to the Nios II instruction masters exceeds 28 bits. Attempts to call functions across 28-bit boundaries is not supported by GCC and will result in linker errors.
Warning: SoC.pll: pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: SoC.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: SoC.pll: pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/ --output-directory=E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC.html --report-file=sopcinfo:E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC.sopcinfo --report-file=cmp:E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC.cmp --report-file=qip:E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.qip --report-file=svd --report-file=regmap:E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.regmap --report-file=debuginfo:E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC.qsys --language=VERILOG
Progress: Loading lab02/SoC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 13.1]
Progress: Parameterizing module clock
Progress: Adding pll [altpll 13.1]
Progress: Parameterizing module pll
Progress: Adding timer [altera_avalon_timer 13.1]
Progress: Parameterizing module timer
Progress: Adding clock_crossing_bridge [altera_avalon_mm_clock_crossing_bridge 13.1]
Progress: Parameterizing module clock_crossing_bridge
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_out [altera_avalon_pio 13.1]
Progress: Parameterizing module led_out
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding high_resolution_timer [altera_avalon_timer 13.1]
Progress: Parameterizing module high_resolution_timer
Progress: Adding crc_0 [CRC_Custom_Instruction 1.0]
Progress: Parameterizing module crc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SoC.sysid: Time stamp will be automatically updated when this component is generated.
Warning: SoC.cpu: The address range of the slaves connected to the Nios II instruction masters exceeds 28 bits. Attempts to call functions across 28-bit boundaries is not supported by GCC and will result in linker errors.
Warning: SoC.pll: pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: SoC.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: SoC.pll: pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: SoC: Generating SoC "SoC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 11 modules, 42 connections
Info: merlin_custom_instruction_transform: After transform: 14 modules, 45 connections
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 14 connections
Info: merlin_translator_transform: After transform: 11 modules, 29 connections
Info: merlin_domain_transform: After transform: 19 modules, 77 connections
Info: merlin_router_transform: After transform: 23 modules, 92 connections
Info: merlin_traffic_limiter_transform: After transform: 24 modules, 97 connections
Info: merlin_network_to_switch_transform: After transform: 31 modules, 114 connections
Info: limiter_update_transform: After transform: 31 modules, 115 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 34 modules, 146 connections
Info: merlin_hierarchy_transform: After transform: 15 modules, 50 connections
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 24 connections
Info: merlin_translator_transform: After transform: 15 modules, 52 connections
Info: merlin_domain_transform: After transform: 31 modules, 146 connections
Info: merlin_router_transform: After transform: 39 modules, 174 connections
Info: merlin_network_to_switch_transform: After transform: 54 modules, 210 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src5 and cmd_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux_001.sink5
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 56 modules, 222 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 61 modules, 284 connections
Info: merlin_hierarchy_transform: After transform: 16 modules, 57 connections
Info: merlin_mm_transform: After transform: 16 modules, 57 connections
Info: merlin_interrupt_mapper_transform: After transform: 17 modules, 60 connections
Info: merlin_interrupt_sync_transform: After transform: 19 modules, 71 connections
Info: reset_adaptation_transform: After transform: 25 modules, 79 connections
Warning: SoC: "No matching role found for cpu_custom_instruction_master_translator:ci_slave:ci_slave_ipending (ipending)"
Warning: SoC: "No matching role found for cpu_custom_instruction_master_translator:ci_slave:ci_slave_estatus (estatus)"
Warning: SoC: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: SoC: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: pll: "SoC" instantiated altpll "pll"
Info: timer: Starting RTL generation for module 'SoC_timer'
Info: timer:   Generation command is [exec F:/altera/quartus/bin//perl/bin/perl.exe -I F:/altera/quartus/bin//perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SoC_timer --dir=C:/Users/kanis/AppData/Local/Temp/alt9831_1934972754782919987.dir/0356_timer_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/kanis/AppData/Local/Temp/alt9831_1934972754782919987.dir/0356_timer_gen//SoC_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'SoC_timer'
Info: timer: "SoC" instantiated altera_avalon_timer "timer"
Info: clock_crossing_bridge: "SoC" instantiated altera_avalon_mm_clock_crossing_bridge "clock_crossing_bridge"
Info: sysid: "SoC" instantiated altera_avalon_sysid_qsys "sysid"
Info: jtag_uart: Starting RTL generation for module 'SoC_jtag_uart'
Info: jtag_uart:   Generation command is [exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/bin/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SoC_jtag_uart --dir=C:/Users/kanis/AppData/Local/Temp/alt9831_1934972754782919987.dir/0358_jtag_uart_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/kanis/AppData/Local/Temp/alt9831_1934972754782919987.dir/0358_jtag_uart_gen//SoC_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'SoC_jtag_uart'
Info: jtag_uart: "SoC" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_out: Starting RTL generation for module 'SoC_led_out'
Info: led_out:   Generation command is [exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/bin/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SoC_led_out --dir=C:/Users/kanis/AppData/Local/Temp/alt9831_1934972754782919987.dir/0359_led_out_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/kanis/AppData/Local/Temp/alt9831_1934972754782919987.dir/0359_led_out_gen//SoC_led_out_component_configuration.pl  --do_build_sim=0  ]
Info: led_out: Done RTL generation for module 'SoC_led_out'
Info: led_out: "SoC" instantiated altera_avalon_pio "led_out"
Info: cpu: Starting RTL generation for module 'SoC_cpu'
Info: cpu:   Generation command is [exec F:/altera/quartus/bin/eperlcmd.exe -I F:/altera/quartus/bin/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -- F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SoC_cpu --dir=C:/Users/kanis/AppData/Local/Temp/alt9831_1934972754782919987.dir/0360_cpu_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/kanis/AppData/Local/Temp/alt9831_1934972754782919987.dir/0360_cpu_gen//SoC_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.04.18 23:05:16 (*) Starting Nios II generation
Info: cpu: # 2024.04.18 23:05:16 (*)   Checking for plaintext license.
Info: cpu: # 2024.04.18 23:05:17 (*)   Couldn't query license setup in Quartus directory F:/altera/quartus
Info: cpu: # 2024.04.18 23:05:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.04.18 23:05:17 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.04.18 23:05:17 (*)   Plaintext license not found.
Info: cpu: # 2024.04.18 23:05:17 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.04.18 23:05:17 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.04.18 23:05:17 (*)   Creating all objects for CPU
Info: cpu: # 2024.04.18 23:05:20 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.04.18 23:05:20 (*)   Creating plain-text RTL
Info: cpu: # 2024.04.18 23:05:22 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SoC_cpu'
Info: cpu: "SoC" instantiated altera_nios2_qsys "cpu"
Info: sdram: Starting RTL generation for module 'SoC_sdram'
Info: sdram:   Generation command is [exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/bin/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=SoC_sdram --dir=C:/Users/kanis/AppData/Local/Temp/alt9831_1934972754782919987.dir/0361_sdram_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/kanis/AppData/Local/Temp/alt9831_1934972754782919987.dir/0361_sdram_gen//SoC_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'SoC_sdram'
Info: sdram: "SoC" instantiated altera_avalon_new_sdram_controller "sdram"
Info: high_resolution_timer: Starting RTL generation for module 'SoC_high_resolution_timer'
Info: high_resolution_timer:   Generation command is [exec F:/altera/quartus/bin//perl/bin/perl.exe -I F:/altera/quartus/bin//perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SoC_high_resolution_timer --dir=C:/Users/kanis/AppData/Local/Temp/alt9831_1934972754782919987.dir/0362_high_resolution_timer_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/kanis/AppData/Local/Temp/alt9831_1934972754782919987.dir/0362_high_resolution_timer_gen//SoC_high_resolution_timer_component_configuration.pl  --do_build_sim=0  ]
Info: high_resolution_timer: Done RTL generation for module 'SoC_high_resolution_timer'
Info: high_resolution_timer: "SoC" instantiated altera_avalon_timer "high_resolution_timer"
Info: crc_0: "SoC" instantiated CRC_Custom_Instruction "crc_0"
Info: cpu_custom_instruction_master_translator: "SoC" instantiated altera_customins_master_translator "cpu_custom_instruction_master_translator"
Info: cpu_custom_instruction_master_multi_xconnect: "SoC" instantiated altera_customins_xconnect "cpu_custom_instruction_master_multi_xconnect"
Info: cpu_custom_instruction_master_multi_slave_translator0: "SoC" instantiated altera_customins_slave_translator "cpu_custom_instruction_master_multi_slave_translator0"
Info: pipeline_bridge_swap_transform: After transform: 27 modules, 84 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 27 modules, 84 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 27 modules, 84 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 27 modules, 84 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 27 modules, 84 connections
Info: mm_interconnect_0: "SoC" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: pipeline_bridge_swap_transform: After transform: 54 modules, 174 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 54 modules, 174 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 54 modules, 174 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 54 modules, 174 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 54 modules, 174 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 54 modules, 174 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 54 modules, 174 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 54 modules, 174 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 54 modules, 174 connections
Info: mm_interconnect_1: "SoC" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_1"
Info: irq_mapper: "SoC" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "SoC" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "SoC" instantiated altera_reset_controller "rst_controller"
Info: clock_crossing_bridge_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "clock_crossing_bridge_m0_translator"
Info: timer_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "timer_s1_translator"
Info: clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent"
Info: timer_s1_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "timer_s1_translator_avalon_universal_slave_0_agent"
Info: timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: addr_router: "mm_interconnect_1" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_1" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_1" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_1" instantiated altera_merlin_router "id_router_002"
Info: id_router_005: "mm_interconnect_1" instantiated altera_merlin_router "id_router_005"
Info: cmd_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_005: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux_005"
Info: Reusing file E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_demux_005: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_005"
Info: rsp_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_1" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: SoC: Done "SoC" with 46 modules, 65 files, 1268744 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
