
my_pcb_test_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b46c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cac  0800b600  0800b600  0000c600  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c2ac  0800c2ac  0000e1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c2ac  0800c2ac  0000d2ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c2b4  0800c2b4  0000e1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c2b4  0800c2b4  0000d2b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c2b8  0800c2b8  0000d2b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800c2bc  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e1d8  2**0
                  CONTENTS
 10 .bss          00001b80  200001d8  200001d8  0000e1d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001d58  20001d58  0000e1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011533  00000000  00000000  0000e208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002c06  00000000  00000000  0001f73b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001118  00000000  00000000  00022348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d54  00000000  00000000  00023460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021f3c  00000000  00000000  000241b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000159dd  00000000  00000000  000460f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c4791  00000000  00000000  0005bacd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012025e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005a20  00000000  00000000  001202a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  00125cc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b5e4 	.word	0x0800b5e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800b5e4 	.word	0x0800b5e4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <lockInterruptDisable_TIM3>:
    // Right Encoder: TIM4
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_2);
}

void lockInterruptDisable_TIM3(void) {
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
    HAL_NVIC_DisableIRQ(TIM3_IRQn);
 8000f78:	201d      	movs	r0, #29
 8000f7a:	f004 fd98 	bl	8005aae <HAL_NVIC_DisableIRQ>
}
 8000f7e:	bf00      	nop
 8000f80:	bd80      	pop	{r7, pc}

08000f82 <lockInterruptEnable_TIM3>:

void lockInterruptEnable_TIM3(void) {
 8000f82:	b580      	push	{r7, lr}
 8000f84:	af00      	add	r7, sp, #0
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000f86:	201d      	movs	r0, #29
 8000f88:	f004 fd83 	bl	8005a92 <HAL_NVIC_EnableIRQ>
}
 8000f8c:	bf00      	nop
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <lockInterruptDisable_TIM4>:

void lockInterruptDisable_TIM4(void) {
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
    HAL_NVIC_DisableIRQ(TIM4_IRQn);
 8000f94:	201e      	movs	r0, #30
 8000f96:	f004 fd8a 	bl	8005aae <HAL_NVIC_DisableIRQ>
}
 8000f9a:	bf00      	nop
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <lockInterruptEnable_TIM4>:

void lockInterruptEnable_TIM4(void) {
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	af00      	add	r7, sp, #0
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000fa2:	201e      	movs	r0, #30
 8000fa4:	f004 fd75 	bl	8005a92 <HAL_NVIC_EnableIRQ>
}
 8000fa8:	bf00      	nop
 8000faa:	bd80      	pop	{r7, pc}

08000fac <resetGyroAngle>:

void resetGyroAngle(void) {
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
    angle = 0.0f;
 8000fb0:	4b04      	ldr	r3, [pc, #16]	@ (8000fc4 <resetGyroAngle+0x18>)
 8000fb2:	f04f 0200 	mov.w	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
}
 8000fb8:	bf00      	nop
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	200001f4 	.word	0x200001f4

08000fc8 <updateGyroAngle>:

// yaw_rate: tc  gc (/s) t MPU6050
// dt: khong thi gian gia 2 ln c (s)
void updateGyroAngle(float yaw_rate, float dt) {
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	ed87 0a01 	vstr	s0, [r7, #4]
 8000fd2:	edc7 0a00 	vstr	s1, [r7]
    angle += yaw_rate * dt;
 8000fd6:	ed97 7a01 	vldr	s14, [r7, #4]
 8000fda:	edd7 7a00 	vldr	s15, [r7]
 8000fde:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fe2:	4b07      	ldr	r3, [pc, #28]	@ (8001000 <updateGyroAngle+0x38>)
 8000fe4:	edd3 7a00 	vldr	s15, [r3]
 8000fe8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fec:	4b04      	ldr	r3, [pc, #16]	@ (8001000 <updateGyroAngle+0x38>)
 8000fee:	edc3 7a00 	vstr	s15, [r3]
}
 8000ff2:	bf00      	nop
 8000ff4:	370c      	adds	r7, #12
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	200001f4 	.word	0x200001f4

08001004 <RightMotor_SetSpeed>:
    }
}

// Right Motor
void RightMotor_SetSpeed(int speed_percent)
{
 8001004:	b480      	push	{r7}
 8001006:	b085      	sub	sp, #20
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
    uint32_t duty = (abs(speed_percent) * __HAL_TIM_GET_AUTORELOAD(&htim2)) / 100;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2b00      	cmp	r3, #0
 8001010:	bfb8      	it	lt
 8001012:	425b      	neglt	r3, r3
 8001014:	461a      	mov	r2, r3
 8001016:	4b12      	ldr	r3, [pc, #72]	@ (8001060 <RightMotor_SetSpeed+0x5c>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800101c:	fb02 f303 	mul.w	r3, r2, r3
 8001020:	4a10      	ldr	r2, [pc, #64]	@ (8001064 <RightMotor_SetSpeed+0x60>)
 8001022:	fba2 2303 	umull	r2, r3, r2, r3
 8001026:	095b      	lsrs	r3, r3, #5
 8001028:	60fb      	str	r3, [r7, #12]
    if (speed_percent >= 0) {
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2b00      	cmp	r3, #0
 800102e:	db08      	blt.n	8001042 <RightMotor_SetSpeed+0x3e>
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, duty);
 8001030:	4b0b      	ldr	r3, [pc, #44]	@ (8001060 <RightMotor_SetSpeed+0x5c>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	68fa      	ldr	r2, [r7, #12]
 8001036:	639a      	str	r2, [r3, #56]	@ 0x38
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 8001038:	4b09      	ldr	r3, [pc, #36]	@ (8001060 <RightMotor_SetSpeed+0x5c>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2200      	movs	r2, #0
 800103e:	63da      	str	r2, [r3, #60]	@ 0x3c
    } else {
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, duty);
    }
}
 8001040:	e007      	b.n	8001052 <RightMotor_SetSpeed+0x4e>
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8001042:	4b07      	ldr	r3, [pc, #28]	@ (8001060 <RightMotor_SetSpeed+0x5c>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	2200      	movs	r2, #0
 8001048:	639a      	str	r2, [r3, #56]	@ 0x38
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, duty);
 800104a:	4b05      	ldr	r3, [pc, #20]	@ (8001060 <RightMotor_SetSpeed+0x5c>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	68fa      	ldr	r2, [r7, #12]
 8001050:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001052:	bf00      	nop
 8001054:	3714      	adds	r7, #20
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	20000350 	.word	0x20000350
 8001064:	51eb851f 	.word	0x51eb851f

08001068 <LeftMotor_SetSpeed>:
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
}

// Left Motor
void LeftMotor_SetSpeed(int speed_percent)
{
 8001068:	b480      	push	{r7}
 800106a:	b085      	sub	sp, #20
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
    uint32_t duty = (abs(speed_percent) * __HAL_TIM_GET_AUTORELOAD(&htim1)) / 100;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2b00      	cmp	r3, #0
 8001074:	bfb8      	it	lt
 8001076:	425b      	neglt	r3, r3
 8001078:	461a      	mov	r2, r3
 800107a:	4b12      	ldr	r3, [pc, #72]	@ (80010c4 <LeftMotor_SetSpeed+0x5c>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001080:	fb02 f303 	mul.w	r3, r2, r3
 8001084:	4a10      	ldr	r2, [pc, #64]	@ (80010c8 <LeftMotor_SetSpeed+0x60>)
 8001086:	fba2 2303 	umull	r2, r3, r2, r3
 800108a:	095b      	lsrs	r3, r3, #5
 800108c:	60fb      	str	r3, [r7, #12]
    if (speed_percent >= 0) {
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2b00      	cmp	r3, #0
 8001092:	db08      	blt.n	80010a6 <LeftMotor_SetSpeed+0x3e>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, duty);
 8001094:	4b0b      	ldr	r3, [pc, #44]	@ (80010c4 <LeftMotor_SetSpeed+0x5c>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	68fa      	ldr	r2, [r7, #12]
 800109a:	639a      	str	r2, [r3, #56]	@ 0x38
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 800109c:	4b09      	ldr	r3, [pc, #36]	@ (80010c4 <LeftMotor_SetSpeed+0x5c>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2200      	movs	r2, #0
 80010a2:	63da      	str	r2, [r3, #60]	@ 0x3c
    } else {
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, duty);
    }
}
 80010a4:	e007      	b.n	80010b6 <LeftMotor_SetSpeed+0x4e>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80010a6:	4b07      	ldr	r3, [pc, #28]	@ (80010c4 <LeftMotor_SetSpeed+0x5c>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	2200      	movs	r2, #0
 80010ac:	639a      	str	r2, [r3, #56]	@ 0x38
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, duty);
 80010ae:	4b05      	ldr	r3, [pc, #20]	@ (80010c4 <LeftMotor_SetSpeed+0x5c>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	68fa      	ldr	r2, [r7, #12]
 80010b4:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80010b6:	bf00      	nop
 80010b8:	3714      	adds	r7, #20
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	20000308 	.word	0x20000308
 80010c8:	51eb851f 	.word	0x51eb851f

080010cc <Motor_Stop>:
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
}

void Motor_Stop(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80010d0:	4b0a      	ldr	r3, [pc, #40]	@ (80010fc <Motor_Stop+0x30>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	2200      	movs	r2, #0
 80010d6:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 80010d8:	4b08      	ldr	r3, [pc, #32]	@ (80010fc <Motor_Stop+0x30>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2200      	movs	r2, #0
 80010de:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80010e0:	4b07      	ldr	r3, [pc, #28]	@ (8001100 <Motor_Stop+0x34>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2200      	movs	r2, #0
 80010e6:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 80010e8:	4b05      	ldr	r3, [pc, #20]	@ (8001100 <Motor_Stop+0x34>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2200      	movs	r2, #0
 80010ee:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80010f0:	bf00      	nop
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop
 80010fc:	20000350 	.word	0x20000350
 8001100:	20000308 	.word	0x20000308

08001104 <rightTurn>:

// Hm r phi 90 
void rightTurn(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
    // Tm kha interrupt  trnh b ngt khi ang quay
    lockInterruptDisable_TIM3();
 800110a:	f7ff ff33 	bl	8000f74 <lockInterruptDisable_TIM3>

    Motor_Stop();
 800110e:	f7ff ffdd 	bl	80010cc <Motor_Stop>
    resetGyroAngle();
 8001112:	f7ff ff4b 	bl	8000fac <resetGyroAngle>
    resetLeftEncoder();
 8001116:	f000 f875 	bl	8001204 <resetLeftEncoder>

    // Quay phi: bnh tri tin, bnh phi li
    RightMotor_SetSpeed(-100);
 800111a:	f06f 0063 	mvn.w	r0, #99	@ 0x63
 800111e:	f7ff ff71 	bl	8001004 <RightMotor_SetSpeed>
    LeftMotor_SetSpeed(100);
 8001122:	2064      	movs	r0, #100	@ 0x64
 8001124:	f7ff ffa0 	bl	8001068 <LeftMotor_SetSpeed>

    uint32_t encoder_value = MAX_ENCODER_VALUE;
 8001128:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800112c:	607b      	str	r3, [r7, #4]

    // iu kin dng: khi angle t ~90 hoc encoder t s xung tng ng
    while(angle < 90.0f && encoder_value > (MAX_ENCODER_VALUE - 6650)) {
 800112e:	e007      	b.n	8001140 <rightTurn+0x3c>
        setLeftEncoderValue(TIM3->CNT);
 8001130:	4b11      	ldr	r3, [pc, #68]	@ (8001178 <rightTurn+0x74>)
 8001132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001134:	4618      	mov	r0, r3
 8001136:	f000 f88d 	bl	8001254 <setLeftEncoderValue>
        encoder_value = getLeftEncoderValue();
 800113a:	f000 f89b 	bl	8001274 <getLeftEncoderValue>
 800113e:	6078      	str	r0, [r7, #4]
    while(angle < 90.0f && encoder_value > (MAX_ENCODER_VALUE - 6650)) {
 8001140:	4b0e      	ldr	r3, [pc, #56]	@ (800117c <rightTurn+0x78>)
 8001142:	edd3 7a00 	vldr	s15, [r3]
 8001146:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001180 <rightTurn+0x7c>
 800114a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800114e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001152:	d504      	bpl.n	800115e <rightTurn+0x5a>
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f246 6205 	movw	r2, #26117	@ 0x6605
 800115a:	4293      	cmp	r3, r2
 800115c:	d8e8      	bhi.n	8001130 <rightTurn+0x2c>
        // angle  c cp nht lin tc trong ngt TIM11

    }

    Motor_Stop();
 800115e:	f7ff ffb5 	bl	80010cc <Motor_Stop>
    HAL_Delay(300);
 8001162:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001166:	f004 fb55 	bl	8005814 <HAL_Delay>

    lockInterruptEnable_TIM3();
 800116a:	f7ff ff0a 	bl	8000f82 <lockInterruptEnable_TIM3>
}
 800116e:	bf00      	nop
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	40000400 	.word	0x40000400
 800117c:	200001f4 	.word	0x200001f4
 8001180:	42b40000 	.word	0x42b40000

08001184 <leftTurn>:

// Hm r tri 90 
void leftTurn(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
    lockInterruptDisable_TIM4();
 800118a:	f7ff ff01 	bl	8000f90 <lockInterruptDisable_TIM4>

    Motor_Stop();
 800118e:	f7ff ff9d 	bl	80010cc <Motor_Stop>
    resetGyroAngle();
 8001192:	f7ff ff0b 	bl	8000fac <resetGyroAngle>
    resetRightEncoder();
 8001196:	f000 f849 	bl	800122c <resetRightEncoder>

    // Quay tri: bnh tri li, bnh phi tin
    RightMotor_SetSpeed(100);
 800119a:	2064      	movs	r0, #100	@ 0x64
 800119c:	f7ff ff32 	bl	8001004 <RightMotor_SetSpeed>
    LeftMotor_SetSpeed(-100);
 80011a0:	f06f 0063 	mvn.w	r0, #99	@ 0x63
 80011a4:	f7ff ff60 	bl	8001068 <LeftMotor_SetSpeed>

    uint32_t encoder_value = MAX_ENCODER_VALUE;
 80011a8:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80011ac:	607b      	str	r3, [r7, #4]

    while(angle > -90.0f && encoder_value > (MAX_ENCODER_VALUE - 6650)) {
 80011ae:	e007      	b.n	80011c0 <leftTurn+0x3c>
        setRightEncoderValue(TIM4->CNT);
 80011b0:	4b11      	ldr	r3, [pc, #68]	@ (80011f8 <leftTurn+0x74>)
 80011b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011b4:	4618      	mov	r0, r3
 80011b6:	f000 f869 	bl	800128c <setRightEncoderValue>
        encoder_value = getRightEncoderValue();
 80011ba:	f000 f877 	bl	80012ac <getRightEncoderValue>
 80011be:	6078      	str	r0, [r7, #4]
    while(angle > -90.0f && encoder_value > (MAX_ENCODER_VALUE - 6650)) {
 80011c0:	4b0e      	ldr	r3, [pc, #56]	@ (80011fc <leftTurn+0x78>)
 80011c2:	edd3 7a00 	vldr	s15, [r3]
 80011c6:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001200 <leftTurn+0x7c>
 80011ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011d2:	dd04      	ble.n	80011de <leftTurn+0x5a>
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	f246 6205 	movw	r2, #26117	@ 0x6605
 80011da:	4293      	cmp	r3, r2
 80011dc:	d8e8      	bhi.n	80011b0 <leftTurn+0x2c>
    }

    Motor_Stop();
 80011de:	f7ff ff75 	bl	80010cc <Motor_Stop>
    HAL_Delay(300);
 80011e2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80011e6:	f004 fb15 	bl	8005814 <HAL_Delay>

    lockInterruptEnable_TIM4();
 80011ea:	f7ff fed8 	bl	8000f9e <lockInterruptEnable_TIM4>
}
 80011ee:	bf00      	nop
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40000800 	.word	0x40000800
 80011fc:	200001f4 	.word	0x200001f4
 8001200:	c2b40000 	.word	0xc2b40000

08001204 <resetLeftEncoder>:

static int32_t encA_last = 0;
static int32_t encB_last = 0;

// Reset encoder tri
void resetLeftEncoder(void) {
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
    HAL_TIM_Encoder_Stop(&htim3, TIM_CHANNEL_ALL);
 8001208:	213c      	movs	r1, #60	@ 0x3c
 800120a:	4806      	ldr	r0, [pc, #24]	@ (8001224 <resetLeftEncoder+0x20>)
 800120c:	f006 fc62 	bl	8007ad4 <HAL_TIM_Encoder_Stop>
    TIM3->CNT = MAX_ENCODER_VALUE;
 8001210:	4b05      	ldr	r3, [pc, #20]	@ (8001228 <resetLeftEncoder+0x24>)
 8001212:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001216:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001218:	213c      	movs	r1, #60	@ 0x3c
 800121a:	4802      	ldr	r0, [pc, #8]	@ (8001224 <resetLeftEncoder+0x20>)
 800121c:	f006 fbcc 	bl	80079b8 <HAL_TIM_Encoder_Start>
}
 8001220:	bf00      	nop
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20000398 	.word	0x20000398
 8001228:	40000400 	.word	0x40000400

0800122c <resetRightEncoder>:

// Reset encoder phi
void resetRightEncoder(void) {
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
    HAL_TIM_Encoder_Stop(&htim4, TIM_CHANNEL_ALL);
 8001230:	213c      	movs	r1, #60	@ 0x3c
 8001232:	4806      	ldr	r0, [pc, #24]	@ (800124c <resetRightEncoder+0x20>)
 8001234:	f006 fc4e 	bl	8007ad4 <HAL_TIM_Encoder_Stop>
    TIM4->CNT = MAX_ENCODER_VALUE;
 8001238:	4b05      	ldr	r3, [pc, #20]	@ (8001250 <resetRightEncoder+0x24>)
 800123a:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800123e:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8001240:	213c      	movs	r1, #60	@ 0x3c
 8001242:	4802      	ldr	r0, [pc, #8]	@ (800124c <resetRightEncoder+0x20>)
 8001244:	f006 fbb8 	bl	80079b8 <HAL_TIM_Encoder_Start>
}
 8001248:	bf00      	nop
 800124a:	bd80      	pop	{r7, pc}
 800124c:	200003e0 	.word	0x200003e0
 8001250:	40000800 	.word	0x40000800

08001254 <setLeftEncoderValue>:

// Gn gi tr cho encoder tri
void setLeftEncoderValue(uint32_t value) {
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
    TIM3->CNT = value;
 800125c:	4a04      	ldr	r2, [pc, #16]	@ (8001270 <setLeftEncoderValue+0x1c>)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8001262:	bf00      	nop
 8001264:	370c      	adds	r7, #12
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	40000400 	.word	0x40000400

08001274 <getLeftEncoderValue>:

// Ly gi tr hin ti ca encoder tri
uint32_t getLeftEncoderValue(void) {
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
    return TIM3->CNT;
 8001278:	4b03      	ldr	r3, [pc, #12]	@ (8001288 <getLeftEncoderValue+0x14>)
 800127a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 800127c:	4618      	mov	r0, r3
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	40000400 	.word	0x40000400

0800128c <setRightEncoderValue>:

// Gn gi tr cho encoder phi
void setRightEncoderValue(uint32_t value) {
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
    TIM4->CNT = value;
 8001294:	4a04      	ldr	r2, [pc, #16]	@ (80012a8 <setRightEncoderValue+0x1c>)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6253      	str	r3, [r2, #36]	@ 0x24
}
 800129a:	bf00      	nop
 800129c:	370c      	adds	r7, #12
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr
 80012a6:	bf00      	nop
 80012a8:	40000800 	.word	0x40000800

080012ac <getRightEncoderValue>:

// Ly gi tr hin ti ca encoder phi
uint32_t getRightEncoderValue(void) {
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
    return TIM4->CNT;
 80012b0:	4b03      	ldr	r3, [pc, #12]	@ (80012c0 <getRightEncoderValue+0x14>)
 80012b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	40000800 	.word	0x40000800
 80012c4:	00000000 	.word	0x00000000

080012c8 <Update_Encoder_Speeds>:

// Cp nht tc  gc t encoder
void Update_Encoder_Speeds(void)
{
 80012c8:	b5b0      	push	{r4, r5, r7, lr}
 80012ca:	b086      	sub	sp, #24
 80012cc:	af00      	add	r7, sp, #0
    int32_t encA = __HAL_TIM_GET_COUNTER(&htim3);
 80012ce:	4b36      	ldr	r3, [pc, #216]	@ (80013a8 <Update_Encoder_Speeds+0xe0>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012d4:	617b      	str	r3, [r7, #20]
    int32_t encB = __HAL_TIM_GET_COUNTER(&htim4);
 80012d6:	4b35      	ldr	r3, [pc, #212]	@ (80013ac <Update_Encoder_Speeds+0xe4>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012dc:	613b      	str	r3, [r7, #16]

    int32_t dA = encA - encA_last;
 80012de:	4b34      	ldr	r3, [pc, #208]	@ (80013b0 <Update_Encoder_Speeds+0xe8>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	697a      	ldr	r2, [r7, #20]
 80012e4:	1ad3      	subs	r3, r2, r3
 80012e6:	60fb      	str	r3, [r7, #12]
    int32_t dB = encB - encB_last;
 80012e8:	4b32      	ldr	r3, [pc, #200]	@ (80013b4 <Update_Encoder_Speeds+0xec>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	693a      	ldr	r2, [r7, #16]
 80012ee:	1ad3      	subs	r3, r2, r3
 80012f0:	60bb      	str	r3, [r7, #8]
    encA_last = encA;
 80012f2:	4a2f      	ldr	r2, [pc, #188]	@ (80013b0 <Update_Encoder_Speeds+0xe8>)
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	6013      	str	r3, [r2, #0]
    encB_last = encB;
 80012f8:	4a2e      	ldr	r2, [pc, #184]	@ (80013b4 <Update_Encoder_Speeds+0xec>)
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	6013      	str	r3, [r2, #0]

    float dt = SAMPLE_TIME_MS / 1000.0f;
 80012fe:	4b2e      	ldr	r3, [pc, #184]	@ (80013b8 <Update_Encoder_Speeds+0xf0>)
 8001300:	607b      	str	r3, [r7, #4]
    omegaA = (2.0f * M_PI * dA) / (ENCODER_PPR_A * dt);
 8001302:	68f8      	ldr	r0, [r7, #12]
 8001304:	f7ff f90e 	bl	8000524 <__aeabi_i2d>
 8001308:	a325      	add	r3, pc, #148	@ (adr r3, 80013a0 <Update_Encoder_Speeds+0xd8>)
 800130a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800130e:	f7ff f973 	bl	80005f8 <__aeabi_dmul>
 8001312:	4602      	mov	r2, r0
 8001314:	460b      	mov	r3, r1
 8001316:	4614      	mov	r4, r2
 8001318:	461d      	mov	r5, r3
 800131a:	edd7 7a01 	vldr	s15, [r7, #4]
 800131e:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 8001322:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001326:	ee17 0a90 	vmov	r0, s15
 800132a:	f7ff f90d 	bl	8000548 <__aeabi_f2d>
 800132e:	4602      	mov	r2, r0
 8001330:	460b      	mov	r3, r1
 8001332:	4620      	mov	r0, r4
 8001334:	4629      	mov	r1, r5
 8001336:	f7ff fa89 	bl	800084c <__aeabi_ddiv>
 800133a:	4602      	mov	r2, r0
 800133c:	460b      	mov	r3, r1
 800133e:	4610      	mov	r0, r2
 8001340:	4619      	mov	r1, r3
 8001342:	f7ff fc31 	bl	8000ba8 <__aeabi_d2f>
 8001346:	4603      	mov	r3, r0
 8001348:	4a1c      	ldr	r2, [pc, #112]	@ (80013bc <Update_Encoder_Speeds+0xf4>)
 800134a:	6013      	str	r3, [r2, #0]
    omegaB = (2.0f * M_PI * dB) / (ENCODER_PPR_B * dt);
 800134c:	68b8      	ldr	r0, [r7, #8]
 800134e:	f7ff f8e9 	bl	8000524 <__aeabi_i2d>
 8001352:	a313      	add	r3, pc, #76	@ (adr r3, 80013a0 <Update_Encoder_Speeds+0xd8>)
 8001354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001358:	f7ff f94e 	bl	80005f8 <__aeabi_dmul>
 800135c:	4602      	mov	r2, r0
 800135e:	460b      	mov	r3, r1
 8001360:	4614      	mov	r4, r2
 8001362:	461d      	mov	r5, r3
 8001364:	edd7 7a01 	vldr	s15, [r7, #4]
 8001368:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 800136c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001370:	ee17 0a90 	vmov	r0, s15
 8001374:	f7ff f8e8 	bl	8000548 <__aeabi_f2d>
 8001378:	4602      	mov	r2, r0
 800137a:	460b      	mov	r3, r1
 800137c:	4620      	mov	r0, r4
 800137e:	4629      	mov	r1, r5
 8001380:	f7ff fa64 	bl	800084c <__aeabi_ddiv>
 8001384:	4602      	mov	r2, r0
 8001386:	460b      	mov	r3, r1
 8001388:	4610      	mov	r0, r2
 800138a:	4619      	mov	r1, r3
 800138c:	f7ff fc0c 	bl	8000ba8 <__aeabi_d2f>
 8001390:	4603      	mov	r3, r0
 8001392:	4a0b      	ldr	r2, [pc, #44]	@ (80013c0 <Update_Encoder_Speeds+0xf8>)
 8001394:	6013      	str	r3, [r2, #0]
}
 8001396:	bf00      	nop
 8001398:	3718      	adds	r7, #24
 800139a:	46bd      	mov	sp, r7
 800139c:	bdb0      	pop	{r4, r5, r7, pc}
 800139e:	bf00      	nop
 80013a0:	54442d18 	.word	0x54442d18
 80013a4:	401921fb 	.word	0x401921fb
 80013a8:	20000398 	.word	0x20000398
 80013ac:	200003e0 	.word	0x200003e0
 80013b0:	20000204 	.word	0x20000204
 80013b4:	20000208 	.word	0x20000208
 80013b8:	3dcccccd 	.word	0x3dcccccd
 80013bc:	200001fc 	.word	0x200001fc
 80013c0:	20000200 	.word	0x20000200

080013c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013ca:	f004 f9b1 	bl	8005730 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013ce:	f000 f8ef 	bl	80015b0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  ssd1306_Init();   
 80013d2:	f002 fb45 	bl	8003a60 <ssd1306_Init>
  MPU6050_Init();	
 80013d6:	f002 f8e7 	bl	80035a8 <MPU6050_Init>
  initVL53L0X(1, &hi2c1);
 80013da:	4960      	ldr	r1, [pc, #384]	@ (800155c <main+0x198>)
 80013dc:	2001      	movs	r0, #1
 80013de:	f003 f99b 	bl	8004718 <initVL53L0X>
  initVL53L0X(1, &hi2c2);
 80013e2:	495f      	ldr	r1, [pc, #380]	@ (8001560 <main+0x19c>)
 80013e4:	2001      	movs	r0, #1
 80013e6:	f003 f997 	bl	8004718 <initVL53L0X>
  initVL53L0X(1, &hi2c3);
 80013ea:	495e      	ldr	r1, [pc, #376]	@ (8001564 <main+0x1a0>)
 80013ec:	2001      	movs	r0, #1
 80013ee:	f003 f993 	bl	8004718 <initVL53L0X>
  //.... Initialize other modules and sensors here ...
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013f2:	f000 fba5 	bl	8001b40 <MX_GPIO_Init>
  MX_TIM1_Init();
 80013f6:	f000 f9cf 	bl	8001798 <MX_TIM1_Init>
  MX_TIM2_Init();
 80013fa:	f000 fa79 	bl	80018f0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80013fe:	f000 faf7 	bl	80019f0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001402:	f000 fb49 	bl	8001a98 <MX_TIM4_Init>
  MX_I2C1_Init();
 8001406:	f000 f93d 	bl	8001684 <MX_I2C1_Init>
  MX_I2C2_Init();
 800140a:	f000 f969 	bl	80016e0 <MX_I2C2_Init>
  MX_I2C3_Init();
 800140e:	f000 f995 	bl	800173c <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */ 
	for(uint8_t i = 0; i < 52; i++) {
 8001412:	2300      	movs	r3, #0
 8001414:	71fb      	strb	r3, [r7, #7]
 8001416:	e006      	b.n	8001426 <main+0x62>
		textBuffer[i] = ' ';
 8001418:	79fb      	ldrb	r3, [r7, #7]
 800141a:	4a53      	ldr	r2, [pc, #332]	@ (8001568 <main+0x1a4>)
 800141c:	2120      	movs	r1, #32
 800141e:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < 52; i++) {
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	3301      	adds	r3, #1
 8001424:	71fb      	strb	r3, [r7, #7]
 8001426:	79fb      	ldrb	r3, [r7, #7]
 8001428:	2b33      	cmp	r3, #51	@ 0x33
 800142a:	d9f5      	bls.n	8001418 <main+0x54>
	}
	// Configure the sensor for high accuracy and speed in 20 cm.
	setSignalRateLimit(200);
 800142c:	ed9f 0a4f 	vldr	s0, [pc, #316]	@ 800156c <main+0x1a8>
 8001430:	f003 fbd2 	bl	8004bd8 <setSignalRateLimit>
	setVcselPulsePeriod(VcselPeriodPreRange, 10);
 8001434:	210a      	movs	r1, #10
 8001436:	2000      	movs	r0, #0
 8001438:	f003 fcfe 	bl	8004e38 <setVcselPulsePeriod>
	setVcselPulsePeriod(VcselPeriodFinalRange, 14);
 800143c:	210e      	movs	r1, #14
 800143e:	2001      	movs	r0, #1
 8001440:	f003 fcfa 	bl	8004e38 <setVcselPulsePeriod>
	setMeasurementTimingBudget(300 * 1000UL);
 8001444:	484a      	ldr	r0, [pc, #296]	@ (8001570 <main+0x1ac>)
 8001446:	f003 fbfd 	bl	8004c44 <setMeasurementTimingBudget>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // 1. KIM TRA IMU MI 10ms
	        if (flag_read_imu == 1) {
 800144a:	4b4a      	ldr	r3, [pc, #296]	@ (8001574 <main+0x1b0>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	b2db      	uxtb	r3, r3
 8001450:	2b01      	cmp	r3, #1
 8001452:	d10e      	bne.n	8001472 <main+0xae>
	            MPU6050_Read_Data(&Raw);
 8001454:	4848      	ldr	r0, [pc, #288]	@ (8001578 <main+0x1b4>)
 8001456:	f002 f913 	bl	8003680 <MPU6050_Read_Data>
	            // Truyn dt = 0.01s (tng ng 10ms)  tch phn gc chnh xc
	            updateGyroAngle(Raw.Gz, 0.01f);
 800145a:	4b47      	ldr	r3, [pc, #284]	@ (8001578 <main+0x1b4>)
 800145c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001460:	eddf 0a46 	vldr	s1, [pc, #280]	@ 800157c <main+0x1b8>
 8001464:	eeb0 0a67 	vmov.f32	s0, s15
 8001468:	f7ff fdae 	bl	8000fc8 <updateGyroAngle>

	            // Sau khi c xong th h c xung
	            flag_read_imu = 0;
 800146c:	4b41      	ldr	r3, [pc, #260]	@ (8001574 <main+0x1b0>)
 800146e:	2200      	movs	r2, #0
 8001470:	701a      	strb	r2, [r3, #0]
	        }

	  // 2. IU KHIN NG C
	        RightMotor_SetSpeed(100);
 8001472:	2064      	movs	r0, #100	@ 0x64
 8001474:	f7ff fdc6 	bl	8001004 <RightMotor_SetSpeed>
	        LeftMotor_SetSpeed(100);
 8001478:	2064      	movs	r0, #100	@ 0x64
 800147a:	f7ff fdf5 	bl	8001068 <LeftMotor_SetSpeed>

	  // 3. C CM BIN VL53L0X
	        distance1 = readRangeSingleMillimeters(&hi2c1, 0x29, &distanceStr1);
 800147e:	4a40      	ldr	r2, [pc, #256]	@ (8001580 <main+0x1bc>)
 8001480:	2129      	movs	r1, #41	@ 0x29
 8001482:	4836      	ldr	r0, [pc, #216]	@ (800155c <main+0x198>)
 8001484:	f003 fec2 	bl	800520c <readRangeSingleMillimeters>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	4b3d      	ldr	r3, [pc, #244]	@ (8001584 <main+0x1c0>)
 800148e:	801a      	strh	r2, [r3, #0]
	        distance2 = readRangeSingleMillimeters(&hi2c2, 0x29, &distanceStr2);
 8001490:	4a3d      	ldr	r2, [pc, #244]	@ (8001588 <main+0x1c4>)
 8001492:	2129      	movs	r1, #41	@ 0x29
 8001494:	4832      	ldr	r0, [pc, #200]	@ (8001560 <main+0x19c>)
 8001496:	f003 feb9 	bl	800520c <readRangeSingleMillimeters>
 800149a:	4603      	mov	r3, r0
 800149c:	461a      	mov	r2, r3
 800149e:	4b3b      	ldr	r3, [pc, #236]	@ (800158c <main+0x1c8>)
 80014a0:	801a      	strh	r2, [r3, #0]
	        distance3 = readRangeSingleMillimeters(&hi2c3, 0x29, &distanceStr3);
 80014a2:	4a3b      	ldr	r2, [pc, #236]	@ (8001590 <main+0x1cc>)
 80014a4:	2129      	movs	r1, #41	@ 0x29
 80014a6:	482f      	ldr	r0, [pc, #188]	@ (8001564 <main+0x1a0>)
 80014a8:	f003 feb0 	bl	800520c <readRangeSingleMillimeters>
 80014ac:	4603      	mov	r3, r0
 80014ae:	461a      	mov	r2, r3
 80014b0:	4b38      	ldr	r3, [pc, #224]	@ (8001594 <main+0x1d0>)
 80014b2:	801a      	strh	r2, [r3, #0]

	        sprintf(textBuffer, "D1:%d D2:%d D3:%d\r\n", distance1, distance2, distance3);
 80014b4:	4b33      	ldr	r3, [pc, #204]	@ (8001584 <main+0x1c0>)
 80014b6:	881b      	ldrh	r3, [r3, #0]
 80014b8:	461a      	mov	r2, r3
 80014ba:	4b34      	ldr	r3, [pc, #208]	@ (800158c <main+0x1c8>)
 80014bc:	881b      	ldrh	r3, [r3, #0]
 80014be:	4619      	mov	r1, r3
 80014c0:	4b34      	ldr	r3, [pc, #208]	@ (8001594 <main+0x1d0>)
 80014c2:	881b      	ldrh	r3, [r3, #0]
 80014c4:	9300      	str	r3, [sp, #0]
 80014c6:	460b      	mov	r3, r1
 80014c8:	4933      	ldr	r1, [pc, #204]	@ (8001598 <main+0x1d4>)
 80014ca:	4827      	ldr	r0, [pc, #156]	@ (8001568 <main+0x1a4>)
 80014cc:	f007 fe90 	bl	80091f0 <siprintf>

	  // 4. c trng thi nt PA12 (Chng di phm Non-blocking)
	              static uint32_t last_button_press = 0; // Lu thi im bm nt cui cng

	              if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) == GPIO_PIN_RESET) {
 80014d0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014d4:	4831      	ldr	r0, [pc, #196]	@ (800159c <main+0x1d8>)
 80014d6:	f004 fca1 	bl	8005e1c <HAL_GPIO_ReadPin>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d118      	bne.n	8001512 <main+0x14e>
	                  // Ch nhn lnh nu khong cch gia 2 ln bm ln hn 200ms
	                  if (HAL_GetTick() - last_button_press > 200) {
 80014e0:	f004 f98c 	bl	80057fc <HAL_GetTick>
 80014e4:	4602      	mov	r2, r0
 80014e6:	4b2e      	ldr	r3, [pc, #184]	@ (80015a0 <main+0x1dc>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	1ad3      	subs	r3, r2, r3
 80014ec:	2bc8      	cmp	r3, #200	@ 0xc8
 80014ee:	d910      	bls.n	8001512 <main+0x14e>
	                      stage = (stage + 1) % 4; // chuyn sang ch  tip theo
 80014f0:	4b2c      	ldr	r3, [pc, #176]	@ (80015a4 <main+0x1e0>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	3301      	adds	r3, #1
 80014f6:	425a      	negs	r2, r3
 80014f8:	f003 0303 	and.w	r3, r3, #3
 80014fc:	f002 0203 	and.w	r2, r2, #3
 8001500:	bf58      	it	pl
 8001502:	4253      	negpl	r3, r2
 8001504:	4a27      	ldr	r2, [pc, #156]	@ (80015a4 <main+0x1e0>)
 8001506:	6013      	str	r3, [r2, #0]
	                      last_button_press = HAL_GetTick(); // Cp nht li mc thi gian
 8001508:	f004 f978 	bl	80057fc <HAL_GetTick>
 800150c:	4603      	mov	r3, r0
 800150e:	4a24      	ldr	r2, [pc, #144]	@ (80015a0 <main+0x1dc>)
 8001510:	6013      	str	r3, [r2, #0]
	                  }
	              }
	  // 5. MY TRNG THI (STATE MACHINE)
	        switch (stage)
 8001512:	4b24      	ldr	r3, [pc, #144]	@ (80015a4 <main+0x1e0>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	2b03      	cmp	r3, #3
 8001518:	d897      	bhi.n	800144a <main+0x86>
 800151a:	a201      	add	r2, pc, #4	@ (adr r2, 8001520 <main+0x15c>)
 800151c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001520:	08001531 	.word	0x08001531
 8001524:	08001537 	.word	0x08001537
 8001528:	08001541 	.word	0x08001541
 800152c:	0800154b 	.word	0x0800154b
	        {
	        case 0:
	          Motor_Stop(); // Standby th nn dng ng c
 8001530:	f7ff fdcc 	bl	80010cc <Motor_Stop>
	          break;
 8001534:	e011      	b.n	800155a <main+0x196>
	        case 1:
	          explore(maze, &mouse);
 8001536:	491c      	ldr	r1, [pc, #112]	@ (80015a8 <main+0x1e4>)
 8001538:	481c      	ldr	r0, [pc, #112]	@ (80015ac <main+0x1e8>)
 800153a:	f000 fb3d 	bl	8001bb8 <explore>
	          break;
 800153e:	e00c      	b.n	800155a <main+0x196>
	        case 2:
	          returnToStart(maze, &mouse);
 8001540:	4919      	ldr	r1, [pc, #100]	@ (80015a8 <main+0x1e4>)
 8001542:	481a      	ldr	r0, [pc, #104]	@ (80015ac <main+0x1e8>)
 8001544:	f001 fbee 	bl	8002d24 <returnToStart>
	          break;
 8001548:	e007      	b.n	800155a <main+0x196>
	        case 3:
	          goToOptimal(maze, &mouse, 8, 8);
 800154a:	2308      	movs	r3, #8
 800154c:	2208      	movs	r2, #8
 800154e:	4916      	ldr	r1, [pc, #88]	@ (80015a8 <main+0x1e4>)
 8001550:	4816      	ldr	r0, [pc, #88]	@ (80015ac <main+0x1e8>)
 8001552:	f001 feb5 	bl	80032c0 <goToOptimal>
	          break;
 8001556:	bf00      	nop
 8001558:	e777      	b.n	800144a <main+0x86>
  {
 800155a:	e776      	b.n	800144a <main+0x86>
 800155c:	2000020c 	.word	0x2000020c
 8001560:	20000260 	.word	0x20000260
 8001564:	200002b4 	.word	0x200002b4
 8001568:	20001840 	.word	0x20001840
 800156c:	43480000 	.word	0x43480000
 8001570:	000493e0 	.word	0x000493e0
 8001574:	200001f8 	.word	0x200001f8
 8001578:	200018a4 	.word	0x200018a4
 800157c:	3c23d70a 	.word	0x3c23d70a
 8001580:	20001880 	.word	0x20001880
 8001584:	20001838 	.word	0x20001838
 8001588:	2000188c 	.word	0x2000188c
 800158c:	2000183a 	.word	0x2000183a
 8001590:	20001898 	.word	0x20001898
 8001594:	2000183c 	.word	0x2000183c
 8001598:	0800b600 	.word	0x0800b600
 800159c:	40020000 	.word	0x40020000
 80015a0:	200018d4 	.word	0x200018d4
 80015a4:	20001834 	.word	0x20001834
 80015a8:	20000428 	.word	0x20000428
 80015ac:	20000434 	.word	0x20000434

080015b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b094      	sub	sp, #80	@ 0x50
 80015b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015b6:	f107 0320 	add.w	r3, r7, #32
 80015ba:	2230      	movs	r2, #48	@ 0x30
 80015bc:	2100      	movs	r1, #0
 80015be:	4618      	mov	r0, r3
 80015c0:	f007 ff10 	bl	80093e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015c4:	f107 030c 	add.w	r3, r7, #12
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	605a      	str	r2, [r3, #4]
 80015ce:	609a      	str	r2, [r3, #8]
 80015d0:	60da      	str	r2, [r3, #12]
 80015d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015d4:	2300      	movs	r3, #0
 80015d6:	60bb      	str	r3, [r7, #8]
 80015d8:	4b28      	ldr	r3, [pc, #160]	@ (800167c <SystemClock_Config+0xcc>)
 80015da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015dc:	4a27      	ldr	r2, [pc, #156]	@ (800167c <SystemClock_Config+0xcc>)
 80015de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80015e4:	4b25      	ldr	r3, [pc, #148]	@ (800167c <SystemClock_Config+0xcc>)
 80015e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015ec:	60bb      	str	r3, [r7, #8]
 80015ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015f0:	2300      	movs	r3, #0
 80015f2:	607b      	str	r3, [r7, #4]
 80015f4:	4b22      	ldr	r3, [pc, #136]	@ (8001680 <SystemClock_Config+0xd0>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a21      	ldr	r2, [pc, #132]	@ (8001680 <SystemClock_Config+0xd0>)
 80015fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015fe:	6013      	str	r3, [r2, #0]
 8001600:	4b1f      	ldr	r3, [pc, #124]	@ (8001680 <SystemClock_Config+0xd0>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001608:	607b      	str	r3, [r7, #4]
 800160a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800160c:	2302      	movs	r3, #2
 800160e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001610:	2301      	movs	r3, #1
 8001612:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001614:	2310      	movs	r3, #16
 8001616:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001618:	2302      	movs	r3, #2
 800161a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800161c:	2300      	movs	r3, #0
 800161e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001620:	2308      	movs	r3, #8
 8001622:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001624:	23a8      	movs	r3, #168	@ 0xa8
 8001626:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001628:	2302      	movs	r3, #2
 800162a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800162c:	2304      	movs	r3, #4
 800162e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001630:	f107 0320 	add.w	r3, r7, #32
 8001634:	4618      	mov	r0, r3
 8001636:	f005 fc2d 	bl	8006e94 <HAL_RCC_OscConfig>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001640:	f000 fab4 	bl	8001bac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001644:	230f      	movs	r3, #15
 8001646:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001648:	2302      	movs	r3, #2
 800164a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800164c:	2300      	movs	r3, #0
 800164e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001650:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001654:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001656:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800165a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800165c:	f107 030c 	add.w	r3, r7, #12
 8001660:	2105      	movs	r1, #5
 8001662:	4618      	mov	r0, r3
 8001664:	f005 fe8e 	bl	8007384 <HAL_RCC_ClockConfig>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800166e:	f000 fa9d 	bl	8001bac <Error_Handler>
  }
}
 8001672:	bf00      	nop
 8001674:	3750      	adds	r7, #80	@ 0x50
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40023800 	.word	0x40023800
 8001680:	40007000 	.word	0x40007000

08001684 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001688:	4b12      	ldr	r3, [pc, #72]	@ (80016d4 <MX_I2C1_Init+0x50>)
 800168a:	4a13      	ldr	r2, [pc, #76]	@ (80016d8 <MX_I2C1_Init+0x54>)
 800168c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800168e:	4b11      	ldr	r3, [pc, #68]	@ (80016d4 <MX_I2C1_Init+0x50>)
 8001690:	4a12      	ldr	r2, [pc, #72]	@ (80016dc <MX_I2C1_Init+0x58>)
 8001692:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001694:	4b0f      	ldr	r3, [pc, #60]	@ (80016d4 <MX_I2C1_Init+0x50>)
 8001696:	2200      	movs	r2, #0
 8001698:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800169a:	4b0e      	ldr	r3, [pc, #56]	@ (80016d4 <MX_I2C1_Init+0x50>)
 800169c:	2200      	movs	r2, #0
 800169e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016a0:	4b0c      	ldr	r3, [pc, #48]	@ (80016d4 <MX_I2C1_Init+0x50>)
 80016a2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016a8:	4b0a      	ldr	r3, [pc, #40]	@ (80016d4 <MX_I2C1_Init+0x50>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016ae:	4b09      	ldr	r3, [pc, #36]	@ (80016d4 <MX_I2C1_Init+0x50>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016b4:	4b07      	ldr	r3, [pc, #28]	@ (80016d4 <MX_I2C1_Init+0x50>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016ba:	4b06      	ldr	r3, [pc, #24]	@ (80016d4 <MX_I2C1_Init+0x50>)
 80016bc:	2200      	movs	r2, #0
 80016be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016c0:	4804      	ldr	r0, [pc, #16]	@ (80016d4 <MX_I2C1_Init+0x50>)
 80016c2:	f004 fbc3 	bl	8005e4c <HAL_I2C_Init>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016cc:	f000 fa6e 	bl	8001bac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016d0:	bf00      	nop
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	2000020c 	.word	0x2000020c
 80016d8:	40005400 	.word	0x40005400
 80016dc:	000186a0 	.word	0x000186a0

080016e0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80016e4:	4b12      	ldr	r3, [pc, #72]	@ (8001730 <MX_I2C2_Init+0x50>)
 80016e6:	4a13      	ldr	r2, [pc, #76]	@ (8001734 <MX_I2C2_Init+0x54>)
 80016e8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80016ea:	4b11      	ldr	r3, [pc, #68]	@ (8001730 <MX_I2C2_Init+0x50>)
 80016ec:	4a12      	ldr	r2, [pc, #72]	@ (8001738 <MX_I2C2_Init+0x58>)
 80016ee:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001730 <MX_I2C2_Init+0x50>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80016f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001730 <MX_I2C2_Init+0x50>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001730 <MX_I2C2_Init+0x50>)
 80016fe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001702:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001704:	4b0a      	ldr	r3, [pc, #40]	@ (8001730 <MX_I2C2_Init+0x50>)
 8001706:	2200      	movs	r2, #0
 8001708:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800170a:	4b09      	ldr	r3, [pc, #36]	@ (8001730 <MX_I2C2_Init+0x50>)
 800170c:	2200      	movs	r2, #0
 800170e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001710:	4b07      	ldr	r3, [pc, #28]	@ (8001730 <MX_I2C2_Init+0x50>)
 8001712:	2200      	movs	r2, #0
 8001714:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001716:	4b06      	ldr	r3, [pc, #24]	@ (8001730 <MX_I2C2_Init+0x50>)
 8001718:	2200      	movs	r2, #0
 800171a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800171c:	4804      	ldr	r0, [pc, #16]	@ (8001730 <MX_I2C2_Init+0x50>)
 800171e:	f004 fb95 	bl	8005e4c <HAL_I2C_Init>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001728:	f000 fa40 	bl	8001bac <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800172c:	bf00      	nop
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20000260 	.word	0x20000260
 8001734:	40005800 	.word	0x40005800
 8001738:	000186a0 	.word	0x000186a0

0800173c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001740:	4b12      	ldr	r3, [pc, #72]	@ (800178c <MX_I2C3_Init+0x50>)
 8001742:	4a13      	ldr	r2, [pc, #76]	@ (8001790 <MX_I2C3_Init+0x54>)
 8001744:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001746:	4b11      	ldr	r3, [pc, #68]	@ (800178c <MX_I2C3_Init+0x50>)
 8001748:	4a12      	ldr	r2, [pc, #72]	@ (8001794 <MX_I2C3_Init+0x58>)
 800174a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800174c:	4b0f      	ldr	r3, [pc, #60]	@ (800178c <MX_I2C3_Init+0x50>)
 800174e:	2200      	movs	r2, #0
 8001750:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001752:	4b0e      	ldr	r3, [pc, #56]	@ (800178c <MX_I2C3_Init+0x50>)
 8001754:	2200      	movs	r2, #0
 8001756:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001758:	4b0c      	ldr	r3, [pc, #48]	@ (800178c <MX_I2C3_Init+0x50>)
 800175a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800175e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001760:	4b0a      	ldr	r3, [pc, #40]	@ (800178c <MX_I2C3_Init+0x50>)
 8001762:	2200      	movs	r2, #0
 8001764:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001766:	4b09      	ldr	r3, [pc, #36]	@ (800178c <MX_I2C3_Init+0x50>)
 8001768:	2200      	movs	r2, #0
 800176a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800176c:	4b07      	ldr	r3, [pc, #28]	@ (800178c <MX_I2C3_Init+0x50>)
 800176e:	2200      	movs	r2, #0
 8001770:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001772:	4b06      	ldr	r3, [pc, #24]	@ (800178c <MX_I2C3_Init+0x50>)
 8001774:	2200      	movs	r2, #0
 8001776:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001778:	4804      	ldr	r0, [pc, #16]	@ (800178c <MX_I2C3_Init+0x50>)
 800177a:	f004 fb67 	bl	8005e4c <HAL_I2C_Init>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001784:	f000 fa12 	bl	8001bac <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001788:	bf00      	nop
 800178a:	bd80      	pop	{r7, pc}
 800178c:	200002b4 	.word	0x200002b4
 8001790:	40005c00 	.word	0x40005c00
 8001794:	000186a0 	.word	0x000186a0

08001798 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b096      	sub	sp, #88	@ 0x58
 800179c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800179e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80017a2:	2200      	movs	r2, #0
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	605a      	str	r2, [r3, #4]
 80017a8:	609a      	str	r2, [r3, #8]
 80017aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017ac:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ba:	2200      	movs	r2, #0
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	605a      	str	r2, [r3, #4]
 80017c0:	609a      	str	r2, [r3, #8]
 80017c2:	60da      	str	r2, [r3, #12]
 80017c4:	611a      	str	r2, [r3, #16]
 80017c6:	615a      	str	r2, [r3, #20]
 80017c8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017ca:	1d3b      	adds	r3, r7, #4
 80017cc:	2220      	movs	r2, #32
 80017ce:	2100      	movs	r1, #0
 80017d0:	4618      	mov	r0, r3
 80017d2:	f007 fe07 	bl	80093e4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80017d6:	4b44      	ldr	r3, [pc, #272]	@ (80018e8 <MX_TIM1_Init+0x150>)
 80017d8:	4a44      	ldr	r2, [pc, #272]	@ (80018ec <MX_TIM1_Init+0x154>)
 80017da:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80017dc:	4b42      	ldr	r3, [pc, #264]	@ (80018e8 <MX_TIM1_Init+0x150>)
 80017de:	2200      	movs	r2, #0
 80017e0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017e2:	4b41      	ldr	r3, [pc, #260]	@ (80018e8 <MX_TIM1_Init+0x150>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4199;
 80017e8:	4b3f      	ldr	r3, [pc, #252]	@ (80018e8 <MX_TIM1_Init+0x150>)
 80017ea:	f241 0267 	movw	r2, #4199	@ 0x1067
 80017ee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017f0:	4b3d      	ldr	r3, [pc, #244]	@ (80018e8 <MX_TIM1_Init+0x150>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80017f6:	4b3c      	ldr	r3, [pc, #240]	@ (80018e8 <MX_TIM1_Init+0x150>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017fc:	4b3a      	ldr	r3, [pc, #232]	@ (80018e8 <MX_TIM1_Init+0x150>)
 80017fe:	2200      	movs	r2, #0
 8001800:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001802:	4839      	ldr	r0, [pc, #228]	@ (80018e8 <MX_TIM1_Init+0x150>)
 8001804:	f005 ff8a 	bl	800771c <HAL_TIM_Base_Init>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800180e:	f000 f9cd 	bl	8001bac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001812:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001816:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001818:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800181c:	4619      	mov	r1, r3
 800181e:	4832      	ldr	r0, [pc, #200]	@ (80018e8 <MX_TIM1_Init+0x150>)
 8001820:	f006 fab2 	bl	8007d88 <HAL_TIM_ConfigClockSource>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800182a:	f000 f9bf 	bl	8001bac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800182e:	482e      	ldr	r0, [pc, #184]	@ (80018e8 <MX_TIM1_Init+0x150>)
 8001830:	f005 ffc3 	bl	80077ba <HAL_TIM_PWM_Init>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800183a:	f000 f9b7 	bl	8001bac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800183e:	2300      	movs	r3, #0
 8001840:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001842:	2300      	movs	r3, #0
 8001844:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001846:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800184a:	4619      	mov	r1, r3
 800184c:	4826      	ldr	r0, [pc, #152]	@ (80018e8 <MX_TIM1_Init+0x150>)
 800184e:	f006 fe79 	bl	8008544 <HAL_TIMEx_MasterConfigSynchronization>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001858:	f000 f9a8 	bl	8001bac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800185c:	2360      	movs	r3, #96	@ 0x60
 800185e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001860:	2300      	movs	r3, #0
 8001862:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001864:	2300      	movs	r3, #0
 8001866:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001868:	2300      	movs	r3, #0
 800186a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800186c:	2300      	movs	r3, #0
 800186e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001870:	2300      	movs	r3, #0
 8001872:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001874:	2300      	movs	r3, #0
 8001876:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001878:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800187c:	2204      	movs	r2, #4
 800187e:	4619      	mov	r1, r3
 8001880:	4819      	ldr	r0, [pc, #100]	@ (80018e8 <MX_TIM1_Init+0x150>)
 8001882:	f006 f9bf 	bl	8007c04 <HAL_TIM_PWM_ConfigChannel>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800188c:	f000 f98e 	bl	8001bac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001890:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001894:	2208      	movs	r2, #8
 8001896:	4619      	mov	r1, r3
 8001898:	4813      	ldr	r0, [pc, #76]	@ (80018e8 <MX_TIM1_Init+0x150>)
 800189a:	f006 f9b3 	bl	8007c04 <HAL_TIM_PWM_ConfigChannel>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80018a4:	f000 f982 	bl	8001bac <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80018a8:	2300      	movs	r3, #0
 80018aa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80018ac:	2300      	movs	r3, #0
 80018ae:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80018b0:	2300      	movs	r3, #0
 80018b2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80018b4:	2300      	movs	r3, #0
 80018b6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80018b8:	2300      	movs	r3, #0
 80018ba:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018bc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018c0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80018c2:	2300      	movs	r3, #0
 80018c4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80018c6:	1d3b      	adds	r3, r7, #4
 80018c8:	4619      	mov	r1, r3
 80018ca:	4807      	ldr	r0, [pc, #28]	@ (80018e8 <MX_TIM1_Init+0x150>)
 80018cc:	f006 feb6 	bl	800863c <HAL_TIMEx_ConfigBreakDeadTime>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80018d6:	f000 f969 	bl	8001bac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80018da:	4803      	ldr	r0, [pc, #12]	@ (80018e8 <MX_TIM1_Init+0x150>)
 80018dc:	f002 fc70 	bl	80041c0 <HAL_TIM_MspPostInit>

}
 80018e0:	bf00      	nop
 80018e2:	3758      	adds	r7, #88	@ 0x58
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	20000308 	.word	0x20000308
 80018ec:	40010000 	.word	0x40010000

080018f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b08e      	sub	sp, #56	@ 0x38
 80018f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80018fa:	2200      	movs	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
 80018fe:	605a      	str	r2, [r3, #4]
 8001900:	609a      	str	r2, [r3, #8]
 8001902:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001904:	f107 0320 	add.w	r3, r7, #32
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800190e:	1d3b      	adds	r3, r7, #4
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	60da      	str	r2, [r3, #12]
 800191a:	611a      	str	r2, [r3, #16]
 800191c:	615a      	str	r2, [r3, #20]
 800191e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001920:	4b32      	ldr	r3, [pc, #200]	@ (80019ec <MX_TIM2_Init+0xfc>)
 8001922:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001926:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001928:	4b30      	ldr	r3, [pc, #192]	@ (80019ec <MX_TIM2_Init+0xfc>)
 800192a:	2200      	movs	r2, #0
 800192c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800192e:	4b2f      	ldr	r3, [pc, #188]	@ (80019ec <MX_TIM2_Init+0xfc>)
 8001930:	2200      	movs	r2, #0
 8001932:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4199;
 8001934:	4b2d      	ldr	r3, [pc, #180]	@ (80019ec <MX_TIM2_Init+0xfc>)
 8001936:	f241 0267 	movw	r2, #4199	@ 0x1067
 800193a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800193c:	4b2b      	ldr	r3, [pc, #172]	@ (80019ec <MX_TIM2_Init+0xfc>)
 800193e:	2200      	movs	r2, #0
 8001940:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001942:	4b2a      	ldr	r3, [pc, #168]	@ (80019ec <MX_TIM2_Init+0xfc>)
 8001944:	2200      	movs	r2, #0
 8001946:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001948:	4828      	ldr	r0, [pc, #160]	@ (80019ec <MX_TIM2_Init+0xfc>)
 800194a:	f005 fee7 	bl	800771c <HAL_TIM_Base_Init>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001954:	f000 f92a 	bl	8001bac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001958:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800195c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800195e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001962:	4619      	mov	r1, r3
 8001964:	4821      	ldr	r0, [pc, #132]	@ (80019ec <MX_TIM2_Init+0xfc>)
 8001966:	f006 fa0f 	bl	8007d88 <HAL_TIM_ConfigClockSource>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001970:	f000 f91c 	bl	8001bac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001974:	481d      	ldr	r0, [pc, #116]	@ (80019ec <MX_TIM2_Init+0xfc>)
 8001976:	f005 ff20 	bl	80077ba <HAL_TIM_PWM_Init>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001980:	f000 f914 	bl	8001bac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001984:	2300      	movs	r3, #0
 8001986:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001988:	2300      	movs	r3, #0
 800198a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800198c:	f107 0320 	add.w	r3, r7, #32
 8001990:	4619      	mov	r1, r3
 8001992:	4816      	ldr	r0, [pc, #88]	@ (80019ec <MX_TIM2_Init+0xfc>)
 8001994:	f006 fdd6 	bl	8008544 <HAL_TIMEx_MasterConfigSynchronization>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800199e:	f000 f905 	bl	8001bac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019a2:	2360      	movs	r3, #96	@ 0x60
 80019a4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80019a6:	2300      	movs	r3, #0
 80019a8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019aa:	2300      	movs	r3, #0
 80019ac:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019ae:	2300      	movs	r3, #0
 80019b0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019b2:	1d3b      	adds	r3, r7, #4
 80019b4:	2204      	movs	r2, #4
 80019b6:	4619      	mov	r1, r3
 80019b8:	480c      	ldr	r0, [pc, #48]	@ (80019ec <MX_TIM2_Init+0xfc>)
 80019ba:	f006 f923 	bl	8007c04 <HAL_TIM_PWM_ConfigChannel>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80019c4:	f000 f8f2 	bl	8001bac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019c8:	1d3b      	adds	r3, r7, #4
 80019ca:	2208      	movs	r2, #8
 80019cc:	4619      	mov	r1, r3
 80019ce:	4807      	ldr	r0, [pc, #28]	@ (80019ec <MX_TIM2_Init+0xfc>)
 80019d0:	f006 f918 	bl	8007c04 <HAL_TIM_PWM_ConfigChannel>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80019da:	f000 f8e7 	bl	8001bac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80019de:	4803      	ldr	r0, [pc, #12]	@ (80019ec <MX_TIM2_Init+0xfc>)
 80019e0:	f002 fbee 	bl	80041c0 <HAL_TIM_MspPostInit>

}
 80019e4:	bf00      	nop
 80019e6:	3738      	adds	r7, #56	@ 0x38
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	20000350 	.word	0x20000350

080019f0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b08c      	sub	sp, #48	@ 0x30
 80019f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80019f6:	f107 030c 	add.w	r3, r7, #12
 80019fa:	2224      	movs	r2, #36	@ 0x24
 80019fc:	2100      	movs	r1, #0
 80019fe:	4618      	mov	r0, r3
 8001a00:	f007 fcf0 	bl	80093e4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a04:	1d3b      	adds	r3, r7, #4
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a0c:	4b20      	ldr	r3, [pc, #128]	@ (8001a90 <MX_TIM3_Init+0xa0>)
 8001a0e:	4a21      	ldr	r2, [pc, #132]	@ (8001a94 <MX_TIM3_Init+0xa4>)
 8001a10:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001a12:	4b1f      	ldr	r3, [pc, #124]	@ (8001a90 <MX_TIM3_Init+0xa0>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a18:	4b1d      	ldr	r3, [pc, #116]	@ (8001a90 <MX_TIM3_Init+0xa0>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a1e:	4b1c      	ldr	r3, [pc, #112]	@ (8001a90 <MX_TIM3_Init+0xa0>)
 8001a20:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a24:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a26:	4b1a      	ldr	r3, [pc, #104]	@ (8001a90 <MX_TIM3_Init+0xa0>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a2c:	4b18      	ldr	r3, [pc, #96]	@ (8001a90 <MX_TIM3_Init+0xa0>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a32:	2303      	movs	r3, #3
 8001a34:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a36:	2300      	movs	r3, #0
 8001a38:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001a42:	2300      	movs	r3, #0
 8001a44:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a46:	2300      	movs	r3, #0
 8001a48:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001a52:	2300      	movs	r3, #0
 8001a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001a56:	f107 030c 	add.w	r3, r7, #12
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	480c      	ldr	r0, [pc, #48]	@ (8001a90 <MX_TIM3_Init+0xa0>)
 8001a5e:	f005 ff05 	bl	800786c <HAL_TIM_Encoder_Init>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001a68:	f000 f8a0 	bl	8001bac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a70:	2300      	movs	r3, #0
 8001a72:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a74:	1d3b      	adds	r3, r7, #4
 8001a76:	4619      	mov	r1, r3
 8001a78:	4805      	ldr	r0, [pc, #20]	@ (8001a90 <MX_TIM3_Init+0xa0>)
 8001a7a:	f006 fd63 	bl	8008544 <HAL_TIMEx_MasterConfigSynchronization>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001a84:	f000 f892 	bl	8001bac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a88:	bf00      	nop
 8001a8a:	3730      	adds	r7, #48	@ 0x30
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	20000398 	.word	0x20000398
 8001a94:	40000400 	.word	0x40000400

08001a98 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b08c      	sub	sp, #48	@ 0x30
 8001a9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a9e:	f107 030c 	add.w	r3, r7, #12
 8001aa2:	2224      	movs	r2, #36	@ 0x24
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f007 fc9c 	bl	80093e4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aac:	1d3b      	adds	r3, r7, #4
 8001aae:	2200      	movs	r2, #0
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001ab4:	4b20      	ldr	r3, [pc, #128]	@ (8001b38 <MX_TIM4_Init+0xa0>)
 8001ab6:	4a21      	ldr	r2, [pc, #132]	@ (8001b3c <MX_TIM4_Init+0xa4>)
 8001ab8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001aba:	4b1f      	ldr	r3, [pc, #124]	@ (8001b38 <MX_TIM4_Init+0xa0>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ac0:	4b1d      	ldr	r3, [pc, #116]	@ (8001b38 <MX_TIM4_Init+0xa0>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001ac6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b38 <MX_TIM4_Init+0xa0>)
 8001ac8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001acc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ace:	4b1a      	ldr	r3, [pc, #104]	@ (8001b38 <MX_TIM4_Init+0xa0>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ad4:	4b18      	ldr	r3, [pc, #96]	@ (8001b38 <MX_TIM4_Init+0xa0>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001ada:	2303      	movs	r3, #3
 8001adc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001aea:	2300      	movs	r3, #0
 8001aec:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001aee:	2300      	movs	r3, #0
 8001af0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001af2:	2301      	movs	r3, #1
 8001af4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001af6:	2300      	movs	r3, #0
 8001af8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001afa:	2300      	movs	r3, #0
 8001afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001afe:	f107 030c 	add.w	r3, r7, #12
 8001b02:	4619      	mov	r1, r3
 8001b04:	480c      	ldr	r0, [pc, #48]	@ (8001b38 <MX_TIM4_Init+0xa0>)
 8001b06:	f005 feb1 	bl	800786c <HAL_TIM_Encoder_Init>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001b10:	f000 f84c 	bl	8001bac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b14:	2300      	movs	r3, #0
 8001b16:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b1c:	1d3b      	adds	r3, r7, #4
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4805      	ldr	r0, [pc, #20]	@ (8001b38 <MX_TIM4_Init+0xa0>)
 8001b22:	f006 fd0f 	bl	8008544 <HAL_TIMEx_MasterConfigSynchronization>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001b2c:	f000 f83e 	bl	8001bac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001b30:	bf00      	nop
 8001b32:	3730      	adds	r7, #48	@ 0x30
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	200003e0 	.word	0x200003e0
 8001b3c:	40000800 	.word	0x40000800

08001b40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b085      	sub	sp, #20
 8001b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b46:	2300      	movs	r3, #0
 8001b48:	60fb      	str	r3, [r7, #12]
 8001b4a:	4b17      	ldr	r3, [pc, #92]	@ (8001ba8 <MX_GPIO_Init+0x68>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4e:	4a16      	ldr	r2, [pc, #88]	@ (8001ba8 <MX_GPIO_Init+0x68>)
 8001b50:	f043 0301 	orr.w	r3, r3, #1
 8001b54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b56:	4b14      	ldr	r3, [pc, #80]	@ (8001ba8 <MX_GPIO_Init+0x68>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b62:	2300      	movs	r3, #0
 8001b64:	60bb      	str	r3, [r7, #8]
 8001b66:	4b10      	ldr	r3, [pc, #64]	@ (8001ba8 <MX_GPIO_Init+0x68>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6a:	4a0f      	ldr	r2, [pc, #60]	@ (8001ba8 <MX_GPIO_Init+0x68>)
 8001b6c:	f043 0302 	orr.w	r3, r3, #2
 8001b70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b72:	4b0d      	ldr	r3, [pc, #52]	@ (8001ba8 <MX_GPIO_Init+0x68>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	60bb      	str	r3, [r7, #8]
 8001b7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b7e:	2300      	movs	r3, #0
 8001b80:	607b      	str	r3, [r7, #4]
 8001b82:	4b09      	ldr	r3, [pc, #36]	@ (8001ba8 <MX_GPIO_Init+0x68>)
 8001b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b86:	4a08      	ldr	r2, [pc, #32]	@ (8001ba8 <MX_GPIO_Init+0x68>)
 8001b88:	f043 0304 	orr.w	r3, r3, #4
 8001b8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b8e:	4b06      	ldr	r3, [pc, #24]	@ (8001ba8 <MX_GPIO_Init+0x68>)
 8001b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b92:	f003 0304 	and.w	r3, r3, #4
 8001b96:	607b      	str	r3, [r7, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b9a:	bf00      	nop
 8001b9c:	3714      	adds	r7, #20
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	40023800 	.word	0x40023800

08001bac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bb0:	b672      	cpsid	i
}
 8001bb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bb4:	bf00      	nop
 8001bb6:	e7fd      	b.n	8001bb4 <Error_Handler+0x8>

08001bb8 <explore>:
    printf("Initialized\n");
    fetchMouseData(*mouse);
}

void explore(cell_type maze[][MAZE_SIZE], mouse_type *mouse)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b08c      	sub	sp, #48	@ 0x30
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	6039      	str	r1, [r7, #0]
    while (1)
    {
        // If nothing unknown remains, we are done
        point_type target = findNearestUnknown(maze, mouse->x, mouse->y);
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	685a      	ldr	r2, [r3, #4]
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	f107 0008 	add.w	r0, r7, #8
 8001bce:	6879      	ldr	r1, [r7, #4]
 8001bd0:	f000 ff58 	bl	8002a84 <findNearestUnknown>
        if (target.x == -1)
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bda:	d103      	bne.n	8001be4 <explore+0x2c>
        {
            printf("Exploration completed\n");
 8001bdc:	484d      	ldr	r0, [pc, #308]	@ (8001d14 <explore+0x15c>)
 8001bde:	f007 faff 	bl	80091e0 <puts>
        if (!moved || (mouse->x == prev_x && mouse->y == prev_y))
        {
            goTo(maze, mouse, target.x, target.y);
        }
    }
}
 8001be2:	e093      	b.n	8001d0c <explore+0x154>
        int prev_x = mouse->x, prev_y = mouse->y;
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	623b      	str	r3, [r7, #32]
        int x = mouse->x, y = mouse->y;
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	61fb      	str	r3, [r7, #28]
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	61bb      	str	r3, [r7, #24]
        bool moved = false;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        for (int dir = 0; dir < 4; dir++)
 8001c02:	2300      	movs	r3, #0
 8001c04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c06:	e064      	b.n	8001cd2 <explore+0x11a>
            int nx = x + DELTA_X[dir];
 8001c08:	4a43      	ldr	r2, [pc, #268]	@ (8001d18 <explore+0x160>)
 8001c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c10:	69fa      	ldr	r2, [r7, #28]
 8001c12:	4413      	add	r3, r2
 8001c14:	617b      	str	r3, [r7, #20]
            int ny = y + DELTA_Y[dir];
 8001c16:	4a41      	ldr	r2, [pc, #260]	@ (8001d1c <explore+0x164>)
 8001c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c1e:	69ba      	ldr	r2, [r7, #24]
 8001c20:	4413      	add	r3, r2
 8001c22:	613b      	str	r3, [r7, #16]
            if (!isValid(nx, ny)) continue;
 8001c24:	6939      	ldr	r1, [r7, #16]
 8001c26:	6978      	ldr	r0, [r7, #20]
 8001c28:	f000 fab4 	bl	8002194 <isValid>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	f083 0301 	eor.w	r3, r3, #1
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d144      	bne.n	8001cc2 <explore+0x10a>
            if (maze[ny][nx].known) continue; // don't enter explored cells
 8001c38:	693a      	ldr	r2, [r7, #16]
 8001c3a:	4613      	mov	r3, r2
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	4413      	add	r3, r2
 8001c40:	019b      	lsls	r3, r3, #6
 8001c42:	461a      	mov	r2, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	1899      	adds	r1, r3, r2
 8001c48:	697a      	ldr	r2, [r7, #20]
 8001c4a:	4613      	mov	r3, r2
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	4413      	add	r3, r2
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	440b      	add	r3, r1
 8001c54:	3301      	adds	r3, #1
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d134      	bne.n	8001cc6 <explore+0x10e>
            if ((maze[y][x].wall >> (3 - dir)) & 1) continue; // 1 = wall present
 8001c5c:	69ba      	ldr	r2, [r7, #24]
 8001c5e:	4613      	mov	r3, r2
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	4413      	add	r3, r2
 8001c64:	019b      	lsls	r3, r3, #6
 8001c66:	461a      	mov	r2, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	1899      	adds	r1, r3, r2
 8001c6c:	69fa      	ldr	r2, [r7, #28]
 8001c6e:	4613      	mov	r3, r2
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	4413      	add	r3, r2
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	440b      	add	r3, r1
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c7e:	f1c3 0303 	rsb	r3, r3, #3
 8001c82:	fa42 f303 	asr.w	r3, r2, r3
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d11d      	bne.n	8001cca <explore+0x112>
            rotateTo(mouse, (float) dir + 1); // NESW are 1,2,3,4
 8001c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c90:	ee07 3a90 	vmov	s15, r3
 8001c94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c98:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001c9c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ca0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ca4:	6838      	ldr	r0, [r7, #0]
 8001ca6:	f000 f9d5 	bl	8002054 <rotateTo>
            forward(maze, mouse);
 8001caa:	6839      	ldr	r1, [r7, #0]
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f000 f837 	bl	8001d20 <forward>
            setWall(maze, mouse);
 8001cb2:	6839      	ldr	r1, [r7, #0]
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f000 fa8a 	bl	80021ce <setWall>
            moved = true;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 8001cc0:	e00a      	b.n	8001cd8 <explore+0x120>
            if (!isValid(nx, ny)) continue;
 8001cc2:	bf00      	nop
 8001cc4:	e002      	b.n	8001ccc <explore+0x114>
            if (maze[ny][nx].known) continue; // don't enter explored cells
 8001cc6:	bf00      	nop
 8001cc8:	e000      	b.n	8001ccc <explore+0x114>
            if ((maze[y][x].wall >> (3 - dir)) & 1) continue; // 1 = wall present
 8001cca:	bf00      	nop
        for (int dir = 0; dir < 4; dir++)
 8001ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cce:	3301      	adds	r3, #1
 8001cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001cd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cd4:	2b03      	cmp	r3, #3
 8001cd6:	dd97      	ble.n	8001c08 <explore+0x50>
        if (!moved || (mouse->x == prev_x && mouse->y == prev_y))
 8001cd8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001cdc:	f083 0301 	eor.w	r3, r3, #1
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d10b      	bne.n	8001cfe <explore+0x146>
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cec:	429a      	cmp	r2, r3
 8001cee:	f47f af68 	bne.w	8001bc2 <explore+0xa>
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	6a3a      	ldr	r2, [r7, #32]
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	f47f af62 	bne.w	8001bc2 <explore+0xa>
            goTo(maze, mouse, target.x, target.y);
 8001cfe:	68ba      	ldr	r2, [r7, #8]
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	6839      	ldr	r1, [r7, #0]
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f000 fd53 	bl	80027b0 <goTo>
    {
 8001d0a:	e75a      	b.n	8001bc2 <explore+0xa>
}
 8001d0c:	3730      	adds	r7, #48	@ 0x30
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	0800b628 	.word	0x0800b628
 8001d18:	0800b780 	.word	0x0800b780
 8001d1c:	0800b790 	.word	0x0800b790

08001d20 <forward>:
    else if (d == 0.5f) printf("North West (%.1f)", d);
    printf("\n");
}

void forward(cell_type maze[][MAZE_SIZE], mouse_type *mouse)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af02      	add	r7, sp, #8
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	6039      	str	r1, [r7, #0]
    printf("Gone to x: %i y:%i\n", mouse->x, mouse->y);
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	6859      	ldr	r1, [r3, #4]
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	461a      	mov	r2, r3
 8001d34:	4887      	ldr	r0, [pc, #540]	@ (8001f54 <forward+0x234>)
 8001d36:	f007 f9eb 	bl	8009110 <iprintf>
    float d = mouse->direction;
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	60fb      	str	r3, [r7, #12]
    if (d >= 0.5f && d <= 1.5f) mouse->y--; // N
 8001d40:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d44:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001d48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d50:	db0d      	blt.n	8001d6e <forward+0x4e>
 8001d52:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d56:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8001d5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d62:	d804      	bhi.n	8001d6e <forward+0x4e>
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	1e5a      	subs	r2, r3, #1
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	609a      	str	r2, [r3, #8]
    if (d >= 2.5f && d <= 3.5f) mouse->y++; // S
 8001d6e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d72:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8001d76:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d7e:	db0d      	blt.n	8001d9c <forward+0x7c>
 8001d80:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d84:	eeb0 7a0c 	vmov.f32	s14, #12	@ 0x40600000  3.5
 8001d88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d90:	d804      	bhi.n	8001d9c <forward+0x7c>
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	1c5a      	adds	r2, r3, #1
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	609a      	str	r2, [r3, #8]
    if (d >= 1.5f && d <= 2.5f) mouse->x++; // E
 8001d9c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001da0:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8001da4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dac:	db0d      	blt.n	8001dca <forward+0xaa>
 8001dae:	edd7 7a03 	vldr	s15, [r7, #12]
 8001db2:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8001db6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dbe:	d804      	bhi.n	8001dca <forward+0xaa>
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	1c5a      	adds	r2, r3, #1
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	605a      	str	r2, [r3, #4]
    if ((d >= 3.5f && d <= 4.0f) || (d >= 0.0f && d <= 0.5f)) mouse->x--; // W
 8001dca:	edd7 7a03 	vldr	s15, [r7, #12]
 8001dce:	eeb0 7a0c 	vmov.f32	s14, #12	@ 0x40600000  3.5
 8001dd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dda:	db08      	blt.n	8001dee <forward+0xce>
 8001ddc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001de0:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001de4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001de8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dec:	d90f      	bls.n	8001e0e <forward+0xee>
 8001dee:	edd7 7a03 	vldr	s15, [r7, #12]
 8001df2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001df6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dfa:	db0d      	blt.n	8001e18 <forward+0xf8>
 8001dfc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e00:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001e04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e0c:	d804      	bhi.n	8001e18 <forward+0xf8>
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	1e5a      	subs	r2, r3, #1
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	605a      	str	r2, [r3, #4]

    ssd1306_Fill(Black);               // xoa man hinh
 8001e18:	2000      	movs	r0, #0
 8001e1a:	f001 fe8b 	bl	8003b34 <ssd1306_Fill>

    ssd1306_SetCursor(1, 0);
 8001e1e:	2100      	movs	r1, #0
 8001e20:	2001      	movs	r0, #1
 8001e22:	f001 ffd3 	bl	8003dcc <ssd1306_SetCursor>
    ssd1306_WriteString("Cell:", Font_7x10, White);
 8001e26:	4b4c      	ldr	r3, [pc, #304]	@ (8001f58 <forward+0x238>)
 8001e28:	2201      	movs	r2, #1
 8001e2a:	9200      	str	r2, [sp, #0]
 8001e2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e2e:	484b      	ldr	r0, [pc, #300]	@ (8001f5c <forward+0x23c>)
 8001e30:	f001 ffa6 	bl	8003d80 <ssd1306_WriteString>
    ssd1306_SetCursor(30, 0);
 8001e34:	2100      	movs	r1, #0
 8001e36:	201e      	movs	r0, #30
 8001e38:	f001 ffc8 	bl	8003dcc <ssd1306_SetCursor>
    sprintf(buffer1, "%u", maze[mouse->y][mouse->x].wall); // Convert cell to string
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	461a      	mov	r2, r3
 8001e42:	4613      	mov	r3, r2
 8001e44:	009b      	lsls	r3, r3, #2
 8001e46:	4413      	add	r3, r2
 8001e48:	019b      	lsls	r3, r3, #6
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	1899      	adds	r1, r3, r2
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	685a      	ldr	r2, [r3, #4]
 8001e54:	4613      	mov	r3, r2
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	4413      	add	r3, r2
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	440b      	add	r3, r1
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	461a      	mov	r2, r3
 8001e62:	493f      	ldr	r1, [pc, #252]	@ (8001f60 <forward+0x240>)
 8001e64:	483f      	ldr	r0, [pc, #252]	@ (8001f64 <forward+0x244>)
 8001e66:	f007 f9c3 	bl	80091f0 <siprintf>
    ssd1306_WriteString(buffer1, Font_7x10, White);
 8001e6a:	4b3b      	ldr	r3, [pc, #236]	@ (8001f58 <forward+0x238>)
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	9200      	str	r2, [sp, #0]
 8001e70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e72:	483c      	ldr	r0, [pc, #240]	@ (8001f64 <forward+0x244>)
 8001e74:	f001 ff84 	bl	8003d80 <ssd1306_WriteString>

    ssd1306_SetCursor(1, 9);
 8001e78:	2109      	movs	r1, #9
 8001e7a:	2001      	movs	r0, #1
 8001e7c:	f001 ffa6 	bl	8003dcc <ssd1306_SetCursor>
    ssd1306_WriteString("Coor:", Font_7x10, White);
 8001e80:	4b35      	ldr	r3, [pc, #212]	@ (8001f58 <forward+0x238>)
 8001e82:	2201      	movs	r2, #1
 8001e84:	9200      	str	r2, [sp, #0]
 8001e86:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e88:	4837      	ldr	r0, [pc, #220]	@ (8001f68 <forward+0x248>)
 8001e8a:	f001 ff79 	bl	8003d80 <ssd1306_WriteString>
    ssd1306_SetCursor(30, 9);
 8001e8e:	2109      	movs	r1, #9
 8001e90:	201e      	movs	r0, #30
 8001e92:	f001 ff9b 	bl	8003dcc <ssd1306_SetCursor>
    sprintf(buffer2, "(%d,%d)", mouse->x, mouse->y); // Convert x, y to string
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	685a      	ldr	r2, [r3, #4]
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	4933      	ldr	r1, [pc, #204]	@ (8001f6c <forward+0x24c>)
 8001ea0:	4833      	ldr	r0, [pc, #204]	@ (8001f70 <forward+0x250>)
 8001ea2:	f007 f9a5 	bl	80091f0 <siprintf>
    ssd1306_WriteString(buffer2, Font_7x10, White);
 8001ea6:	4b2c      	ldr	r3, [pc, #176]	@ (8001f58 <forward+0x238>)
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	9200      	str	r2, [sp, #0]
 8001eac:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001eae:	4830      	ldr	r0, [pc, #192]	@ (8001f70 <forward+0x250>)
 8001eb0:	f001 ff66 	bl	8003d80 <ssd1306_WriteString>

    ssd1306_SetCursor(1, 18);
 8001eb4:	2112      	movs	r1, #18
 8001eb6:	2001      	movs	r0, #1
 8001eb8:	f001 ff88 	bl	8003dcc <ssd1306_SetCursor>
    ssd1306_WriteString("Dirt:", Font_7x10, White);
 8001ebc:	4b26      	ldr	r3, [pc, #152]	@ (8001f58 <forward+0x238>)
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	9200      	str	r2, [sp, #0]
 8001ec2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ec4:	482b      	ldr	r0, [pc, #172]	@ (8001f74 <forward+0x254>)
 8001ec6:	f001 ff5b 	bl	8003d80 <ssd1306_WriteString>
    ssd1306_SetCursor(30, 18);
 8001eca:	2112      	movs	r1, #18
 8001ecc:	201e      	movs	r0, #30
 8001ece:	f001 ff7d 	bl	8003dcc <ssd1306_SetCursor>
    sprintf(buffer3, "%f", mouse->direction); // Convert direction to string
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7fe fb36 	bl	8000548 <__aeabi_f2d>
 8001edc:	4602      	mov	r2, r0
 8001ede:	460b      	mov	r3, r1
 8001ee0:	4925      	ldr	r1, [pc, #148]	@ (8001f78 <forward+0x258>)
 8001ee2:	4826      	ldr	r0, [pc, #152]	@ (8001f7c <forward+0x25c>)
 8001ee4:	f007 f984 	bl	80091f0 <siprintf>
    ssd1306_WriteString(buffer3, Font_7x10, White);
 8001ee8:	4b1b      	ldr	r3, [pc, #108]	@ (8001f58 <forward+0x238>)
 8001eea:	2201      	movs	r2, #1
 8001eec:	9200      	str	r2, [sp, #0]
 8001eee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ef0:	4822      	ldr	r0, [pc, #136]	@ (8001f7c <forward+0x25c>)
 8001ef2:	f001 ff45 	bl	8003d80 <ssd1306_WriteString>

    ssd1306_SetCursor(1, 27);
 8001ef6:	211b      	movs	r1, #27
 8001ef8:	2001      	movs	r0, #1
 8001efa:	f001 ff67 	bl	8003dcc <ssd1306_SetCursor>
    ssd1306_WriteString("Stage:", Font_7x10, White);
 8001efe:	4b16      	ldr	r3, [pc, #88]	@ (8001f58 <forward+0x238>)
 8001f00:	2201      	movs	r2, #1
 8001f02:	9200      	str	r2, [sp, #0]
 8001f04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f06:	481e      	ldr	r0, [pc, #120]	@ (8001f80 <forward+0x260>)
 8001f08:	f001 ff3a 	bl	8003d80 <ssd1306_WriteString>
    ssd1306_SetCursor(30, 27);
 8001f0c:	211b      	movs	r1, #27
 8001f0e:	201e      	movs	r0, #30
 8001f10:	f001 ff5c 	bl	8003dcc <ssd1306_SetCursor>
    sprintf(buffer4, "%d", stage); // Convert direction to string
 8001f14:	4b1b      	ldr	r3, [pc, #108]	@ (8001f84 <forward+0x264>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	461a      	mov	r2, r3
 8001f1a:	491b      	ldr	r1, [pc, #108]	@ (8001f88 <forward+0x268>)
 8001f1c:	481b      	ldr	r0, [pc, #108]	@ (8001f8c <forward+0x26c>)
 8001f1e:	f007 f967 	bl	80091f0 <siprintf>
    ssd1306_WriteString(buffer4, Font_7x10, White);
 8001f22:	4b0d      	ldr	r3, [pc, #52]	@ (8001f58 <forward+0x238>)
 8001f24:	2201      	movs	r2, #1
 8001f26:	9200      	str	r2, [sp, #0]
 8001f28:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f2a:	4818      	ldr	r0, [pc, #96]	@ (8001f8c <forward+0x26c>)
 8001f2c:	f001 ff28 	bl	8003d80 <ssd1306_WriteString>

    ssd1306_UpdateScreen();
 8001f30:	f001 fe18 	bl	8003b64 <ssd1306_UpdateScreen>

    RightMotor_SetSpeed(78);   // Motor A chy thun 78%
 8001f34:	204e      	movs	r0, #78	@ 0x4e
 8001f36:	f7ff f865 	bl	8001004 <RightMotor_SetSpeed>
    LeftMotor_SetSpeed(78);  // Motor B chy nghch 78%
 8001f3a:	204e      	movs	r0, #78	@ 0x4e
 8001f3c:	f7ff f894 	bl	8001068 <LeftMotor_SetSpeed>

    Update_Encoder_Speeds(); // Theo di omegaA, omegaB trong Live Expressions
 8001f40:	f7ff f9c2 	bl	80012c8 <Update_Encoder_Speeds>
    HAL_Delay(FORWARD_TIME);
 8001f44:	20c8      	movs	r0, #200	@ 0xc8
 8001f46:	f003 fc65 	bl	8005814 <HAL_Delay>
}
 8001f4a:	bf00      	nop
 8001f4c:	3710      	adds	r7, #16
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	0800b714 	.word	0x0800b714
 8001f58:	0800bf0c 	.word	0x0800bf0c
 8001f5c:	0800b728 	.word	0x0800b728
 8001f60:	0800b730 	.word	0x0800b730
 8001f64:	200018d8 	.word	0x200018d8
 8001f68:	0800b734 	.word	0x0800b734
 8001f6c:	0800b73c 	.word	0x0800b73c
 8001f70:	200018ec 	.word	0x200018ec
 8001f74:	0800b744 	.word	0x0800b744
 8001f78:	0800b74c 	.word	0x0800b74c
 8001f7c:	20001900 	.word	0x20001900
 8001f80:	0800b750 	.word	0x0800b750
 8001f84:	20001834 	.word	0x20001834
 8001f88:	0800b758 	.word	0x0800b758
 8001f8c:	20001914 	.word	0x20001914

08001f90 <turnRight>:


void turnRight(mouse_type *mouse, float direction)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	ed87 0a00 	vstr	s0, [r7]
    rightTurn();
 8001f9c:	f7ff f8b2 	bl	8001104 <rightTurn>
	mouse->direction = fmodf(mouse->direction + direction, 4.0f);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	ed93 7a00 	vldr	s14, [r3]
 8001fa6:	edd7 7a00 	vldr	s15, [r7]
 8001faa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fae:	eef1 0a00 	vmov.f32	s1, #16	@ 0x40800000  4.0
 8001fb2:	eeb0 0a67 	vmov.f32	s0, s15
 8001fb6:	f009 fa4f 	bl	800b458 <fmodf>
 8001fba:	eef0 7a40 	vmov.f32	s15, s0
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	edc3 7a00 	vstr	s15, [r3]
    if (mouse->direction < 0.0f) mouse->direction += 4.0f;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	edd3 7a00 	vldr	s15, [r3]
 8001fca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fd2:	d400      	bmi.n	8001fd6 <turnRight+0x46>
}
 8001fd4:	e009      	b.n	8001fea <turnRight+0x5a>
    if (mouse->direction < 0.0f) mouse->direction += 4.0f;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	edd3 7a00 	vldr	s15, [r3]
 8001fdc:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001fe0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	edc3 7a00 	vstr	s15, [r3]
}
 8001fea:	bf00      	nop
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <turnLeft>:

void turnLeft(mouse_type *mouse, float direction)
{
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	b082      	sub	sp, #8
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
 8001ffa:	ed87 0a00 	vstr	s0, [r7]
	leftTurn();
 8001ffe:	f7ff f8c1 	bl	8001184 <leftTurn>
    mouse->direction = fmodf(mouse->direction - direction, 4.0f);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	ed93 7a00 	vldr	s14, [r3]
 8002008:	edd7 7a00 	vldr	s15, [r7]
 800200c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002010:	eef1 0a00 	vmov.f32	s1, #16	@ 0x40800000  4.0
 8002014:	eeb0 0a67 	vmov.f32	s0, s15
 8002018:	f009 fa1e 	bl	800b458 <fmodf>
 800201c:	eef0 7a40 	vmov.f32	s15, s0
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	edc3 7a00 	vstr	s15, [r3]
    if (mouse->direction < 0.0f) mouse->direction += 4.0f;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	edd3 7a00 	vldr	s15, [r3]
 800202c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002030:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002034:	d400      	bmi.n	8002038 <turnLeft+0x46>
}
 8002036:	e009      	b.n	800204c <turnLeft+0x5a>
    if (mouse->direction < 0.0f) mouse->direction += 4.0f;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	edd3 7a00 	vldr	s15, [r3]
 800203e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002042:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	edc3 7a00 	vstr	s15, [r3]
}
 800204c:	bf00      	nop
 800204e:	3708      	adds	r7, #8
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}

08002054 <rotateTo>:

void rotateTo(mouse_type *mouse, float goal_direction)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b084      	sub	sp, #16
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	ed87 0a00 	vstr	s0, [r7]
    printf("Rotating to %.2f\n", goal_direction);
 8002060:	6838      	ldr	r0, [r7, #0]
 8002062:	f7fe fa71 	bl	8000548 <__aeabi_f2d>
 8002066:	4602      	mov	r2, r0
 8002068:	460b      	mov	r3, r1
 800206a:	4849      	ldr	r0, [pc, #292]	@ (8002190 <rotateTo+0x13c>)
 800206c:	f007 f850 	bl	8009110 <iprintf>
    float g = fmodf(goal_direction, 4.0f);
 8002070:	eef1 0a00 	vmov.f32	s1, #16	@ 0x40800000  4.0
 8002074:	ed97 0a00 	vldr	s0, [r7]
 8002078:	f009 f9ee 	bl	800b458 <fmodf>
 800207c:	ed87 0a03 	vstr	s0, [r7, #12]
    if (g < 0.0f) g += 4.0f;
 8002080:	edd7 7a03 	vldr	s15, [r7, #12]
 8002084:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800208c:	d507      	bpl.n	800209e <rotateTo+0x4a>
 800208e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002092:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002096:	ee77 7a87 	vadd.f32	s15, s15, s14
 800209a:	edc7 7a03 	vstr	s15, [r7, #12]

    float diff = g - mouse->direction;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	edd3 7a00 	vldr	s15, [r3]
 80020a4:	ed97 7a03 	vldr	s14, [r7, #12]
 80020a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020ac:	edc7 7a02 	vstr	s15, [r7, #8]
    if (diff > 2.0f) diff -= 4.0f;
 80020b0:	edd7 7a02 	vldr	s15, [r7, #8]
 80020b4:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80020b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020c0:	dd07      	ble.n	80020d2 <rotateTo+0x7e>
 80020c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80020c6:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80020ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80020ce:	edc7 7a02 	vstr	s15, [r7, #8]
    if (diff < -2.0f) diff += 4.0f;
 80020d2:	edd7 7a02 	vldr	s15, [r7, #8]
 80020d6:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 80020da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020e2:	d507      	bpl.n	80020f4 <rotateTo+0xa0>
 80020e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80020e8:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80020ec:	ee77 7a87 	vadd.f32	s15, s15, s14
 80020f0:	edc7 7a02 	vstr	s15, [r7, #8]

    if (diff > 0) turnRight(mouse, diff);
 80020f4:	edd7 7a02 	vldr	s15, [r7, #8]
 80020f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002100:	dd05      	ble.n	800210e <rotateTo+0xba>
 8002102:	ed97 0a02 	vldr	s0, [r7, #8]
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f7ff ff42 	bl	8001f90 <turnRight>
 800210c:	e00f      	b.n	800212e <rotateTo+0xda>
    else if (diff < 0) turnLeft(mouse, -diff);
 800210e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002112:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800211a:	d508      	bpl.n	800212e <rotateTo+0xda>
 800211c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002120:	eef1 7a67 	vneg.f32	s15, s15
 8002124:	eeb0 0a67 	vmov.f32	s0, s15
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f7ff ff62 	bl	8001ff2 <turnLeft>

    mouse->direction = fmodf(roundf(mouse->direction * 2.0f) / 2.0f, 4.0f);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	edd3 7a00 	vldr	s15, [r3]
 8002134:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002138:	eeb0 0a67 	vmov.f32	s0, s15
 800213c:	f009 f9ac 	bl	800b498 <roundf>
 8002140:	eeb0 7a40 	vmov.f32	s14, s0
 8002144:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002148:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800214c:	eef1 0a00 	vmov.f32	s1, #16	@ 0x40800000  4.0
 8002150:	eeb0 0a67 	vmov.f32	s0, s15
 8002154:	f009 f980 	bl	800b458 <fmodf>
 8002158:	eef0 7a40 	vmov.f32	s15, s0
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	edc3 7a00 	vstr	s15, [r3]
    if (mouse->direction < 0.0f) mouse->direction += 4.0f;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	edd3 7a00 	vldr	s15, [r3]
 8002168:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800216c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002170:	d400      	bmi.n	8002174 <rotateTo+0x120>
}
 8002172:	e009      	b.n	8002188 <rotateTo+0x134>
    if (mouse->direction < 0.0f) mouse->direction += 4.0f;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	edd3 7a00 	vldr	s15, [r3]
 800217a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800217e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	edc3 7a00 	vstr	s15, [r3]
}
 8002188:	bf00      	nop
 800218a:	3710      	adds	r7, #16
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	0800b75c 	.word	0x0800b75c

08002194 <isValid>:

bool isValid(int x, int y)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	6039      	str	r1, [r7, #0]
    return x >= 0 && y >= 0 && x < MAZE_SIZE && y < MAZE_SIZE;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	db0a      	blt.n	80021ba <isValid+0x26>
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	db07      	blt.n	80021ba <isValid+0x26>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2b0f      	cmp	r3, #15
 80021ae:	dc04      	bgt.n	80021ba <isValid+0x26>
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	2b0f      	cmp	r3, #15
 80021b4:	dc01      	bgt.n	80021ba <isValid+0x26>
 80021b6:	2301      	movs	r3, #1
 80021b8:	e000      	b.n	80021bc <isValid+0x28>
 80021ba:	2300      	movs	r3, #0
 80021bc:	f003 0301 	and.w	r3, r3, #1
 80021c0:	b2db      	uxtb	r3, r3
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	370c      	adds	r7, #12
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr

080021ce <setWall>:

void setWall(cell_type maze[][MAZE_SIZE], mouse_type *mouse)
{
 80021ce:	b580      	push	{r7, lr}
 80021d0:	b084      	sub	sp, #16
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	6078      	str	r0, [r7, #4]
 80021d6:	6039      	str	r1, [r7, #0]
    int x = mouse->x, y = mouse->y;
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	60fb      	str	r3, [r7, #12]
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	60bb      	str	r3, [r7, #8]
    maze[y][x].known = true;
 80021e4:	68ba      	ldr	r2, [r7, #8]
 80021e6:	4613      	mov	r3, r2
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	4413      	add	r3, r2
 80021ec:	019b      	lsls	r3, r3, #6
 80021ee:	461a      	mov	r2, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	1899      	adds	r1, r3, r2
 80021f4:	68fa      	ldr	r2, [r7, #12]
 80021f6:	4613      	mov	r3, r2
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	4413      	add	r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	440b      	add	r3, r1
 8002200:	3301      	adds	r3, #1
 8002202:	2201      	movs	r2, #1
 8002204:	701a      	strb	r2, [r3, #0]
    maze[y][x].wall = (uint8_t) readSensor(mouse);
 8002206:	6838      	ldr	r0, [r7, #0]
 8002208:	f000 f816 	bl	8002238 <readSensor>
 800220c:	68ba      	ldr	r2, [r7, #8]
 800220e:	4613      	mov	r3, r2
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	4413      	add	r3, r2
 8002214:	019b      	lsls	r3, r3, #6
 8002216:	461a      	mov	r2, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	1899      	adds	r1, r3, r2
 800221c:	b2c0      	uxtb	r0, r0
 800221e:	68fa      	ldr	r2, [r7, #12]
 8002220:	4613      	mov	r3, r2
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	4413      	add	r3, r2
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	440b      	add	r3, r1
 800222a:	4602      	mov	r2, r0
 800222c:	701a      	strb	r2, [r3, #0]
}
 800222e:	bf00      	nop
 8002230:	3710      	adds	r7, #16
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
	...

08002238 <readSensor>:

// Ngng pht hin tng (tnh bng mm)
#define WALL_THRESHOLD_MM 120

int readSensor(mouse_type *mouse)
{
 8002238:	b480      	push	{r7}
 800223a:	b085      	sub	sp, #20
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
    uint8_t wall = 0x00;
 8002240:	2300      	movs	r3, #0
 8002242:	73fb      	strb	r3, [r7, #15]

    // Kim tra xem khong cch c c c nh hn ngng tng hay khng
    bool wall_front = (DIST_FRONT < WALL_THRESHOLD_MM);
 8002244:	4b49      	ldr	r3, [pc, #292]	@ (800236c <readSensor+0x134>)
 8002246:	881b      	ldrh	r3, [r3, #0]
 8002248:	2b77      	cmp	r3, #119	@ 0x77
 800224a:	bf94      	ite	ls
 800224c:	2301      	movls	r3, #1
 800224e:	2300      	movhi	r3, #0
 8002250:	73bb      	strb	r3, [r7, #14]
    bool wall_left  = (DIST_LEFT  < WALL_THRESHOLD_MM);
 8002252:	4b47      	ldr	r3, [pc, #284]	@ (8002370 <readSensor+0x138>)
 8002254:	881b      	ldrh	r3, [r3, #0]
 8002256:	2b77      	cmp	r3, #119	@ 0x77
 8002258:	bf94      	ite	ls
 800225a:	2301      	movls	r3, #1
 800225c:	2300      	movhi	r3, #0
 800225e:	737b      	strb	r3, [r7, #13]
    bool wall_right = (DIST_RIGHT < WALL_THRESHOLD_MM);
 8002260:	4b44      	ldr	r3, [pc, #272]	@ (8002374 <readSensor+0x13c>)
 8002262:	881b      	ldrh	r3, [r3, #0]
 8002264:	2b77      	cmp	r3, #119	@ 0x77
 8002266:	bf94      	ite	ls
 8002268:	2301      	movls	r3, #1
 800226a:	2300      	movhi	r3, #0
 800226c:	733b      	strb	r3, [r7, #12]

    // Da vo hng hin ti ca chut  set cc bit Tng (Bit 3:N, 2:E, 1:S, 0:W)
    int current_dir = (int)(mouse->direction);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	edd3 7a00 	vldr	s15, [r3]
 8002274:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002278:	ee17 3a90 	vmov	r3, s15
 800227c:	60bb      	str	r3, [r7, #8]

    switch (current_dir) {
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	2b04      	cmp	r3, #4
 8002282:	d86c      	bhi.n	800235e <readSensor+0x126>
 8002284:	a201      	add	r2, pc, #4	@ (adr r2, 800228c <readSensor+0x54>)
 8002286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800228a:	bf00      	nop
 800228c:	08002325 	.word	0x08002325
 8002290:	080022a1 	.word	0x080022a1
 8002294:	080022cd 	.word	0x080022cd
 8002298:	080022f9 	.word	0x080022f9
 800229c:	08002325 	.word	0x08002325
        case 1: // Chut ang hng Bc (North)
            if (wall_front) wall |= (1 << 3); // North
 80022a0:	7bbb      	ldrb	r3, [r7, #14]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d003      	beq.n	80022ae <readSensor+0x76>
 80022a6:	7bfb      	ldrb	r3, [r7, #15]
 80022a8:	f043 0308 	orr.w	r3, r3, #8
 80022ac:	73fb      	strb	r3, [r7, #15]
            if (wall_right) wall |= (1 << 2); // East
 80022ae:	7b3b      	ldrb	r3, [r7, #12]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d003      	beq.n	80022bc <readSensor+0x84>
 80022b4:	7bfb      	ldrb	r3, [r7, #15]
 80022b6:	f043 0304 	orr.w	r3, r3, #4
 80022ba:	73fb      	strb	r3, [r7, #15]
            if (wall_left)  wall |= (1 << 0); // West
 80022bc:	7b7b      	ldrb	r3, [r7, #13]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d046      	beq.n	8002350 <readSensor+0x118>
 80022c2:	7bfb      	ldrb	r3, [r7, #15]
 80022c4:	f043 0301 	orr.w	r3, r3, #1
 80022c8:	73fb      	strb	r3, [r7, #15]
            break;
 80022ca:	e041      	b.n	8002350 <readSensor+0x118>

        case 2: // Chut ang hng ng (East)
            if (wall_front) wall |= (1 << 2); // East
 80022cc:	7bbb      	ldrb	r3, [r7, #14]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d003      	beq.n	80022da <readSensor+0xa2>
 80022d2:	7bfb      	ldrb	r3, [r7, #15]
 80022d4:	f043 0304 	orr.w	r3, r3, #4
 80022d8:	73fb      	strb	r3, [r7, #15]
            if (wall_right) wall |= (1 << 1); // South
 80022da:	7b3b      	ldrb	r3, [r7, #12]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d003      	beq.n	80022e8 <readSensor+0xb0>
 80022e0:	7bfb      	ldrb	r3, [r7, #15]
 80022e2:	f043 0302 	orr.w	r3, r3, #2
 80022e6:	73fb      	strb	r3, [r7, #15]
            if (wall_left)  wall |= (1 << 3); // North
 80022e8:	7b7b      	ldrb	r3, [r7, #13]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d032      	beq.n	8002354 <readSensor+0x11c>
 80022ee:	7bfb      	ldrb	r3, [r7, #15]
 80022f0:	f043 0308 	orr.w	r3, r3, #8
 80022f4:	73fb      	strb	r3, [r7, #15]
            break;
 80022f6:	e02d      	b.n	8002354 <readSensor+0x11c>

        case 3: // Chut ang hng Nam (South)
            if (wall_front) wall |= (1 << 1); // South
 80022f8:	7bbb      	ldrb	r3, [r7, #14]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d003      	beq.n	8002306 <readSensor+0xce>
 80022fe:	7bfb      	ldrb	r3, [r7, #15]
 8002300:	f043 0302 	orr.w	r3, r3, #2
 8002304:	73fb      	strb	r3, [r7, #15]
            if (wall_right) wall |= (1 << 0); // West
 8002306:	7b3b      	ldrb	r3, [r7, #12]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d003      	beq.n	8002314 <readSensor+0xdc>
 800230c:	7bfb      	ldrb	r3, [r7, #15]
 800230e:	f043 0301 	orr.w	r3, r3, #1
 8002312:	73fb      	strb	r3, [r7, #15]
            if (wall_left)  wall |= (1 << 2); // East
 8002314:	7b7b      	ldrb	r3, [r7, #13]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d01e      	beq.n	8002358 <readSensor+0x120>
 800231a:	7bfb      	ldrb	r3, [r7, #15]
 800231c:	f043 0304 	orr.w	r3, r3, #4
 8002320:	73fb      	strb	r3, [r7, #15]
            break;
 8002322:	e019      	b.n	8002358 <readSensor+0x120>

        case 4: // Chut ang hng Ty (West)
        case 0: // West (x l wrap-around)
            if (wall_front) wall |= (1 << 0); // West
 8002324:	7bbb      	ldrb	r3, [r7, #14]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d003      	beq.n	8002332 <readSensor+0xfa>
 800232a:	7bfb      	ldrb	r3, [r7, #15]
 800232c:	f043 0301 	orr.w	r3, r3, #1
 8002330:	73fb      	strb	r3, [r7, #15]
            if (wall_right) wall |= (1 << 3); // North
 8002332:	7b3b      	ldrb	r3, [r7, #12]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d003      	beq.n	8002340 <readSensor+0x108>
 8002338:	7bfb      	ldrb	r3, [r7, #15]
 800233a:	f043 0308 	orr.w	r3, r3, #8
 800233e:	73fb      	strb	r3, [r7, #15]
            if (wall_left)  wall |= (1 << 1); // South
 8002340:	7b7b      	ldrb	r3, [r7, #13]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d00a      	beq.n	800235c <readSensor+0x124>
 8002346:	7bfb      	ldrb	r3, [r7, #15]
 8002348:	f043 0302 	orr.w	r3, r3, #2
 800234c:	73fb      	strb	r3, [r7, #15]
            break;
 800234e:	e005      	b.n	800235c <readSensor+0x124>
            break;
 8002350:	bf00      	nop
 8002352:	e004      	b.n	800235e <readSensor+0x126>
            break;
 8002354:	bf00      	nop
 8002356:	e002      	b.n	800235e <readSensor+0x126>
            break;
 8002358:	bf00      	nop
 800235a:	e000      	b.n	800235e <readSensor+0x126>
            break;
 800235c:	bf00      	nop
    }

    return wall;
 800235e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002360:	4618      	mov	r0, r3
 8002362:	3714      	adds	r7, #20
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr
 800236c:	2000183a 	.word	0x2000183a
 8002370:	20001838 	.word	0x20001838
 8002374:	2000183c 	.word	0x2000183c

08002378 <findPath>:

int findPath(cell_type maze[][MAZE_SIZE], int sx, int sy, int gx, int gy)
{
 8002378:	b590      	push	{r4, r7, lr}
 800237a:	f6ad 1d64 	subw	sp, sp, #2404	@ 0x964
 800237e:	af00      	add	r7, sp, #0
 8002380:	f507 6416 	add.w	r4, r7, #2400	@ 0x960
 8002384:	f6a4 1454 	subw	r4, r4, #2388	@ 0x954
 8002388:	6020      	str	r0, [r4, #0]
 800238a:	f507 6016 	add.w	r0, r7, #2400	@ 0x960
 800238e:	f6a0 1058 	subw	r0, r0, #2392	@ 0x958
 8002392:	6001      	str	r1, [r0, #0]
 8002394:	f507 6116 	add.w	r1, r7, #2400	@ 0x960
 8002398:	f6a1 115c 	subw	r1, r1, #2396	@ 0x95c
 800239c:	600a      	str	r2, [r1, #0]
 800239e:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 80023a2:	f5a2 6216 	sub.w	r2, r2, #2400	@ 0x960
 80023a6:	6013      	str	r3, [r2, #0]
    for (int y = 0; y < MAZE_SIZE; y++)
 80023a8:	2300      	movs	r3, #0
 80023aa:	f8c7 395c 	str.w	r3, [r7, #2396]	@ 0x95c
 80023ae:	e042      	b.n	8002436 <findPath+0xbe>
    {
        for (int x = 0; x < MAZE_SIZE; x++)
 80023b0:	2300      	movs	r3, #0
 80023b2:	f8c7 3958 	str.w	r3, [r7, #2392]	@ 0x958
 80023b6:	e035      	b.n	8002424 <findPath+0xac>
        {
            maze[y][x].dist = 255;
 80023b8:	f8d7 295c 	ldr.w	r2, [r7, #2396]	@ 0x95c
 80023bc:	4613      	mov	r3, r2
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	4413      	add	r3, r2
 80023c2:	019b      	lsls	r3, r3, #6
 80023c4:	461a      	mov	r2, r3
 80023c6:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 80023ca:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	1899      	adds	r1, r3, r2
 80023d2:	f8d7 2958 	ldr.w	r2, [r7, #2392]	@ 0x958
 80023d6:	4613      	mov	r3, r2
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	4413      	add	r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	440b      	add	r3, r1
 80023e0:	3302      	adds	r3, #2
 80023e2:	22ff      	movs	r2, #255	@ 0xff
 80023e4:	801a      	strh	r2, [r3, #0]
            maze[y][x].previous_point = (point_type){-1, -1};
 80023e6:	f8d7 295c 	ldr.w	r2, [r7, #2396]	@ 0x95c
 80023ea:	4613      	mov	r3, r2
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	4413      	add	r3, r2
 80023f0:	019b      	lsls	r3, r3, #6
 80023f2:	461a      	mov	r2, r3
 80023f4:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 80023f8:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	1899      	adds	r1, r3, r2
 8002400:	f8d7 2958 	ldr.w	r2, [r7, #2392]	@ 0x958
 8002404:	4613      	mov	r3, r2
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	4413      	add	r3, r2
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	440b      	add	r3, r1
 800240e:	4ad8      	ldr	r2, [pc, #864]	@ (8002770 <findPath+0x3f8>)
 8002410:	3304      	adds	r3, #4
 8002412:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002416:	e883 0003 	stmia.w	r3, {r0, r1}
        for (int x = 0; x < MAZE_SIZE; x++)
 800241a:	f8d7 3958 	ldr.w	r3, [r7, #2392]	@ 0x958
 800241e:	3301      	adds	r3, #1
 8002420:	f8c7 3958 	str.w	r3, [r7, #2392]	@ 0x958
 8002424:	f8d7 3958 	ldr.w	r3, [r7, #2392]	@ 0x958
 8002428:	2b0f      	cmp	r3, #15
 800242a:	ddc5      	ble.n	80023b8 <findPath+0x40>
    for (int y = 0; y < MAZE_SIZE; y++)
 800242c:	f8d7 395c 	ldr.w	r3, [r7, #2396]	@ 0x95c
 8002430:	3301      	adds	r3, #1
 8002432:	f8c7 395c 	str.w	r3, [r7, #2396]	@ 0x95c
 8002436:	f8d7 395c 	ldr.w	r3, [r7, #2396]	@ 0x95c
 800243a:	2b0f      	cmp	r3, #15
 800243c:	ddb8      	ble.n	80023b0 <findPath+0x38>
        }
    }

    point_type queue[MAZE_SIZE * MAZE_SIZE];
    int front = 0, rear = 0;
 800243e:	2300      	movs	r3, #0
 8002440:	f8c7 3954 	str.w	r3, [r7, #2388]	@ 0x954
 8002444:	2300      	movs	r3, #0
 8002446:	f8c7 3950 	str.w	r3, [r7, #2384]	@ 0x950
    bool visited[MAZE_SIZE][MAZE_SIZE] = {false};
 800244a:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 800244e:	f6a3 1324 	subw	r3, r3, #2340	@ 0x924
 8002452:	4618      	mov	r0, r3
 8002454:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002458:	461a      	mov	r2, r3
 800245a:	2100      	movs	r1, #0
 800245c:	f006 ffc2 	bl	80093e4 <memset>

    maze[sy][sx].dist = 0;
 8002460:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8002464:	f6a3 135c 	subw	r3, r3, #2396	@ 0x95c
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	4613      	mov	r3, r2
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	4413      	add	r3, r2
 8002470:	019b      	lsls	r3, r3, #6
 8002472:	461a      	mov	r2, r3
 8002474:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8002478:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	1899      	adds	r1, r3, r2
 8002480:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8002484:	f6a3 1358 	subw	r3, r3, #2392	@ 0x958
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	4613      	mov	r3, r2
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	4413      	add	r3, r2
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	440b      	add	r3, r1
 8002494:	3302      	adds	r3, #2
 8002496:	2200      	movs	r2, #0
 8002498:	801a      	strh	r2, [r3, #0]
    visited[sy][sx] = true;
 800249a:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 800249e:	f6a3 1224 	subw	r2, r3, #2340	@ 0x924
 80024a2:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 80024a6:	f6a3 135c 	subw	r3, r3, #2396	@ 0x95c
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	011b      	lsls	r3, r3, #4
 80024ae:	441a      	add	r2, r3
 80024b0:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 80024b4:	f6a3 1358 	subw	r3, r3, #2392	@ 0x958
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4413      	add	r3, r2
 80024bc:	2201      	movs	r2, #1
 80024be:	701a      	strb	r2, [r3, #0]
    queue[rear++] = (point_type){sx, sy};
 80024c0:	f8d7 3950 	ldr.w	r3, [r7, #2384]	@ 0x950
 80024c4:	1c5a      	adds	r2, r3, #1
 80024c6:	f8c7 2950 	str.w	r2, [r7, #2384]	@ 0x950
 80024ca:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 80024ce:	f6a2 0224 	subw	r2, r2, #2084	@ 0x824
 80024d2:	f507 6116 	add.w	r1, r7, #2400	@ 0x960
 80024d6:	f6a1 1158 	subw	r1, r1, #2392	@ 0x958
 80024da:	6809      	ldr	r1, [r1, #0]
 80024dc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
 80024e0:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 80024e4:	f6a2 0224 	subw	r2, r2, #2084	@ 0x824
 80024e8:	00db      	lsls	r3, r3, #3
 80024ea:	4413      	add	r3, r2
 80024ec:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 80024f0:	f6a2 125c 	subw	r2, r2, #2396	@ 0x95c
 80024f4:	6812      	ldr	r2, [r2, #0]
 80024f6:	605a      	str	r2, [r3, #4]

    while (front < rear)
 80024f8:	e14b      	b.n	8002792 <findPath+0x41a>
    {
        point_type cur = queue[front++];
 80024fa:	f8d7 3954 	ldr.w	r3, [r7, #2388]	@ 0x954
 80024fe:	1c5a      	adds	r2, r3, #1
 8002500:	f8c7 2954 	str.w	r2, [r7, #2388]	@ 0x954
 8002504:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 8002508:	f6a2 113c 	subw	r1, r2, #2364	@ 0x93c
 800250c:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 8002510:	f6a2 0224 	subw	r2, r2, #2084	@ 0x824
 8002514:	460c      	mov	r4, r1
 8002516:	00db      	lsls	r3, r3, #3
 8002518:	4413      	add	r3, r2
 800251a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800251e:	e884 0003 	stmia.w	r4, {r0, r1}
        int x = cur.x, y = cur.y;
 8002522:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8002526:	f6a3 133c 	subw	r3, r3, #2364	@ 0x93c
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f8c7 3948 	str.w	r3, [r7, #2376]	@ 0x948
 8002530:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8002534:	f6a3 133c 	subw	r3, r3, #2364	@ 0x93c
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f8c7 3944 	str.w	r3, [r7, #2372]	@ 0x944

        if (x == gx && y == gy) return maze[y][x].dist;
 800253e:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8002542:	f5a3 6316 	sub.w	r3, r3, #2400	@ 0x960
 8002546:	f8d7 2948 	ldr.w	r2, [r7, #2376]	@ 0x948
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	429a      	cmp	r2, r3
 800254e:	d11c      	bne.n	800258a <findPath+0x212>
 8002550:	f8d7 2944 	ldr.w	r2, [r7, #2372]	@ 0x944
 8002554:	f8d7 3970 	ldr.w	r3, [r7, #2416]	@ 0x970
 8002558:	429a      	cmp	r2, r3
 800255a:	d116      	bne.n	800258a <findPath+0x212>
 800255c:	f8d7 2944 	ldr.w	r2, [r7, #2372]	@ 0x944
 8002560:	4613      	mov	r3, r2
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	4413      	add	r3, r2
 8002566:	019b      	lsls	r3, r3, #6
 8002568:	461a      	mov	r2, r3
 800256a:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 800256e:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	1899      	adds	r1, r3, r2
 8002576:	f8d7 2948 	ldr.w	r2, [r7, #2376]	@ 0x948
 800257a:	4613      	mov	r3, r2
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	4413      	add	r3, r2
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	440b      	add	r3, r1
 8002584:	3302      	adds	r3, #2
 8002586:	881b      	ldrh	r3, [r3, #0]
 8002588:	e10c      	b.n	80027a4 <findPath+0x42c>

        for (int dir = 0; dir < 4; dir++)
 800258a:	2300      	movs	r3, #0
 800258c:	f8c7 394c 	str.w	r3, [r7, #2380]	@ 0x94c
 8002590:	e0fa      	b.n	8002788 <findPath+0x410>
        {
            if ((maze[y][x].wall >> (3 - dir)) & 1) continue; // wall blocks
 8002592:	f8d7 2944 	ldr.w	r2, [r7, #2372]	@ 0x944
 8002596:	4613      	mov	r3, r2
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	4413      	add	r3, r2
 800259c:	019b      	lsls	r3, r3, #6
 800259e:	461a      	mov	r2, r3
 80025a0:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 80025a4:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	1899      	adds	r1, r3, r2
 80025ac:	f8d7 2948 	ldr.w	r2, [r7, #2376]	@ 0x948
 80025b0:	4613      	mov	r3, r2
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	4413      	add	r3, r2
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	440b      	add	r3, r1
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	461a      	mov	r2, r3
 80025be:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 80025c2:	f1c3 0303 	rsb	r3, r3, #3
 80025c6:	fa42 f303 	asr.w	r3, r2, r3
 80025ca:	f003 0301 	and.w	r3, r3, #1
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	f040 80d4 	bne.w	800277c <findPath+0x404>
            int nx = x + DELTA_X[dir];
 80025d4:	4a67      	ldr	r2, [pc, #412]	@ (8002774 <findPath+0x3fc>)
 80025d6:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 80025da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025de:	f8d7 2948 	ldr.w	r2, [r7, #2376]	@ 0x948
 80025e2:	4413      	add	r3, r2
 80025e4:	f8c7 3940 	str.w	r3, [r7, #2368]	@ 0x940
            int ny = y + DELTA_Y[dir];
 80025e8:	4a63      	ldr	r2, [pc, #396]	@ (8002778 <findPath+0x400>)
 80025ea:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 80025ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025f2:	f8d7 2944 	ldr.w	r2, [r7, #2372]	@ 0x944
 80025f6:	4413      	add	r3, r2
 80025f8:	f8c7 393c 	str.w	r3, [r7, #2364]	@ 0x93c
            if (isValid(nx, ny) && !visited[ny][nx] &&
 80025fc:	f8d7 193c 	ldr.w	r1, [r7, #2364]	@ 0x93c
 8002600:	f8d7 0940 	ldr.w	r0, [r7, #2368]	@ 0x940
 8002604:	f7ff fdc6 	bl	8002194 <isValid>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	f000 80b7 	beq.w	800277e <findPath+0x406>
 8002610:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8002614:	f6a3 1224 	subw	r2, r3, #2340	@ 0x924
 8002618:	f8d7 393c 	ldr.w	r3, [r7, #2364]	@ 0x93c
 800261c:	011b      	lsls	r3, r3, #4
 800261e:	441a      	add	r2, r3
 8002620:	f8d7 3940 	ldr.w	r3, [r7, #2368]	@ 0x940
 8002624:	4413      	add	r3, r2
 8002626:	781b      	ldrb	r3, [r3, #0]
 8002628:	f083 0301 	eor.w	r3, r3, #1
 800262c:	b2db      	uxtb	r3, r3
 800262e:	2b00      	cmp	r3, #0
 8002630:	f000 80a5 	beq.w	800277e <findPath+0x406>
                (maze[ny][nx].known || (nx == gx && ny == gy)))
 8002634:	f8d7 293c 	ldr.w	r2, [r7, #2364]	@ 0x93c
 8002638:	4613      	mov	r3, r2
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	4413      	add	r3, r2
 800263e:	019b      	lsls	r3, r3, #6
 8002640:	461a      	mov	r2, r3
 8002642:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8002646:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	1899      	adds	r1, r3, r2
 800264e:	f8d7 2940 	ldr.w	r2, [r7, #2368]	@ 0x940
 8002652:	4613      	mov	r3, r2
 8002654:	009b      	lsls	r3, r3, #2
 8002656:	4413      	add	r3, r2
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	440b      	add	r3, r1
 800265c:	3301      	adds	r3, #1
 800265e:	781b      	ldrb	r3, [r3, #0]
            if (isValid(nx, ny) && !visited[ny][nx] &&
 8002660:	2b00      	cmp	r3, #0
 8002662:	d10f      	bne.n	8002684 <findPath+0x30c>
                (maze[ny][nx].known || (nx == gx && ny == gy)))
 8002664:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8002668:	f5a3 6316 	sub.w	r3, r3, #2400	@ 0x960
 800266c:	f8d7 2940 	ldr.w	r2, [r7, #2368]	@ 0x940
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	429a      	cmp	r2, r3
 8002674:	f040 8083 	bne.w	800277e <findPath+0x406>
 8002678:	f8d7 293c 	ldr.w	r2, [r7, #2364]	@ 0x93c
 800267c:	f8d7 3970 	ldr.w	r3, [r7, #2416]	@ 0x970
 8002680:	429a      	cmp	r2, r3
 8002682:	d17c      	bne.n	800277e <findPath+0x406>
            {
                visited[ny][nx] = true;
 8002684:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8002688:	f6a3 1224 	subw	r2, r3, #2340	@ 0x924
 800268c:	f8d7 393c 	ldr.w	r3, [r7, #2364]	@ 0x93c
 8002690:	011b      	lsls	r3, r3, #4
 8002692:	441a      	add	r2, r3
 8002694:	f8d7 3940 	ldr.w	r3, [r7, #2368]	@ 0x940
 8002698:	4413      	add	r3, r2
 800269a:	2201      	movs	r2, #1
 800269c:	701a      	strb	r2, [r3, #0]
                maze[ny][nx].dist = (uint16_t) (maze[y][x].dist + 1);
 800269e:	f8d7 2944 	ldr.w	r2, [r7, #2372]	@ 0x944
 80026a2:	4613      	mov	r3, r2
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	4413      	add	r3, r2
 80026a8:	019b      	lsls	r3, r3, #6
 80026aa:	461a      	mov	r2, r3
 80026ac:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 80026b0:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	1899      	adds	r1, r3, r2
 80026b8:	f8d7 2948 	ldr.w	r2, [r7, #2376]	@ 0x948
 80026bc:	4613      	mov	r3, r2
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	4413      	add	r3, r2
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	440b      	add	r3, r1
 80026c6:	3302      	adds	r3, #2
 80026c8:	8818      	ldrh	r0, [r3, #0]
 80026ca:	f8d7 293c 	ldr.w	r2, [r7, #2364]	@ 0x93c
 80026ce:	4613      	mov	r3, r2
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	4413      	add	r3, r2
 80026d4:	019b      	lsls	r3, r3, #6
 80026d6:	461a      	mov	r2, r3
 80026d8:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 80026dc:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	1899      	adds	r1, r3, r2
 80026e4:	1c43      	adds	r3, r0, #1
 80026e6:	b298      	uxth	r0, r3
 80026e8:	f8d7 2940 	ldr.w	r2, [r7, #2368]	@ 0x940
 80026ec:	4613      	mov	r3, r2
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	4413      	add	r3, r2
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	440b      	add	r3, r1
 80026f6:	3302      	adds	r3, #2
 80026f8:	4602      	mov	r2, r0
 80026fa:	801a      	strh	r2, [r3, #0]
                maze[ny][nx].previous_point = (point_type){x, y};
 80026fc:	f8d7 293c 	ldr.w	r2, [r7, #2364]	@ 0x93c
 8002700:	4613      	mov	r3, r2
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	4413      	add	r3, r2
 8002706:	019b      	lsls	r3, r3, #6
 8002708:	461a      	mov	r2, r3
 800270a:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 800270e:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	441a      	add	r2, r3
 8002716:	f8d7 1940 	ldr.w	r1, [r7, #2368]	@ 0x940
 800271a:	460b      	mov	r3, r1
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	440b      	add	r3, r1
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	4413      	add	r3, r2
 8002724:	3304      	adds	r3, #4
 8002726:	f8d7 1948 	ldr.w	r1, [r7, #2376]	@ 0x948
 800272a:	6019      	str	r1, [r3, #0]
 800272c:	f8d7 1940 	ldr.w	r1, [r7, #2368]	@ 0x940
 8002730:	460b      	mov	r3, r1
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	440b      	add	r3, r1
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	4413      	add	r3, r2
 800273a:	3308      	adds	r3, #8
 800273c:	f8d7 2944 	ldr.w	r2, [r7, #2372]	@ 0x944
 8002740:	601a      	str	r2, [r3, #0]
                queue[rear++] = (point_type){nx, ny};
 8002742:	f8d7 3950 	ldr.w	r3, [r7, #2384]	@ 0x950
 8002746:	1c5a      	adds	r2, r3, #1
 8002748:	f8c7 2950 	str.w	r2, [r7, #2384]	@ 0x950
 800274c:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 8002750:	f6a2 0224 	subw	r2, r2, #2084	@ 0x824
 8002754:	f8d7 1940 	ldr.w	r1, [r7, #2368]	@ 0x940
 8002758:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
 800275c:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 8002760:	f6a2 0224 	subw	r2, r2, #2084	@ 0x824
 8002764:	00db      	lsls	r3, r3, #3
 8002766:	4413      	add	r3, r2
 8002768:	f8d7 293c 	ldr.w	r2, [r7, #2364]	@ 0x93c
 800276c:	605a      	str	r2, [r3, #4]
 800276e:	e006      	b.n	800277e <findPath+0x406>
 8002770:	0800b620 	.word	0x0800b620
 8002774:	0800b780 	.word	0x0800b780
 8002778:	0800b790 	.word	0x0800b790
            if ((maze[y][x].wall >> (3 - dir)) & 1) continue; // wall blocks
 800277c:	bf00      	nop
        for (int dir = 0; dir < 4; dir++)
 800277e:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 8002782:	3301      	adds	r3, #1
 8002784:	f8c7 394c 	str.w	r3, [r7, #2380]	@ 0x94c
 8002788:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 800278c:	2b03      	cmp	r3, #3
 800278e:	f77f af00 	ble.w	8002592 <findPath+0x21a>
    while (front < rear)
 8002792:	f8d7 2954 	ldr.w	r2, [r7, #2388]	@ 0x954
 8002796:	f8d7 3950 	ldr.w	r3, [r7, #2384]	@ 0x950
 800279a:	429a      	cmp	r2, r3
 800279c:	f6ff aead 	blt.w	80024fa <findPath+0x182>
            }
        }
    }
    return -1;
 80027a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	f607 1764 	addw	r7, r7, #2404	@ 0x964
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd90      	pop	{r4, r7, pc}
 80027ae:	bf00      	nop

080027b0 <goTo>:

void goTo(cell_type maze[][MAZE_SIZE], mouse_type *mouse, int gx, int gy)
{
 80027b0:	b590      	push	{r4, r7, lr}
 80027b2:	f6ad 0d54 	subw	sp, sp, #2132	@ 0x854
 80027b6:	af02      	add	r7, sp, #8
 80027b8:	f607 0448 	addw	r4, r7, #2120	@ 0x848
 80027bc:	f6a4 043c 	subw	r4, r4, #2108	@ 0x83c
 80027c0:	6020      	str	r0, [r4, #0]
 80027c2:	f607 0048 	addw	r0, r7, #2120	@ 0x848
 80027c6:	f5a0 6004 	sub.w	r0, r0, #2112	@ 0x840
 80027ca:	6001      	str	r1, [r0, #0]
 80027cc:	f607 0148 	addw	r1, r7, #2120	@ 0x848
 80027d0:	f6a1 0144 	subw	r1, r1, #2116	@ 0x844
 80027d4:	600a      	str	r2, [r1, #0]
 80027d6:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 80027da:	f6a2 0248 	subw	r2, r2, #2120	@ 0x848
 80027de:	6013      	str	r3, [r2, #0]
    int path_length = findPath(maze, mouse->x, mouse->y, gx, gy);
 80027e0:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80027e4:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	6859      	ldr	r1, [r3, #4]
 80027ec:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80027f0:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	689c      	ldr	r4, [r3, #8]
 80027f8:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80027fc:	f6a3 0344 	subw	r3, r3, #2116	@ 0x844
 8002800:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 8002804:	f6a2 003c 	subw	r0, r2, #2108	@ 0x83c
 8002808:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 800280c:	f6a2 0248 	subw	r2, r2, #2120	@ 0x848
 8002810:	6812      	ldr	r2, [r2, #0]
 8002812:	9200      	str	r2, [sp, #0]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4622      	mov	r2, r4
 8002818:	6800      	ldr	r0, [r0, #0]
 800281a:	f7ff fdad 	bl	8002378 <findPath>
 800281e:	f8c7 0830 	str.w	r0, [r7, #2096]	@ 0x830
    if (path_length == -1) return;
 8002822:	f8d7 3830 	ldr.w	r3, [r7, #2096]	@ 0x830
 8002826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800282a:	f000 8125 	beq.w	8002a78 <goTo+0x2c8>

    point_type path[256];
    int rear = 0;
 800282e:	2300      	movs	r3, #0
 8002830:	f8c7 3844 	str.w	r3, [r7, #2116]	@ 0x844

    int x = gx, y = gy;
 8002834:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002838:	f6a3 0344 	subw	r3, r3, #2116	@ 0x844
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f8c7 3840 	str.w	r3, [r7, #2112]	@ 0x840
 8002842:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002846:	f6a3 0348 	subw	r3, r3, #2120	@ 0x848
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f8c7 383c 	str.w	r3, [r7, #2108]	@ 0x83c
    path[rear++] = (point_type){x, y};
 8002850:	f8d7 3844 	ldr.w	r3, [r7, #2116]	@ 0x844
 8002854:	1c5a      	adds	r2, r3, #1
 8002856:	f8c7 2844 	str.w	r2, [r7, #2116]	@ 0x844
 800285a:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 800285e:	f5a2 6202 	sub.w	r2, r2, #2080	@ 0x820
 8002862:	f8d7 1840 	ldr.w	r1, [r7, #2112]	@ 0x840
 8002866:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
 800286a:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 800286e:	f5a2 6202 	sub.w	r2, r2, #2080	@ 0x820
 8002872:	00db      	lsls	r3, r3, #3
 8002874:	4413      	add	r3, r2
 8002876:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 800287a:	605a      	str	r2, [r3, #4]

    while (x != mouse->x || y != mouse->y)
 800287c:	e03f      	b.n	80028fe <goTo+0x14e>
    {
        point_type p = maze[y][x].previous_point;
 800287e:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 8002882:	4613      	mov	r3, r2
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	4413      	add	r3, r2
 8002888:	019b      	lsls	r3, r3, #6
 800288a:	461a      	mov	r2, r3
 800288c:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002890:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	1899      	adds	r1, r3, r2
 8002898:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800289c:	f5a3 6003 	sub.w	r0, r3, #2096	@ 0x830
 80028a0:	f8d7 2840 	ldr.w	r2, [r7, #2112]	@ 0x840
 80028a4:	4613      	mov	r3, r2
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	4413      	add	r3, r2
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	440b      	add	r3, r1
 80028ae:	4602      	mov	r2, r0
 80028b0:	3304      	adds	r3, #4
 80028b2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80028b6:	e882 0003 	stmia.w	r2, {r0, r1}
        path[rear++] = p;
 80028ba:	f8d7 3844 	ldr.w	r3, [r7, #2116]	@ 0x844
 80028be:	1c5a      	adds	r2, r3, #1
 80028c0:	f8c7 2844 	str.w	r2, [r7, #2116]	@ 0x844
 80028c4:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 80028c8:	f5a2 6202 	sub.w	r2, r2, #2080	@ 0x820
 80028cc:	f607 0148 	addw	r1, r7, #2120	@ 0x848
 80028d0:	f5a1 6103 	sub.w	r1, r1, #2096	@ 0x830
 80028d4:	00db      	lsls	r3, r3, #3
 80028d6:	4413      	add	r3, r2
 80028d8:	460a      	mov	r2, r1
 80028da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80028de:	e883 0003 	stmia.w	r3, {r0, r1}
        x = p.x;
 80028e2:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80028e6:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f8c7 3840 	str.w	r3, [r7, #2112]	@ 0x840
        y = p.y;
 80028f0:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80028f4:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f8c7 383c 	str.w	r3, [r7, #2108]	@ 0x83c
    while (x != mouse->x || y != mouse->y)
 80028fe:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002902:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	f8d7 2840 	ldr.w	r2, [r7, #2112]	@ 0x840
 800290e:	429a      	cmp	r2, r3
 8002910:	d1b5      	bne.n	800287e <goTo+0xce>
 8002912:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002916:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 8002922:	429a      	cmp	r2, r3
 8002924:	d1ab      	bne.n	800287e <goTo+0xce>
    }

    // Move from the start -> goal following the reconstructed path in reverse order
    for (int i = path_length - 1; i >= 0 && i < rear; i--)
 8002926:	f8d7 3830 	ldr.w	r3, [r7, #2096]	@ 0x830
 800292a:	3b01      	subs	r3, #1
 800292c:	f8c7 3838 	str.w	r3, [r7, #2104]	@ 0x838
 8002930:	e096      	b.n	8002a60 <goTo+0x2b0>
    {
        point_type next = path[i];
 8002932:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002936:	f6a3 0138 	subw	r1, r3, #2104	@ 0x838
 800293a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800293e:	f5a3 6202 	sub.w	r2, r3, #2080	@ 0x820
 8002942:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 8002946:	460c      	mov	r4, r1
 8002948:	00db      	lsls	r3, r3, #3
 800294a:	4413      	add	r3, r2
 800294c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002950:	e884 0003 	stmia.w	r4, {r0, r1}
        int dx = next.x - mouse->x;
 8002954:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002958:	f6a3 0338 	subw	r3, r3, #2104	@ 0x838
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002962:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	f8c7 382c 	str.w	r3, [r7, #2092]	@ 0x82c
        int dy = next.y - mouse->y;
 8002970:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002974:	f6a3 0338 	subw	r3, r3, #2104	@ 0x838
 8002978:	685a      	ldr	r2, [r3, #4]
 800297a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800297e:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	1ad3      	subs	r3, r2, r3
 8002988:	f8c7 3828 	str.w	r3, [r7, #2088]	@ 0x828

        int dir = -1; // 0=N,1=E,2=S,3=W
 800298c:	f04f 33ff 	mov.w	r3, #4294967295
 8002990:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
        if (dx == 0 && dy == -1) dir = 0; // North
 8002994:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 8002998:	2b00      	cmp	r3, #0
 800299a:	d108      	bne.n	80029ae <goTo+0x1fe>
 800299c:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 80029a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029a4:	d103      	bne.n	80029ae <goTo+0x1fe>
 80029a6:	2300      	movs	r3, #0
 80029a8:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 80029ac:	e023      	b.n	80029f6 <goTo+0x246>
        else if (dx == 1 && dy == 0) dir = 1; // East
 80029ae:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d107      	bne.n	80029c6 <goTo+0x216>
 80029b6:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d103      	bne.n	80029c6 <goTo+0x216>
 80029be:	2301      	movs	r3, #1
 80029c0:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 80029c4:	e017      	b.n	80029f6 <goTo+0x246>
        else if (dx == 0 && dy == 1) dir = 2; // South
 80029c6:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d107      	bne.n	80029de <goTo+0x22e>
 80029ce:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d103      	bne.n	80029de <goTo+0x22e>
 80029d6:	2302      	movs	r3, #2
 80029d8:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 80029dc:	e00b      	b.n	80029f6 <goTo+0x246>
        else if (dx == -1 && dy == 0) dir = 3; // West
 80029de:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 80029e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029e6:	d106      	bne.n	80029f6 <goTo+0x246>
 80029e8:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d102      	bne.n	80029f6 <goTo+0x246>
 80029f0:	2303      	movs	r3, #3
 80029f2:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834

        if (dir != -1)
 80029f6:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 80029fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029fe:	d02a      	beq.n	8002a56 <goTo+0x2a6>
        {
            // Rotate to face the direction and move forward one cell
            rotateTo(mouse, (float) dir + 1);
 8002a00:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 8002a04:	ee07 3a90 	vmov	s15, r3
 8002a08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a0c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002a10:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002a14:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002a18:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8002a1c:	eeb0 0a67 	vmov.f32	s0, s15
 8002a20:	6818      	ldr	r0, [r3, #0]
 8002a22:	f7ff fb17 	bl	8002054 <rotateTo>
            forward(maze, mouse);
 8002a26:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002a2a:	f5a3 6204 	sub.w	r2, r3, #2112	@ 0x840
 8002a2e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002a32:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002a36:	6811      	ldr	r1, [r2, #0]
 8002a38:	6818      	ldr	r0, [r3, #0]
 8002a3a:	f7ff f971 	bl	8001d20 <forward>
            setWall(maze, mouse);
 8002a3e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002a42:	f5a3 6204 	sub.w	r2, r3, #2112	@ 0x840
 8002a46:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002a4a:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002a4e:	6811      	ldr	r1, [r2, #0]
 8002a50:	6818      	ldr	r0, [r3, #0]
 8002a52:	f7ff fbbc 	bl	80021ce <setWall>
    for (int i = path_length - 1; i >= 0 && i < rear; i--)
 8002a56:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	f8c7 3838 	str.w	r3, [r7, #2104]	@ 0x838
 8002a60:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	db08      	blt.n	8002a7a <goTo+0x2ca>
 8002a68:	f8d7 2838 	ldr.w	r2, [r7, #2104]	@ 0x838
 8002a6c:	f8d7 3844 	ldr.w	r3, [r7, #2116]	@ 0x844
 8002a70:	429a      	cmp	r2, r3
 8002a72:	f6ff af5e 	blt.w	8002932 <goTo+0x182>
 8002a76:	e000      	b.n	8002a7a <goTo+0x2ca>
    if (path_length == -1) return;
 8002a78:	bf00      	nop
        }
    }
}
 8002a7a:	f607 074c 	addw	r7, r7, #2124	@ 0x84c
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd90      	pop	{r4, r7, pc}
	...

08002a84 <findNearestUnknown>:

point_type findNearestUnknown(cell_type maze[][MAZE_SIZE], int x, int y)
{
 8002a84:	b590      	push	{r4, r7, lr}
 8002a86:	f6ad 1d4c 	subw	sp, sp, #2380	@ 0x94c
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	f607 1448 	addw	r4, r7, #2376	@ 0x948
 8002a90:	f6a4 143c 	subw	r4, r4, #2364	@ 0x93c
 8002a94:	6020      	str	r0, [r4, #0]
 8002a96:	f607 1048 	addw	r0, r7, #2376	@ 0x948
 8002a9a:	f5a0 6014 	sub.w	r0, r0, #2368	@ 0x940
 8002a9e:	6001      	str	r1, [r0, #0]
 8002aa0:	f607 1148 	addw	r1, r7, #2376	@ 0x948
 8002aa4:	f6a1 1144 	subw	r1, r1, #2372	@ 0x944
 8002aa8:	600a      	str	r2, [r1, #0]
 8002aaa:	f607 1248 	addw	r2, r7, #2376	@ 0x948
 8002aae:	f6a2 1248 	subw	r2, r2, #2376	@ 0x948
 8002ab2:	6013      	str	r3, [r2, #0]
    point_type queue[MAZE_SIZE * MAZE_SIZE];
    bool visited[MAZE_SIZE][MAZE_SIZE] = {0};
 8002ab4:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8002ab8:	f6a3 1314 	subw	r3, r3, #2324	@ 0x914
 8002abc:	4618      	mov	r0, r3
 8002abe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	2100      	movs	r1, #0
 8002ac6:	f006 fc8d 	bl	80093e4 <memset>
    int front = 0, rear = 0;
 8002aca:	2300      	movs	r3, #0
 8002acc:	f8c7 3944 	str.w	r3, [r7, #2372]	@ 0x944
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	f8c7 3940 	str.w	r3, [r7, #2368]	@ 0x940

    queue[rear++] = (point_type){x, y};
 8002ad6:	f8d7 3940 	ldr.w	r3, [r7, #2368]	@ 0x940
 8002ada:	1c5a      	adds	r2, r3, #1
 8002adc:	f8c7 2940 	str.w	r2, [r7, #2368]	@ 0x940
 8002ae0:	f607 1248 	addw	r2, r7, #2376	@ 0x948
 8002ae4:	f6a2 0214 	subw	r2, r2, #2068	@ 0x814
 8002ae8:	f607 1148 	addw	r1, r7, #2376	@ 0x948
 8002aec:	f6a1 1144 	subw	r1, r1, #2372	@ 0x944
 8002af0:	6809      	ldr	r1, [r1, #0]
 8002af2:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
 8002af6:	f607 1248 	addw	r2, r7, #2376	@ 0x948
 8002afa:	f6a2 0214 	subw	r2, r2, #2068	@ 0x814
 8002afe:	00db      	lsls	r3, r3, #3
 8002b00:	4413      	add	r3, r2
 8002b02:	f607 1248 	addw	r2, r7, #2376	@ 0x948
 8002b06:	f6a2 1248 	subw	r2, r2, #2376	@ 0x948
 8002b0a:	6812      	ldr	r2, [r2, #0]
 8002b0c:	605a      	str	r2, [r3, #4]
    visited[y][x] = true;
 8002b0e:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8002b12:	f6a3 1214 	subw	r2, r3, #2324	@ 0x914
 8002b16:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8002b1a:	f6a3 1348 	subw	r3, r3, #2376	@ 0x948
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	011b      	lsls	r3, r3, #4
 8002b22:	441a      	add	r2, r3
 8002b24:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8002b28:	f6a3 1344 	subw	r3, r3, #2372	@ 0x944
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4413      	add	r3, r2
 8002b30:	2201      	movs	r2, #1
 8002b32:	701a      	strb	r2, [r3, #0]

    while (front < rear) // discover all maze
 8002b34:	e0d6      	b.n	8002ce4 <findNearestUnknown+0x260>
    {
        point_type cur = queue[front++];
 8002b36:	f8d7 3944 	ldr.w	r3, [r7, #2372]	@ 0x944
 8002b3a:	1c5a      	adds	r2, r3, #1
 8002b3c:	f8c7 2944 	str.w	r2, [r7, #2372]	@ 0x944
 8002b40:	f607 1248 	addw	r2, r7, #2376	@ 0x948
 8002b44:	f6a2 112c 	subw	r1, r2, #2348	@ 0x92c
 8002b48:	f607 1248 	addw	r2, r7, #2376	@ 0x948
 8002b4c:	f6a2 0214 	subw	r2, r2, #2068	@ 0x814
 8002b50:	460c      	mov	r4, r1
 8002b52:	00db      	lsls	r3, r3, #3
 8002b54:	4413      	add	r3, r2
 8002b56:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002b5a:	e884 0003 	stmia.w	r4, {r0, r1}
        if (!maze[cur.y][cur.x].known) return cur;
 8002b5e:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8002b62:	f6a3 132c 	subw	r3, r3, #2348	@ 0x92c
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	461a      	mov	r2, r3
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	4413      	add	r3, r2
 8002b70:	019b      	lsls	r3, r3, #6
 8002b72:	461a      	mov	r2, r3
 8002b74:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8002b78:	f5a3 6314 	sub.w	r3, r3, #2368	@ 0x940
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	1899      	adds	r1, r3, r2
 8002b80:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8002b84:	f6a3 132c 	subw	r3, r3, #2348	@ 0x92c
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	4413      	add	r3, r2
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	440b      	add	r3, r1
 8002b94:	3301      	adds	r3, #1
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	f083 0301 	eor.w	r3, r3, #1
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d00e      	beq.n	8002bc0 <findNearestUnknown+0x13c>
 8002ba2:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8002ba6:	f6a3 133c 	subw	r3, r3, #2364	@ 0x93c
 8002baa:	6819      	ldr	r1, [r3, #0]
 8002bac:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8002bb0:	f6a3 122c 	subw	r2, r3, #2348	@ 0x92c
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002bba:	e883 0003 	stmia.w	r3, {r0, r1}
            visited[ny][nx] = true;
            queue[rear++] = (point_type){nx, ny};
        }
    }
    return (point_type){-1, -1};
}
 8002bbe:	e0a2      	b.n	8002d06 <findNearestUnknown+0x282>
        for (int dir = 0; dir < 4; dir++)
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	f8c7 393c 	str.w	r3, [r7, #2364]	@ 0x93c
 8002bc6:	e088      	b.n	8002cda <findNearestUnknown+0x256>
            int nx = cur.x + DELTA_X[dir];
 8002bc8:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8002bcc:	f6a3 132c 	subw	r3, r3, #2348	@ 0x92c
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	4951      	ldr	r1, [pc, #324]	@ (8002d18 <findNearestUnknown+0x294>)
 8002bd4:	f8d7 393c 	ldr.w	r3, [r7, #2364]	@ 0x93c
 8002bd8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002bdc:	4413      	add	r3, r2
 8002bde:	f8c7 3938 	str.w	r3, [r7, #2360]	@ 0x938
            int ny = cur.y + DELTA_Y[dir];
 8002be2:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8002be6:	f6a3 132c 	subw	r3, r3, #2348	@ 0x92c
 8002bea:	685a      	ldr	r2, [r3, #4]
 8002bec:	494b      	ldr	r1, [pc, #300]	@ (8002d1c <findNearestUnknown+0x298>)
 8002bee:	f8d7 393c 	ldr.w	r3, [r7, #2364]	@ 0x93c
 8002bf2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002bf6:	4413      	add	r3, r2
 8002bf8:	f8c7 3934 	str.w	r3, [r7, #2356]	@ 0x934
            if (!isValid(nx, ny)) continue;
 8002bfc:	f8d7 1934 	ldr.w	r1, [r7, #2356]	@ 0x934
 8002c00:	f8d7 0938 	ldr.w	r0, [r7, #2360]	@ 0x938
 8002c04:	f7ff fac6 	bl	8002194 <isValid>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	f083 0301 	eor.w	r3, r3, #1
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d158      	bne.n	8002cc6 <findNearestUnknown+0x242>
            if (visited[ny][nx]) continue;
 8002c14:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8002c18:	f6a3 1214 	subw	r2, r3, #2324	@ 0x914
 8002c1c:	f8d7 3934 	ldr.w	r3, [r7, #2356]	@ 0x934
 8002c20:	011b      	lsls	r3, r3, #4
 8002c22:	441a      	add	r2, r3
 8002c24:	f8d7 3938 	ldr.w	r3, [r7, #2360]	@ 0x938
 8002c28:	4413      	add	r3, r2
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d14c      	bne.n	8002cca <findNearestUnknown+0x246>
            if ((maze[cur.y][cur.x].wall >> (3 - dir)) & 1) continue; // blocked
 8002c30:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8002c34:	f6a3 132c 	subw	r3, r3, #2348	@ 0x92c
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	4413      	add	r3, r2
 8002c42:	019b      	lsls	r3, r3, #6
 8002c44:	461a      	mov	r2, r3
 8002c46:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8002c4a:	f5a3 6314 	sub.w	r3, r3, #2368	@ 0x940
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	1899      	adds	r1, r3, r2
 8002c52:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8002c56:	f6a3 132c 	subw	r3, r3, #2348	@ 0x92c
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	4413      	add	r3, r2
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	440b      	add	r3, r1
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	461a      	mov	r2, r3
 8002c6a:	f8d7 393c 	ldr.w	r3, [r7, #2364]	@ 0x93c
 8002c6e:	f1c3 0303 	rsb	r3, r3, #3
 8002c72:	fa42 f303 	asr.w	r3, r2, r3
 8002c76:	f003 0301 	and.w	r3, r3, #1
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d127      	bne.n	8002cce <findNearestUnknown+0x24a>
            visited[ny][nx] = true;
 8002c7e:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8002c82:	f6a3 1214 	subw	r2, r3, #2324	@ 0x914
 8002c86:	f8d7 3934 	ldr.w	r3, [r7, #2356]	@ 0x934
 8002c8a:	011b      	lsls	r3, r3, #4
 8002c8c:	441a      	add	r2, r3
 8002c8e:	f8d7 3938 	ldr.w	r3, [r7, #2360]	@ 0x938
 8002c92:	4413      	add	r3, r2
 8002c94:	2201      	movs	r2, #1
 8002c96:	701a      	strb	r2, [r3, #0]
            queue[rear++] = (point_type){nx, ny};
 8002c98:	f8d7 3940 	ldr.w	r3, [r7, #2368]	@ 0x940
 8002c9c:	1c5a      	adds	r2, r3, #1
 8002c9e:	f8c7 2940 	str.w	r2, [r7, #2368]	@ 0x940
 8002ca2:	f607 1248 	addw	r2, r7, #2376	@ 0x948
 8002ca6:	f6a2 0214 	subw	r2, r2, #2068	@ 0x814
 8002caa:	f8d7 1938 	ldr.w	r1, [r7, #2360]	@ 0x938
 8002cae:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
 8002cb2:	f607 1248 	addw	r2, r7, #2376	@ 0x948
 8002cb6:	f6a2 0214 	subw	r2, r2, #2068	@ 0x814
 8002cba:	00db      	lsls	r3, r3, #3
 8002cbc:	4413      	add	r3, r2
 8002cbe:	f8d7 2934 	ldr.w	r2, [r7, #2356]	@ 0x934
 8002cc2:	605a      	str	r2, [r3, #4]
 8002cc4:	e004      	b.n	8002cd0 <findNearestUnknown+0x24c>
            if (!isValid(nx, ny)) continue;
 8002cc6:	bf00      	nop
 8002cc8:	e002      	b.n	8002cd0 <findNearestUnknown+0x24c>
            if (visited[ny][nx]) continue;
 8002cca:	bf00      	nop
 8002ccc:	e000      	b.n	8002cd0 <findNearestUnknown+0x24c>
            if ((maze[cur.y][cur.x].wall >> (3 - dir)) & 1) continue; // blocked
 8002cce:	bf00      	nop
        for (int dir = 0; dir < 4; dir++)
 8002cd0:	f8d7 393c 	ldr.w	r3, [r7, #2364]	@ 0x93c
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	f8c7 393c 	str.w	r3, [r7, #2364]	@ 0x93c
 8002cda:	f8d7 393c 	ldr.w	r3, [r7, #2364]	@ 0x93c
 8002cde:	2b03      	cmp	r3, #3
 8002ce0:	f77f af72 	ble.w	8002bc8 <findNearestUnknown+0x144>
    while (front < rear) // discover all maze
 8002ce4:	f8d7 2944 	ldr.w	r2, [r7, #2372]	@ 0x944
 8002ce8:	f8d7 3940 	ldr.w	r3, [r7, #2368]	@ 0x940
 8002cec:	429a      	cmp	r2, r3
 8002cee:	f6ff af22 	blt.w	8002b36 <findNearestUnknown+0xb2>
    return (point_type){-1, -1};
 8002cf2:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8002cf6:	f6a3 133c 	subw	r3, r3, #2364	@ 0x93c
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a08      	ldr	r2, [pc, #32]	@ (8002d20 <findNearestUnknown+0x29c>)
 8002cfe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002d02:	e883 0003 	stmia.w	r3, {r0, r1}
}
 8002d06:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8002d0a:	f6a3 133c 	subw	r3, r3, #2364	@ 0x93c
 8002d0e:	6818      	ldr	r0, [r3, #0]
 8002d10:	f607 174c 	addw	r7, r7, #2380	@ 0x94c
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd90      	pop	{r4, r7, pc}
 8002d18:	0800b780 	.word	0x0800b780
 8002d1c:	0800b790 	.word	0x0800b790
 8002d20:	0800b620 	.word	0x0800b620

08002d24 <returnToStart>:

void returnToStart(cell_type maze[][MAZE_SIZE], mouse_type *mouse)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	6039      	str	r1, [r7, #0]
    goTo(maze, mouse, 0, 0);
 8002d2e:	2300      	movs	r3, #0
 8002d30:	2200      	movs	r2, #0
 8002d32:	6839      	ldr	r1, [r7, #0]
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f7ff fd3b 	bl	80027b0 <goTo>
}
 8002d3a:	bf00      	nop
 8002d3c:	3708      	adds	r7, #8
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
	...

08002d44 <findOptimalPath>:

int findOptimalPath(cell_type maze[][MAZE_SIZE], int sx, int sy, int gx, int gy)
{
 8002d44:	b5b0      	push	{r4, r5, r7, lr}
 8002d46:	f5ad 6d46 	sub.w	sp, sp, #3168	@ 0xc60
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	f507 6446 	add.w	r4, r7, #3168	@ 0xc60
 8002d50:	f6a4 4454 	subw	r4, r4, #3156	@ 0xc54
 8002d54:	6020      	str	r0, [r4, #0]
 8002d56:	f507 6046 	add.w	r0, r7, #3168	@ 0xc60
 8002d5a:	f6a0 4058 	subw	r0, r0, #3160	@ 0xc58
 8002d5e:	6001      	str	r1, [r0, #0]
 8002d60:	f507 6146 	add.w	r1, r7, #3168	@ 0xc60
 8002d64:	f6a1 415c 	subw	r1, r1, #3164	@ 0xc5c
 8002d68:	600a      	str	r2, [r1, #0]
 8002d6a:	f507 6246 	add.w	r2, r7, #3168	@ 0xc60
 8002d6e:	f5a2 6246 	sub.w	r2, r2, #3168	@ 0xc60
 8002d72:	6013      	str	r3, [r2, #0]
	#define TURN_PENALTY 10
	#define INT_MAX 5 // gi nh
	for (int y = 0; y < MAZE_SIZE; y++)
 8002d74:	2300      	movs	r3, #0
 8002d76:	f8c7 3c5c 	str.w	r3, [r7, #3164]	@ 0xc5c
 8002d7a:	e054      	b.n	8002e26 <findOptimalPath+0xe2>
    {
        for (int x = 0; x < MAZE_SIZE; x++)
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	f8c7 3c58 	str.w	r3, [r7, #3160]	@ 0xc58
 8002d82:	e047      	b.n	8002e14 <findOptimalPath+0xd0>
        {
            maze[y][x].previous_point = (point_type){-1, -1};
 8002d84:	f8d7 2c5c 	ldr.w	r2, [r7, #3164]	@ 0xc5c
 8002d88:	4613      	mov	r3, r2
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	4413      	add	r3, r2
 8002d8e:	019b      	lsls	r3, r3, #6
 8002d90:	461a      	mov	r2, r3
 8002d92:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002d96:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	1899      	adds	r1, r3, r2
 8002d9e:	f8d7 2c58 	ldr.w	r2, [r7, #3160]	@ 0xc58
 8002da2:	4613      	mov	r3, r2
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	4413      	add	r3, r2
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	440b      	add	r3, r1
 8002dac:	4aa9      	ldr	r2, [pc, #676]	@ (8003054 <findOptimalPath+0x310>)
 8002dae:	3304      	adds	r3, #4
 8002db0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002db4:	e883 0003 	stmia.w	r3, {r0, r1}
            for(int d = 0; d<4; d++) maze[y][x].cost[d] = UINT16_MAX;
 8002db8:	2300      	movs	r3, #0
 8002dba:	f8c7 3c54 	str.w	r3, [r7, #3156]	@ 0xc54
 8002dbe:	e020      	b.n	8002e02 <findOptimalPath+0xbe>
 8002dc0:	f8d7 2c5c 	ldr.w	r2, [r7, #3164]	@ 0xc5c
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	4413      	add	r3, r2
 8002dca:	019b      	lsls	r3, r3, #6
 8002dcc:	461a      	mov	r2, r3
 8002dce:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002dd2:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	1899      	adds	r1, r3, r2
 8002dda:	f8d7 2c58 	ldr.w	r2, [r7, #3160]	@ 0xc58
 8002dde:	4613      	mov	r3, r2
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	4413      	add	r3, r2
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	f8d7 2c54 	ldr.w	r2, [r7, #3156]	@ 0xc54
 8002dea:	4413      	add	r3, r2
 8002dec:	3304      	adds	r3, #4
 8002dee:	005b      	lsls	r3, r3, #1
 8002df0:	440b      	add	r3, r1
 8002df2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002df6:	809a      	strh	r2, [r3, #4]
 8002df8:	f8d7 3c54 	ldr.w	r3, [r7, #3156]	@ 0xc54
 8002dfc:	3301      	adds	r3, #1
 8002dfe:	f8c7 3c54 	str.w	r3, [r7, #3156]	@ 0xc54
 8002e02:	f8d7 3c54 	ldr.w	r3, [r7, #3156]	@ 0xc54
 8002e06:	2b03      	cmp	r3, #3
 8002e08:	ddda      	ble.n	8002dc0 <findOptimalPath+0x7c>
        for (int x = 0; x < MAZE_SIZE; x++)
 8002e0a:	f8d7 3c58 	ldr.w	r3, [r7, #3160]	@ 0xc58
 8002e0e:	3301      	adds	r3, #1
 8002e10:	f8c7 3c58 	str.w	r3, [r7, #3160]	@ 0xc58
 8002e14:	f8d7 3c58 	ldr.w	r3, [r7, #3160]	@ 0xc58
 8002e18:	2b0f      	cmp	r3, #15
 8002e1a:	ddb3      	ble.n	8002d84 <findOptimalPath+0x40>
	for (int y = 0; y < MAZE_SIZE; y++)
 8002e1c:	f8d7 3c5c 	ldr.w	r3, [r7, #3164]	@ 0xc5c
 8002e20:	3301      	adds	r3, #1
 8002e22:	f8c7 3c5c 	str.w	r3, [r7, #3164]	@ 0xc5c
 8002e26:	f8d7 3c5c 	ldr.w	r3, [r7, #3164]	@ 0xc5c
 8002e2a:	2b0f      	cmp	r3, #15
 8002e2c:	dda6      	ble.n	8002d7c <findOptimalPath+0x38>
        }
    }

    struct { uint8_t x, y, dir; } queue[MAZE_SIZE * MAZE_SIZE * 4];
    int head = 0, tail = 0;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	f8c7 3c50 	str.w	r3, [r7, #3152]	@ 0xc50
 8002e34:	2300      	movs	r3, #0
 8002e36:	f8c7 3c4c 	str.w	r3, [r7, #3148]	@ 0xc4c

    for (int d = 0; d < 4; d++) {
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	f8c7 3c48 	str.w	r3, [r7, #3144]	@ 0xc48
 8002e40:	e059      	b.n	8002ef6 <findOptimalPath+0x1b2>
        maze[sy][sx].cost[d] = 0;
 8002e42:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002e46:	f6a3 435c 	subw	r3, r3, #3164	@ 0xc5c
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	4413      	add	r3, r2
 8002e52:	019b      	lsls	r3, r3, #6
 8002e54:	461a      	mov	r2, r3
 8002e56:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002e5a:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	1899      	adds	r1, r3, r2
 8002e62:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002e66:	f6a3 4358 	subw	r3, r3, #3160	@ 0xc58
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	4613      	mov	r3, r2
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	4413      	add	r3, r2
 8002e72:	005b      	lsls	r3, r3, #1
 8002e74:	f8d7 2c48 	ldr.w	r2, [r7, #3144]	@ 0xc48
 8002e78:	4413      	add	r3, r2
 8002e7a:	3304      	adds	r3, #4
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	440b      	add	r3, r1
 8002e80:	2200      	movs	r2, #0
 8002e82:	809a      	strh	r2, [r3, #4]
        queue[tail++] = (typeof(queue[0])){sx, sy, d};
 8002e84:	f8d7 3c4c 	ldr.w	r3, [r7, #3148]	@ 0xc4c
 8002e88:	1c5a      	adds	r2, r3, #1
 8002e8a:	f8c7 2c4c 	str.w	r2, [r7, #3148]	@ 0xc4c
 8002e8e:	f507 6246 	add.w	r2, r7, #3168	@ 0xc60
 8002e92:	f6a2 4258 	subw	r2, r2, #3160	@ 0xc58
 8002e96:	6812      	ldr	r2, [r2, #0]
 8002e98:	b2d5      	uxtb	r5, r2
 8002e9a:	f507 6246 	add.w	r2, r7, #3168	@ 0xc60
 8002e9e:	f6a2 425c 	subw	r2, r2, #3164	@ 0xc5c
 8002ea2:	6812      	ldr	r2, [r2, #0]
 8002ea4:	b2d4      	uxtb	r4, r2
 8002ea6:	f8d7 2c48 	ldr.w	r2, [r7, #3144]	@ 0xc48
 8002eaa:	b2d0      	uxtb	r0, r2
 8002eac:	f507 6246 	add.w	r2, r7, #3168	@ 0xc60
 8002eb0:	f6a2 4138 	subw	r1, r2, #3128	@ 0xc38
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	0052      	lsls	r2, r2, #1
 8002eb8:	441a      	add	r2, r3
 8002eba:	440a      	add	r2, r1
 8002ebc:	4629      	mov	r1, r5
 8002ebe:	7011      	strb	r1, [r2, #0]
 8002ec0:	f507 6246 	add.w	r2, r7, #3168	@ 0xc60
 8002ec4:	f6a2 4138 	subw	r1, r2, #3128	@ 0xc38
 8002ec8:	461a      	mov	r2, r3
 8002eca:	0052      	lsls	r2, r2, #1
 8002ecc:	441a      	add	r2, r3
 8002ece:	440a      	add	r2, r1
 8002ed0:	3201      	adds	r2, #1
 8002ed2:	4621      	mov	r1, r4
 8002ed4:	7011      	strb	r1, [r2, #0]
 8002ed6:	f507 6246 	add.w	r2, r7, #3168	@ 0xc60
 8002eda:	f6a2 4138 	subw	r1, r2, #3128	@ 0xc38
 8002ede:	461a      	mov	r2, r3
 8002ee0:	0052      	lsls	r2, r2, #1
 8002ee2:	441a      	add	r2, r3
 8002ee4:	188b      	adds	r3, r1, r2
 8002ee6:	3302      	adds	r3, #2
 8002ee8:	4602      	mov	r2, r0
 8002eea:	701a      	strb	r2, [r3, #0]
    for (int d = 0; d < 4; d++) {
 8002eec:	f8d7 3c48 	ldr.w	r3, [r7, #3144]	@ 0xc48
 8002ef0:	3301      	adds	r3, #1
 8002ef2:	f8c7 3c48 	str.w	r3, [r7, #3144]	@ 0xc48
 8002ef6:	f8d7 3c48 	ldr.w	r3, [r7, #3144]	@ 0xc48
 8002efa:	2b03      	cmp	r3, #3
 8002efc:	dda1      	ble.n	8002e42 <findOptimalPath+0xfe>
    }

    while (head != tail)
 8002efe:	e179      	b.n	80031f4 <findOptimalPath+0x4b0>
    {
        uint8_t cx = queue[head].x;
 8002f00:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002f04:	f6a3 4138 	subw	r1, r3, #3128	@ 0xc38
 8002f08:	f8d7 2c50 	ldr.w	r2, [r7, #3152]	@ 0xc50
 8002f0c:	4613      	mov	r3, r2
 8002f0e:	005b      	lsls	r3, r3, #1
 8002f10:	4413      	add	r3, r2
 8002f12:	440b      	add	r3, r1
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	f887 3c3b 	strb.w	r3, [r7, #3131]	@ 0xc3b
        uint8_t cy = queue[head].y;
 8002f1a:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002f1e:	f6a3 4138 	subw	r1, r3, #3128	@ 0xc38
 8002f22:	f8d7 2c50 	ldr.w	r2, [r7, #3152]	@ 0xc50
 8002f26:	4613      	mov	r3, r2
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	4413      	add	r3, r2
 8002f2c:	440b      	add	r3, r1
 8002f2e:	3301      	adds	r3, #1
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	f887 3c3a 	strb.w	r3, [r7, #3130]	@ 0xc3a
        uint8_t cd = queue[head].dir;
 8002f36:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002f3a:	f6a3 4138 	subw	r1, r3, #3128	@ 0xc38
 8002f3e:	f8d7 2c50 	ldr.w	r2, [r7, #3152]	@ 0xc50
 8002f42:	4613      	mov	r3, r2
 8002f44:	005b      	lsls	r3, r3, #1
 8002f46:	4413      	add	r3, r2
 8002f48:	440b      	add	r3, r1
 8002f4a:	3302      	adds	r3, #2
 8002f4c:	781b      	ldrb	r3, [r3, #0]
 8002f4e:	f887 3c39 	strb.w	r3, [r7, #3129]	@ 0xc39
        head = (head + 1) % (MAZE_SIZE * MAZE_SIZE * 4);
 8002f52:	f8d7 3c50 	ldr.w	r3, [r7, #3152]	@ 0xc50
 8002f56:	3301      	adds	r3, #1
 8002f58:	425a      	negs	r2, r3
 8002f5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f5e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002f62:	bf58      	it	pl
 8002f64:	4253      	negpl	r3, r2
 8002f66:	f8c7 3c50 	str.w	r3, [r7, #3152]	@ 0xc50

        for (int nextDir = 0; nextDir < 4; nextDir++) {
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	f8c7 3c44 	str.w	r3, [r7, #3140]	@ 0xc44
 8002f70:	e13b      	b.n	80031ea <findOptimalPath+0x4a6>
            // Wall check
            if ((maze[cy][cx].wall >> (3 - nextDir)) & 1) continue;
 8002f72:	f897 2c3a 	ldrb.w	r2, [r7, #3130]	@ 0xc3a
 8002f76:	4613      	mov	r3, r2
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	4413      	add	r3, r2
 8002f7c:	019b      	lsls	r3, r3, #6
 8002f7e:	461a      	mov	r2, r3
 8002f80:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8002f84:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	1899      	adds	r1, r3, r2
 8002f8c:	f897 2c3b 	ldrb.w	r2, [r7, #3131]	@ 0xc3b
 8002f90:	4613      	mov	r3, r2
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	4413      	add	r3, r2
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	440b      	add	r3, r1
 8002f9a:	781b      	ldrb	r3, [r3, #0]
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	f8d7 3c44 	ldr.w	r3, [r7, #3140]	@ 0xc44
 8002fa2:	f1c3 0303 	rsb	r3, r3, #3
 8002fa6:	fa42 f303 	asr.w	r3, r2, r3
 8002faa:	f003 0301 	and.w	r3, r3, #1
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	f040 8115 	bne.w	80031de <findOptimalPath+0x49a>

            int nx = cx + DELTA_X[nextDir];
 8002fb4:	f897 2c3b 	ldrb.w	r2, [r7, #3131]	@ 0xc3b
 8002fb8:	4927      	ldr	r1, [pc, #156]	@ (8003058 <findOptimalPath+0x314>)
 8002fba:	f8d7 3c44 	ldr.w	r3, [r7, #3140]	@ 0xc44
 8002fbe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002fc2:	4413      	add	r3, r2
 8002fc4:	f8c7 3c34 	str.w	r3, [r7, #3124]	@ 0xc34
            int ny = cy + DELTA_Y[nextDir];
 8002fc8:	f897 2c3a 	ldrb.w	r2, [r7, #3130]	@ 0xc3a
 8002fcc:	4923      	ldr	r1, [pc, #140]	@ (800305c <findOptimalPath+0x318>)
 8002fce:	f8d7 3c44 	ldr.w	r3, [r7, #3140]	@ 0xc44
 8002fd2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002fd6:	4413      	add	r3, r2
 8002fd8:	f8c7 3c30 	str.w	r3, [r7, #3120]	@ 0xc30

            if (isValid(nx, ny) && (maze[ny][nx].known || (nx == gx && ny == gy))) {
 8002fdc:	f8d7 1c30 	ldr.w	r1, [r7, #3120]	@ 0xc30
 8002fe0:	f8d7 0c34 	ldr.w	r0, [r7, #3124]	@ 0xc34
 8002fe4:	f7ff f8d6 	bl	8002194 <isValid>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	f000 80f8 	beq.w	80031e0 <findOptimalPath+0x49c>
 8002ff0:	f8d7 2c30 	ldr.w	r2, [r7, #3120]	@ 0xc30
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	4413      	add	r3, r2
 8002ffa:	019b      	lsls	r3, r3, #6
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8003002:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	1899      	adds	r1, r3, r2
 800300a:	f8d7 2c34 	ldr.w	r2, [r7, #3124]	@ 0xc34
 800300e:	4613      	mov	r3, r2
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	4413      	add	r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	440b      	add	r3, r1
 8003018:	3301      	adds	r3, #1
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d110      	bne.n	8003042 <findOptimalPath+0x2fe>
 8003020:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8003024:	f5a3 6346 	sub.w	r3, r3, #3168	@ 0xc60
 8003028:	f8d7 2c34 	ldr.w	r2, [r7, #3124]	@ 0xc34
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	429a      	cmp	r2, r3
 8003030:	f040 80d6 	bne.w	80031e0 <findOptimalPath+0x49c>
 8003034:	f8d7 2c30 	ldr.w	r2, [r7, #3120]	@ 0xc30
 8003038:	f8d7 3c70 	ldr.w	r3, [r7, #3184]	@ 0xc70
 800303c:	429a      	cmp	r2, r3
 800303e:	f040 80cf 	bne.w	80031e0 <findOptimalPath+0x49c>
                // Logic: If new route is shorter than recorded, update and queue neighbors
                int weight = (nextDir == cd) ? 1 : (1 + TURN_PENALTY);
 8003042:	f897 3c39 	ldrb.w	r3, [r7, #3129]	@ 0xc39
 8003046:	f8d7 2c44 	ldr.w	r2, [r7, #3140]	@ 0xc44
 800304a:	429a      	cmp	r2, r3
 800304c:	d108      	bne.n	8003060 <findOptimalPath+0x31c>
 800304e:	2301      	movs	r3, #1
 8003050:	e007      	b.n	8003062 <findOptimalPath+0x31e>
 8003052:	bf00      	nop
 8003054:	0800b620 	.word	0x0800b620
 8003058:	0800b780 	.word	0x0800b780
 800305c:	0800b790 	.word	0x0800b790
 8003060:	230b      	movs	r3, #11
 8003062:	f8c7 3c2c 	str.w	r3, [r7, #3116]	@ 0xc2c
                int newDist = maze[cy][cx].cost[cd] + weight;
 8003066:	f897 2c3a 	ldrb.w	r2, [r7, #3130]	@ 0xc3a
 800306a:	4613      	mov	r3, r2
 800306c:	009b      	lsls	r3, r3, #2
 800306e:	4413      	add	r3, r2
 8003070:	019b      	lsls	r3, r3, #6
 8003072:	461a      	mov	r2, r3
 8003074:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8003078:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	1899      	adds	r1, r3, r2
 8003080:	f897 2c3b 	ldrb.w	r2, [r7, #3131]	@ 0xc3b
 8003084:	f897 0c39 	ldrb.w	r0, [r7, #3129]	@ 0xc39
 8003088:	4613      	mov	r3, r2
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	4413      	add	r3, r2
 800308e:	005b      	lsls	r3, r3, #1
 8003090:	4403      	add	r3, r0
 8003092:	3304      	adds	r3, #4
 8003094:	005b      	lsls	r3, r3, #1
 8003096:	440b      	add	r3, r1
 8003098:	889b      	ldrh	r3, [r3, #4]
 800309a:	461a      	mov	r2, r3
 800309c:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	@ 0xc2c
 80030a0:	4413      	add	r3, r2
 80030a2:	f8c7 3c28 	str.w	r3, [r7, #3112]	@ 0xc28

                if (newDist < maze[ny][nx].cost[nextDir]) {
 80030a6:	f8d7 2c30 	ldr.w	r2, [r7, #3120]	@ 0xc30
 80030aa:	4613      	mov	r3, r2
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	4413      	add	r3, r2
 80030b0:	019b      	lsls	r3, r3, #6
 80030b2:	461a      	mov	r2, r3
 80030b4:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 80030b8:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	1899      	adds	r1, r3, r2
 80030c0:	f8d7 2c34 	ldr.w	r2, [r7, #3124]	@ 0xc34
 80030c4:	4613      	mov	r3, r2
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	4413      	add	r3, r2
 80030ca:	005b      	lsls	r3, r3, #1
 80030cc:	f8d7 2c44 	ldr.w	r2, [r7, #3140]	@ 0xc44
 80030d0:	4413      	add	r3, r2
 80030d2:	3304      	adds	r3, #4
 80030d4:	005b      	lsls	r3, r3, #1
 80030d6:	440b      	add	r3, r1
 80030d8:	889b      	ldrh	r3, [r3, #4]
 80030da:	461a      	mov	r2, r3
 80030dc:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 80030e0:	4293      	cmp	r3, r2
 80030e2:	da7d      	bge.n	80031e0 <findOptimalPath+0x49c>
                    maze[ny][nx].cost[nextDir] = newDist;
 80030e4:	f8d7 2c30 	ldr.w	r2, [r7, #3120]	@ 0xc30
 80030e8:	4613      	mov	r3, r2
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	4413      	add	r3, r2
 80030ee:	019b      	lsls	r3, r3, #6
 80030f0:	461a      	mov	r2, r3
 80030f2:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 80030f6:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	1899      	adds	r1, r3, r2
 80030fe:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 8003102:	b298      	uxth	r0, r3
 8003104:	f8d7 2c34 	ldr.w	r2, [r7, #3124]	@ 0xc34
 8003108:	4613      	mov	r3, r2
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	4413      	add	r3, r2
 800310e:	005b      	lsls	r3, r3, #1
 8003110:	f8d7 2c44 	ldr.w	r2, [r7, #3140]	@ 0xc44
 8003114:	4413      	add	r3, r2
 8003116:	3304      	adds	r3, #4
 8003118:	005b      	lsls	r3, r3, #1
 800311a:	440b      	add	r3, r1
 800311c:	4602      	mov	r2, r0
 800311e:	809a      	strh	r2, [r3, #4]
                    maze[ny][nx].previous_point = (point_type){cx, cy};
 8003120:	f8d7 2c30 	ldr.w	r2, [r7, #3120]	@ 0xc30
 8003124:	4613      	mov	r3, r2
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	4413      	add	r3, r2
 800312a:	019b      	lsls	r3, r3, #6
 800312c:	461a      	mov	r2, r3
 800312e:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8003132:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	441a      	add	r2, r3
 800313a:	f897 4c3b 	ldrb.w	r4, [r7, #3131]	@ 0xc3b
 800313e:	f897 0c3a 	ldrb.w	r0, [r7, #3130]	@ 0xc3a
 8003142:	f8d7 1c34 	ldr.w	r1, [r7, #3124]	@ 0xc34
 8003146:	460b      	mov	r3, r1
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	440b      	add	r3, r1
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	4413      	add	r3, r2
 8003150:	3304      	adds	r3, #4
 8003152:	601c      	str	r4, [r3, #0]
 8003154:	f8d7 1c34 	ldr.w	r1, [r7, #3124]	@ 0xc34
 8003158:	460b      	mov	r3, r1
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	440b      	add	r3, r1
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	4413      	add	r3, r2
 8003162:	3308      	adds	r3, #8
 8003164:	6018      	str	r0, [r3, #0]

                    // Add to queue for propagation
                    queue[tail] = (typeof(queue[0])){ (uint8_t)nx, (uint8_t)ny, (uint8_t)nextDir };
 8003166:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	@ 0xc34
 800316a:	b2dd      	uxtb	r5, r3
 800316c:	f8d7 3c30 	ldr.w	r3, [r7, #3120]	@ 0xc30
 8003170:	b2dc      	uxtb	r4, r3
 8003172:	f8d7 3c44 	ldr.w	r3, [r7, #3140]	@ 0xc44
 8003176:	b2d8      	uxtb	r0, r3
 8003178:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 800317c:	f6a3 4138 	subw	r1, r3, #3128	@ 0xc38
 8003180:	f8d7 2c4c 	ldr.w	r2, [r7, #3148]	@ 0xc4c
 8003184:	4613      	mov	r3, r2
 8003186:	005b      	lsls	r3, r3, #1
 8003188:	4413      	add	r3, r2
 800318a:	440b      	add	r3, r1
 800318c:	462a      	mov	r2, r5
 800318e:	701a      	strb	r2, [r3, #0]
 8003190:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8003194:	f6a3 4138 	subw	r1, r3, #3128	@ 0xc38
 8003198:	f8d7 2c4c 	ldr.w	r2, [r7, #3148]	@ 0xc4c
 800319c:	4613      	mov	r3, r2
 800319e:	005b      	lsls	r3, r3, #1
 80031a0:	4413      	add	r3, r2
 80031a2:	440b      	add	r3, r1
 80031a4:	3301      	adds	r3, #1
 80031a6:	4622      	mov	r2, r4
 80031a8:	701a      	strb	r2, [r3, #0]
 80031aa:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 80031ae:	f6a3 4138 	subw	r1, r3, #3128	@ 0xc38
 80031b2:	f8d7 2c4c 	ldr.w	r2, [r7, #3148]	@ 0xc4c
 80031b6:	4613      	mov	r3, r2
 80031b8:	005b      	lsls	r3, r3, #1
 80031ba:	4413      	add	r3, r2
 80031bc:	440b      	add	r3, r1
 80031be:	3302      	adds	r3, #2
 80031c0:	4602      	mov	r2, r0
 80031c2:	701a      	strb	r2, [r3, #0]
                    tail = (tail + 1) % (MAZE_SIZE * MAZE_SIZE * 4);
 80031c4:	f8d7 3c4c 	ldr.w	r3, [r7, #3148]	@ 0xc4c
 80031c8:	3301      	adds	r3, #1
 80031ca:	425a      	negs	r2, r3
 80031cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80031d0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80031d4:	bf58      	it	pl
 80031d6:	4253      	negpl	r3, r2
 80031d8:	f8c7 3c4c 	str.w	r3, [r7, #3148]	@ 0xc4c
 80031dc:	e000      	b.n	80031e0 <findOptimalPath+0x49c>
            if ((maze[cy][cx].wall >> (3 - nextDir)) & 1) continue;
 80031de:	bf00      	nop
        for (int nextDir = 0; nextDir < 4; nextDir++) {
 80031e0:	f8d7 3c44 	ldr.w	r3, [r7, #3140]	@ 0xc44
 80031e4:	3301      	adds	r3, #1
 80031e6:	f8c7 3c44 	str.w	r3, [r7, #3140]	@ 0xc44
 80031ea:	f8d7 3c44 	ldr.w	r3, [r7, #3140]	@ 0xc44
 80031ee:	2b03      	cmp	r3, #3
 80031f0:	f77f aebf 	ble.w	8002f72 <findOptimalPath+0x22e>
    while (head != tail)
 80031f4:	f8d7 2c50 	ldr.w	r2, [r7, #3152]	@ 0xc50
 80031f8:	f8d7 3c4c 	ldr.w	r3, [r7, #3148]	@ 0xc4c
 80031fc:	429a      	cmp	r2, r3
 80031fe:	f47f ae7f 	bne.w	8002f00 <findOptimalPath+0x1bc>
            }
        }
    }

    // Return the cheapest cost among all directions at goal
    int minGoalCost = INT_MAX;
 8003202:	2305      	movs	r3, #5
 8003204:	f8c7 3c40 	str.w	r3, [r7, #3136]	@ 0xc40
    for (int d = 0; d < 4; d++) {
 8003208:	2300      	movs	r3, #0
 800320a:	f8c7 3c3c 	str.w	r3, [r7, #3132]	@ 0xc3c
 800320e:	e045      	b.n	800329c <findOptimalPath+0x558>
        if (maze[gy][gx].cost[d] < minGoalCost) minGoalCost = maze[gy][gx].cost[d];
 8003210:	f8d7 2c70 	ldr.w	r2, [r7, #3184]	@ 0xc70
 8003214:	4613      	mov	r3, r2
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	4413      	add	r3, r2
 800321a:	019b      	lsls	r3, r3, #6
 800321c:	461a      	mov	r2, r3
 800321e:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8003222:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	1899      	adds	r1, r3, r2
 800322a:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 800322e:	f5a3 6346 	sub.w	r3, r3, #3168	@ 0xc60
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	4613      	mov	r3, r2
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	4413      	add	r3, r2
 800323a:	005b      	lsls	r3, r3, #1
 800323c:	f8d7 2c3c 	ldr.w	r2, [r7, #3132]	@ 0xc3c
 8003240:	4413      	add	r3, r2
 8003242:	3304      	adds	r3, #4
 8003244:	005b      	lsls	r3, r3, #1
 8003246:	440b      	add	r3, r1
 8003248:	889b      	ldrh	r3, [r3, #4]
 800324a:	461a      	mov	r2, r3
 800324c:	f8d7 3c40 	ldr.w	r3, [r7, #3136]	@ 0xc40
 8003250:	4293      	cmp	r3, r2
 8003252:	dd1e      	ble.n	8003292 <findOptimalPath+0x54e>
 8003254:	f8d7 2c70 	ldr.w	r2, [r7, #3184]	@ 0xc70
 8003258:	4613      	mov	r3, r2
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	4413      	add	r3, r2
 800325e:	019b      	lsls	r3, r3, #6
 8003260:	461a      	mov	r2, r3
 8003262:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8003266:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	1899      	adds	r1, r3, r2
 800326e:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8003272:	f5a3 6346 	sub.w	r3, r3, #3168	@ 0xc60
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	4613      	mov	r3, r2
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	4413      	add	r3, r2
 800327e:	005b      	lsls	r3, r3, #1
 8003280:	f8d7 2c3c 	ldr.w	r2, [r7, #3132]	@ 0xc3c
 8003284:	4413      	add	r3, r2
 8003286:	3304      	adds	r3, #4
 8003288:	005b      	lsls	r3, r3, #1
 800328a:	440b      	add	r3, r1
 800328c:	889b      	ldrh	r3, [r3, #4]
 800328e:	f8c7 3c40 	str.w	r3, [r7, #3136]	@ 0xc40
    for (int d = 0; d < 4; d++) {
 8003292:	f8d7 3c3c 	ldr.w	r3, [r7, #3132]	@ 0xc3c
 8003296:	3301      	adds	r3, #1
 8003298:	f8c7 3c3c 	str.w	r3, [r7, #3132]	@ 0xc3c
 800329c:	f8d7 3c3c 	ldr.w	r3, [r7, #3132]	@ 0xc3c
 80032a0:	2b03      	cmp	r3, #3
 80032a2:	ddb5      	ble.n	8003210 <findOptimalPath+0x4cc>
    }

    return (minGoalCost >= INT_MAX) ? -1 : minGoalCost;
 80032a4:	f8d7 3c40 	ldr.w	r3, [r7, #3136]	@ 0xc40
 80032a8:	2b04      	cmp	r3, #4
 80032aa:	dc02      	bgt.n	80032b2 <findOptimalPath+0x56e>
 80032ac:	f8d7 3c40 	ldr.w	r3, [r7, #3136]	@ 0xc40
 80032b0:	e001      	b.n	80032b6 <findOptimalPath+0x572>
 80032b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	f507 6746 	add.w	r7, r7, #3168	@ 0xc60
 80032bc:	46bd      	mov	sp, r7
 80032be:	bdb0      	pop	{r4, r5, r7, pc}

080032c0 <goToOptimal>:


void goToOptimal(cell_type maze[][MAZE_SIZE], mouse_type *mouse, int gx, int gy)
{
 80032c0:	b590      	push	{r4, r7, lr}
 80032c2:	f6ad 0d54 	subw	sp, sp, #2132	@ 0x854
 80032c6:	af02      	add	r7, sp, #8
 80032c8:	f607 0448 	addw	r4, r7, #2120	@ 0x848
 80032cc:	f6a4 043c 	subw	r4, r4, #2108	@ 0x83c
 80032d0:	6020      	str	r0, [r4, #0]
 80032d2:	f607 0048 	addw	r0, r7, #2120	@ 0x848
 80032d6:	f5a0 6004 	sub.w	r0, r0, #2112	@ 0x840
 80032da:	6001      	str	r1, [r0, #0]
 80032dc:	f607 0148 	addw	r1, r7, #2120	@ 0x848
 80032e0:	f6a1 0144 	subw	r1, r1, #2116	@ 0x844
 80032e4:	600a      	str	r2, [r1, #0]
 80032e6:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 80032ea:	f6a2 0248 	subw	r2, r2, #2120	@ 0x848
 80032ee:	6013      	str	r3, [r2, #0]
    int total_cost = findOptimalPath(maze, mouse->x, mouse->y, gx, gy);
 80032f0:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80032f4:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	6859      	ldr	r1, [r3, #4]
 80032fc:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003300:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	689c      	ldr	r4, [r3, #8]
 8003308:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800330c:	f6a3 0344 	subw	r3, r3, #2116	@ 0x844
 8003310:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 8003314:	f6a2 003c 	subw	r0, r2, #2108	@ 0x83c
 8003318:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 800331c:	f6a2 0248 	subw	r2, r2, #2120	@ 0x848
 8003320:	6812      	ldr	r2, [r2, #0]
 8003322:	9200      	str	r2, [sp, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4622      	mov	r2, r4
 8003328:	6800      	ldr	r0, [r0, #0]
 800332a:	f7ff fd0b 	bl	8002d44 <findOptimalPath>
 800332e:	f8c7 0830 	str.w	r0, [r7, #2096]	@ 0x830

    if (total_cost == -1) return;
 8003332:	f8d7 3830 	ldr.w	r3, [r7, #2096]	@ 0x830
 8003336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800333a:	f000 812f 	beq.w	800359c <goToOptimal+0x2dc>

    point_type path[MAZE_SIZE * MAZE_SIZE];
    int count = 0;
 800333e:	2300      	movs	r3, #0
 8003340:	f8c7 3844 	str.w	r3, [r7, #2116]	@ 0x844

    int x = gx, y = gy;
 8003344:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003348:	f6a3 0344 	subw	r3, r3, #2116	@ 0x844
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f8c7 3840 	str.w	r3, [r7, #2112]	@ 0x840
 8003352:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003356:	f6a3 0348 	subw	r3, r3, #2120	@ 0x848
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f8c7 383c 	str.w	r3, [r7, #2108]	@ 0x83c
    path[count++] = (point_type){x, y};
 8003360:	f8d7 3844 	ldr.w	r3, [r7, #2116]	@ 0x844
 8003364:	1c5a      	adds	r2, r3, #1
 8003366:	f8c7 2844 	str.w	r2, [r7, #2116]	@ 0x844
 800336a:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 800336e:	f5a2 6202 	sub.w	r2, r2, #2080	@ 0x820
 8003372:	f8d7 1840 	ldr.w	r1, [r7, #2112]	@ 0x840
 8003376:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
 800337a:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 800337e:	f5a2 6202 	sub.w	r2, r2, #2080	@ 0x820
 8003382:	00db      	lsls	r3, r3, #3
 8003384:	4413      	add	r3, r2
 8003386:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 800338a:	605a      	str	r2, [r3, #4]

    while (x != mouse->x || y != mouse->y)
 800338c:	e04f      	b.n	800342e <goToOptimal+0x16e>
    {
        point_type p = maze[y][x].previous_point;
 800338e:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 8003392:	4613      	mov	r3, r2
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	4413      	add	r3, r2
 8003398:	019b      	lsls	r3, r3, #6
 800339a:	461a      	mov	r2, r3
 800339c:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80033a0:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	1899      	adds	r1, r3, r2
 80033a8:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80033ac:	f5a3 6003 	sub.w	r0, r3, #2096	@ 0x830
 80033b0:	f8d7 2840 	ldr.w	r2, [r7, #2112]	@ 0x840
 80033b4:	4613      	mov	r3, r2
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	4413      	add	r3, r2
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	440b      	add	r3, r1
 80033be:	4602      	mov	r2, r0
 80033c0:	3304      	adds	r3, #4
 80033c2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80033c6:	e882 0003 	stmia.w	r2, {r0, r1}

        if (p.x == -1 || p.y == -1) break;
 80033ca:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80033ce:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033d8:	d03d      	beq.n	8003456 <goToOptimal+0x196>
 80033da:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80033de:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033e8:	d035      	beq.n	8003456 <goToOptimal+0x196>

        path[count++] = p;
 80033ea:	f8d7 3844 	ldr.w	r3, [r7, #2116]	@ 0x844
 80033ee:	1c5a      	adds	r2, r3, #1
 80033f0:	f8c7 2844 	str.w	r2, [r7, #2116]	@ 0x844
 80033f4:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 80033f8:	f5a2 6202 	sub.w	r2, r2, #2080	@ 0x820
 80033fc:	f607 0148 	addw	r1, r7, #2120	@ 0x848
 8003400:	f5a1 6103 	sub.w	r1, r1, #2096	@ 0x830
 8003404:	00db      	lsls	r3, r3, #3
 8003406:	4413      	add	r3, r2
 8003408:	460a      	mov	r2, r1
 800340a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800340e:	e883 0003 	stmia.w	r3, {r0, r1}
        x = p.x;
 8003412:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003416:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f8c7 3840 	str.w	r3, [r7, #2112]	@ 0x840
        y = p.y;
 8003420:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003424:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f8c7 383c 	str.w	r3, [r7, #2108]	@ 0x83c
    while (x != mouse->x || y != mouse->y)
 800342e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003432:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	f8d7 2840 	ldr.w	r2, [r7, #2112]	@ 0x840
 800343e:	429a      	cmp	r2, r3
 8003440:	d1a5      	bne.n	800338e <goToOptimal+0xce>
 8003442:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003446:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 8003452:	429a      	cmp	r2, r3
 8003454:	d19b      	bne.n	800338e <goToOptimal+0xce>
    }

    for (int i = count - 2; i >= 0; i--)
 8003456:	f8d7 3844 	ldr.w	r3, [r7, #2116]	@ 0x844
 800345a:	3b02      	subs	r3, #2
 800345c:	f8c7 3838 	str.w	r3, [r7, #2104]	@ 0x838
 8003460:	e096      	b.n	8003590 <goToOptimal+0x2d0>
    {
        point_type next = path[i];
 8003462:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003466:	f6a3 0138 	subw	r1, r3, #2104	@ 0x838
 800346a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800346e:	f5a3 6202 	sub.w	r2, r3, #2080	@ 0x820
 8003472:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 8003476:	460c      	mov	r4, r1
 8003478:	00db      	lsls	r3, r3, #3
 800347a:	4413      	add	r3, r2
 800347c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003480:	e884 0003 	stmia.w	r4, {r0, r1}
        int dx = next.x - mouse->x;
 8003484:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003488:	f6a3 0338 	subw	r3, r3, #2104	@ 0x838
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003492:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	f8c7 382c 	str.w	r3, [r7, #2092]	@ 0x82c
        int dy = next.y - mouse->y;
 80034a0:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80034a4:	f6a3 0338 	subw	r3, r3, #2104	@ 0x838
 80034a8:	685a      	ldr	r2, [r3, #4]
 80034aa:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80034ae:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	f8c7 3828 	str.w	r3, [r7, #2088]	@ 0x828

        int dir = -1; // 0=N, 1=E, 2=S, 3=W
 80034bc:	f04f 33ff 	mov.w	r3, #4294967295
 80034c0:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
        if      (dx ==  0 && dy == -1) dir = 0; // North
 80034c4:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d108      	bne.n	80034de <goToOptimal+0x21e>
 80034cc:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 80034d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034d4:	d103      	bne.n	80034de <goToOptimal+0x21e>
 80034d6:	2300      	movs	r3, #0
 80034d8:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 80034dc:	e023      	b.n	8003526 <goToOptimal+0x266>
        else if (dx ==  1 && dy ==  0) dir = 1; // East
 80034de:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d107      	bne.n	80034f6 <goToOptimal+0x236>
 80034e6:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d103      	bne.n	80034f6 <goToOptimal+0x236>
 80034ee:	2301      	movs	r3, #1
 80034f0:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 80034f4:	e017      	b.n	8003526 <goToOptimal+0x266>
        else if (dx ==  0 && dy ==  1) dir = 2; // South
 80034f6:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d107      	bne.n	800350e <goToOptimal+0x24e>
 80034fe:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 8003502:	2b01      	cmp	r3, #1
 8003504:	d103      	bne.n	800350e <goToOptimal+0x24e>
 8003506:	2302      	movs	r3, #2
 8003508:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 800350c:	e00b      	b.n	8003526 <goToOptimal+0x266>
        else if (dx == -1 && dy ==  0) dir = 3; // West
 800350e:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 8003512:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003516:	d106      	bne.n	8003526 <goToOptimal+0x266>
 8003518:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 800351c:	2b00      	cmp	r3, #0
 800351e:	d102      	bne.n	8003526 <goToOptimal+0x266>
 8003520:	2303      	movs	r3, #3
 8003522:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834

        if (dir != -1)
 8003526:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 800352a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800352e:	d02a      	beq.n	8003586 <goToOptimal+0x2c6>
        {
            rotateTo(mouse, (float)dir + 1);
 8003530:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 8003534:	ee07 3a90 	vmov	s15, r3
 8003538:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800353c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003540:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003544:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003548:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 800354c:	eeb0 0a67 	vmov.f32	s0, s15
 8003550:	6818      	ldr	r0, [r3, #0]
 8003552:	f7fe fd7f 	bl	8002054 <rotateTo>
            forward(maze, mouse);
 8003556:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800355a:	f5a3 6204 	sub.w	r2, r3, #2112	@ 0x840
 800355e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003562:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8003566:	6811      	ldr	r1, [r2, #0]
 8003568:	6818      	ldr	r0, [r3, #0]
 800356a:	f7fe fbd9 	bl	8001d20 <forward>

            setWall(maze, mouse);
 800356e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003572:	f5a3 6204 	sub.w	r2, r3, #2112	@ 0x840
 8003576:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800357a:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 800357e:	6811      	ldr	r1, [r2, #0]
 8003580:	6818      	ldr	r0, [r3, #0]
 8003582:	f7fe fe24 	bl	80021ce <setWall>
    for (int i = count - 2; i >= 0; i--)
 8003586:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 800358a:	3b01      	subs	r3, #1
 800358c:	f8c7 3838 	str.w	r3, [r7, #2104]	@ 0x838
 8003590:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 8003594:	2b00      	cmp	r3, #0
 8003596:	f6bf af64 	bge.w	8003462 <goToOptimal+0x1a2>
 800359a:	e000      	b.n	800359e <goToOptimal+0x2de>
    if (total_cost == -1) return;
 800359c:	bf00      	nop
        }
    }
}
 800359e:	f607 074c 	addw	r7, r7, #2124	@ 0x84c
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd90      	pop	{r4, r7, pc}
	...

080035a8 <MPU6050_Init>:
double dt;

int16_t samples = 0, gyro_x_offset, gyro_y_offset, gyro_z_offset;

void MPU6050_Init (void)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b086      	sub	sp, #24
 80035ac:	af04      	add	r7, sp, #16
	uint8_t check;
	uint8_t Data;
	// check device ID WHO_AM_I
	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR,WHO_AM_I_REG,1, &check, 1, timeOut);
 80035ae:	2364      	movs	r3, #100	@ 0x64
 80035b0:	9302      	str	r3, [sp, #8]
 80035b2:	2301      	movs	r3, #1
 80035b4:	9301      	str	r3, [sp, #4]
 80035b6:	1dfb      	adds	r3, r7, #7
 80035b8:	9300      	str	r3, [sp, #0]
 80035ba:	2301      	movs	r3, #1
 80035bc:	2275      	movs	r2, #117	@ 0x75
 80035be:	21d0      	movs	r1, #208	@ 0xd0
 80035c0:	482e      	ldr	r0, [pc, #184]	@ (800367c <MPU6050_Init+0xd4>)
 80035c2:	f002 fe81 	bl	80062c8 <HAL_I2C_Mem_Read>
	if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 80035c6:	79fb      	ldrb	r3, [r7, #7]
 80035c8:	2b68      	cmp	r3, #104	@ 0x68
 80035ca:	d153      	bne.n	8003674 <MPU6050_Init+0xcc>
	{
		// power management register 0X6B we should write all 0's to wake the sensor up
		Data = 0x01;//0x00
 80035cc:	2301      	movs	r3, #1
 80035ce:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, timeOut);
 80035d0:	2364      	movs	r3, #100	@ 0x64
 80035d2:	9302      	str	r3, [sp, #8]
 80035d4:	2301      	movs	r3, #1
 80035d6:	9301      	str	r3, [sp, #4]
 80035d8:	1dbb      	adds	r3, r7, #6
 80035da:	9300      	str	r3, [sp, #0]
 80035dc:	2301      	movs	r3, #1
 80035de:	226b      	movs	r2, #107	@ 0x6b
 80035e0:	21d0      	movs	r1, #208	@ 0xd0
 80035e2:	4826      	ldr	r0, [pc, #152]	@ (800367c <MPU6050_Init+0xd4>)
 80035e4:	f002 fd76 	bl	80060d4 <HAL_I2C_Mem_Write>

		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		Data = 0x07;
 80035e8:	2307      	movs	r3, #7
 80035ea:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, timeOut);
 80035ec:	2364      	movs	r3, #100	@ 0x64
 80035ee:	9302      	str	r3, [sp, #8]
 80035f0:	2301      	movs	r3, #1
 80035f2:	9301      	str	r3, [sp, #4]
 80035f4:	1dbb      	adds	r3, r7, #6
 80035f6:	9300      	str	r3, [sp, #0]
 80035f8:	2301      	movs	r3, #1
 80035fa:	2219      	movs	r2, #25
 80035fc:	21d0      	movs	r1, #208	@ 0xd0
 80035fe:	481f      	ldr	r0, [pc, #124]	@ (800367c <MPU6050_Init+0xd4>)
 8003600:	f002 fd68 	bl	80060d4 <HAL_I2C_Mem_Write>
		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g  ~  0000 0000  ~ 0x00 16,384
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  4g  ~  0000 1000  ~ 0x08 8192
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  8g  ~  0001 0000  ~ 0x10 4096
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  16g ~  0001 1000  ~ 0x18 2048
		Data = 0x08;
 8003604:	2308      	movs	r3, #8
 8003606:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, timeOut);
 8003608:	2364      	movs	r3, #100	@ 0x64
 800360a:	9302      	str	r3, [sp, #8]
 800360c:	2301      	movs	r3, #1
 800360e:	9301      	str	r3, [sp, #4]
 8003610:	1dbb      	adds	r3, r7, #6
 8003612:	9300      	str	r3, [sp, #0]
 8003614:	2301      	movs	r3, #1
 8003616:	221c      	movs	r2, #28
 8003618:	21d0      	movs	r1, #208	@ 0xd0
 800361a:	4818      	ldr	r0, [pc, #96]	@ (800367c <MPU6050_Init+0xd4>)
 800361c:	f002 fd5a 	bl	80060d4 <HAL_I2C_Mem_Write>

		Data = 0x05;
 8003620:	2305      	movs	r3, #5
 8003622:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG_2, 1,&Data, 1, timeOut);
 8003624:	2364      	movs	r3, #100	@ 0x64
 8003626:	9302      	str	r3, [sp, #8]
 8003628:	2301      	movs	r3, #1
 800362a:	9301      	str	r3, [sp, #4]
 800362c:	1dbb      	adds	r3, r7, #6
 800362e:	9300      	str	r3, [sp, #0]
 8003630:	2301      	movs	r3, #1
 8003632:	221d      	movs	r2, #29
 8003634:	21d0      	movs	r1, #208	@ 0xd0
 8003636:	4811      	ldr	r0, [pc, #68]	@ (800367c <MPU6050_Init+0xd4>)
 8003638:	f002 fd4c 	bl	80060d4 <HAL_I2C_Mem_Write>
		// Set Gyroscopic configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s      ~  0000 0000  ~ 0x00 131
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=1 ->  500 /s      ~  0000 1000  ~ 0x08 65.5
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=2 ->  1000 /s   ~  0001 0000  ~ 0x10 32.8
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=3 ->  2000 /s   ~  0001 1000  ~ 0x18 16.4
		Data = 0x08;
 800363c:	2308      	movs	r3, #8
 800363e:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, timeOut);
 8003640:	2364      	movs	r3, #100	@ 0x64
 8003642:	9302      	str	r3, [sp, #8]
 8003644:	2301      	movs	r3, #1
 8003646:	9301      	str	r3, [sp, #4]
 8003648:	1dbb      	adds	r3, r7, #6
 800364a:	9300      	str	r3, [sp, #0]
 800364c:	2301      	movs	r3, #1
 800364e:	221b      	movs	r2, #27
 8003650:	21d0      	movs	r1, #208	@ 0xd0
 8003652:	480a      	ldr	r0, [pc, #40]	@ (800367c <MPU6050_Init+0xd4>)
 8003654:	f002 fd3e 	bl	80060d4 <HAL_I2C_Mem_Write>
		Data = 0x05;
 8003658:	2305      	movs	r3, #5
 800365a:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, CONFIG_REG, 1,&Data, 1, timeOut);
 800365c:	2364      	movs	r3, #100	@ 0x64
 800365e:	9302      	str	r3, [sp, #8]
 8003660:	2301      	movs	r3, #1
 8003662:	9301      	str	r3, [sp, #4]
 8003664:	1dbb      	adds	r3, r7, #6
 8003666:	9300      	str	r3, [sp, #0]
 8003668:	2301      	movs	r3, #1
 800366a:	221a      	movs	r2, #26
 800366c:	21d0      	movs	r1, #208	@ 0xd0
 800366e:	4803      	ldr	r0, [pc, #12]	@ (800367c <MPU6050_Init+0xd4>)
 8003670:	f002 fd30 	bl	80060d4 <HAL_I2C_Mem_Write>
	}

}
 8003674:	bf00      	nop
 8003676:	3708      	adds	r7, #8
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	2000020c 	.word	0x2000020c

08003680 <MPU6050_Read_Data>:
void MPU6050_Read_Data(MPU6050_Raw *Raw){
 8003680:	b580      	push	{r7, lr}
 8003682:	b08c      	sub	sp, #48	@ 0x30
 8003684:	af04      	add	r7, sp, #16
 8003686:	6078      	str	r0, [r7, #4]

	uint8_t Rec_Data[14];
	// Read 6 BYTES of data starting from ACCEL_XOUT_H register
	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, timeOut);
 8003688:	2364      	movs	r3, #100	@ 0x64
 800368a:	9302      	str	r3, [sp, #8]
 800368c:	230e      	movs	r3, #14
 800368e:	9301      	str	r3, [sp, #4]
 8003690:	f107 0308 	add.w	r3, r7, #8
 8003694:	9300      	str	r3, [sp, #0]
 8003696:	2301      	movs	r3, #1
 8003698:	223b      	movs	r2, #59	@ 0x3b
 800369a:	21d0      	movs	r1, #208	@ 0xd0
 800369c:	4891      	ldr	r0, [pc, #580]	@ (80038e4 <MPU6050_Read_Data+0x264>)
 800369e:	f002 fe13 	bl	80062c8 <HAL_I2C_Mem_Read>

	Raw->Accel_X_RAW = (int16_t)(Rec_Data[0]  << 8 | Rec_Data [1]);
 80036a2:	7a3b      	ldrb	r3, [r7, #8]
 80036a4:	b21b      	sxth	r3, r3
 80036a6:	021b      	lsls	r3, r3, #8
 80036a8:	b21a      	sxth	r2, r3
 80036aa:	7a7b      	ldrb	r3, [r7, #9]
 80036ac:	b21b      	sxth	r3, r3
 80036ae:	4313      	orrs	r3, r2
 80036b0:	b21a      	sxth	r2, r3
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	801a      	strh	r2, [r3, #0]
	Raw->Accel_Y_RAW = (int16_t)(Rec_Data[2]  << 8 | Rec_Data [3]);
 80036b6:	7abb      	ldrb	r3, [r7, #10]
 80036b8:	b21b      	sxth	r3, r3
 80036ba:	021b      	lsls	r3, r3, #8
 80036bc:	b21a      	sxth	r2, r3
 80036be:	7afb      	ldrb	r3, [r7, #11]
 80036c0:	b21b      	sxth	r3, r3
 80036c2:	4313      	orrs	r3, r2
 80036c4:	b21a      	sxth	r2, r3
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	805a      	strh	r2, [r3, #2]
	Raw->Accel_Z_RAW = (int16_t)(Rec_Data[4]  << 8 | Rec_Data [5]);
 80036ca:	7b3b      	ldrb	r3, [r7, #12]
 80036cc:	b21b      	sxth	r3, r3
 80036ce:	021b      	lsls	r3, r3, #8
 80036d0:	b21a      	sxth	r2, r3
 80036d2:	7b7b      	ldrb	r3, [r7, #13]
 80036d4:	b21b      	sxth	r3, r3
 80036d6:	4313      	orrs	r3, r2
 80036d8:	b21a      	sxth	r2, r3
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	809a      	strh	r2, [r3, #4]
	Raw->Temp        = (int16_t)(Rec_Data[6]  << 8 | Rec_Data [7]);
 80036de:	7bbb      	ldrb	r3, [r7, #14]
 80036e0:	b21b      	sxth	r3, r3
 80036e2:	021b      	lsls	r3, r3, #8
 80036e4:	b21a      	sxth	r2, r3
 80036e6:	7bfb      	ldrb	r3, [r7, #15]
 80036e8:	b21b      	sxth	r3, r3
 80036ea:	4313      	orrs	r3, r2
 80036ec:	b21b      	sxth	r3, r3
 80036ee:	ee07 3a90 	vmov	s15, r3
 80036f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	Raw->Gyro_X_RAW  = (int16_t)(Rec_Data[8]  << 8 | Rec_Data [9]);
 80036fc:	7c3b      	ldrb	r3, [r7, #16]
 80036fe:	b21b      	sxth	r3, r3
 8003700:	021b      	lsls	r3, r3, #8
 8003702:	b21a      	sxth	r2, r3
 8003704:	7c7b      	ldrb	r3, [r7, #17]
 8003706:	b21b      	sxth	r3, r3
 8003708:	4313      	orrs	r3, r2
 800370a:	b21a      	sxth	r2, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	829a      	strh	r2, [r3, #20]
	Raw->Gyro_Y_RAW  = (int16_t)(Rec_Data[10] << 8 | Rec_Data [11]);
 8003710:	7cbb      	ldrb	r3, [r7, #18]
 8003712:	b21b      	sxth	r3, r3
 8003714:	021b      	lsls	r3, r3, #8
 8003716:	b21a      	sxth	r2, r3
 8003718:	7cfb      	ldrb	r3, [r7, #19]
 800371a:	b21b      	sxth	r3, r3
 800371c:	4313      	orrs	r3, r2
 800371e:	b21a      	sxth	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	82da      	strh	r2, [r3, #22]
	Raw->Gyro_Z_RAW  = (int16_t)(Rec_Data[12] << 8 | Rec_Data [13]);
 8003724:	7d3b      	ldrb	r3, [r7, #20]
 8003726:	b21b      	sxth	r3, r3
 8003728:	021b      	lsls	r3, r3, #8
 800372a:	b21a      	sxth	r2, r3
 800372c:	7d7b      	ldrb	r3, [r7, #21]
 800372e:	b21b      	sxth	r3, r3
 8003730:	4313      	orrs	r3, r2
 8003732:	b21a      	sxth	r2, r3
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	831a      	strh	r2, [r3, #24]
	     for more details check ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g  ~  0000 0000  ~ 0x00 16,384
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  4g  ~  0000 1000  ~ 0x08 8192
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  8g  ~  0001 0000  ~ 0x10 4096
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  16g ~  0001 1000  ~ 0x18 2048 		 * ****/
	Raw->Ax = Raw->Accel_X_RAW/8192.0; //16384.0;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800373e:	4618      	mov	r0, r3
 8003740:	f7fc fef0 	bl	8000524 <__aeabi_i2d>
 8003744:	f04f 0200 	mov.w	r2, #0
 8003748:	4b67      	ldr	r3, [pc, #412]	@ (80038e8 <MPU6050_Read_Data+0x268>)
 800374a:	f7fd f87f 	bl	800084c <__aeabi_ddiv>
 800374e:	4602      	mov	r2, r0
 8003750:	460b      	mov	r3, r1
 8003752:	4610      	mov	r0, r2
 8003754:	4619      	mov	r1, r3
 8003756:	f7fd fa27 	bl	8000ba8 <__aeabi_d2f>
 800375a:	4602      	mov	r2, r0
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	609a      	str	r2, [r3, #8]
	Raw->Ay = Raw->Accel_Y_RAW/8192.0;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003766:	4618      	mov	r0, r3
 8003768:	f7fc fedc 	bl	8000524 <__aeabi_i2d>
 800376c:	f04f 0200 	mov.w	r2, #0
 8003770:	4b5d      	ldr	r3, [pc, #372]	@ (80038e8 <MPU6050_Read_Data+0x268>)
 8003772:	f7fd f86b 	bl	800084c <__aeabi_ddiv>
 8003776:	4602      	mov	r2, r0
 8003778:	460b      	mov	r3, r1
 800377a:	4610      	mov	r0, r2
 800377c:	4619      	mov	r1, r3
 800377e:	f7fd fa13 	bl	8000ba8 <__aeabi_d2f>
 8003782:	4602      	mov	r2, r0
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	60da      	str	r2, [r3, #12]
	Raw->Az = Raw->Accel_Z_RAW/8192.0;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800378e:	4618      	mov	r0, r3
 8003790:	f7fc fec8 	bl	8000524 <__aeabi_i2d>
 8003794:	f04f 0200 	mov.w	r2, #0
 8003798:	4b53      	ldr	r3, [pc, #332]	@ (80038e8 <MPU6050_Read_Data+0x268>)
 800379a:	f7fd f857 	bl	800084c <__aeabi_ddiv>
 800379e:	4602      	mov	r2, r0
 80037a0:	460b      	mov	r3, r1
 80037a2:	4610      	mov	r0, r2
 80037a4:	4619      	mov	r1, r3
 80037a6:	f7fd f9ff 	bl	8000ba8 <__aeabi_d2f>
 80037aa:	4602      	mov	r2, r0
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	611a      	str	r2, [r3, #16]
	// Tnh dt
	    static uint32_t lastTick = 0;
	    uint32_t now = HAL_GetTick();
 80037b0:	f002 f824 	bl	80057fc <HAL_GetTick>
 80037b4:	61f8      	str	r0, [r7, #28]
	    float dt = (now - lastTick) / 1000.0f;
 80037b6:	4b4d      	ldr	r3, [pc, #308]	@ (80038ec <MPU6050_Read_Data+0x26c>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	69fa      	ldr	r2, [r7, #28]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	ee07 3a90 	vmov	s15, r3
 80037c2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80037c6:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 80038f0 <MPU6050_Read_Data+0x270>
 80037ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037ce:	edc7 7a06 	vstr	s15, [r7, #24]
	    lastTick = now;
 80037d2:	4a46      	ldr	r2, [pc, #280]	@ (80038ec <MPU6050_Read_Data+0x26c>)
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	6013      	str	r3, [r2, #0]

	    // Tch phn yaw
	    Raw->YawChange += Raw->Gz * dt;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 80037e4:	edd7 7a06 	vldr	s15, [r7, #24]
 80037e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80037ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	    angle= Raw->YawChange;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037fa:	4a3e      	ldr	r2, [pc, #248]	@ (80038f4 <MPU6050_Read_Data+0x274>)
 80037fc:	6013      	str	r3, [r2, #0]
         for more details check GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s      ~  0000 0000  ~ 0x00 131
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=1 ->  500 /s      ~  0000 1000  ~ 0x08 65.5
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=2 ->  1000 /s   ~  0001 0000  ~ 0x10 32.8
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=3 ->  2000 /s   ~  0001 1000  ~ 0x18 16.4  			****/
		if(samples<32) {
 80037fe:	4b3e      	ldr	r3, [pc, #248]	@ (80038f8 <MPU6050_Read_Data+0x278>)
 8003800:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003804:	2b1f      	cmp	r3, #31
 8003806:	dc09      	bgt.n	800381c <MPU6050_Read_Data+0x19c>
		  samples ++;
 8003808:	4b3b      	ldr	r3, [pc, #236]	@ (80038f8 <MPU6050_Read_Data+0x278>)
 800380a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800380e:	b29b      	uxth	r3, r3
 8003810:	3301      	adds	r3, #1
 8003812:	b29b      	uxth	r3, r3
 8003814:	b21a      	sxth	r2, r3
 8003816:	4b38      	ldr	r3, [pc, #224]	@ (80038f8 <MPU6050_Read_Data+0x278>)
 8003818:	801a      	strh	r2, [r3, #0]
		  return ;
 800381a:	e0d8      	b.n	80039ce <MPU6050_Read_Data+0x34e>
		} else if(samples <64) {
 800381c:	4b36      	ldr	r3, [pc, #216]	@ (80038f8 <MPU6050_Read_Data+0x278>)
 800381e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003822:	2b3f      	cmp	r3, #63	@ 0x3f
 8003824:	dc30      	bgt.n	8003888 <MPU6050_Read_Data+0x208>
			gyro_x_offset += Raw->Gyro_X_RAW;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800382c:	b29a      	uxth	r2, r3
 800382e:	4b33      	ldr	r3, [pc, #204]	@ (80038fc <MPU6050_Read_Data+0x27c>)
 8003830:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003834:	b29b      	uxth	r3, r3
 8003836:	4413      	add	r3, r2
 8003838:	b29b      	uxth	r3, r3
 800383a:	b21a      	sxth	r2, r3
 800383c:	4b2f      	ldr	r3, [pc, #188]	@ (80038fc <MPU6050_Read_Data+0x27c>)
 800383e:	801a      	strh	r2, [r3, #0]
			gyro_y_offset += Raw->Gyro_Y_RAW;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8003846:	b29a      	uxth	r2, r3
 8003848:	4b2d      	ldr	r3, [pc, #180]	@ (8003900 <MPU6050_Read_Data+0x280>)
 800384a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800384e:	b29b      	uxth	r3, r3
 8003850:	4413      	add	r3, r2
 8003852:	b29b      	uxth	r3, r3
 8003854:	b21a      	sxth	r2, r3
 8003856:	4b2a      	ldr	r3, [pc, #168]	@ (8003900 <MPU6050_Read_Data+0x280>)
 8003858:	801a      	strh	r2, [r3, #0]
			gyro_z_offset += Raw->Gyro_Z_RAW;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8003860:	b29a      	uxth	r2, r3
 8003862:	4b28      	ldr	r3, [pc, #160]	@ (8003904 <MPU6050_Read_Data+0x284>)
 8003864:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003868:	b29b      	uxth	r3, r3
 800386a:	4413      	add	r3, r2
 800386c:	b29b      	uxth	r3, r3
 800386e:	b21a      	sxth	r2, r3
 8003870:	4b24      	ldr	r3, [pc, #144]	@ (8003904 <MPU6050_Read_Data+0x284>)
 8003872:	801a      	strh	r2, [r3, #0]
			samples++;
 8003874:	4b20      	ldr	r3, [pc, #128]	@ (80038f8 <MPU6050_Read_Data+0x278>)
 8003876:	f9b3 3000 	ldrsh.w	r3, [r3]
 800387a:	b29b      	uxth	r3, r3
 800387c:	3301      	adds	r3, #1
 800387e:	b29b      	uxth	r3, r3
 8003880:	b21a      	sxth	r2, r3
 8003882:	4b1d      	ldr	r3, [pc, #116]	@ (80038f8 <MPU6050_Read_Data+0x278>)
 8003884:	801a      	strh	r2, [r3, #0]
			return;
 8003886:	e0a2      	b.n	80039ce <MPU6050_Read_Data+0x34e>
		} else if(samples==64) {
 8003888:	4b1b      	ldr	r3, [pc, #108]	@ (80038f8 <MPU6050_Read_Data+0x278>)
 800388a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800388e:	2b40      	cmp	r3, #64	@ 0x40
 8003890:	d13a      	bne.n	8003908 <MPU6050_Read_Data+0x288>
			gyro_x_offset /= 32;
 8003892:	4b1a      	ldr	r3, [pc, #104]	@ (80038fc <MPU6050_Read_Data+0x27c>)
 8003894:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003898:	2b00      	cmp	r3, #0
 800389a:	da00      	bge.n	800389e <MPU6050_Read_Data+0x21e>
 800389c:	331f      	adds	r3, #31
 800389e:	115b      	asrs	r3, r3, #5
 80038a0:	b21a      	sxth	r2, r3
 80038a2:	4b16      	ldr	r3, [pc, #88]	@ (80038fc <MPU6050_Read_Data+0x27c>)
 80038a4:	801a      	strh	r2, [r3, #0]
			gyro_y_offset /= 32;
 80038a6:	4b16      	ldr	r3, [pc, #88]	@ (8003900 <MPU6050_Read_Data+0x280>)
 80038a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	da00      	bge.n	80038b2 <MPU6050_Read_Data+0x232>
 80038b0:	331f      	adds	r3, #31
 80038b2:	115b      	asrs	r3, r3, #5
 80038b4:	b21a      	sxth	r2, r3
 80038b6:	4b12      	ldr	r3, [pc, #72]	@ (8003900 <MPU6050_Read_Data+0x280>)
 80038b8:	801a      	strh	r2, [r3, #0]
			gyro_z_offset /= 32;
 80038ba:	4b12      	ldr	r3, [pc, #72]	@ (8003904 <MPU6050_Read_Data+0x284>)
 80038bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	da00      	bge.n	80038c6 <MPU6050_Read_Data+0x246>
 80038c4:	331f      	adds	r3, #31
 80038c6:	115b      	asrs	r3, r3, #5
 80038c8:	b21a      	sxth	r2, r3
 80038ca:	4b0e      	ldr	r3, [pc, #56]	@ (8003904 <MPU6050_Read_Data+0x284>)
 80038cc:	801a      	strh	r2, [r3, #0]
			samples++;
 80038ce:	4b0a      	ldr	r3, [pc, #40]	@ (80038f8 <MPU6050_Read_Data+0x278>)
 80038d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	3301      	adds	r3, #1
 80038d8:	b29b      	uxth	r3, r3
 80038da:	b21a      	sxth	r2, r3
 80038dc:	4b06      	ldr	r3, [pc, #24]	@ (80038f8 <MPU6050_Read_Data+0x278>)
 80038de:	801a      	strh	r2, [r3, #0]
 80038e0:	e039      	b.n	8003956 <MPU6050_Read_Data+0x2d6>
 80038e2:	bf00      	nop
 80038e4:	2000020c 	.word	0x2000020c
 80038e8:	40c00000 	.word	0x40c00000
 80038ec:	20001930 	.word	0x20001930
 80038f0:	447a0000 	.word	0x447a0000
 80038f4:	200001f4 	.word	0x200001f4
 80038f8:	20001928 	.word	0x20001928
 80038fc:	2000192a 	.word	0x2000192a
 8003900:	2000192c 	.word	0x2000192c
 8003904:	2000192e 	.word	0x2000192e
		} else {
			Raw->Gyro_X_RAW -= gyro_x_offset;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800390e:	b29a      	uxth	r2, r3
 8003910:	4b33      	ldr	r3, [pc, #204]	@ (80039e0 <MPU6050_Read_Data+0x360>)
 8003912:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003916:	b29b      	uxth	r3, r3
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	b29b      	uxth	r3, r3
 800391c:	b21a      	sxth	r2, r3
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	829a      	strh	r2, [r3, #20]
			Raw->Gyro_Y_RAW -= gyro_y_offset;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8003928:	b29a      	uxth	r2, r3
 800392a:	4b2e      	ldr	r3, [pc, #184]	@ (80039e4 <MPU6050_Read_Data+0x364>)
 800392c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003930:	b29b      	uxth	r3, r3
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	b29b      	uxth	r3, r3
 8003936:	b21a      	sxth	r2, r3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	82da      	strh	r2, [r3, #22]
			Raw->Gyro_Z_RAW -= gyro_z_offset;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8003942:	b29a      	uxth	r2, r3
 8003944:	4b28      	ldr	r3, [pc, #160]	@ (80039e8 <MPU6050_Read_Data+0x368>)
 8003946:	f9b3 3000 	ldrsh.w	r3, [r3]
 800394a:	b29b      	uxth	r3, r3
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	b29b      	uxth	r3, r3
 8003950:	b21a      	sxth	r2, r3
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	831a      	strh	r2, [r3, #24]
		}
	Raw->Gx = Raw->Gyro_X_RAW/65.5;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800395c:	4618      	mov	r0, r3
 800395e:	f7fc fde1 	bl	8000524 <__aeabi_i2d>
 8003962:	a31d      	add	r3, pc, #116	@ (adr r3, 80039d8 <MPU6050_Read_Data+0x358>)
 8003964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003968:	f7fc ff70 	bl	800084c <__aeabi_ddiv>
 800396c:	4602      	mov	r2, r0
 800396e:	460b      	mov	r3, r1
 8003970:	4610      	mov	r0, r2
 8003972:	4619      	mov	r1, r3
 8003974:	f7fd f918 	bl	8000ba8 <__aeabi_d2f>
 8003978:	4602      	mov	r2, r0
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	61da      	str	r2, [r3, #28]
	Raw->Gy = Raw->Gyro_Y_RAW/65.5;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8003984:	4618      	mov	r0, r3
 8003986:	f7fc fdcd 	bl	8000524 <__aeabi_i2d>
 800398a:	a313      	add	r3, pc, #76	@ (adr r3, 80039d8 <MPU6050_Read_Data+0x358>)
 800398c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003990:	f7fc ff5c 	bl	800084c <__aeabi_ddiv>
 8003994:	4602      	mov	r2, r0
 8003996:	460b      	mov	r3, r1
 8003998:	4610      	mov	r0, r2
 800399a:	4619      	mov	r1, r3
 800399c:	f7fd f904 	bl	8000ba8 <__aeabi_d2f>
 80039a0:	4602      	mov	r2, r0
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	621a      	str	r2, [r3, #32]
	Raw->Gz = Raw->Gyro_Z_RAW/65.5;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80039ac:	4618      	mov	r0, r3
 80039ae:	f7fc fdb9 	bl	8000524 <__aeabi_i2d>
 80039b2:	a309      	add	r3, pc, #36	@ (adr r3, 80039d8 <MPU6050_Read_Data+0x358>)
 80039b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039b8:	f7fc ff48 	bl	800084c <__aeabi_ddiv>
 80039bc:	4602      	mov	r2, r0
 80039be:	460b      	mov	r3, r1
 80039c0:	4610      	mov	r0, r2
 80039c2:	4619      	mov	r1, r3
 80039c4:	f7fd f8f0 	bl	8000ba8 <__aeabi_d2f>
 80039c8:	4602      	mov	r2, r0
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	625a      	str	r2, [r3, #36]	@ 0x24

}
 80039ce:	3720      	adds	r7, #32
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	f3af 8000 	nop.w
 80039d8:	00000000 	.word	0x00000000
 80039dc:	40506000 	.word	0x40506000
 80039e0:	2000192a 	.word	0x2000192a
 80039e4:	2000192c 	.word	0x2000192c
 80039e8:	2000192e 	.word	0x2000192e

080039ec <ssd1306_Reset>:

#include <math.h>
#include <stdlib.h>
#include <string.h>  // For memcpy

void ssd1306_Reset(void) {
 80039ec:	b480      	push	{r7}
 80039ee:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80039f0:	bf00      	nop
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr
	...

080039fc <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b086      	sub	sp, #24
 8003a00:	af04      	add	r7, sp, #16
 8003a02:	4603      	mov	r3, r0
 8003a04:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8003a06:	f04f 33ff 	mov.w	r3, #4294967295
 8003a0a:	9302      	str	r3, [sp, #8]
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	9301      	str	r3, [sp, #4]
 8003a10:	1dfb      	adds	r3, r7, #7
 8003a12:	9300      	str	r3, [sp, #0]
 8003a14:	2301      	movs	r3, #1
 8003a16:	2200      	movs	r2, #0
 8003a18:	2178      	movs	r1, #120	@ 0x78
 8003a1a:	4803      	ldr	r0, [pc, #12]	@ (8003a28 <ssd1306_WriteCommand+0x2c>)
 8003a1c:	f002 fb5a 	bl	80060d4 <HAL_I2C_Mem_Write>
}
 8003a20:	bf00      	nop
 8003a22:	3708      	adds	r7, #8
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	20000260 	.word	0x20000260

08003a2c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b086      	sub	sp, #24
 8003a30:	af04      	add	r7, sp, #16
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	b29b      	uxth	r3, r3
 8003a3a:	f04f 32ff 	mov.w	r2, #4294967295
 8003a3e:	9202      	str	r2, [sp, #8]
 8003a40:	9301      	str	r3, [sp, #4]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	9300      	str	r3, [sp, #0]
 8003a46:	2301      	movs	r3, #1
 8003a48:	2240      	movs	r2, #64	@ 0x40
 8003a4a:	2178      	movs	r1, #120	@ 0x78
 8003a4c:	4803      	ldr	r0, [pc, #12]	@ (8003a5c <ssd1306_WriteData+0x30>)
 8003a4e:	f002 fb41 	bl	80060d4 <HAL_I2C_Mem_Write>
}
 8003a52:	bf00      	nop
 8003a54:	3708      	adds	r7, #8
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	20000260 	.word	0x20000260

08003a60 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8003a60:	b580      	push	{r7, lr}
 8003a62:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8003a64:	f7ff ffc2 	bl	80039ec <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8003a68:	2064      	movs	r0, #100	@ 0x64
 8003a6a:	f001 fed3 	bl	8005814 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8003a6e:	2000      	movs	r0, #0
 8003a70:	f000 f9d8 	bl	8003e24 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8003a74:	2020      	movs	r0, #32
 8003a76:	f7ff ffc1 	bl	80039fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8003a7a:	2000      	movs	r0, #0
 8003a7c:	f7ff ffbe 	bl	80039fc <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8003a80:	20b0      	movs	r0, #176	@ 0xb0
 8003a82:	f7ff ffbb 	bl	80039fc <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8003a86:	20c8      	movs	r0, #200	@ 0xc8
 8003a88:	f7ff ffb8 	bl	80039fc <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8003a8c:	2000      	movs	r0, #0
 8003a8e:	f7ff ffb5 	bl	80039fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8003a92:	2010      	movs	r0, #16
 8003a94:	f7ff ffb2 	bl	80039fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8003a98:	2040      	movs	r0, #64	@ 0x40
 8003a9a:	f7ff ffaf 	bl	80039fc <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8003a9e:	20ff      	movs	r0, #255	@ 0xff
 8003aa0:	f000 f9ac 	bl	8003dfc <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8003aa4:	20a1      	movs	r0, #161	@ 0xa1
 8003aa6:	f7ff ffa9 	bl	80039fc <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8003aaa:	20a6      	movs	r0, #166	@ 0xa6
 8003aac:	f7ff ffa6 	bl	80039fc <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8003ab0:	20a8      	movs	r0, #168	@ 0xa8
 8003ab2:	f7ff ffa3 	bl	80039fc <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 8003ab6:	201f      	movs	r0, #31
 8003ab8:	f7ff ffa0 	bl	80039fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003abc:	20a4      	movs	r0, #164	@ 0xa4
 8003abe:	f7ff ff9d 	bl	80039fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8003ac2:	20d3      	movs	r0, #211	@ 0xd3
 8003ac4:	f7ff ff9a 	bl	80039fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8003ac8:	2000      	movs	r0, #0
 8003aca:	f7ff ff97 	bl	80039fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8003ace:	20d5      	movs	r0, #213	@ 0xd5
 8003ad0:	f7ff ff94 	bl	80039fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8003ad4:	20f0      	movs	r0, #240	@ 0xf0
 8003ad6:	f7ff ff91 	bl	80039fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8003ada:	20d9      	movs	r0, #217	@ 0xd9
 8003adc:	f7ff ff8e 	bl	80039fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8003ae0:	2022      	movs	r0, #34	@ 0x22
 8003ae2:	f7ff ff8b 	bl	80039fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8003ae6:	20da      	movs	r0, #218	@ 0xda
 8003ae8:	f7ff ff88 	bl	80039fc <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 8003aec:	2002      	movs	r0, #2
 8003aee:	f7ff ff85 	bl	80039fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8003af2:	20db      	movs	r0, #219	@ 0xdb
 8003af4:	f7ff ff82 	bl	80039fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8003af8:	2020      	movs	r0, #32
 8003afa:	f7ff ff7f 	bl	80039fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8003afe:	208d      	movs	r0, #141	@ 0x8d
 8003b00:	f7ff ff7c 	bl	80039fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8003b04:	2014      	movs	r0, #20
 8003b06:	f7ff ff79 	bl	80039fc <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8003b0a:	2001      	movs	r0, #1
 8003b0c:	f000 f98a 	bl	8003e24 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8003b10:	2000      	movs	r0, #0
 8003b12:	f000 f80f 	bl	8003b34 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8003b16:	f000 f825 	bl	8003b64 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8003b1a:	4b05      	ldr	r3, [pc, #20]	@ (8003b30 <ssd1306_Init+0xd0>)
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8003b20:	4b03      	ldr	r3, [pc, #12]	@ (8003b30 <ssd1306_Init+0xd0>)
 8003b22:	2200      	movs	r2, #0
 8003b24:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8003b26:	4b02      	ldr	r3, [pc, #8]	@ (8003b30 <ssd1306_Init+0xd0>)
 8003b28:	2201      	movs	r2, #1
 8003b2a:	711a      	strb	r2, [r3, #4]
}
 8003b2c:	bf00      	nop
 8003b2e:	bd80      	pop	{r7, pc}
 8003b30:	20001b34 	.word	0x20001b34

08003b34 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b082      	sub	sp, #8
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8003b3e:	79fb      	ldrb	r3, [r7, #7]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d101      	bne.n	8003b48 <ssd1306_Fill+0x14>
 8003b44:	2300      	movs	r3, #0
 8003b46:	e000      	b.n	8003b4a <ssd1306_Fill+0x16>
 8003b48:	23ff      	movs	r3, #255	@ 0xff
 8003b4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b4e:	4619      	mov	r1, r3
 8003b50:	4803      	ldr	r0, [pc, #12]	@ (8003b60 <ssd1306_Fill+0x2c>)
 8003b52:	f005 fc47 	bl	80093e4 <memset>
}
 8003b56:	bf00      	nop
 8003b58:	3708      	adds	r7, #8
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	20001934 	.word	0x20001934

08003b64 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b082      	sub	sp, #8
 8003b68:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	71fb      	strb	r3, [r7, #7]
 8003b6e:	e016      	b.n	8003b9e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8003b70:	79fb      	ldrb	r3, [r7, #7]
 8003b72:	3b50      	subs	r3, #80	@ 0x50
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	4618      	mov	r0, r3
 8003b78:	f7ff ff40 	bl	80039fc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8003b7c:	2000      	movs	r0, #0
 8003b7e:	f7ff ff3d 	bl	80039fc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8003b82:	2010      	movs	r0, #16
 8003b84:	f7ff ff3a 	bl	80039fc <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8003b88:	79fb      	ldrb	r3, [r7, #7]
 8003b8a:	01db      	lsls	r3, r3, #7
 8003b8c:	4a08      	ldr	r2, [pc, #32]	@ (8003bb0 <ssd1306_UpdateScreen+0x4c>)
 8003b8e:	4413      	add	r3, r2
 8003b90:	2180      	movs	r1, #128	@ 0x80
 8003b92:	4618      	mov	r0, r3
 8003b94:	f7ff ff4a 	bl	8003a2c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8003b98:	79fb      	ldrb	r3, [r7, #7]
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	71fb      	strb	r3, [r7, #7]
 8003b9e:	79fb      	ldrb	r3, [r7, #7]
 8003ba0:	2b03      	cmp	r3, #3
 8003ba2:	d9e5      	bls.n	8003b70 <ssd1306_UpdateScreen+0xc>
    }
}
 8003ba4:	bf00      	nop
 8003ba6:	bf00      	nop
 8003ba8:	3708      	adds	r7, #8
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	20001934 	.word	0x20001934

08003bb4 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8003bb4:	b480      	push	{r7}
 8003bb6:	b083      	sub	sp, #12
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	4603      	mov	r3, r0
 8003bbc:	71fb      	strb	r3, [r7, #7]
 8003bbe:	460b      	mov	r3, r1
 8003bc0:	71bb      	strb	r3, [r7, #6]
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8003bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	db3d      	blt.n	8003c4a <ssd1306_DrawPixel+0x96>
 8003bce:	79bb      	ldrb	r3, [r7, #6]
 8003bd0:	2b1f      	cmp	r3, #31
 8003bd2:	d83a      	bhi.n	8003c4a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8003bd4:	797b      	ldrb	r3, [r7, #5]
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d11a      	bne.n	8003c10 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8003bda:	79fa      	ldrb	r2, [r7, #7]
 8003bdc:	79bb      	ldrb	r3, [r7, #6]
 8003bde:	08db      	lsrs	r3, r3, #3
 8003be0:	b2d8      	uxtb	r0, r3
 8003be2:	4603      	mov	r3, r0
 8003be4:	01db      	lsls	r3, r3, #7
 8003be6:	4413      	add	r3, r2
 8003be8:	4a1b      	ldr	r2, [pc, #108]	@ (8003c58 <ssd1306_DrawPixel+0xa4>)
 8003bea:	5cd3      	ldrb	r3, [r2, r3]
 8003bec:	b25a      	sxtb	r2, r3
 8003bee:	79bb      	ldrb	r3, [r7, #6]
 8003bf0:	f003 0307 	and.w	r3, r3, #7
 8003bf4:	2101      	movs	r1, #1
 8003bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bfa:	b25b      	sxtb	r3, r3
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	b259      	sxtb	r1, r3
 8003c00:	79fa      	ldrb	r2, [r7, #7]
 8003c02:	4603      	mov	r3, r0
 8003c04:	01db      	lsls	r3, r3, #7
 8003c06:	4413      	add	r3, r2
 8003c08:	b2c9      	uxtb	r1, r1
 8003c0a:	4a13      	ldr	r2, [pc, #76]	@ (8003c58 <ssd1306_DrawPixel+0xa4>)
 8003c0c:	54d1      	strb	r1, [r2, r3]
 8003c0e:	e01d      	b.n	8003c4c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003c10:	79fa      	ldrb	r2, [r7, #7]
 8003c12:	79bb      	ldrb	r3, [r7, #6]
 8003c14:	08db      	lsrs	r3, r3, #3
 8003c16:	b2d8      	uxtb	r0, r3
 8003c18:	4603      	mov	r3, r0
 8003c1a:	01db      	lsls	r3, r3, #7
 8003c1c:	4413      	add	r3, r2
 8003c1e:	4a0e      	ldr	r2, [pc, #56]	@ (8003c58 <ssd1306_DrawPixel+0xa4>)
 8003c20:	5cd3      	ldrb	r3, [r2, r3]
 8003c22:	b25a      	sxtb	r2, r3
 8003c24:	79bb      	ldrb	r3, [r7, #6]
 8003c26:	f003 0307 	and.w	r3, r3, #7
 8003c2a:	2101      	movs	r1, #1
 8003c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c30:	b25b      	sxtb	r3, r3
 8003c32:	43db      	mvns	r3, r3
 8003c34:	b25b      	sxtb	r3, r3
 8003c36:	4013      	ands	r3, r2
 8003c38:	b259      	sxtb	r1, r3
 8003c3a:	79fa      	ldrb	r2, [r7, #7]
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	01db      	lsls	r3, r3, #7
 8003c40:	4413      	add	r3, r2
 8003c42:	b2c9      	uxtb	r1, r1
 8003c44:	4a04      	ldr	r2, [pc, #16]	@ (8003c58 <ssd1306_DrawPixel+0xa4>)
 8003c46:	54d1      	strb	r1, [r2, r3]
 8003c48:	e000      	b.n	8003c4c <ssd1306_DrawPixel+0x98>
        return;
 8003c4a:	bf00      	nop
    }
}
 8003c4c:	370c      	adds	r7, #12
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop
 8003c58:	20001934 	.word	0x20001934

08003c5c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003c5c:	b590      	push	{r4, r7, lr}
 8003c5e:	b089      	sub	sp, #36	@ 0x24
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	4604      	mov	r4, r0
 8003c64:	4638      	mov	r0, r7
 8003c66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8003c6a:	4623      	mov	r3, r4
 8003c6c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8003c6e:	7bfb      	ldrb	r3, [r7, #15]
 8003c70:	2b1f      	cmp	r3, #31
 8003c72:	d902      	bls.n	8003c7a <ssd1306_WriteChar+0x1e>
 8003c74:	7bfb      	ldrb	r3, [r7, #15]
 8003c76:	2b7e      	cmp	r3, #126	@ 0x7e
 8003c78:	d901      	bls.n	8003c7e <ssd1306_WriteChar+0x22>
        return 0;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	e079      	b.n	8003d72 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d005      	beq.n	8003c90 <ssd1306_WriteChar+0x34>
 8003c84:	68ba      	ldr	r2, [r7, #8]
 8003c86:	7bfb      	ldrb	r3, [r7, #15]
 8003c88:	3b20      	subs	r3, #32
 8003c8a:	4413      	add	r3, r2
 8003c8c:	781b      	ldrb	r3, [r3, #0]
 8003c8e:	e000      	b.n	8003c92 <ssd1306_WriteChar+0x36>
 8003c90:	783b      	ldrb	r3, [r7, #0]
 8003c92:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8003c94:	4b39      	ldr	r3, [pc, #228]	@ (8003d7c <ssd1306_WriteChar+0x120>)
 8003c96:	881b      	ldrh	r3, [r3, #0]
 8003c98:	461a      	mov	r2, r3
 8003c9a:	7dfb      	ldrb	r3, [r7, #23]
 8003c9c:	4413      	add	r3, r2
 8003c9e:	2b80      	cmp	r3, #128	@ 0x80
 8003ca0:	dc06      	bgt.n	8003cb0 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8003ca2:	4b36      	ldr	r3, [pc, #216]	@ (8003d7c <ssd1306_WriteChar+0x120>)
 8003ca4:	885b      	ldrh	r3, [r3, #2]
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	787b      	ldrb	r3, [r7, #1]
 8003caa:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8003cac:	2b20      	cmp	r3, #32
 8003cae:	dd01      	ble.n	8003cb4 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	e05e      	b.n	8003d72 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	61fb      	str	r3, [r7, #28]
 8003cb8:	e04d      	b.n	8003d56 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8003cba:	687a      	ldr	r2, [r7, #4]
 8003cbc:	7bfb      	ldrb	r3, [r7, #15]
 8003cbe:	3b20      	subs	r3, #32
 8003cc0:	7879      	ldrb	r1, [r7, #1]
 8003cc2:	fb01 f303 	mul.w	r3, r1, r3
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	440b      	add	r3, r1
 8003ccc:	005b      	lsls	r3, r3, #1
 8003cce:	4413      	add	r3, r2
 8003cd0:	881b      	ldrh	r3, [r3, #0]
 8003cd2:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	61bb      	str	r3, [r7, #24]
 8003cd8:	e036      	b.n	8003d48 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8003cda:	693a      	ldr	r2, [r7, #16]
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d013      	beq.n	8003d12 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8003cea:	4b24      	ldr	r3, [pc, #144]	@ (8003d7c <ssd1306_WriteChar+0x120>)
 8003cec:	881b      	ldrh	r3, [r3, #0]
 8003cee:	b2da      	uxtb	r2, r3
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	b2db      	uxtb	r3, r3
 8003cf4:	4413      	add	r3, r2
 8003cf6:	b2d8      	uxtb	r0, r3
 8003cf8:	4b20      	ldr	r3, [pc, #128]	@ (8003d7c <ssd1306_WriteChar+0x120>)
 8003cfa:	885b      	ldrh	r3, [r3, #2]
 8003cfc:	b2da      	uxtb	r2, r3
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	4413      	add	r3, r2
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	f7ff ff52 	bl	8003bb4 <ssd1306_DrawPixel>
 8003d10:	e017      	b.n	8003d42 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8003d12:	4b1a      	ldr	r3, [pc, #104]	@ (8003d7c <ssd1306_WriteChar+0x120>)
 8003d14:	881b      	ldrh	r3, [r3, #0]
 8003d16:	b2da      	uxtb	r2, r3
 8003d18:	69bb      	ldr	r3, [r7, #24]
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	4413      	add	r3, r2
 8003d1e:	b2d8      	uxtb	r0, r3
 8003d20:	4b16      	ldr	r3, [pc, #88]	@ (8003d7c <ssd1306_WriteChar+0x120>)
 8003d22:	885b      	ldrh	r3, [r3, #2]
 8003d24:	b2da      	uxtb	r2, r3
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	4413      	add	r3, r2
 8003d2c:	b2d9      	uxtb	r1, r3
 8003d2e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	bf0c      	ite	eq
 8003d36:	2301      	moveq	r3, #1
 8003d38:	2300      	movne	r3, #0
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	461a      	mov	r2, r3
 8003d3e:	f7ff ff39 	bl	8003bb4 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8003d42:	69bb      	ldr	r3, [r7, #24]
 8003d44:	3301      	adds	r3, #1
 8003d46:	61bb      	str	r3, [r7, #24]
 8003d48:	7dfb      	ldrb	r3, [r7, #23]
 8003d4a:	69ba      	ldr	r2, [r7, #24]
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d3c4      	bcc.n	8003cda <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8003d50:	69fb      	ldr	r3, [r7, #28]
 8003d52:	3301      	adds	r3, #1
 8003d54:	61fb      	str	r3, [r7, #28]
 8003d56:	787b      	ldrb	r3, [r7, #1]
 8003d58:	461a      	mov	r2, r3
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d3ac      	bcc.n	8003cba <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8003d60:	4b06      	ldr	r3, [pc, #24]	@ (8003d7c <ssd1306_WriteChar+0x120>)
 8003d62:	881a      	ldrh	r2, [r3, #0]
 8003d64:	7dfb      	ldrb	r3, [r7, #23]
 8003d66:	b29b      	uxth	r3, r3
 8003d68:	4413      	add	r3, r2
 8003d6a:	b29a      	uxth	r2, r3
 8003d6c:	4b03      	ldr	r3, [pc, #12]	@ (8003d7c <ssd1306_WriteChar+0x120>)
 8003d6e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8003d70:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3724      	adds	r7, #36	@ 0x24
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd90      	pop	{r4, r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	20001b34 	.word	0x20001b34

08003d80 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b086      	sub	sp, #24
 8003d84:	af02      	add	r7, sp, #8
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	4638      	mov	r0, r7
 8003d8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8003d8e:	e013      	b.n	8003db8 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	7818      	ldrb	r0, [r3, #0]
 8003d94:	7e3b      	ldrb	r3, [r7, #24]
 8003d96:	9300      	str	r3, [sp, #0]
 8003d98:	463b      	mov	r3, r7
 8003d9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d9c:	f7ff ff5e 	bl	8003c5c <ssd1306_WriteChar>
 8003da0:	4603      	mov	r3, r0
 8003da2:	461a      	mov	r2, r3
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	781b      	ldrb	r3, [r3, #0]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d002      	beq.n	8003db2 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	781b      	ldrb	r3, [r3, #0]
 8003db0:	e008      	b.n	8003dc4 <ssd1306_WriteString+0x44>
        }
        str++;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	3301      	adds	r3, #1
 8003db6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	781b      	ldrb	r3, [r3, #0]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d1e7      	bne.n	8003d90 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	781b      	ldrb	r3, [r3, #0]
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3710      	adds	r7, #16
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	460a      	mov	r2, r1
 8003dd6:	71fb      	strb	r3, [r7, #7]
 8003dd8:	4613      	mov	r3, r2
 8003dda:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8003ddc:	79fb      	ldrb	r3, [r7, #7]
 8003dde:	b29a      	uxth	r2, r3
 8003de0:	4b05      	ldr	r3, [pc, #20]	@ (8003df8 <ssd1306_SetCursor+0x2c>)
 8003de2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8003de4:	79bb      	ldrb	r3, [r7, #6]
 8003de6:	b29a      	uxth	r2, r3
 8003de8:	4b03      	ldr	r3, [pc, #12]	@ (8003df8 <ssd1306_SetCursor+0x2c>)
 8003dea:	805a      	strh	r2, [r3, #2]
}
 8003dec:	bf00      	nop
 8003dee:	370c      	adds	r7, #12
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr
 8003df8:	20001b34 	.word	0x20001b34

08003dfc <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	4603      	mov	r3, r0
 8003e04:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003e06:	2381      	movs	r3, #129	@ 0x81
 8003e08:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8003e0a:	7bfb      	ldrb	r3, [r7, #15]
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f7ff fdf5 	bl	80039fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8003e12:	79fb      	ldrb	r3, [r7, #7]
 8003e14:	4618      	mov	r0, r3
 8003e16:	f7ff fdf1 	bl	80039fc <ssd1306_WriteCommand>
}
 8003e1a:	bf00      	nop
 8003e1c:	3710      	adds	r7, #16
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
	...

08003e24 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8003e2e:	79fb      	ldrb	r3, [r7, #7]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d005      	beq.n	8003e40 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8003e34:	23af      	movs	r3, #175	@ 0xaf
 8003e36:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8003e38:	4b08      	ldr	r3, [pc, #32]	@ (8003e5c <ssd1306_SetDisplayOn+0x38>)
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	715a      	strb	r2, [r3, #5]
 8003e3e:	e004      	b.n	8003e4a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003e40:	23ae      	movs	r3, #174	@ 0xae
 8003e42:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8003e44:	4b05      	ldr	r3, [pc, #20]	@ (8003e5c <ssd1306_SetDisplayOn+0x38>)
 8003e46:	2200      	movs	r2, #0
 8003e48:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8003e4a:	7bfb      	ldrb	r3, [r7, #15]
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f7ff fdd5 	bl	80039fc <ssd1306_WriteCommand>
}
 8003e52:	bf00      	nop
 8003e54:	3710      	adds	r7, #16
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	20001b34 	.word	0x20001b34

08003e60 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b083      	sub	sp, #12
 8003e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e66:	2300      	movs	r3, #0
 8003e68:	607b      	str	r3, [r7, #4]
 8003e6a:	4b10      	ldr	r3, [pc, #64]	@ (8003eac <HAL_MspInit+0x4c>)
 8003e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e6e:	4a0f      	ldr	r2, [pc, #60]	@ (8003eac <HAL_MspInit+0x4c>)
 8003e70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e74:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e76:	4b0d      	ldr	r3, [pc, #52]	@ (8003eac <HAL_MspInit+0x4c>)
 8003e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e7e:	607b      	str	r3, [r7, #4]
 8003e80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e82:	2300      	movs	r3, #0
 8003e84:	603b      	str	r3, [r7, #0]
 8003e86:	4b09      	ldr	r3, [pc, #36]	@ (8003eac <HAL_MspInit+0x4c>)
 8003e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8a:	4a08      	ldr	r2, [pc, #32]	@ (8003eac <HAL_MspInit+0x4c>)
 8003e8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e90:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e92:	4b06      	ldr	r3, [pc, #24]	@ (8003eac <HAL_MspInit+0x4c>)
 8003e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e9a:	603b      	str	r3, [r7, #0]
 8003e9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003e9e:	bf00      	nop
 8003ea0:	370c      	adds	r7, #12
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop
 8003eac:	40023800 	.word	0x40023800

08003eb0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b08e      	sub	sp, #56	@ 0x38
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003eb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	601a      	str	r2, [r3, #0]
 8003ec0:	605a      	str	r2, [r3, #4]
 8003ec2:	609a      	str	r2, [r3, #8]
 8003ec4:	60da      	str	r2, [r3, #12]
 8003ec6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a5c      	ldr	r2, [pc, #368]	@ (8004040 <HAL_I2C_MspInit+0x190>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d12d      	bne.n	8003f2e <HAL_I2C_MspInit+0x7e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	623b      	str	r3, [r7, #32]
 8003ed6:	4b5b      	ldr	r3, [pc, #364]	@ (8004044 <HAL_I2C_MspInit+0x194>)
 8003ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eda:	4a5a      	ldr	r2, [pc, #360]	@ (8004044 <HAL_I2C_MspInit+0x194>)
 8003edc:	f043 0302 	orr.w	r3, r3, #2
 8003ee0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ee2:	4b58      	ldr	r3, [pc, #352]	@ (8004044 <HAL_I2C_MspInit+0x194>)
 8003ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee6:	f003 0302 	and.w	r3, r3, #2
 8003eea:	623b      	str	r3, [r7, #32]
 8003eec:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003eee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003ef2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ef4:	2312      	movs	r3, #18
 8003ef6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003efc:	2303      	movs	r3, #3
 8003efe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003f00:	2304      	movs	r3, #4
 8003f02:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003f08:	4619      	mov	r1, r3
 8003f0a:	484f      	ldr	r0, [pc, #316]	@ (8004048 <HAL_I2C_MspInit+0x198>)
 8003f0c:	f001 fdea 	bl	8005ae4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003f10:	2300      	movs	r3, #0
 8003f12:	61fb      	str	r3, [r7, #28]
 8003f14:	4b4b      	ldr	r3, [pc, #300]	@ (8004044 <HAL_I2C_MspInit+0x194>)
 8003f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f18:	4a4a      	ldr	r2, [pc, #296]	@ (8004044 <HAL_I2C_MspInit+0x194>)
 8003f1a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003f1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f20:	4b48      	ldr	r3, [pc, #288]	@ (8004044 <HAL_I2C_MspInit+0x194>)
 8003f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f28:	61fb      	str	r3, [r7, #28]
 8003f2a:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003f2c:	e083      	b.n	8004036 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a46      	ldr	r2, [pc, #280]	@ (800404c <HAL_I2C_MspInit+0x19c>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d12d      	bne.n	8003f94 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f38:	2300      	movs	r3, #0
 8003f3a:	61bb      	str	r3, [r7, #24]
 8003f3c:	4b41      	ldr	r3, [pc, #260]	@ (8004044 <HAL_I2C_MspInit+0x194>)
 8003f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f40:	4a40      	ldr	r2, [pc, #256]	@ (8004044 <HAL_I2C_MspInit+0x194>)
 8003f42:	f043 0302 	orr.w	r3, r3, #2
 8003f46:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f48:	4b3e      	ldr	r3, [pc, #248]	@ (8004044 <HAL_I2C_MspInit+0x194>)
 8003f4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f4c:	f003 0302 	and.w	r3, r3, #2
 8003f50:	61bb      	str	r3, [r7, #24]
 8003f52:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003f54:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003f58:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003f5a:	2312      	movs	r3, #18
 8003f5c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f62:	2303      	movs	r3, #3
 8003f64:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003f66:	2304      	movs	r3, #4
 8003f68:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003f6e:	4619      	mov	r1, r3
 8003f70:	4835      	ldr	r0, [pc, #212]	@ (8004048 <HAL_I2C_MspInit+0x198>)
 8003f72:	f001 fdb7 	bl	8005ae4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003f76:	2300      	movs	r3, #0
 8003f78:	617b      	str	r3, [r7, #20]
 8003f7a:	4b32      	ldr	r3, [pc, #200]	@ (8004044 <HAL_I2C_MspInit+0x194>)
 8003f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f7e:	4a31      	ldr	r2, [pc, #196]	@ (8004044 <HAL_I2C_MspInit+0x194>)
 8003f80:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003f84:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f86:	4b2f      	ldr	r3, [pc, #188]	@ (8004044 <HAL_I2C_MspInit+0x194>)
 8003f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f8e:	617b      	str	r3, [r7, #20]
 8003f90:	697b      	ldr	r3, [r7, #20]
}
 8003f92:	e050      	b.n	8004036 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a2d      	ldr	r2, [pc, #180]	@ (8004050 <HAL_I2C_MspInit+0x1a0>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d14b      	bne.n	8004036 <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	613b      	str	r3, [r7, #16]
 8003fa2:	4b28      	ldr	r3, [pc, #160]	@ (8004044 <HAL_I2C_MspInit+0x194>)
 8003fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fa6:	4a27      	ldr	r2, [pc, #156]	@ (8004044 <HAL_I2C_MspInit+0x194>)
 8003fa8:	f043 0304 	orr.w	r3, r3, #4
 8003fac:	6313      	str	r3, [r2, #48]	@ 0x30
 8003fae:	4b25      	ldr	r3, [pc, #148]	@ (8004044 <HAL_I2C_MspInit+0x194>)
 8003fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fb2:	f003 0304 	and.w	r3, r3, #4
 8003fb6:	613b      	str	r3, [r7, #16]
 8003fb8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fba:	2300      	movs	r3, #0
 8003fbc:	60fb      	str	r3, [r7, #12]
 8003fbe:	4b21      	ldr	r3, [pc, #132]	@ (8004044 <HAL_I2C_MspInit+0x194>)
 8003fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fc2:	4a20      	ldr	r2, [pc, #128]	@ (8004044 <HAL_I2C_MspInit+0x194>)
 8003fc4:	f043 0301 	orr.w	r3, r3, #1
 8003fc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003fca:	4b1e      	ldr	r3, [pc, #120]	@ (8004044 <HAL_I2C_MspInit+0x194>)
 8003fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fce:	f003 0301 	and.w	r3, r3, #1
 8003fd2:	60fb      	str	r3, [r7, #12]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003fd6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003fda:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003fdc:	2312      	movs	r3, #18
 8003fde:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003fe8:	2304      	movs	r3, #4
 8003fea:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	4818      	ldr	r0, [pc, #96]	@ (8004054 <HAL_I2C_MspInit+0x1a4>)
 8003ff4:	f001 fd76 	bl	8005ae4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003ff8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ffc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ffe:	2312      	movs	r3, #18
 8004000:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004002:	2300      	movs	r3, #0
 8004004:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004006:	2303      	movs	r3, #3
 8004008:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800400a:	2304      	movs	r3, #4
 800400c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800400e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004012:	4619      	mov	r1, r3
 8004014:	4810      	ldr	r0, [pc, #64]	@ (8004058 <HAL_I2C_MspInit+0x1a8>)
 8004016:	f001 fd65 	bl	8005ae4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800401a:	2300      	movs	r3, #0
 800401c:	60bb      	str	r3, [r7, #8]
 800401e:	4b09      	ldr	r3, [pc, #36]	@ (8004044 <HAL_I2C_MspInit+0x194>)
 8004020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004022:	4a08      	ldr	r2, [pc, #32]	@ (8004044 <HAL_I2C_MspInit+0x194>)
 8004024:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004028:	6413      	str	r3, [r2, #64]	@ 0x40
 800402a:	4b06      	ldr	r3, [pc, #24]	@ (8004044 <HAL_I2C_MspInit+0x194>)
 800402c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800402e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004032:	60bb      	str	r3, [r7, #8]
 8004034:	68bb      	ldr	r3, [r7, #8]
}
 8004036:	bf00      	nop
 8004038:	3738      	adds	r7, #56	@ 0x38
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	40005400 	.word	0x40005400
 8004044:	40023800 	.word	0x40023800
 8004048:	40020400 	.word	0x40020400
 800404c:	40005800 	.word	0x40005800
 8004050:	40005c00 	.word	0x40005c00
 8004054:	40020800 	.word	0x40020800
 8004058:	40020000 	.word	0x40020000

0800405c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800405c:	b480      	push	{r7}
 800405e:	b085      	sub	sp, #20
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a15      	ldr	r2, [pc, #84]	@ (80040c0 <HAL_TIM_Base_MspInit+0x64>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d10e      	bne.n	800408c <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800406e:	2300      	movs	r3, #0
 8004070:	60fb      	str	r3, [r7, #12]
 8004072:	4b14      	ldr	r3, [pc, #80]	@ (80040c4 <HAL_TIM_Base_MspInit+0x68>)
 8004074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004076:	4a13      	ldr	r2, [pc, #76]	@ (80040c4 <HAL_TIM_Base_MspInit+0x68>)
 8004078:	f043 0301 	orr.w	r3, r3, #1
 800407c:	6453      	str	r3, [r2, #68]	@ 0x44
 800407e:	4b11      	ldr	r3, [pc, #68]	@ (80040c4 <HAL_TIM_Base_MspInit+0x68>)
 8004080:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004082:	f003 0301 	and.w	r3, r3, #1
 8004086:	60fb      	str	r3, [r7, #12]
 8004088:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 800408a:	e012      	b.n	80040b2 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM2)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004094:	d10d      	bne.n	80040b2 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004096:	2300      	movs	r3, #0
 8004098:	60bb      	str	r3, [r7, #8]
 800409a:	4b0a      	ldr	r3, [pc, #40]	@ (80040c4 <HAL_TIM_Base_MspInit+0x68>)
 800409c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800409e:	4a09      	ldr	r2, [pc, #36]	@ (80040c4 <HAL_TIM_Base_MspInit+0x68>)
 80040a0:	f043 0301 	orr.w	r3, r3, #1
 80040a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80040a6:	4b07      	ldr	r3, [pc, #28]	@ (80040c4 <HAL_TIM_Base_MspInit+0x68>)
 80040a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040aa:	f003 0301 	and.w	r3, r3, #1
 80040ae:	60bb      	str	r3, [r7, #8]
 80040b0:	68bb      	ldr	r3, [r7, #8]
}
 80040b2:	bf00      	nop
 80040b4:	3714      	adds	r7, #20
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr
 80040be:	bf00      	nop
 80040c0:	40010000 	.word	0x40010000
 80040c4:	40023800 	.word	0x40023800

080040c8 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b08c      	sub	sp, #48	@ 0x30
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040d0:	f107 031c 	add.w	r3, r7, #28
 80040d4:	2200      	movs	r2, #0
 80040d6:	601a      	str	r2, [r3, #0]
 80040d8:	605a      	str	r2, [r3, #4]
 80040da:	609a      	str	r2, [r3, #8]
 80040dc:	60da      	str	r2, [r3, #12]
 80040de:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a32      	ldr	r2, [pc, #200]	@ (80041b0 <HAL_TIM_Encoder_MspInit+0xe8>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d12c      	bne.n	8004144 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80040ea:	2300      	movs	r3, #0
 80040ec:	61bb      	str	r3, [r7, #24]
 80040ee:	4b31      	ldr	r3, [pc, #196]	@ (80041b4 <HAL_TIM_Encoder_MspInit+0xec>)
 80040f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f2:	4a30      	ldr	r2, [pc, #192]	@ (80041b4 <HAL_TIM_Encoder_MspInit+0xec>)
 80040f4:	f043 0302 	orr.w	r3, r3, #2
 80040f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80040fa:	4b2e      	ldr	r3, [pc, #184]	@ (80041b4 <HAL_TIM_Encoder_MspInit+0xec>)
 80040fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040fe:	f003 0302 	and.w	r3, r3, #2
 8004102:	61bb      	str	r3, [r7, #24]
 8004104:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004106:	2300      	movs	r3, #0
 8004108:	617b      	str	r3, [r7, #20]
 800410a:	4b2a      	ldr	r3, [pc, #168]	@ (80041b4 <HAL_TIM_Encoder_MspInit+0xec>)
 800410c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800410e:	4a29      	ldr	r2, [pc, #164]	@ (80041b4 <HAL_TIM_Encoder_MspInit+0xec>)
 8004110:	f043 0302 	orr.w	r3, r3, #2
 8004114:	6313      	str	r3, [r2, #48]	@ 0x30
 8004116:	4b27      	ldr	r3, [pc, #156]	@ (80041b4 <HAL_TIM_Encoder_MspInit+0xec>)
 8004118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800411a:	f003 0302 	and.w	r3, r3, #2
 800411e:	617b      	str	r3, [r7, #20]
 8004120:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004122:	2330      	movs	r3, #48	@ 0x30
 8004124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004126:	2302      	movs	r3, #2
 8004128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800412a:	2300      	movs	r3, #0
 800412c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800412e:	2300      	movs	r3, #0
 8004130:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004132:	2302      	movs	r3, #2
 8004134:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004136:	f107 031c 	add.w	r3, r7, #28
 800413a:	4619      	mov	r1, r3
 800413c:	481e      	ldr	r0, [pc, #120]	@ (80041b8 <HAL_TIM_Encoder_MspInit+0xf0>)
 800413e:	f001 fcd1 	bl	8005ae4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004142:	e030      	b.n	80041a6 <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a1c      	ldr	r2, [pc, #112]	@ (80041bc <HAL_TIM_Encoder_MspInit+0xf4>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d12b      	bne.n	80041a6 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800414e:	2300      	movs	r3, #0
 8004150:	613b      	str	r3, [r7, #16]
 8004152:	4b18      	ldr	r3, [pc, #96]	@ (80041b4 <HAL_TIM_Encoder_MspInit+0xec>)
 8004154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004156:	4a17      	ldr	r2, [pc, #92]	@ (80041b4 <HAL_TIM_Encoder_MspInit+0xec>)
 8004158:	f043 0304 	orr.w	r3, r3, #4
 800415c:	6413      	str	r3, [r2, #64]	@ 0x40
 800415e:	4b15      	ldr	r3, [pc, #84]	@ (80041b4 <HAL_TIM_Encoder_MspInit+0xec>)
 8004160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004162:	f003 0304 	and.w	r3, r3, #4
 8004166:	613b      	str	r3, [r7, #16]
 8004168:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800416a:	2300      	movs	r3, #0
 800416c:	60fb      	str	r3, [r7, #12]
 800416e:	4b11      	ldr	r3, [pc, #68]	@ (80041b4 <HAL_TIM_Encoder_MspInit+0xec>)
 8004170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004172:	4a10      	ldr	r2, [pc, #64]	@ (80041b4 <HAL_TIM_Encoder_MspInit+0xec>)
 8004174:	f043 0302 	orr.w	r3, r3, #2
 8004178:	6313      	str	r3, [r2, #48]	@ 0x30
 800417a:	4b0e      	ldr	r3, [pc, #56]	@ (80041b4 <HAL_TIM_Encoder_MspInit+0xec>)
 800417c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800417e:	f003 0302 	and.w	r3, r3, #2
 8004182:	60fb      	str	r3, [r7, #12]
 8004184:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004186:	23c0      	movs	r3, #192	@ 0xc0
 8004188:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800418a:	2302      	movs	r3, #2
 800418c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800418e:	2300      	movs	r3, #0
 8004190:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004192:	2300      	movs	r3, #0
 8004194:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004196:	2302      	movs	r3, #2
 8004198:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800419a:	f107 031c 	add.w	r3, r7, #28
 800419e:	4619      	mov	r1, r3
 80041a0:	4805      	ldr	r0, [pc, #20]	@ (80041b8 <HAL_TIM_Encoder_MspInit+0xf0>)
 80041a2:	f001 fc9f 	bl	8005ae4 <HAL_GPIO_Init>
}
 80041a6:	bf00      	nop
 80041a8:	3730      	adds	r7, #48	@ 0x30
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	40000400 	.word	0x40000400
 80041b4:	40023800 	.word	0x40023800
 80041b8:	40020400 	.word	0x40020400
 80041bc:	40000800 	.word	0x40000800

080041c0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b08a      	sub	sp, #40	@ 0x28
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041c8:	f107 0314 	add.w	r3, r7, #20
 80041cc:	2200      	movs	r2, #0
 80041ce:	601a      	str	r2, [r3, #0]
 80041d0:	605a      	str	r2, [r3, #4]
 80041d2:	609a      	str	r2, [r3, #8]
 80041d4:	60da      	str	r2, [r3, #12]
 80041d6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a24      	ldr	r2, [pc, #144]	@ (8004270 <HAL_TIM_MspPostInit+0xb0>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d11f      	bne.n	8004222 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041e2:	2300      	movs	r3, #0
 80041e4:	613b      	str	r3, [r7, #16]
 80041e6:	4b23      	ldr	r3, [pc, #140]	@ (8004274 <HAL_TIM_MspPostInit+0xb4>)
 80041e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ea:	4a22      	ldr	r2, [pc, #136]	@ (8004274 <HAL_TIM_MspPostInit+0xb4>)
 80041ec:	f043 0301 	orr.w	r3, r3, #1
 80041f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80041f2:	4b20      	ldr	r3, [pc, #128]	@ (8004274 <HAL_TIM_MspPostInit+0xb4>)
 80041f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041f6:	f003 0301 	and.w	r3, r3, #1
 80041fa:	613b      	str	r3, [r7, #16]
 80041fc:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80041fe:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004202:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004204:	2302      	movs	r3, #2
 8004206:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004208:	2300      	movs	r3, #0
 800420a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800420c:	2300      	movs	r3, #0
 800420e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004210:	2301      	movs	r3, #1
 8004212:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004214:	f107 0314 	add.w	r3, r7, #20
 8004218:	4619      	mov	r1, r3
 800421a:	4817      	ldr	r0, [pc, #92]	@ (8004278 <HAL_TIM_MspPostInit+0xb8>)
 800421c:	f001 fc62 	bl	8005ae4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004220:	e022      	b.n	8004268 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM2)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800422a:	d11d      	bne.n	8004268 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800422c:	2300      	movs	r3, #0
 800422e:	60fb      	str	r3, [r7, #12]
 8004230:	4b10      	ldr	r3, [pc, #64]	@ (8004274 <HAL_TIM_MspPostInit+0xb4>)
 8004232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004234:	4a0f      	ldr	r2, [pc, #60]	@ (8004274 <HAL_TIM_MspPostInit+0xb4>)
 8004236:	f043 0301 	orr.w	r3, r3, #1
 800423a:	6313      	str	r3, [r2, #48]	@ 0x30
 800423c:	4b0d      	ldr	r3, [pc, #52]	@ (8004274 <HAL_TIM_MspPostInit+0xb4>)
 800423e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004240:	f003 0301 	and.w	r3, r3, #1
 8004244:	60fb      	str	r3, [r7, #12]
 8004246:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8004248:	2306      	movs	r3, #6
 800424a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800424c:	2302      	movs	r3, #2
 800424e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004250:	2300      	movs	r3, #0
 8004252:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004254:	2300      	movs	r3, #0
 8004256:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004258:	2301      	movs	r3, #1
 800425a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800425c:	f107 0314 	add.w	r3, r7, #20
 8004260:	4619      	mov	r1, r3
 8004262:	4805      	ldr	r0, [pc, #20]	@ (8004278 <HAL_TIM_MspPostInit+0xb8>)
 8004264:	f001 fc3e 	bl	8005ae4 <HAL_GPIO_Init>
}
 8004268:	bf00      	nop
 800426a:	3728      	adds	r7, #40	@ 0x28
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}
 8004270:	40010000 	.word	0x40010000
 8004274:	40023800 	.word	0x40023800
 8004278:	40020000 	.word	0x40020000

0800427c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800427c:	b480      	push	{r7}
 800427e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004280:	bf00      	nop
 8004282:	e7fd      	b.n	8004280 <NMI_Handler+0x4>

08004284 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004284:	b480      	push	{r7}
 8004286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004288:	bf00      	nop
 800428a:	e7fd      	b.n	8004288 <HardFault_Handler+0x4>

0800428c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800428c:	b480      	push	{r7}
 800428e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004290:	bf00      	nop
 8004292:	e7fd      	b.n	8004290 <MemManage_Handler+0x4>

08004294 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004294:	b480      	push	{r7}
 8004296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004298:	bf00      	nop
 800429a:	e7fd      	b.n	8004298 <BusFault_Handler+0x4>

0800429c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800429c:	b480      	push	{r7}
 800429e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80042a0:	bf00      	nop
 80042a2:	e7fd      	b.n	80042a0 <UsageFault_Handler+0x4>

080042a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80042a4:	b480      	push	{r7}
 80042a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80042a8:	bf00      	nop
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr

080042b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80042b2:	b480      	push	{r7}
 80042b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80042b6:	bf00      	nop
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80042c0:	b480      	push	{r7}
 80042c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80042c4:	bf00      	nop
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr

080042ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80042ce:	b580      	push	{r7, lr}
 80042d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80042d2:	f001 fa7f 	bl	80057d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80042d6:	bf00      	nop
 80042d8:	bd80      	pop	{r7, pc}

080042da <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80042da:	b480      	push	{r7}
 80042dc:	af00      	add	r7, sp, #0
  return 1;
 80042de:	2301      	movs	r3, #1
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	46bd      	mov	sp, r7
 80042e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e8:	4770      	bx	lr

080042ea <_kill>:

int _kill(int pid, int sig)
{
 80042ea:	b580      	push	{r7, lr}
 80042ec:	b082      	sub	sp, #8
 80042ee:	af00      	add	r7, sp, #0
 80042f0:	6078      	str	r0, [r7, #4]
 80042f2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80042f4:	f005 f8c8 	bl	8009488 <__errno>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2216      	movs	r2, #22
 80042fc:	601a      	str	r2, [r3, #0]
  return -1;
 80042fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004302:	4618      	mov	r0, r3
 8004304:	3708      	adds	r7, #8
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}

0800430a <_exit>:

void _exit (int status)
{
 800430a:	b580      	push	{r7, lr}
 800430c:	b082      	sub	sp, #8
 800430e:	af00      	add	r7, sp, #0
 8004310:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004312:	f04f 31ff 	mov.w	r1, #4294967295
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f7ff ffe7 	bl	80042ea <_kill>
  while (1) {}    /* Make sure we hang here */
 800431c:	bf00      	nop
 800431e:	e7fd      	b.n	800431c <_exit+0x12>

08004320 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b086      	sub	sp, #24
 8004324:	af00      	add	r7, sp, #0
 8004326:	60f8      	str	r0, [r7, #12]
 8004328:	60b9      	str	r1, [r7, #8]
 800432a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800432c:	2300      	movs	r3, #0
 800432e:	617b      	str	r3, [r7, #20]
 8004330:	e00a      	b.n	8004348 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004332:	f3af 8000 	nop.w
 8004336:	4601      	mov	r1, r0
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	1c5a      	adds	r2, r3, #1
 800433c:	60ba      	str	r2, [r7, #8]
 800433e:	b2ca      	uxtb	r2, r1
 8004340:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	3301      	adds	r3, #1
 8004346:	617b      	str	r3, [r7, #20]
 8004348:	697a      	ldr	r2, [r7, #20]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	429a      	cmp	r2, r3
 800434e:	dbf0      	blt.n	8004332 <_read+0x12>
  }

  return len;
 8004350:	687b      	ldr	r3, [r7, #4]
}
 8004352:	4618      	mov	r0, r3
 8004354:	3718      	adds	r7, #24
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}

0800435a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800435a:	b580      	push	{r7, lr}
 800435c:	b086      	sub	sp, #24
 800435e:	af00      	add	r7, sp, #0
 8004360:	60f8      	str	r0, [r7, #12]
 8004362:	60b9      	str	r1, [r7, #8]
 8004364:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004366:	2300      	movs	r3, #0
 8004368:	617b      	str	r3, [r7, #20]
 800436a:	e009      	b.n	8004380 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	1c5a      	adds	r2, r3, #1
 8004370:	60ba      	str	r2, [r7, #8]
 8004372:	781b      	ldrb	r3, [r3, #0]
 8004374:	4618      	mov	r0, r3
 8004376:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	3301      	adds	r3, #1
 800437e:	617b      	str	r3, [r7, #20]
 8004380:	697a      	ldr	r2, [r7, #20]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	429a      	cmp	r2, r3
 8004386:	dbf1      	blt.n	800436c <_write+0x12>
  }
  return len;
 8004388:	687b      	ldr	r3, [r7, #4]
}
 800438a:	4618      	mov	r0, r3
 800438c:	3718      	adds	r7, #24
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}

08004392 <_close>:

int _close(int file)
{
 8004392:	b480      	push	{r7}
 8004394:	b083      	sub	sp, #12
 8004396:	af00      	add	r7, sp, #0
 8004398:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800439a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800439e:	4618      	mov	r0, r3
 80043a0:	370c      	adds	r7, #12
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr

080043aa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80043aa:	b480      	push	{r7}
 80043ac:	b083      	sub	sp, #12
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	6078      	str	r0, [r7, #4]
 80043b2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80043ba:	605a      	str	r2, [r3, #4]
  return 0;
 80043bc:	2300      	movs	r3, #0
}
 80043be:	4618      	mov	r0, r3
 80043c0:	370c      	adds	r7, #12
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr

080043ca <_isatty>:

int _isatty(int file)
{
 80043ca:	b480      	push	{r7}
 80043cc:	b083      	sub	sp, #12
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80043d2:	2301      	movs	r3, #1
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	370c      	adds	r7, #12
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr

080043e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b085      	sub	sp, #20
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	60f8      	str	r0, [r7, #12]
 80043e8:	60b9      	str	r1, [r7, #8]
 80043ea:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80043ec:	2300      	movs	r3, #0
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3714      	adds	r7, #20
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
	...

080043fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b086      	sub	sp, #24
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004404:	4a14      	ldr	r2, [pc, #80]	@ (8004458 <_sbrk+0x5c>)
 8004406:	4b15      	ldr	r3, [pc, #84]	@ (800445c <_sbrk+0x60>)
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004410:	4b13      	ldr	r3, [pc, #76]	@ (8004460 <_sbrk+0x64>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d102      	bne.n	800441e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004418:	4b11      	ldr	r3, [pc, #68]	@ (8004460 <_sbrk+0x64>)
 800441a:	4a12      	ldr	r2, [pc, #72]	@ (8004464 <_sbrk+0x68>)
 800441c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800441e:	4b10      	ldr	r3, [pc, #64]	@ (8004460 <_sbrk+0x64>)
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4413      	add	r3, r2
 8004426:	693a      	ldr	r2, [r7, #16]
 8004428:	429a      	cmp	r2, r3
 800442a:	d207      	bcs.n	800443c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800442c:	f005 f82c 	bl	8009488 <__errno>
 8004430:	4603      	mov	r3, r0
 8004432:	220c      	movs	r2, #12
 8004434:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004436:	f04f 33ff 	mov.w	r3, #4294967295
 800443a:	e009      	b.n	8004450 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800443c:	4b08      	ldr	r3, [pc, #32]	@ (8004460 <_sbrk+0x64>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004442:	4b07      	ldr	r3, [pc, #28]	@ (8004460 <_sbrk+0x64>)
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	4413      	add	r3, r2
 800444a:	4a05      	ldr	r2, [pc, #20]	@ (8004460 <_sbrk+0x64>)
 800444c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800444e:	68fb      	ldr	r3, [r7, #12]
}
 8004450:	4618      	mov	r0, r3
 8004452:	3718      	adds	r7, #24
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}
 8004458:	20020000 	.word	0x20020000
 800445c:	00000400 	.word	0x00000400
 8004460:	20001b3c 	.word	0x20001b3c
 8004464:	20001d58 	.word	0x20001d58

08004468 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004468:	b480      	push	{r7}
 800446a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800446c:	4b06      	ldr	r3, [pc, #24]	@ (8004488 <SystemInit+0x20>)
 800446e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004472:	4a05      	ldr	r2, [pc, #20]	@ (8004488 <SystemInit+0x20>)
 8004474:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004478:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800447c:	bf00      	nop
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr
 8004486:	bf00      	nop
 8004488:	e000ed00 	.word	0xe000ed00

0800448c <writeReg>:

//---------------------------------------------------------
// I2C communication Functions
//---------------------------------------------------------
// Write an 8-bit register
void writeReg(uint8_t reg, uint8_t value) {
 800448c:	b580      	push	{r7, lr}
 800448e:	b086      	sub	sp, #24
 8004490:	af04      	add	r7, sp, #16
 8004492:	4603      	mov	r3, r0
 8004494:	460a      	mov	r2, r1
 8004496:	71fb      	strb	r3, [r7, #7]
 8004498:	4613      	mov	r3, r2
 800449a:	71bb      	strb	r3, [r7, #6]

  msgBuffer[0] = value; // Assign the value to the buffer.
 800449c:	4a0c      	ldr	r2, [pc, #48]	@ (80044d0 <writeReg+0x44>)
 800449e:	79bb      	ldrb	r3, [r7, #6]
 80044a0:	7013      	strb	r3, [r2, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 80044a2:	4b0c      	ldr	r3, [pc, #48]	@ (80044d4 <writeReg+0x48>)
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	4619      	mov	r1, r3
 80044a8:	79fb      	ldrb	r3, [r7, #7]
 80044aa:	b29a      	uxth	r2, r3
 80044ac:	2364      	movs	r3, #100	@ 0x64
 80044ae:	9302      	str	r3, [sp, #8]
 80044b0:	2301      	movs	r3, #1
 80044b2:	9301      	str	r3, [sp, #4]
 80044b4:	4b06      	ldr	r3, [pc, #24]	@ (80044d0 <writeReg+0x44>)
 80044b6:	9300      	str	r3, [sp, #0]
 80044b8:	2301      	movs	r3, #1
 80044ba:	4807      	ldr	r0, [pc, #28]	@ (80044d8 <writeReg+0x4c>)
 80044bc:	f001 fe0a 	bl	80060d4 <HAL_I2C_Mem_Write>
 80044c0:	4603      	mov	r3, r0
 80044c2:	461a      	mov	r2, r3
 80044c4:	4b05      	ldr	r3, [pc, #20]	@ (80044dc <writeReg+0x50>)
 80044c6:	701a      	strb	r2, [r3, #0]
}
 80044c8:	bf00      	nop
 80044ca:	3708      	adds	r7, #8
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}
 80044d0:	20001ba0 	.word	0x20001ba0
 80044d4:	20000004 	.word	0x20000004
 80044d8:	20001b4c 	.word	0x20001b4c
 80044dc:	20001c04 	.word	0x20001c04

080044e0 <writeReg16Bit>:

// Write a 16-bit register
void writeReg16Bit(uint8_t reg, uint16_t value){
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b086      	sub	sp, #24
 80044e4:	af04      	add	r7, sp, #16
 80044e6:	4603      	mov	r3, r0
 80044e8:	460a      	mov	r2, r1
 80044ea:	71fb      	strb	r3, [r7, #7]
 80044ec:	4613      	mov	r3, r2
 80044ee:	80bb      	strh	r3, [r7, #4]

  memcpy(msgBuffer, &value, 2); // Assign the value to the buffer.
 80044f0:	88ba      	ldrh	r2, [r7, #4]
 80044f2:	4b0c      	ldr	r3, [pc, #48]	@ (8004524 <writeReg16Bit+0x44>)
 80044f4:	801a      	strh	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 80044f6:	4b0c      	ldr	r3, [pc, #48]	@ (8004528 <writeReg16Bit+0x48>)
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	4619      	mov	r1, r3
 80044fc:	79fb      	ldrb	r3, [r7, #7]
 80044fe:	b29a      	uxth	r2, r3
 8004500:	2364      	movs	r3, #100	@ 0x64
 8004502:	9302      	str	r3, [sp, #8]
 8004504:	2302      	movs	r3, #2
 8004506:	9301      	str	r3, [sp, #4]
 8004508:	4b06      	ldr	r3, [pc, #24]	@ (8004524 <writeReg16Bit+0x44>)
 800450a:	9300      	str	r3, [sp, #0]
 800450c:	2301      	movs	r3, #1
 800450e:	4807      	ldr	r0, [pc, #28]	@ (800452c <writeReg16Bit+0x4c>)
 8004510:	f001 fde0 	bl	80060d4 <HAL_I2C_Mem_Write>
 8004514:	4603      	mov	r3, r0
 8004516:	461a      	mov	r2, r3
 8004518:	4b05      	ldr	r3, [pc, #20]	@ (8004530 <writeReg16Bit+0x50>)
 800451a:	701a      	strb	r2, [r3, #0]
}
 800451c:	bf00      	nop
 800451e:	3708      	adds	r7, #8
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}
 8004524:	20001ba0 	.word	0x20001ba0
 8004528:	20000004 	.word	0x20000004
 800452c:	20001b4c 	.word	0x20001b4c
 8004530:	20001c04 	.word	0x20001c04

08004534 <writeRegWithHandle>:
  memcpy(msgBuffer, &value, 4); // Assign the value to the buffer.
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 4, I2C_TIMEOUT);
}

// Helper: write register with explicit I2C handle
static void writeRegWithHandle(I2C_HandleTypeDef *hi2c, uint8_t addr, uint8_t reg, uint8_t value) {
 8004534:	b580      	push	{r7, lr}
 8004536:	b088      	sub	sp, #32
 8004538:	af04      	add	r7, sp, #16
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	4608      	mov	r0, r1
 800453e:	4611      	mov	r1, r2
 8004540:	461a      	mov	r2, r3
 8004542:	4603      	mov	r3, r0
 8004544:	70fb      	strb	r3, [r7, #3]
 8004546:	460b      	mov	r3, r1
 8004548:	70bb      	strb	r3, [r7, #2]
 800454a:	4613      	mov	r3, r2
 800454c:	707b      	strb	r3, [r7, #1]
    uint8_t buffer[1];
    buffer[0] = value;
 800454e:	787b      	ldrb	r3, [r7, #1]
 8004550:	733b      	strb	r3, [r7, #12]
    HAL_I2C_Mem_Write(hi2c, addr, reg, 1, buffer, 1, I2C_TIMEOUT);
 8004552:	78fb      	ldrb	r3, [r7, #3]
 8004554:	b299      	uxth	r1, r3
 8004556:	78bb      	ldrb	r3, [r7, #2]
 8004558:	b29a      	uxth	r2, r3
 800455a:	2364      	movs	r3, #100	@ 0x64
 800455c:	9302      	str	r3, [sp, #8]
 800455e:	2301      	movs	r3, #1
 8004560:	9301      	str	r3, [sp, #4]
 8004562:	f107 030c 	add.w	r3, r7, #12
 8004566:	9300      	str	r3, [sp, #0]
 8004568:	2301      	movs	r3, #1
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f001 fdb2 	bl	80060d4 <HAL_I2C_Mem_Write>
}
 8004570:	bf00      	nop
 8004572:	3710      	adds	r7, #16
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}

08004578 <readReg>:

// Read an 8-bit register
uint8_t readReg(uint8_t reg) {
 8004578:	b580      	push	{r7, lr}
 800457a:	b088      	sub	sp, #32
 800457c:	af04      	add	r7, sp, #16
 800457e:	4603      	mov	r3, r0
 8004580:	71fb      	strb	r3, [r7, #7]
  uint8_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8004582:	4b0f      	ldr	r3, [pc, #60]	@ (80045c0 <readReg+0x48>)
 8004584:	781b      	ldrb	r3, [r3, #0]
 8004586:	f043 0301 	orr.w	r3, r3, #1
 800458a:	b2db      	uxtb	r3, r3
 800458c:	4619      	mov	r1, r3
 800458e:	79fb      	ldrb	r3, [r7, #7]
 8004590:	b29a      	uxth	r2, r3
 8004592:	2364      	movs	r3, #100	@ 0x64
 8004594:	9302      	str	r3, [sp, #8]
 8004596:	2301      	movs	r3, #1
 8004598:	9301      	str	r3, [sp, #4]
 800459a:	4b0a      	ldr	r3, [pc, #40]	@ (80045c4 <readReg+0x4c>)
 800459c:	9300      	str	r3, [sp, #0]
 800459e:	2301      	movs	r3, #1
 80045a0:	4809      	ldr	r0, [pc, #36]	@ (80045c8 <readReg+0x50>)
 80045a2:	f001 fe91 	bl	80062c8 <HAL_I2C_Mem_Read>
 80045a6:	4603      	mov	r3, r0
 80045a8:	461a      	mov	r2, r3
 80045aa:	4b08      	ldr	r3, [pc, #32]	@ (80045cc <readReg+0x54>)
 80045ac:	701a      	strb	r2, [r3, #0]
  value = msgBuffer[0];
 80045ae:	4b05      	ldr	r3, [pc, #20]	@ (80045c4 <readReg+0x4c>)
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	73fb      	strb	r3, [r7, #15]

  return value;
 80045b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3710      	adds	r7, #16
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	20000004 	.word	0x20000004
 80045c4:	20001ba0 	.word	0x20001ba0
 80045c8:	20001b4c 	.word	0x20001b4c
 80045cc:	20001c04 	.word	0x20001c04

080045d0 <readReg16Bit>:

// Read a 16-bit register
uint16_t readReg16Bit(uint8_t reg) {
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b088      	sub	sp, #32
 80045d4:	af04      	add	r7, sp, #16
 80045d6:	4603      	mov	r3, r0
 80045d8:	71fb      	strb	r3, [r7, #7]
  uint16_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 80045da:	4b0f      	ldr	r3, [pc, #60]	@ (8004618 <readReg16Bit+0x48>)
 80045dc:	781b      	ldrb	r3, [r3, #0]
 80045de:	f043 0301 	orr.w	r3, r3, #1
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	4619      	mov	r1, r3
 80045e6:	79fb      	ldrb	r3, [r7, #7]
 80045e8:	b29a      	uxth	r2, r3
 80045ea:	2364      	movs	r3, #100	@ 0x64
 80045ec:	9302      	str	r3, [sp, #8]
 80045ee:	2302      	movs	r3, #2
 80045f0:	9301      	str	r3, [sp, #4]
 80045f2:	4b0a      	ldr	r3, [pc, #40]	@ (800461c <readReg16Bit+0x4c>)
 80045f4:	9300      	str	r3, [sp, #0]
 80045f6:	2301      	movs	r3, #1
 80045f8:	4809      	ldr	r0, [pc, #36]	@ (8004620 <readReg16Bit+0x50>)
 80045fa:	f001 fe65 	bl	80062c8 <HAL_I2C_Mem_Read>
 80045fe:	4603      	mov	r3, r0
 8004600:	461a      	mov	r2, r3
 8004602:	4b08      	ldr	r3, [pc, #32]	@ (8004624 <readReg16Bit+0x54>)
 8004604:	701a      	strb	r2, [r3, #0]
  memcpy(&value, msgBuffer, 2);
 8004606:	4b05      	ldr	r3, [pc, #20]	@ (800461c <readReg16Bit+0x4c>)
 8004608:	881b      	ldrh	r3, [r3, #0]
 800460a:	81fb      	strh	r3, [r7, #14]

  return value;
 800460c:	89fb      	ldrh	r3, [r7, #14]
}
 800460e:	4618      	mov	r0, r3
 8004610:	3710      	adds	r7, #16
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	20000004 	.word	0x20000004
 800461c:	20001ba0 	.word	0x20001ba0
 8004620:	20001b4c 	.word	0x20001b4c
 8004624:	20001c04 	.word	0x20001c04

08004628 <readRegWithHandle>:

  return value;
}

// Read an 8-bit register with explicit I2C handle
uint8_t readRegWithHandle(I2C_HandleTypeDef *hi2c, uint8_t addr, uint8_t reg) {
 8004628:	b580      	push	{r7, lr}
 800462a:	b088      	sub	sp, #32
 800462c:	af04      	add	r7, sp, #16
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	460b      	mov	r3, r1
 8004632:	70fb      	strb	r3, [r7, #3]
 8004634:	4613      	mov	r3, r2
 8004636:	70bb      	strb	r3, [r7, #2]
    uint8_t value;
    HAL_I2C_Mem_Read(hi2c, addr | I2C_READ, reg, 1, &value, 1, I2C_TIMEOUT);
 8004638:	78fb      	ldrb	r3, [r7, #3]
 800463a:	f043 0301 	orr.w	r3, r3, #1
 800463e:	b2db      	uxtb	r3, r3
 8004640:	4619      	mov	r1, r3
 8004642:	78bb      	ldrb	r3, [r7, #2]
 8004644:	b29a      	uxth	r2, r3
 8004646:	2364      	movs	r3, #100	@ 0x64
 8004648:	9302      	str	r3, [sp, #8]
 800464a:	2301      	movs	r3, #1
 800464c:	9301      	str	r3, [sp, #4]
 800464e:	f107 030f 	add.w	r3, r7, #15
 8004652:	9300      	str	r3, [sp, #0]
 8004654:	2301      	movs	r3, #1
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f001 fe36 	bl	80062c8 <HAL_I2C_Mem_Read>
    return value;
 800465c:	7bfb      	ldrb	r3, [r7, #15]
}
 800465e:	4618      	mov	r0, r3
 8004660:	3710      	adds	r7, #16
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
	...

08004668 <writeMulti>:
// Write an arbitrary number of bytes from the given array to the sensor,
// starting at the given register
void writeMulti(uint8_t reg, uint8_t const *src, uint8_t count){
 8004668:	b580      	push	{r7, lr}
 800466a:	b086      	sub	sp, #24
 800466c:	af04      	add	r7, sp, #16
 800466e:	4603      	mov	r3, r0
 8004670:	6039      	str	r1, [r7, #0]
 8004672:	71fb      	strb	r3, [r7, #7]
 8004674:	4613      	mov	r3, r2
 8004676:	71bb      	strb	r3, [r7, #6]

  memcpy(msgBuffer, src, 4);
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	461a      	mov	r2, r3
 800467e:	4b0d      	ldr	r3, [pc, #52]	@ (80046b4 <writeMulti+0x4c>)
 8004680:	601a      	str	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, count, I2C_TIMEOUT);
 8004682:	4b0d      	ldr	r3, [pc, #52]	@ (80046b8 <writeMulti+0x50>)
 8004684:	781b      	ldrb	r3, [r3, #0]
 8004686:	4618      	mov	r0, r3
 8004688:	79fb      	ldrb	r3, [r7, #7]
 800468a:	b29a      	uxth	r2, r3
 800468c:	79bb      	ldrb	r3, [r7, #6]
 800468e:	b29b      	uxth	r3, r3
 8004690:	2164      	movs	r1, #100	@ 0x64
 8004692:	9102      	str	r1, [sp, #8]
 8004694:	9301      	str	r3, [sp, #4]
 8004696:	4b07      	ldr	r3, [pc, #28]	@ (80046b4 <writeMulti+0x4c>)
 8004698:	9300      	str	r3, [sp, #0]
 800469a:	2301      	movs	r3, #1
 800469c:	4601      	mov	r1, r0
 800469e:	4807      	ldr	r0, [pc, #28]	@ (80046bc <writeMulti+0x54>)
 80046a0:	f001 fd18 	bl	80060d4 <HAL_I2C_Mem_Write>
 80046a4:	4603      	mov	r3, r0
 80046a6:	461a      	mov	r2, r3
 80046a8:	4b05      	ldr	r3, [pc, #20]	@ (80046c0 <writeMulti+0x58>)
 80046aa:	701a      	strb	r2, [r3, #0]
}
 80046ac:	bf00      	nop
 80046ae:	3708      	adds	r7, #8
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	20001ba0 	.word	0x20001ba0
 80046b8:	20000004 	.word	0x20000004
 80046bc:	20001b4c 	.word	0x20001b4c
 80046c0:	20001c04 	.word	0x20001c04

080046c4 <readMulti>:

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void readMulti(uint8_t reg, uint8_t * dst, uint8_t count) {
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b086      	sub	sp, #24
 80046c8:	af04      	add	r7, sp, #16
 80046ca:	4603      	mov	r3, r0
 80046cc:	6039      	str	r1, [r7, #0]
 80046ce:	71fb      	strb	r3, [r7, #7]
 80046d0:	4613      	mov	r3, r2
 80046d2:	71bb      	strb	r3, [r7, #6]

	i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT);
 80046d4:	4b0d      	ldr	r3, [pc, #52]	@ (800470c <readMulti+0x48>)
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	f043 0301 	orr.w	r3, r3, #1
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	4618      	mov	r0, r3
 80046e0:	79fb      	ldrb	r3, [r7, #7]
 80046e2:	b29a      	uxth	r2, r3
 80046e4:	79bb      	ldrb	r3, [r7, #6]
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	2164      	movs	r1, #100	@ 0x64
 80046ea:	9102      	str	r1, [sp, #8]
 80046ec:	9301      	str	r3, [sp, #4]
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	9300      	str	r3, [sp, #0]
 80046f2:	2301      	movs	r3, #1
 80046f4:	4601      	mov	r1, r0
 80046f6:	4806      	ldr	r0, [pc, #24]	@ (8004710 <readMulti+0x4c>)
 80046f8:	f001 fde6 	bl	80062c8 <HAL_I2C_Mem_Read>
 80046fc:	4603      	mov	r3, r0
 80046fe:	461a      	mov	r2, r3
 8004700:	4b04      	ldr	r3, [pc, #16]	@ (8004714 <readMulti+0x50>)
 8004702:	701a      	strb	r2, [r3, #0]
}
 8004704:	bf00      	nop
 8004706:	3708      	adds	r7, #8
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}
 800470c:	20000004 	.word	0x20000004
 8004710:	20001b4c 	.word	0x20001b4c
 8004714:	20001c04 	.word	0x20001c04

08004718 <initVL53L0X>:
// (VL53L0X_PerformRefSpadManagement()), since the API user manual says that it
// is performed by ST on the bare modules; it seems like that should work well
// enough unless a cover glass is added.
// If io_2v8 (optional) is true or not given, the sensor is configured for 2V8
// mode.
boolx initVL53L0X(boolx io_2v8, I2C_HandleTypeDef *handler){
 8004718:	b580      	push	{r7, lr}
 800471a:	b086      	sub	sp, #24
 800471c:	af00      	add	r7, sp, #0
 800471e:	4603      	mov	r3, r0
 8004720:	6039      	str	r1, [r7, #0]
 8004722:	71fb      	strb	r3, [r7, #7]
  // VL53L0X_DataInit() begin

  // Handler
  memcpy(&VL53L0X_I2C_Handler, handler, sizeof(*handler));
 8004724:	2254      	movs	r2, #84	@ 0x54
 8004726:	6839      	ldr	r1, [r7, #0]
 8004728:	4854      	ldr	r0, [pc, #336]	@ (800487c <initVL53L0X+0x164>)
 800472a:	f004 feda 	bl	80094e2 <memcpy>

  // Reset the message buffer.
  msgBuffer[0] = 0;
 800472e:	4b54      	ldr	r3, [pc, #336]	@ (8004880 <initVL53L0X+0x168>)
 8004730:	2200      	movs	r2, #0
 8004732:	701a      	strb	r2, [r3, #0]
  msgBuffer[1] = 0;
 8004734:	4b52      	ldr	r3, [pc, #328]	@ (8004880 <initVL53L0X+0x168>)
 8004736:	2200      	movs	r2, #0
 8004738:	705a      	strb	r2, [r3, #1]
  msgBuffer[2] = 0;
 800473a:	4b51      	ldr	r3, [pc, #324]	@ (8004880 <initVL53L0X+0x168>)
 800473c:	2200      	movs	r2, #0
 800473e:	709a      	strb	r2, [r3, #2]
  msgBuffer[3] = 0;
 8004740:	4b4f      	ldr	r3, [pc, #316]	@ (8004880 <initVL53L0X+0x168>)
 8004742:	2200      	movs	r2, #0
 8004744:	70da      	strb	r2, [r3, #3]

  // sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
  if (io_2v8)
 8004746:	79fb      	ldrb	r3, [r7, #7]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d00a      	beq.n	8004762 <initVL53L0X+0x4a>
  {
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 800474c:	2089      	movs	r0, #137	@ 0x89
 800474e:	f7ff ff13 	bl	8004578 <readReg>
 8004752:	4603      	mov	r3, r0
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 8004754:	f043 0301 	orr.w	r3, r3, #1
 8004758:	b2db      	uxtb	r3, r3
 800475a:	4619      	mov	r1, r3
 800475c:	2089      	movs	r0, #137	@ 0x89
 800475e:	f7ff fe95 	bl	800448c <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(0x88, 0x00);
 8004762:	2100      	movs	r1, #0
 8004764:	2088      	movs	r0, #136	@ 0x88
 8004766:	f7ff fe91 	bl	800448c <writeReg>

  writeReg(0x80, 0x01);
 800476a:	2101      	movs	r1, #1
 800476c:	2080      	movs	r0, #128	@ 0x80
 800476e:	f7ff fe8d 	bl	800448c <writeReg>
  writeReg(0xFF, 0x01);
 8004772:	2101      	movs	r1, #1
 8004774:	20ff      	movs	r0, #255	@ 0xff
 8004776:	f7ff fe89 	bl	800448c <writeReg>
  writeReg(0x00, 0x00);
 800477a:	2100      	movs	r1, #0
 800477c:	2000      	movs	r0, #0
 800477e:	f7ff fe85 	bl	800448c <writeReg>
  g_stopVariable = readReg(0x91);
 8004782:	2091      	movs	r0, #145	@ 0x91
 8004784:	f7ff fef8 	bl	8004578 <readReg>
 8004788:	4603      	mov	r3, r0
 800478a:	461a      	mov	r2, r3
 800478c:	4b3d      	ldr	r3, [pc, #244]	@ (8004884 <initVL53L0X+0x16c>)
 800478e:	701a      	strb	r2, [r3, #0]
  writeReg(0x00, 0x01);
 8004790:	2101      	movs	r1, #1
 8004792:	2000      	movs	r0, #0
 8004794:	f7ff fe7a 	bl	800448c <writeReg>
  writeReg(0xFF, 0x00);
 8004798:	2100      	movs	r1, #0
 800479a:	20ff      	movs	r0, #255	@ 0xff
 800479c:	f7ff fe76 	bl	800448c <writeReg>
  writeReg(0x80, 0x00);
 80047a0:	2100      	movs	r1, #0
 80047a2:	2080      	movs	r0, #128	@ 0x80
 80047a4:	f7ff fe72 	bl	800448c <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(MSRC_CONFIG_CONTROL, readReg(MSRC_CONFIG_CONTROL) | 0x12);
 80047a8:	2060      	movs	r0, #96	@ 0x60
 80047aa:	f7ff fee5 	bl	8004578 <readReg>
 80047ae:	4603      	mov	r3, r0
 80047b0:	f043 0312 	orr.w	r3, r3, #18
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	4619      	mov	r1, r3
 80047b8:	2060      	movs	r0, #96	@ 0x60
 80047ba:	f7ff fe67 	bl	800448c <writeReg>

  // set final range signal rate limit to 0.25 MCPS (million counts per second)
  setSignalRateLimit(0.25);
 80047be:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 80047c2:	f000 fa09 	bl	8004bd8 <setSignalRateLimit>

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 80047c6:	21ff      	movs	r1, #255	@ 0xff
 80047c8:	2001      	movs	r0, #1
 80047ca:	f7ff fe5f 	bl	800448c <writeReg>

  // VL53L0X_StaticInit() begin

  uint8_t spad_count;
  boolx spad_type_is_aperture;
  if (!getSpadInfo(&spad_count, &spad_type_is_aperture)) { return false; }
 80047ce:	f107 0213 	add.w	r2, r7, #19
 80047d2:	f107 0314 	add.w	r3, r7, #20
 80047d6:	4611      	mov	r1, r2
 80047d8:	4618      	mov	r0, r3
 80047da:	f000 fd87 	bl	80052ec <getSpadInfo>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d101      	bne.n	80047e8 <initVL53L0X+0xd0>
 80047e4:	2300      	movs	r3, #0
 80047e6:	e1ee      	b.n	8004bc6 <initVL53L0X+0x4ae>

  // The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
  // the API, but the same data seems to be more easily readable from
  // GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
  uint8_t ref_spad_map[6];
  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 80047e8:	f107 030c 	add.w	r3, r7, #12
 80047ec:	2206      	movs	r2, #6
 80047ee:	4619      	mov	r1, r3
 80047f0:	20b0      	movs	r0, #176	@ 0xb0
 80047f2:	f7ff ff67 	bl	80046c4 <readMulti>

  // -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)

  writeReg(0xFF, 0x01);
 80047f6:	2101      	movs	r1, #1
 80047f8:	20ff      	movs	r0, #255	@ 0xff
 80047fa:	f7ff fe47 	bl	800448c <writeReg>
  writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 80047fe:	2100      	movs	r1, #0
 8004800:	204f      	movs	r0, #79	@ 0x4f
 8004802:	f7ff fe43 	bl	800448c <writeReg>
  writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 8004806:	212c      	movs	r1, #44	@ 0x2c
 8004808:	204e      	movs	r0, #78	@ 0x4e
 800480a:	f7ff fe3f 	bl	800448c <writeReg>
  writeReg(0xFF, 0x00);
 800480e:	2100      	movs	r1, #0
 8004810:	20ff      	movs	r0, #255	@ 0xff
 8004812:	f7ff fe3b 	bl	800448c <writeReg>
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 8004816:	21b4      	movs	r1, #180	@ 0xb4
 8004818:	20b6      	movs	r0, #182	@ 0xb6
 800481a:	f7ff fe37 	bl	800448c <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 800481e:	7cfb      	ldrb	r3, [r7, #19]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d001      	beq.n	8004828 <initVL53L0X+0x110>
 8004824:	230c      	movs	r3, #12
 8004826:	e000      	b.n	800482a <initVL53L0X+0x112>
 8004828:	2300      	movs	r3, #0
 800482a:	757b      	strb	r3, [r7, #21]
  uint8_t spads_enabled = 0;
 800482c:	2300      	movs	r3, #0
 800482e:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < 48; i++)
 8004830:	2300      	movs	r3, #0
 8004832:	75bb      	strb	r3, [r7, #22]
 8004834:	e03f      	b.n	80048b6 <initVL53L0X+0x19e>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 8004836:	7dba      	ldrb	r2, [r7, #22]
 8004838:	7d7b      	ldrb	r3, [r7, #21]
 800483a:	429a      	cmp	r2, r3
 800483c:	d303      	bcc.n	8004846 <initVL53L0X+0x12e>
 800483e:	7d3b      	ldrb	r3, [r7, #20]
 8004840:	7dfa      	ldrb	r2, [r7, #23]
 8004842:	429a      	cmp	r2, r3
 8004844:	d120      	bne.n	8004888 <initVL53L0X+0x170>
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 8004846:	7dbb      	ldrb	r3, [r7, #22]
 8004848:	08db      	lsrs	r3, r3, #3
 800484a:	b2d8      	uxtb	r0, r3
 800484c:	4603      	mov	r3, r0
 800484e:	3318      	adds	r3, #24
 8004850:	443b      	add	r3, r7
 8004852:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8004856:	b25a      	sxtb	r2, r3
 8004858:	7dbb      	ldrb	r3, [r7, #22]
 800485a:	f003 0307 	and.w	r3, r3, #7
 800485e:	2101      	movs	r1, #1
 8004860:	fa01 f303 	lsl.w	r3, r1, r3
 8004864:	b25b      	sxtb	r3, r3
 8004866:	43db      	mvns	r3, r3
 8004868:	b25b      	sxtb	r3, r3
 800486a:	4013      	ands	r3, r2
 800486c:	b25a      	sxtb	r2, r3
 800486e:	4603      	mov	r3, r0
 8004870:	b2d2      	uxtb	r2, r2
 8004872:	3318      	adds	r3, #24
 8004874:	443b      	add	r3, r7
 8004876:	f803 2c0c 	strb.w	r2, [r3, #-12]
 800487a:	e019      	b.n	80048b0 <initVL53L0X+0x198>
 800487c:	20001b4c 	.word	0x20001b4c
 8004880:	20001ba0 	.word	0x20001ba0
 8004884:	20001b46 	.word	0x20001b46
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 8004888:	7dbb      	ldrb	r3, [r7, #22]
 800488a:	08db      	lsrs	r3, r3, #3
 800488c:	b2db      	uxtb	r3, r3
 800488e:	3318      	adds	r3, #24
 8004890:	443b      	add	r3, r7
 8004892:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8004896:	461a      	mov	r2, r3
 8004898:	7dbb      	ldrb	r3, [r7, #22]
 800489a:	f003 0307 	and.w	r3, r3, #7
 800489e:	fa42 f303 	asr.w	r3, r2, r3
 80048a2:	f003 0301 	and.w	r3, r3, #1
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d002      	beq.n	80048b0 <initVL53L0X+0x198>
    {
      spads_enabled++;
 80048aa:	7dfb      	ldrb	r3, [r7, #23]
 80048ac:	3301      	adds	r3, #1
 80048ae:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < 48; i++)
 80048b0:	7dbb      	ldrb	r3, [r7, #22]
 80048b2:	3301      	adds	r3, #1
 80048b4:	75bb      	strb	r3, [r7, #22]
 80048b6:	7dbb      	ldrb	r3, [r7, #22]
 80048b8:	2b2f      	cmp	r3, #47	@ 0x2f
 80048ba:	d9bc      	bls.n	8004836 <initVL53L0X+0x11e>
    }
  }

  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 80048bc:	f107 030c 	add.w	r3, r7, #12
 80048c0:	2206      	movs	r2, #6
 80048c2:	4619      	mov	r1, r3
 80048c4:	20b0      	movs	r0, #176	@ 0xb0
 80048c6:	f7ff fecf 	bl	8004668 <writeMulti>
  // -- VL53L0X_set_reference_spads() end

  // -- VL53L0X_load_tuning_settings() begin
  // DefaultTuningSettings from vl53l0x_tuning.h

  writeReg(0xFF, 0x01);
 80048ca:	2101      	movs	r1, #1
 80048cc:	20ff      	movs	r0, #255	@ 0xff
 80048ce:	f7ff fddd 	bl	800448c <writeReg>
  writeReg(0x00, 0x00);
 80048d2:	2100      	movs	r1, #0
 80048d4:	2000      	movs	r0, #0
 80048d6:	f7ff fdd9 	bl	800448c <writeReg>

  writeReg(0xFF, 0x00);
 80048da:	2100      	movs	r1, #0
 80048dc:	20ff      	movs	r0, #255	@ 0xff
 80048de:	f7ff fdd5 	bl	800448c <writeReg>
  writeReg(0x09, 0x00);
 80048e2:	2100      	movs	r1, #0
 80048e4:	2009      	movs	r0, #9
 80048e6:	f7ff fdd1 	bl	800448c <writeReg>
  writeReg(0x10, 0x00);
 80048ea:	2100      	movs	r1, #0
 80048ec:	2010      	movs	r0, #16
 80048ee:	f7ff fdcd 	bl	800448c <writeReg>
  writeReg(0x11, 0x00);
 80048f2:	2100      	movs	r1, #0
 80048f4:	2011      	movs	r0, #17
 80048f6:	f7ff fdc9 	bl	800448c <writeReg>

  writeReg(0x24, 0x01);
 80048fa:	2101      	movs	r1, #1
 80048fc:	2024      	movs	r0, #36	@ 0x24
 80048fe:	f7ff fdc5 	bl	800448c <writeReg>
  writeReg(0x25, 0xFF);
 8004902:	21ff      	movs	r1, #255	@ 0xff
 8004904:	2025      	movs	r0, #37	@ 0x25
 8004906:	f7ff fdc1 	bl	800448c <writeReg>
  writeReg(0x75, 0x00);
 800490a:	2100      	movs	r1, #0
 800490c:	2075      	movs	r0, #117	@ 0x75
 800490e:	f7ff fdbd 	bl	800448c <writeReg>

  writeReg(0xFF, 0x01);
 8004912:	2101      	movs	r1, #1
 8004914:	20ff      	movs	r0, #255	@ 0xff
 8004916:	f7ff fdb9 	bl	800448c <writeReg>
  writeReg(0x4E, 0x2C);
 800491a:	212c      	movs	r1, #44	@ 0x2c
 800491c:	204e      	movs	r0, #78	@ 0x4e
 800491e:	f7ff fdb5 	bl	800448c <writeReg>
  writeReg(0x48, 0x00);
 8004922:	2100      	movs	r1, #0
 8004924:	2048      	movs	r0, #72	@ 0x48
 8004926:	f7ff fdb1 	bl	800448c <writeReg>
  writeReg(0x30, 0x20);
 800492a:	2120      	movs	r1, #32
 800492c:	2030      	movs	r0, #48	@ 0x30
 800492e:	f7ff fdad 	bl	800448c <writeReg>

  writeReg(0xFF, 0x00);
 8004932:	2100      	movs	r1, #0
 8004934:	20ff      	movs	r0, #255	@ 0xff
 8004936:	f7ff fda9 	bl	800448c <writeReg>
  writeReg(0x30, 0x09);
 800493a:	2109      	movs	r1, #9
 800493c:	2030      	movs	r0, #48	@ 0x30
 800493e:	f7ff fda5 	bl	800448c <writeReg>
  writeReg(0x54, 0x00);
 8004942:	2100      	movs	r1, #0
 8004944:	2054      	movs	r0, #84	@ 0x54
 8004946:	f7ff fda1 	bl	800448c <writeReg>
  writeReg(0x31, 0x04);
 800494a:	2104      	movs	r1, #4
 800494c:	2031      	movs	r0, #49	@ 0x31
 800494e:	f7ff fd9d 	bl	800448c <writeReg>
  writeReg(0x32, 0x03);
 8004952:	2103      	movs	r1, #3
 8004954:	2032      	movs	r0, #50	@ 0x32
 8004956:	f7ff fd99 	bl	800448c <writeReg>
  writeReg(0x40, 0x83);
 800495a:	2183      	movs	r1, #131	@ 0x83
 800495c:	2040      	movs	r0, #64	@ 0x40
 800495e:	f7ff fd95 	bl	800448c <writeReg>
  writeReg(0x46, 0x25);
 8004962:	2125      	movs	r1, #37	@ 0x25
 8004964:	2046      	movs	r0, #70	@ 0x46
 8004966:	f7ff fd91 	bl	800448c <writeReg>
  writeReg(0x60, 0x00);
 800496a:	2100      	movs	r1, #0
 800496c:	2060      	movs	r0, #96	@ 0x60
 800496e:	f7ff fd8d 	bl	800448c <writeReg>
  writeReg(0x27, 0x00);
 8004972:	2100      	movs	r1, #0
 8004974:	2027      	movs	r0, #39	@ 0x27
 8004976:	f7ff fd89 	bl	800448c <writeReg>
  writeReg(0x50, 0x06);
 800497a:	2106      	movs	r1, #6
 800497c:	2050      	movs	r0, #80	@ 0x50
 800497e:	f7ff fd85 	bl	800448c <writeReg>
  writeReg(0x51, 0x00);
 8004982:	2100      	movs	r1, #0
 8004984:	2051      	movs	r0, #81	@ 0x51
 8004986:	f7ff fd81 	bl	800448c <writeReg>
  writeReg(0x52, 0x96);
 800498a:	2196      	movs	r1, #150	@ 0x96
 800498c:	2052      	movs	r0, #82	@ 0x52
 800498e:	f7ff fd7d 	bl	800448c <writeReg>
  writeReg(0x56, 0x08);
 8004992:	2108      	movs	r1, #8
 8004994:	2056      	movs	r0, #86	@ 0x56
 8004996:	f7ff fd79 	bl	800448c <writeReg>
  writeReg(0x57, 0x30);
 800499a:	2130      	movs	r1, #48	@ 0x30
 800499c:	2057      	movs	r0, #87	@ 0x57
 800499e:	f7ff fd75 	bl	800448c <writeReg>
  writeReg(0x61, 0x00);
 80049a2:	2100      	movs	r1, #0
 80049a4:	2061      	movs	r0, #97	@ 0x61
 80049a6:	f7ff fd71 	bl	800448c <writeReg>
  writeReg(0x62, 0x00);
 80049aa:	2100      	movs	r1, #0
 80049ac:	2062      	movs	r0, #98	@ 0x62
 80049ae:	f7ff fd6d 	bl	800448c <writeReg>
  writeReg(0x64, 0x00);
 80049b2:	2100      	movs	r1, #0
 80049b4:	2064      	movs	r0, #100	@ 0x64
 80049b6:	f7ff fd69 	bl	800448c <writeReg>
  writeReg(0x65, 0x00);
 80049ba:	2100      	movs	r1, #0
 80049bc:	2065      	movs	r0, #101	@ 0x65
 80049be:	f7ff fd65 	bl	800448c <writeReg>
  writeReg(0x66, 0xA0);
 80049c2:	21a0      	movs	r1, #160	@ 0xa0
 80049c4:	2066      	movs	r0, #102	@ 0x66
 80049c6:	f7ff fd61 	bl	800448c <writeReg>

  writeReg(0xFF, 0x01);
 80049ca:	2101      	movs	r1, #1
 80049cc:	20ff      	movs	r0, #255	@ 0xff
 80049ce:	f7ff fd5d 	bl	800448c <writeReg>
  writeReg(0x22, 0x32);
 80049d2:	2132      	movs	r1, #50	@ 0x32
 80049d4:	2022      	movs	r0, #34	@ 0x22
 80049d6:	f7ff fd59 	bl	800448c <writeReg>
  writeReg(0x47, 0x14);
 80049da:	2114      	movs	r1, #20
 80049dc:	2047      	movs	r0, #71	@ 0x47
 80049de:	f7ff fd55 	bl	800448c <writeReg>
  writeReg(0x49, 0xFF);
 80049e2:	21ff      	movs	r1, #255	@ 0xff
 80049e4:	2049      	movs	r0, #73	@ 0x49
 80049e6:	f7ff fd51 	bl	800448c <writeReg>
  writeReg(0x4A, 0x00);
 80049ea:	2100      	movs	r1, #0
 80049ec:	204a      	movs	r0, #74	@ 0x4a
 80049ee:	f7ff fd4d 	bl	800448c <writeReg>

  writeReg(0xFF, 0x00);
 80049f2:	2100      	movs	r1, #0
 80049f4:	20ff      	movs	r0, #255	@ 0xff
 80049f6:	f7ff fd49 	bl	800448c <writeReg>
  writeReg(0x7A, 0x0A);
 80049fa:	210a      	movs	r1, #10
 80049fc:	207a      	movs	r0, #122	@ 0x7a
 80049fe:	f7ff fd45 	bl	800448c <writeReg>
  writeReg(0x7B, 0x00);
 8004a02:	2100      	movs	r1, #0
 8004a04:	207b      	movs	r0, #123	@ 0x7b
 8004a06:	f7ff fd41 	bl	800448c <writeReg>
  writeReg(0x78, 0x21);
 8004a0a:	2121      	movs	r1, #33	@ 0x21
 8004a0c:	2078      	movs	r0, #120	@ 0x78
 8004a0e:	f7ff fd3d 	bl	800448c <writeReg>

  writeReg(0xFF, 0x01);
 8004a12:	2101      	movs	r1, #1
 8004a14:	20ff      	movs	r0, #255	@ 0xff
 8004a16:	f7ff fd39 	bl	800448c <writeReg>
  writeReg(0x23, 0x34);
 8004a1a:	2134      	movs	r1, #52	@ 0x34
 8004a1c:	2023      	movs	r0, #35	@ 0x23
 8004a1e:	f7ff fd35 	bl	800448c <writeReg>
  writeReg(0x42, 0x00);
 8004a22:	2100      	movs	r1, #0
 8004a24:	2042      	movs	r0, #66	@ 0x42
 8004a26:	f7ff fd31 	bl	800448c <writeReg>
  writeReg(0x44, 0xFF);
 8004a2a:	21ff      	movs	r1, #255	@ 0xff
 8004a2c:	2044      	movs	r0, #68	@ 0x44
 8004a2e:	f7ff fd2d 	bl	800448c <writeReg>
  writeReg(0x45, 0x26);
 8004a32:	2126      	movs	r1, #38	@ 0x26
 8004a34:	2045      	movs	r0, #69	@ 0x45
 8004a36:	f7ff fd29 	bl	800448c <writeReg>
  writeReg(0x46, 0x05);
 8004a3a:	2105      	movs	r1, #5
 8004a3c:	2046      	movs	r0, #70	@ 0x46
 8004a3e:	f7ff fd25 	bl	800448c <writeReg>
  writeReg(0x40, 0x40);
 8004a42:	2140      	movs	r1, #64	@ 0x40
 8004a44:	2040      	movs	r0, #64	@ 0x40
 8004a46:	f7ff fd21 	bl	800448c <writeReg>
  writeReg(0x0E, 0x06);
 8004a4a:	2106      	movs	r1, #6
 8004a4c:	200e      	movs	r0, #14
 8004a4e:	f7ff fd1d 	bl	800448c <writeReg>
  writeReg(0x20, 0x1A);
 8004a52:	211a      	movs	r1, #26
 8004a54:	2020      	movs	r0, #32
 8004a56:	f7ff fd19 	bl	800448c <writeReg>
  writeReg(0x43, 0x40);
 8004a5a:	2140      	movs	r1, #64	@ 0x40
 8004a5c:	2043      	movs	r0, #67	@ 0x43
 8004a5e:	f7ff fd15 	bl	800448c <writeReg>

  writeReg(0xFF, 0x00);
 8004a62:	2100      	movs	r1, #0
 8004a64:	20ff      	movs	r0, #255	@ 0xff
 8004a66:	f7ff fd11 	bl	800448c <writeReg>
  writeReg(0x34, 0x03);
 8004a6a:	2103      	movs	r1, #3
 8004a6c:	2034      	movs	r0, #52	@ 0x34
 8004a6e:	f7ff fd0d 	bl	800448c <writeReg>
  writeReg(0x35, 0x44);
 8004a72:	2144      	movs	r1, #68	@ 0x44
 8004a74:	2035      	movs	r0, #53	@ 0x35
 8004a76:	f7ff fd09 	bl	800448c <writeReg>

  writeReg(0xFF, 0x01);
 8004a7a:	2101      	movs	r1, #1
 8004a7c:	20ff      	movs	r0, #255	@ 0xff
 8004a7e:	f7ff fd05 	bl	800448c <writeReg>
  writeReg(0x31, 0x04);
 8004a82:	2104      	movs	r1, #4
 8004a84:	2031      	movs	r0, #49	@ 0x31
 8004a86:	f7ff fd01 	bl	800448c <writeReg>
  writeReg(0x4B, 0x09);
 8004a8a:	2109      	movs	r1, #9
 8004a8c:	204b      	movs	r0, #75	@ 0x4b
 8004a8e:	f7ff fcfd 	bl	800448c <writeReg>
  writeReg(0x4C, 0x05);
 8004a92:	2105      	movs	r1, #5
 8004a94:	204c      	movs	r0, #76	@ 0x4c
 8004a96:	f7ff fcf9 	bl	800448c <writeReg>
  writeReg(0x4D, 0x04);
 8004a9a:	2104      	movs	r1, #4
 8004a9c:	204d      	movs	r0, #77	@ 0x4d
 8004a9e:	f7ff fcf5 	bl	800448c <writeReg>

  writeReg(0xFF, 0x00);
 8004aa2:	2100      	movs	r1, #0
 8004aa4:	20ff      	movs	r0, #255	@ 0xff
 8004aa6:	f7ff fcf1 	bl	800448c <writeReg>
  writeReg(0x44, 0x00);
 8004aaa:	2100      	movs	r1, #0
 8004aac:	2044      	movs	r0, #68	@ 0x44
 8004aae:	f7ff fced 	bl	800448c <writeReg>
  writeReg(0x45, 0x20);
 8004ab2:	2120      	movs	r1, #32
 8004ab4:	2045      	movs	r0, #69	@ 0x45
 8004ab6:	f7ff fce9 	bl	800448c <writeReg>
  writeReg(0x47, 0x08);
 8004aba:	2108      	movs	r1, #8
 8004abc:	2047      	movs	r0, #71	@ 0x47
 8004abe:	f7ff fce5 	bl	800448c <writeReg>
  writeReg(0x48, 0x28);
 8004ac2:	2128      	movs	r1, #40	@ 0x28
 8004ac4:	2048      	movs	r0, #72	@ 0x48
 8004ac6:	f7ff fce1 	bl	800448c <writeReg>
  writeReg(0x67, 0x00);
 8004aca:	2100      	movs	r1, #0
 8004acc:	2067      	movs	r0, #103	@ 0x67
 8004ace:	f7ff fcdd 	bl	800448c <writeReg>
  writeReg(0x70, 0x04);
 8004ad2:	2104      	movs	r1, #4
 8004ad4:	2070      	movs	r0, #112	@ 0x70
 8004ad6:	f7ff fcd9 	bl	800448c <writeReg>
  writeReg(0x71, 0x01);
 8004ada:	2101      	movs	r1, #1
 8004adc:	2071      	movs	r0, #113	@ 0x71
 8004ade:	f7ff fcd5 	bl	800448c <writeReg>
  writeReg(0x72, 0xFE);
 8004ae2:	21fe      	movs	r1, #254	@ 0xfe
 8004ae4:	2072      	movs	r0, #114	@ 0x72
 8004ae6:	f7ff fcd1 	bl	800448c <writeReg>
  writeReg(0x76, 0x00);
 8004aea:	2100      	movs	r1, #0
 8004aec:	2076      	movs	r0, #118	@ 0x76
 8004aee:	f7ff fccd 	bl	800448c <writeReg>
  writeReg(0x77, 0x00);
 8004af2:	2100      	movs	r1, #0
 8004af4:	2077      	movs	r0, #119	@ 0x77
 8004af6:	f7ff fcc9 	bl	800448c <writeReg>

  writeReg(0xFF, 0x01);
 8004afa:	2101      	movs	r1, #1
 8004afc:	20ff      	movs	r0, #255	@ 0xff
 8004afe:	f7ff fcc5 	bl	800448c <writeReg>
  writeReg(0x0D, 0x01);
 8004b02:	2101      	movs	r1, #1
 8004b04:	200d      	movs	r0, #13
 8004b06:	f7ff fcc1 	bl	800448c <writeReg>

  writeReg(0xFF, 0x00);
 8004b0a:	2100      	movs	r1, #0
 8004b0c:	20ff      	movs	r0, #255	@ 0xff
 8004b0e:	f7ff fcbd 	bl	800448c <writeReg>
  writeReg(0x80, 0x01);
 8004b12:	2101      	movs	r1, #1
 8004b14:	2080      	movs	r0, #128	@ 0x80
 8004b16:	f7ff fcb9 	bl	800448c <writeReg>
  writeReg(0x01, 0xF8);
 8004b1a:	21f8      	movs	r1, #248	@ 0xf8
 8004b1c:	2001      	movs	r0, #1
 8004b1e:	f7ff fcb5 	bl	800448c <writeReg>

  writeReg(0xFF, 0x01);
 8004b22:	2101      	movs	r1, #1
 8004b24:	20ff      	movs	r0, #255	@ 0xff
 8004b26:	f7ff fcb1 	bl	800448c <writeReg>
  writeReg(0x8E, 0x01);
 8004b2a:	2101      	movs	r1, #1
 8004b2c:	208e      	movs	r0, #142	@ 0x8e
 8004b2e:	f7ff fcad 	bl	800448c <writeReg>
  writeReg(0x00, 0x01);
 8004b32:	2101      	movs	r1, #1
 8004b34:	2000      	movs	r0, #0
 8004b36:	f7ff fca9 	bl	800448c <writeReg>
  writeReg(0xFF, 0x00);
 8004b3a:	2100      	movs	r1, #0
 8004b3c:	20ff      	movs	r0, #255	@ 0xff
 8004b3e:	f7ff fca5 	bl	800448c <writeReg>
  writeReg(0x80, 0x00);
 8004b42:	2100      	movs	r1, #0
 8004b44:	2080      	movs	r0, #128	@ 0x80
 8004b46:	f7ff fca1 	bl	800448c <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  // "Set interrupt config to new sample ready"
  // -- VL53L0X_SetGpioConfig() begin

  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 8004b4a:	2104      	movs	r1, #4
 8004b4c:	200a      	movs	r0, #10
 8004b4e:	f7ff fc9d 	bl	800448c <writeReg>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 8004b52:	2084      	movs	r0, #132	@ 0x84
 8004b54:	f7ff fd10 	bl	8004578 <readReg>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	f023 0310 	bic.w	r3, r3, #16
 8004b5e:	b2db      	uxtb	r3, r3
 8004b60:	4619      	mov	r1, r3
 8004b62:	2084      	movs	r0, #132	@ 0x84
 8004b64:	f7ff fc92 	bl	800448c <writeReg>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8004b68:	2101      	movs	r1, #1
 8004b6a:	200b      	movs	r0, #11
 8004b6c:	f7ff fc8e 	bl	800448c <writeReg>

  // -- VL53L0X_SetGpioConfig() end

  g_measTimBudUs = getMeasurementTimingBudget();
 8004b70:	f000 f900 	bl	8004d74 <getMeasurementTimingBudget>
 8004b74:	4603      	mov	r3, r0
 8004b76:	4a16      	ldr	r2, [pc, #88]	@ (8004bd0 <initVL53L0X+0x4b8>)
 8004b78:	6013      	str	r3, [r2, #0]
  // "Disable MSRC and TCC by default"
  // MSRC = Minimum Signal Rate Check
  // TCC = Target CentreCheck
  // -- VL53L0X_SetSequenceStepEnable() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8004b7a:	21e8      	movs	r1, #232	@ 0xe8
 8004b7c:	2001      	movs	r0, #1
 8004b7e:	f7ff fc85 	bl	800448c <writeReg>

  // -- VL53L0X_SetSequenceStepEnable() end

  // "Recalculate timing budget"
  setMeasurementTimingBudget(g_measTimBudUs);
 8004b82:	4b13      	ldr	r3, [pc, #76]	@ (8004bd0 <initVL53L0X+0x4b8>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4618      	mov	r0, r3
 8004b88:	f000 f85c 	bl	8004c44 <setMeasurementTimingBudget>

  // VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

  // -- VL53L0X_perform_vhv_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 8004b8c:	2101      	movs	r1, #1
 8004b8e:	2001      	movs	r0, #1
 8004b90:	f7ff fc7c 	bl	800448c <writeReg>
  if (!performSingleRefCalibration(0x40)) { return false; }
 8004b94:	2040      	movs	r0, #64	@ 0x40
 8004b96:	f000 fd61 	bl	800565c <performSingleRefCalibration>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d101      	bne.n	8004ba4 <initVL53L0X+0x48c>
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	e010      	b.n	8004bc6 <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_vhv_calibration() end

  // -- VL53L0X_perform_phase_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8004ba4:	2102      	movs	r1, #2
 8004ba6:	2001      	movs	r0, #1
 8004ba8:	f7ff fc70 	bl	800448c <writeReg>
  if (!performSingleRefCalibration(0x00)) { return false; }
 8004bac:	2000      	movs	r0, #0
 8004bae:	f000 fd55 	bl	800565c <performSingleRefCalibration>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d101      	bne.n	8004bbc <initVL53L0X+0x4a4>
 8004bb8:	2300      	movs	r3, #0
 8004bba:	e004      	b.n	8004bc6 <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_phase_calibration() end

  // "restore the previous Sequence Config"
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8004bbc:	21e8      	movs	r1, #232	@ 0xe8
 8004bbe:	2001      	movs	r0, #1
 8004bc0:	f7ff fc64 	bl	800448c <writeReg>

  // VL53L0X_PerformRefCalibration() end

  return true;
 8004bc4:	2301      	movs	r3, #1
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3718      	adds	r7, #24
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}
 8004bce:	bf00      	nop
 8004bd0:	20001b48 	.word	0x20001b48
 8004bd4:	00000000 	.word	0x00000000

08004bd8 <setSignalRateLimit>:
// Setting a lower limit increases the potential range of the sensor but also
// seems to increase the likelihood of getting an inaccurate reading because of
// unwanted reflections from objects other than the intended target.
// Defaults to 0.25 MCPS as initialized by the ST API and this library.
boolx setSignalRateLimit(float limit_Mcps)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b082      	sub	sp, #8
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	ed87 0a01 	vstr	s0, [r7, #4]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 8004be2:	edd7 7a01 	vldr	s15, [r7, #4]
 8004be6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bee:	d40a      	bmi.n	8004c06 <setSignalRateLimit+0x2e>
 8004bf0:	6878      	ldr	r0, [r7, #4]
 8004bf2:	f7fb fca9 	bl	8000548 <__aeabi_f2d>
 8004bf6:	a311      	add	r3, pc, #68	@ (adr r3, 8004c3c <setSignalRateLimit+0x64>)
 8004bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bfc:	f7fb ff8c 	bl	8000b18 <__aeabi_dcmpgt>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d001      	beq.n	8004c0a <setSignalRateLimit+0x32>
 8004c06:	2300      	movs	r3, #0
 8004c08:	e00f      	b.n	8004c2a <setSignalRateLimit+0x52>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 8004c0a:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c0e:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8004c38 <setSignalRateLimit+0x60>
 8004c12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c1a:	ee17 3a90 	vmov	r3, s15
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	4619      	mov	r1, r3
 8004c22:	2044      	movs	r0, #68	@ 0x44
 8004c24:	f7ff fc5c 	bl	80044e0 <writeReg16Bit>
  return true;
 8004c28:	2301      	movs	r3, #1
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3708      	adds	r7, #8
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	f3af 8000 	nop.w
 8004c38:	43000000 	.word	0x43000000
 8004c3c:	0a3d70a4 	.word	0x0a3d70a4
 8004c40:	407fffd7 	.word	0x407fffd7

08004c44 <setMeasurementTimingBudget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
boolx setMeasurementTimingBudget(uint32_t budget_us)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b092      	sub	sp, #72	@ 0x48
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 8004c4c:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 8004c50:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t const EndOverhead        = 960;
 8004c54:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8004c58:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t const MsrcOverhead       = 660;
 8004c5a:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8004c5e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t const TccOverhead        = 590;
 8004c60:	f240 234e 	movw	r3, #590	@ 0x24e
 8004c64:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t const DssOverhead        = 690;
 8004c66:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8004c6a:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t const PreRangeOverhead   = 660;
 8004c6c:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8004c70:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t const FinalRangeOverhead = 550;
 8004c72:	f240 2326 	movw	r3, #550	@ 0x226
 8004c76:	86bb      	strh	r3, [r7, #52]	@ 0x34

  uint32_t const MinTimingBudget = 20000;
 8004c78:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8004c7c:	633b      	str	r3, [r7, #48]	@ 0x30

  if (budget_us < MinTimingBudget) { return false; }
 8004c7e:	687a      	ldr	r2, [r7, #4]
 8004c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c82:	429a      	cmp	r2, r3
 8004c84:	d201      	bcs.n	8004c8a <setMeasurementTimingBudget+0x46>
 8004c86:	2300      	movs	r3, #0
 8004c88:	e06e      	b.n	8004d68 <setMeasurementTimingBudget+0x124>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 8004c8a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8004c8e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8004c90:	4413      	add	r3, r2
 8004c92:	647b      	str	r3, [r7, #68]	@ 0x44

  getSequenceStepEnables(&enables);
 8004c94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f000 fbbb 	bl	8005414 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8004c9e:	f107 020c 	add.w	r2, r7, #12
 8004ca2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004ca6:	4611      	mov	r1, r2
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f000 fbe5 	bl	8005478 <getSequenceStepTimeouts>

  if (enables.tcc)
 8004cae:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d005      	beq.n	8004cc2 <setMeasurementTimingBudget+0x7e>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8004cb6:	69ba      	ldr	r2, [r7, #24]
 8004cb8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8004cba:	4413      	add	r3, r2
 8004cbc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cbe:	4413      	add	r3, r2
 8004cc0:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.dss)
 8004cc2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d007      	beq.n	8004cda <setMeasurementTimingBudget+0x96>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8004cca:	69ba      	ldr	r2, [r7, #24]
 8004ccc:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004cce:	4413      	add	r3, r2
 8004cd0:	005b      	lsls	r3, r3, #1
 8004cd2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cd4:	4413      	add	r3, r2
 8004cd6:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cd8:	e009      	b.n	8004cee <setMeasurementTimingBudget+0xaa>
  }
  else if (enables.msrc)
 8004cda:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d005      	beq.n	8004cee <setMeasurementTimingBudget+0xaa>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8004ce2:	69ba      	ldr	r2, [r7, #24]
 8004ce4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8004ce6:	4413      	add	r3, r2
 8004ce8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cea:	4413      	add	r3, r2
 8004cec:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.pre_range)
 8004cee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d005      	beq.n	8004d02 <setMeasurementTimingBudget+0xbe>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8004cf6:	69fa      	ldr	r2, [r7, #28]
 8004cf8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004cfa:	4413      	add	r3, r2
 8004cfc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cfe:	4413      	add	r3, r2
 8004d00:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.final_range)
 8004d02:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d02d      	beq.n	8004d66 <setMeasurementTimingBudget+0x122>
  {
    used_budget_us += FinalRangeOverhead;
 8004d0a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8004d0c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d0e:	4413      	add	r3, r2
 8004d10:	647b      	str	r3, [r7, #68]	@ 0x44
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 8004d12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d901      	bls.n	8004d1e <setMeasurementTimingBudget+0xda>
    {
      // "Requested timeout too big."
      return false;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	e024      	b.n	8004d68 <setMeasurementTimingBudget+0x124>
    }

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d22:	1ad3      	subs	r3, r2, r3
 8004d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 8004d26:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004d2e:	f000 fc6f 	bl	8005610 <timeoutMicrosecondsToMclks>
 8004d32:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 8004d34:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (enables.pre_range)
 8004d38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d005      	beq.n	8004d4c <setMeasurementTimingBudget+0x108>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 8004d40:	8a7a      	ldrh	r2, [r7, #18]
 8004d42:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004d46:	4413      	add	r3, r2
 8004d48:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8004d4c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004d50:	4618      	mov	r0, r3
 8004d52:	f000 fc0a 	bl	800556a <encodeTimeout>
 8004d56:	4603      	mov	r3, r0
 8004d58:	4619      	mov	r1, r3
 8004d5a:	2071      	movs	r0, #113	@ 0x71
 8004d5c:	f7ff fbc0 	bl	80044e0 <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    g_measTimBudUs = budget_us; // store for internal reuse
 8004d60:	4a03      	ldr	r2, [pc, #12]	@ (8004d70 <setMeasurementTimingBudget+0x12c>)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6013      	str	r3, [r2, #0]
  }
  return true;
 8004d66:	2301      	movs	r3, #1
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3748      	adds	r7, #72	@ 0x48
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	20001b48 	.word	0x20001b48

08004d74 <getMeasurementTimingBudget>:

// Get the measurement timing budget in microseconds
// based on VL53L0X_get_measurement_timing_budget_micro_seconds()
// in us
uint32_t getMeasurementTimingBudget(void)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b08c      	sub	sp, #48	@ 0x30
 8004d78:	af00      	add	r7, sp, #0
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 8004d7a:	f240 7376 	movw	r3, #1910	@ 0x776
 8004d7e:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t const EndOverhead        = 960;
 8004d80:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8004d84:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t const MsrcOverhead       = 660;
 8004d86:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8004d8a:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t const TccOverhead        = 590;
 8004d8c:	f240 234e 	movw	r3, #590	@ 0x24e
 8004d90:	84bb      	strh	r3, [r7, #36]	@ 0x24
  uint16_t const DssOverhead        = 690;
 8004d92:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8004d96:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t const PreRangeOverhead   = 660;
 8004d98:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8004d9c:	843b      	strh	r3, [r7, #32]
  uint16_t const FinalRangeOverhead = 550;
 8004d9e:	f240 2326 	movw	r3, #550	@ 0x226
 8004da2:	83fb      	strh	r3, [r7, #30]

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 8004da4:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8004da6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004da8:	4413      	add	r3, r2
 8004daa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  getSequenceStepEnables(&enables);
 8004dac:	f107 0318 	add.w	r3, r7, #24
 8004db0:	4618      	mov	r0, r3
 8004db2:	f000 fb2f 	bl	8005414 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8004db6:	463a      	mov	r2, r7
 8004db8:	f107 0318 	add.w	r3, r7, #24
 8004dbc:	4611      	mov	r1, r2
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f000 fb5a 	bl	8005478 <getSequenceStepTimeouts>

  if (enables.tcc)
 8004dc4:	7e3b      	ldrb	r3, [r7, #24]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d005      	beq.n	8004dd6 <getMeasurementTimingBudget+0x62>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8004dca:	68fa      	ldr	r2, [r7, #12]
 8004dcc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004dce:	4413      	add	r3, r2
 8004dd0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004dd2:	4413      	add	r3, r2
 8004dd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.dss)
 8004dd6:	7ebb      	ldrb	r3, [r7, #26]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d007      	beq.n	8004dec <getMeasurementTimingBudget+0x78>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8004ddc:	68fa      	ldr	r2, [r7, #12]
 8004dde:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004de0:	4413      	add	r3, r2
 8004de2:	005b      	lsls	r3, r3, #1
 8004de4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004de6:	4413      	add	r3, r2
 8004de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004dea:	e008      	b.n	8004dfe <getMeasurementTimingBudget+0x8a>
  }
  else if (enables.msrc)
 8004dec:	7e7b      	ldrb	r3, [r7, #25]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d005      	beq.n	8004dfe <getMeasurementTimingBudget+0x8a>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8004df2:	68fa      	ldr	r2, [r7, #12]
 8004df4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004df6:	4413      	add	r3, r2
 8004df8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004dfa:	4413      	add	r3, r2
 8004dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.pre_range)
 8004dfe:	7efb      	ldrb	r3, [r7, #27]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d005      	beq.n	8004e10 <getMeasurementTimingBudget+0x9c>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8004e04:	693a      	ldr	r2, [r7, #16]
 8004e06:	8c3b      	ldrh	r3, [r7, #32]
 8004e08:	4413      	add	r3, r2
 8004e0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e0c:	4413      	add	r3, r2
 8004e0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.final_range)
 8004e10:	7f3b      	ldrb	r3, [r7, #28]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d005      	beq.n	8004e22 <getMeasurementTimingBudget+0xae>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 8004e16:	697a      	ldr	r2, [r7, #20]
 8004e18:	8bfb      	ldrh	r3, [r7, #30]
 8004e1a:	4413      	add	r3, r2
 8004e1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e1e:	4413      	add	r3, r2
 8004e20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  g_measTimBudUs = budget_us; // store for internal reuse
 8004e22:	4a04      	ldr	r2, [pc, #16]	@ (8004e34 <getMeasurementTimingBudget+0xc0>)
 8004e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e26:	6013      	str	r3, [r2, #0]
  return budget_us;
 8004e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3730      	adds	r7, #48	@ 0x30
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	bf00      	nop
 8004e34:	20001b48 	.word	0x20001b48

08004e38 <setVcselPulsePeriod>:
// Valid values are (even numbers only):
//  pre:  12 to 18 (initialized default: 14)
//  final: 8 to 14 (initialized default: 10)
// based on VL53L0X_set_vcsel_pulse_period()
boolx setVcselPulsePeriod(vcselPeriodType type, uint8_t period_pclks)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b08c      	sub	sp, #48	@ 0x30
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	4603      	mov	r3, r0
 8004e40:	460a      	mov	r2, r1
 8004e42:	71fb      	strb	r3, [r7, #7]
 8004e44:	4613      	mov	r3, r2
 8004e46:	71bb      	strb	r3, [r7, #6]
  uint8_t vcsel_period_reg = encodeVcselPeriod(period_pclks);
 8004e48:	79bb      	ldrb	r3, [r7, #6]
 8004e4a:	085b      	lsrs	r3, r3, #1
 8004e4c:	b2db      	uxtb	r3, r3
 8004e4e:	3b01      	subs	r3, #1
 8004e50:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  getSequenceStepEnables(&enables);
 8004e54:	f107 0320 	add.w	r3, r7, #32
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f000 fadb 	bl	8005414 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8004e5e:	f107 0208 	add.w	r2, r7, #8
 8004e62:	f107 0320 	add.w	r3, r7, #32
 8004e66:	4611      	mov	r1, r2
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f000 fb05 	bl	8005478 <getSequenceStepTimeouts>
  //
  // For the MSRC timeout, the same applies - this timeout being
  // dependant on the pre-range vcsel period."


  if (type == VcselPeriodPreRange)
 8004e6e:	79fb      	ldrb	r3, [r7, #7]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d15d      	bne.n	8004f30 <setVcselPulsePeriod+0xf8>
  {
    // "Set phase check limits"
    switch (period_pclks)
 8004e74:	79bb      	ldrb	r3, [r7, #6]
 8004e76:	3b0c      	subs	r3, #12
 8004e78:	2b06      	cmp	r3, #6
 8004e7a:	d825      	bhi.n	8004ec8 <setVcselPulsePeriod+0x90>
 8004e7c:	a201      	add	r2, pc, #4	@ (adr r2, 8004e84 <setVcselPulsePeriod+0x4c>)
 8004e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e82:	bf00      	nop
 8004e84:	08004ea1 	.word	0x08004ea1
 8004e88:	08004ec9 	.word	0x08004ec9
 8004e8c:	08004eab 	.word	0x08004eab
 8004e90:	08004ec9 	.word	0x08004ec9
 8004e94:	08004eb5 	.word	0x08004eb5
 8004e98:	08004ec9 	.word	0x08004ec9
 8004e9c:	08004ebf 	.word	0x08004ebf
    {
      case 12:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x18);
 8004ea0:	2118      	movs	r1, #24
 8004ea2:	2057      	movs	r0, #87	@ 0x57
 8004ea4:	f7ff faf2 	bl	800448c <writeReg>
        break;
 8004ea8:	e010      	b.n	8004ecc <setVcselPulsePeriod+0x94>

      case 14:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x30);
 8004eaa:	2130      	movs	r1, #48	@ 0x30
 8004eac:	2057      	movs	r0, #87	@ 0x57
 8004eae:	f7ff faed 	bl	800448c <writeReg>
        break;
 8004eb2:	e00b      	b.n	8004ecc <setVcselPulsePeriod+0x94>

      case 16:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x40);
 8004eb4:	2140      	movs	r1, #64	@ 0x40
 8004eb6:	2057      	movs	r0, #87	@ 0x57
 8004eb8:	f7ff fae8 	bl	800448c <writeReg>
        break;
 8004ebc:	e006      	b.n	8004ecc <setVcselPulsePeriod+0x94>

      case 18:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x50);
 8004ebe:	2150      	movs	r1, #80	@ 0x50
 8004ec0:	2057      	movs	r0, #87	@ 0x57
 8004ec2:	f7ff fae3 	bl	800448c <writeReg>
        break;
 8004ec6:	e001      	b.n	8004ecc <setVcselPulsePeriod+0x94>

      default:
        // invalid period
        return false;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	e0fc      	b.n	80050c6 <setVcselPulsePeriod+0x28e>
    }
    writeReg(PRE_RANGE_CONFIG_VALID_PHASE_LOW, 0x08);
 8004ecc:	2108      	movs	r1, #8
 8004ece:	2056      	movs	r0, #86	@ 0x56
 8004ed0:	f7ff fadc 	bl	800448c <writeReg>

    // apply new VCSEL period
    writeReg(PRE_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 8004ed4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004ed8:	4619      	mov	r1, r3
 8004eda:	2050      	movs	r0, #80	@ 0x50
 8004edc:	f7ff fad6 	bl	800448c <writeReg>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE)

    uint16_t new_pre_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.pre_range_us, period_pclks);
 8004ee0:	69bb      	ldr	r3, [r7, #24]
 8004ee2:	79ba      	ldrb	r2, [r7, #6]
 8004ee4:	4611      	mov	r1, r2
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f000 fb92 	bl	8005610 <timeoutMicrosecondsToMclks>
 8004eec:	4603      	mov	r3, r0
    uint16_t new_pre_range_timeout_mclks =
 8004eee:	857b      	strh	r3, [r7, #42]	@ 0x2a

    writeReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8004ef0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f000 fb39 	bl	800556a <encodeTimeout>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	4619      	mov	r1, r3
 8004efc:	2051      	movs	r0, #81	@ 0x51
 8004efe:	f7ff faef 	bl	80044e0 <writeReg16Bit>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)

    uint16_t new_msrc_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.msrc_dss_tcc_us, period_pclks);
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	79ba      	ldrb	r2, [r7, #6]
 8004f06:	4611      	mov	r1, r2
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f000 fb81 	bl	8005610 <timeoutMicrosecondsToMclks>
 8004f0e:	4603      	mov	r3, r0
    uint16_t new_msrc_timeout_mclks =
 8004f10:	853b      	strh	r3, [r7, #40]	@ 0x28

    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 8004f12:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004f14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f18:	d804      	bhi.n	8004f24 <setVcselPulsePeriod+0xec>
      (new_msrc_timeout_mclks > 256) ? 255 : (new_msrc_timeout_mclks - 1));
 8004f1a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004f1c:	b2db      	uxtb	r3, r3
    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 8004f1e:	3b01      	subs	r3, #1
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	e000      	b.n	8004f26 <setVcselPulsePeriod+0xee>
 8004f24:	23ff      	movs	r3, #255	@ 0xff
 8004f26:	4619      	mov	r1, r3
 8004f28:	2046      	movs	r0, #70	@ 0x46
 8004f2a:	f7ff faaf 	bl	800448c <writeReg>
 8004f2e:	e0b1      	b.n	8005094 <setVcselPulsePeriod+0x25c>

    // set_sequence_step_timeout() end
  }
  else if (type == VcselPeriodFinalRange)
 8004f30:	79fb      	ldrb	r3, [r7, #7]
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	f040 80ac 	bne.w	8005090 <setVcselPulsePeriod+0x258>
  {
    switch (period_pclks)
 8004f38:	79bb      	ldrb	r3, [r7, #6]
 8004f3a:	3b08      	subs	r3, #8
 8004f3c:	2b06      	cmp	r3, #6
 8004f3e:	f200 8085 	bhi.w	800504c <setVcselPulsePeriod+0x214>
 8004f42:	a201      	add	r2, pc, #4	@ (adr r2, 8004f48 <setVcselPulsePeriod+0x110>)
 8004f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f48:	08004f65 	.word	0x08004f65
 8004f4c:	0800504d 	.word	0x0800504d
 8004f50:	08004f9f 	.word	0x08004f9f
 8004f54:	0800504d 	.word	0x0800504d
 8004f58:	08004fd9 	.word	0x08004fd9
 8004f5c:	0800504d 	.word	0x0800504d
 8004f60:	08005013 	.word	0x08005013
    {
      case 8:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x10);
 8004f64:	2110      	movs	r1, #16
 8004f66:	2048      	movs	r0, #72	@ 0x48
 8004f68:	f7ff fa90 	bl	800448c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8004f6c:	2108      	movs	r1, #8
 8004f6e:	2047      	movs	r0, #71	@ 0x47
 8004f70:	f7ff fa8c 	bl	800448c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
 8004f74:	2102      	movs	r1, #2
 8004f76:	2032      	movs	r0, #50	@ 0x32
 8004f78:	f7ff fa88 	bl	800448c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);
 8004f7c:	210c      	movs	r1, #12
 8004f7e:	2030      	movs	r0, #48	@ 0x30
 8004f80:	f7ff fa84 	bl	800448c <writeReg>
        writeReg(0xFF, 0x01);
 8004f84:	2101      	movs	r1, #1
 8004f86:	20ff      	movs	r0, #255	@ 0xff
 8004f88:	f7ff fa80 	bl	800448c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x30);
 8004f8c:	2130      	movs	r1, #48	@ 0x30
 8004f8e:	2030      	movs	r0, #48	@ 0x30
 8004f90:	f7ff fa7c 	bl	800448c <writeReg>
        writeReg(0xFF, 0x00);
 8004f94:	2100      	movs	r1, #0
 8004f96:	20ff      	movs	r0, #255	@ 0xff
 8004f98:	f7ff fa78 	bl	800448c <writeReg>
        break;
 8004f9c:	e058      	b.n	8005050 <setVcselPulsePeriod+0x218>

      case 10:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x28);
 8004f9e:	2128      	movs	r1, #40	@ 0x28
 8004fa0:	2048      	movs	r0, #72	@ 0x48
 8004fa2:	f7ff fa73 	bl	800448c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8004fa6:	2108      	movs	r1, #8
 8004fa8:	2047      	movs	r0, #71	@ 0x47
 8004faa:	f7ff fa6f 	bl	800448c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8004fae:	2103      	movs	r1, #3
 8004fb0:	2032      	movs	r0, #50	@ 0x32
 8004fb2:	f7ff fa6b 	bl	800448c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);
 8004fb6:	2109      	movs	r1, #9
 8004fb8:	2030      	movs	r0, #48	@ 0x30
 8004fba:	f7ff fa67 	bl	800448c <writeReg>
        writeReg(0xFF, 0x01);
 8004fbe:	2101      	movs	r1, #1
 8004fc0:	20ff      	movs	r0, #255	@ 0xff
 8004fc2:	f7ff fa63 	bl	800448c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 8004fc6:	2120      	movs	r1, #32
 8004fc8:	2030      	movs	r0, #48	@ 0x30
 8004fca:	f7ff fa5f 	bl	800448c <writeReg>
        writeReg(0xFF, 0x00);
 8004fce:	2100      	movs	r1, #0
 8004fd0:	20ff      	movs	r0, #255	@ 0xff
 8004fd2:	f7ff fa5b 	bl	800448c <writeReg>
        break;
 8004fd6:	e03b      	b.n	8005050 <setVcselPulsePeriod+0x218>

      case 12:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x38);
 8004fd8:	2138      	movs	r1, #56	@ 0x38
 8004fda:	2048      	movs	r0, #72	@ 0x48
 8004fdc:	f7ff fa56 	bl	800448c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8004fe0:	2108      	movs	r1, #8
 8004fe2:	2047      	movs	r0, #71	@ 0x47
 8004fe4:	f7ff fa52 	bl	800448c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8004fe8:	2103      	movs	r1, #3
 8004fea:	2032      	movs	r0, #50	@ 0x32
 8004fec:	f7ff fa4e 	bl	800448c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);
 8004ff0:	2108      	movs	r1, #8
 8004ff2:	2030      	movs	r0, #48	@ 0x30
 8004ff4:	f7ff fa4a 	bl	800448c <writeReg>
        writeReg(0xFF, 0x01);
 8004ff8:	2101      	movs	r1, #1
 8004ffa:	20ff      	movs	r0, #255	@ 0xff
 8004ffc:	f7ff fa46 	bl	800448c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 8005000:	2120      	movs	r1, #32
 8005002:	2030      	movs	r0, #48	@ 0x30
 8005004:	f7ff fa42 	bl	800448c <writeReg>
        writeReg(0xFF, 0x00);
 8005008:	2100      	movs	r1, #0
 800500a:	20ff      	movs	r0, #255	@ 0xff
 800500c:	f7ff fa3e 	bl	800448c <writeReg>
        break;
 8005010:	e01e      	b.n	8005050 <setVcselPulsePeriod+0x218>

      case 14:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x48);
 8005012:	2148      	movs	r1, #72	@ 0x48
 8005014:	2048      	movs	r0, #72	@ 0x48
 8005016:	f7ff fa39 	bl	800448c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 800501a:	2108      	movs	r1, #8
 800501c:	2047      	movs	r0, #71	@ 0x47
 800501e:	f7ff fa35 	bl	800448c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8005022:	2103      	movs	r1, #3
 8005024:	2032      	movs	r0, #50	@ 0x32
 8005026:	f7ff fa31 	bl	800448c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);
 800502a:	2107      	movs	r1, #7
 800502c:	2030      	movs	r0, #48	@ 0x30
 800502e:	f7ff fa2d 	bl	800448c <writeReg>
        writeReg(0xFF, 0x01);
 8005032:	2101      	movs	r1, #1
 8005034:	20ff      	movs	r0, #255	@ 0xff
 8005036:	f7ff fa29 	bl	800448c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 800503a:	2120      	movs	r1, #32
 800503c:	2030      	movs	r0, #48	@ 0x30
 800503e:	f7ff fa25 	bl	800448c <writeReg>
        writeReg(0xFF, 0x00);
 8005042:	2100      	movs	r1, #0
 8005044:	20ff      	movs	r0, #255	@ 0xff
 8005046:	f7ff fa21 	bl	800448c <writeReg>
        break;
 800504a:	e001      	b.n	8005050 <setVcselPulsePeriod+0x218>

      default:
        // invalid period
        return false;
 800504c:	2300      	movs	r3, #0
 800504e:	e03a      	b.n	80050c6 <setVcselPulsePeriod+0x28e>
    }

    // apply new VCSEL period
    writeReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 8005050:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005054:	4619      	mov	r1, r3
 8005056:	2070      	movs	r0, #112	@ 0x70
 8005058:	f7ff fa18 	bl	800448c <writeReg>
    //  must be added. To do this both final and pre-range
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t new_final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.final_range_us, period_pclks);
 800505c:	69fb      	ldr	r3, [r7, #28]
 800505e:	79ba      	ldrb	r2, [r7, #6]
 8005060:	4611      	mov	r1, r2
 8005062:	4618      	mov	r0, r3
 8005064:	f000 fad4 	bl	8005610 <timeoutMicrosecondsToMclks>
 8005068:	4603      	mov	r3, r0
    uint16_t new_final_range_timeout_mclks =
 800506a:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    if (enables.pre_range)
 800506c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005070:	2b00      	cmp	r3, #0
 8005072:	d003      	beq.n	800507c <setVcselPulsePeriod+0x244>
    {
      new_final_range_timeout_mclks += timeouts.pre_range_mclks;
 8005074:	89fa      	ldrh	r2, [r7, #14]
 8005076:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005078:	4413      	add	r3, r2
 800507a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 800507c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800507e:	4618      	mov	r0, r3
 8005080:	f000 fa73 	bl	800556a <encodeTimeout>
 8005084:	4603      	mov	r3, r0
 8005086:	4619      	mov	r1, r3
 8005088:	2071      	movs	r0, #113	@ 0x71
 800508a:	f7ff fa29 	bl	80044e0 <writeReg16Bit>
 800508e:	e001      	b.n	8005094 <setVcselPulsePeriod+0x25c>
    // set_sequence_step_timeout end
  }
  else
  {
    // invalid type
    return false;
 8005090:	2300      	movs	r3, #0
 8005092:	e018      	b.n	80050c6 <setVcselPulsePeriod+0x28e>
  }

  // "Finally, the timing budget must be re-applied"

  setMeasurementTimingBudget(g_measTimBudUs);
 8005094:	4b0e      	ldr	r3, [pc, #56]	@ (80050d0 <setVcselPulsePeriod+0x298>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4618      	mov	r0, r3
 800509a:	f7ff fdd3 	bl	8004c44 <setMeasurementTimingBudget>

  // "Perform the phase calibration. This is needed after changing on vcsel period."
  // VL53L0X_perform_phase_calibration() begin

  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 800509e:	2001      	movs	r0, #1
 80050a0:	f7ff fa6a 	bl	8004578 <readReg>
 80050a4:	4603      	mov	r3, r0
 80050a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 80050aa:	2102      	movs	r1, #2
 80050ac:	2001      	movs	r0, #1
 80050ae:	f7ff f9ed 	bl	800448c <writeReg>
  performSingleRefCalibration(0x0);
 80050b2:	2000      	movs	r0, #0
 80050b4:	f000 fad2 	bl	800565c <performSingleRefCalibration>
  writeReg(SYSTEM_SEQUENCE_CONFIG, sequence_config);
 80050b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80050bc:	4619      	mov	r1, r3
 80050be:	2001      	movs	r0, #1
 80050c0:	f7ff f9e4 	bl	800448c <writeReg>

  // VL53L0X_perform_phase_calibration() end

  return true;
 80050c4:	2301      	movs	r3, #1
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3730      	adds	r7, #48	@ 0x30
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	bf00      	nop
 80050d0:	20001b48 	.word	0x20001b48

080050d4 <getVcselPulsePeriod>:

// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
uint8_t getVcselPulsePeriod(vcselPeriodType type)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b082      	sub	sp, #8
 80050d8:	af00      	add	r7, sp, #0
 80050da:	4603      	mov	r3, r0
 80050dc:	71fb      	strb	r3, [r7, #7]
  if (type == VcselPeriodPreRange)
 80050de:	79fb      	ldrb	r3, [r7, #7]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d108      	bne.n	80050f6 <getVcselPulsePeriod+0x22>
  {
    return decodeVcselPeriod(readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD));
 80050e4:	2050      	movs	r0, #80	@ 0x50
 80050e6:	f7ff fa47 	bl	8004578 <readReg>
 80050ea:	4603      	mov	r3, r0
 80050ec:	3301      	adds	r3, #1
 80050ee:	b2db      	uxtb	r3, r3
 80050f0:	005b      	lsls	r3, r3, #1
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	e00c      	b.n	8005110 <getVcselPulsePeriod+0x3c>
  }
  else if (type == VcselPeriodFinalRange)
 80050f6:	79fb      	ldrb	r3, [r7, #7]
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	d108      	bne.n	800510e <getVcselPulsePeriod+0x3a>
  {
    return decodeVcselPeriod(readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 80050fc:	2070      	movs	r0, #112	@ 0x70
 80050fe:	f7ff fa3b 	bl	8004578 <readReg>
 8005102:	4603      	mov	r3, r0
 8005104:	3301      	adds	r3, #1
 8005106:	b2db      	uxtb	r3, r3
 8005108:	005b      	lsls	r3, r3, #1
 800510a:	b2db      	uxtb	r3, r3
 800510c:	e000      	b.n	8005110 <getVcselPulsePeriod+0x3c>
  }
  else { return 255; }
 800510e:	23ff      	movs	r3, #255	@ 0xff
}
 8005110:	4618      	mov	r0, r3
 8005112:	3708      	adds	r7, #8
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}

08005118 <readRangeContinuousMillimeters>:

// Returns a range reading in millimeters when continuous mode is active
// (readRangeSingleMillimeters() also calls this function after starting a
// single-shot range measurement)
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeContinuousMillimeters( statInfo_t_VL53L0X *extraStats ) {
 8005118:	b580      	push	{r7, lr}
 800511a:	b086      	sub	sp, #24
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  uint8_t tempBuffer[12];
  uint16_t temp;
  startTimeout();
 8005120:	f000 fb6c 	bl	80057fc <HAL_GetTick>
 8005124:	4603      	mov	r3, r0
 8005126:	b29a      	uxth	r2, r3
 8005128:	4b35      	ldr	r3, [pc, #212]	@ (8005200 <readRangeContinuousMillimeters+0xe8>)
 800512a:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 800512c:	e015      	b.n	800515a <readRangeContinuousMillimeters+0x42>
    if (checkTimeoutExpired())
 800512e:	4b35      	ldr	r3, [pc, #212]	@ (8005204 <readRangeContinuousMillimeters+0xec>)
 8005130:	881b      	ldrh	r3, [r3, #0]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d011      	beq.n	800515a <readRangeContinuousMillimeters+0x42>
 8005136:	f000 fb61 	bl	80057fc <HAL_GetTick>
 800513a:	4603      	mov	r3, r0
 800513c:	b29b      	uxth	r3, r3
 800513e:	461a      	mov	r2, r3
 8005140:	4b2f      	ldr	r3, [pc, #188]	@ (8005200 <readRangeContinuousMillimeters+0xe8>)
 8005142:	881b      	ldrh	r3, [r3, #0]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	4a2f      	ldr	r2, [pc, #188]	@ (8005204 <readRangeContinuousMillimeters+0xec>)
 8005148:	8812      	ldrh	r2, [r2, #0]
 800514a:	4293      	cmp	r3, r2
 800514c:	dd05      	ble.n	800515a <readRangeContinuousMillimeters+0x42>
    {
      g_isTimeout = true;
 800514e:	4b2e      	ldr	r3, [pc, #184]	@ (8005208 <readRangeContinuousMillimeters+0xf0>)
 8005150:	2201      	movs	r2, #1
 8005152:	701a      	strb	r2, [r3, #0]
      return 65535;
 8005154:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005158:	e04e      	b.n	80051f8 <readRangeContinuousMillimeters+0xe0>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 800515a:	2013      	movs	r0, #19
 800515c:	f7ff fa0c 	bl	8004578 <readReg>
 8005160:	4603      	mov	r3, r0
 8005162:	f003 0307 	and.w	r3, r3, #7
 8005166:	2b00      	cmp	r3, #0
 8005168:	d0e1      	beq.n	800512e <readRangeContinuousMillimeters+0x16>
    }
  }
  if( extraStats == 0 ){
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d105      	bne.n	800517c <readRangeContinuousMillimeters+0x64>
    // assumptions: Linearity Corrective Gain is 1000 (default);
    // fractional ranging is not enabled
    temp = readReg16Bit(RESULT_RANGE_STATUS + 10);
 8005170:	201e      	movs	r0, #30
 8005172:	f7ff fa2d 	bl	80045d0 <readReg16Bit>
 8005176:	4603      	mov	r3, r0
 8005178:	82fb      	strh	r3, [r7, #22]
 800517a:	e038      	b.n	80051ee <readRangeContinuousMillimeters+0xd6>
    //   4: 0 ?
    //   5: ???
    // 6,7: signal count rate [mcps], uint16_t, fixpoint9.7
    // 9,8: AmbientRateRtnMegaCps  [mcps], uint16_t, fixpoimt9.7
    // A,B: uncorrected distance [mm], uint16_t
    readMulti(0x14, tempBuffer, 12);
 800517c:	f107 0308 	add.w	r3, r7, #8
 8005180:	220c      	movs	r2, #12
 8005182:	4619      	mov	r1, r3
 8005184:	2014      	movs	r0, #20
 8005186:	f7ff fa9d 	bl	80046c4 <readMulti>
    extraStats->rangeStatus =  tempBuffer[0x00]>>3;
 800518a:	7a3b      	ldrb	r3, [r7, #8]
 800518c:	08db      	lsrs	r3, r3, #3
 800518e:	b2da      	uxtb	r2, r3
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	721a      	strb	r2, [r3, #8]
    extraStats->spadCnt     = (tempBuffer[0x02]<<8) | tempBuffer[0x03];
 8005194:	7abb      	ldrb	r3, [r7, #10]
 8005196:	b21b      	sxth	r3, r3
 8005198:	021b      	lsls	r3, r3, #8
 800519a:	b21a      	sxth	r2, r3
 800519c:	7afb      	ldrb	r3, [r7, #11]
 800519e:	b21b      	sxth	r3, r3
 80051a0:	4313      	orrs	r3, r2
 80051a2:	b21b      	sxth	r3, r3
 80051a4:	b29a      	uxth	r2, r3
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	80da      	strh	r2, [r3, #6]
    extraStats->signalCnt   = (tempBuffer[0x06]<<8) | tempBuffer[0x07];
 80051aa:	7bbb      	ldrb	r3, [r7, #14]
 80051ac:	b21b      	sxth	r3, r3
 80051ae:	021b      	lsls	r3, r3, #8
 80051b0:	b21a      	sxth	r2, r3
 80051b2:	7bfb      	ldrb	r3, [r7, #15]
 80051b4:	b21b      	sxth	r3, r3
 80051b6:	4313      	orrs	r3, r2
 80051b8:	b21b      	sxth	r3, r3
 80051ba:	b29a      	uxth	r2, r3
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	805a      	strh	r2, [r3, #2]
    extraStats->ambientCnt  = (tempBuffer[0x08]<<8) | tempBuffer[0x09];
 80051c0:	7c3b      	ldrb	r3, [r7, #16]
 80051c2:	b21b      	sxth	r3, r3
 80051c4:	021b      	lsls	r3, r3, #8
 80051c6:	b21a      	sxth	r2, r3
 80051c8:	7c7b      	ldrb	r3, [r7, #17]
 80051ca:	b21b      	sxth	r3, r3
 80051cc:	4313      	orrs	r3, r2
 80051ce:	b21b      	sxth	r3, r3
 80051d0:	b29a      	uxth	r2, r3
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	809a      	strh	r2, [r3, #4]
    temp                    = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
 80051d6:	7cbb      	ldrb	r3, [r7, #18]
 80051d8:	b21b      	sxth	r3, r3
 80051da:	021b      	lsls	r3, r3, #8
 80051dc:	b21a      	sxth	r2, r3
 80051de:	7cfb      	ldrb	r3, [r7, #19]
 80051e0:	b21b      	sxth	r3, r3
 80051e2:	4313      	orrs	r3, r2
 80051e4:	b21b      	sxth	r3, r3
 80051e6:	82fb      	strh	r3, [r7, #22]
    extraStats->rawDistance = temp;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	8afa      	ldrh	r2, [r7, #22]
 80051ec:	801a      	strh	r2, [r3, #0]
  }
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 80051ee:	2101      	movs	r1, #1
 80051f0:	200b      	movs	r0, #11
 80051f2:	f7ff f94b 	bl	800448c <writeReg>
  return temp;
 80051f6:	8afb      	ldrh	r3, [r7, #22]
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3718      	adds	r7, #24
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	20001b44 	.word	0x20001b44
 8005204:	20001b40 	.word	0x20001b40
 8005208:	20001b42 	.word	0x20001b42

0800520c <readRangeSingleMillimeters>:
    }
  }
  return readRangeContinuousMillimeters( extraStats );
}*/

uint16_t readRangeSingleMillimeters(I2C_HandleTypeDef *hi2c, uint8_t addr, statInfo_t_VL53L0X *extraStats) {
 800520c:	b580      	push	{r7, lr}
 800520e:	b084      	sub	sp, #16
 8005210:	af00      	add	r7, sp, #0
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	460b      	mov	r3, r1
 8005216:	607a      	str	r2, [r7, #4]
 8005218:	72fb      	strb	r3, [r7, #11]
    writeRegWithHandle(hi2c, addr, 0x80, 0x01);
 800521a:	7af9      	ldrb	r1, [r7, #11]
 800521c:	2301      	movs	r3, #1
 800521e:	2280      	movs	r2, #128	@ 0x80
 8005220:	68f8      	ldr	r0, [r7, #12]
 8005222:	f7ff f987 	bl	8004534 <writeRegWithHandle>
    writeRegWithHandle(hi2c, addr, 0xFF, 0x01);
 8005226:	7af9      	ldrb	r1, [r7, #11]
 8005228:	2301      	movs	r3, #1
 800522a:	22ff      	movs	r2, #255	@ 0xff
 800522c:	68f8      	ldr	r0, [r7, #12]
 800522e:	f7ff f981 	bl	8004534 <writeRegWithHandle>
    writeRegWithHandle(hi2c, addr, 0x00, 0x00);
 8005232:	7af9      	ldrb	r1, [r7, #11]
 8005234:	2300      	movs	r3, #0
 8005236:	2200      	movs	r2, #0
 8005238:	68f8      	ldr	r0, [r7, #12]
 800523a:	f7ff f97b 	bl	8004534 <writeRegWithHandle>
    writeRegWithHandle(hi2c, addr, 0x91, g_stopVariable);
 800523e:	4b27      	ldr	r3, [pc, #156]	@ (80052dc <readRangeSingleMillimeters+0xd0>)
 8005240:	781b      	ldrb	r3, [r3, #0]
 8005242:	7af9      	ldrb	r1, [r7, #11]
 8005244:	2291      	movs	r2, #145	@ 0x91
 8005246:	68f8      	ldr	r0, [r7, #12]
 8005248:	f7ff f974 	bl	8004534 <writeRegWithHandle>
    writeRegWithHandle(hi2c, addr, 0x00, 0x01);
 800524c:	7af9      	ldrb	r1, [r7, #11]
 800524e:	2301      	movs	r3, #1
 8005250:	2200      	movs	r2, #0
 8005252:	68f8      	ldr	r0, [r7, #12]
 8005254:	f7ff f96e 	bl	8004534 <writeRegWithHandle>
    writeRegWithHandle(hi2c, addr, 0xFF, 0x00);
 8005258:	7af9      	ldrb	r1, [r7, #11]
 800525a:	2300      	movs	r3, #0
 800525c:	22ff      	movs	r2, #255	@ 0xff
 800525e:	68f8      	ldr	r0, [r7, #12]
 8005260:	f7ff f968 	bl	8004534 <writeRegWithHandle>
    writeRegWithHandle(hi2c, addr, 0x80, 0x00);
 8005264:	7af9      	ldrb	r1, [r7, #11]
 8005266:	2300      	movs	r3, #0
 8005268:	2280      	movs	r2, #128	@ 0x80
 800526a:	68f8      	ldr	r0, [r7, #12]
 800526c:	f7ff f962 	bl	8004534 <writeRegWithHandle>
    writeRegWithHandle(hi2c, addr, SYSRANGE_START, 0x01);
 8005270:	7af9      	ldrb	r1, [r7, #11]
 8005272:	2301      	movs	r3, #1
 8005274:	2200      	movs	r2, #0
 8005276:	68f8      	ldr	r0, [r7, #12]
 8005278:	f7ff f95c 	bl	8004534 <writeRegWithHandle>

    startTimeout();
 800527c:	f000 fabe 	bl	80057fc <HAL_GetTick>
 8005280:	4603      	mov	r3, r0
 8005282:	b29a      	uxth	r2, r3
 8005284:	4b16      	ldr	r3, [pc, #88]	@ (80052e0 <readRangeSingleMillimeters+0xd4>)
 8005286:	801a      	strh	r2, [r3, #0]
    while (readRegWithHandle(hi2c, addr, SYSRANGE_START) & 0x01) {
 8005288:	e015      	b.n	80052b6 <readRangeSingleMillimeters+0xaa>
        if (checkTimeoutExpired()) {
 800528a:	4b16      	ldr	r3, [pc, #88]	@ (80052e4 <readRangeSingleMillimeters+0xd8>)
 800528c:	881b      	ldrh	r3, [r3, #0]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d011      	beq.n	80052b6 <readRangeSingleMillimeters+0xaa>
 8005292:	f000 fab3 	bl	80057fc <HAL_GetTick>
 8005296:	4603      	mov	r3, r0
 8005298:	b29b      	uxth	r3, r3
 800529a:	461a      	mov	r2, r3
 800529c:	4b10      	ldr	r3, [pc, #64]	@ (80052e0 <readRangeSingleMillimeters+0xd4>)
 800529e:	881b      	ldrh	r3, [r3, #0]
 80052a0:	1ad3      	subs	r3, r2, r3
 80052a2:	4a10      	ldr	r2, [pc, #64]	@ (80052e4 <readRangeSingleMillimeters+0xd8>)
 80052a4:	8812      	ldrh	r2, [r2, #0]
 80052a6:	4293      	cmp	r3, r2
 80052a8:	dd05      	ble.n	80052b6 <readRangeSingleMillimeters+0xaa>
            g_isTimeout = true;
 80052aa:	4b0f      	ldr	r3, [pc, #60]	@ (80052e8 <readRangeSingleMillimeters+0xdc>)
 80052ac:	2201      	movs	r2, #1
 80052ae:	701a      	strb	r2, [r3, #0]
            return 65535;
 80052b0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80052b4:	e00e      	b.n	80052d4 <readRangeSingleMillimeters+0xc8>
    while (readRegWithHandle(hi2c, addr, SYSRANGE_START) & 0x01) {
 80052b6:	7afb      	ldrb	r3, [r7, #11]
 80052b8:	2200      	movs	r2, #0
 80052ba:	4619      	mov	r1, r3
 80052bc:	68f8      	ldr	r0, [r7, #12]
 80052be:	f7ff f9b3 	bl	8004628 <readRegWithHandle>
 80052c2:	4603      	mov	r3, r0
 80052c4:	f003 0301 	and.w	r3, r3, #1
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d1de      	bne.n	800528a <readRangeSingleMillimeters+0x7e>
        }
    }
    return readRangeContinuousMillimeters (extraStats);
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	f7ff ff23 	bl	8005118 <readRangeContinuousMillimeters>
 80052d2:	4603      	mov	r3, r0
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	3710      	adds	r7, #16
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}
 80052dc:	20001b46 	.word	0x20001b46
 80052e0:	20001b44 	.word	0x20001b44
 80052e4:	20001b40 	.word	0x20001b40
 80052e8:	20001b42 	.word	0x20001b42

080052ec <getSpadInfo>:

// Get reference SPAD (single photon avalanche diode) count and type
// based on VL53L0X_get_info_from_device(),
// but only gets reference SPAD count and type
boolx getSpadInfo(uint8_t * count, boolx * type_is_aperture)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b084      	sub	sp, #16
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
 80052f4:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  writeReg(0x80, 0x01);
 80052f6:	2101      	movs	r1, #1
 80052f8:	2080      	movs	r0, #128	@ 0x80
 80052fa:	f7ff f8c7 	bl	800448c <writeReg>
  writeReg(0xFF, 0x01);
 80052fe:	2101      	movs	r1, #1
 8005300:	20ff      	movs	r0, #255	@ 0xff
 8005302:	f7ff f8c3 	bl	800448c <writeReg>
  writeReg(0x00, 0x00);
 8005306:	2100      	movs	r1, #0
 8005308:	2000      	movs	r0, #0
 800530a:	f7ff f8bf 	bl	800448c <writeReg>

  writeReg(0xFF, 0x06);
 800530e:	2106      	movs	r1, #6
 8005310:	20ff      	movs	r0, #255	@ 0xff
 8005312:	f7ff f8bb 	bl	800448c <writeReg>
  writeReg(0x83, readReg(0x83) | 0x04);
 8005316:	2083      	movs	r0, #131	@ 0x83
 8005318:	f7ff f92e 	bl	8004578 <readReg>
 800531c:	4603      	mov	r3, r0
 800531e:	f043 0304 	orr.w	r3, r3, #4
 8005322:	b2db      	uxtb	r3, r3
 8005324:	4619      	mov	r1, r3
 8005326:	2083      	movs	r0, #131	@ 0x83
 8005328:	f7ff f8b0 	bl	800448c <writeReg>
  writeReg(0xFF, 0x07);
 800532c:	2107      	movs	r1, #7
 800532e:	20ff      	movs	r0, #255	@ 0xff
 8005330:	f7ff f8ac 	bl	800448c <writeReg>
  writeReg(0x81, 0x01);
 8005334:	2101      	movs	r1, #1
 8005336:	2081      	movs	r0, #129	@ 0x81
 8005338:	f7ff f8a8 	bl	800448c <writeReg>

  writeReg(0x80, 0x01);
 800533c:	2101      	movs	r1, #1
 800533e:	2080      	movs	r0, #128	@ 0x80
 8005340:	f7ff f8a4 	bl	800448c <writeReg>

  writeReg(0x94, 0x6b);
 8005344:	216b      	movs	r1, #107	@ 0x6b
 8005346:	2094      	movs	r0, #148	@ 0x94
 8005348:	f7ff f8a0 	bl	800448c <writeReg>
  writeReg(0x83, 0x00);
 800534c:	2100      	movs	r1, #0
 800534e:	2083      	movs	r0, #131	@ 0x83
 8005350:	f7ff f89c 	bl	800448c <writeReg>
  startTimeout();
 8005354:	f000 fa52 	bl	80057fc <HAL_GetTick>
 8005358:	4603      	mov	r3, r0
 800535a:	b29a      	uxth	r2, r3
 800535c:	4b2b      	ldr	r3, [pc, #172]	@ (800540c <getSpadInfo+0x120>)
 800535e:	801a      	strh	r2, [r3, #0]
  while (readReg(0x83) == 0x00)
 8005360:	e011      	b.n	8005386 <getSpadInfo+0x9a>
  {
    if (checkTimeoutExpired()) { return false; }
 8005362:	4b2b      	ldr	r3, [pc, #172]	@ (8005410 <getSpadInfo+0x124>)
 8005364:	881b      	ldrh	r3, [r3, #0]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d00d      	beq.n	8005386 <getSpadInfo+0x9a>
 800536a:	f000 fa47 	bl	80057fc <HAL_GetTick>
 800536e:	4603      	mov	r3, r0
 8005370:	b29b      	uxth	r3, r3
 8005372:	461a      	mov	r2, r3
 8005374:	4b25      	ldr	r3, [pc, #148]	@ (800540c <getSpadInfo+0x120>)
 8005376:	881b      	ldrh	r3, [r3, #0]
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	4a25      	ldr	r2, [pc, #148]	@ (8005410 <getSpadInfo+0x124>)
 800537c:	8812      	ldrh	r2, [r2, #0]
 800537e:	4293      	cmp	r3, r2
 8005380:	dd01      	ble.n	8005386 <getSpadInfo+0x9a>
 8005382:	2300      	movs	r3, #0
 8005384:	e03d      	b.n	8005402 <getSpadInfo+0x116>
  while (readReg(0x83) == 0x00)
 8005386:	2083      	movs	r0, #131	@ 0x83
 8005388:	f7ff f8f6 	bl	8004578 <readReg>
 800538c:	4603      	mov	r3, r0
 800538e:	2b00      	cmp	r3, #0
 8005390:	d0e7      	beq.n	8005362 <getSpadInfo+0x76>
  }
  writeReg(0x83, 0x01);
 8005392:	2101      	movs	r1, #1
 8005394:	2083      	movs	r0, #131	@ 0x83
 8005396:	f7ff f879 	bl	800448c <writeReg>
  tmp = readReg(0x92);
 800539a:	2092      	movs	r0, #146	@ 0x92
 800539c:	f7ff f8ec 	bl	8004578 <readReg>
 80053a0:	4603      	mov	r3, r0
 80053a2:	73fb      	strb	r3, [r7, #15]

  *count = tmp & 0x7f;
 80053a4:	7bfb      	ldrb	r3, [r7, #15]
 80053a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80053aa:	b2da      	uxtb	r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 80053b0:	7bfb      	ldrb	r3, [r7, #15]
 80053b2:	09db      	lsrs	r3, r3, #7
 80053b4:	b2da      	uxtb	r2, r3
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	701a      	strb	r2, [r3, #0]

  writeReg(0x81, 0x00);
 80053ba:	2100      	movs	r1, #0
 80053bc:	2081      	movs	r0, #129	@ 0x81
 80053be:	f7ff f865 	bl	800448c <writeReg>
  writeReg(0xFF, 0x06);
 80053c2:	2106      	movs	r1, #6
 80053c4:	20ff      	movs	r0, #255	@ 0xff
 80053c6:	f7ff f861 	bl	800448c <writeReg>
  writeReg(0x83, readReg(0x83)  & ~0x04);
 80053ca:	2083      	movs	r0, #131	@ 0x83
 80053cc:	f7ff f8d4 	bl	8004578 <readReg>
 80053d0:	4603      	mov	r3, r0
 80053d2:	f023 0304 	bic.w	r3, r3, #4
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	4619      	mov	r1, r3
 80053da:	2083      	movs	r0, #131	@ 0x83
 80053dc:	f7ff f856 	bl	800448c <writeReg>
  writeReg(0xFF, 0x01);
 80053e0:	2101      	movs	r1, #1
 80053e2:	20ff      	movs	r0, #255	@ 0xff
 80053e4:	f7ff f852 	bl	800448c <writeReg>
  writeReg(0x00, 0x01);
 80053e8:	2101      	movs	r1, #1
 80053ea:	2000      	movs	r0, #0
 80053ec:	f7ff f84e 	bl	800448c <writeReg>

  writeReg(0xFF, 0x00);
 80053f0:	2100      	movs	r1, #0
 80053f2:	20ff      	movs	r0, #255	@ 0xff
 80053f4:	f7ff f84a 	bl	800448c <writeReg>
  writeReg(0x80, 0x00);
 80053f8:	2100      	movs	r1, #0
 80053fa:	2080      	movs	r0, #128	@ 0x80
 80053fc:	f7ff f846 	bl	800448c <writeReg>

  return true;
 8005400:	2301      	movs	r3, #1
}
 8005402:	4618      	mov	r0, r3
 8005404:	3710      	adds	r7, #16
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}
 800540a:	bf00      	nop
 800540c:	20001b44 	.word	0x20001b44
 8005410:	20001b40 	.word	0x20001b40

08005414 <getSequenceStepEnables>:

// Get sequence step enables
// based on VL53L0X_GetSequenceStepEnables()
void getSequenceStepEnables(SequenceStepEnables * enables)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b084      	sub	sp, #16
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 800541c:	2001      	movs	r0, #1
 800541e:	f7ff f8ab 	bl	8004578 <readReg>
 8005422:	4603      	mov	r3, r0
 8005424:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 8005426:	7bfb      	ldrb	r3, [r7, #15]
 8005428:	091b      	lsrs	r3, r3, #4
 800542a:	b2db      	uxtb	r3, r3
 800542c:	f003 0301 	and.w	r3, r3, #1
 8005430:	b2da      	uxtb	r2, r3
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 8005436:	7bfb      	ldrb	r3, [r7, #15]
 8005438:	08db      	lsrs	r3, r3, #3
 800543a:	b2db      	uxtb	r3, r3
 800543c:	f003 0301 	and.w	r3, r3, #1
 8005440:	b2da      	uxtb	r2, r3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 8005446:	7bfb      	ldrb	r3, [r7, #15]
 8005448:	089b      	lsrs	r3, r3, #2
 800544a:	b2db      	uxtb	r3, r3
 800544c:	f003 0301 	and.w	r3, r3, #1
 8005450:	b2da      	uxtb	r2, r3
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 8005456:	7bfb      	ldrb	r3, [r7, #15]
 8005458:	099b      	lsrs	r3, r3, #6
 800545a:	b2db      	uxtb	r3, r3
 800545c:	f003 0301 	and.w	r3, r3, #1
 8005460:	b2da      	uxtb	r2, r3
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 8005466:	7bfb      	ldrb	r3, [r7, #15]
 8005468:	09db      	lsrs	r3, r3, #7
 800546a:	b2da      	uxtb	r2, r3
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	711a      	strb	r2, [r3, #4]
}
 8005470:	bf00      	nop
 8005472:	3710      	adds	r7, #16
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}

08005478 <getSequenceStepTimeouts>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
void getSequenceStepTimeouts(SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b082      	sub	sp, #8
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodPreRange);
 8005482:	2000      	movs	r0, #0
 8005484:	f7ff fe26 	bl	80050d4 <getVcselPulsePeriod>
 8005488:	4603      	mov	r3, r0
 800548a:	461a      	mov	r2, r3
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 8005490:	2046      	movs	r0, #70	@ 0x46
 8005492:	f7ff f871 	bl	8004578 <readReg>
 8005496:	4603      	mov	r3, r0
 8005498:	3301      	adds	r3, #1
 800549a:	b29a      	uxth	r2, r3
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 80054a8:	b2db      	uxtb	r3, r3
 80054aa:	4619      	mov	r1, r3
 80054ac:	4610      	mov	r0, r2
 80054ae:	f000 f887 	bl	80055c0 <timeoutMclksToMicroseconds>
 80054b2:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 80054b8:	2051      	movs	r0, #81	@ 0x51
 80054ba:	f7ff f889 	bl	80045d0 <readReg16Bit>
 80054be:	4603      	mov	r3, r0
 80054c0:	4618      	mov	r0, r3
 80054c2:	f000 f83e 	bl	8005542 <decodeTimeout>
 80054c6:	4603      	mov	r3, r0
 80054c8:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	4619      	mov	r1, r3
 80054da:	4610      	mov	r0, r2
 80054dc:	f000 f870 	bl	80055c0 <timeoutMclksToMicroseconds>
 80054e0:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodFinalRange);
 80054e6:	2001      	movs	r0, #1
 80054e8:	f7ff fdf4 	bl	80050d4 <getVcselPulsePeriod>
 80054ec:	4603      	mov	r3, r0
 80054ee:	461a      	mov	r2, r3
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 80054f4:	2071      	movs	r0, #113	@ 0x71
 80054f6:	f7ff f86b 	bl	80045d0 <readReg16Bit>
 80054fa:	4603      	mov	r3, r0
 80054fc:	4618      	mov	r0, r3
 80054fe:	f000 f820 	bl	8005542 <decodeTimeout>
 8005502:	4603      	mov	r3, r0
 8005504:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	78db      	ldrb	r3, [r3, #3]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d007      	beq.n	8005522 <getSequenceStepTimeouts+0xaa>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	891a      	ldrh	r2, [r3, #8]
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	88db      	ldrh	r3, [r3, #6]
 800551a:	1ad3      	subs	r3, r2, r3
 800551c:	b29a      	uxth	r2, r3
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 800552a:	b2db      	uxtb	r3, r3
 800552c:	4619      	mov	r1, r3
 800552e:	4610      	mov	r0, r2
 8005530:	f000 f846 	bl	80055c0 <timeoutMclksToMicroseconds>
 8005534:	4602      	mov	r2, r0
  timeouts->final_range_us =
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	615a      	str	r2, [r3, #20]
}
 800553a:	bf00      	nop
 800553c:	3708      	adds	r7, #8
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}

08005542 <decodeTimeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t decodeTimeout(uint16_t reg_val)
{
 8005542:	b480      	push	{r7}
 8005544:	b083      	sub	sp, #12
 8005546:	af00      	add	r7, sp, #0
 8005548:	4603      	mov	r3, r0
 800554a:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 800554c:	88fb      	ldrh	r3, [r7, #6]
 800554e:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8005550:	88fa      	ldrh	r2, [r7, #6]
 8005552:	0a12      	lsrs	r2, r2, #8
 8005554:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8005556:	4093      	lsls	r3, r2
 8005558:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 800555a:	3301      	adds	r3, #1
 800555c:	b29b      	uxth	r3, r3
}
 800555e:	4618      	mov	r0, r3
 8005560:	370c      	adds	r7, #12
 8005562:	46bd      	mov	sp, r7
 8005564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005568:	4770      	bx	lr

0800556a <encodeTimeout>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 800556a:	b480      	push	{r7}
 800556c:	b085      	sub	sp, #20
 800556e:	af00      	add	r7, sp, #0
 8005570:	4603      	mov	r3, r0
 8005572:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 8005574:	2300      	movs	r3, #0
 8005576:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 8005578:	2300      	movs	r3, #0
 800557a:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 800557c:	88fb      	ldrh	r3, [r7, #6]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d016      	beq.n	80055b0 <encodeTimeout+0x46>
  {
    ls_byte = timeout_mclks - 1;
 8005582:	88fb      	ldrh	r3, [r7, #6]
 8005584:	3b01      	subs	r3, #1
 8005586:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 8005588:	e005      	b.n	8005596 <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	085b      	lsrs	r3, r3, #1
 800558e:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 8005590:	897b      	ldrh	r3, [r7, #10]
 8005592:	3301      	adds	r3, #1
 8005594:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2bff      	cmp	r3, #255	@ 0xff
 800559a:	d8f6      	bhi.n	800558a <encodeTimeout+0x20>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 800559c:	897b      	ldrh	r3, [r7, #10]
 800559e:	021b      	lsls	r3, r3, #8
 80055a0:	b29a      	uxth	r2, r3
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	4313      	orrs	r3, r2
 80055ac:	b29b      	uxth	r3, r3
 80055ae:	e000      	b.n	80055b2 <encodeTimeout+0x48>
  }
  else { return 0; }
 80055b0:	2300      	movs	r3, #0
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3714      	adds	r7, #20
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr
	...

080055c0 <timeoutMclksToMicroseconds>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b085      	sub	sp, #20
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	4603      	mov	r3, r0
 80055c8:	460a      	mov	r2, r1
 80055ca:	80fb      	strh	r3, [r7, #6]
 80055cc:	4613      	mov	r3, r2
 80055ce:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 80055d0:	797b      	ldrb	r3, [r7, #5]
 80055d2:	4a0d      	ldr	r2, [pc, #52]	@ (8005608 <timeoutMclksToMicroseconds+0x48>)
 80055d4:	fb02 f303 	mul.w	r3, r2, r3
 80055d8:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80055dc:	4a0b      	ldr	r2, [pc, #44]	@ (800560c <timeoutMclksToMicroseconds+0x4c>)
 80055de:	fba2 2303 	umull	r2, r3, r2, r3
 80055e2:	099b      	lsrs	r3, r3, #6
 80055e4:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 80055e6:	88fb      	ldrh	r3, [r7, #6]
 80055e8:	68fa      	ldr	r2, [r7, #12]
 80055ea:	fb03 f202 	mul.w	r2, r3, r2
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	085b      	lsrs	r3, r3, #1
 80055f2:	4413      	add	r3, r2
 80055f4:	4a05      	ldr	r2, [pc, #20]	@ (800560c <timeoutMclksToMicroseconds+0x4c>)
 80055f6:	fba2 2303 	umull	r2, r3, r2, r3
 80055fa:	099b      	lsrs	r3, r3, #6
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3714      	adds	r7, #20
 8005600:	46bd      	mov	sp, r7
 8005602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005606:	4770      	bx	lr
 8005608:	003a2f00 	.word	0x003a2f00
 800560c:	10624dd3 	.word	0x10624dd3

08005610 <timeoutMicrosecondsToMclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8005610:	b480      	push	{r7}
 8005612:	b085      	sub	sp, #20
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
 8005618:	460b      	mov	r3, r1
 800561a:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 800561c:	78fb      	ldrb	r3, [r7, #3]
 800561e:	4a0d      	ldr	r2, [pc, #52]	@ (8005654 <timeoutMicrosecondsToMclks+0x44>)
 8005620:	fb02 f303 	mul.w	r3, r2, r3
 8005624:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8005628:	4a0b      	ldr	r2, [pc, #44]	@ (8005658 <timeoutMicrosecondsToMclks+0x48>)
 800562a:	fba2 2303 	umull	r2, r3, r2, r3
 800562e:	099b      	lsrs	r3, r3, #6
 8005630:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005638:	fb03 f202 	mul.w	r2, r3, r2
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	085b      	lsrs	r3, r3, #1
 8005640:	441a      	add	r2, r3
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8005648:	4618      	mov	r0, r3
 800564a:	3714      	adds	r7, #20
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr
 8005654:	003a2f00 	.word	0x003a2f00
 8005658:	10624dd3 	.word	0x10624dd3

0800565c <performSingleRefCalibration>:


// based on VL53L0X_perform_single_ref_calibration()
boolx performSingleRefCalibration(uint8_t vhv_init_byte)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b082      	sub	sp, #8
 8005660:	af00      	add	r7, sp, #0
 8005662:	4603      	mov	r3, r0
 8005664:	71fb      	strb	r3, [r7, #7]
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 8005666:	79fb      	ldrb	r3, [r7, #7]
 8005668:	f043 0301 	orr.w	r3, r3, #1
 800566c:	b2db      	uxtb	r3, r3
 800566e:	4619      	mov	r1, r3
 8005670:	2000      	movs	r0, #0
 8005672:	f7fe ff0b 	bl	800448c <writeReg>

  startTimeout();
 8005676:	f000 f8c1 	bl	80057fc <HAL_GetTick>
 800567a:	4603      	mov	r3, r0
 800567c:	b29a      	uxth	r2, r3
 800567e:	4b15      	ldr	r3, [pc, #84]	@ (80056d4 <performSingleRefCalibration+0x78>)
 8005680:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8005682:	e011      	b.n	80056a8 <performSingleRefCalibration+0x4c>
  {
    if (checkTimeoutExpired()) { return false; }
 8005684:	4b14      	ldr	r3, [pc, #80]	@ (80056d8 <performSingleRefCalibration+0x7c>)
 8005686:	881b      	ldrh	r3, [r3, #0]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d00d      	beq.n	80056a8 <performSingleRefCalibration+0x4c>
 800568c:	f000 f8b6 	bl	80057fc <HAL_GetTick>
 8005690:	4603      	mov	r3, r0
 8005692:	b29b      	uxth	r3, r3
 8005694:	461a      	mov	r2, r3
 8005696:	4b0f      	ldr	r3, [pc, #60]	@ (80056d4 <performSingleRefCalibration+0x78>)
 8005698:	881b      	ldrh	r3, [r3, #0]
 800569a:	1ad3      	subs	r3, r2, r3
 800569c:	4a0e      	ldr	r2, [pc, #56]	@ (80056d8 <performSingleRefCalibration+0x7c>)
 800569e:	8812      	ldrh	r2, [r2, #0]
 80056a0:	4293      	cmp	r3, r2
 80056a2:	dd01      	ble.n	80056a8 <performSingleRefCalibration+0x4c>
 80056a4:	2300      	movs	r3, #0
 80056a6:	e010      	b.n	80056ca <performSingleRefCalibration+0x6e>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 80056a8:	2013      	movs	r0, #19
 80056aa:	f7fe ff65 	bl	8004578 <readReg>
 80056ae:	4603      	mov	r3, r0
 80056b0:	f003 0307 	and.w	r3, r3, #7
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d0e5      	beq.n	8005684 <performSingleRefCalibration+0x28>
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 80056b8:	2101      	movs	r1, #1
 80056ba:	200b      	movs	r0, #11
 80056bc:	f7fe fee6 	bl	800448c <writeReg>

  writeReg(SYSRANGE_START, 0x00);
 80056c0:	2100      	movs	r1, #0
 80056c2:	2000      	movs	r0, #0
 80056c4:	f7fe fee2 	bl	800448c <writeReg>

  return true;
 80056c8:	2301      	movs	r3, #1
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3708      	adds	r7, #8
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	bf00      	nop
 80056d4:	20001b44 	.word	0x20001b44
 80056d8:	20001b40 	.word	0x20001b40

080056dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80056dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005714 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80056e0:	f7fe fec2 	bl	8004468 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80056e4:	480c      	ldr	r0, [pc, #48]	@ (8005718 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80056e6:	490d      	ldr	r1, [pc, #52]	@ (800571c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80056e8:	4a0d      	ldr	r2, [pc, #52]	@ (8005720 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80056ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80056ec:	e002      	b.n	80056f4 <LoopCopyDataInit>

080056ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80056ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80056f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80056f2:	3304      	adds	r3, #4

080056f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80056f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80056f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80056f8:	d3f9      	bcc.n	80056ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80056fa:	4a0a      	ldr	r2, [pc, #40]	@ (8005724 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80056fc:	4c0a      	ldr	r4, [pc, #40]	@ (8005728 <LoopFillZerobss+0x22>)
  movs r3, #0
 80056fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005700:	e001      	b.n	8005706 <LoopFillZerobss>

08005702 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005702:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005704:	3204      	adds	r2, #4

08005706 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005706:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005708:	d3fb      	bcc.n	8005702 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800570a:	f003 fec3 	bl	8009494 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800570e:	f7fb fe59 	bl	80013c4 <main>
  bx  lr    
 8005712:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005714:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005718:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800571c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8005720:	0800c2bc 	.word	0x0800c2bc
  ldr r2, =_sbss
 8005724:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8005728:	20001d58 	.word	0x20001d58

0800572c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800572c:	e7fe      	b.n	800572c <ADC_IRQHandler>
	...

08005730 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005734:	4b0e      	ldr	r3, [pc, #56]	@ (8005770 <HAL_Init+0x40>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a0d      	ldr	r2, [pc, #52]	@ (8005770 <HAL_Init+0x40>)
 800573a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800573e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005740:	4b0b      	ldr	r3, [pc, #44]	@ (8005770 <HAL_Init+0x40>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a0a      	ldr	r2, [pc, #40]	@ (8005770 <HAL_Init+0x40>)
 8005746:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800574a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800574c:	4b08      	ldr	r3, [pc, #32]	@ (8005770 <HAL_Init+0x40>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a07      	ldr	r2, [pc, #28]	@ (8005770 <HAL_Init+0x40>)
 8005752:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005756:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005758:	2003      	movs	r0, #3
 800575a:	f000 f973 	bl	8005a44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800575e:	200f      	movs	r0, #15
 8005760:	f000 f808 	bl	8005774 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005764:	f7fe fb7c 	bl	8003e60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005768:	2300      	movs	r3, #0
}
 800576a:	4618      	mov	r0, r3
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	40023c00 	.word	0x40023c00

08005774 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b082      	sub	sp, #8
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800577c:	4b12      	ldr	r3, [pc, #72]	@ (80057c8 <HAL_InitTick+0x54>)
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	4b12      	ldr	r3, [pc, #72]	@ (80057cc <HAL_InitTick+0x58>)
 8005782:	781b      	ldrb	r3, [r3, #0]
 8005784:	4619      	mov	r1, r3
 8005786:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800578a:	fbb3 f3f1 	udiv	r3, r3, r1
 800578e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005792:	4618      	mov	r0, r3
 8005794:	f000 f999 	bl	8005aca <HAL_SYSTICK_Config>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d001      	beq.n	80057a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e00e      	b.n	80057c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2b0f      	cmp	r3, #15
 80057a6:	d80a      	bhi.n	80057be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80057a8:	2200      	movs	r2, #0
 80057aa:	6879      	ldr	r1, [r7, #4]
 80057ac:	f04f 30ff 	mov.w	r0, #4294967295
 80057b0:	f000 f953 	bl	8005a5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80057b4:	4a06      	ldr	r2, [pc, #24]	@ (80057d0 <HAL_InitTick+0x5c>)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80057ba:	2300      	movs	r3, #0
 80057bc:	e000      	b.n	80057c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80057be:	2301      	movs	r3, #1
}
 80057c0:	4618      	mov	r0, r3
 80057c2:	3708      	adds	r7, #8
 80057c4:	46bd      	mov	sp, r7
 80057c6:	bd80      	pop	{r7, pc}
 80057c8:	20000000 	.word	0x20000000
 80057cc:	2000000c 	.word	0x2000000c
 80057d0:	20000008 	.word	0x20000008

080057d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80057d4:	b480      	push	{r7}
 80057d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80057d8:	4b06      	ldr	r3, [pc, #24]	@ (80057f4 <HAL_IncTick+0x20>)
 80057da:	781b      	ldrb	r3, [r3, #0]
 80057dc:	461a      	mov	r2, r3
 80057de:	4b06      	ldr	r3, [pc, #24]	@ (80057f8 <HAL_IncTick+0x24>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4413      	add	r3, r2
 80057e4:	4a04      	ldr	r2, [pc, #16]	@ (80057f8 <HAL_IncTick+0x24>)
 80057e6:	6013      	str	r3, [r2, #0]
}
 80057e8:	bf00      	nop
 80057ea:	46bd      	mov	sp, r7
 80057ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f0:	4770      	bx	lr
 80057f2:	bf00      	nop
 80057f4:	2000000c 	.word	0x2000000c
 80057f8:	20001c08 	.word	0x20001c08

080057fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80057fc:	b480      	push	{r7}
 80057fe:	af00      	add	r7, sp, #0
  return uwTick;
 8005800:	4b03      	ldr	r3, [pc, #12]	@ (8005810 <HAL_GetTick+0x14>)
 8005802:	681b      	ldr	r3, [r3, #0]
}
 8005804:	4618      	mov	r0, r3
 8005806:	46bd      	mov	sp, r7
 8005808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580c:	4770      	bx	lr
 800580e:	bf00      	nop
 8005810:	20001c08 	.word	0x20001c08

08005814 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b084      	sub	sp, #16
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800581c:	f7ff ffee 	bl	80057fc <HAL_GetTick>
 8005820:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800582c:	d005      	beq.n	800583a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800582e:	4b0a      	ldr	r3, [pc, #40]	@ (8005858 <HAL_Delay+0x44>)
 8005830:	781b      	ldrb	r3, [r3, #0]
 8005832:	461a      	mov	r2, r3
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	4413      	add	r3, r2
 8005838:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800583a:	bf00      	nop
 800583c:	f7ff ffde 	bl	80057fc <HAL_GetTick>
 8005840:	4602      	mov	r2, r0
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	1ad3      	subs	r3, r2, r3
 8005846:	68fa      	ldr	r2, [r7, #12]
 8005848:	429a      	cmp	r2, r3
 800584a:	d8f7      	bhi.n	800583c <HAL_Delay+0x28>
  {
  }
}
 800584c:	bf00      	nop
 800584e:	bf00      	nop
 8005850:	3710      	adds	r7, #16
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}
 8005856:	bf00      	nop
 8005858:	2000000c 	.word	0x2000000c

0800585c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800585c:	b480      	push	{r7}
 800585e:	b085      	sub	sp, #20
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f003 0307 	and.w	r3, r3, #7
 800586a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800586c:	4b0c      	ldr	r3, [pc, #48]	@ (80058a0 <__NVIC_SetPriorityGrouping+0x44>)
 800586e:	68db      	ldr	r3, [r3, #12]
 8005870:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005872:	68ba      	ldr	r2, [r7, #8]
 8005874:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005878:	4013      	ands	r3, r2
 800587a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005884:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005888:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800588c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800588e:	4a04      	ldr	r2, [pc, #16]	@ (80058a0 <__NVIC_SetPriorityGrouping+0x44>)
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	60d3      	str	r3, [r2, #12]
}
 8005894:	bf00      	nop
 8005896:	3714      	adds	r7, #20
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr
 80058a0:	e000ed00 	.word	0xe000ed00

080058a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80058a4:	b480      	push	{r7}
 80058a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80058a8:	4b04      	ldr	r3, [pc, #16]	@ (80058bc <__NVIC_GetPriorityGrouping+0x18>)
 80058aa:	68db      	ldr	r3, [r3, #12]
 80058ac:	0a1b      	lsrs	r3, r3, #8
 80058ae:	f003 0307 	and.w	r3, r3, #7
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	46bd      	mov	sp, r7
 80058b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ba:	4770      	bx	lr
 80058bc:	e000ed00 	.word	0xe000ed00

080058c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b083      	sub	sp, #12
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	4603      	mov	r3, r0
 80058c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	db0b      	blt.n	80058ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80058d2:	79fb      	ldrb	r3, [r7, #7]
 80058d4:	f003 021f 	and.w	r2, r3, #31
 80058d8:	4907      	ldr	r1, [pc, #28]	@ (80058f8 <__NVIC_EnableIRQ+0x38>)
 80058da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058de:	095b      	lsrs	r3, r3, #5
 80058e0:	2001      	movs	r0, #1
 80058e2:	fa00 f202 	lsl.w	r2, r0, r2
 80058e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80058ea:	bf00      	nop
 80058ec:	370c      	adds	r7, #12
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr
 80058f6:	bf00      	nop
 80058f8:	e000e100 	.word	0xe000e100

080058fc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b083      	sub	sp, #12
 8005900:	af00      	add	r7, sp, #0
 8005902:	4603      	mov	r3, r0
 8005904:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800590a:	2b00      	cmp	r3, #0
 800590c:	db12      	blt.n	8005934 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800590e:	79fb      	ldrb	r3, [r7, #7]
 8005910:	f003 021f 	and.w	r2, r3, #31
 8005914:	490a      	ldr	r1, [pc, #40]	@ (8005940 <__NVIC_DisableIRQ+0x44>)
 8005916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800591a:	095b      	lsrs	r3, r3, #5
 800591c:	2001      	movs	r0, #1
 800591e:	fa00 f202 	lsl.w	r2, r0, r2
 8005922:	3320      	adds	r3, #32
 8005924:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005928:	f3bf 8f4f 	dsb	sy
}
 800592c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800592e:	f3bf 8f6f 	isb	sy
}
 8005932:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005934:	bf00      	nop
 8005936:	370c      	adds	r7, #12
 8005938:	46bd      	mov	sp, r7
 800593a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593e:	4770      	bx	lr
 8005940:	e000e100 	.word	0xe000e100

08005944 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005944:	b480      	push	{r7}
 8005946:	b083      	sub	sp, #12
 8005948:	af00      	add	r7, sp, #0
 800594a:	4603      	mov	r3, r0
 800594c:	6039      	str	r1, [r7, #0]
 800594e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005954:	2b00      	cmp	r3, #0
 8005956:	db0a      	blt.n	800596e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	b2da      	uxtb	r2, r3
 800595c:	490c      	ldr	r1, [pc, #48]	@ (8005990 <__NVIC_SetPriority+0x4c>)
 800595e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005962:	0112      	lsls	r2, r2, #4
 8005964:	b2d2      	uxtb	r2, r2
 8005966:	440b      	add	r3, r1
 8005968:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800596c:	e00a      	b.n	8005984 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	b2da      	uxtb	r2, r3
 8005972:	4908      	ldr	r1, [pc, #32]	@ (8005994 <__NVIC_SetPriority+0x50>)
 8005974:	79fb      	ldrb	r3, [r7, #7]
 8005976:	f003 030f 	and.w	r3, r3, #15
 800597a:	3b04      	subs	r3, #4
 800597c:	0112      	lsls	r2, r2, #4
 800597e:	b2d2      	uxtb	r2, r2
 8005980:	440b      	add	r3, r1
 8005982:	761a      	strb	r2, [r3, #24]
}
 8005984:	bf00      	nop
 8005986:	370c      	adds	r7, #12
 8005988:	46bd      	mov	sp, r7
 800598a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598e:	4770      	bx	lr
 8005990:	e000e100 	.word	0xe000e100
 8005994:	e000ed00 	.word	0xe000ed00

08005998 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005998:	b480      	push	{r7}
 800599a:	b089      	sub	sp, #36	@ 0x24
 800599c:	af00      	add	r7, sp, #0
 800599e:	60f8      	str	r0, [r7, #12]
 80059a0:	60b9      	str	r1, [r7, #8]
 80059a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f003 0307 	and.w	r3, r3, #7
 80059aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80059ac:	69fb      	ldr	r3, [r7, #28]
 80059ae:	f1c3 0307 	rsb	r3, r3, #7
 80059b2:	2b04      	cmp	r3, #4
 80059b4:	bf28      	it	cs
 80059b6:	2304      	movcs	r3, #4
 80059b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80059ba:	69fb      	ldr	r3, [r7, #28]
 80059bc:	3304      	adds	r3, #4
 80059be:	2b06      	cmp	r3, #6
 80059c0:	d902      	bls.n	80059c8 <NVIC_EncodePriority+0x30>
 80059c2:	69fb      	ldr	r3, [r7, #28]
 80059c4:	3b03      	subs	r3, #3
 80059c6:	e000      	b.n	80059ca <NVIC_EncodePriority+0x32>
 80059c8:	2300      	movs	r3, #0
 80059ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80059cc:	f04f 32ff 	mov.w	r2, #4294967295
 80059d0:	69bb      	ldr	r3, [r7, #24]
 80059d2:	fa02 f303 	lsl.w	r3, r2, r3
 80059d6:	43da      	mvns	r2, r3
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	401a      	ands	r2, r3
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80059e0:	f04f 31ff 	mov.w	r1, #4294967295
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	fa01 f303 	lsl.w	r3, r1, r3
 80059ea:	43d9      	mvns	r1, r3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80059f0:	4313      	orrs	r3, r2
         );
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3724      	adds	r7, #36	@ 0x24
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr
	...

08005a00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b082      	sub	sp, #8
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	3b01      	subs	r3, #1
 8005a0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005a10:	d301      	bcc.n	8005a16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005a12:	2301      	movs	r3, #1
 8005a14:	e00f      	b.n	8005a36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005a16:	4a0a      	ldr	r2, [pc, #40]	@ (8005a40 <SysTick_Config+0x40>)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	3b01      	subs	r3, #1
 8005a1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005a1e:	210f      	movs	r1, #15
 8005a20:	f04f 30ff 	mov.w	r0, #4294967295
 8005a24:	f7ff ff8e 	bl	8005944 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005a28:	4b05      	ldr	r3, [pc, #20]	@ (8005a40 <SysTick_Config+0x40>)
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005a2e:	4b04      	ldr	r3, [pc, #16]	@ (8005a40 <SysTick_Config+0x40>)
 8005a30:	2207      	movs	r2, #7
 8005a32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005a34:	2300      	movs	r3, #0
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3708      	adds	r7, #8
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
 8005a3e:	bf00      	nop
 8005a40:	e000e010 	.word	0xe000e010

08005a44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b082      	sub	sp, #8
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f7ff ff05 	bl	800585c <__NVIC_SetPriorityGrouping>
}
 8005a52:	bf00      	nop
 8005a54:	3708      	adds	r7, #8
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}

08005a5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005a5a:	b580      	push	{r7, lr}
 8005a5c:	b086      	sub	sp, #24
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	4603      	mov	r3, r0
 8005a62:	60b9      	str	r1, [r7, #8]
 8005a64:	607a      	str	r2, [r7, #4]
 8005a66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005a6c:	f7ff ff1a 	bl	80058a4 <__NVIC_GetPriorityGrouping>
 8005a70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005a72:	687a      	ldr	r2, [r7, #4]
 8005a74:	68b9      	ldr	r1, [r7, #8]
 8005a76:	6978      	ldr	r0, [r7, #20]
 8005a78:	f7ff ff8e 	bl	8005998 <NVIC_EncodePriority>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a82:	4611      	mov	r1, r2
 8005a84:	4618      	mov	r0, r3
 8005a86:	f7ff ff5d 	bl	8005944 <__NVIC_SetPriority>
}
 8005a8a:	bf00      	nop
 8005a8c:	3718      	adds	r7, #24
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}

08005a92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a92:	b580      	push	{r7, lr}
 8005a94:	b082      	sub	sp, #8
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	4603      	mov	r3, r0
 8005a9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005a9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	f7ff ff0d 	bl	80058c0 <__NVIC_EnableIRQ>
}
 8005aa6:	bf00      	nop
 8005aa8:	3708      	adds	r7, #8
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}

08005aae <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005aae:	b580      	push	{r7, lr}
 8005ab0:	b082      	sub	sp, #8
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005abc:	4618      	mov	r0, r3
 8005abe:	f7ff ff1d 	bl	80058fc <__NVIC_DisableIRQ>
}
 8005ac2:	bf00      	nop
 8005ac4:	3708      	adds	r7, #8
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}

08005aca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005aca:	b580      	push	{r7, lr}
 8005acc:	b082      	sub	sp, #8
 8005ace:	af00      	add	r7, sp, #0
 8005ad0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f7ff ff94 	bl	8005a00 <SysTick_Config>
 8005ad8:	4603      	mov	r3, r0
}
 8005ada:	4618      	mov	r0, r3
 8005adc:	3708      	adds	r7, #8
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	bd80      	pop	{r7, pc}
	...

08005ae4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b089      	sub	sp, #36	@ 0x24
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
 8005aec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005aee:	2300      	movs	r3, #0
 8005af0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005af2:	2300      	movs	r3, #0
 8005af4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005af6:	2300      	movs	r3, #0
 8005af8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005afa:	2300      	movs	r3, #0
 8005afc:	61fb      	str	r3, [r7, #28]
 8005afe:	e16b      	b.n	8005dd8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005b00:	2201      	movs	r2, #1
 8005b02:	69fb      	ldr	r3, [r7, #28]
 8005b04:	fa02 f303 	lsl.w	r3, r2, r3
 8005b08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	697a      	ldr	r2, [r7, #20]
 8005b10:	4013      	ands	r3, r2
 8005b12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005b14:	693a      	ldr	r2, [r7, #16]
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	f040 815a 	bne.w	8005dd2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	f003 0303 	and.w	r3, r3, #3
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d005      	beq.n	8005b36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005b32:	2b02      	cmp	r3, #2
 8005b34:	d130      	bne.n	8005b98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005b3c:	69fb      	ldr	r3, [r7, #28]
 8005b3e:	005b      	lsls	r3, r3, #1
 8005b40:	2203      	movs	r2, #3
 8005b42:	fa02 f303 	lsl.w	r3, r2, r3
 8005b46:	43db      	mvns	r3, r3
 8005b48:	69ba      	ldr	r2, [r7, #24]
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	68da      	ldr	r2, [r3, #12]
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	005b      	lsls	r3, r3, #1
 8005b56:	fa02 f303 	lsl.w	r3, r2, r3
 8005b5a:	69ba      	ldr	r2, [r7, #24]
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	69ba      	ldr	r2, [r7, #24]
 8005b64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	69fb      	ldr	r3, [r7, #28]
 8005b70:	fa02 f303 	lsl.w	r3, r2, r3
 8005b74:	43db      	mvns	r3, r3
 8005b76:	69ba      	ldr	r2, [r7, #24]
 8005b78:	4013      	ands	r3, r2
 8005b7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	091b      	lsrs	r3, r3, #4
 8005b82:	f003 0201 	and.w	r2, r3, #1
 8005b86:	69fb      	ldr	r3, [r7, #28]
 8005b88:	fa02 f303 	lsl.w	r3, r2, r3
 8005b8c:	69ba      	ldr	r2, [r7, #24]
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	69ba      	ldr	r2, [r7, #24]
 8005b96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	f003 0303 	and.w	r3, r3, #3
 8005ba0:	2b03      	cmp	r3, #3
 8005ba2:	d017      	beq.n	8005bd4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	68db      	ldr	r3, [r3, #12]
 8005ba8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005baa:	69fb      	ldr	r3, [r7, #28]
 8005bac:	005b      	lsls	r3, r3, #1
 8005bae:	2203      	movs	r2, #3
 8005bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb4:	43db      	mvns	r3, r3
 8005bb6:	69ba      	ldr	r2, [r7, #24]
 8005bb8:	4013      	ands	r3, r2
 8005bba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	689a      	ldr	r2, [r3, #8]
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	005b      	lsls	r3, r3, #1
 8005bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc8:	69ba      	ldr	r2, [r7, #24]
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	69ba      	ldr	r2, [r7, #24]
 8005bd2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	f003 0303 	and.w	r3, r3, #3
 8005bdc:	2b02      	cmp	r3, #2
 8005bde:	d123      	bne.n	8005c28 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005be0:	69fb      	ldr	r3, [r7, #28]
 8005be2:	08da      	lsrs	r2, r3, #3
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	3208      	adds	r2, #8
 8005be8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	f003 0307 	and.w	r3, r3, #7
 8005bf4:	009b      	lsls	r3, r3, #2
 8005bf6:	220f      	movs	r2, #15
 8005bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bfc:	43db      	mvns	r3, r3
 8005bfe:	69ba      	ldr	r2, [r7, #24]
 8005c00:	4013      	ands	r3, r2
 8005c02:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	691a      	ldr	r2, [r3, #16]
 8005c08:	69fb      	ldr	r3, [r7, #28]
 8005c0a:	f003 0307 	and.w	r3, r3, #7
 8005c0e:	009b      	lsls	r3, r3, #2
 8005c10:	fa02 f303 	lsl.w	r3, r2, r3
 8005c14:	69ba      	ldr	r2, [r7, #24]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005c1a:	69fb      	ldr	r3, [r7, #28]
 8005c1c:	08da      	lsrs	r2, r3, #3
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	3208      	adds	r2, #8
 8005c22:	69b9      	ldr	r1, [r7, #24]
 8005c24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005c2e:	69fb      	ldr	r3, [r7, #28]
 8005c30:	005b      	lsls	r3, r3, #1
 8005c32:	2203      	movs	r2, #3
 8005c34:	fa02 f303 	lsl.w	r3, r2, r3
 8005c38:	43db      	mvns	r3, r3
 8005c3a:	69ba      	ldr	r2, [r7, #24]
 8005c3c:	4013      	ands	r3, r2
 8005c3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	f003 0203 	and.w	r2, r3, #3
 8005c48:	69fb      	ldr	r3, [r7, #28]
 8005c4a:	005b      	lsls	r3, r3, #1
 8005c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c50:	69ba      	ldr	r2, [r7, #24]
 8005c52:	4313      	orrs	r3, r2
 8005c54:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	69ba      	ldr	r2, [r7, #24]
 8005c5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	f000 80b4 	beq.w	8005dd2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	60fb      	str	r3, [r7, #12]
 8005c6e:	4b60      	ldr	r3, [pc, #384]	@ (8005df0 <HAL_GPIO_Init+0x30c>)
 8005c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c72:	4a5f      	ldr	r2, [pc, #380]	@ (8005df0 <HAL_GPIO_Init+0x30c>)
 8005c74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005c78:	6453      	str	r3, [r2, #68]	@ 0x44
 8005c7a:	4b5d      	ldr	r3, [pc, #372]	@ (8005df0 <HAL_GPIO_Init+0x30c>)
 8005c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005c82:	60fb      	str	r3, [r7, #12]
 8005c84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005c86:	4a5b      	ldr	r2, [pc, #364]	@ (8005df4 <HAL_GPIO_Init+0x310>)
 8005c88:	69fb      	ldr	r3, [r7, #28]
 8005c8a:	089b      	lsrs	r3, r3, #2
 8005c8c:	3302      	adds	r3, #2
 8005c8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	f003 0303 	and.w	r3, r3, #3
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	220f      	movs	r2, #15
 8005c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8005ca2:	43db      	mvns	r3, r3
 8005ca4:	69ba      	ldr	r2, [r7, #24]
 8005ca6:	4013      	ands	r3, r2
 8005ca8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a52      	ldr	r2, [pc, #328]	@ (8005df8 <HAL_GPIO_Init+0x314>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d02b      	beq.n	8005d0a <HAL_GPIO_Init+0x226>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a51      	ldr	r2, [pc, #324]	@ (8005dfc <HAL_GPIO_Init+0x318>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d025      	beq.n	8005d06 <HAL_GPIO_Init+0x222>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a50      	ldr	r2, [pc, #320]	@ (8005e00 <HAL_GPIO_Init+0x31c>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d01f      	beq.n	8005d02 <HAL_GPIO_Init+0x21e>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4a4f      	ldr	r2, [pc, #316]	@ (8005e04 <HAL_GPIO_Init+0x320>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d019      	beq.n	8005cfe <HAL_GPIO_Init+0x21a>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a4e      	ldr	r2, [pc, #312]	@ (8005e08 <HAL_GPIO_Init+0x324>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d013      	beq.n	8005cfa <HAL_GPIO_Init+0x216>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a4d      	ldr	r2, [pc, #308]	@ (8005e0c <HAL_GPIO_Init+0x328>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d00d      	beq.n	8005cf6 <HAL_GPIO_Init+0x212>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	4a4c      	ldr	r2, [pc, #304]	@ (8005e10 <HAL_GPIO_Init+0x32c>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d007      	beq.n	8005cf2 <HAL_GPIO_Init+0x20e>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	4a4b      	ldr	r2, [pc, #300]	@ (8005e14 <HAL_GPIO_Init+0x330>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d101      	bne.n	8005cee <HAL_GPIO_Init+0x20a>
 8005cea:	2307      	movs	r3, #7
 8005cec:	e00e      	b.n	8005d0c <HAL_GPIO_Init+0x228>
 8005cee:	2308      	movs	r3, #8
 8005cf0:	e00c      	b.n	8005d0c <HAL_GPIO_Init+0x228>
 8005cf2:	2306      	movs	r3, #6
 8005cf4:	e00a      	b.n	8005d0c <HAL_GPIO_Init+0x228>
 8005cf6:	2305      	movs	r3, #5
 8005cf8:	e008      	b.n	8005d0c <HAL_GPIO_Init+0x228>
 8005cfa:	2304      	movs	r3, #4
 8005cfc:	e006      	b.n	8005d0c <HAL_GPIO_Init+0x228>
 8005cfe:	2303      	movs	r3, #3
 8005d00:	e004      	b.n	8005d0c <HAL_GPIO_Init+0x228>
 8005d02:	2302      	movs	r3, #2
 8005d04:	e002      	b.n	8005d0c <HAL_GPIO_Init+0x228>
 8005d06:	2301      	movs	r3, #1
 8005d08:	e000      	b.n	8005d0c <HAL_GPIO_Init+0x228>
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	69fa      	ldr	r2, [r7, #28]
 8005d0e:	f002 0203 	and.w	r2, r2, #3
 8005d12:	0092      	lsls	r2, r2, #2
 8005d14:	4093      	lsls	r3, r2
 8005d16:	69ba      	ldr	r2, [r7, #24]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005d1c:	4935      	ldr	r1, [pc, #212]	@ (8005df4 <HAL_GPIO_Init+0x310>)
 8005d1e:	69fb      	ldr	r3, [r7, #28]
 8005d20:	089b      	lsrs	r3, r3, #2
 8005d22:	3302      	adds	r3, #2
 8005d24:	69ba      	ldr	r2, [r7, #24]
 8005d26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005d2a:	4b3b      	ldr	r3, [pc, #236]	@ (8005e18 <HAL_GPIO_Init+0x334>)
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	43db      	mvns	r3, r3
 8005d34:	69ba      	ldr	r2, [r7, #24]
 8005d36:	4013      	ands	r3, r2
 8005d38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d003      	beq.n	8005d4e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005d46:	69ba      	ldr	r2, [r7, #24]
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005d4e:	4a32      	ldr	r2, [pc, #200]	@ (8005e18 <HAL_GPIO_Init+0x334>)
 8005d50:	69bb      	ldr	r3, [r7, #24]
 8005d52:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005d54:	4b30      	ldr	r3, [pc, #192]	@ (8005e18 <HAL_GPIO_Init+0x334>)
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	43db      	mvns	r3, r3
 8005d5e:	69ba      	ldr	r2, [r7, #24]
 8005d60:	4013      	ands	r3, r2
 8005d62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d003      	beq.n	8005d78 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005d70:	69ba      	ldr	r2, [r7, #24]
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	4313      	orrs	r3, r2
 8005d76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005d78:	4a27      	ldr	r2, [pc, #156]	@ (8005e18 <HAL_GPIO_Init+0x334>)
 8005d7a:	69bb      	ldr	r3, [r7, #24]
 8005d7c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005d7e:	4b26      	ldr	r3, [pc, #152]	@ (8005e18 <HAL_GPIO_Init+0x334>)
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	43db      	mvns	r3, r3
 8005d88:	69ba      	ldr	r2, [r7, #24]
 8005d8a:	4013      	ands	r3, r2
 8005d8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d003      	beq.n	8005da2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005d9a:	69ba      	ldr	r2, [r7, #24]
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005da2:	4a1d      	ldr	r2, [pc, #116]	@ (8005e18 <HAL_GPIO_Init+0x334>)
 8005da4:	69bb      	ldr	r3, [r7, #24]
 8005da6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005da8:	4b1b      	ldr	r3, [pc, #108]	@ (8005e18 <HAL_GPIO_Init+0x334>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	43db      	mvns	r3, r3
 8005db2:	69ba      	ldr	r2, [r7, #24]
 8005db4:	4013      	ands	r3, r2
 8005db6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d003      	beq.n	8005dcc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005dc4:	69ba      	ldr	r2, [r7, #24]
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005dcc:	4a12      	ldr	r2, [pc, #72]	@ (8005e18 <HAL_GPIO_Init+0x334>)
 8005dce:	69bb      	ldr	r3, [r7, #24]
 8005dd0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005dd2:	69fb      	ldr	r3, [r7, #28]
 8005dd4:	3301      	adds	r3, #1
 8005dd6:	61fb      	str	r3, [r7, #28]
 8005dd8:	69fb      	ldr	r3, [r7, #28]
 8005dda:	2b0f      	cmp	r3, #15
 8005ddc:	f67f ae90 	bls.w	8005b00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005de0:	bf00      	nop
 8005de2:	bf00      	nop
 8005de4:	3724      	adds	r7, #36	@ 0x24
 8005de6:	46bd      	mov	sp, r7
 8005de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dec:	4770      	bx	lr
 8005dee:	bf00      	nop
 8005df0:	40023800 	.word	0x40023800
 8005df4:	40013800 	.word	0x40013800
 8005df8:	40020000 	.word	0x40020000
 8005dfc:	40020400 	.word	0x40020400
 8005e00:	40020800 	.word	0x40020800
 8005e04:	40020c00 	.word	0x40020c00
 8005e08:	40021000 	.word	0x40021000
 8005e0c:	40021400 	.word	0x40021400
 8005e10:	40021800 	.word	0x40021800
 8005e14:	40021c00 	.word	0x40021c00
 8005e18:	40013c00 	.word	0x40013c00

08005e1c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b085      	sub	sp, #20
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
 8005e24:	460b      	mov	r3, r1
 8005e26:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	691a      	ldr	r2, [r3, #16]
 8005e2c:	887b      	ldrh	r3, [r7, #2]
 8005e2e:	4013      	ands	r3, r2
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d002      	beq.n	8005e3a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005e34:	2301      	movs	r3, #1
 8005e36:	73fb      	strb	r3, [r7, #15]
 8005e38:	e001      	b.n	8005e3e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005e3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	3714      	adds	r7, #20
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr

08005e4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b084      	sub	sp, #16
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d101      	bne.n	8005e5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e12b      	b.n	80060b6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d106      	bne.n	8005e78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f7fe f81c 	bl	8003eb0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2224      	movs	r2, #36	@ 0x24
 8005e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f022 0201 	bic.w	r2, r2, #1
 8005e8e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005e9e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005eae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005eb0:	f001 fc20 	bl	80076f4 <HAL_RCC_GetPCLK1Freq>
 8005eb4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	4a81      	ldr	r2, [pc, #516]	@ (80060c0 <HAL_I2C_Init+0x274>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d807      	bhi.n	8005ed0 <HAL_I2C_Init+0x84>
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	4a80      	ldr	r2, [pc, #512]	@ (80060c4 <HAL_I2C_Init+0x278>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	bf94      	ite	ls
 8005ec8:	2301      	movls	r3, #1
 8005eca:	2300      	movhi	r3, #0
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	e006      	b.n	8005ede <HAL_I2C_Init+0x92>
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	4a7d      	ldr	r2, [pc, #500]	@ (80060c8 <HAL_I2C_Init+0x27c>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	bf94      	ite	ls
 8005ed8:	2301      	movls	r3, #1
 8005eda:	2300      	movhi	r3, #0
 8005edc:	b2db      	uxtb	r3, r3
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d001      	beq.n	8005ee6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e0e7      	b.n	80060b6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	4a78      	ldr	r2, [pc, #480]	@ (80060cc <HAL_I2C_Init+0x280>)
 8005eea:	fba2 2303 	umull	r2, r3, r2, r3
 8005eee:	0c9b      	lsrs	r3, r3, #18
 8005ef0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	68ba      	ldr	r2, [r7, #8]
 8005f02:	430a      	orrs	r2, r1
 8005f04:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	6a1b      	ldr	r3, [r3, #32]
 8005f0c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	4a6a      	ldr	r2, [pc, #424]	@ (80060c0 <HAL_I2C_Init+0x274>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d802      	bhi.n	8005f20 <HAL_I2C_Init+0xd4>
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	3301      	adds	r3, #1
 8005f1e:	e009      	b.n	8005f34 <HAL_I2C_Init+0xe8>
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005f26:	fb02 f303 	mul.w	r3, r2, r3
 8005f2a:	4a69      	ldr	r2, [pc, #420]	@ (80060d0 <HAL_I2C_Init+0x284>)
 8005f2c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f30:	099b      	lsrs	r3, r3, #6
 8005f32:	3301      	adds	r3, #1
 8005f34:	687a      	ldr	r2, [r7, #4]
 8005f36:	6812      	ldr	r2, [r2, #0]
 8005f38:	430b      	orrs	r3, r1
 8005f3a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	69db      	ldr	r3, [r3, #28]
 8005f42:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005f46:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	495c      	ldr	r1, [pc, #368]	@ (80060c0 <HAL_I2C_Init+0x274>)
 8005f50:	428b      	cmp	r3, r1
 8005f52:	d819      	bhi.n	8005f88 <HAL_I2C_Init+0x13c>
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	1e59      	subs	r1, r3, #1
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	005b      	lsls	r3, r3, #1
 8005f5e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005f62:	1c59      	adds	r1, r3, #1
 8005f64:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005f68:	400b      	ands	r3, r1
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d00a      	beq.n	8005f84 <HAL_I2C_Init+0x138>
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	1e59      	subs	r1, r3, #1
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	005b      	lsls	r3, r3, #1
 8005f78:	fbb1 f3f3 	udiv	r3, r1, r3
 8005f7c:	3301      	adds	r3, #1
 8005f7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f82:	e051      	b.n	8006028 <HAL_I2C_Init+0x1dc>
 8005f84:	2304      	movs	r3, #4
 8005f86:	e04f      	b.n	8006028 <HAL_I2C_Init+0x1dc>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	689b      	ldr	r3, [r3, #8]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d111      	bne.n	8005fb4 <HAL_I2C_Init+0x168>
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	1e58      	subs	r0, r3, #1
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6859      	ldr	r1, [r3, #4]
 8005f98:	460b      	mov	r3, r1
 8005f9a:	005b      	lsls	r3, r3, #1
 8005f9c:	440b      	add	r3, r1
 8005f9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005fa2:	3301      	adds	r3, #1
 8005fa4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	bf0c      	ite	eq
 8005fac:	2301      	moveq	r3, #1
 8005fae:	2300      	movne	r3, #0
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	e012      	b.n	8005fda <HAL_I2C_Init+0x18e>
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	1e58      	subs	r0, r3, #1
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6859      	ldr	r1, [r3, #4]
 8005fbc:	460b      	mov	r3, r1
 8005fbe:	009b      	lsls	r3, r3, #2
 8005fc0:	440b      	add	r3, r1
 8005fc2:	0099      	lsls	r1, r3, #2
 8005fc4:	440b      	add	r3, r1
 8005fc6:	fbb0 f3f3 	udiv	r3, r0, r3
 8005fca:	3301      	adds	r3, #1
 8005fcc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	bf0c      	ite	eq
 8005fd4:	2301      	moveq	r3, #1
 8005fd6:	2300      	movne	r3, #0
 8005fd8:	b2db      	uxtb	r3, r3
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d001      	beq.n	8005fe2 <HAL_I2C_Init+0x196>
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e022      	b.n	8006028 <HAL_I2C_Init+0x1dc>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d10e      	bne.n	8006008 <HAL_I2C_Init+0x1bc>
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	1e58      	subs	r0, r3, #1
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6859      	ldr	r1, [r3, #4]
 8005ff2:	460b      	mov	r3, r1
 8005ff4:	005b      	lsls	r3, r3, #1
 8005ff6:	440b      	add	r3, r1
 8005ff8:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ffc:	3301      	adds	r3, #1
 8005ffe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006002:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006006:	e00f      	b.n	8006028 <HAL_I2C_Init+0x1dc>
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	1e58      	subs	r0, r3, #1
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6859      	ldr	r1, [r3, #4]
 8006010:	460b      	mov	r3, r1
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	440b      	add	r3, r1
 8006016:	0099      	lsls	r1, r3, #2
 8006018:	440b      	add	r3, r1
 800601a:	fbb0 f3f3 	udiv	r3, r0, r3
 800601e:	3301      	adds	r3, #1
 8006020:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006024:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006028:	6879      	ldr	r1, [r7, #4]
 800602a:	6809      	ldr	r1, [r1, #0]
 800602c:	4313      	orrs	r3, r2
 800602e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	69da      	ldr	r2, [r3, #28]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6a1b      	ldr	r3, [r3, #32]
 8006042:	431a      	orrs	r2, r3
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	430a      	orrs	r2, r1
 800604a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006056:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800605a:	687a      	ldr	r2, [r7, #4]
 800605c:	6911      	ldr	r1, [r2, #16]
 800605e:	687a      	ldr	r2, [r7, #4]
 8006060:	68d2      	ldr	r2, [r2, #12]
 8006062:	4311      	orrs	r1, r2
 8006064:	687a      	ldr	r2, [r7, #4]
 8006066:	6812      	ldr	r2, [r2, #0]
 8006068:	430b      	orrs	r3, r1
 800606a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	68db      	ldr	r3, [r3, #12]
 8006072:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	695a      	ldr	r2, [r3, #20]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	699b      	ldr	r3, [r3, #24]
 800607e:	431a      	orrs	r2, r3
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	430a      	orrs	r2, r1
 8006086:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f042 0201 	orr.w	r2, r2, #1
 8006096:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2200      	movs	r2, #0
 800609c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2220      	movs	r2, #32
 80060a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2200      	movs	r2, #0
 80060aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2200      	movs	r2, #0
 80060b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80060b4:	2300      	movs	r3, #0
}
 80060b6:	4618      	mov	r0, r3
 80060b8:	3710      	adds	r7, #16
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bd80      	pop	{r7, pc}
 80060be:	bf00      	nop
 80060c0:	000186a0 	.word	0x000186a0
 80060c4:	001e847f 	.word	0x001e847f
 80060c8:	003d08ff 	.word	0x003d08ff
 80060cc:	431bde83 	.word	0x431bde83
 80060d0:	10624dd3 	.word	0x10624dd3

080060d4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b088      	sub	sp, #32
 80060d8:	af02      	add	r7, sp, #8
 80060da:	60f8      	str	r0, [r7, #12]
 80060dc:	4608      	mov	r0, r1
 80060de:	4611      	mov	r1, r2
 80060e0:	461a      	mov	r2, r3
 80060e2:	4603      	mov	r3, r0
 80060e4:	817b      	strh	r3, [r7, #10]
 80060e6:	460b      	mov	r3, r1
 80060e8:	813b      	strh	r3, [r7, #8]
 80060ea:	4613      	mov	r3, r2
 80060ec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80060ee:	f7ff fb85 	bl	80057fc <HAL_GetTick>
 80060f2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060fa:	b2db      	uxtb	r3, r3
 80060fc:	2b20      	cmp	r3, #32
 80060fe:	f040 80d9 	bne.w	80062b4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	9300      	str	r3, [sp, #0]
 8006106:	2319      	movs	r3, #25
 8006108:	2201      	movs	r2, #1
 800610a:	496d      	ldr	r1, [pc, #436]	@ (80062c0 <HAL_I2C_Mem_Write+0x1ec>)
 800610c:	68f8      	ldr	r0, [r7, #12]
 800610e:	f000 fc8b 	bl	8006a28 <I2C_WaitOnFlagUntilTimeout>
 8006112:	4603      	mov	r3, r0
 8006114:	2b00      	cmp	r3, #0
 8006116:	d001      	beq.n	800611c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006118:	2302      	movs	r3, #2
 800611a:	e0cc      	b.n	80062b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006122:	2b01      	cmp	r3, #1
 8006124:	d101      	bne.n	800612a <HAL_I2C_Mem_Write+0x56>
 8006126:	2302      	movs	r3, #2
 8006128:	e0c5      	b.n	80062b6 <HAL_I2C_Mem_Write+0x1e2>
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2201      	movs	r2, #1
 800612e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f003 0301 	and.w	r3, r3, #1
 800613c:	2b01      	cmp	r3, #1
 800613e:	d007      	beq.n	8006150 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	681a      	ldr	r2, [r3, #0]
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f042 0201 	orr.w	r2, r2, #1
 800614e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800615e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2221      	movs	r2, #33	@ 0x21
 8006164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2240      	movs	r2, #64	@ 0x40
 800616c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2200      	movs	r2, #0
 8006174:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	6a3a      	ldr	r2, [r7, #32]
 800617a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006180:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006186:	b29a      	uxth	r2, r3
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	4a4d      	ldr	r2, [pc, #308]	@ (80062c4 <HAL_I2C_Mem_Write+0x1f0>)
 8006190:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006192:	88f8      	ldrh	r0, [r7, #6]
 8006194:	893a      	ldrh	r2, [r7, #8]
 8006196:	8979      	ldrh	r1, [r7, #10]
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	9301      	str	r3, [sp, #4]
 800619c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800619e:	9300      	str	r3, [sp, #0]
 80061a0:	4603      	mov	r3, r0
 80061a2:	68f8      	ldr	r0, [r7, #12]
 80061a4:	f000 fac2 	bl	800672c <I2C_RequestMemoryWrite>
 80061a8:	4603      	mov	r3, r0
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d052      	beq.n	8006254 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80061ae:	2301      	movs	r3, #1
 80061b0:	e081      	b.n	80062b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80061b2:	697a      	ldr	r2, [r7, #20]
 80061b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061b6:	68f8      	ldr	r0, [r7, #12]
 80061b8:	f000 fd50 	bl	8006c5c <I2C_WaitOnTXEFlagUntilTimeout>
 80061bc:	4603      	mov	r3, r0
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d00d      	beq.n	80061de <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061c6:	2b04      	cmp	r3, #4
 80061c8:	d107      	bne.n	80061da <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	681a      	ldr	r2, [r3, #0]
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	e06b      	b.n	80062b6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061e2:	781a      	ldrb	r2, [r3, #0]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ee:	1c5a      	adds	r2, r3, #1
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061f8:	3b01      	subs	r3, #1
 80061fa:	b29a      	uxth	r2, r3
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006204:	b29b      	uxth	r3, r3
 8006206:	3b01      	subs	r3, #1
 8006208:	b29a      	uxth	r2, r3
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	695b      	ldr	r3, [r3, #20]
 8006214:	f003 0304 	and.w	r3, r3, #4
 8006218:	2b04      	cmp	r3, #4
 800621a:	d11b      	bne.n	8006254 <HAL_I2C_Mem_Write+0x180>
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006220:	2b00      	cmp	r3, #0
 8006222:	d017      	beq.n	8006254 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006228:	781a      	ldrb	r2, [r3, #0]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006234:	1c5a      	adds	r2, r3, #1
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800623e:	3b01      	subs	r3, #1
 8006240:	b29a      	uxth	r2, r3
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800624a:	b29b      	uxth	r3, r3
 800624c:	3b01      	subs	r3, #1
 800624e:	b29a      	uxth	r2, r3
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006258:	2b00      	cmp	r3, #0
 800625a:	d1aa      	bne.n	80061b2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800625c:	697a      	ldr	r2, [r7, #20]
 800625e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006260:	68f8      	ldr	r0, [r7, #12]
 8006262:	f000 fd43 	bl	8006cec <I2C_WaitOnBTFFlagUntilTimeout>
 8006266:	4603      	mov	r3, r0
 8006268:	2b00      	cmp	r3, #0
 800626a:	d00d      	beq.n	8006288 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006270:	2b04      	cmp	r3, #4
 8006272:	d107      	bne.n	8006284 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006282:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006284:	2301      	movs	r3, #1
 8006286:	e016      	b.n	80062b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	681a      	ldr	r2, [r3, #0]
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006296:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	2220      	movs	r2, #32
 800629c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2200      	movs	r2, #0
 80062a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2200      	movs	r2, #0
 80062ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80062b0:	2300      	movs	r3, #0
 80062b2:	e000      	b.n	80062b6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80062b4:	2302      	movs	r3, #2
  }
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3718      	adds	r7, #24
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}
 80062be:	bf00      	nop
 80062c0:	00100002 	.word	0x00100002
 80062c4:	ffff0000 	.word	0xffff0000

080062c8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b08c      	sub	sp, #48	@ 0x30
 80062cc:	af02      	add	r7, sp, #8
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	4608      	mov	r0, r1
 80062d2:	4611      	mov	r1, r2
 80062d4:	461a      	mov	r2, r3
 80062d6:	4603      	mov	r3, r0
 80062d8:	817b      	strh	r3, [r7, #10]
 80062da:	460b      	mov	r3, r1
 80062dc:	813b      	strh	r3, [r7, #8]
 80062de:	4613      	mov	r3, r2
 80062e0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80062e2:	f7ff fa8b 	bl	80057fc <HAL_GetTick>
 80062e6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	2b20      	cmp	r3, #32
 80062f2:	f040 8214 	bne.w	800671e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80062f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f8:	9300      	str	r3, [sp, #0]
 80062fa:	2319      	movs	r3, #25
 80062fc:	2201      	movs	r2, #1
 80062fe:	497b      	ldr	r1, [pc, #492]	@ (80064ec <HAL_I2C_Mem_Read+0x224>)
 8006300:	68f8      	ldr	r0, [r7, #12]
 8006302:	f000 fb91 	bl	8006a28 <I2C_WaitOnFlagUntilTimeout>
 8006306:	4603      	mov	r3, r0
 8006308:	2b00      	cmp	r3, #0
 800630a:	d001      	beq.n	8006310 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800630c:	2302      	movs	r3, #2
 800630e:	e207      	b.n	8006720 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006316:	2b01      	cmp	r3, #1
 8006318:	d101      	bne.n	800631e <HAL_I2C_Mem_Read+0x56>
 800631a:	2302      	movs	r3, #2
 800631c:	e200      	b.n	8006720 <HAL_I2C_Mem_Read+0x458>
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2201      	movs	r2, #1
 8006322:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f003 0301 	and.w	r3, r3, #1
 8006330:	2b01      	cmp	r3, #1
 8006332:	d007      	beq.n	8006344 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f042 0201 	orr.w	r2, r2, #1
 8006342:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006352:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2222      	movs	r2, #34	@ 0x22
 8006358:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	2240      	movs	r2, #64	@ 0x40
 8006360:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2200      	movs	r2, #0
 8006368:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800636e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006374:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800637a:	b29a      	uxth	r2, r3
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	4a5b      	ldr	r2, [pc, #364]	@ (80064f0 <HAL_I2C_Mem_Read+0x228>)
 8006384:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006386:	88f8      	ldrh	r0, [r7, #6]
 8006388:	893a      	ldrh	r2, [r7, #8]
 800638a:	8979      	ldrh	r1, [r7, #10]
 800638c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800638e:	9301      	str	r3, [sp, #4]
 8006390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006392:	9300      	str	r3, [sp, #0]
 8006394:	4603      	mov	r3, r0
 8006396:	68f8      	ldr	r0, [r7, #12]
 8006398:	f000 fa5e 	bl	8006858 <I2C_RequestMemoryRead>
 800639c:	4603      	mov	r3, r0
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d001      	beq.n	80063a6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	e1bc      	b.n	8006720 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d113      	bne.n	80063d6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063ae:	2300      	movs	r3, #0
 80063b0:	623b      	str	r3, [r7, #32]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	695b      	ldr	r3, [r3, #20]
 80063b8:	623b      	str	r3, [r7, #32]
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	699b      	ldr	r3, [r3, #24]
 80063c0:	623b      	str	r3, [r7, #32]
 80063c2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80063d2:	601a      	str	r2, [r3, #0]
 80063d4:	e190      	b.n	80066f8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063da:	2b01      	cmp	r3, #1
 80063dc:	d11b      	bne.n	8006416 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	681a      	ldr	r2, [r3, #0]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063ec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063ee:	2300      	movs	r3, #0
 80063f0:	61fb      	str	r3, [r7, #28]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	695b      	ldr	r3, [r3, #20]
 80063f8:	61fb      	str	r3, [r7, #28]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	699b      	ldr	r3, [r3, #24]
 8006400:	61fb      	str	r3, [r7, #28]
 8006402:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006412:	601a      	str	r2, [r3, #0]
 8006414:	e170      	b.n	80066f8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800641a:	2b02      	cmp	r3, #2
 800641c:	d11b      	bne.n	8006456 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	681a      	ldr	r2, [r3, #0]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800642c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800643c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800643e:	2300      	movs	r3, #0
 8006440:	61bb      	str	r3, [r7, #24]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	695b      	ldr	r3, [r3, #20]
 8006448:	61bb      	str	r3, [r7, #24]
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	699b      	ldr	r3, [r3, #24]
 8006450:	61bb      	str	r3, [r7, #24]
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	e150      	b.n	80066f8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006456:	2300      	movs	r3, #0
 8006458:	617b      	str	r3, [r7, #20]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	695b      	ldr	r3, [r3, #20]
 8006460:	617b      	str	r3, [r7, #20]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	699b      	ldr	r3, [r3, #24]
 8006468:	617b      	str	r3, [r7, #20]
 800646a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800646c:	e144      	b.n	80066f8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006472:	2b03      	cmp	r3, #3
 8006474:	f200 80f1 	bhi.w	800665a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800647c:	2b01      	cmp	r3, #1
 800647e:	d123      	bne.n	80064c8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006480:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006482:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006484:	68f8      	ldr	r0, [r7, #12]
 8006486:	f000 fc79 	bl	8006d7c <I2C_WaitOnRXNEFlagUntilTimeout>
 800648a:	4603      	mov	r3, r0
 800648c:	2b00      	cmp	r3, #0
 800648e:	d001      	beq.n	8006494 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006490:	2301      	movs	r3, #1
 8006492:	e145      	b.n	8006720 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	691a      	ldr	r2, [r3, #16]
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800649e:	b2d2      	uxtb	r2, r2
 80064a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064a6:	1c5a      	adds	r2, r3, #1
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064b0:	3b01      	subs	r3, #1
 80064b2:	b29a      	uxth	r2, r3
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064bc:	b29b      	uxth	r3, r3
 80064be:	3b01      	subs	r3, #1
 80064c0:	b29a      	uxth	r2, r3
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80064c6:	e117      	b.n	80066f8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064cc:	2b02      	cmp	r3, #2
 80064ce:	d14e      	bne.n	800656e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80064d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d2:	9300      	str	r3, [sp, #0]
 80064d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064d6:	2200      	movs	r2, #0
 80064d8:	4906      	ldr	r1, [pc, #24]	@ (80064f4 <HAL_I2C_Mem_Read+0x22c>)
 80064da:	68f8      	ldr	r0, [r7, #12]
 80064dc:	f000 faa4 	bl	8006a28 <I2C_WaitOnFlagUntilTimeout>
 80064e0:	4603      	mov	r3, r0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d008      	beq.n	80064f8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	e11a      	b.n	8006720 <HAL_I2C_Mem_Read+0x458>
 80064ea:	bf00      	nop
 80064ec:	00100002 	.word	0x00100002
 80064f0:	ffff0000 	.word	0xffff0000
 80064f4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	681a      	ldr	r2, [r3, #0]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006506:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	691a      	ldr	r2, [r3, #16]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006512:	b2d2      	uxtb	r2, r2
 8006514:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800651a:	1c5a      	adds	r2, r3, #1
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006524:	3b01      	subs	r3, #1
 8006526:	b29a      	uxth	r2, r3
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006530:	b29b      	uxth	r3, r3
 8006532:	3b01      	subs	r3, #1
 8006534:	b29a      	uxth	r2, r3
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	691a      	ldr	r2, [r3, #16]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006544:	b2d2      	uxtb	r2, r2
 8006546:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800654c:	1c5a      	adds	r2, r3, #1
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006556:	3b01      	subs	r3, #1
 8006558:	b29a      	uxth	r2, r3
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006562:	b29b      	uxth	r3, r3
 8006564:	3b01      	subs	r3, #1
 8006566:	b29a      	uxth	r2, r3
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800656c:	e0c4      	b.n	80066f8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800656e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006570:	9300      	str	r3, [sp, #0]
 8006572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006574:	2200      	movs	r2, #0
 8006576:	496c      	ldr	r1, [pc, #432]	@ (8006728 <HAL_I2C_Mem_Read+0x460>)
 8006578:	68f8      	ldr	r0, [r7, #12]
 800657a:	f000 fa55 	bl	8006a28 <I2C_WaitOnFlagUntilTimeout>
 800657e:	4603      	mov	r3, r0
 8006580:	2b00      	cmp	r3, #0
 8006582:	d001      	beq.n	8006588 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	e0cb      	b.n	8006720 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006596:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	691a      	ldr	r2, [r3, #16]
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a2:	b2d2      	uxtb	r2, r2
 80065a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065aa:	1c5a      	adds	r2, r3, #1
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065b4:	3b01      	subs	r3, #1
 80065b6:	b29a      	uxth	r2, r3
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	3b01      	subs	r3, #1
 80065c4:	b29a      	uxth	r2, r3
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80065ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065cc:	9300      	str	r3, [sp, #0]
 80065ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065d0:	2200      	movs	r2, #0
 80065d2:	4955      	ldr	r1, [pc, #340]	@ (8006728 <HAL_I2C_Mem_Read+0x460>)
 80065d4:	68f8      	ldr	r0, [r7, #12]
 80065d6:	f000 fa27 	bl	8006a28 <I2C_WaitOnFlagUntilTimeout>
 80065da:	4603      	mov	r3, r0
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d001      	beq.n	80065e4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80065e0:	2301      	movs	r3, #1
 80065e2:	e09d      	b.n	8006720 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	691a      	ldr	r2, [r3, #16]
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065fe:	b2d2      	uxtb	r2, r2
 8006600:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006606:	1c5a      	adds	r2, r3, #1
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006610:	3b01      	subs	r3, #1
 8006612:	b29a      	uxth	r2, r3
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800661c:	b29b      	uxth	r3, r3
 800661e:	3b01      	subs	r3, #1
 8006620:	b29a      	uxth	r2, r3
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	691a      	ldr	r2, [r3, #16]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006630:	b2d2      	uxtb	r2, r2
 8006632:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006638:	1c5a      	adds	r2, r3, #1
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006642:	3b01      	subs	r3, #1
 8006644:	b29a      	uxth	r2, r3
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800664e:	b29b      	uxth	r3, r3
 8006650:	3b01      	subs	r3, #1
 8006652:	b29a      	uxth	r2, r3
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006658:	e04e      	b.n	80066f8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800665a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800665c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800665e:	68f8      	ldr	r0, [r7, #12]
 8006660:	f000 fb8c 	bl	8006d7c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006664:	4603      	mov	r3, r0
 8006666:	2b00      	cmp	r3, #0
 8006668:	d001      	beq.n	800666e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800666a:	2301      	movs	r3, #1
 800666c:	e058      	b.n	8006720 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	691a      	ldr	r2, [r3, #16]
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006678:	b2d2      	uxtb	r2, r2
 800667a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006680:	1c5a      	adds	r2, r3, #1
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800668a:	3b01      	subs	r3, #1
 800668c:	b29a      	uxth	r2, r3
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006696:	b29b      	uxth	r3, r3
 8006698:	3b01      	subs	r3, #1
 800669a:	b29a      	uxth	r2, r3
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	695b      	ldr	r3, [r3, #20]
 80066a6:	f003 0304 	and.w	r3, r3, #4
 80066aa:	2b04      	cmp	r3, #4
 80066ac:	d124      	bne.n	80066f8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066b2:	2b03      	cmp	r3, #3
 80066b4:	d107      	bne.n	80066c6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066c4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	691a      	ldr	r2, [r3, #16]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066d0:	b2d2      	uxtb	r2, r2
 80066d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066d8:	1c5a      	adds	r2, r3, #1
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066e2:	3b01      	subs	r3, #1
 80066e4:	b29a      	uxth	r2, r3
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066ee:	b29b      	uxth	r3, r3
 80066f0:	3b01      	subs	r3, #1
 80066f2:	b29a      	uxth	r2, r3
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	f47f aeb6 	bne.w	800646e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2220      	movs	r2, #32
 8006706:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2200      	movs	r2, #0
 800670e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2200      	movs	r2, #0
 8006716:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800671a:	2300      	movs	r3, #0
 800671c:	e000      	b.n	8006720 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800671e:	2302      	movs	r3, #2
  }
}
 8006720:	4618      	mov	r0, r3
 8006722:	3728      	adds	r7, #40	@ 0x28
 8006724:	46bd      	mov	sp, r7
 8006726:	bd80      	pop	{r7, pc}
 8006728:	00010004 	.word	0x00010004

0800672c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b088      	sub	sp, #32
 8006730:	af02      	add	r7, sp, #8
 8006732:	60f8      	str	r0, [r7, #12]
 8006734:	4608      	mov	r0, r1
 8006736:	4611      	mov	r1, r2
 8006738:	461a      	mov	r2, r3
 800673a:	4603      	mov	r3, r0
 800673c:	817b      	strh	r3, [r7, #10]
 800673e:	460b      	mov	r3, r1
 8006740:	813b      	strh	r3, [r7, #8]
 8006742:	4613      	mov	r3, r2
 8006744:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006754:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006758:	9300      	str	r3, [sp, #0]
 800675a:	6a3b      	ldr	r3, [r7, #32]
 800675c:	2200      	movs	r2, #0
 800675e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006762:	68f8      	ldr	r0, [r7, #12]
 8006764:	f000 f960 	bl	8006a28 <I2C_WaitOnFlagUntilTimeout>
 8006768:	4603      	mov	r3, r0
 800676a:	2b00      	cmp	r3, #0
 800676c:	d00d      	beq.n	800678a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006778:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800677c:	d103      	bne.n	8006786 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006784:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006786:	2303      	movs	r3, #3
 8006788:	e05f      	b.n	800684a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800678a:	897b      	ldrh	r3, [r7, #10]
 800678c:	b2db      	uxtb	r3, r3
 800678e:	461a      	mov	r2, r3
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006798:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800679a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800679c:	6a3a      	ldr	r2, [r7, #32]
 800679e:	492d      	ldr	r1, [pc, #180]	@ (8006854 <I2C_RequestMemoryWrite+0x128>)
 80067a0:	68f8      	ldr	r0, [r7, #12]
 80067a2:	f000 f9bb 	bl	8006b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80067a6:	4603      	mov	r3, r0
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d001      	beq.n	80067b0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80067ac:	2301      	movs	r3, #1
 80067ae:	e04c      	b.n	800684a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067b0:	2300      	movs	r3, #0
 80067b2:	617b      	str	r3, [r7, #20]
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	695b      	ldr	r3, [r3, #20]
 80067ba:	617b      	str	r3, [r7, #20]
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	699b      	ldr	r3, [r3, #24]
 80067c2:	617b      	str	r3, [r7, #20]
 80067c4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80067c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067c8:	6a39      	ldr	r1, [r7, #32]
 80067ca:	68f8      	ldr	r0, [r7, #12]
 80067cc:	f000 fa46 	bl	8006c5c <I2C_WaitOnTXEFlagUntilTimeout>
 80067d0:	4603      	mov	r3, r0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d00d      	beq.n	80067f2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067da:	2b04      	cmp	r3, #4
 80067dc:	d107      	bne.n	80067ee <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	681a      	ldr	r2, [r3, #0]
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067ec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80067ee:	2301      	movs	r3, #1
 80067f0:	e02b      	b.n	800684a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80067f2:	88fb      	ldrh	r3, [r7, #6]
 80067f4:	2b01      	cmp	r3, #1
 80067f6:	d105      	bne.n	8006804 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80067f8:	893b      	ldrh	r3, [r7, #8]
 80067fa:	b2da      	uxtb	r2, r3
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	611a      	str	r2, [r3, #16]
 8006802:	e021      	b.n	8006848 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006804:	893b      	ldrh	r3, [r7, #8]
 8006806:	0a1b      	lsrs	r3, r3, #8
 8006808:	b29b      	uxth	r3, r3
 800680a:	b2da      	uxtb	r2, r3
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006812:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006814:	6a39      	ldr	r1, [r7, #32]
 8006816:	68f8      	ldr	r0, [r7, #12]
 8006818:	f000 fa20 	bl	8006c5c <I2C_WaitOnTXEFlagUntilTimeout>
 800681c:	4603      	mov	r3, r0
 800681e:	2b00      	cmp	r3, #0
 8006820:	d00d      	beq.n	800683e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006826:	2b04      	cmp	r3, #4
 8006828:	d107      	bne.n	800683a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	681a      	ldr	r2, [r3, #0]
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006838:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800683a:	2301      	movs	r3, #1
 800683c:	e005      	b.n	800684a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800683e:	893b      	ldrh	r3, [r7, #8]
 8006840:	b2da      	uxtb	r2, r3
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006848:	2300      	movs	r3, #0
}
 800684a:	4618      	mov	r0, r3
 800684c:	3718      	adds	r7, #24
 800684e:	46bd      	mov	sp, r7
 8006850:	bd80      	pop	{r7, pc}
 8006852:	bf00      	nop
 8006854:	00010002 	.word	0x00010002

08006858 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b088      	sub	sp, #32
 800685c:	af02      	add	r7, sp, #8
 800685e:	60f8      	str	r0, [r7, #12]
 8006860:	4608      	mov	r0, r1
 8006862:	4611      	mov	r1, r2
 8006864:	461a      	mov	r2, r3
 8006866:	4603      	mov	r3, r0
 8006868:	817b      	strh	r3, [r7, #10]
 800686a:	460b      	mov	r3, r1
 800686c:	813b      	strh	r3, [r7, #8]
 800686e:	4613      	mov	r3, r2
 8006870:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006880:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	681a      	ldr	r2, [r3, #0]
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006890:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006894:	9300      	str	r3, [sp, #0]
 8006896:	6a3b      	ldr	r3, [r7, #32]
 8006898:	2200      	movs	r2, #0
 800689a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800689e:	68f8      	ldr	r0, [r7, #12]
 80068a0:	f000 f8c2 	bl	8006a28 <I2C_WaitOnFlagUntilTimeout>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d00d      	beq.n	80068c6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068b8:	d103      	bne.n	80068c2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80068c0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80068c2:	2303      	movs	r3, #3
 80068c4:	e0aa      	b.n	8006a1c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80068c6:	897b      	ldrh	r3, [r7, #10]
 80068c8:	b2db      	uxtb	r3, r3
 80068ca:	461a      	mov	r2, r3
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80068d4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80068d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d8:	6a3a      	ldr	r2, [r7, #32]
 80068da:	4952      	ldr	r1, [pc, #328]	@ (8006a24 <I2C_RequestMemoryRead+0x1cc>)
 80068dc:	68f8      	ldr	r0, [r7, #12]
 80068de:	f000 f91d 	bl	8006b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80068e2:	4603      	mov	r3, r0
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d001      	beq.n	80068ec <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80068e8:	2301      	movs	r3, #1
 80068ea:	e097      	b.n	8006a1c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068ec:	2300      	movs	r3, #0
 80068ee:	617b      	str	r3, [r7, #20]
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	695b      	ldr	r3, [r3, #20]
 80068f6:	617b      	str	r3, [r7, #20]
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	699b      	ldr	r3, [r3, #24]
 80068fe:	617b      	str	r3, [r7, #20]
 8006900:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006902:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006904:	6a39      	ldr	r1, [r7, #32]
 8006906:	68f8      	ldr	r0, [r7, #12]
 8006908:	f000 f9a8 	bl	8006c5c <I2C_WaitOnTXEFlagUntilTimeout>
 800690c:	4603      	mov	r3, r0
 800690e:	2b00      	cmp	r3, #0
 8006910:	d00d      	beq.n	800692e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006916:	2b04      	cmp	r3, #4
 8006918:	d107      	bne.n	800692a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	681a      	ldr	r2, [r3, #0]
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006928:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800692a:	2301      	movs	r3, #1
 800692c:	e076      	b.n	8006a1c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800692e:	88fb      	ldrh	r3, [r7, #6]
 8006930:	2b01      	cmp	r3, #1
 8006932:	d105      	bne.n	8006940 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006934:	893b      	ldrh	r3, [r7, #8]
 8006936:	b2da      	uxtb	r2, r3
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	611a      	str	r2, [r3, #16]
 800693e:	e021      	b.n	8006984 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006940:	893b      	ldrh	r3, [r7, #8]
 8006942:	0a1b      	lsrs	r3, r3, #8
 8006944:	b29b      	uxth	r3, r3
 8006946:	b2da      	uxtb	r2, r3
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800694e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006950:	6a39      	ldr	r1, [r7, #32]
 8006952:	68f8      	ldr	r0, [r7, #12]
 8006954:	f000 f982 	bl	8006c5c <I2C_WaitOnTXEFlagUntilTimeout>
 8006958:	4603      	mov	r3, r0
 800695a:	2b00      	cmp	r3, #0
 800695c:	d00d      	beq.n	800697a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006962:	2b04      	cmp	r3, #4
 8006964:	d107      	bne.n	8006976 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	681a      	ldr	r2, [r3, #0]
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006974:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006976:	2301      	movs	r3, #1
 8006978:	e050      	b.n	8006a1c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800697a:	893b      	ldrh	r3, [r7, #8]
 800697c:	b2da      	uxtb	r2, r3
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006984:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006986:	6a39      	ldr	r1, [r7, #32]
 8006988:	68f8      	ldr	r0, [r7, #12]
 800698a:	f000 f967 	bl	8006c5c <I2C_WaitOnTXEFlagUntilTimeout>
 800698e:	4603      	mov	r3, r0
 8006990:	2b00      	cmp	r3, #0
 8006992:	d00d      	beq.n	80069b0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006998:	2b04      	cmp	r3, #4
 800699a:	d107      	bne.n	80069ac <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	681a      	ldr	r2, [r3, #0]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80069aa:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80069ac:	2301      	movs	r3, #1
 80069ae:	e035      	b.n	8006a1c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	681a      	ldr	r2, [r3, #0]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80069be:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80069c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c2:	9300      	str	r3, [sp, #0]
 80069c4:	6a3b      	ldr	r3, [r7, #32]
 80069c6:	2200      	movs	r2, #0
 80069c8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80069cc:	68f8      	ldr	r0, [r7, #12]
 80069ce:	f000 f82b 	bl	8006a28 <I2C_WaitOnFlagUntilTimeout>
 80069d2:	4603      	mov	r3, r0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d00d      	beq.n	80069f4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069e6:	d103      	bne.n	80069f0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80069ee:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80069f0:	2303      	movs	r3, #3
 80069f2:	e013      	b.n	8006a1c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80069f4:	897b      	ldrh	r3, [r7, #10]
 80069f6:	b2db      	uxtb	r3, r3
 80069f8:	f043 0301 	orr.w	r3, r3, #1
 80069fc:	b2da      	uxtb	r2, r3
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a06:	6a3a      	ldr	r2, [r7, #32]
 8006a08:	4906      	ldr	r1, [pc, #24]	@ (8006a24 <I2C_RequestMemoryRead+0x1cc>)
 8006a0a:	68f8      	ldr	r0, [r7, #12]
 8006a0c:	f000 f886 	bl	8006b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006a10:	4603      	mov	r3, r0
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d001      	beq.n	8006a1a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006a16:	2301      	movs	r3, #1
 8006a18:	e000      	b.n	8006a1c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006a1a:	2300      	movs	r3, #0
}
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	3718      	adds	r7, #24
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}
 8006a24:	00010002 	.word	0x00010002

08006a28 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b084      	sub	sp, #16
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	60f8      	str	r0, [r7, #12]
 8006a30:	60b9      	str	r1, [r7, #8]
 8006a32:	603b      	str	r3, [r7, #0]
 8006a34:	4613      	mov	r3, r2
 8006a36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006a38:	e048      	b.n	8006acc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a40:	d044      	beq.n	8006acc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a42:	f7fe fedb 	bl	80057fc <HAL_GetTick>
 8006a46:	4602      	mov	r2, r0
 8006a48:	69bb      	ldr	r3, [r7, #24]
 8006a4a:	1ad3      	subs	r3, r2, r3
 8006a4c:	683a      	ldr	r2, [r7, #0]
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	d302      	bcc.n	8006a58 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d139      	bne.n	8006acc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	0c1b      	lsrs	r3, r3, #16
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	d10d      	bne.n	8006a7e <I2C_WaitOnFlagUntilTimeout+0x56>
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	695b      	ldr	r3, [r3, #20]
 8006a68:	43da      	mvns	r2, r3
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	4013      	ands	r3, r2
 8006a6e:	b29b      	uxth	r3, r3
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	bf0c      	ite	eq
 8006a74:	2301      	moveq	r3, #1
 8006a76:	2300      	movne	r3, #0
 8006a78:	b2db      	uxtb	r3, r3
 8006a7a:	461a      	mov	r2, r3
 8006a7c:	e00c      	b.n	8006a98 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	699b      	ldr	r3, [r3, #24]
 8006a84:	43da      	mvns	r2, r3
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	4013      	ands	r3, r2
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	bf0c      	ite	eq
 8006a90:	2301      	moveq	r3, #1
 8006a92:	2300      	movne	r3, #0
 8006a94:	b2db      	uxtb	r3, r3
 8006a96:	461a      	mov	r2, r3
 8006a98:	79fb      	ldrb	r3, [r7, #7]
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d116      	bne.n	8006acc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	2220      	movs	r2, #32
 8006aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ab8:	f043 0220 	orr.w	r2, r3, #32
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	e023      	b.n	8006b14 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	0c1b      	lsrs	r3, r3, #16
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	2b01      	cmp	r3, #1
 8006ad4:	d10d      	bne.n	8006af2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	695b      	ldr	r3, [r3, #20]
 8006adc:	43da      	mvns	r2, r3
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	4013      	ands	r3, r2
 8006ae2:	b29b      	uxth	r3, r3
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	bf0c      	ite	eq
 8006ae8:	2301      	moveq	r3, #1
 8006aea:	2300      	movne	r3, #0
 8006aec:	b2db      	uxtb	r3, r3
 8006aee:	461a      	mov	r2, r3
 8006af0:	e00c      	b.n	8006b0c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	699b      	ldr	r3, [r3, #24]
 8006af8:	43da      	mvns	r2, r3
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	4013      	ands	r3, r2
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	bf0c      	ite	eq
 8006b04:	2301      	moveq	r3, #1
 8006b06:	2300      	movne	r3, #0
 8006b08:	b2db      	uxtb	r3, r3
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	79fb      	ldrb	r3, [r7, #7]
 8006b0e:	429a      	cmp	r2, r3
 8006b10:	d093      	beq.n	8006a3a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b12:	2300      	movs	r3, #0
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	3710      	adds	r7, #16
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bd80      	pop	{r7, pc}

08006b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b084      	sub	sp, #16
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	60f8      	str	r0, [r7, #12]
 8006b24:	60b9      	str	r1, [r7, #8]
 8006b26:	607a      	str	r2, [r7, #4]
 8006b28:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006b2a:	e071      	b.n	8006c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	695b      	ldr	r3, [r3, #20]
 8006b32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b3a:	d123      	bne.n	8006b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	681a      	ldr	r2, [r3, #0]
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b4a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006b54:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2220      	movs	r2, #32
 8006b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	2200      	movs	r2, #0
 8006b68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b70:	f043 0204 	orr.w	r2, r3, #4
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006b80:	2301      	movs	r3, #1
 8006b82:	e067      	b.n	8006c54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b8a:	d041      	beq.n	8006c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b8c:	f7fe fe36 	bl	80057fc <HAL_GetTick>
 8006b90:	4602      	mov	r2, r0
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	1ad3      	subs	r3, r2, r3
 8006b96:	687a      	ldr	r2, [r7, #4]
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	d302      	bcc.n	8006ba2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d136      	bne.n	8006c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	0c1b      	lsrs	r3, r3, #16
 8006ba6:	b2db      	uxtb	r3, r3
 8006ba8:	2b01      	cmp	r3, #1
 8006baa:	d10c      	bne.n	8006bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	695b      	ldr	r3, [r3, #20]
 8006bb2:	43da      	mvns	r2, r3
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	4013      	ands	r3, r2
 8006bb8:	b29b      	uxth	r3, r3
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	bf14      	ite	ne
 8006bbe:	2301      	movne	r3, #1
 8006bc0:	2300      	moveq	r3, #0
 8006bc2:	b2db      	uxtb	r3, r3
 8006bc4:	e00b      	b.n	8006bde <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	699b      	ldr	r3, [r3, #24]
 8006bcc:	43da      	mvns	r2, r3
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	4013      	ands	r3, r2
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	bf14      	ite	ne
 8006bd8:	2301      	movne	r3, #1
 8006bda:	2300      	moveq	r3, #0
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d016      	beq.n	8006c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2200      	movs	r2, #0
 8006be6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2220      	movs	r2, #32
 8006bec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bfc:	f043 0220 	orr.w	r2, r3, #32
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2200      	movs	r2, #0
 8006c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e021      	b.n	8006c54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	0c1b      	lsrs	r3, r3, #16
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	2b01      	cmp	r3, #1
 8006c18:	d10c      	bne.n	8006c34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	695b      	ldr	r3, [r3, #20]
 8006c20:	43da      	mvns	r2, r3
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	4013      	ands	r3, r2
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	bf14      	ite	ne
 8006c2c:	2301      	movne	r3, #1
 8006c2e:	2300      	moveq	r3, #0
 8006c30:	b2db      	uxtb	r3, r3
 8006c32:	e00b      	b.n	8006c4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	699b      	ldr	r3, [r3, #24]
 8006c3a:	43da      	mvns	r2, r3
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	4013      	ands	r3, r2
 8006c40:	b29b      	uxth	r3, r3
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	bf14      	ite	ne
 8006c46:	2301      	movne	r3, #1
 8006c48:	2300      	moveq	r3, #0
 8006c4a:	b2db      	uxtb	r3, r3
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	f47f af6d 	bne.w	8006b2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006c52:	2300      	movs	r3, #0
}
 8006c54:	4618      	mov	r0, r3
 8006c56:	3710      	adds	r7, #16
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bd80      	pop	{r7, pc}

08006c5c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b084      	sub	sp, #16
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	60f8      	str	r0, [r7, #12]
 8006c64:	60b9      	str	r1, [r7, #8]
 8006c66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006c68:	e034      	b.n	8006cd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006c6a:	68f8      	ldr	r0, [r7, #12]
 8006c6c:	f000 f8e3 	bl	8006e36 <I2C_IsAcknowledgeFailed>
 8006c70:	4603      	mov	r3, r0
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d001      	beq.n	8006c7a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006c76:	2301      	movs	r3, #1
 8006c78:	e034      	b.n	8006ce4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c7a:	68bb      	ldr	r3, [r7, #8]
 8006c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c80:	d028      	beq.n	8006cd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c82:	f7fe fdbb 	bl	80057fc <HAL_GetTick>
 8006c86:	4602      	mov	r2, r0
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	1ad3      	subs	r3, r2, r3
 8006c8c:	68ba      	ldr	r2, [r7, #8]
 8006c8e:	429a      	cmp	r2, r3
 8006c90:	d302      	bcc.n	8006c98 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d11d      	bne.n	8006cd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	695b      	ldr	r3, [r3, #20]
 8006c9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ca2:	2b80      	cmp	r3, #128	@ 0x80
 8006ca4:	d016      	beq.n	8006cd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	2200      	movs	r2, #0
 8006caa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	2220      	movs	r2, #32
 8006cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cc0:	f043 0220 	orr.w	r2, r3, #32
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	e007      	b.n	8006ce4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	695b      	ldr	r3, [r3, #20]
 8006cda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cde:	2b80      	cmp	r3, #128	@ 0x80
 8006ce0:	d1c3      	bne.n	8006c6a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006ce2:	2300      	movs	r3, #0
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	3710      	adds	r7, #16
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	bd80      	pop	{r7, pc}

08006cec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b084      	sub	sp, #16
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	60f8      	str	r0, [r7, #12]
 8006cf4:	60b9      	str	r1, [r7, #8]
 8006cf6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006cf8:	e034      	b.n	8006d64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006cfa:	68f8      	ldr	r0, [r7, #12]
 8006cfc:	f000 f89b 	bl	8006e36 <I2C_IsAcknowledgeFailed>
 8006d00:	4603      	mov	r3, r0
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d001      	beq.n	8006d0a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	e034      	b.n	8006d74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d10:	d028      	beq.n	8006d64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d12:	f7fe fd73 	bl	80057fc <HAL_GetTick>
 8006d16:	4602      	mov	r2, r0
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	1ad3      	subs	r3, r2, r3
 8006d1c:	68ba      	ldr	r2, [r7, #8]
 8006d1e:	429a      	cmp	r2, r3
 8006d20:	d302      	bcc.n	8006d28 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d11d      	bne.n	8006d64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	695b      	ldr	r3, [r3, #20]
 8006d2e:	f003 0304 	and.w	r3, r3, #4
 8006d32:	2b04      	cmp	r3, #4
 8006d34:	d016      	beq.n	8006d64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	2220      	movs	r2, #32
 8006d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	2200      	movs	r2, #0
 8006d48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d50:	f043 0220 	orr.w	r2, r3, #32
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006d60:	2301      	movs	r3, #1
 8006d62:	e007      	b.n	8006d74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	695b      	ldr	r3, [r3, #20]
 8006d6a:	f003 0304 	and.w	r3, r3, #4
 8006d6e:	2b04      	cmp	r3, #4
 8006d70:	d1c3      	bne.n	8006cfa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006d72:	2300      	movs	r3, #0
}
 8006d74:	4618      	mov	r0, r3
 8006d76:	3710      	adds	r7, #16
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bd80      	pop	{r7, pc}

08006d7c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b084      	sub	sp, #16
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	60f8      	str	r0, [r7, #12]
 8006d84:	60b9      	str	r1, [r7, #8]
 8006d86:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006d88:	e049      	b.n	8006e1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	695b      	ldr	r3, [r3, #20]
 8006d90:	f003 0310 	and.w	r3, r3, #16
 8006d94:	2b10      	cmp	r3, #16
 8006d96:	d119      	bne.n	8006dcc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f06f 0210 	mvn.w	r2, #16
 8006da0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	2200      	movs	r2, #0
 8006da6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	2220      	movs	r2, #32
 8006dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	2200      	movs	r2, #0
 8006db4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006dc8:	2301      	movs	r3, #1
 8006dca:	e030      	b.n	8006e2e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006dcc:	f7fe fd16 	bl	80057fc <HAL_GetTick>
 8006dd0:	4602      	mov	r2, r0
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	1ad3      	subs	r3, r2, r3
 8006dd6:	68ba      	ldr	r2, [r7, #8]
 8006dd8:	429a      	cmp	r2, r3
 8006dda:	d302      	bcc.n	8006de2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d11d      	bne.n	8006e1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	695b      	ldr	r3, [r3, #20]
 8006de8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dec:	2b40      	cmp	r3, #64	@ 0x40
 8006dee:	d016      	beq.n	8006e1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2200      	movs	r2, #0
 8006df4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	2220      	movs	r2, #32
 8006dfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2200      	movs	r2, #0
 8006e02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e0a:	f043 0220 	orr.w	r2, r3, #32
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	2200      	movs	r2, #0
 8006e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	e007      	b.n	8006e2e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	695b      	ldr	r3, [r3, #20]
 8006e24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e28:	2b40      	cmp	r3, #64	@ 0x40
 8006e2a:	d1ae      	bne.n	8006d8a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006e2c:	2300      	movs	r3, #0
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3710      	adds	r7, #16
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}

08006e36 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006e36:	b480      	push	{r7}
 8006e38:	b083      	sub	sp, #12
 8006e3a:	af00      	add	r7, sp, #0
 8006e3c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	695b      	ldr	r3, [r3, #20]
 8006e44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e4c:	d11b      	bne.n	8006e86 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006e56:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2220      	movs	r2, #32
 8006e62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e72:	f043 0204 	orr.w	r2, r3, #4
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006e82:	2301      	movs	r3, #1
 8006e84:	e000      	b.n	8006e88 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006e86:	2300      	movs	r3, #0
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	370c      	adds	r7, #12
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e92:	4770      	bx	lr

08006e94 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b086      	sub	sp, #24
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d101      	bne.n	8006ea6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	e267      	b.n	8007376 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f003 0301 	and.w	r3, r3, #1
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d075      	beq.n	8006f9e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006eb2:	4b88      	ldr	r3, [pc, #544]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006eb4:	689b      	ldr	r3, [r3, #8]
 8006eb6:	f003 030c 	and.w	r3, r3, #12
 8006eba:	2b04      	cmp	r3, #4
 8006ebc:	d00c      	beq.n	8006ed8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006ebe:	4b85      	ldr	r3, [pc, #532]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006ec0:	689b      	ldr	r3, [r3, #8]
 8006ec2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006ec6:	2b08      	cmp	r3, #8
 8006ec8:	d112      	bne.n	8006ef0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006eca:	4b82      	ldr	r3, [pc, #520]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006ecc:	685b      	ldr	r3, [r3, #4]
 8006ece:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ed2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006ed6:	d10b      	bne.n	8006ef0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ed8:	4b7e      	ldr	r3, [pc, #504]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d05b      	beq.n	8006f9c <HAL_RCC_OscConfig+0x108>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d157      	bne.n	8006f9c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006eec:	2301      	movs	r3, #1
 8006eee:	e242      	b.n	8007376 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ef8:	d106      	bne.n	8006f08 <HAL_RCC_OscConfig+0x74>
 8006efa:	4b76      	ldr	r3, [pc, #472]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a75      	ldr	r2, [pc, #468]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006f00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f04:	6013      	str	r3, [r2, #0]
 8006f06:	e01d      	b.n	8006f44 <HAL_RCC_OscConfig+0xb0>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006f10:	d10c      	bne.n	8006f2c <HAL_RCC_OscConfig+0x98>
 8006f12:	4b70      	ldr	r3, [pc, #448]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4a6f      	ldr	r2, [pc, #444]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006f18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006f1c:	6013      	str	r3, [r2, #0]
 8006f1e:	4b6d      	ldr	r3, [pc, #436]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4a6c      	ldr	r2, [pc, #432]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006f24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f28:	6013      	str	r3, [r2, #0]
 8006f2a:	e00b      	b.n	8006f44 <HAL_RCC_OscConfig+0xb0>
 8006f2c:	4b69      	ldr	r3, [pc, #420]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a68      	ldr	r2, [pc, #416]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006f32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f36:	6013      	str	r3, [r2, #0]
 8006f38:	4b66      	ldr	r3, [pc, #408]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4a65      	ldr	r2, [pc, #404]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006f3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006f42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	685b      	ldr	r3, [r3, #4]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d013      	beq.n	8006f74 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f4c:	f7fe fc56 	bl	80057fc <HAL_GetTick>
 8006f50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f52:	e008      	b.n	8006f66 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006f54:	f7fe fc52 	bl	80057fc <HAL_GetTick>
 8006f58:	4602      	mov	r2, r0
 8006f5a:	693b      	ldr	r3, [r7, #16]
 8006f5c:	1ad3      	subs	r3, r2, r3
 8006f5e:	2b64      	cmp	r3, #100	@ 0x64
 8006f60:	d901      	bls.n	8006f66 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006f62:	2303      	movs	r3, #3
 8006f64:	e207      	b.n	8007376 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f66:	4b5b      	ldr	r3, [pc, #364]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d0f0      	beq.n	8006f54 <HAL_RCC_OscConfig+0xc0>
 8006f72:	e014      	b.n	8006f9e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f74:	f7fe fc42 	bl	80057fc <HAL_GetTick>
 8006f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f7a:	e008      	b.n	8006f8e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006f7c:	f7fe fc3e 	bl	80057fc <HAL_GetTick>
 8006f80:	4602      	mov	r2, r0
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	1ad3      	subs	r3, r2, r3
 8006f86:	2b64      	cmp	r3, #100	@ 0x64
 8006f88:	d901      	bls.n	8006f8e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006f8a:	2303      	movs	r3, #3
 8006f8c:	e1f3      	b.n	8007376 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f8e:	4b51      	ldr	r3, [pc, #324]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d1f0      	bne.n	8006f7c <HAL_RCC_OscConfig+0xe8>
 8006f9a:	e000      	b.n	8006f9e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f003 0302 	and.w	r3, r3, #2
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d063      	beq.n	8007072 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006faa:	4b4a      	ldr	r3, [pc, #296]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006fac:	689b      	ldr	r3, [r3, #8]
 8006fae:	f003 030c 	and.w	r3, r3, #12
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d00b      	beq.n	8006fce <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006fb6:	4b47      	ldr	r3, [pc, #284]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006fbe:	2b08      	cmp	r3, #8
 8006fc0:	d11c      	bne.n	8006ffc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006fc2:	4b44      	ldr	r3, [pc, #272]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d116      	bne.n	8006ffc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006fce:	4b41      	ldr	r3, [pc, #260]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f003 0302 	and.w	r3, r3, #2
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d005      	beq.n	8006fe6 <HAL_RCC_OscConfig+0x152>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	68db      	ldr	r3, [r3, #12]
 8006fde:	2b01      	cmp	r3, #1
 8006fe0:	d001      	beq.n	8006fe6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	e1c7      	b.n	8007376 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006fe6:	4b3b      	ldr	r3, [pc, #236]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	691b      	ldr	r3, [r3, #16]
 8006ff2:	00db      	lsls	r3, r3, #3
 8006ff4:	4937      	ldr	r1, [pc, #220]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ffa:	e03a      	b.n	8007072 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	68db      	ldr	r3, [r3, #12]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d020      	beq.n	8007046 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007004:	4b34      	ldr	r3, [pc, #208]	@ (80070d8 <HAL_RCC_OscConfig+0x244>)
 8007006:	2201      	movs	r2, #1
 8007008:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800700a:	f7fe fbf7 	bl	80057fc <HAL_GetTick>
 800700e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007010:	e008      	b.n	8007024 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007012:	f7fe fbf3 	bl	80057fc <HAL_GetTick>
 8007016:	4602      	mov	r2, r0
 8007018:	693b      	ldr	r3, [r7, #16]
 800701a:	1ad3      	subs	r3, r2, r3
 800701c:	2b02      	cmp	r3, #2
 800701e:	d901      	bls.n	8007024 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007020:	2303      	movs	r3, #3
 8007022:	e1a8      	b.n	8007376 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007024:	4b2b      	ldr	r3, [pc, #172]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f003 0302 	and.w	r3, r3, #2
 800702c:	2b00      	cmp	r3, #0
 800702e:	d0f0      	beq.n	8007012 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007030:	4b28      	ldr	r3, [pc, #160]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	691b      	ldr	r3, [r3, #16]
 800703c:	00db      	lsls	r3, r3, #3
 800703e:	4925      	ldr	r1, [pc, #148]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8007040:	4313      	orrs	r3, r2
 8007042:	600b      	str	r3, [r1, #0]
 8007044:	e015      	b.n	8007072 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007046:	4b24      	ldr	r3, [pc, #144]	@ (80070d8 <HAL_RCC_OscConfig+0x244>)
 8007048:	2200      	movs	r2, #0
 800704a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800704c:	f7fe fbd6 	bl	80057fc <HAL_GetTick>
 8007050:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007052:	e008      	b.n	8007066 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007054:	f7fe fbd2 	bl	80057fc <HAL_GetTick>
 8007058:	4602      	mov	r2, r0
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	1ad3      	subs	r3, r2, r3
 800705e:	2b02      	cmp	r3, #2
 8007060:	d901      	bls.n	8007066 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007062:	2303      	movs	r3, #3
 8007064:	e187      	b.n	8007376 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007066:	4b1b      	ldr	r3, [pc, #108]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f003 0302 	and.w	r3, r3, #2
 800706e:	2b00      	cmp	r3, #0
 8007070:	d1f0      	bne.n	8007054 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f003 0308 	and.w	r3, r3, #8
 800707a:	2b00      	cmp	r3, #0
 800707c:	d036      	beq.n	80070ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	695b      	ldr	r3, [r3, #20]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d016      	beq.n	80070b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007086:	4b15      	ldr	r3, [pc, #84]	@ (80070dc <HAL_RCC_OscConfig+0x248>)
 8007088:	2201      	movs	r2, #1
 800708a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800708c:	f7fe fbb6 	bl	80057fc <HAL_GetTick>
 8007090:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007092:	e008      	b.n	80070a6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007094:	f7fe fbb2 	bl	80057fc <HAL_GetTick>
 8007098:	4602      	mov	r2, r0
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	1ad3      	subs	r3, r2, r3
 800709e:	2b02      	cmp	r3, #2
 80070a0:	d901      	bls.n	80070a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80070a2:	2303      	movs	r3, #3
 80070a4:	e167      	b.n	8007376 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80070a6:	4b0b      	ldr	r3, [pc, #44]	@ (80070d4 <HAL_RCC_OscConfig+0x240>)
 80070a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070aa:	f003 0302 	and.w	r3, r3, #2
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d0f0      	beq.n	8007094 <HAL_RCC_OscConfig+0x200>
 80070b2:	e01b      	b.n	80070ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80070b4:	4b09      	ldr	r3, [pc, #36]	@ (80070dc <HAL_RCC_OscConfig+0x248>)
 80070b6:	2200      	movs	r2, #0
 80070b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070ba:	f7fe fb9f 	bl	80057fc <HAL_GetTick>
 80070be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80070c0:	e00e      	b.n	80070e0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80070c2:	f7fe fb9b 	bl	80057fc <HAL_GetTick>
 80070c6:	4602      	mov	r2, r0
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	1ad3      	subs	r3, r2, r3
 80070cc:	2b02      	cmp	r3, #2
 80070ce:	d907      	bls.n	80070e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80070d0:	2303      	movs	r3, #3
 80070d2:	e150      	b.n	8007376 <HAL_RCC_OscConfig+0x4e2>
 80070d4:	40023800 	.word	0x40023800
 80070d8:	42470000 	.word	0x42470000
 80070dc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80070e0:	4b88      	ldr	r3, [pc, #544]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 80070e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070e4:	f003 0302 	and.w	r3, r3, #2
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d1ea      	bne.n	80070c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f003 0304 	and.w	r3, r3, #4
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	f000 8097 	beq.w	8007228 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80070fa:	2300      	movs	r3, #0
 80070fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80070fe:	4b81      	ldr	r3, [pc, #516]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 8007100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007102:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007106:	2b00      	cmp	r3, #0
 8007108:	d10f      	bne.n	800712a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800710a:	2300      	movs	r3, #0
 800710c:	60bb      	str	r3, [r7, #8]
 800710e:	4b7d      	ldr	r3, [pc, #500]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 8007110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007112:	4a7c      	ldr	r2, [pc, #496]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 8007114:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007118:	6413      	str	r3, [r2, #64]	@ 0x40
 800711a:	4b7a      	ldr	r3, [pc, #488]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 800711c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800711e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007122:	60bb      	str	r3, [r7, #8]
 8007124:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007126:	2301      	movs	r3, #1
 8007128:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800712a:	4b77      	ldr	r3, [pc, #476]	@ (8007308 <HAL_RCC_OscConfig+0x474>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007132:	2b00      	cmp	r3, #0
 8007134:	d118      	bne.n	8007168 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007136:	4b74      	ldr	r3, [pc, #464]	@ (8007308 <HAL_RCC_OscConfig+0x474>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a73      	ldr	r2, [pc, #460]	@ (8007308 <HAL_RCC_OscConfig+0x474>)
 800713c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007140:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007142:	f7fe fb5b 	bl	80057fc <HAL_GetTick>
 8007146:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007148:	e008      	b.n	800715c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800714a:	f7fe fb57 	bl	80057fc <HAL_GetTick>
 800714e:	4602      	mov	r2, r0
 8007150:	693b      	ldr	r3, [r7, #16]
 8007152:	1ad3      	subs	r3, r2, r3
 8007154:	2b02      	cmp	r3, #2
 8007156:	d901      	bls.n	800715c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007158:	2303      	movs	r3, #3
 800715a:	e10c      	b.n	8007376 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800715c:	4b6a      	ldr	r3, [pc, #424]	@ (8007308 <HAL_RCC_OscConfig+0x474>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007164:	2b00      	cmp	r3, #0
 8007166:	d0f0      	beq.n	800714a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	2b01      	cmp	r3, #1
 800716e:	d106      	bne.n	800717e <HAL_RCC_OscConfig+0x2ea>
 8007170:	4b64      	ldr	r3, [pc, #400]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 8007172:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007174:	4a63      	ldr	r2, [pc, #396]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 8007176:	f043 0301 	orr.w	r3, r3, #1
 800717a:	6713      	str	r3, [r2, #112]	@ 0x70
 800717c:	e01c      	b.n	80071b8 <HAL_RCC_OscConfig+0x324>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	689b      	ldr	r3, [r3, #8]
 8007182:	2b05      	cmp	r3, #5
 8007184:	d10c      	bne.n	80071a0 <HAL_RCC_OscConfig+0x30c>
 8007186:	4b5f      	ldr	r3, [pc, #380]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 8007188:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800718a:	4a5e      	ldr	r2, [pc, #376]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 800718c:	f043 0304 	orr.w	r3, r3, #4
 8007190:	6713      	str	r3, [r2, #112]	@ 0x70
 8007192:	4b5c      	ldr	r3, [pc, #368]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 8007194:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007196:	4a5b      	ldr	r2, [pc, #364]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 8007198:	f043 0301 	orr.w	r3, r3, #1
 800719c:	6713      	str	r3, [r2, #112]	@ 0x70
 800719e:	e00b      	b.n	80071b8 <HAL_RCC_OscConfig+0x324>
 80071a0:	4b58      	ldr	r3, [pc, #352]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 80071a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071a4:	4a57      	ldr	r2, [pc, #348]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 80071a6:	f023 0301 	bic.w	r3, r3, #1
 80071aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80071ac:	4b55      	ldr	r3, [pc, #340]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 80071ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071b0:	4a54      	ldr	r2, [pc, #336]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 80071b2:	f023 0304 	bic.w	r3, r3, #4
 80071b6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	689b      	ldr	r3, [r3, #8]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d015      	beq.n	80071ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071c0:	f7fe fb1c 	bl	80057fc <HAL_GetTick>
 80071c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071c6:	e00a      	b.n	80071de <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071c8:	f7fe fb18 	bl	80057fc <HAL_GetTick>
 80071cc:	4602      	mov	r2, r0
 80071ce:	693b      	ldr	r3, [r7, #16]
 80071d0:	1ad3      	subs	r3, r2, r3
 80071d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d901      	bls.n	80071de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80071da:	2303      	movs	r3, #3
 80071dc:	e0cb      	b.n	8007376 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071de:	4b49      	ldr	r3, [pc, #292]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 80071e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071e2:	f003 0302 	and.w	r3, r3, #2
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d0ee      	beq.n	80071c8 <HAL_RCC_OscConfig+0x334>
 80071ea:	e014      	b.n	8007216 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80071ec:	f7fe fb06 	bl	80057fc <HAL_GetTick>
 80071f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071f2:	e00a      	b.n	800720a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071f4:	f7fe fb02 	bl	80057fc <HAL_GetTick>
 80071f8:	4602      	mov	r2, r0
 80071fa:	693b      	ldr	r3, [r7, #16]
 80071fc:	1ad3      	subs	r3, r2, r3
 80071fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007202:	4293      	cmp	r3, r2
 8007204:	d901      	bls.n	800720a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007206:	2303      	movs	r3, #3
 8007208:	e0b5      	b.n	8007376 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800720a:	4b3e      	ldr	r3, [pc, #248]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 800720c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800720e:	f003 0302 	and.w	r3, r3, #2
 8007212:	2b00      	cmp	r3, #0
 8007214:	d1ee      	bne.n	80071f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007216:	7dfb      	ldrb	r3, [r7, #23]
 8007218:	2b01      	cmp	r3, #1
 800721a:	d105      	bne.n	8007228 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800721c:	4b39      	ldr	r3, [pc, #228]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 800721e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007220:	4a38      	ldr	r2, [pc, #224]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 8007222:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007226:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	699b      	ldr	r3, [r3, #24]
 800722c:	2b00      	cmp	r3, #0
 800722e:	f000 80a1 	beq.w	8007374 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007232:	4b34      	ldr	r3, [pc, #208]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 8007234:	689b      	ldr	r3, [r3, #8]
 8007236:	f003 030c 	and.w	r3, r3, #12
 800723a:	2b08      	cmp	r3, #8
 800723c:	d05c      	beq.n	80072f8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	699b      	ldr	r3, [r3, #24]
 8007242:	2b02      	cmp	r3, #2
 8007244:	d141      	bne.n	80072ca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007246:	4b31      	ldr	r3, [pc, #196]	@ (800730c <HAL_RCC_OscConfig+0x478>)
 8007248:	2200      	movs	r2, #0
 800724a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800724c:	f7fe fad6 	bl	80057fc <HAL_GetTick>
 8007250:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007252:	e008      	b.n	8007266 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007254:	f7fe fad2 	bl	80057fc <HAL_GetTick>
 8007258:	4602      	mov	r2, r0
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	1ad3      	subs	r3, r2, r3
 800725e:	2b02      	cmp	r3, #2
 8007260:	d901      	bls.n	8007266 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007262:	2303      	movs	r3, #3
 8007264:	e087      	b.n	8007376 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007266:	4b27      	ldr	r3, [pc, #156]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800726e:	2b00      	cmp	r3, #0
 8007270:	d1f0      	bne.n	8007254 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	69da      	ldr	r2, [r3, #28]
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6a1b      	ldr	r3, [r3, #32]
 800727a:	431a      	orrs	r2, r3
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007280:	019b      	lsls	r3, r3, #6
 8007282:	431a      	orrs	r2, r3
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007288:	085b      	lsrs	r3, r3, #1
 800728a:	3b01      	subs	r3, #1
 800728c:	041b      	lsls	r3, r3, #16
 800728e:	431a      	orrs	r2, r3
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007294:	061b      	lsls	r3, r3, #24
 8007296:	491b      	ldr	r1, [pc, #108]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 8007298:	4313      	orrs	r3, r2
 800729a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800729c:	4b1b      	ldr	r3, [pc, #108]	@ (800730c <HAL_RCC_OscConfig+0x478>)
 800729e:	2201      	movs	r2, #1
 80072a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072a2:	f7fe faab 	bl	80057fc <HAL_GetTick>
 80072a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072a8:	e008      	b.n	80072bc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072aa:	f7fe faa7 	bl	80057fc <HAL_GetTick>
 80072ae:	4602      	mov	r2, r0
 80072b0:	693b      	ldr	r3, [r7, #16]
 80072b2:	1ad3      	subs	r3, r2, r3
 80072b4:	2b02      	cmp	r3, #2
 80072b6:	d901      	bls.n	80072bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80072b8:	2303      	movs	r3, #3
 80072ba:	e05c      	b.n	8007376 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072bc:	4b11      	ldr	r3, [pc, #68]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d0f0      	beq.n	80072aa <HAL_RCC_OscConfig+0x416>
 80072c8:	e054      	b.n	8007374 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072ca:	4b10      	ldr	r3, [pc, #64]	@ (800730c <HAL_RCC_OscConfig+0x478>)
 80072cc:	2200      	movs	r2, #0
 80072ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072d0:	f7fe fa94 	bl	80057fc <HAL_GetTick>
 80072d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072d6:	e008      	b.n	80072ea <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072d8:	f7fe fa90 	bl	80057fc <HAL_GetTick>
 80072dc:	4602      	mov	r2, r0
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	1ad3      	subs	r3, r2, r3
 80072e2:	2b02      	cmp	r3, #2
 80072e4:	d901      	bls.n	80072ea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80072e6:	2303      	movs	r3, #3
 80072e8:	e045      	b.n	8007376 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072ea:	4b06      	ldr	r3, [pc, #24]	@ (8007304 <HAL_RCC_OscConfig+0x470>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d1f0      	bne.n	80072d8 <HAL_RCC_OscConfig+0x444>
 80072f6:	e03d      	b.n	8007374 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	699b      	ldr	r3, [r3, #24]
 80072fc:	2b01      	cmp	r3, #1
 80072fe:	d107      	bne.n	8007310 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007300:	2301      	movs	r3, #1
 8007302:	e038      	b.n	8007376 <HAL_RCC_OscConfig+0x4e2>
 8007304:	40023800 	.word	0x40023800
 8007308:	40007000 	.word	0x40007000
 800730c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007310:	4b1b      	ldr	r3, [pc, #108]	@ (8007380 <HAL_RCC_OscConfig+0x4ec>)
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	699b      	ldr	r3, [r3, #24]
 800731a:	2b01      	cmp	r3, #1
 800731c:	d028      	beq.n	8007370 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007328:	429a      	cmp	r2, r3
 800732a:	d121      	bne.n	8007370 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007336:	429a      	cmp	r2, r3
 8007338:	d11a      	bne.n	8007370 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800733a:	68fa      	ldr	r2, [r7, #12]
 800733c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007340:	4013      	ands	r3, r2
 8007342:	687a      	ldr	r2, [r7, #4]
 8007344:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007346:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007348:	4293      	cmp	r3, r2
 800734a:	d111      	bne.n	8007370 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007356:	085b      	lsrs	r3, r3, #1
 8007358:	3b01      	subs	r3, #1
 800735a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800735c:	429a      	cmp	r2, r3
 800735e:	d107      	bne.n	8007370 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800736a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800736c:	429a      	cmp	r2, r3
 800736e:	d001      	beq.n	8007374 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007370:	2301      	movs	r3, #1
 8007372:	e000      	b.n	8007376 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007374:	2300      	movs	r3, #0
}
 8007376:	4618      	mov	r0, r3
 8007378:	3718      	adds	r7, #24
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}
 800737e:	bf00      	nop
 8007380:	40023800 	.word	0x40023800

08007384 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b084      	sub	sp, #16
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d101      	bne.n	8007398 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007394:	2301      	movs	r3, #1
 8007396:	e0cc      	b.n	8007532 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007398:	4b68      	ldr	r3, [pc, #416]	@ (800753c <HAL_RCC_ClockConfig+0x1b8>)
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f003 0307 	and.w	r3, r3, #7
 80073a0:	683a      	ldr	r2, [r7, #0]
 80073a2:	429a      	cmp	r2, r3
 80073a4:	d90c      	bls.n	80073c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073a6:	4b65      	ldr	r3, [pc, #404]	@ (800753c <HAL_RCC_ClockConfig+0x1b8>)
 80073a8:	683a      	ldr	r2, [r7, #0]
 80073aa:	b2d2      	uxtb	r2, r2
 80073ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073ae:	4b63      	ldr	r3, [pc, #396]	@ (800753c <HAL_RCC_ClockConfig+0x1b8>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f003 0307 	and.w	r3, r3, #7
 80073b6:	683a      	ldr	r2, [r7, #0]
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d001      	beq.n	80073c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80073bc:	2301      	movs	r3, #1
 80073be:	e0b8      	b.n	8007532 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f003 0302 	and.w	r3, r3, #2
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d020      	beq.n	800740e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f003 0304 	and.w	r3, r3, #4
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d005      	beq.n	80073e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80073d8:	4b59      	ldr	r3, [pc, #356]	@ (8007540 <HAL_RCC_ClockConfig+0x1bc>)
 80073da:	689b      	ldr	r3, [r3, #8]
 80073dc:	4a58      	ldr	r2, [pc, #352]	@ (8007540 <HAL_RCC_ClockConfig+0x1bc>)
 80073de:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80073e2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f003 0308 	and.w	r3, r3, #8
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d005      	beq.n	80073fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80073f0:	4b53      	ldr	r3, [pc, #332]	@ (8007540 <HAL_RCC_ClockConfig+0x1bc>)
 80073f2:	689b      	ldr	r3, [r3, #8]
 80073f4:	4a52      	ldr	r2, [pc, #328]	@ (8007540 <HAL_RCC_ClockConfig+0x1bc>)
 80073f6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80073fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80073fc:	4b50      	ldr	r3, [pc, #320]	@ (8007540 <HAL_RCC_ClockConfig+0x1bc>)
 80073fe:	689b      	ldr	r3, [r3, #8]
 8007400:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	689b      	ldr	r3, [r3, #8]
 8007408:	494d      	ldr	r1, [pc, #308]	@ (8007540 <HAL_RCC_ClockConfig+0x1bc>)
 800740a:	4313      	orrs	r3, r2
 800740c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f003 0301 	and.w	r3, r3, #1
 8007416:	2b00      	cmp	r3, #0
 8007418:	d044      	beq.n	80074a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	2b01      	cmp	r3, #1
 8007420:	d107      	bne.n	8007432 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007422:	4b47      	ldr	r3, [pc, #284]	@ (8007540 <HAL_RCC_ClockConfig+0x1bc>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800742a:	2b00      	cmp	r3, #0
 800742c:	d119      	bne.n	8007462 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800742e:	2301      	movs	r3, #1
 8007430:	e07f      	b.n	8007532 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	685b      	ldr	r3, [r3, #4]
 8007436:	2b02      	cmp	r3, #2
 8007438:	d003      	beq.n	8007442 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800743e:	2b03      	cmp	r3, #3
 8007440:	d107      	bne.n	8007452 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007442:	4b3f      	ldr	r3, [pc, #252]	@ (8007540 <HAL_RCC_ClockConfig+0x1bc>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800744a:	2b00      	cmp	r3, #0
 800744c:	d109      	bne.n	8007462 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800744e:	2301      	movs	r3, #1
 8007450:	e06f      	b.n	8007532 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007452:	4b3b      	ldr	r3, [pc, #236]	@ (8007540 <HAL_RCC_ClockConfig+0x1bc>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f003 0302 	and.w	r3, r3, #2
 800745a:	2b00      	cmp	r3, #0
 800745c:	d101      	bne.n	8007462 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800745e:	2301      	movs	r3, #1
 8007460:	e067      	b.n	8007532 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007462:	4b37      	ldr	r3, [pc, #220]	@ (8007540 <HAL_RCC_ClockConfig+0x1bc>)
 8007464:	689b      	ldr	r3, [r3, #8]
 8007466:	f023 0203 	bic.w	r2, r3, #3
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	4934      	ldr	r1, [pc, #208]	@ (8007540 <HAL_RCC_ClockConfig+0x1bc>)
 8007470:	4313      	orrs	r3, r2
 8007472:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007474:	f7fe f9c2 	bl	80057fc <HAL_GetTick>
 8007478:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800747a:	e00a      	b.n	8007492 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800747c:	f7fe f9be 	bl	80057fc <HAL_GetTick>
 8007480:	4602      	mov	r2, r0
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	1ad3      	subs	r3, r2, r3
 8007486:	f241 3288 	movw	r2, #5000	@ 0x1388
 800748a:	4293      	cmp	r3, r2
 800748c:	d901      	bls.n	8007492 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800748e:	2303      	movs	r3, #3
 8007490:	e04f      	b.n	8007532 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007492:	4b2b      	ldr	r3, [pc, #172]	@ (8007540 <HAL_RCC_ClockConfig+0x1bc>)
 8007494:	689b      	ldr	r3, [r3, #8]
 8007496:	f003 020c 	and.w	r2, r3, #12
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	009b      	lsls	r3, r3, #2
 80074a0:	429a      	cmp	r2, r3
 80074a2:	d1eb      	bne.n	800747c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80074a4:	4b25      	ldr	r3, [pc, #148]	@ (800753c <HAL_RCC_ClockConfig+0x1b8>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f003 0307 	and.w	r3, r3, #7
 80074ac:	683a      	ldr	r2, [r7, #0]
 80074ae:	429a      	cmp	r2, r3
 80074b0:	d20c      	bcs.n	80074cc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074b2:	4b22      	ldr	r3, [pc, #136]	@ (800753c <HAL_RCC_ClockConfig+0x1b8>)
 80074b4:	683a      	ldr	r2, [r7, #0]
 80074b6:	b2d2      	uxtb	r2, r2
 80074b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80074ba:	4b20      	ldr	r3, [pc, #128]	@ (800753c <HAL_RCC_ClockConfig+0x1b8>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f003 0307 	and.w	r3, r3, #7
 80074c2:	683a      	ldr	r2, [r7, #0]
 80074c4:	429a      	cmp	r2, r3
 80074c6:	d001      	beq.n	80074cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80074c8:	2301      	movs	r3, #1
 80074ca:	e032      	b.n	8007532 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f003 0304 	and.w	r3, r3, #4
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d008      	beq.n	80074ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80074d8:	4b19      	ldr	r3, [pc, #100]	@ (8007540 <HAL_RCC_ClockConfig+0x1bc>)
 80074da:	689b      	ldr	r3, [r3, #8]
 80074dc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	68db      	ldr	r3, [r3, #12]
 80074e4:	4916      	ldr	r1, [pc, #88]	@ (8007540 <HAL_RCC_ClockConfig+0x1bc>)
 80074e6:	4313      	orrs	r3, r2
 80074e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f003 0308 	and.w	r3, r3, #8
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d009      	beq.n	800750a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80074f6:	4b12      	ldr	r3, [pc, #72]	@ (8007540 <HAL_RCC_ClockConfig+0x1bc>)
 80074f8:	689b      	ldr	r3, [r3, #8]
 80074fa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	691b      	ldr	r3, [r3, #16]
 8007502:	00db      	lsls	r3, r3, #3
 8007504:	490e      	ldr	r1, [pc, #56]	@ (8007540 <HAL_RCC_ClockConfig+0x1bc>)
 8007506:	4313      	orrs	r3, r2
 8007508:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800750a:	f000 f821 	bl	8007550 <HAL_RCC_GetSysClockFreq>
 800750e:	4602      	mov	r2, r0
 8007510:	4b0b      	ldr	r3, [pc, #44]	@ (8007540 <HAL_RCC_ClockConfig+0x1bc>)
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	091b      	lsrs	r3, r3, #4
 8007516:	f003 030f 	and.w	r3, r3, #15
 800751a:	490a      	ldr	r1, [pc, #40]	@ (8007544 <HAL_RCC_ClockConfig+0x1c0>)
 800751c:	5ccb      	ldrb	r3, [r1, r3]
 800751e:	fa22 f303 	lsr.w	r3, r2, r3
 8007522:	4a09      	ldr	r2, [pc, #36]	@ (8007548 <HAL_RCC_ClockConfig+0x1c4>)
 8007524:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007526:	4b09      	ldr	r3, [pc, #36]	@ (800754c <HAL_RCC_ClockConfig+0x1c8>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4618      	mov	r0, r3
 800752c:	f7fe f922 	bl	8005774 <HAL_InitTick>

  return HAL_OK;
 8007530:	2300      	movs	r3, #0
}
 8007532:	4618      	mov	r0, r3
 8007534:	3710      	adds	r7, #16
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}
 800753a:	bf00      	nop
 800753c:	40023c00 	.word	0x40023c00
 8007540:	40023800 	.word	0x40023800
 8007544:	0800bf18 	.word	0x0800bf18
 8007548:	20000000 	.word	0x20000000
 800754c:	20000008 	.word	0x20000008

08007550 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007550:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007554:	b090      	sub	sp, #64	@ 0x40
 8007556:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007558:	2300      	movs	r3, #0
 800755a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800755c:	2300      	movs	r3, #0
 800755e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8007560:	2300      	movs	r3, #0
 8007562:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007564:	2300      	movs	r3, #0
 8007566:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007568:	4b59      	ldr	r3, [pc, #356]	@ (80076d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800756a:	689b      	ldr	r3, [r3, #8]
 800756c:	f003 030c 	and.w	r3, r3, #12
 8007570:	2b08      	cmp	r3, #8
 8007572:	d00d      	beq.n	8007590 <HAL_RCC_GetSysClockFreq+0x40>
 8007574:	2b08      	cmp	r3, #8
 8007576:	f200 80a1 	bhi.w	80076bc <HAL_RCC_GetSysClockFreq+0x16c>
 800757a:	2b00      	cmp	r3, #0
 800757c:	d002      	beq.n	8007584 <HAL_RCC_GetSysClockFreq+0x34>
 800757e:	2b04      	cmp	r3, #4
 8007580:	d003      	beq.n	800758a <HAL_RCC_GetSysClockFreq+0x3a>
 8007582:	e09b      	b.n	80076bc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007584:	4b53      	ldr	r3, [pc, #332]	@ (80076d4 <HAL_RCC_GetSysClockFreq+0x184>)
 8007586:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007588:	e09b      	b.n	80076c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800758a:	4b53      	ldr	r3, [pc, #332]	@ (80076d8 <HAL_RCC_GetSysClockFreq+0x188>)
 800758c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800758e:	e098      	b.n	80076c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007590:	4b4f      	ldr	r3, [pc, #316]	@ (80076d0 <HAL_RCC_GetSysClockFreq+0x180>)
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007598:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800759a:	4b4d      	ldr	r3, [pc, #308]	@ (80076d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800759c:	685b      	ldr	r3, [r3, #4]
 800759e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d028      	beq.n	80075f8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80075a6:	4b4a      	ldr	r3, [pc, #296]	@ (80076d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80075a8:	685b      	ldr	r3, [r3, #4]
 80075aa:	099b      	lsrs	r3, r3, #6
 80075ac:	2200      	movs	r2, #0
 80075ae:	623b      	str	r3, [r7, #32]
 80075b0:	627a      	str	r2, [r7, #36]	@ 0x24
 80075b2:	6a3b      	ldr	r3, [r7, #32]
 80075b4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80075b8:	2100      	movs	r1, #0
 80075ba:	4b47      	ldr	r3, [pc, #284]	@ (80076d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80075bc:	fb03 f201 	mul.w	r2, r3, r1
 80075c0:	2300      	movs	r3, #0
 80075c2:	fb00 f303 	mul.w	r3, r0, r3
 80075c6:	4413      	add	r3, r2
 80075c8:	4a43      	ldr	r2, [pc, #268]	@ (80076d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80075ca:	fba0 1202 	umull	r1, r2, r0, r2
 80075ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80075d0:	460a      	mov	r2, r1
 80075d2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80075d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80075d6:	4413      	add	r3, r2
 80075d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80075da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075dc:	2200      	movs	r2, #0
 80075de:	61bb      	str	r3, [r7, #24]
 80075e0:	61fa      	str	r2, [r7, #28]
 80075e2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80075e6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80075ea:	f7f9 fb2d 	bl	8000c48 <__aeabi_uldivmod>
 80075ee:	4602      	mov	r2, r0
 80075f0:	460b      	mov	r3, r1
 80075f2:	4613      	mov	r3, r2
 80075f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80075f6:	e053      	b.n	80076a0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80075f8:	4b35      	ldr	r3, [pc, #212]	@ (80076d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80075fa:	685b      	ldr	r3, [r3, #4]
 80075fc:	099b      	lsrs	r3, r3, #6
 80075fe:	2200      	movs	r2, #0
 8007600:	613b      	str	r3, [r7, #16]
 8007602:	617a      	str	r2, [r7, #20]
 8007604:	693b      	ldr	r3, [r7, #16]
 8007606:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800760a:	f04f 0b00 	mov.w	fp, #0
 800760e:	4652      	mov	r2, sl
 8007610:	465b      	mov	r3, fp
 8007612:	f04f 0000 	mov.w	r0, #0
 8007616:	f04f 0100 	mov.w	r1, #0
 800761a:	0159      	lsls	r1, r3, #5
 800761c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007620:	0150      	lsls	r0, r2, #5
 8007622:	4602      	mov	r2, r0
 8007624:	460b      	mov	r3, r1
 8007626:	ebb2 080a 	subs.w	r8, r2, sl
 800762a:	eb63 090b 	sbc.w	r9, r3, fp
 800762e:	f04f 0200 	mov.w	r2, #0
 8007632:	f04f 0300 	mov.w	r3, #0
 8007636:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800763a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800763e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007642:	ebb2 0408 	subs.w	r4, r2, r8
 8007646:	eb63 0509 	sbc.w	r5, r3, r9
 800764a:	f04f 0200 	mov.w	r2, #0
 800764e:	f04f 0300 	mov.w	r3, #0
 8007652:	00eb      	lsls	r3, r5, #3
 8007654:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007658:	00e2      	lsls	r2, r4, #3
 800765a:	4614      	mov	r4, r2
 800765c:	461d      	mov	r5, r3
 800765e:	eb14 030a 	adds.w	r3, r4, sl
 8007662:	603b      	str	r3, [r7, #0]
 8007664:	eb45 030b 	adc.w	r3, r5, fp
 8007668:	607b      	str	r3, [r7, #4]
 800766a:	f04f 0200 	mov.w	r2, #0
 800766e:	f04f 0300 	mov.w	r3, #0
 8007672:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007676:	4629      	mov	r1, r5
 8007678:	028b      	lsls	r3, r1, #10
 800767a:	4621      	mov	r1, r4
 800767c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007680:	4621      	mov	r1, r4
 8007682:	028a      	lsls	r2, r1, #10
 8007684:	4610      	mov	r0, r2
 8007686:	4619      	mov	r1, r3
 8007688:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800768a:	2200      	movs	r2, #0
 800768c:	60bb      	str	r3, [r7, #8]
 800768e:	60fa      	str	r2, [r7, #12]
 8007690:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007694:	f7f9 fad8 	bl	8000c48 <__aeabi_uldivmod>
 8007698:	4602      	mov	r2, r0
 800769a:	460b      	mov	r3, r1
 800769c:	4613      	mov	r3, r2
 800769e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80076a0:	4b0b      	ldr	r3, [pc, #44]	@ (80076d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80076a2:	685b      	ldr	r3, [r3, #4]
 80076a4:	0c1b      	lsrs	r3, r3, #16
 80076a6:	f003 0303 	and.w	r3, r3, #3
 80076aa:	3301      	adds	r3, #1
 80076ac:	005b      	lsls	r3, r3, #1
 80076ae:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80076b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80076b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80076b8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80076ba:	e002      	b.n	80076c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80076bc:	4b05      	ldr	r3, [pc, #20]	@ (80076d4 <HAL_RCC_GetSysClockFreq+0x184>)
 80076be:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80076c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80076c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80076c4:	4618      	mov	r0, r3
 80076c6:	3740      	adds	r7, #64	@ 0x40
 80076c8:	46bd      	mov	sp, r7
 80076ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80076ce:	bf00      	nop
 80076d0:	40023800 	.word	0x40023800
 80076d4:	00f42400 	.word	0x00f42400
 80076d8:	017d7840 	.word	0x017d7840

080076dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80076dc:	b480      	push	{r7}
 80076de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80076e0:	4b03      	ldr	r3, [pc, #12]	@ (80076f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80076e2:	681b      	ldr	r3, [r3, #0]
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr
 80076ee:	bf00      	nop
 80076f0:	20000000 	.word	0x20000000

080076f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80076f8:	f7ff fff0 	bl	80076dc <HAL_RCC_GetHCLKFreq>
 80076fc:	4602      	mov	r2, r0
 80076fe:	4b05      	ldr	r3, [pc, #20]	@ (8007714 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007700:	689b      	ldr	r3, [r3, #8]
 8007702:	0a9b      	lsrs	r3, r3, #10
 8007704:	f003 0307 	and.w	r3, r3, #7
 8007708:	4903      	ldr	r1, [pc, #12]	@ (8007718 <HAL_RCC_GetPCLK1Freq+0x24>)
 800770a:	5ccb      	ldrb	r3, [r1, r3]
 800770c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007710:	4618      	mov	r0, r3
 8007712:	bd80      	pop	{r7, pc}
 8007714:	40023800 	.word	0x40023800
 8007718:	0800bf28 	.word	0x0800bf28

0800771c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b082      	sub	sp, #8
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d101      	bne.n	800772e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800772a:	2301      	movs	r3, #1
 800772c:	e041      	b.n	80077b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007734:	b2db      	uxtb	r3, r3
 8007736:	2b00      	cmp	r3, #0
 8007738:	d106      	bne.n	8007748 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f7fc fc8a 	bl	800405c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2202      	movs	r2, #2
 800774c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	3304      	adds	r3, #4
 8007758:	4619      	mov	r1, r3
 800775a:	4610      	mov	r0, r2
 800775c:	f000 fbdc 	bl	8007f18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2201      	movs	r2, #1
 8007764:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2201      	movs	r2, #1
 800776c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2201      	movs	r2, #1
 8007774:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2201      	movs	r2, #1
 800777c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2201      	movs	r2, #1
 8007784:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2201      	movs	r2, #1
 800778c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2201      	movs	r2, #1
 8007794:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2201      	movs	r2, #1
 800779c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2201      	movs	r2, #1
 80077a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2201      	movs	r2, #1
 80077ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80077b0:	2300      	movs	r3, #0
}
 80077b2:	4618      	mov	r0, r3
 80077b4:	3708      	adds	r7, #8
 80077b6:	46bd      	mov	sp, r7
 80077b8:	bd80      	pop	{r7, pc}

080077ba <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80077ba:	b580      	push	{r7, lr}
 80077bc:	b082      	sub	sp, #8
 80077be:	af00      	add	r7, sp, #0
 80077c0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d101      	bne.n	80077cc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80077c8:	2301      	movs	r3, #1
 80077ca:	e041      	b.n	8007850 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80077d2:	b2db      	uxtb	r3, r3
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d106      	bne.n	80077e6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2200      	movs	r2, #0
 80077dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80077e0:	6878      	ldr	r0, [r7, #4]
 80077e2:	f000 f839 	bl	8007858 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2202      	movs	r2, #2
 80077ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681a      	ldr	r2, [r3, #0]
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	3304      	adds	r3, #4
 80077f6:	4619      	mov	r1, r3
 80077f8:	4610      	mov	r0, r2
 80077fa:	f000 fb8d 	bl	8007f18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2201      	movs	r2, #1
 8007802:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2201      	movs	r2, #1
 800780a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2201      	movs	r2, #1
 8007812:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2201      	movs	r2, #1
 800781a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2201      	movs	r2, #1
 8007822:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2201      	movs	r2, #1
 800782a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2201      	movs	r2, #1
 8007832:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2201      	movs	r2, #1
 800783a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2201      	movs	r2, #1
 8007842:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2201      	movs	r2, #1
 800784a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800784e:	2300      	movs	r3, #0
}
 8007850:	4618      	mov	r0, r3
 8007852:	3708      	adds	r7, #8
 8007854:	46bd      	mov	sp, r7
 8007856:	bd80      	pop	{r7, pc}

08007858 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007858:	b480      	push	{r7}
 800785a:	b083      	sub	sp, #12
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007860:	bf00      	nop
 8007862:	370c      	adds	r7, #12
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr

0800786c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b086      	sub	sp, #24
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
 8007874:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d101      	bne.n	8007880 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800787c:	2301      	movs	r3, #1
 800787e:	e097      	b.n	80079b0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007886:	b2db      	uxtb	r3, r3
 8007888:	2b00      	cmp	r3, #0
 800788a:	d106      	bne.n	800789a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2200      	movs	r2, #0
 8007890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007894:	6878      	ldr	r0, [r7, #4]
 8007896:	f7fc fc17 	bl	80040c8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2202      	movs	r2, #2
 800789e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	689b      	ldr	r3, [r3, #8]
 80078a8:	687a      	ldr	r2, [r7, #4]
 80078aa:	6812      	ldr	r2, [r2, #0]
 80078ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80078b0:	f023 0307 	bic.w	r3, r3, #7
 80078b4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681a      	ldr	r2, [r3, #0]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	3304      	adds	r3, #4
 80078be:	4619      	mov	r1, r3
 80078c0:	4610      	mov	r0, r2
 80078c2:	f000 fb29 	bl	8007f18 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	689b      	ldr	r3, [r3, #8]
 80078cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	699b      	ldr	r3, [r3, #24]
 80078d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	6a1b      	ldr	r3, [r3, #32]
 80078dc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	697a      	ldr	r2, [r7, #20]
 80078e4:	4313      	orrs	r3, r2
 80078e6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80078ee:	f023 0303 	bic.w	r3, r3, #3
 80078f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	689a      	ldr	r2, [r3, #8]
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	699b      	ldr	r3, [r3, #24]
 80078fc:	021b      	lsls	r3, r3, #8
 80078fe:	4313      	orrs	r3, r2
 8007900:	693a      	ldr	r2, [r7, #16]
 8007902:	4313      	orrs	r3, r2
 8007904:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007906:	693b      	ldr	r3, [r7, #16]
 8007908:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800790c:	f023 030c 	bic.w	r3, r3, #12
 8007910:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007918:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800791c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	68da      	ldr	r2, [r3, #12]
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	69db      	ldr	r3, [r3, #28]
 8007926:	021b      	lsls	r3, r3, #8
 8007928:	4313      	orrs	r3, r2
 800792a:	693a      	ldr	r2, [r7, #16]
 800792c:	4313      	orrs	r3, r2
 800792e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	691b      	ldr	r3, [r3, #16]
 8007934:	011a      	lsls	r2, r3, #4
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	6a1b      	ldr	r3, [r3, #32]
 800793a:	031b      	lsls	r3, r3, #12
 800793c:	4313      	orrs	r3, r2
 800793e:	693a      	ldr	r2, [r7, #16]
 8007940:	4313      	orrs	r3, r2
 8007942:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800794a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007952:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	685a      	ldr	r2, [r3, #4]
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	695b      	ldr	r3, [r3, #20]
 800795c:	011b      	lsls	r3, r3, #4
 800795e:	4313      	orrs	r3, r2
 8007960:	68fa      	ldr	r2, [r7, #12]
 8007962:	4313      	orrs	r3, r2
 8007964:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	697a      	ldr	r2, [r7, #20]
 800796c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	693a      	ldr	r2, [r7, #16]
 8007974:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	68fa      	ldr	r2, [r7, #12]
 800797c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2201      	movs	r2, #1
 8007982:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2201      	movs	r2, #1
 800798a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2201      	movs	r2, #1
 8007992:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2201      	movs	r2, #1
 800799a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2201      	movs	r2, #1
 80079a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2201      	movs	r2, #1
 80079aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80079ae:	2300      	movs	r3, #0
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	3718      	adds	r7, #24
 80079b4:	46bd      	mov	sp, r7
 80079b6:	bd80      	pop	{r7, pc}

080079b8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b084      	sub	sp, #16
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
 80079c0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80079c8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80079d0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80079d8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80079e0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d110      	bne.n	8007a0a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80079e8:	7bfb      	ldrb	r3, [r7, #15]
 80079ea:	2b01      	cmp	r3, #1
 80079ec:	d102      	bne.n	80079f4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80079ee:	7b7b      	ldrb	r3, [r7, #13]
 80079f0:	2b01      	cmp	r3, #1
 80079f2:	d001      	beq.n	80079f8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80079f4:	2301      	movs	r3, #1
 80079f6:	e069      	b.n	8007acc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2202      	movs	r2, #2
 80079fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2202      	movs	r2, #2
 8007a04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007a08:	e031      	b.n	8007a6e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	2b04      	cmp	r3, #4
 8007a0e:	d110      	bne.n	8007a32 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007a10:	7bbb      	ldrb	r3, [r7, #14]
 8007a12:	2b01      	cmp	r3, #1
 8007a14:	d102      	bne.n	8007a1c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007a16:	7b3b      	ldrb	r3, [r7, #12]
 8007a18:	2b01      	cmp	r3, #1
 8007a1a:	d001      	beq.n	8007a20 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	e055      	b.n	8007acc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2202      	movs	r2, #2
 8007a24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2202      	movs	r2, #2
 8007a2c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007a30:	e01d      	b.n	8007a6e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007a32:	7bfb      	ldrb	r3, [r7, #15]
 8007a34:	2b01      	cmp	r3, #1
 8007a36:	d108      	bne.n	8007a4a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007a38:	7bbb      	ldrb	r3, [r7, #14]
 8007a3a:	2b01      	cmp	r3, #1
 8007a3c:	d105      	bne.n	8007a4a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007a3e:	7b7b      	ldrb	r3, [r7, #13]
 8007a40:	2b01      	cmp	r3, #1
 8007a42:	d102      	bne.n	8007a4a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007a44:	7b3b      	ldrb	r3, [r7, #12]
 8007a46:	2b01      	cmp	r3, #1
 8007a48:	d001      	beq.n	8007a4e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	e03e      	b.n	8007acc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2202      	movs	r2, #2
 8007a52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2202      	movs	r2, #2
 8007a5a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2202      	movs	r2, #2
 8007a62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2202      	movs	r2, #2
 8007a6a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d003      	beq.n	8007a7c <HAL_TIM_Encoder_Start+0xc4>
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	2b04      	cmp	r3, #4
 8007a78:	d008      	beq.n	8007a8c <HAL_TIM_Encoder_Start+0xd4>
 8007a7a:	e00f      	b.n	8007a9c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	2201      	movs	r2, #1
 8007a82:	2100      	movs	r1, #0
 8007a84:	4618      	mov	r0, r3
 8007a86:	f000 fd37 	bl	80084f8 <TIM_CCxChannelCmd>
      break;
 8007a8a:	e016      	b.n	8007aba <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	2201      	movs	r2, #1
 8007a92:	2104      	movs	r1, #4
 8007a94:	4618      	mov	r0, r3
 8007a96:	f000 fd2f 	bl	80084f8 <TIM_CCxChannelCmd>
      break;
 8007a9a:	e00e      	b.n	8007aba <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	2201      	movs	r2, #1
 8007aa2:	2100      	movs	r1, #0
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f000 fd27 	bl	80084f8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	2201      	movs	r2, #1
 8007ab0:	2104      	movs	r1, #4
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	f000 fd20 	bl	80084f8 <TIM_CCxChannelCmd>
      break;
 8007ab8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	681a      	ldr	r2, [r3, #0]
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f042 0201 	orr.w	r2, r2, #1
 8007ac8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007aca:	2300      	movs	r3, #0
}
 8007acc:	4618      	mov	r0, r3
 8007ace:	3710      	adds	r7, #16
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bd80      	pop	{r7, pc}

08007ad4 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b082      	sub	sp, #8
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
 8007adc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 8007ade:	683b      	ldr	r3, [r7, #0]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d003      	beq.n	8007aec <HAL_TIM_Encoder_Stop+0x18>
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	2b04      	cmp	r3, #4
 8007ae8:	d008      	beq.n	8007afc <HAL_TIM_Encoder_Stop+0x28>
 8007aea:	e00f      	b.n	8007b0c <HAL_TIM_Encoder_Stop+0x38>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	2200      	movs	r2, #0
 8007af2:	2100      	movs	r1, #0
 8007af4:	4618      	mov	r0, r3
 8007af6:	f000 fcff 	bl	80084f8 <TIM_CCxChannelCmd>
      break;
 8007afa:	e016      	b.n	8007b2a <HAL_TIM_Encoder_Stop+0x56>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	2200      	movs	r2, #0
 8007b02:	2104      	movs	r1, #4
 8007b04:	4618      	mov	r0, r3
 8007b06:	f000 fcf7 	bl	80084f8 <TIM_CCxChannelCmd>
      break;
 8007b0a:	e00e      	b.n	8007b2a <HAL_TIM_Encoder_Stop+0x56>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	2200      	movs	r2, #0
 8007b12:	2100      	movs	r1, #0
 8007b14:	4618      	mov	r0, r3
 8007b16:	f000 fcef 	bl	80084f8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	2104      	movs	r1, #4
 8007b22:	4618      	mov	r0, r3
 8007b24:	f000 fce8 	bl	80084f8 <TIM_CCxChannelCmd>
      break;
 8007b28:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	6a1a      	ldr	r2, [r3, #32]
 8007b30:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007b34:	4013      	ands	r3, r2
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d10f      	bne.n	8007b5a <HAL_TIM_Encoder_Stop+0x86>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	6a1a      	ldr	r2, [r3, #32]
 8007b40:	f240 4344 	movw	r3, #1092	@ 0x444
 8007b44:	4013      	ands	r3, r2
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d107      	bne.n	8007b5a <HAL_TIM_Encoder_Stop+0x86>
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f022 0201 	bic.w	r2, r2, #1
 8007b58:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d002      	beq.n	8007b66 <HAL_TIM_Encoder_Stop+0x92>
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	2b04      	cmp	r3, #4
 8007b64:	d138      	bne.n	8007bd8 <HAL_TIM_Encoder_Stop+0x104>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d104      	bne.n	8007b76 <HAL_TIM_Encoder_Stop+0xa2>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2201      	movs	r2, #1
 8007b70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007b74:	e013      	b.n	8007b9e <HAL_TIM_Encoder_Stop+0xca>
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	2b04      	cmp	r3, #4
 8007b7a:	d104      	bne.n	8007b86 <HAL_TIM_Encoder_Stop+0xb2>
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2201      	movs	r2, #1
 8007b80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007b84:	e00b      	b.n	8007b9e <HAL_TIM_Encoder_Stop+0xca>
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	2b08      	cmp	r3, #8
 8007b8a:	d104      	bne.n	8007b96 <HAL_TIM_Encoder_Stop+0xc2>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2201      	movs	r2, #1
 8007b90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007b94:	e003      	b.n	8007b9e <HAL_TIM_Encoder_Stop+0xca>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2201      	movs	r2, #1
 8007b9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d104      	bne.n	8007bae <HAL_TIM_Encoder_Stop+0xda>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2201      	movs	r2, #1
 8007ba8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007bac:	e024      	b.n	8007bf8 <HAL_TIM_Encoder_Stop+0x124>
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	2b04      	cmp	r3, #4
 8007bb2:	d104      	bne.n	8007bbe <HAL_TIM_Encoder_Stop+0xea>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007bbc:	e01c      	b.n	8007bf8 <HAL_TIM_Encoder_Stop+0x124>
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	2b08      	cmp	r3, #8
 8007bc2:	d104      	bne.n	8007bce <HAL_TIM_Encoder_Stop+0xfa>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007bcc:	e014      	b.n	8007bf8 <HAL_TIM_Encoder_Stop+0x124>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007bd6:	e00f      	b.n	8007bf8 <HAL_TIM_Encoder_Stop+0x124>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2201      	movs	r2, #1
 8007bdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2201      	movs	r2, #1
 8007be4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2201      	movs	r2, #1
 8007bec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return HAL_OK;
 8007bf8:	2300      	movs	r3, #0
}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	3708      	adds	r7, #8
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}
	...

08007c04 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b086      	sub	sp, #24
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	60f8      	str	r0, [r7, #12]
 8007c0c:	60b9      	str	r1, [r7, #8]
 8007c0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c10:	2300      	movs	r3, #0
 8007c12:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c1a:	2b01      	cmp	r3, #1
 8007c1c:	d101      	bne.n	8007c22 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007c1e:	2302      	movs	r3, #2
 8007c20:	e0ae      	b.n	8007d80 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	2201      	movs	r2, #1
 8007c26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2b0c      	cmp	r3, #12
 8007c2e:	f200 809f 	bhi.w	8007d70 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007c32:	a201      	add	r2, pc, #4	@ (adr r2, 8007c38 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c38:	08007c6d 	.word	0x08007c6d
 8007c3c:	08007d71 	.word	0x08007d71
 8007c40:	08007d71 	.word	0x08007d71
 8007c44:	08007d71 	.word	0x08007d71
 8007c48:	08007cad 	.word	0x08007cad
 8007c4c:	08007d71 	.word	0x08007d71
 8007c50:	08007d71 	.word	0x08007d71
 8007c54:	08007d71 	.word	0x08007d71
 8007c58:	08007cef 	.word	0x08007cef
 8007c5c:	08007d71 	.word	0x08007d71
 8007c60:	08007d71 	.word	0x08007d71
 8007c64:	08007d71 	.word	0x08007d71
 8007c68:	08007d2f 	.word	0x08007d2f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	68b9      	ldr	r1, [r7, #8]
 8007c72:	4618      	mov	r0, r3
 8007c74:	f000 f9f6 	bl	8008064 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	699a      	ldr	r2, [r3, #24]
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f042 0208 	orr.w	r2, r2, #8
 8007c86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	699a      	ldr	r2, [r3, #24]
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f022 0204 	bic.w	r2, r2, #4
 8007c96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	6999      	ldr	r1, [r3, #24]
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	691a      	ldr	r2, [r3, #16]
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	430a      	orrs	r2, r1
 8007ca8:	619a      	str	r2, [r3, #24]
      break;
 8007caa:	e064      	b.n	8007d76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	68b9      	ldr	r1, [r7, #8]
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	f000 fa46 	bl	8008144 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	699a      	ldr	r2, [r3, #24]
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007cc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	699a      	ldr	r2, [r3, #24]
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007cd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	6999      	ldr	r1, [r3, #24]
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	691b      	ldr	r3, [r3, #16]
 8007ce2:	021a      	lsls	r2, r3, #8
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	430a      	orrs	r2, r1
 8007cea:	619a      	str	r2, [r3, #24]
      break;
 8007cec:	e043      	b.n	8007d76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	68b9      	ldr	r1, [r7, #8]
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	f000 fa9b 	bl	8008230 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	69da      	ldr	r2, [r3, #28]
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f042 0208 	orr.w	r2, r2, #8
 8007d08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	69da      	ldr	r2, [r3, #28]
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f022 0204 	bic.w	r2, r2, #4
 8007d18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	69d9      	ldr	r1, [r3, #28]
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	691a      	ldr	r2, [r3, #16]
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	430a      	orrs	r2, r1
 8007d2a:	61da      	str	r2, [r3, #28]
      break;
 8007d2c:	e023      	b.n	8007d76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	68b9      	ldr	r1, [r7, #8]
 8007d34:	4618      	mov	r0, r3
 8007d36:	f000 faef 	bl	8008318 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	69da      	ldr	r2, [r3, #28]
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007d48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	69da      	ldr	r2, [r3, #28]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	69d9      	ldr	r1, [r3, #28]
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	691b      	ldr	r3, [r3, #16]
 8007d64:	021a      	lsls	r2, r3, #8
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	430a      	orrs	r2, r1
 8007d6c:	61da      	str	r2, [r3, #28]
      break;
 8007d6e:	e002      	b.n	8007d76 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007d70:	2301      	movs	r3, #1
 8007d72:	75fb      	strb	r3, [r7, #23]
      break;
 8007d74:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007d7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d80:	4618      	mov	r0, r3
 8007d82:	3718      	adds	r7, #24
 8007d84:	46bd      	mov	sp, r7
 8007d86:	bd80      	pop	{r7, pc}

08007d88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b084      	sub	sp, #16
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
 8007d90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d92:	2300      	movs	r3, #0
 8007d94:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d101      	bne.n	8007da4 <HAL_TIM_ConfigClockSource+0x1c>
 8007da0:	2302      	movs	r3, #2
 8007da2:	e0b4      	b.n	8007f0e <HAL_TIM_ConfigClockSource+0x186>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2201      	movs	r2, #1
 8007da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2202      	movs	r2, #2
 8007db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	689b      	ldr	r3, [r3, #8]
 8007dba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007dc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007dca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	68ba      	ldr	r2, [r7, #8]
 8007dd2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ddc:	d03e      	beq.n	8007e5c <HAL_TIM_ConfigClockSource+0xd4>
 8007dde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007de2:	f200 8087 	bhi.w	8007ef4 <HAL_TIM_ConfigClockSource+0x16c>
 8007de6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007dea:	f000 8086 	beq.w	8007efa <HAL_TIM_ConfigClockSource+0x172>
 8007dee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007df2:	d87f      	bhi.n	8007ef4 <HAL_TIM_ConfigClockSource+0x16c>
 8007df4:	2b70      	cmp	r3, #112	@ 0x70
 8007df6:	d01a      	beq.n	8007e2e <HAL_TIM_ConfigClockSource+0xa6>
 8007df8:	2b70      	cmp	r3, #112	@ 0x70
 8007dfa:	d87b      	bhi.n	8007ef4 <HAL_TIM_ConfigClockSource+0x16c>
 8007dfc:	2b60      	cmp	r3, #96	@ 0x60
 8007dfe:	d050      	beq.n	8007ea2 <HAL_TIM_ConfigClockSource+0x11a>
 8007e00:	2b60      	cmp	r3, #96	@ 0x60
 8007e02:	d877      	bhi.n	8007ef4 <HAL_TIM_ConfigClockSource+0x16c>
 8007e04:	2b50      	cmp	r3, #80	@ 0x50
 8007e06:	d03c      	beq.n	8007e82 <HAL_TIM_ConfigClockSource+0xfa>
 8007e08:	2b50      	cmp	r3, #80	@ 0x50
 8007e0a:	d873      	bhi.n	8007ef4 <HAL_TIM_ConfigClockSource+0x16c>
 8007e0c:	2b40      	cmp	r3, #64	@ 0x40
 8007e0e:	d058      	beq.n	8007ec2 <HAL_TIM_ConfigClockSource+0x13a>
 8007e10:	2b40      	cmp	r3, #64	@ 0x40
 8007e12:	d86f      	bhi.n	8007ef4 <HAL_TIM_ConfigClockSource+0x16c>
 8007e14:	2b30      	cmp	r3, #48	@ 0x30
 8007e16:	d064      	beq.n	8007ee2 <HAL_TIM_ConfigClockSource+0x15a>
 8007e18:	2b30      	cmp	r3, #48	@ 0x30
 8007e1a:	d86b      	bhi.n	8007ef4 <HAL_TIM_ConfigClockSource+0x16c>
 8007e1c:	2b20      	cmp	r3, #32
 8007e1e:	d060      	beq.n	8007ee2 <HAL_TIM_ConfigClockSource+0x15a>
 8007e20:	2b20      	cmp	r3, #32
 8007e22:	d867      	bhi.n	8007ef4 <HAL_TIM_ConfigClockSource+0x16c>
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d05c      	beq.n	8007ee2 <HAL_TIM_ConfigClockSource+0x15a>
 8007e28:	2b10      	cmp	r3, #16
 8007e2a:	d05a      	beq.n	8007ee2 <HAL_TIM_ConfigClockSource+0x15a>
 8007e2c:	e062      	b.n	8007ef4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007e3e:	f000 fb3b 	bl	80084b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	689b      	ldr	r3, [r3, #8]
 8007e48:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007e4a:	68bb      	ldr	r3, [r7, #8]
 8007e4c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007e50:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	68ba      	ldr	r2, [r7, #8]
 8007e58:	609a      	str	r2, [r3, #8]
      break;
 8007e5a:	e04f      	b.n	8007efc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007e6c:	f000 fb24 	bl	80084b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	689a      	ldr	r2, [r3, #8]
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007e7e:	609a      	str	r2, [r3, #8]
      break;
 8007e80:	e03c      	b.n	8007efc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e8e:	461a      	mov	r2, r3
 8007e90:	f000 fa98 	bl	80083c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	2150      	movs	r1, #80	@ 0x50
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	f000 faf1 	bl	8008482 <TIM_ITRx_SetConfig>
      break;
 8007ea0:	e02c      	b.n	8007efc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007eae:	461a      	mov	r2, r3
 8007eb0:	f000 fab7 	bl	8008422 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	2160      	movs	r1, #96	@ 0x60
 8007eba:	4618      	mov	r0, r3
 8007ebc:	f000 fae1 	bl	8008482 <TIM_ITRx_SetConfig>
      break;
 8007ec0:	e01c      	b.n	8007efc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ece:	461a      	mov	r2, r3
 8007ed0:	f000 fa78 	bl	80083c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	2140      	movs	r1, #64	@ 0x40
 8007eda:	4618      	mov	r0, r3
 8007edc:	f000 fad1 	bl	8008482 <TIM_ITRx_SetConfig>
      break;
 8007ee0:	e00c      	b.n	8007efc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681a      	ldr	r2, [r3, #0]
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	4619      	mov	r1, r3
 8007eec:	4610      	mov	r0, r2
 8007eee:	f000 fac8 	bl	8008482 <TIM_ITRx_SetConfig>
      break;
 8007ef2:	e003      	b.n	8007efc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	73fb      	strb	r3, [r7, #15]
      break;
 8007ef8:	e000      	b.n	8007efc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007efa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2201      	movs	r2, #1
 8007f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2200      	movs	r2, #0
 8007f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3710      	adds	r7, #16
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}
	...

08007f18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b085      	sub	sp, #20
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	4a43      	ldr	r2, [pc, #268]	@ (8008038 <TIM_Base_SetConfig+0x120>)
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	d013      	beq.n	8007f58 <TIM_Base_SetConfig+0x40>
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f36:	d00f      	beq.n	8007f58 <TIM_Base_SetConfig+0x40>
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	4a40      	ldr	r2, [pc, #256]	@ (800803c <TIM_Base_SetConfig+0x124>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d00b      	beq.n	8007f58 <TIM_Base_SetConfig+0x40>
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	4a3f      	ldr	r2, [pc, #252]	@ (8008040 <TIM_Base_SetConfig+0x128>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d007      	beq.n	8007f58 <TIM_Base_SetConfig+0x40>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	4a3e      	ldr	r2, [pc, #248]	@ (8008044 <TIM_Base_SetConfig+0x12c>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d003      	beq.n	8007f58 <TIM_Base_SetConfig+0x40>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	4a3d      	ldr	r2, [pc, #244]	@ (8008048 <TIM_Base_SetConfig+0x130>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d108      	bne.n	8007f6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	685b      	ldr	r3, [r3, #4]
 8007f64:	68fa      	ldr	r2, [r7, #12]
 8007f66:	4313      	orrs	r3, r2
 8007f68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	4a32      	ldr	r2, [pc, #200]	@ (8008038 <TIM_Base_SetConfig+0x120>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d02b      	beq.n	8007fca <TIM_Base_SetConfig+0xb2>
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f78:	d027      	beq.n	8007fca <TIM_Base_SetConfig+0xb2>
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	4a2f      	ldr	r2, [pc, #188]	@ (800803c <TIM_Base_SetConfig+0x124>)
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d023      	beq.n	8007fca <TIM_Base_SetConfig+0xb2>
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	4a2e      	ldr	r2, [pc, #184]	@ (8008040 <TIM_Base_SetConfig+0x128>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d01f      	beq.n	8007fca <TIM_Base_SetConfig+0xb2>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	4a2d      	ldr	r2, [pc, #180]	@ (8008044 <TIM_Base_SetConfig+0x12c>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d01b      	beq.n	8007fca <TIM_Base_SetConfig+0xb2>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	4a2c      	ldr	r2, [pc, #176]	@ (8008048 <TIM_Base_SetConfig+0x130>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d017      	beq.n	8007fca <TIM_Base_SetConfig+0xb2>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	4a2b      	ldr	r2, [pc, #172]	@ (800804c <TIM_Base_SetConfig+0x134>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d013      	beq.n	8007fca <TIM_Base_SetConfig+0xb2>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	4a2a      	ldr	r2, [pc, #168]	@ (8008050 <TIM_Base_SetConfig+0x138>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d00f      	beq.n	8007fca <TIM_Base_SetConfig+0xb2>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	4a29      	ldr	r2, [pc, #164]	@ (8008054 <TIM_Base_SetConfig+0x13c>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d00b      	beq.n	8007fca <TIM_Base_SetConfig+0xb2>
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	4a28      	ldr	r2, [pc, #160]	@ (8008058 <TIM_Base_SetConfig+0x140>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d007      	beq.n	8007fca <TIM_Base_SetConfig+0xb2>
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	4a27      	ldr	r2, [pc, #156]	@ (800805c <TIM_Base_SetConfig+0x144>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d003      	beq.n	8007fca <TIM_Base_SetConfig+0xb2>
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	4a26      	ldr	r2, [pc, #152]	@ (8008060 <TIM_Base_SetConfig+0x148>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d108      	bne.n	8007fdc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007fd0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	68db      	ldr	r3, [r3, #12]
 8007fd6:	68fa      	ldr	r2, [r7, #12]
 8007fd8:	4313      	orrs	r3, r2
 8007fda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	695b      	ldr	r3, [r3, #20]
 8007fe6:	4313      	orrs	r3, r2
 8007fe8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	689a      	ldr	r2, [r3, #8]
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	681a      	ldr	r2, [r3, #0]
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	4a0e      	ldr	r2, [pc, #56]	@ (8008038 <TIM_Base_SetConfig+0x120>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d003      	beq.n	800800a <TIM_Base_SetConfig+0xf2>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	4a10      	ldr	r2, [pc, #64]	@ (8008048 <TIM_Base_SetConfig+0x130>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d103      	bne.n	8008012 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	691a      	ldr	r2, [r3, #16]
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f043 0204 	orr.w	r2, r3, #4
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2201      	movs	r2, #1
 8008022:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	68fa      	ldr	r2, [r7, #12]
 8008028:	601a      	str	r2, [r3, #0]
}
 800802a:	bf00      	nop
 800802c:	3714      	adds	r7, #20
 800802e:	46bd      	mov	sp, r7
 8008030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008034:	4770      	bx	lr
 8008036:	bf00      	nop
 8008038:	40010000 	.word	0x40010000
 800803c:	40000400 	.word	0x40000400
 8008040:	40000800 	.word	0x40000800
 8008044:	40000c00 	.word	0x40000c00
 8008048:	40010400 	.word	0x40010400
 800804c:	40014000 	.word	0x40014000
 8008050:	40014400 	.word	0x40014400
 8008054:	40014800 	.word	0x40014800
 8008058:	40001800 	.word	0x40001800
 800805c:	40001c00 	.word	0x40001c00
 8008060:	40002000 	.word	0x40002000

08008064 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008064:	b480      	push	{r7}
 8008066:	b087      	sub	sp, #28
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
 800806c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6a1b      	ldr	r3, [r3, #32]
 8008072:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6a1b      	ldr	r3, [r3, #32]
 8008078:	f023 0201 	bic.w	r2, r3, #1
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	685b      	ldr	r3, [r3, #4]
 8008084:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	699b      	ldr	r3, [r3, #24]
 800808a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008092:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	f023 0303 	bic.w	r3, r3, #3
 800809a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	68fa      	ldr	r2, [r7, #12]
 80080a2:	4313      	orrs	r3, r2
 80080a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80080a6:	697b      	ldr	r3, [r7, #20]
 80080a8:	f023 0302 	bic.w	r3, r3, #2
 80080ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	689b      	ldr	r3, [r3, #8]
 80080b2:	697a      	ldr	r2, [r7, #20]
 80080b4:	4313      	orrs	r3, r2
 80080b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	4a20      	ldr	r2, [pc, #128]	@ (800813c <TIM_OC1_SetConfig+0xd8>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d003      	beq.n	80080c8 <TIM_OC1_SetConfig+0x64>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	4a1f      	ldr	r2, [pc, #124]	@ (8008140 <TIM_OC1_SetConfig+0xdc>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d10c      	bne.n	80080e2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80080c8:	697b      	ldr	r3, [r7, #20]
 80080ca:	f023 0308 	bic.w	r3, r3, #8
 80080ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	68db      	ldr	r3, [r3, #12]
 80080d4:	697a      	ldr	r2, [r7, #20]
 80080d6:	4313      	orrs	r3, r2
 80080d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80080da:	697b      	ldr	r3, [r7, #20]
 80080dc:	f023 0304 	bic.w	r3, r3, #4
 80080e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	4a15      	ldr	r2, [pc, #84]	@ (800813c <TIM_OC1_SetConfig+0xd8>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d003      	beq.n	80080f2 <TIM_OC1_SetConfig+0x8e>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	4a14      	ldr	r2, [pc, #80]	@ (8008140 <TIM_OC1_SetConfig+0xdc>)
 80080ee:	4293      	cmp	r3, r2
 80080f0:	d111      	bne.n	8008116 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80080f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80080fa:	693b      	ldr	r3, [r7, #16]
 80080fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008100:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	695b      	ldr	r3, [r3, #20]
 8008106:	693a      	ldr	r2, [r7, #16]
 8008108:	4313      	orrs	r3, r2
 800810a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	699b      	ldr	r3, [r3, #24]
 8008110:	693a      	ldr	r2, [r7, #16]
 8008112:	4313      	orrs	r3, r2
 8008114:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	693a      	ldr	r2, [r7, #16]
 800811a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	68fa      	ldr	r2, [r7, #12]
 8008120:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	685a      	ldr	r2, [r3, #4]
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	697a      	ldr	r2, [r7, #20]
 800812e:	621a      	str	r2, [r3, #32]
}
 8008130:	bf00      	nop
 8008132:	371c      	adds	r7, #28
 8008134:	46bd      	mov	sp, r7
 8008136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813a:	4770      	bx	lr
 800813c:	40010000 	.word	0x40010000
 8008140:	40010400 	.word	0x40010400

08008144 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008144:	b480      	push	{r7}
 8008146:	b087      	sub	sp, #28
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
 800814c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6a1b      	ldr	r3, [r3, #32]
 8008152:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	6a1b      	ldr	r3, [r3, #32]
 8008158:	f023 0210 	bic.w	r2, r3, #16
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	685b      	ldr	r3, [r3, #4]
 8008164:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	699b      	ldr	r3, [r3, #24]
 800816a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008172:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800817a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	021b      	lsls	r3, r3, #8
 8008182:	68fa      	ldr	r2, [r7, #12]
 8008184:	4313      	orrs	r3, r2
 8008186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008188:	697b      	ldr	r3, [r7, #20]
 800818a:	f023 0320 	bic.w	r3, r3, #32
 800818e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	689b      	ldr	r3, [r3, #8]
 8008194:	011b      	lsls	r3, r3, #4
 8008196:	697a      	ldr	r2, [r7, #20]
 8008198:	4313      	orrs	r3, r2
 800819a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	4a22      	ldr	r2, [pc, #136]	@ (8008228 <TIM_OC2_SetConfig+0xe4>)
 80081a0:	4293      	cmp	r3, r2
 80081a2:	d003      	beq.n	80081ac <TIM_OC2_SetConfig+0x68>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	4a21      	ldr	r2, [pc, #132]	@ (800822c <TIM_OC2_SetConfig+0xe8>)
 80081a8:	4293      	cmp	r3, r2
 80081aa:	d10d      	bne.n	80081c8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80081ac:	697b      	ldr	r3, [r7, #20]
 80081ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80081b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	68db      	ldr	r3, [r3, #12]
 80081b8:	011b      	lsls	r3, r3, #4
 80081ba:	697a      	ldr	r2, [r7, #20]
 80081bc:	4313      	orrs	r3, r2
 80081be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081c6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	4a17      	ldr	r2, [pc, #92]	@ (8008228 <TIM_OC2_SetConfig+0xe4>)
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d003      	beq.n	80081d8 <TIM_OC2_SetConfig+0x94>
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	4a16      	ldr	r2, [pc, #88]	@ (800822c <TIM_OC2_SetConfig+0xe8>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d113      	bne.n	8008200 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80081d8:	693b      	ldr	r3, [r7, #16]
 80081da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80081de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80081e0:	693b      	ldr	r3, [r7, #16]
 80081e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80081e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	695b      	ldr	r3, [r3, #20]
 80081ec:	009b      	lsls	r3, r3, #2
 80081ee:	693a      	ldr	r2, [r7, #16]
 80081f0:	4313      	orrs	r3, r2
 80081f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	699b      	ldr	r3, [r3, #24]
 80081f8:	009b      	lsls	r3, r3, #2
 80081fa:	693a      	ldr	r2, [r7, #16]
 80081fc:	4313      	orrs	r3, r2
 80081fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	693a      	ldr	r2, [r7, #16]
 8008204:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	68fa      	ldr	r2, [r7, #12]
 800820a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	685a      	ldr	r2, [r3, #4]
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	697a      	ldr	r2, [r7, #20]
 8008218:	621a      	str	r2, [r3, #32]
}
 800821a:	bf00      	nop
 800821c:	371c      	adds	r7, #28
 800821e:	46bd      	mov	sp, r7
 8008220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008224:	4770      	bx	lr
 8008226:	bf00      	nop
 8008228:	40010000 	.word	0x40010000
 800822c:	40010400 	.word	0x40010400

08008230 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008230:	b480      	push	{r7}
 8008232:	b087      	sub	sp, #28
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6a1b      	ldr	r3, [r3, #32]
 800823e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6a1b      	ldr	r3, [r3, #32]
 8008244:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	685b      	ldr	r3, [r3, #4]
 8008250:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	69db      	ldr	r3, [r3, #28]
 8008256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800825e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	f023 0303 	bic.w	r3, r3, #3
 8008266:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	68fa      	ldr	r2, [r7, #12]
 800826e:	4313      	orrs	r3, r2
 8008270:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008278:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	689b      	ldr	r3, [r3, #8]
 800827e:	021b      	lsls	r3, r3, #8
 8008280:	697a      	ldr	r2, [r7, #20]
 8008282:	4313      	orrs	r3, r2
 8008284:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	4a21      	ldr	r2, [pc, #132]	@ (8008310 <TIM_OC3_SetConfig+0xe0>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d003      	beq.n	8008296 <TIM_OC3_SetConfig+0x66>
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	4a20      	ldr	r2, [pc, #128]	@ (8008314 <TIM_OC3_SetConfig+0xe4>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d10d      	bne.n	80082b2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800829c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	68db      	ldr	r3, [r3, #12]
 80082a2:	021b      	lsls	r3, r3, #8
 80082a4:	697a      	ldr	r2, [r7, #20]
 80082a6:	4313      	orrs	r3, r2
 80082a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80082b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	4a16      	ldr	r2, [pc, #88]	@ (8008310 <TIM_OC3_SetConfig+0xe0>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d003      	beq.n	80082c2 <TIM_OC3_SetConfig+0x92>
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	4a15      	ldr	r2, [pc, #84]	@ (8008314 <TIM_OC3_SetConfig+0xe4>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d113      	bne.n	80082ea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80082c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80082ca:	693b      	ldr	r3, [r7, #16]
 80082cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80082d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	695b      	ldr	r3, [r3, #20]
 80082d6:	011b      	lsls	r3, r3, #4
 80082d8:	693a      	ldr	r2, [r7, #16]
 80082da:	4313      	orrs	r3, r2
 80082dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	699b      	ldr	r3, [r3, #24]
 80082e2:	011b      	lsls	r3, r3, #4
 80082e4:	693a      	ldr	r2, [r7, #16]
 80082e6:	4313      	orrs	r3, r2
 80082e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	693a      	ldr	r2, [r7, #16]
 80082ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	68fa      	ldr	r2, [r7, #12]
 80082f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	685a      	ldr	r2, [r3, #4]
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	697a      	ldr	r2, [r7, #20]
 8008302:	621a      	str	r2, [r3, #32]
}
 8008304:	bf00      	nop
 8008306:	371c      	adds	r7, #28
 8008308:	46bd      	mov	sp, r7
 800830a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830e:	4770      	bx	lr
 8008310:	40010000 	.word	0x40010000
 8008314:	40010400 	.word	0x40010400

08008318 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008318:	b480      	push	{r7}
 800831a:	b087      	sub	sp, #28
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
 8008320:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6a1b      	ldr	r3, [r3, #32]
 8008326:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6a1b      	ldr	r3, [r3, #32]
 800832c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	69db      	ldr	r3, [r3, #28]
 800833e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008346:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800834e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	021b      	lsls	r3, r3, #8
 8008356:	68fa      	ldr	r2, [r7, #12]
 8008358:	4313      	orrs	r3, r2
 800835a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008362:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	689b      	ldr	r3, [r3, #8]
 8008368:	031b      	lsls	r3, r3, #12
 800836a:	693a      	ldr	r2, [r7, #16]
 800836c:	4313      	orrs	r3, r2
 800836e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	4a12      	ldr	r2, [pc, #72]	@ (80083bc <TIM_OC4_SetConfig+0xa4>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d003      	beq.n	8008380 <TIM_OC4_SetConfig+0x68>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	4a11      	ldr	r2, [pc, #68]	@ (80083c0 <TIM_OC4_SetConfig+0xa8>)
 800837c:	4293      	cmp	r3, r2
 800837e:	d109      	bne.n	8008394 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008380:	697b      	ldr	r3, [r7, #20]
 8008382:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008386:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	695b      	ldr	r3, [r3, #20]
 800838c:	019b      	lsls	r3, r3, #6
 800838e:	697a      	ldr	r2, [r7, #20]
 8008390:	4313      	orrs	r3, r2
 8008392:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	697a      	ldr	r2, [r7, #20]
 8008398:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	68fa      	ldr	r2, [r7, #12]
 800839e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	685a      	ldr	r2, [r3, #4]
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	693a      	ldr	r2, [r7, #16]
 80083ac:	621a      	str	r2, [r3, #32]
}
 80083ae:	bf00      	nop
 80083b0:	371c      	adds	r7, #28
 80083b2:	46bd      	mov	sp, r7
 80083b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b8:	4770      	bx	lr
 80083ba:	bf00      	nop
 80083bc:	40010000 	.word	0x40010000
 80083c0:	40010400 	.word	0x40010400

080083c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80083c4:	b480      	push	{r7}
 80083c6:	b087      	sub	sp, #28
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	60f8      	str	r0, [r7, #12]
 80083cc:	60b9      	str	r1, [r7, #8]
 80083ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	6a1b      	ldr	r3, [r3, #32]
 80083d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	6a1b      	ldr	r3, [r3, #32]
 80083da:	f023 0201 	bic.w	r2, r3, #1
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	699b      	ldr	r3, [r3, #24]
 80083e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80083e8:	693b      	ldr	r3, [r7, #16]
 80083ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80083ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	011b      	lsls	r3, r3, #4
 80083f4:	693a      	ldr	r2, [r7, #16]
 80083f6:	4313      	orrs	r3, r2
 80083f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80083fa:	697b      	ldr	r3, [r7, #20]
 80083fc:	f023 030a 	bic.w	r3, r3, #10
 8008400:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008402:	697a      	ldr	r2, [r7, #20]
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	4313      	orrs	r3, r2
 8008408:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	693a      	ldr	r2, [r7, #16]
 800840e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	697a      	ldr	r2, [r7, #20]
 8008414:	621a      	str	r2, [r3, #32]
}
 8008416:	bf00      	nop
 8008418:	371c      	adds	r7, #28
 800841a:	46bd      	mov	sp, r7
 800841c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008420:	4770      	bx	lr

08008422 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008422:	b480      	push	{r7}
 8008424:	b087      	sub	sp, #28
 8008426:	af00      	add	r7, sp, #0
 8008428:	60f8      	str	r0, [r7, #12]
 800842a:	60b9      	str	r1, [r7, #8]
 800842c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	6a1b      	ldr	r3, [r3, #32]
 8008432:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	6a1b      	ldr	r3, [r3, #32]
 8008438:	f023 0210 	bic.w	r2, r3, #16
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	699b      	ldr	r3, [r3, #24]
 8008444:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008446:	693b      	ldr	r3, [r7, #16]
 8008448:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800844c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	031b      	lsls	r3, r3, #12
 8008452:	693a      	ldr	r2, [r7, #16]
 8008454:	4313      	orrs	r3, r2
 8008456:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800845e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	011b      	lsls	r3, r3, #4
 8008464:	697a      	ldr	r2, [r7, #20]
 8008466:	4313      	orrs	r3, r2
 8008468:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	693a      	ldr	r2, [r7, #16]
 800846e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	697a      	ldr	r2, [r7, #20]
 8008474:	621a      	str	r2, [r3, #32]
}
 8008476:	bf00      	nop
 8008478:	371c      	adds	r7, #28
 800847a:	46bd      	mov	sp, r7
 800847c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008480:	4770      	bx	lr

08008482 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008482:	b480      	push	{r7}
 8008484:	b085      	sub	sp, #20
 8008486:	af00      	add	r7, sp, #0
 8008488:	6078      	str	r0, [r7, #4]
 800848a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	689b      	ldr	r3, [r3, #8]
 8008490:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008498:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800849a:	683a      	ldr	r2, [r7, #0]
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	4313      	orrs	r3, r2
 80084a0:	f043 0307 	orr.w	r3, r3, #7
 80084a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	68fa      	ldr	r2, [r7, #12]
 80084aa:	609a      	str	r2, [r3, #8]
}
 80084ac:	bf00      	nop
 80084ae:	3714      	adds	r7, #20
 80084b0:	46bd      	mov	sp, r7
 80084b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b6:	4770      	bx	lr

080084b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80084b8:	b480      	push	{r7}
 80084ba:	b087      	sub	sp, #28
 80084bc:	af00      	add	r7, sp, #0
 80084be:	60f8      	str	r0, [r7, #12]
 80084c0:	60b9      	str	r1, [r7, #8]
 80084c2:	607a      	str	r2, [r7, #4]
 80084c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	689b      	ldr	r3, [r3, #8]
 80084ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80084cc:	697b      	ldr	r3, [r7, #20]
 80084ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80084d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	021a      	lsls	r2, r3, #8
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	431a      	orrs	r2, r3
 80084dc:	68bb      	ldr	r3, [r7, #8]
 80084de:	4313      	orrs	r3, r2
 80084e0:	697a      	ldr	r2, [r7, #20]
 80084e2:	4313      	orrs	r3, r2
 80084e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	697a      	ldr	r2, [r7, #20]
 80084ea:	609a      	str	r2, [r3, #8]
}
 80084ec:	bf00      	nop
 80084ee:	371c      	adds	r7, #28
 80084f0:	46bd      	mov	sp, r7
 80084f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f6:	4770      	bx	lr

080084f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80084f8:	b480      	push	{r7}
 80084fa:	b087      	sub	sp, #28
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	60f8      	str	r0, [r7, #12]
 8008500:	60b9      	str	r1, [r7, #8]
 8008502:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	f003 031f 	and.w	r3, r3, #31
 800850a:	2201      	movs	r2, #1
 800850c:	fa02 f303 	lsl.w	r3, r2, r3
 8008510:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	6a1a      	ldr	r2, [r3, #32]
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	43db      	mvns	r3, r3
 800851a:	401a      	ands	r2, r3
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	6a1a      	ldr	r2, [r3, #32]
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	f003 031f 	and.w	r3, r3, #31
 800852a:	6879      	ldr	r1, [r7, #4]
 800852c:	fa01 f303 	lsl.w	r3, r1, r3
 8008530:	431a      	orrs	r2, r3
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	621a      	str	r2, [r3, #32]
}
 8008536:	bf00      	nop
 8008538:	371c      	adds	r7, #28
 800853a:	46bd      	mov	sp, r7
 800853c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008540:	4770      	bx	lr
	...

08008544 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008544:	b480      	push	{r7}
 8008546:	b085      	sub	sp, #20
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
 800854c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008554:	2b01      	cmp	r3, #1
 8008556:	d101      	bne.n	800855c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008558:	2302      	movs	r3, #2
 800855a:	e05a      	b.n	8008612 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2201      	movs	r2, #1
 8008560:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2202      	movs	r2, #2
 8008568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	689b      	ldr	r3, [r3, #8]
 800857a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008582:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	68fa      	ldr	r2, [r7, #12]
 800858a:	4313      	orrs	r3, r2
 800858c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	68fa      	ldr	r2, [r7, #12]
 8008594:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	4a21      	ldr	r2, [pc, #132]	@ (8008620 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800859c:	4293      	cmp	r3, r2
 800859e:	d022      	beq.n	80085e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085a8:	d01d      	beq.n	80085e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	4a1d      	ldr	r2, [pc, #116]	@ (8008624 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d018      	beq.n	80085e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	4a1b      	ldr	r2, [pc, #108]	@ (8008628 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d013      	beq.n	80085e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	4a1a      	ldr	r2, [pc, #104]	@ (800862c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80085c4:	4293      	cmp	r3, r2
 80085c6:	d00e      	beq.n	80085e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	4a18      	ldr	r2, [pc, #96]	@ (8008630 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d009      	beq.n	80085e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	4a17      	ldr	r2, [pc, #92]	@ (8008634 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80085d8:	4293      	cmp	r3, r2
 80085da:	d004      	beq.n	80085e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	4a15      	ldr	r2, [pc, #84]	@ (8008638 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d10c      	bne.n	8008600 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80085e6:	68bb      	ldr	r3, [r7, #8]
 80085e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80085ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	685b      	ldr	r3, [r3, #4]
 80085f2:	68ba      	ldr	r2, [r7, #8]
 80085f4:	4313      	orrs	r3, r2
 80085f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	68ba      	ldr	r2, [r7, #8]
 80085fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2201      	movs	r2, #1
 8008604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2200      	movs	r2, #0
 800860c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008610:	2300      	movs	r3, #0
}
 8008612:	4618      	mov	r0, r3
 8008614:	3714      	adds	r7, #20
 8008616:	46bd      	mov	sp, r7
 8008618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861c:	4770      	bx	lr
 800861e:	bf00      	nop
 8008620:	40010000 	.word	0x40010000
 8008624:	40000400 	.word	0x40000400
 8008628:	40000800 	.word	0x40000800
 800862c:	40000c00 	.word	0x40000c00
 8008630:	40010400 	.word	0x40010400
 8008634:	40014000 	.word	0x40014000
 8008638:	40001800 	.word	0x40001800

0800863c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800863c:	b480      	push	{r7}
 800863e:	b085      	sub	sp, #20
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
 8008644:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008646:	2300      	movs	r3, #0
 8008648:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008650:	2b01      	cmp	r3, #1
 8008652:	d101      	bne.n	8008658 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008654:	2302      	movs	r3, #2
 8008656:	e03d      	b.n	80086d4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2201      	movs	r2, #1
 800865c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	68db      	ldr	r3, [r3, #12]
 800866a:	4313      	orrs	r3, r2
 800866c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	689b      	ldr	r3, [r3, #8]
 8008678:	4313      	orrs	r3, r2
 800867a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	685b      	ldr	r3, [r3, #4]
 8008686:	4313      	orrs	r3, r2
 8008688:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4313      	orrs	r3, r2
 8008696:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	691b      	ldr	r3, [r3, #16]
 80086a2:	4313      	orrs	r3, r2
 80086a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	695b      	ldr	r3, [r3, #20]
 80086b0:	4313      	orrs	r3, r2
 80086b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	69db      	ldr	r3, [r3, #28]
 80086be:	4313      	orrs	r3, r2
 80086c0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	68fa      	ldr	r2, [r7, #12]
 80086c8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2200      	movs	r2, #0
 80086ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80086d2:	2300      	movs	r3, #0
}
 80086d4:	4618      	mov	r0, r3
 80086d6:	3714      	adds	r7, #20
 80086d8:	46bd      	mov	sp, r7
 80086da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086de:	4770      	bx	lr

080086e0 <__cvt>:
 80086e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80086e4:	ec57 6b10 	vmov	r6, r7, d0
 80086e8:	2f00      	cmp	r7, #0
 80086ea:	460c      	mov	r4, r1
 80086ec:	4619      	mov	r1, r3
 80086ee:	463b      	mov	r3, r7
 80086f0:	bfbb      	ittet	lt
 80086f2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80086f6:	461f      	movlt	r7, r3
 80086f8:	2300      	movge	r3, #0
 80086fa:	232d      	movlt	r3, #45	@ 0x2d
 80086fc:	700b      	strb	r3, [r1, #0]
 80086fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008700:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008704:	4691      	mov	r9, r2
 8008706:	f023 0820 	bic.w	r8, r3, #32
 800870a:	bfbc      	itt	lt
 800870c:	4632      	movlt	r2, r6
 800870e:	4616      	movlt	r6, r2
 8008710:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008714:	d005      	beq.n	8008722 <__cvt+0x42>
 8008716:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800871a:	d100      	bne.n	800871e <__cvt+0x3e>
 800871c:	3401      	adds	r4, #1
 800871e:	2102      	movs	r1, #2
 8008720:	e000      	b.n	8008724 <__cvt+0x44>
 8008722:	2103      	movs	r1, #3
 8008724:	ab03      	add	r3, sp, #12
 8008726:	9301      	str	r3, [sp, #4]
 8008728:	ab02      	add	r3, sp, #8
 800872a:	9300      	str	r3, [sp, #0]
 800872c:	ec47 6b10 	vmov	d0, r6, r7
 8008730:	4653      	mov	r3, sl
 8008732:	4622      	mov	r2, r4
 8008734:	f000 ff6c 	bl	8009610 <_dtoa_r>
 8008738:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800873c:	4605      	mov	r5, r0
 800873e:	d119      	bne.n	8008774 <__cvt+0x94>
 8008740:	f019 0f01 	tst.w	r9, #1
 8008744:	d00e      	beq.n	8008764 <__cvt+0x84>
 8008746:	eb00 0904 	add.w	r9, r0, r4
 800874a:	2200      	movs	r2, #0
 800874c:	2300      	movs	r3, #0
 800874e:	4630      	mov	r0, r6
 8008750:	4639      	mov	r1, r7
 8008752:	f7f8 f9b9 	bl	8000ac8 <__aeabi_dcmpeq>
 8008756:	b108      	cbz	r0, 800875c <__cvt+0x7c>
 8008758:	f8cd 900c 	str.w	r9, [sp, #12]
 800875c:	2230      	movs	r2, #48	@ 0x30
 800875e:	9b03      	ldr	r3, [sp, #12]
 8008760:	454b      	cmp	r3, r9
 8008762:	d31e      	bcc.n	80087a2 <__cvt+0xc2>
 8008764:	9b03      	ldr	r3, [sp, #12]
 8008766:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008768:	1b5b      	subs	r3, r3, r5
 800876a:	4628      	mov	r0, r5
 800876c:	6013      	str	r3, [r2, #0]
 800876e:	b004      	add	sp, #16
 8008770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008774:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008778:	eb00 0904 	add.w	r9, r0, r4
 800877c:	d1e5      	bne.n	800874a <__cvt+0x6a>
 800877e:	7803      	ldrb	r3, [r0, #0]
 8008780:	2b30      	cmp	r3, #48	@ 0x30
 8008782:	d10a      	bne.n	800879a <__cvt+0xba>
 8008784:	2200      	movs	r2, #0
 8008786:	2300      	movs	r3, #0
 8008788:	4630      	mov	r0, r6
 800878a:	4639      	mov	r1, r7
 800878c:	f7f8 f99c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008790:	b918      	cbnz	r0, 800879a <__cvt+0xba>
 8008792:	f1c4 0401 	rsb	r4, r4, #1
 8008796:	f8ca 4000 	str.w	r4, [sl]
 800879a:	f8da 3000 	ldr.w	r3, [sl]
 800879e:	4499      	add	r9, r3
 80087a0:	e7d3      	b.n	800874a <__cvt+0x6a>
 80087a2:	1c59      	adds	r1, r3, #1
 80087a4:	9103      	str	r1, [sp, #12]
 80087a6:	701a      	strb	r2, [r3, #0]
 80087a8:	e7d9      	b.n	800875e <__cvt+0x7e>

080087aa <__exponent>:
 80087aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80087ac:	2900      	cmp	r1, #0
 80087ae:	bfba      	itte	lt
 80087b0:	4249      	neglt	r1, r1
 80087b2:	232d      	movlt	r3, #45	@ 0x2d
 80087b4:	232b      	movge	r3, #43	@ 0x2b
 80087b6:	2909      	cmp	r1, #9
 80087b8:	7002      	strb	r2, [r0, #0]
 80087ba:	7043      	strb	r3, [r0, #1]
 80087bc:	dd29      	ble.n	8008812 <__exponent+0x68>
 80087be:	f10d 0307 	add.w	r3, sp, #7
 80087c2:	461d      	mov	r5, r3
 80087c4:	270a      	movs	r7, #10
 80087c6:	461a      	mov	r2, r3
 80087c8:	fbb1 f6f7 	udiv	r6, r1, r7
 80087cc:	fb07 1416 	mls	r4, r7, r6, r1
 80087d0:	3430      	adds	r4, #48	@ 0x30
 80087d2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80087d6:	460c      	mov	r4, r1
 80087d8:	2c63      	cmp	r4, #99	@ 0x63
 80087da:	f103 33ff 	add.w	r3, r3, #4294967295
 80087de:	4631      	mov	r1, r6
 80087e0:	dcf1      	bgt.n	80087c6 <__exponent+0x1c>
 80087e2:	3130      	adds	r1, #48	@ 0x30
 80087e4:	1e94      	subs	r4, r2, #2
 80087e6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80087ea:	1c41      	adds	r1, r0, #1
 80087ec:	4623      	mov	r3, r4
 80087ee:	42ab      	cmp	r3, r5
 80087f0:	d30a      	bcc.n	8008808 <__exponent+0x5e>
 80087f2:	f10d 0309 	add.w	r3, sp, #9
 80087f6:	1a9b      	subs	r3, r3, r2
 80087f8:	42ac      	cmp	r4, r5
 80087fa:	bf88      	it	hi
 80087fc:	2300      	movhi	r3, #0
 80087fe:	3302      	adds	r3, #2
 8008800:	4403      	add	r3, r0
 8008802:	1a18      	subs	r0, r3, r0
 8008804:	b003      	add	sp, #12
 8008806:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008808:	f813 6b01 	ldrb.w	r6, [r3], #1
 800880c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008810:	e7ed      	b.n	80087ee <__exponent+0x44>
 8008812:	2330      	movs	r3, #48	@ 0x30
 8008814:	3130      	adds	r1, #48	@ 0x30
 8008816:	7083      	strb	r3, [r0, #2]
 8008818:	70c1      	strb	r1, [r0, #3]
 800881a:	1d03      	adds	r3, r0, #4
 800881c:	e7f1      	b.n	8008802 <__exponent+0x58>
	...

08008820 <_printf_float>:
 8008820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008824:	b08d      	sub	sp, #52	@ 0x34
 8008826:	460c      	mov	r4, r1
 8008828:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800882c:	4616      	mov	r6, r2
 800882e:	461f      	mov	r7, r3
 8008830:	4605      	mov	r5, r0
 8008832:	f000 fddf 	bl	80093f4 <_localeconv_r>
 8008836:	6803      	ldr	r3, [r0, #0]
 8008838:	9304      	str	r3, [sp, #16]
 800883a:	4618      	mov	r0, r3
 800883c:	f7f7 fd18 	bl	8000270 <strlen>
 8008840:	2300      	movs	r3, #0
 8008842:	930a      	str	r3, [sp, #40]	@ 0x28
 8008844:	f8d8 3000 	ldr.w	r3, [r8]
 8008848:	9005      	str	r0, [sp, #20]
 800884a:	3307      	adds	r3, #7
 800884c:	f023 0307 	bic.w	r3, r3, #7
 8008850:	f103 0208 	add.w	r2, r3, #8
 8008854:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008858:	f8d4 b000 	ldr.w	fp, [r4]
 800885c:	f8c8 2000 	str.w	r2, [r8]
 8008860:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008864:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008868:	9307      	str	r3, [sp, #28]
 800886a:	f8cd 8018 	str.w	r8, [sp, #24]
 800886e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008872:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008876:	4b9c      	ldr	r3, [pc, #624]	@ (8008ae8 <_printf_float+0x2c8>)
 8008878:	f04f 32ff 	mov.w	r2, #4294967295
 800887c:	f7f8 f956 	bl	8000b2c <__aeabi_dcmpun>
 8008880:	bb70      	cbnz	r0, 80088e0 <_printf_float+0xc0>
 8008882:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008886:	4b98      	ldr	r3, [pc, #608]	@ (8008ae8 <_printf_float+0x2c8>)
 8008888:	f04f 32ff 	mov.w	r2, #4294967295
 800888c:	f7f8 f930 	bl	8000af0 <__aeabi_dcmple>
 8008890:	bb30      	cbnz	r0, 80088e0 <_printf_float+0xc0>
 8008892:	2200      	movs	r2, #0
 8008894:	2300      	movs	r3, #0
 8008896:	4640      	mov	r0, r8
 8008898:	4649      	mov	r1, r9
 800889a:	f7f8 f91f 	bl	8000adc <__aeabi_dcmplt>
 800889e:	b110      	cbz	r0, 80088a6 <_printf_float+0x86>
 80088a0:	232d      	movs	r3, #45	@ 0x2d
 80088a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80088a6:	4a91      	ldr	r2, [pc, #580]	@ (8008aec <_printf_float+0x2cc>)
 80088a8:	4b91      	ldr	r3, [pc, #580]	@ (8008af0 <_printf_float+0x2d0>)
 80088aa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80088ae:	bf8c      	ite	hi
 80088b0:	4690      	movhi	r8, r2
 80088b2:	4698      	movls	r8, r3
 80088b4:	2303      	movs	r3, #3
 80088b6:	6123      	str	r3, [r4, #16]
 80088b8:	f02b 0304 	bic.w	r3, fp, #4
 80088bc:	6023      	str	r3, [r4, #0]
 80088be:	f04f 0900 	mov.w	r9, #0
 80088c2:	9700      	str	r7, [sp, #0]
 80088c4:	4633      	mov	r3, r6
 80088c6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80088c8:	4621      	mov	r1, r4
 80088ca:	4628      	mov	r0, r5
 80088cc:	f000 f9d2 	bl	8008c74 <_printf_common>
 80088d0:	3001      	adds	r0, #1
 80088d2:	f040 808d 	bne.w	80089f0 <_printf_float+0x1d0>
 80088d6:	f04f 30ff 	mov.w	r0, #4294967295
 80088da:	b00d      	add	sp, #52	@ 0x34
 80088dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088e0:	4642      	mov	r2, r8
 80088e2:	464b      	mov	r3, r9
 80088e4:	4640      	mov	r0, r8
 80088e6:	4649      	mov	r1, r9
 80088e8:	f7f8 f920 	bl	8000b2c <__aeabi_dcmpun>
 80088ec:	b140      	cbz	r0, 8008900 <_printf_float+0xe0>
 80088ee:	464b      	mov	r3, r9
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	bfbc      	itt	lt
 80088f4:	232d      	movlt	r3, #45	@ 0x2d
 80088f6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80088fa:	4a7e      	ldr	r2, [pc, #504]	@ (8008af4 <_printf_float+0x2d4>)
 80088fc:	4b7e      	ldr	r3, [pc, #504]	@ (8008af8 <_printf_float+0x2d8>)
 80088fe:	e7d4      	b.n	80088aa <_printf_float+0x8a>
 8008900:	6863      	ldr	r3, [r4, #4]
 8008902:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008906:	9206      	str	r2, [sp, #24]
 8008908:	1c5a      	adds	r2, r3, #1
 800890a:	d13b      	bne.n	8008984 <_printf_float+0x164>
 800890c:	2306      	movs	r3, #6
 800890e:	6063      	str	r3, [r4, #4]
 8008910:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008914:	2300      	movs	r3, #0
 8008916:	6022      	str	r2, [r4, #0]
 8008918:	9303      	str	r3, [sp, #12]
 800891a:	ab0a      	add	r3, sp, #40	@ 0x28
 800891c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008920:	ab09      	add	r3, sp, #36	@ 0x24
 8008922:	9300      	str	r3, [sp, #0]
 8008924:	6861      	ldr	r1, [r4, #4]
 8008926:	ec49 8b10 	vmov	d0, r8, r9
 800892a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800892e:	4628      	mov	r0, r5
 8008930:	f7ff fed6 	bl	80086e0 <__cvt>
 8008934:	9b06      	ldr	r3, [sp, #24]
 8008936:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008938:	2b47      	cmp	r3, #71	@ 0x47
 800893a:	4680      	mov	r8, r0
 800893c:	d129      	bne.n	8008992 <_printf_float+0x172>
 800893e:	1cc8      	adds	r0, r1, #3
 8008940:	db02      	blt.n	8008948 <_printf_float+0x128>
 8008942:	6863      	ldr	r3, [r4, #4]
 8008944:	4299      	cmp	r1, r3
 8008946:	dd41      	ble.n	80089cc <_printf_float+0x1ac>
 8008948:	f1aa 0a02 	sub.w	sl, sl, #2
 800894c:	fa5f fa8a 	uxtb.w	sl, sl
 8008950:	3901      	subs	r1, #1
 8008952:	4652      	mov	r2, sl
 8008954:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008958:	9109      	str	r1, [sp, #36]	@ 0x24
 800895a:	f7ff ff26 	bl	80087aa <__exponent>
 800895e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008960:	1813      	adds	r3, r2, r0
 8008962:	2a01      	cmp	r2, #1
 8008964:	4681      	mov	r9, r0
 8008966:	6123      	str	r3, [r4, #16]
 8008968:	dc02      	bgt.n	8008970 <_printf_float+0x150>
 800896a:	6822      	ldr	r2, [r4, #0]
 800896c:	07d2      	lsls	r2, r2, #31
 800896e:	d501      	bpl.n	8008974 <_printf_float+0x154>
 8008970:	3301      	adds	r3, #1
 8008972:	6123      	str	r3, [r4, #16]
 8008974:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008978:	2b00      	cmp	r3, #0
 800897a:	d0a2      	beq.n	80088c2 <_printf_float+0xa2>
 800897c:	232d      	movs	r3, #45	@ 0x2d
 800897e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008982:	e79e      	b.n	80088c2 <_printf_float+0xa2>
 8008984:	9a06      	ldr	r2, [sp, #24]
 8008986:	2a47      	cmp	r2, #71	@ 0x47
 8008988:	d1c2      	bne.n	8008910 <_printf_float+0xf0>
 800898a:	2b00      	cmp	r3, #0
 800898c:	d1c0      	bne.n	8008910 <_printf_float+0xf0>
 800898e:	2301      	movs	r3, #1
 8008990:	e7bd      	b.n	800890e <_printf_float+0xee>
 8008992:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008996:	d9db      	bls.n	8008950 <_printf_float+0x130>
 8008998:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800899c:	d118      	bne.n	80089d0 <_printf_float+0x1b0>
 800899e:	2900      	cmp	r1, #0
 80089a0:	6863      	ldr	r3, [r4, #4]
 80089a2:	dd0b      	ble.n	80089bc <_printf_float+0x19c>
 80089a4:	6121      	str	r1, [r4, #16]
 80089a6:	b913      	cbnz	r3, 80089ae <_printf_float+0x18e>
 80089a8:	6822      	ldr	r2, [r4, #0]
 80089aa:	07d0      	lsls	r0, r2, #31
 80089ac:	d502      	bpl.n	80089b4 <_printf_float+0x194>
 80089ae:	3301      	adds	r3, #1
 80089b0:	440b      	add	r3, r1
 80089b2:	6123      	str	r3, [r4, #16]
 80089b4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80089b6:	f04f 0900 	mov.w	r9, #0
 80089ba:	e7db      	b.n	8008974 <_printf_float+0x154>
 80089bc:	b913      	cbnz	r3, 80089c4 <_printf_float+0x1a4>
 80089be:	6822      	ldr	r2, [r4, #0]
 80089c0:	07d2      	lsls	r2, r2, #31
 80089c2:	d501      	bpl.n	80089c8 <_printf_float+0x1a8>
 80089c4:	3302      	adds	r3, #2
 80089c6:	e7f4      	b.n	80089b2 <_printf_float+0x192>
 80089c8:	2301      	movs	r3, #1
 80089ca:	e7f2      	b.n	80089b2 <_printf_float+0x192>
 80089cc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80089d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80089d2:	4299      	cmp	r1, r3
 80089d4:	db05      	blt.n	80089e2 <_printf_float+0x1c2>
 80089d6:	6823      	ldr	r3, [r4, #0]
 80089d8:	6121      	str	r1, [r4, #16]
 80089da:	07d8      	lsls	r0, r3, #31
 80089dc:	d5ea      	bpl.n	80089b4 <_printf_float+0x194>
 80089de:	1c4b      	adds	r3, r1, #1
 80089e0:	e7e7      	b.n	80089b2 <_printf_float+0x192>
 80089e2:	2900      	cmp	r1, #0
 80089e4:	bfd4      	ite	le
 80089e6:	f1c1 0202 	rsble	r2, r1, #2
 80089ea:	2201      	movgt	r2, #1
 80089ec:	4413      	add	r3, r2
 80089ee:	e7e0      	b.n	80089b2 <_printf_float+0x192>
 80089f0:	6823      	ldr	r3, [r4, #0]
 80089f2:	055a      	lsls	r2, r3, #21
 80089f4:	d407      	bmi.n	8008a06 <_printf_float+0x1e6>
 80089f6:	6923      	ldr	r3, [r4, #16]
 80089f8:	4642      	mov	r2, r8
 80089fa:	4631      	mov	r1, r6
 80089fc:	4628      	mov	r0, r5
 80089fe:	47b8      	blx	r7
 8008a00:	3001      	adds	r0, #1
 8008a02:	d12b      	bne.n	8008a5c <_printf_float+0x23c>
 8008a04:	e767      	b.n	80088d6 <_printf_float+0xb6>
 8008a06:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008a0a:	f240 80dd 	bls.w	8008bc8 <_printf_float+0x3a8>
 8008a0e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008a12:	2200      	movs	r2, #0
 8008a14:	2300      	movs	r3, #0
 8008a16:	f7f8 f857 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a1a:	2800      	cmp	r0, #0
 8008a1c:	d033      	beq.n	8008a86 <_printf_float+0x266>
 8008a1e:	4a37      	ldr	r2, [pc, #220]	@ (8008afc <_printf_float+0x2dc>)
 8008a20:	2301      	movs	r3, #1
 8008a22:	4631      	mov	r1, r6
 8008a24:	4628      	mov	r0, r5
 8008a26:	47b8      	blx	r7
 8008a28:	3001      	adds	r0, #1
 8008a2a:	f43f af54 	beq.w	80088d6 <_printf_float+0xb6>
 8008a2e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008a32:	4543      	cmp	r3, r8
 8008a34:	db02      	blt.n	8008a3c <_printf_float+0x21c>
 8008a36:	6823      	ldr	r3, [r4, #0]
 8008a38:	07d8      	lsls	r0, r3, #31
 8008a3a:	d50f      	bpl.n	8008a5c <_printf_float+0x23c>
 8008a3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a40:	4631      	mov	r1, r6
 8008a42:	4628      	mov	r0, r5
 8008a44:	47b8      	blx	r7
 8008a46:	3001      	adds	r0, #1
 8008a48:	f43f af45 	beq.w	80088d6 <_printf_float+0xb6>
 8008a4c:	f04f 0900 	mov.w	r9, #0
 8008a50:	f108 38ff 	add.w	r8, r8, #4294967295
 8008a54:	f104 0a1a 	add.w	sl, r4, #26
 8008a58:	45c8      	cmp	r8, r9
 8008a5a:	dc09      	bgt.n	8008a70 <_printf_float+0x250>
 8008a5c:	6823      	ldr	r3, [r4, #0]
 8008a5e:	079b      	lsls	r3, r3, #30
 8008a60:	f100 8103 	bmi.w	8008c6a <_printf_float+0x44a>
 8008a64:	68e0      	ldr	r0, [r4, #12]
 8008a66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a68:	4298      	cmp	r0, r3
 8008a6a:	bfb8      	it	lt
 8008a6c:	4618      	movlt	r0, r3
 8008a6e:	e734      	b.n	80088da <_printf_float+0xba>
 8008a70:	2301      	movs	r3, #1
 8008a72:	4652      	mov	r2, sl
 8008a74:	4631      	mov	r1, r6
 8008a76:	4628      	mov	r0, r5
 8008a78:	47b8      	blx	r7
 8008a7a:	3001      	adds	r0, #1
 8008a7c:	f43f af2b 	beq.w	80088d6 <_printf_float+0xb6>
 8008a80:	f109 0901 	add.w	r9, r9, #1
 8008a84:	e7e8      	b.n	8008a58 <_printf_float+0x238>
 8008a86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	dc39      	bgt.n	8008b00 <_printf_float+0x2e0>
 8008a8c:	4a1b      	ldr	r2, [pc, #108]	@ (8008afc <_printf_float+0x2dc>)
 8008a8e:	2301      	movs	r3, #1
 8008a90:	4631      	mov	r1, r6
 8008a92:	4628      	mov	r0, r5
 8008a94:	47b8      	blx	r7
 8008a96:	3001      	adds	r0, #1
 8008a98:	f43f af1d 	beq.w	80088d6 <_printf_float+0xb6>
 8008a9c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008aa0:	ea59 0303 	orrs.w	r3, r9, r3
 8008aa4:	d102      	bne.n	8008aac <_printf_float+0x28c>
 8008aa6:	6823      	ldr	r3, [r4, #0]
 8008aa8:	07d9      	lsls	r1, r3, #31
 8008aaa:	d5d7      	bpl.n	8008a5c <_printf_float+0x23c>
 8008aac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ab0:	4631      	mov	r1, r6
 8008ab2:	4628      	mov	r0, r5
 8008ab4:	47b8      	blx	r7
 8008ab6:	3001      	adds	r0, #1
 8008ab8:	f43f af0d 	beq.w	80088d6 <_printf_float+0xb6>
 8008abc:	f04f 0a00 	mov.w	sl, #0
 8008ac0:	f104 0b1a 	add.w	fp, r4, #26
 8008ac4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ac6:	425b      	negs	r3, r3
 8008ac8:	4553      	cmp	r3, sl
 8008aca:	dc01      	bgt.n	8008ad0 <_printf_float+0x2b0>
 8008acc:	464b      	mov	r3, r9
 8008ace:	e793      	b.n	80089f8 <_printf_float+0x1d8>
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	465a      	mov	r2, fp
 8008ad4:	4631      	mov	r1, r6
 8008ad6:	4628      	mov	r0, r5
 8008ad8:	47b8      	blx	r7
 8008ada:	3001      	adds	r0, #1
 8008adc:	f43f aefb 	beq.w	80088d6 <_printf_float+0xb6>
 8008ae0:	f10a 0a01 	add.w	sl, sl, #1
 8008ae4:	e7ee      	b.n	8008ac4 <_printf_float+0x2a4>
 8008ae6:	bf00      	nop
 8008ae8:	7fefffff 	.word	0x7fefffff
 8008aec:	0800bf34 	.word	0x0800bf34
 8008af0:	0800bf30 	.word	0x0800bf30
 8008af4:	0800bf3c 	.word	0x0800bf3c
 8008af8:	0800bf38 	.word	0x0800bf38
 8008afc:	0800bf40 	.word	0x0800bf40
 8008b00:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008b02:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008b06:	4553      	cmp	r3, sl
 8008b08:	bfa8      	it	ge
 8008b0a:	4653      	movge	r3, sl
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	4699      	mov	r9, r3
 8008b10:	dc36      	bgt.n	8008b80 <_printf_float+0x360>
 8008b12:	f04f 0b00 	mov.w	fp, #0
 8008b16:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008b1a:	f104 021a 	add.w	r2, r4, #26
 8008b1e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008b20:	9306      	str	r3, [sp, #24]
 8008b22:	eba3 0309 	sub.w	r3, r3, r9
 8008b26:	455b      	cmp	r3, fp
 8008b28:	dc31      	bgt.n	8008b8e <_printf_float+0x36e>
 8008b2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b2c:	459a      	cmp	sl, r3
 8008b2e:	dc3a      	bgt.n	8008ba6 <_printf_float+0x386>
 8008b30:	6823      	ldr	r3, [r4, #0]
 8008b32:	07da      	lsls	r2, r3, #31
 8008b34:	d437      	bmi.n	8008ba6 <_printf_float+0x386>
 8008b36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b38:	ebaa 0903 	sub.w	r9, sl, r3
 8008b3c:	9b06      	ldr	r3, [sp, #24]
 8008b3e:	ebaa 0303 	sub.w	r3, sl, r3
 8008b42:	4599      	cmp	r9, r3
 8008b44:	bfa8      	it	ge
 8008b46:	4699      	movge	r9, r3
 8008b48:	f1b9 0f00 	cmp.w	r9, #0
 8008b4c:	dc33      	bgt.n	8008bb6 <_printf_float+0x396>
 8008b4e:	f04f 0800 	mov.w	r8, #0
 8008b52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008b56:	f104 0b1a 	add.w	fp, r4, #26
 8008b5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b5c:	ebaa 0303 	sub.w	r3, sl, r3
 8008b60:	eba3 0309 	sub.w	r3, r3, r9
 8008b64:	4543      	cmp	r3, r8
 8008b66:	f77f af79 	ble.w	8008a5c <_printf_float+0x23c>
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	465a      	mov	r2, fp
 8008b6e:	4631      	mov	r1, r6
 8008b70:	4628      	mov	r0, r5
 8008b72:	47b8      	blx	r7
 8008b74:	3001      	adds	r0, #1
 8008b76:	f43f aeae 	beq.w	80088d6 <_printf_float+0xb6>
 8008b7a:	f108 0801 	add.w	r8, r8, #1
 8008b7e:	e7ec      	b.n	8008b5a <_printf_float+0x33a>
 8008b80:	4642      	mov	r2, r8
 8008b82:	4631      	mov	r1, r6
 8008b84:	4628      	mov	r0, r5
 8008b86:	47b8      	blx	r7
 8008b88:	3001      	adds	r0, #1
 8008b8a:	d1c2      	bne.n	8008b12 <_printf_float+0x2f2>
 8008b8c:	e6a3      	b.n	80088d6 <_printf_float+0xb6>
 8008b8e:	2301      	movs	r3, #1
 8008b90:	4631      	mov	r1, r6
 8008b92:	4628      	mov	r0, r5
 8008b94:	9206      	str	r2, [sp, #24]
 8008b96:	47b8      	blx	r7
 8008b98:	3001      	adds	r0, #1
 8008b9a:	f43f ae9c 	beq.w	80088d6 <_printf_float+0xb6>
 8008b9e:	9a06      	ldr	r2, [sp, #24]
 8008ba0:	f10b 0b01 	add.w	fp, fp, #1
 8008ba4:	e7bb      	b.n	8008b1e <_printf_float+0x2fe>
 8008ba6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008baa:	4631      	mov	r1, r6
 8008bac:	4628      	mov	r0, r5
 8008bae:	47b8      	blx	r7
 8008bb0:	3001      	adds	r0, #1
 8008bb2:	d1c0      	bne.n	8008b36 <_printf_float+0x316>
 8008bb4:	e68f      	b.n	80088d6 <_printf_float+0xb6>
 8008bb6:	9a06      	ldr	r2, [sp, #24]
 8008bb8:	464b      	mov	r3, r9
 8008bba:	4442      	add	r2, r8
 8008bbc:	4631      	mov	r1, r6
 8008bbe:	4628      	mov	r0, r5
 8008bc0:	47b8      	blx	r7
 8008bc2:	3001      	adds	r0, #1
 8008bc4:	d1c3      	bne.n	8008b4e <_printf_float+0x32e>
 8008bc6:	e686      	b.n	80088d6 <_printf_float+0xb6>
 8008bc8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008bcc:	f1ba 0f01 	cmp.w	sl, #1
 8008bd0:	dc01      	bgt.n	8008bd6 <_printf_float+0x3b6>
 8008bd2:	07db      	lsls	r3, r3, #31
 8008bd4:	d536      	bpl.n	8008c44 <_printf_float+0x424>
 8008bd6:	2301      	movs	r3, #1
 8008bd8:	4642      	mov	r2, r8
 8008bda:	4631      	mov	r1, r6
 8008bdc:	4628      	mov	r0, r5
 8008bde:	47b8      	blx	r7
 8008be0:	3001      	adds	r0, #1
 8008be2:	f43f ae78 	beq.w	80088d6 <_printf_float+0xb6>
 8008be6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008bea:	4631      	mov	r1, r6
 8008bec:	4628      	mov	r0, r5
 8008bee:	47b8      	blx	r7
 8008bf0:	3001      	adds	r0, #1
 8008bf2:	f43f ae70 	beq.w	80088d6 <_printf_float+0xb6>
 8008bf6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c02:	f7f7 ff61 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c06:	b9c0      	cbnz	r0, 8008c3a <_printf_float+0x41a>
 8008c08:	4653      	mov	r3, sl
 8008c0a:	f108 0201 	add.w	r2, r8, #1
 8008c0e:	4631      	mov	r1, r6
 8008c10:	4628      	mov	r0, r5
 8008c12:	47b8      	blx	r7
 8008c14:	3001      	adds	r0, #1
 8008c16:	d10c      	bne.n	8008c32 <_printf_float+0x412>
 8008c18:	e65d      	b.n	80088d6 <_printf_float+0xb6>
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	465a      	mov	r2, fp
 8008c1e:	4631      	mov	r1, r6
 8008c20:	4628      	mov	r0, r5
 8008c22:	47b8      	blx	r7
 8008c24:	3001      	adds	r0, #1
 8008c26:	f43f ae56 	beq.w	80088d6 <_printf_float+0xb6>
 8008c2a:	f108 0801 	add.w	r8, r8, #1
 8008c2e:	45d0      	cmp	r8, sl
 8008c30:	dbf3      	blt.n	8008c1a <_printf_float+0x3fa>
 8008c32:	464b      	mov	r3, r9
 8008c34:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008c38:	e6df      	b.n	80089fa <_printf_float+0x1da>
 8008c3a:	f04f 0800 	mov.w	r8, #0
 8008c3e:	f104 0b1a 	add.w	fp, r4, #26
 8008c42:	e7f4      	b.n	8008c2e <_printf_float+0x40e>
 8008c44:	2301      	movs	r3, #1
 8008c46:	4642      	mov	r2, r8
 8008c48:	e7e1      	b.n	8008c0e <_printf_float+0x3ee>
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	464a      	mov	r2, r9
 8008c4e:	4631      	mov	r1, r6
 8008c50:	4628      	mov	r0, r5
 8008c52:	47b8      	blx	r7
 8008c54:	3001      	adds	r0, #1
 8008c56:	f43f ae3e 	beq.w	80088d6 <_printf_float+0xb6>
 8008c5a:	f108 0801 	add.w	r8, r8, #1
 8008c5e:	68e3      	ldr	r3, [r4, #12]
 8008c60:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008c62:	1a5b      	subs	r3, r3, r1
 8008c64:	4543      	cmp	r3, r8
 8008c66:	dcf0      	bgt.n	8008c4a <_printf_float+0x42a>
 8008c68:	e6fc      	b.n	8008a64 <_printf_float+0x244>
 8008c6a:	f04f 0800 	mov.w	r8, #0
 8008c6e:	f104 0919 	add.w	r9, r4, #25
 8008c72:	e7f4      	b.n	8008c5e <_printf_float+0x43e>

08008c74 <_printf_common>:
 8008c74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c78:	4616      	mov	r6, r2
 8008c7a:	4698      	mov	r8, r3
 8008c7c:	688a      	ldr	r2, [r1, #8]
 8008c7e:	690b      	ldr	r3, [r1, #16]
 8008c80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008c84:	4293      	cmp	r3, r2
 8008c86:	bfb8      	it	lt
 8008c88:	4613      	movlt	r3, r2
 8008c8a:	6033      	str	r3, [r6, #0]
 8008c8c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008c90:	4607      	mov	r7, r0
 8008c92:	460c      	mov	r4, r1
 8008c94:	b10a      	cbz	r2, 8008c9a <_printf_common+0x26>
 8008c96:	3301      	adds	r3, #1
 8008c98:	6033      	str	r3, [r6, #0]
 8008c9a:	6823      	ldr	r3, [r4, #0]
 8008c9c:	0699      	lsls	r1, r3, #26
 8008c9e:	bf42      	ittt	mi
 8008ca0:	6833      	ldrmi	r3, [r6, #0]
 8008ca2:	3302      	addmi	r3, #2
 8008ca4:	6033      	strmi	r3, [r6, #0]
 8008ca6:	6825      	ldr	r5, [r4, #0]
 8008ca8:	f015 0506 	ands.w	r5, r5, #6
 8008cac:	d106      	bne.n	8008cbc <_printf_common+0x48>
 8008cae:	f104 0a19 	add.w	sl, r4, #25
 8008cb2:	68e3      	ldr	r3, [r4, #12]
 8008cb4:	6832      	ldr	r2, [r6, #0]
 8008cb6:	1a9b      	subs	r3, r3, r2
 8008cb8:	42ab      	cmp	r3, r5
 8008cba:	dc26      	bgt.n	8008d0a <_printf_common+0x96>
 8008cbc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008cc0:	6822      	ldr	r2, [r4, #0]
 8008cc2:	3b00      	subs	r3, #0
 8008cc4:	bf18      	it	ne
 8008cc6:	2301      	movne	r3, #1
 8008cc8:	0692      	lsls	r2, r2, #26
 8008cca:	d42b      	bmi.n	8008d24 <_printf_common+0xb0>
 8008ccc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008cd0:	4641      	mov	r1, r8
 8008cd2:	4638      	mov	r0, r7
 8008cd4:	47c8      	blx	r9
 8008cd6:	3001      	adds	r0, #1
 8008cd8:	d01e      	beq.n	8008d18 <_printf_common+0xa4>
 8008cda:	6823      	ldr	r3, [r4, #0]
 8008cdc:	6922      	ldr	r2, [r4, #16]
 8008cde:	f003 0306 	and.w	r3, r3, #6
 8008ce2:	2b04      	cmp	r3, #4
 8008ce4:	bf02      	ittt	eq
 8008ce6:	68e5      	ldreq	r5, [r4, #12]
 8008ce8:	6833      	ldreq	r3, [r6, #0]
 8008cea:	1aed      	subeq	r5, r5, r3
 8008cec:	68a3      	ldr	r3, [r4, #8]
 8008cee:	bf0c      	ite	eq
 8008cf0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008cf4:	2500      	movne	r5, #0
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	bfc4      	itt	gt
 8008cfa:	1a9b      	subgt	r3, r3, r2
 8008cfc:	18ed      	addgt	r5, r5, r3
 8008cfe:	2600      	movs	r6, #0
 8008d00:	341a      	adds	r4, #26
 8008d02:	42b5      	cmp	r5, r6
 8008d04:	d11a      	bne.n	8008d3c <_printf_common+0xc8>
 8008d06:	2000      	movs	r0, #0
 8008d08:	e008      	b.n	8008d1c <_printf_common+0xa8>
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	4652      	mov	r2, sl
 8008d0e:	4641      	mov	r1, r8
 8008d10:	4638      	mov	r0, r7
 8008d12:	47c8      	blx	r9
 8008d14:	3001      	adds	r0, #1
 8008d16:	d103      	bne.n	8008d20 <_printf_common+0xac>
 8008d18:	f04f 30ff 	mov.w	r0, #4294967295
 8008d1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d20:	3501      	adds	r5, #1
 8008d22:	e7c6      	b.n	8008cb2 <_printf_common+0x3e>
 8008d24:	18e1      	adds	r1, r4, r3
 8008d26:	1c5a      	adds	r2, r3, #1
 8008d28:	2030      	movs	r0, #48	@ 0x30
 8008d2a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008d2e:	4422      	add	r2, r4
 8008d30:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008d34:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008d38:	3302      	adds	r3, #2
 8008d3a:	e7c7      	b.n	8008ccc <_printf_common+0x58>
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	4622      	mov	r2, r4
 8008d40:	4641      	mov	r1, r8
 8008d42:	4638      	mov	r0, r7
 8008d44:	47c8      	blx	r9
 8008d46:	3001      	adds	r0, #1
 8008d48:	d0e6      	beq.n	8008d18 <_printf_common+0xa4>
 8008d4a:	3601      	adds	r6, #1
 8008d4c:	e7d9      	b.n	8008d02 <_printf_common+0x8e>
	...

08008d50 <_printf_i>:
 8008d50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008d54:	7e0f      	ldrb	r7, [r1, #24]
 8008d56:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008d58:	2f78      	cmp	r7, #120	@ 0x78
 8008d5a:	4691      	mov	r9, r2
 8008d5c:	4680      	mov	r8, r0
 8008d5e:	460c      	mov	r4, r1
 8008d60:	469a      	mov	sl, r3
 8008d62:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008d66:	d807      	bhi.n	8008d78 <_printf_i+0x28>
 8008d68:	2f62      	cmp	r7, #98	@ 0x62
 8008d6a:	d80a      	bhi.n	8008d82 <_printf_i+0x32>
 8008d6c:	2f00      	cmp	r7, #0
 8008d6e:	f000 80d1 	beq.w	8008f14 <_printf_i+0x1c4>
 8008d72:	2f58      	cmp	r7, #88	@ 0x58
 8008d74:	f000 80b8 	beq.w	8008ee8 <_printf_i+0x198>
 8008d78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008d7c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008d80:	e03a      	b.n	8008df8 <_printf_i+0xa8>
 8008d82:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008d86:	2b15      	cmp	r3, #21
 8008d88:	d8f6      	bhi.n	8008d78 <_printf_i+0x28>
 8008d8a:	a101      	add	r1, pc, #4	@ (adr r1, 8008d90 <_printf_i+0x40>)
 8008d8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008d90:	08008de9 	.word	0x08008de9
 8008d94:	08008dfd 	.word	0x08008dfd
 8008d98:	08008d79 	.word	0x08008d79
 8008d9c:	08008d79 	.word	0x08008d79
 8008da0:	08008d79 	.word	0x08008d79
 8008da4:	08008d79 	.word	0x08008d79
 8008da8:	08008dfd 	.word	0x08008dfd
 8008dac:	08008d79 	.word	0x08008d79
 8008db0:	08008d79 	.word	0x08008d79
 8008db4:	08008d79 	.word	0x08008d79
 8008db8:	08008d79 	.word	0x08008d79
 8008dbc:	08008efb 	.word	0x08008efb
 8008dc0:	08008e27 	.word	0x08008e27
 8008dc4:	08008eb5 	.word	0x08008eb5
 8008dc8:	08008d79 	.word	0x08008d79
 8008dcc:	08008d79 	.word	0x08008d79
 8008dd0:	08008f1d 	.word	0x08008f1d
 8008dd4:	08008d79 	.word	0x08008d79
 8008dd8:	08008e27 	.word	0x08008e27
 8008ddc:	08008d79 	.word	0x08008d79
 8008de0:	08008d79 	.word	0x08008d79
 8008de4:	08008ebd 	.word	0x08008ebd
 8008de8:	6833      	ldr	r3, [r6, #0]
 8008dea:	1d1a      	adds	r2, r3, #4
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	6032      	str	r2, [r6, #0]
 8008df0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008df4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008df8:	2301      	movs	r3, #1
 8008dfa:	e09c      	b.n	8008f36 <_printf_i+0x1e6>
 8008dfc:	6833      	ldr	r3, [r6, #0]
 8008dfe:	6820      	ldr	r0, [r4, #0]
 8008e00:	1d19      	adds	r1, r3, #4
 8008e02:	6031      	str	r1, [r6, #0]
 8008e04:	0606      	lsls	r6, r0, #24
 8008e06:	d501      	bpl.n	8008e0c <_printf_i+0xbc>
 8008e08:	681d      	ldr	r5, [r3, #0]
 8008e0a:	e003      	b.n	8008e14 <_printf_i+0xc4>
 8008e0c:	0645      	lsls	r5, r0, #25
 8008e0e:	d5fb      	bpl.n	8008e08 <_printf_i+0xb8>
 8008e10:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008e14:	2d00      	cmp	r5, #0
 8008e16:	da03      	bge.n	8008e20 <_printf_i+0xd0>
 8008e18:	232d      	movs	r3, #45	@ 0x2d
 8008e1a:	426d      	negs	r5, r5
 8008e1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e20:	4858      	ldr	r0, [pc, #352]	@ (8008f84 <_printf_i+0x234>)
 8008e22:	230a      	movs	r3, #10
 8008e24:	e011      	b.n	8008e4a <_printf_i+0xfa>
 8008e26:	6821      	ldr	r1, [r4, #0]
 8008e28:	6833      	ldr	r3, [r6, #0]
 8008e2a:	0608      	lsls	r0, r1, #24
 8008e2c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008e30:	d402      	bmi.n	8008e38 <_printf_i+0xe8>
 8008e32:	0649      	lsls	r1, r1, #25
 8008e34:	bf48      	it	mi
 8008e36:	b2ad      	uxthmi	r5, r5
 8008e38:	2f6f      	cmp	r7, #111	@ 0x6f
 8008e3a:	4852      	ldr	r0, [pc, #328]	@ (8008f84 <_printf_i+0x234>)
 8008e3c:	6033      	str	r3, [r6, #0]
 8008e3e:	bf14      	ite	ne
 8008e40:	230a      	movne	r3, #10
 8008e42:	2308      	moveq	r3, #8
 8008e44:	2100      	movs	r1, #0
 8008e46:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008e4a:	6866      	ldr	r6, [r4, #4]
 8008e4c:	60a6      	str	r6, [r4, #8]
 8008e4e:	2e00      	cmp	r6, #0
 8008e50:	db05      	blt.n	8008e5e <_printf_i+0x10e>
 8008e52:	6821      	ldr	r1, [r4, #0]
 8008e54:	432e      	orrs	r6, r5
 8008e56:	f021 0104 	bic.w	r1, r1, #4
 8008e5a:	6021      	str	r1, [r4, #0]
 8008e5c:	d04b      	beq.n	8008ef6 <_printf_i+0x1a6>
 8008e5e:	4616      	mov	r6, r2
 8008e60:	fbb5 f1f3 	udiv	r1, r5, r3
 8008e64:	fb03 5711 	mls	r7, r3, r1, r5
 8008e68:	5dc7      	ldrb	r7, [r0, r7]
 8008e6a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008e6e:	462f      	mov	r7, r5
 8008e70:	42bb      	cmp	r3, r7
 8008e72:	460d      	mov	r5, r1
 8008e74:	d9f4      	bls.n	8008e60 <_printf_i+0x110>
 8008e76:	2b08      	cmp	r3, #8
 8008e78:	d10b      	bne.n	8008e92 <_printf_i+0x142>
 8008e7a:	6823      	ldr	r3, [r4, #0]
 8008e7c:	07df      	lsls	r7, r3, #31
 8008e7e:	d508      	bpl.n	8008e92 <_printf_i+0x142>
 8008e80:	6923      	ldr	r3, [r4, #16]
 8008e82:	6861      	ldr	r1, [r4, #4]
 8008e84:	4299      	cmp	r1, r3
 8008e86:	bfde      	ittt	le
 8008e88:	2330      	movle	r3, #48	@ 0x30
 8008e8a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008e8e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008e92:	1b92      	subs	r2, r2, r6
 8008e94:	6122      	str	r2, [r4, #16]
 8008e96:	f8cd a000 	str.w	sl, [sp]
 8008e9a:	464b      	mov	r3, r9
 8008e9c:	aa03      	add	r2, sp, #12
 8008e9e:	4621      	mov	r1, r4
 8008ea0:	4640      	mov	r0, r8
 8008ea2:	f7ff fee7 	bl	8008c74 <_printf_common>
 8008ea6:	3001      	adds	r0, #1
 8008ea8:	d14a      	bne.n	8008f40 <_printf_i+0x1f0>
 8008eaa:	f04f 30ff 	mov.w	r0, #4294967295
 8008eae:	b004      	add	sp, #16
 8008eb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008eb4:	6823      	ldr	r3, [r4, #0]
 8008eb6:	f043 0320 	orr.w	r3, r3, #32
 8008eba:	6023      	str	r3, [r4, #0]
 8008ebc:	4832      	ldr	r0, [pc, #200]	@ (8008f88 <_printf_i+0x238>)
 8008ebe:	2778      	movs	r7, #120	@ 0x78
 8008ec0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008ec4:	6823      	ldr	r3, [r4, #0]
 8008ec6:	6831      	ldr	r1, [r6, #0]
 8008ec8:	061f      	lsls	r7, r3, #24
 8008eca:	f851 5b04 	ldr.w	r5, [r1], #4
 8008ece:	d402      	bmi.n	8008ed6 <_printf_i+0x186>
 8008ed0:	065f      	lsls	r7, r3, #25
 8008ed2:	bf48      	it	mi
 8008ed4:	b2ad      	uxthmi	r5, r5
 8008ed6:	6031      	str	r1, [r6, #0]
 8008ed8:	07d9      	lsls	r1, r3, #31
 8008eda:	bf44      	itt	mi
 8008edc:	f043 0320 	orrmi.w	r3, r3, #32
 8008ee0:	6023      	strmi	r3, [r4, #0]
 8008ee2:	b11d      	cbz	r5, 8008eec <_printf_i+0x19c>
 8008ee4:	2310      	movs	r3, #16
 8008ee6:	e7ad      	b.n	8008e44 <_printf_i+0xf4>
 8008ee8:	4826      	ldr	r0, [pc, #152]	@ (8008f84 <_printf_i+0x234>)
 8008eea:	e7e9      	b.n	8008ec0 <_printf_i+0x170>
 8008eec:	6823      	ldr	r3, [r4, #0]
 8008eee:	f023 0320 	bic.w	r3, r3, #32
 8008ef2:	6023      	str	r3, [r4, #0]
 8008ef4:	e7f6      	b.n	8008ee4 <_printf_i+0x194>
 8008ef6:	4616      	mov	r6, r2
 8008ef8:	e7bd      	b.n	8008e76 <_printf_i+0x126>
 8008efa:	6833      	ldr	r3, [r6, #0]
 8008efc:	6825      	ldr	r5, [r4, #0]
 8008efe:	6961      	ldr	r1, [r4, #20]
 8008f00:	1d18      	adds	r0, r3, #4
 8008f02:	6030      	str	r0, [r6, #0]
 8008f04:	062e      	lsls	r6, r5, #24
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	d501      	bpl.n	8008f0e <_printf_i+0x1be>
 8008f0a:	6019      	str	r1, [r3, #0]
 8008f0c:	e002      	b.n	8008f14 <_printf_i+0x1c4>
 8008f0e:	0668      	lsls	r0, r5, #25
 8008f10:	d5fb      	bpl.n	8008f0a <_printf_i+0x1ba>
 8008f12:	8019      	strh	r1, [r3, #0]
 8008f14:	2300      	movs	r3, #0
 8008f16:	6123      	str	r3, [r4, #16]
 8008f18:	4616      	mov	r6, r2
 8008f1a:	e7bc      	b.n	8008e96 <_printf_i+0x146>
 8008f1c:	6833      	ldr	r3, [r6, #0]
 8008f1e:	1d1a      	adds	r2, r3, #4
 8008f20:	6032      	str	r2, [r6, #0]
 8008f22:	681e      	ldr	r6, [r3, #0]
 8008f24:	6862      	ldr	r2, [r4, #4]
 8008f26:	2100      	movs	r1, #0
 8008f28:	4630      	mov	r0, r6
 8008f2a:	f7f7 f951 	bl	80001d0 <memchr>
 8008f2e:	b108      	cbz	r0, 8008f34 <_printf_i+0x1e4>
 8008f30:	1b80      	subs	r0, r0, r6
 8008f32:	6060      	str	r0, [r4, #4]
 8008f34:	6863      	ldr	r3, [r4, #4]
 8008f36:	6123      	str	r3, [r4, #16]
 8008f38:	2300      	movs	r3, #0
 8008f3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008f3e:	e7aa      	b.n	8008e96 <_printf_i+0x146>
 8008f40:	6923      	ldr	r3, [r4, #16]
 8008f42:	4632      	mov	r2, r6
 8008f44:	4649      	mov	r1, r9
 8008f46:	4640      	mov	r0, r8
 8008f48:	47d0      	blx	sl
 8008f4a:	3001      	adds	r0, #1
 8008f4c:	d0ad      	beq.n	8008eaa <_printf_i+0x15a>
 8008f4e:	6823      	ldr	r3, [r4, #0]
 8008f50:	079b      	lsls	r3, r3, #30
 8008f52:	d413      	bmi.n	8008f7c <_printf_i+0x22c>
 8008f54:	68e0      	ldr	r0, [r4, #12]
 8008f56:	9b03      	ldr	r3, [sp, #12]
 8008f58:	4298      	cmp	r0, r3
 8008f5a:	bfb8      	it	lt
 8008f5c:	4618      	movlt	r0, r3
 8008f5e:	e7a6      	b.n	8008eae <_printf_i+0x15e>
 8008f60:	2301      	movs	r3, #1
 8008f62:	4632      	mov	r2, r6
 8008f64:	4649      	mov	r1, r9
 8008f66:	4640      	mov	r0, r8
 8008f68:	47d0      	blx	sl
 8008f6a:	3001      	adds	r0, #1
 8008f6c:	d09d      	beq.n	8008eaa <_printf_i+0x15a>
 8008f6e:	3501      	adds	r5, #1
 8008f70:	68e3      	ldr	r3, [r4, #12]
 8008f72:	9903      	ldr	r1, [sp, #12]
 8008f74:	1a5b      	subs	r3, r3, r1
 8008f76:	42ab      	cmp	r3, r5
 8008f78:	dcf2      	bgt.n	8008f60 <_printf_i+0x210>
 8008f7a:	e7eb      	b.n	8008f54 <_printf_i+0x204>
 8008f7c:	2500      	movs	r5, #0
 8008f7e:	f104 0619 	add.w	r6, r4, #25
 8008f82:	e7f5      	b.n	8008f70 <_printf_i+0x220>
 8008f84:	0800bf42 	.word	0x0800bf42
 8008f88:	0800bf53 	.word	0x0800bf53

08008f8c <std>:
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	b510      	push	{r4, lr}
 8008f90:	4604      	mov	r4, r0
 8008f92:	e9c0 3300 	strd	r3, r3, [r0]
 8008f96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008f9a:	6083      	str	r3, [r0, #8]
 8008f9c:	8181      	strh	r1, [r0, #12]
 8008f9e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008fa0:	81c2      	strh	r2, [r0, #14]
 8008fa2:	6183      	str	r3, [r0, #24]
 8008fa4:	4619      	mov	r1, r3
 8008fa6:	2208      	movs	r2, #8
 8008fa8:	305c      	adds	r0, #92	@ 0x5c
 8008faa:	f000 fa1b 	bl	80093e4 <memset>
 8008fae:	4b0d      	ldr	r3, [pc, #52]	@ (8008fe4 <std+0x58>)
 8008fb0:	6263      	str	r3, [r4, #36]	@ 0x24
 8008fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8008fe8 <std+0x5c>)
 8008fb4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8008fec <std+0x60>)
 8008fb8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008fba:	4b0d      	ldr	r3, [pc, #52]	@ (8008ff0 <std+0x64>)
 8008fbc:	6323      	str	r3, [r4, #48]	@ 0x30
 8008fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8008ff4 <std+0x68>)
 8008fc0:	6224      	str	r4, [r4, #32]
 8008fc2:	429c      	cmp	r4, r3
 8008fc4:	d006      	beq.n	8008fd4 <std+0x48>
 8008fc6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008fca:	4294      	cmp	r4, r2
 8008fcc:	d002      	beq.n	8008fd4 <std+0x48>
 8008fce:	33d0      	adds	r3, #208	@ 0xd0
 8008fd0:	429c      	cmp	r4, r3
 8008fd2:	d105      	bne.n	8008fe0 <std+0x54>
 8008fd4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008fd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fdc:	f000 ba7e 	b.w	80094dc <__retarget_lock_init_recursive>
 8008fe0:	bd10      	pop	{r4, pc}
 8008fe2:	bf00      	nop
 8008fe4:	08009235 	.word	0x08009235
 8008fe8:	08009257 	.word	0x08009257
 8008fec:	0800928f 	.word	0x0800928f
 8008ff0:	080092b3 	.word	0x080092b3
 8008ff4:	20001c0c 	.word	0x20001c0c

08008ff8 <stdio_exit_handler>:
 8008ff8:	4a02      	ldr	r2, [pc, #8]	@ (8009004 <stdio_exit_handler+0xc>)
 8008ffa:	4903      	ldr	r1, [pc, #12]	@ (8009008 <stdio_exit_handler+0x10>)
 8008ffc:	4803      	ldr	r0, [pc, #12]	@ (800900c <stdio_exit_handler+0x14>)
 8008ffe:	f000 b869 	b.w	80090d4 <_fwalk_sglue>
 8009002:	bf00      	nop
 8009004:	20000010 	.word	0x20000010
 8009008:	0800b0e1 	.word	0x0800b0e1
 800900c:	20000020 	.word	0x20000020

08009010 <cleanup_stdio>:
 8009010:	6841      	ldr	r1, [r0, #4]
 8009012:	4b0c      	ldr	r3, [pc, #48]	@ (8009044 <cleanup_stdio+0x34>)
 8009014:	4299      	cmp	r1, r3
 8009016:	b510      	push	{r4, lr}
 8009018:	4604      	mov	r4, r0
 800901a:	d001      	beq.n	8009020 <cleanup_stdio+0x10>
 800901c:	f002 f860 	bl	800b0e0 <_fflush_r>
 8009020:	68a1      	ldr	r1, [r4, #8]
 8009022:	4b09      	ldr	r3, [pc, #36]	@ (8009048 <cleanup_stdio+0x38>)
 8009024:	4299      	cmp	r1, r3
 8009026:	d002      	beq.n	800902e <cleanup_stdio+0x1e>
 8009028:	4620      	mov	r0, r4
 800902a:	f002 f859 	bl	800b0e0 <_fflush_r>
 800902e:	68e1      	ldr	r1, [r4, #12]
 8009030:	4b06      	ldr	r3, [pc, #24]	@ (800904c <cleanup_stdio+0x3c>)
 8009032:	4299      	cmp	r1, r3
 8009034:	d004      	beq.n	8009040 <cleanup_stdio+0x30>
 8009036:	4620      	mov	r0, r4
 8009038:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800903c:	f002 b850 	b.w	800b0e0 <_fflush_r>
 8009040:	bd10      	pop	{r4, pc}
 8009042:	bf00      	nop
 8009044:	20001c0c 	.word	0x20001c0c
 8009048:	20001c74 	.word	0x20001c74
 800904c:	20001cdc 	.word	0x20001cdc

08009050 <global_stdio_init.part.0>:
 8009050:	b510      	push	{r4, lr}
 8009052:	4b0b      	ldr	r3, [pc, #44]	@ (8009080 <global_stdio_init.part.0+0x30>)
 8009054:	4c0b      	ldr	r4, [pc, #44]	@ (8009084 <global_stdio_init.part.0+0x34>)
 8009056:	4a0c      	ldr	r2, [pc, #48]	@ (8009088 <global_stdio_init.part.0+0x38>)
 8009058:	601a      	str	r2, [r3, #0]
 800905a:	4620      	mov	r0, r4
 800905c:	2200      	movs	r2, #0
 800905e:	2104      	movs	r1, #4
 8009060:	f7ff ff94 	bl	8008f8c <std>
 8009064:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009068:	2201      	movs	r2, #1
 800906a:	2109      	movs	r1, #9
 800906c:	f7ff ff8e 	bl	8008f8c <std>
 8009070:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009074:	2202      	movs	r2, #2
 8009076:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800907a:	2112      	movs	r1, #18
 800907c:	f7ff bf86 	b.w	8008f8c <std>
 8009080:	20001d44 	.word	0x20001d44
 8009084:	20001c0c 	.word	0x20001c0c
 8009088:	08008ff9 	.word	0x08008ff9

0800908c <__sfp_lock_acquire>:
 800908c:	4801      	ldr	r0, [pc, #4]	@ (8009094 <__sfp_lock_acquire+0x8>)
 800908e:	f000 ba26 	b.w	80094de <__retarget_lock_acquire_recursive>
 8009092:	bf00      	nop
 8009094:	20001d4d 	.word	0x20001d4d

08009098 <__sfp_lock_release>:
 8009098:	4801      	ldr	r0, [pc, #4]	@ (80090a0 <__sfp_lock_release+0x8>)
 800909a:	f000 ba21 	b.w	80094e0 <__retarget_lock_release_recursive>
 800909e:	bf00      	nop
 80090a0:	20001d4d 	.word	0x20001d4d

080090a4 <__sinit>:
 80090a4:	b510      	push	{r4, lr}
 80090a6:	4604      	mov	r4, r0
 80090a8:	f7ff fff0 	bl	800908c <__sfp_lock_acquire>
 80090ac:	6a23      	ldr	r3, [r4, #32]
 80090ae:	b11b      	cbz	r3, 80090b8 <__sinit+0x14>
 80090b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090b4:	f7ff bff0 	b.w	8009098 <__sfp_lock_release>
 80090b8:	4b04      	ldr	r3, [pc, #16]	@ (80090cc <__sinit+0x28>)
 80090ba:	6223      	str	r3, [r4, #32]
 80090bc:	4b04      	ldr	r3, [pc, #16]	@ (80090d0 <__sinit+0x2c>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d1f5      	bne.n	80090b0 <__sinit+0xc>
 80090c4:	f7ff ffc4 	bl	8009050 <global_stdio_init.part.0>
 80090c8:	e7f2      	b.n	80090b0 <__sinit+0xc>
 80090ca:	bf00      	nop
 80090cc:	08009011 	.word	0x08009011
 80090d0:	20001d44 	.word	0x20001d44

080090d4 <_fwalk_sglue>:
 80090d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090d8:	4607      	mov	r7, r0
 80090da:	4688      	mov	r8, r1
 80090dc:	4614      	mov	r4, r2
 80090de:	2600      	movs	r6, #0
 80090e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80090e4:	f1b9 0901 	subs.w	r9, r9, #1
 80090e8:	d505      	bpl.n	80090f6 <_fwalk_sglue+0x22>
 80090ea:	6824      	ldr	r4, [r4, #0]
 80090ec:	2c00      	cmp	r4, #0
 80090ee:	d1f7      	bne.n	80090e0 <_fwalk_sglue+0xc>
 80090f0:	4630      	mov	r0, r6
 80090f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090f6:	89ab      	ldrh	r3, [r5, #12]
 80090f8:	2b01      	cmp	r3, #1
 80090fa:	d907      	bls.n	800910c <_fwalk_sglue+0x38>
 80090fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009100:	3301      	adds	r3, #1
 8009102:	d003      	beq.n	800910c <_fwalk_sglue+0x38>
 8009104:	4629      	mov	r1, r5
 8009106:	4638      	mov	r0, r7
 8009108:	47c0      	blx	r8
 800910a:	4306      	orrs	r6, r0
 800910c:	3568      	adds	r5, #104	@ 0x68
 800910e:	e7e9      	b.n	80090e4 <_fwalk_sglue+0x10>

08009110 <iprintf>:
 8009110:	b40f      	push	{r0, r1, r2, r3}
 8009112:	b507      	push	{r0, r1, r2, lr}
 8009114:	4906      	ldr	r1, [pc, #24]	@ (8009130 <iprintf+0x20>)
 8009116:	ab04      	add	r3, sp, #16
 8009118:	6808      	ldr	r0, [r1, #0]
 800911a:	f853 2b04 	ldr.w	r2, [r3], #4
 800911e:	6881      	ldr	r1, [r0, #8]
 8009120:	9301      	str	r3, [sp, #4]
 8009122:	f001 fe41 	bl	800ada8 <_vfiprintf_r>
 8009126:	b003      	add	sp, #12
 8009128:	f85d eb04 	ldr.w	lr, [sp], #4
 800912c:	b004      	add	sp, #16
 800912e:	4770      	bx	lr
 8009130:	2000001c 	.word	0x2000001c

08009134 <_puts_r>:
 8009134:	6a03      	ldr	r3, [r0, #32]
 8009136:	b570      	push	{r4, r5, r6, lr}
 8009138:	6884      	ldr	r4, [r0, #8]
 800913a:	4605      	mov	r5, r0
 800913c:	460e      	mov	r6, r1
 800913e:	b90b      	cbnz	r3, 8009144 <_puts_r+0x10>
 8009140:	f7ff ffb0 	bl	80090a4 <__sinit>
 8009144:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009146:	07db      	lsls	r3, r3, #31
 8009148:	d405      	bmi.n	8009156 <_puts_r+0x22>
 800914a:	89a3      	ldrh	r3, [r4, #12]
 800914c:	0598      	lsls	r0, r3, #22
 800914e:	d402      	bmi.n	8009156 <_puts_r+0x22>
 8009150:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009152:	f000 f9c4 	bl	80094de <__retarget_lock_acquire_recursive>
 8009156:	89a3      	ldrh	r3, [r4, #12]
 8009158:	0719      	lsls	r1, r3, #28
 800915a:	d502      	bpl.n	8009162 <_puts_r+0x2e>
 800915c:	6923      	ldr	r3, [r4, #16]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d135      	bne.n	80091ce <_puts_r+0x9a>
 8009162:	4621      	mov	r1, r4
 8009164:	4628      	mov	r0, r5
 8009166:	f000 f8e7 	bl	8009338 <__swsetup_r>
 800916a:	b380      	cbz	r0, 80091ce <_puts_r+0x9a>
 800916c:	f04f 35ff 	mov.w	r5, #4294967295
 8009170:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009172:	07da      	lsls	r2, r3, #31
 8009174:	d405      	bmi.n	8009182 <_puts_r+0x4e>
 8009176:	89a3      	ldrh	r3, [r4, #12]
 8009178:	059b      	lsls	r3, r3, #22
 800917a:	d402      	bmi.n	8009182 <_puts_r+0x4e>
 800917c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800917e:	f000 f9af 	bl	80094e0 <__retarget_lock_release_recursive>
 8009182:	4628      	mov	r0, r5
 8009184:	bd70      	pop	{r4, r5, r6, pc}
 8009186:	2b00      	cmp	r3, #0
 8009188:	da04      	bge.n	8009194 <_puts_r+0x60>
 800918a:	69a2      	ldr	r2, [r4, #24]
 800918c:	429a      	cmp	r2, r3
 800918e:	dc17      	bgt.n	80091c0 <_puts_r+0x8c>
 8009190:	290a      	cmp	r1, #10
 8009192:	d015      	beq.n	80091c0 <_puts_r+0x8c>
 8009194:	6823      	ldr	r3, [r4, #0]
 8009196:	1c5a      	adds	r2, r3, #1
 8009198:	6022      	str	r2, [r4, #0]
 800919a:	7019      	strb	r1, [r3, #0]
 800919c:	68a3      	ldr	r3, [r4, #8]
 800919e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80091a2:	3b01      	subs	r3, #1
 80091a4:	60a3      	str	r3, [r4, #8]
 80091a6:	2900      	cmp	r1, #0
 80091a8:	d1ed      	bne.n	8009186 <_puts_r+0x52>
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	da11      	bge.n	80091d2 <_puts_r+0x9e>
 80091ae:	4622      	mov	r2, r4
 80091b0:	210a      	movs	r1, #10
 80091b2:	4628      	mov	r0, r5
 80091b4:	f000 f881 	bl	80092ba <__swbuf_r>
 80091b8:	3001      	adds	r0, #1
 80091ba:	d0d7      	beq.n	800916c <_puts_r+0x38>
 80091bc:	250a      	movs	r5, #10
 80091be:	e7d7      	b.n	8009170 <_puts_r+0x3c>
 80091c0:	4622      	mov	r2, r4
 80091c2:	4628      	mov	r0, r5
 80091c4:	f000 f879 	bl	80092ba <__swbuf_r>
 80091c8:	3001      	adds	r0, #1
 80091ca:	d1e7      	bne.n	800919c <_puts_r+0x68>
 80091cc:	e7ce      	b.n	800916c <_puts_r+0x38>
 80091ce:	3e01      	subs	r6, #1
 80091d0:	e7e4      	b.n	800919c <_puts_r+0x68>
 80091d2:	6823      	ldr	r3, [r4, #0]
 80091d4:	1c5a      	adds	r2, r3, #1
 80091d6:	6022      	str	r2, [r4, #0]
 80091d8:	220a      	movs	r2, #10
 80091da:	701a      	strb	r2, [r3, #0]
 80091dc:	e7ee      	b.n	80091bc <_puts_r+0x88>
	...

080091e0 <puts>:
 80091e0:	4b02      	ldr	r3, [pc, #8]	@ (80091ec <puts+0xc>)
 80091e2:	4601      	mov	r1, r0
 80091e4:	6818      	ldr	r0, [r3, #0]
 80091e6:	f7ff bfa5 	b.w	8009134 <_puts_r>
 80091ea:	bf00      	nop
 80091ec:	2000001c 	.word	0x2000001c

080091f0 <siprintf>:
 80091f0:	b40e      	push	{r1, r2, r3}
 80091f2:	b510      	push	{r4, lr}
 80091f4:	b09d      	sub	sp, #116	@ 0x74
 80091f6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80091f8:	9002      	str	r0, [sp, #8]
 80091fa:	9006      	str	r0, [sp, #24]
 80091fc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009200:	480a      	ldr	r0, [pc, #40]	@ (800922c <siprintf+0x3c>)
 8009202:	9107      	str	r1, [sp, #28]
 8009204:	9104      	str	r1, [sp, #16]
 8009206:	490a      	ldr	r1, [pc, #40]	@ (8009230 <siprintf+0x40>)
 8009208:	f853 2b04 	ldr.w	r2, [r3], #4
 800920c:	9105      	str	r1, [sp, #20]
 800920e:	2400      	movs	r4, #0
 8009210:	a902      	add	r1, sp, #8
 8009212:	6800      	ldr	r0, [r0, #0]
 8009214:	9301      	str	r3, [sp, #4]
 8009216:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009218:	f001 fca0 	bl	800ab5c <_svfiprintf_r>
 800921c:	9b02      	ldr	r3, [sp, #8]
 800921e:	701c      	strb	r4, [r3, #0]
 8009220:	b01d      	add	sp, #116	@ 0x74
 8009222:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009226:	b003      	add	sp, #12
 8009228:	4770      	bx	lr
 800922a:	bf00      	nop
 800922c:	2000001c 	.word	0x2000001c
 8009230:	ffff0208 	.word	0xffff0208

08009234 <__sread>:
 8009234:	b510      	push	{r4, lr}
 8009236:	460c      	mov	r4, r1
 8009238:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800923c:	f000 f900 	bl	8009440 <_read_r>
 8009240:	2800      	cmp	r0, #0
 8009242:	bfab      	itete	ge
 8009244:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009246:	89a3      	ldrhlt	r3, [r4, #12]
 8009248:	181b      	addge	r3, r3, r0
 800924a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800924e:	bfac      	ite	ge
 8009250:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009252:	81a3      	strhlt	r3, [r4, #12]
 8009254:	bd10      	pop	{r4, pc}

08009256 <__swrite>:
 8009256:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800925a:	461f      	mov	r7, r3
 800925c:	898b      	ldrh	r3, [r1, #12]
 800925e:	05db      	lsls	r3, r3, #23
 8009260:	4605      	mov	r5, r0
 8009262:	460c      	mov	r4, r1
 8009264:	4616      	mov	r6, r2
 8009266:	d505      	bpl.n	8009274 <__swrite+0x1e>
 8009268:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800926c:	2302      	movs	r3, #2
 800926e:	2200      	movs	r2, #0
 8009270:	f000 f8d4 	bl	800941c <_lseek_r>
 8009274:	89a3      	ldrh	r3, [r4, #12]
 8009276:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800927a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800927e:	81a3      	strh	r3, [r4, #12]
 8009280:	4632      	mov	r2, r6
 8009282:	463b      	mov	r3, r7
 8009284:	4628      	mov	r0, r5
 8009286:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800928a:	f000 b8eb 	b.w	8009464 <_write_r>

0800928e <__sseek>:
 800928e:	b510      	push	{r4, lr}
 8009290:	460c      	mov	r4, r1
 8009292:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009296:	f000 f8c1 	bl	800941c <_lseek_r>
 800929a:	1c43      	adds	r3, r0, #1
 800929c:	89a3      	ldrh	r3, [r4, #12]
 800929e:	bf15      	itete	ne
 80092a0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80092a2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80092a6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80092aa:	81a3      	strheq	r3, [r4, #12]
 80092ac:	bf18      	it	ne
 80092ae:	81a3      	strhne	r3, [r4, #12]
 80092b0:	bd10      	pop	{r4, pc}

080092b2 <__sclose>:
 80092b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092b6:	f000 b8a1 	b.w	80093fc <_close_r>

080092ba <__swbuf_r>:
 80092ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092bc:	460e      	mov	r6, r1
 80092be:	4614      	mov	r4, r2
 80092c0:	4605      	mov	r5, r0
 80092c2:	b118      	cbz	r0, 80092cc <__swbuf_r+0x12>
 80092c4:	6a03      	ldr	r3, [r0, #32]
 80092c6:	b90b      	cbnz	r3, 80092cc <__swbuf_r+0x12>
 80092c8:	f7ff feec 	bl	80090a4 <__sinit>
 80092cc:	69a3      	ldr	r3, [r4, #24]
 80092ce:	60a3      	str	r3, [r4, #8]
 80092d0:	89a3      	ldrh	r3, [r4, #12]
 80092d2:	071a      	lsls	r2, r3, #28
 80092d4:	d501      	bpl.n	80092da <__swbuf_r+0x20>
 80092d6:	6923      	ldr	r3, [r4, #16]
 80092d8:	b943      	cbnz	r3, 80092ec <__swbuf_r+0x32>
 80092da:	4621      	mov	r1, r4
 80092dc:	4628      	mov	r0, r5
 80092de:	f000 f82b 	bl	8009338 <__swsetup_r>
 80092e2:	b118      	cbz	r0, 80092ec <__swbuf_r+0x32>
 80092e4:	f04f 37ff 	mov.w	r7, #4294967295
 80092e8:	4638      	mov	r0, r7
 80092ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092ec:	6823      	ldr	r3, [r4, #0]
 80092ee:	6922      	ldr	r2, [r4, #16]
 80092f0:	1a98      	subs	r0, r3, r2
 80092f2:	6963      	ldr	r3, [r4, #20]
 80092f4:	b2f6      	uxtb	r6, r6
 80092f6:	4283      	cmp	r3, r0
 80092f8:	4637      	mov	r7, r6
 80092fa:	dc05      	bgt.n	8009308 <__swbuf_r+0x4e>
 80092fc:	4621      	mov	r1, r4
 80092fe:	4628      	mov	r0, r5
 8009300:	f001 feee 	bl	800b0e0 <_fflush_r>
 8009304:	2800      	cmp	r0, #0
 8009306:	d1ed      	bne.n	80092e4 <__swbuf_r+0x2a>
 8009308:	68a3      	ldr	r3, [r4, #8]
 800930a:	3b01      	subs	r3, #1
 800930c:	60a3      	str	r3, [r4, #8]
 800930e:	6823      	ldr	r3, [r4, #0]
 8009310:	1c5a      	adds	r2, r3, #1
 8009312:	6022      	str	r2, [r4, #0]
 8009314:	701e      	strb	r6, [r3, #0]
 8009316:	6962      	ldr	r2, [r4, #20]
 8009318:	1c43      	adds	r3, r0, #1
 800931a:	429a      	cmp	r2, r3
 800931c:	d004      	beq.n	8009328 <__swbuf_r+0x6e>
 800931e:	89a3      	ldrh	r3, [r4, #12]
 8009320:	07db      	lsls	r3, r3, #31
 8009322:	d5e1      	bpl.n	80092e8 <__swbuf_r+0x2e>
 8009324:	2e0a      	cmp	r6, #10
 8009326:	d1df      	bne.n	80092e8 <__swbuf_r+0x2e>
 8009328:	4621      	mov	r1, r4
 800932a:	4628      	mov	r0, r5
 800932c:	f001 fed8 	bl	800b0e0 <_fflush_r>
 8009330:	2800      	cmp	r0, #0
 8009332:	d0d9      	beq.n	80092e8 <__swbuf_r+0x2e>
 8009334:	e7d6      	b.n	80092e4 <__swbuf_r+0x2a>
	...

08009338 <__swsetup_r>:
 8009338:	b538      	push	{r3, r4, r5, lr}
 800933a:	4b29      	ldr	r3, [pc, #164]	@ (80093e0 <__swsetup_r+0xa8>)
 800933c:	4605      	mov	r5, r0
 800933e:	6818      	ldr	r0, [r3, #0]
 8009340:	460c      	mov	r4, r1
 8009342:	b118      	cbz	r0, 800934c <__swsetup_r+0x14>
 8009344:	6a03      	ldr	r3, [r0, #32]
 8009346:	b90b      	cbnz	r3, 800934c <__swsetup_r+0x14>
 8009348:	f7ff feac 	bl	80090a4 <__sinit>
 800934c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009350:	0719      	lsls	r1, r3, #28
 8009352:	d422      	bmi.n	800939a <__swsetup_r+0x62>
 8009354:	06da      	lsls	r2, r3, #27
 8009356:	d407      	bmi.n	8009368 <__swsetup_r+0x30>
 8009358:	2209      	movs	r2, #9
 800935a:	602a      	str	r2, [r5, #0]
 800935c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009360:	81a3      	strh	r3, [r4, #12]
 8009362:	f04f 30ff 	mov.w	r0, #4294967295
 8009366:	e033      	b.n	80093d0 <__swsetup_r+0x98>
 8009368:	0758      	lsls	r0, r3, #29
 800936a:	d512      	bpl.n	8009392 <__swsetup_r+0x5a>
 800936c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800936e:	b141      	cbz	r1, 8009382 <__swsetup_r+0x4a>
 8009370:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009374:	4299      	cmp	r1, r3
 8009376:	d002      	beq.n	800937e <__swsetup_r+0x46>
 8009378:	4628      	mov	r0, r5
 800937a:	f000 ff19 	bl	800a1b0 <_free_r>
 800937e:	2300      	movs	r3, #0
 8009380:	6363      	str	r3, [r4, #52]	@ 0x34
 8009382:	89a3      	ldrh	r3, [r4, #12]
 8009384:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009388:	81a3      	strh	r3, [r4, #12]
 800938a:	2300      	movs	r3, #0
 800938c:	6063      	str	r3, [r4, #4]
 800938e:	6923      	ldr	r3, [r4, #16]
 8009390:	6023      	str	r3, [r4, #0]
 8009392:	89a3      	ldrh	r3, [r4, #12]
 8009394:	f043 0308 	orr.w	r3, r3, #8
 8009398:	81a3      	strh	r3, [r4, #12]
 800939a:	6923      	ldr	r3, [r4, #16]
 800939c:	b94b      	cbnz	r3, 80093b2 <__swsetup_r+0x7a>
 800939e:	89a3      	ldrh	r3, [r4, #12]
 80093a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80093a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80093a8:	d003      	beq.n	80093b2 <__swsetup_r+0x7a>
 80093aa:	4621      	mov	r1, r4
 80093ac:	4628      	mov	r0, r5
 80093ae:	f001 fee5 	bl	800b17c <__smakebuf_r>
 80093b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093b6:	f013 0201 	ands.w	r2, r3, #1
 80093ba:	d00a      	beq.n	80093d2 <__swsetup_r+0x9a>
 80093bc:	2200      	movs	r2, #0
 80093be:	60a2      	str	r2, [r4, #8]
 80093c0:	6962      	ldr	r2, [r4, #20]
 80093c2:	4252      	negs	r2, r2
 80093c4:	61a2      	str	r2, [r4, #24]
 80093c6:	6922      	ldr	r2, [r4, #16]
 80093c8:	b942      	cbnz	r2, 80093dc <__swsetup_r+0xa4>
 80093ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80093ce:	d1c5      	bne.n	800935c <__swsetup_r+0x24>
 80093d0:	bd38      	pop	{r3, r4, r5, pc}
 80093d2:	0799      	lsls	r1, r3, #30
 80093d4:	bf58      	it	pl
 80093d6:	6962      	ldrpl	r2, [r4, #20]
 80093d8:	60a2      	str	r2, [r4, #8]
 80093da:	e7f4      	b.n	80093c6 <__swsetup_r+0x8e>
 80093dc:	2000      	movs	r0, #0
 80093de:	e7f7      	b.n	80093d0 <__swsetup_r+0x98>
 80093e0:	2000001c 	.word	0x2000001c

080093e4 <memset>:
 80093e4:	4402      	add	r2, r0
 80093e6:	4603      	mov	r3, r0
 80093e8:	4293      	cmp	r3, r2
 80093ea:	d100      	bne.n	80093ee <memset+0xa>
 80093ec:	4770      	bx	lr
 80093ee:	f803 1b01 	strb.w	r1, [r3], #1
 80093f2:	e7f9      	b.n	80093e8 <memset+0x4>

080093f4 <_localeconv_r>:
 80093f4:	4800      	ldr	r0, [pc, #0]	@ (80093f8 <_localeconv_r+0x4>)
 80093f6:	4770      	bx	lr
 80093f8:	2000015c 	.word	0x2000015c

080093fc <_close_r>:
 80093fc:	b538      	push	{r3, r4, r5, lr}
 80093fe:	4d06      	ldr	r5, [pc, #24]	@ (8009418 <_close_r+0x1c>)
 8009400:	2300      	movs	r3, #0
 8009402:	4604      	mov	r4, r0
 8009404:	4608      	mov	r0, r1
 8009406:	602b      	str	r3, [r5, #0]
 8009408:	f7fa ffc3 	bl	8004392 <_close>
 800940c:	1c43      	adds	r3, r0, #1
 800940e:	d102      	bne.n	8009416 <_close_r+0x1a>
 8009410:	682b      	ldr	r3, [r5, #0]
 8009412:	b103      	cbz	r3, 8009416 <_close_r+0x1a>
 8009414:	6023      	str	r3, [r4, #0]
 8009416:	bd38      	pop	{r3, r4, r5, pc}
 8009418:	20001d48 	.word	0x20001d48

0800941c <_lseek_r>:
 800941c:	b538      	push	{r3, r4, r5, lr}
 800941e:	4d07      	ldr	r5, [pc, #28]	@ (800943c <_lseek_r+0x20>)
 8009420:	4604      	mov	r4, r0
 8009422:	4608      	mov	r0, r1
 8009424:	4611      	mov	r1, r2
 8009426:	2200      	movs	r2, #0
 8009428:	602a      	str	r2, [r5, #0]
 800942a:	461a      	mov	r2, r3
 800942c:	f7fa ffd8 	bl	80043e0 <_lseek>
 8009430:	1c43      	adds	r3, r0, #1
 8009432:	d102      	bne.n	800943a <_lseek_r+0x1e>
 8009434:	682b      	ldr	r3, [r5, #0]
 8009436:	b103      	cbz	r3, 800943a <_lseek_r+0x1e>
 8009438:	6023      	str	r3, [r4, #0]
 800943a:	bd38      	pop	{r3, r4, r5, pc}
 800943c:	20001d48 	.word	0x20001d48

08009440 <_read_r>:
 8009440:	b538      	push	{r3, r4, r5, lr}
 8009442:	4d07      	ldr	r5, [pc, #28]	@ (8009460 <_read_r+0x20>)
 8009444:	4604      	mov	r4, r0
 8009446:	4608      	mov	r0, r1
 8009448:	4611      	mov	r1, r2
 800944a:	2200      	movs	r2, #0
 800944c:	602a      	str	r2, [r5, #0]
 800944e:	461a      	mov	r2, r3
 8009450:	f7fa ff66 	bl	8004320 <_read>
 8009454:	1c43      	adds	r3, r0, #1
 8009456:	d102      	bne.n	800945e <_read_r+0x1e>
 8009458:	682b      	ldr	r3, [r5, #0]
 800945a:	b103      	cbz	r3, 800945e <_read_r+0x1e>
 800945c:	6023      	str	r3, [r4, #0]
 800945e:	bd38      	pop	{r3, r4, r5, pc}
 8009460:	20001d48 	.word	0x20001d48

08009464 <_write_r>:
 8009464:	b538      	push	{r3, r4, r5, lr}
 8009466:	4d07      	ldr	r5, [pc, #28]	@ (8009484 <_write_r+0x20>)
 8009468:	4604      	mov	r4, r0
 800946a:	4608      	mov	r0, r1
 800946c:	4611      	mov	r1, r2
 800946e:	2200      	movs	r2, #0
 8009470:	602a      	str	r2, [r5, #0]
 8009472:	461a      	mov	r2, r3
 8009474:	f7fa ff71 	bl	800435a <_write>
 8009478:	1c43      	adds	r3, r0, #1
 800947a:	d102      	bne.n	8009482 <_write_r+0x1e>
 800947c:	682b      	ldr	r3, [r5, #0]
 800947e:	b103      	cbz	r3, 8009482 <_write_r+0x1e>
 8009480:	6023      	str	r3, [r4, #0]
 8009482:	bd38      	pop	{r3, r4, r5, pc}
 8009484:	20001d48 	.word	0x20001d48

08009488 <__errno>:
 8009488:	4b01      	ldr	r3, [pc, #4]	@ (8009490 <__errno+0x8>)
 800948a:	6818      	ldr	r0, [r3, #0]
 800948c:	4770      	bx	lr
 800948e:	bf00      	nop
 8009490:	2000001c 	.word	0x2000001c

08009494 <__libc_init_array>:
 8009494:	b570      	push	{r4, r5, r6, lr}
 8009496:	4d0d      	ldr	r5, [pc, #52]	@ (80094cc <__libc_init_array+0x38>)
 8009498:	4c0d      	ldr	r4, [pc, #52]	@ (80094d0 <__libc_init_array+0x3c>)
 800949a:	1b64      	subs	r4, r4, r5
 800949c:	10a4      	asrs	r4, r4, #2
 800949e:	2600      	movs	r6, #0
 80094a0:	42a6      	cmp	r6, r4
 80094a2:	d109      	bne.n	80094b8 <__libc_init_array+0x24>
 80094a4:	4d0b      	ldr	r5, [pc, #44]	@ (80094d4 <__libc_init_array+0x40>)
 80094a6:	4c0c      	ldr	r4, [pc, #48]	@ (80094d8 <__libc_init_array+0x44>)
 80094a8:	f002 f89c 	bl	800b5e4 <_init>
 80094ac:	1b64      	subs	r4, r4, r5
 80094ae:	10a4      	asrs	r4, r4, #2
 80094b0:	2600      	movs	r6, #0
 80094b2:	42a6      	cmp	r6, r4
 80094b4:	d105      	bne.n	80094c2 <__libc_init_array+0x2e>
 80094b6:	bd70      	pop	{r4, r5, r6, pc}
 80094b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80094bc:	4798      	blx	r3
 80094be:	3601      	adds	r6, #1
 80094c0:	e7ee      	b.n	80094a0 <__libc_init_array+0xc>
 80094c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80094c6:	4798      	blx	r3
 80094c8:	3601      	adds	r6, #1
 80094ca:	e7f2      	b.n	80094b2 <__libc_init_array+0x1e>
 80094cc:	0800c2b4 	.word	0x0800c2b4
 80094d0:	0800c2b4 	.word	0x0800c2b4
 80094d4:	0800c2b4 	.word	0x0800c2b4
 80094d8:	0800c2b8 	.word	0x0800c2b8

080094dc <__retarget_lock_init_recursive>:
 80094dc:	4770      	bx	lr

080094de <__retarget_lock_acquire_recursive>:
 80094de:	4770      	bx	lr

080094e0 <__retarget_lock_release_recursive>:
 80094e0:	4770      	bx	lr

080094e2 <memcpy>:
 80094e2:	440a      	add	r2, r1
 80094e4:	4291      	cmp	r1, r2
 80094e6:	f100 33ff 	add.w	r3, r0, #4294967295
 80094ea:	d100      	bne.n	80094ee <memcpy+0xc>
 80094ec:	4770      	bx	lr
 80094ee:	b510      	push	{r4, lr}
 80094f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80094f8:	4291      	cmp	r1, r2
 80094fa:	d1f9      	bne.n	80094f0 <memcpy+0xe>
 80094fc:	bd10      	pop	{r4, pc}

080094fe <quorem>:
 80094fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009502:	6903      	ldr	r3, [r0, #16]
 8009504:	690c      	ldr	r4, [r1, #16]
 8009506:	42a3      	cmp	r3, r4
 8009508:	4607      	mov	r7, r0
 800950a:	db7e      	blt.n	800960a <quorem+0x10c>
 800950c:	3c01      	subs	r4, #1
 800950e:	f101 0814 	add.w	r8, r1, #20
 8009512:	00a3      	lsls	r3, r4, #2
 8009514:	f100 0514 	add.w	r5, r0, #20
 8009518:	9300      	str	r3, [sp, #0]
 800951a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800951e:	9301      	str	r3, [sp, #4]
 8009520:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009524:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009528:	3301      	adds	r3, #1
 800952a:	429a      	cmp	r2, r3
 800952c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009530:	fbb2 f6f3 	udiv	r6, r2, r3
 8009534:	d32e      	bcc.n	8009594 <quorem+0x96>
 8009536:	f04f 0a00 	mov.w	sl, #0
 800953a:	46c4      	mov	ip, r8
 800953c:	46ae      	mov	lr, r5
 800953e:	46d3      	mov	fp, sl
 8009540:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009544:	b298      	uxth	r0, r3
 8009546:	fb06 a000 	mla	r0, r6, r0, sl
 800954a:	0c02      	lsrs	r2, r0, #16
 800954c:	0c1b      	lsrs	r3, r3, #16
 800954e:	fb06 2303 	mla	r3, r6, r3, r2
 8009552:	f8de 2000 	ldr.w	r2, [lr]
 8009556:	b280      	uxth	r0, r0
 8009558:	b292      	uxth	r2, r2
 800955a:	1a12      	subs	r2, r2, r0
 800955c:	445a      	add	r2, fp
 800955e:	f8de 0000 	ldr.w	r0, [lr]
 8009562:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009566:	b29b      	uxth	r3, r3
 8009568:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800956c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009570:	b292      	uxth	r2, r2
 8009572:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009576:	45e1      	cmp	r9, ip
 8009578:	f84e 2b04 	str.w	r2, [lr], #4
 800957c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009580:	d2de      	bcs.n	8009540 <quorem+0x42>
 8009582:	9b00      	ldr	r3, [sp, #0]
 8009584:	58eb      	ldr	r3, [r5, r3]
 8009586:	b92b      	cbnz	r3, 8009594 <quorem+0x96>
 8009588:	9b01      	ldr	r3, [sp, #4]
 800958a:	3b04      	subs	r3, #4
 800958c:	429d      	cmp	r5, r3
 800958e:	461a      	mov	r2, r3
 8009590:	d32f      	bcc.n	80095f2 <quorem+0xf4>
 8009592:	613c      	str	r4, [r7, #16]
 8009594:	4638      	mov	r0, r7
 8009596:	f001 f97d 	bl	800a894 <__mcmp>
 800959a:	2800      	cmp	r0, #0
 800959c:	db25      	blt.n	80095ea <quorem+0xec>
 800959e:	4629      	mov	r1, r5
 80095a0:	2000      	movs	r0, #0
 80095a2:	f858 2b04 	ldr.w	r2, [r8], #4
 80095a6:	f8d1 c000 	ldr.w	ip, [r1]
 80095aa:	fa1f fe82 	uxth.w	lr, r2
 80095ae:	fa1f f38c 	uxth.w	r3, ip
 80095b2:	eba3 030e 	sub.w	r3, r3, lr
 80095b6:	4403      	add	r3, r0
 80095b8:	0c12      	lsrs	r2, r2, #16
 80095ba:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80095be:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80095c2:	b29b      	uxth	r3, r3
 80095c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80095c8:	45c1      	cmp	r9, r8
 80095ca:	f841 3b04 	str.w	r3, [r1], #4
 80095ce:	ea4f 4022 	mov.w	r0, r2, asr #16
 80095d2:	d2e6      	bcs.n	80095a2 <quorem+0xa4>
 80095d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80095d8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80095dc:	b922      	cbnz	r2, 80095e8 <quorem+0xea>
 80095de:	3b04      	subs	r3, #4
 80095e0:	429d      	cmp	r5, r3
 80095e2:	461a      	mov	r2, r3
 80095e4:	d30b      	bcc.n	80095fe <quorem+0x100>
 80095e6:	613c      	str	r4, [r7, #16]
 80095e8:	3601      	adds	r6, #1
 80095ea:	4630      	mov	r0, r6
 80095ec:	b003      	add	sp, #12
 80095ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095f2:	6812      	ldr	r2, [r2, #0]
 80095f4:	3b04      	subs	r3, #4
 80095f6:	2a00      	cmp	r2, #0
 80095f8:	d1cb      	bne.n	8009592 <quorem+0x94>
 80095fa:	3c01      	subs	r4, #1
 80095fc:	e7c6      	b.n	800958c <quorem+0x8e>
 80095fe:	6812      	ldr	r2, [r2, #0]
 8009600:	3b04      	subs	r3, #4
 8009602:	2a00      	cmp	r2, #0
 8009604:	d1ef      	bne.n	80095e6 <quorem+0xe8>
 8009606:	3c01      	subs	r4, #1
 8009608:	e7ea      	b.n	80095e0 <quorem+0xe2>
 800960a:	2000      	movs	r0, #0
 800960c:	e7ee      	b.n	80095ec <quorem+0xee>
	...

08009610 <_dtoa_r>:
 8009610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009614:	69c7      	ldr	r7, [r0, #28]
 8009616:	b097      	sub	sp, #92	@ 0x5c
 8009618:	ed8d 0b04 	vstr	d0, [sp, #16]
 800961c:	ec55 4b10 	vmov	r4, r5, d0
 8009620:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009622:	9107      	str	r1, [sp, #28]
 8009624:	4681      	mov	r9, r0
 8009626:	920c      	str	r2, [sp, #48]	@ 0x30
 8009628:	9311      	str	r3, [sp, #68]	@ 0x44
 800962a:	b97f      	cbnz	r7, 800964c <_dtoa_r+0x3c>
 800962c:	2010      	movs	r0, #16
 800962e:	f000 fe09 	bl	800a244 <malloc>
 8009632:	4602      	mov	r2, r0
 8009634:	f8c9 001c 	str.w	r0, [r9, #28]
 8009638:	b920      	cbnz	r0, 8009644 <_dtoa_r+0x34>
 800963a:	4ba9      	ldr	r3, [pc, #676]	@ (80098e0 <_dtoa_r+0x2d0>)
 800963c:	21ef      	movs	r1, #239	@ 0xef
 800963e:	48a9      	ldr	r0, [pc, #676]	@ (80098e4 <_dtoa_r+0x2d4>)
 8009640:	f001 fe24 	bl	800b28c <__assert_func>
 8009644:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009648:	6007      	str	r7, [r0, #0]
 800964a:	60c7      	str	r7, [r0, #12]
 800964c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009650:	6819      	ldr	r1, [r3, #0]
 8009652:	b159      	cbz	r1, 800966c <_dtoa_r+0x5c>
 8009654:	685a      	ldr	r2, [r3, #4]
 8009656:	604a      	str	r2, [r1, #4]
 8009658:	2301      	movs	r3, #1
 800965a:	4093      	lsls	r3, r2
 800965c:	608b      	str	r3, [r1, #8]
 800965e:	4648      	mov	r0, r9
 8009660:	f000 fee6 	bl	800a430 <_Bfree>
 8009664:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009668:	2200      	movs	r2, #0
 800966a:	601a      	str	r2, [r3, #0]
 800966c:	1e2b      	subs	r3, r5, #0
 800966e:	bfb9      	ittee	lt
 8009670:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009674:	9305      	strlt	r3, [sp, #20]
 8009676:	2300      	movge	r3, #0
 8009678:	6033      	strge	r3, [r6, #0]
 800967a:	9f05      	ldr	r7, [sp, #20]
 800967c:	4b9a      	ldr	r3, [pc, #616]	@ (80098e8 <_dtoa_r+0x2d8>)
 800967e:	bfbc      	itt	lt
 8009680:	2201      	movlt	r2, #1
 8009682:	6032      	strlt	r2, [r6, #0]
 8009684:	43bb      	bics	r3, r7
 8009686:	d112      	bne.n	80096ae <_dtoa_r+0x9e>
 8009688:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800968a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800968e:	6013      	str	r3, [r2, #0]
 8009690:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009694:	4323      	orrs	r3, r4
 8009696:	f000 855a 	beq.w	800a14e <_dtoa_r+0xb3e>
 800969a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800969c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80098fc <_dtoa_r+0x2ec>
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	f000 855c 	beq.w	800a15e <_dtoa_r+0xb4e>
 80096a6:	f10a 0303 	add.w	r3, sl, #3
 80096aa:	f000 bd56 	b.w	800a15a <_dtoa_r+0xb4a>
 80096ae:	ed9d 7b04 	vldr	d7, [sp, #16]
 80096b2:	2200      	movs	r2, #0
 80096b4:	ec51 0b17 	vmov	r0, r1, d7
 80096b8:	2300      	movs	r3, #0
 80096ba:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80096be:	f7f7 fa03 	bl	8000ac8 <__aeabi_dcmpeq>
 80096c2:	4680      	mov	r8, r0
 80096c4:	b158      	cbz	r0, 80096de <_dtoa_r+0xce>
 80096c6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80096c8:	2301      	movs	r3, #1
 80096ca:	6013      	str	r3, [r2, #0]
 80096cc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80096ce:	b113      	cbz	r3, 80096d6 <_dtoa_r+0xc6>
 80096d0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80096d2:	4b86      	ldr	r3, [pc, #536]	@ (80098ec <_dtoa_r+0x2dc>)
 80096d4:	6013      	str	r3, [r2, #0]
 80096d6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009900 <_dtoa_r+0x2f0>
 80096da:	f000 bd40 	b.w	800a15e <_dtoa_r+0xb4e>
 80096de:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80096e2:	aa14      	add	r2, sp, #80	@ 0x50
 80096e4:	a915      	add	r1, sp, #84	@ 0x54
 80096e6:	4648      	mov	r0, r9
 80096e8:	f001 f984 	bl	800a9f4 <__d2b>
 80096ec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80096f0:	9002      	str	r0, [sp, #8]
 80096f2:	2e00      	cmp	r6, #0
 80096f4:	d078      	beq.n	80097e8 <_dtoa_r+0x1d8>
 80096f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80096f8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80096fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009700:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009704:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009708:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800970c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009710:	4619      	mov	r1, r3
 8009712:	2200      	movs	r2, #0
 8009714:	4b76      	ldr	r3, [pc, #472]	@ (80098f0 <_dtoa_r+0x2e0>)
 8009716:	f7f6 fdb7 	bl	8000288 <__aeabi_dsub>
 800971a:	a36b      	add	r3, pc, #428	@ (adr r3, 80098c8 <_dtoa_r+0x2b8>)
 800971c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009720:	f7f6 ff6a 	bl	80005f8 <__aeabi_dmul>
 8009724:	a36a      	add	r3, pc, #424	@ (adr r3, 80098d0 <_dtoa_r+0x2c0>)
 8009726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800972a:	f7f6 fdaf 	bl	800028c <__adddf3>
 800972e:	4604      	mov	r4, r0
 8009730:	4630      	mov	r0, r6
 8009732:	460d      	mov	r5, r1
 8009734:	f7f6 fef6 	bl	8000524 <__aeabi_i2d>
 8009738:	a367      	add	r3, pc, #412	@ (adr r3, 80098d8 <_dtoa_r+0x2c8>)
 800973a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800973e:	f7f6 ff5b 	bl	80005f8 <__aeabi_dmul>
 8009742:	4602      	mov	r2, r0
 8009744:	460b      	mov	r3, r1
 8009746:	4620      	mov	r0, r4
 8009748:	4629      	mov	r1, r5
 800974a:	f7f6 fd9f 	bl	800028c <__adddf3>
 800974e:	4604      	mov	r4, r0
 8009750:	460d      	mov	r5, r1
 8009752:	f7f7 fa01 	bl	8000b58 <__aeabi_d2iz>
 8009756:	2200      	movs	r2, #0
 8009758:	4607      	mov	r7, r0
 800975a:	2300      	movs	r3, #0
 800975c:	4620      	mov	r0, r4
 800975e:	4629      	mov	r1, r5
 8009760:	f7f7 f9bc 	bl	8000adc <__aeabi_dcmplt>
 8009764:	b140      	cbz	r0, 8009778 <_dtoa_r+0x168>
 8009766:	4638      	mov	r0, r7
 8009768:	f7f6 fedc 	bl	8000524 <__aeabi_i2d>
 800976c:	4622      	mov	r2, r4
 800976e:	462b      	mov	r3, r5
 8009770:	f7f7 f9aa 	bl	8000ac8 <__aeabi_dcmpeq>
 8009774:	b900      	cbnz	r0, 8009778 <_dtoa_r+0x168>
 8009776:	3f01      	subs	r7, #1
 8009778:	2f16      	cmp	r7, #22
 800977a:	d852      	bhi.n	8009822 <_dtoa_r+0x212>
 800977c:	4b5d      	ldr	r3, [pc, #372]	@ (80098f4 <_dtoa_r+0x2e4>)
 800977e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009786:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800978a:	f7f7 f9a7 	bl	8000adc <__aeabi_dcmplt>
 800978e:	2800      	cmp	r0, #0
 8009790:	d049      	beq.n	8009826 <_dtoa_r+0x216>
 8009792:	3f01      	subs	r7, #1
 8009794:	2300      	movs	r3, #0
 8009796:	9310      	str	r3, [sp, #64]	@ 0x40
 8009798:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800979a:	1b9b      	subs	r3, r3, r6
 800979c:	1e5a      	subs	r2, r3, #1
 800979e:	bf45      	ittet	mi
 80097a0:	f1c3 0301 	rsbmi	r3, r3, #1
 80097a4:	9300      	strmi	r3, [sp, #0]
 80097a6:	2300      	movpl	r3, #0
 80097a8:	2300      	movmi	r3, #0
 80097aa:	9206      	str	r2, [sp, #24]
 80097ac:	bf54      	ite	pl
 80097ae:	9300      	strpl	r3, [sp, #0]
 80097b0:	9306      	strmi	r3, [sp, #24]
 80097b2:	2f00      	cmp	r7, #0
 80097b4:	db39      	blt.n	800982a <_dtoa_r+0x21a>
 80097b6:	9b06      	ldr	r3, [sp, #24]
 80097b8:	970d      	str	r7, [sp, #52]	@ 0x34
 80097ba:	443b      	add	r3, r7
 80097bc:	9306      	str	r3, [sp, #24]
 80097be:	2300      	movs	r3, #0
 80097c0:	9308      	str	r3, [sp, #32]
 80097c2:	9b07      	ldr	r3, [sp, #28]
 80097c4:	2b09      	cmp	r3, #9
 80097c6:	d863      	bhi.n	8009890 <_dtoa_r+0x280>
 80097c8:	2b05      	cmp	r3, #5
 80097ca:	bfc4      	itt	gt
 80097cc:	3b04      	subgt	r3, #4
 80097ce:	9307      	strgt	r3, [sp, #28]
 80097d0:	9b07      	ldr	r3, [sp, #28]
 80097d2:	f1a3 0302 	sub.w	r3, r3, #2
 80097d6:	bfcc      	ite	gt
 80097d8:	2400      	movgt	r4, #0
 80097da:	2401      	movle	r4, #1
 80097dc:	2b03      	cmp	r3, #3
 80097de:	d863      	bhi.n	80098a8 <_dtoa_r+0x298>
 80097e0:	e8df f003 	tbb	[pc, r3]
 80097e4:	2b375452 	.word	0x2b375452
 80097e8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80097ec:	441e      	add	r6, r3
 80097ee:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80097f2:	2b20      	cmp	r3, #32
 80097f4:	bfc1      	itttt	gt
 80097f6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80097fa:	409f      	lslgt	r7, r3
 80097fc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009800:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009804:	bfd6      	itet	le
 8009806:	f1c3 0320 	rsble	r3, r3, #32
 800980a:	ea47 0003 	orrgt.w	r0, r7, r3
 800980e:	fa04 f003 	lslle.w	r0, r4, r3
 8009812:	f7f6 fe77 	bl	8000504 <__aeabi_ui2d>
 8009816:	2201      	movs	r2, #1
 8009818:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800981c:	3e01      	subs	r6, #1
 800981e:	9212      	str	r2, [sp, #72]	@ 0x48
 8009820:	e776      	b.n	8009710 <_dtoa_r+0x100>
 8009822:	2301      	movs	r3, #1
 8009824:	e7b7      	b.n	8009796 <_dtoa_r+0x186>
 8009826:	9010      	str	r0, [sp, #64]	@ 0x40
 8009828:	e7b6      	b.n	8009798 <_dtoa_r+0x188>
 800982a:	9b00      	ldr	r3, [sp, #0]
 800982c:	1bdb      	subs	r3, r3, r7
 800982e:	9300      	str	r3, [sp, #0]
 8009830:	427b      	negs	r3, r7
 8009832:	9308      	str	r3, [sp, #32]
 8009834:	2300      	movs	r3, #0
 8009836:	930d      	str	r3, [sp, #52]	@ 0x34
 8009838:	e7c3      	b.n	80097c2 <_dtoa_r+0x1b2>
 800983a:	2301      	movs	r3, #1
 800983c:	9309      	str	r3, [sp, #36]	@ 0x24
 800983e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009840:	eb07 0b03 	add.w	fp, r7, r3
 8009844:	f10b 0301 	add.w	r3, fp, #1
 8009848:	2b01      	cmp	r3, #1
 800984a:	9303      	str	r3, [sp, #12]
 800984c:	bfb8      	it	lt
 800984e:	2301      	movlt	r3, #1
 8009850:	e006      	b.n	8009860 <_dtoa_r+0x250>
 8009852:	2301      	movs	r3, #1
 8009854:	9309      	str	r3, [sp, #36]	@ 0x24
 8009856:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009858:	2b00      	cmp	r3, #0
 800985a:	dd28      	ble.n	80098ae <_dtoa_r+0x29e>
 800985c:	469b      	mov	fp, r3
 800985e:	9303      	str	r3, [sp, #12]
 8009860:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009864:	2100      	movs	r1, #0
 8009866:	2204      	movs	r2, #4
 8009868:	f102 0514 	add.w	r5, r2, #20
 800986c:	429d      	cmp	r5, r3
 800986e:	d926      	bls.n	80098be <_dtoa_r+0x2ae>
 8009870:	6041      	str	r1, [r0, #4]
 8009872:	4648      	mov	r0, r9
 8009874:	f000 fd9c 	bl	800a3b0 <_Balloc>
 8009878:	4682      	mov	sl, r0
 800987a:	2800      	cmp	r0, #0
 800987c:	d142      	bne.n	8009904 <_dtoa_r+0x2f4>
 800987e:	4b1e      	ldr	r3, [pc, #120]	@ (80098f8 <_dtoa_r+0x2e8>)
 8009880:	4602      	mov	r2, r0
 8009882:	f240 11af 	movw	r1, #431	@ 0x1af
 8009886:	e6da      	b.n	800963e <_dtoa_r+0x2e>
 8009888:	2300      	movs	r3, #0
 800988a:	e7e3      	b.n	8009854 <_dtoa_r+0x244>
 800988c:	2300      	movs	r3, #0
 800988e:	e7d5      	b.n	800983c <_dtoa_r+0x22c>
 8009890:	2401      	movs	r4, #1
 8009892:	2300      	movs	r3, #0
 8009894:	9307      	str	r3, [sp, #28]
 8009896:	9409      	str	r4, [sp, #36]	@ 0x24
 8009898:	f04f 3bff 	mov.w	fp, #4294967295
 800989c:	2200      	movs	r2, #0
 800989e:	f8cd b00c 	str.w	fp, [sp, #12]
 80098a2:	2312      	movs	r3, #18
 80098a4:	920c      	str	r2, [sp, #48]	@ 0x30
 80098a6:	e7db      	b.n	8009860 <_dtoa_r+0x250>
 80098a8:	2301      	movs	r3, #1
 80098aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80098ac:	e7f4      	b.n	8009898 <_dtoa_r+0x288>
 80098ae:	f04f 0b01 	mov.w	fp, #1
 80098b2:	f8cd b00c 	str.w	fp, [sp, #12]
 80098b6:	465b      	mov	r3, fp
 80098b8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80098bc:	e7d0      	b.n	8009860 <_dtoa_r+0x250>
 80098be:	3101      	adds	r1, #1
 80098c0:	0052      	lsls	r2, r2, #1
 80098c2:	e7d1      	b.n	8009868 <_dtoa_r+0x258>
 80098c4:	f3af 8000 	nop.w
 80098c8:	636f4361 	.word	0x636f4361
 80098cc:	3fd287a7 	.word	0x3fd287a7
 80098d0:	8b60c8b3 	.word	0x8b60c8b3
 80098d4:	3fc68a28 	.word	0x3fc68a28
 80098d8:	509f79fb 	.word	0x509f79fb
 80098dc:	3fd34413 	.word	0x3fd34413
 80098e0:	0800bf71 	.word	0x0800bf71
 80098e4:	0800bf88 	.word	0x0800bf88
 80098e8:	7ff00000 	.word	0x7ff00000
 80098ec:	0800bf41 	.word	0x0800bf41
 80098f0:	3ff80000 	.word	0x3ff80000
 80098f4:	0800c0d8 	.word	0x0800c0d8
 80098f8:	0800bfe0 	.word	0x0800bfe0
 80098fc:	0800bf6d 	.word	0x0800bf6d
 8009900:	0800bf40 	.word	0x0800bf40
 8009904:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009908:	6018      	str	r0, [r3, #0]
 800990a:	9b03      	ldr	r3, [sp, #12]
 800990c:	2b0e      	cmp	r3, #14
 800990e:	f200 80a1 	bhi.w	8009a54 <_dtoa_r+0x444>
 8009912:	2c00      	cmp	r4, #0
 8009914:	f000 809e 	beq.w	8009a54 <_dtoa_r+0x444>
 8009918:	2f00      	cmp	r7, #0
 800991a:	dd33      	ble.n	8009984 <_dtoa_r+0x374>
 800991c:	4b9c      	ldr	r3, [pc, #624]	@ (8009b90 <_dtoa_r+0x580>)
 800991e:	f007 020f 	and.w	r2, r7, #15
 8009922:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009926:	ed93 7b00 	vldr	d7, [r3]
 800992a:	05f8      	lsls	r0, r7, #23
 800992c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009930:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009934:	d516      	bpl.n	8009964 <_dtoa_r+0x354>
 8009936:	4b97      	ldr	r3, [pc, #604]	@ (8009b94 <_dtoa_r+0x584>)
 8009938:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800993c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009940:	f7f6 ff84 	bl	800084c <__aeabi_ddiv>
 8009944:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009948:	f004 040f 	and.w	r4, r4, #15
 800994c:	2603      	movs	r6, #3
 800994e:	4d91      	ldr	r5, [pc, #580]	@ (8009b94 <_dtoa_r+0x584>)
 8009950:	b954      	cbnz	r4, 8009968 <_dtoa_r+0x358>
 8009952:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009956:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800995a:	f7f6 ff77 	bl	800084c <__aeabi_ddiv>
 800995e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009962:	e028      	b.n	80099b6 <_dtoa_r+0x3a6>
 8009964:	2602      	movs	r6, #2
 8009966:	e7f2      	b.n	800994e <_dtoa_r+0x33e>
 8009968:	07e1      	lsls	r1, r4, #31
 800996a:	d508      	bpl.n	800997e <_dtoa_r+0x36e>
 800996c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009970:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009974:	f7f6 fe40 	bl	80005f8 <__aeabi_dmul>
 8009978:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800997c:	3601      	adds	r6, #1
 800997e:	1064      	asrs	r4, r4, #1
 8009980:	3508      	adds	r5, #8
 8009982:	e7e5      	b.n	8009950 <_dtoa_r+0x340>
 8009984:	f000 80af 	beq.w	8009ae6 <_dtoa_r+0x4d6>
 8009988:	427c      	negs	r4, r7
 800998a:	4b81      	ldr	r3, [pc, #516]	@ (8009b90 <_dtoa_r+0x580>)
 800998c:	4d81      	ldr	r5, [pc, #516]	@ (8009b94 <_dtoa_r+0x584>)
 800998e:	f004 020f 	and.w	r2, r4, #15
 8009992:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800999a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800999e:	f7f6 fe2b 	bl	80005f8 <__aeabi_dmul>
 80099a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80099a6:	1124      	asrs	r4, r4, #4
 80099a8:	2300      	movs	r3, #0
 80099aa:	2602      	movs	r6, #2
 80099ac:	2c00      	cmp	r4, #0
 80099ae:	f040 808f 	bne.w	8009ad0 <_dtoa_r+0x4c0>
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d1d3      	bne.n	800995e <_dtoa_r+0x34e>
 80099b6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80099b8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	f000 8094 	beq.w	8009aea <_dtoa_r+0x4da>
 80099c2:	4b75      	ldr	r3, [pc, #468]	@ (8009b98 <_dtoa_r+0x588>)
 80099c4:	2200      	movs	r2, #0
 80099c6:	4620      	mov	r0, r4
 80099c8:	4629      	mov	r1, r5
 80099ca:	f7f7 f887 	bl	8000adc <__aeabi_dcmplt>
 80099ce:	2800      	cmp	r0, #0
 80099d0:	f000 808b 	beq.w	8009aea <_dtoa_r+0x4da>
 80099d4:	9b03      	ldr	r3, [sp, #12]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	f000 8087 	beq.w	8009aea <_dtoa_r+0x4da>
 80099dc:	f1bb 0f00 	cmp.w	fp, #0
 80099e0:	dd34      	ble.n	8009a4c <_dtoa_r+0x43c>
 80099e2:	4620      	mov	r0, r4
 80099e4:	4b6d      	ldr	r3, [pc, #436]	@ (8009b9c <_dtoa_r+0x58c>)
 80099e6:	2200      	movs	r2, #0
 80099e8:	4629      	mov	r1, r5
 80099ea:	f7f6 fe05 	bl	80005f8 <__aeabi_dmul>
 80099ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80099f2:	f107 38ff 	add.w	r8, r7, #4294967295
 80099f6:	3601      	adds	r6, #1
 80099f8:	465c      	mov	r4, fp
 80099fa:	4630      	mov	r0, r6
 80099fc:	f7f6 fd92 	bl	8000524 <__aeabi_i2d>
 8009a00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a04:	f7f6 fdf8 	bl	80005f8 <__aeabi_dmul>
 8009a08:	4b65      	ldr	r3, [pc, #404]	@ (8009ba0 <_dtoa_r+0x590>)
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	f7f6 fc3e 	bl	800028c <__adddf3>
 8009a10:	4605      	mov	r5, r0
 8009a12:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009a16:	2c00      	cmp	r4, #0
 8009a18:	d16a      	bne.n	8009af0 <_dtoa_r+0x4e0>
 8009a1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a1e:	4b61      	ldr	r3, [pc, #388]	@ (8009ba4 <_dtoa_r+0x594>)
 8009a20:	2200      	movs	r2, #0
 8009a22:	f7f6 fc31 	bl	8000288 <__aeabi_dsub>
 8009a26:	4602      	mov	r2, r0
 8009a28:	460b      	mov	r3, r1
 8009a2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009a2e:	462a      	mov	r2, r5
 8009a30:	4633      	mov	r3, r6
 8009a32:	f7f7 f871 	bl	8000b18 <__aeabi_dcmpgt>
 8009a36:	2800      	cmp	r0, #0
 8009a38:	f040 8298 	bne.w	8009f6c <_dtoa_r+0x95c>
 8009a3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a40:	462a      	mov	r2, r5
 8009a42:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009a46:	f7f7 f849 	bl	8000adc <__aeabi_dcmplt>
 8009a4a:	bb38      	cbnz	r0, 8009a9c <_dtoa_r+0x48c>
 8009a4c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009a50:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009a54:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	f2c0 8157 	blt.w	8009d0a <_dtoa_r+0x6fa>
 8009a5c:	2f0e      	cmp	r7, #14
 8009a5e:	f300 8154 	bgt.w	8009d0a <_dtoa_r+0x6fa>
 8009a62:	4b4b      	ldr	r3, [pc, #300]	@ (8009b90 <_dtoa_r+0x580>)
 8009a64:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009a68:	ed93 7b00 	vldr	d7, [r3]
 8009a6c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	ed8d 7b00 	vstr	d7, [sp]
 8009a74:	f280 80e5 	bge.w	8009c42 <_dtoa_r+0x632>
 8009a78:	9b03      	ldr	r3, [sp, #12]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	f300 80e1 	bgt.w	8009c42 <_dtoa_r+0x632>
 8009a80:	d10c      	bne.n	8009a9c <_dtoa_r+0x48c>
 8009a82:	4b48      	ldr	r3, [pc, #288]	@ (8009ba4 <_dtoa_r+0x594>)
 8009a84:	2200      	movs	r2, #0
 8009a86:	ec51 0b17 	vmov	r0, r1, d7
 8009a8a:	f7f6 fdb5 	bl	80005f8 <__aeabi_dmul>
 8009a8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a92:	f7f7 f837 	bl	8000b04 <__aeabi_dcmpge>
 8009a96:	2800      	cmp	r0, #0
 8009a98:	f000 8266 	beq.w	8009f68 <_dtoa_r+0x958>
 8009a9c:	2400      	movs	r4, #0
 8009a9e:	4625      	mov	r5, r4
 8009aa0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009aa2:	4656      	mov	r6, sl
 8009aa4:	ea6f 0803 	mvn.w	r8, r3
 8009aa8:	2700      	movs	r7, #0
 8009aaa:	4621      	mov	r1, r4
 8009aac:	4648      	mov	r0, r9
 8009aae:	f000 fcbf 	bl	800a430 <_Bfree>
 8009ab2:	2d00      	cmp	r5, #0
 8009ab4:	f000 80bd 	beq.w	8009c32 <_dtoa_r+0x622>
 8009ab8:	b12f      	cbz	r7, 8009ac6 <_dtoa_r+0x4b6>
 8009aba:	42af      	cmp	r7, r5
 8009abc:	d003      	beq.n	8009ac6 <_dtoa_r+0x4b6>
 8009abe:	4639      	mov	r1, r7
 8009ac0:	4648      	mov	r0, r9
 8009ac2:	f000 fcb5 	bl	800a430 <_Bfree>
 8009ac6:	4629      	mov	r1, r5
 8009ac8:	4648      	mov	r0, r9
 8009aca:	f000 fcb1 	bl	800a430 <_Bfree>
 8009ace:	e0b0      	b.n	8009c32 <_dtoa_r+0x622>
 8009ad0:	07e2      	lsls	r2, r4, #31
 8009ad2:	d505      	bpl.n	8009ae0 <_dtoa_r+0x4d0>
 8009ad4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009ad8:	f7f6 fd8e 	bl	80005f8 <__aeabi_dmul>
 8009adc:	3601      	adds	r6, #1
 8009ade:	2301      	movs	r3, #1
 8009ae0:	1064      	asrs	r4, r4, #1
 8009ae2:	3508      	adds	r5, #8
 8009ae4:	e762      	b.n	80099ac <_dtoa_r+0x39c>
 8009ae6:	2602      	movs	r6, #2
 8009ae8:	e765      	b.n	80099b6 <_dtoa_r+0x3a6>
 8009aea:	9c03      	ldr	r4, [sp, #12]
 8009aec:	46b8      	mov	r8, r7
 8009aee:	e784      	b.n	80099fa <_dtoa_r+0x3ea>
 8009af0:	4b27      	ldr	r3, [pc, #156]	@ (8009b90 <_dtoa_r+0x580>)
 8009af2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009af4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009af8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009afc:	4454      	add	r4, sl
 8009afe:	2900      	cmp	r1, #0
 8009b00:	d054      	beq.n	8009bac <_dtoa_r+0x59c>
 8009b02:	4929      	ldr	r1, [pc, #164]	@ (8009ba8 <_dtoa_r+0x598>)
 8009b04:	2000      	movs	r0, #0
 8009b06:	f7f6 fea1 	bl	800084c <__aeabi_ddiv>
 8009b0a:	4633      	mov	r3, r6
 8009b0c:	462a      	mov	r2, r5
 8009b0e:	f7f6 fbbb 	bl	8000288 <__aeabi_dsub>
 8009b12:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009b16:	4656      	mov	r6, sl
 8009b18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b1c:	f7f7 f81c 	bl	8000b58 <__aeabi_d2iz>
 8009b20:	4605      	mov	r5, r0
 8009b22:	f7f6 fcff 	bl	8000524 <__aeabi_i2d>
 8009b26:	4602      	mov	r2, r0
 8009b28:	460b      	mov	r3, r1
 8009b2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b2e:	f7f6 fbab 	bl	8000288 <__aeabi_dsub>
 8009b32:	3530      	adds	r5, #48	@ 0x30
 8009b34:	4602      	mov	r2, r0
 8009b36:	460b      	mov	r3, r1
 8009b38:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009b3c:	f806 5b01 	strb.w	r5, [r6], #1
 8009b40:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009b44:	f7f6 ffca 	bl	8000adc <__aeabi_dcmplt>
 8009b48:	2800      	cmp	r0, #0
 8009b4a:	d172      	bne.n	8009c32 <_dtoa_r+0x622>
 8009b4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b50:	4911      	ldr	r1, [pc, #68]	@ (8009b98 <_dtoa_r+0x588>)
 8009b52:	2000      	movs	r0, #0
 8009b54:	f7f6 fb98 	bl	8000288 <__aeabi_dsub>
 8009b58:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009b5c:	f7f6 ffbe 	bl	8000adc <__aeabi_dcmplt>
 8009b60:	2800      	cmp	r0, #0
 8009b62:	f040 80b4 	bne.w	8009cce <_dtoa_r+0x6be>
 8009b66:	42a6      	cmp	r6, r4
 8009b68:	f43f af70 	beq.w	8009a4c <_dtoa_r+0x43c>
 8009b6c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009b70:	4b0a      	ldr	r3, [pc, #40]	@ (8009b9c <_dtoa_r+0x58c>)
 8009b72:	2200      	movs	r2, #0
 8009b74:	f7f6 fd40 	bl	80005f8 <__aeabi_dmul>
 8009b78:	4b08      	ldr	r3, [pc, #32]	@ (8009b9c <_dtoa_r+0x58c>)
 8009b7a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009b7e:	2200      	movs	r2, #0
 8009b80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b84:	f7f6 fd38 	bl	80005f8 <__aeabi_dmul>
 8009b88:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b8c:	e7c4      	b.n	8009b18 <_dtoa_r+0x508>
 8009b8e:	bf00      	nop
 8009b90:	0800c0d8 	.word	0x0800c0d8
 8009b94:	0800c0b0 	.word	0x0800c0b0
 8009b98:	3ff00000 	.word	0x3ff00000
 8009b9c:	40240000 	.word	0x40240000
 8009ba0:	401c0000 	.word	0x401c0000
 8009ba4:	40140000 	.word	0x40140000
 8009ba8:	3fe00000 	.word	0x3fe00000
 8009bac:	4631      	mov	r1, r6
 8009bae:	4628      	mov	r0, r5
 8009bb0:	f7f6 fd22 	bl	80005f8 <__aeabi_dmul>
 8009bb4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009bb8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009bba:	4656      	mov	r6, sl
 8009bbc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009bc0:	f7f6 ffca 	bl	8000b58 <__aeabi_d2iz>
 8009bc4:	4605      	mov	r5, r0
 8009bc6:	f7f6 fcad 	bl	8000524 <__aeabi_i2d>
 8009bca:	4602      	mov	r2, r0
 8009bcc:	460b      	mov	r3, r1
 8009bce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009bd2:	f7f6 fb59 	bl	8000288 <__aeabi_dsub>
 8009bd6:	3530      	adds	r5, #48	@ 0x30
 8009bd8:	f806 5b01 	strb.w	r5, [r6], #1
 8009bdc:	4602      	mov	r2, r0
 8009bde:	460b      	mov	r3, r1
 8009be0:	42a6      	cmp	r6, r4
 8009be2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009be6:	f04f 0200 	mov.w	r2, #0
 8009bea:	d124      	bne.n	8009c36 <_dtoa_r+0x626>
 8009bec:	4baf      	ldr	r3, [pc, #700]	@ (8009eac <_dtoa_r+0x89c>)
 8009bee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009bf2:	f7f6 fb4b 	bl	800028c <__adddf3>
 8009bf6:	4602      	mov	r2, r0
 8009bf8:	460b      	mov	r3, r1
 8009bfa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009bfe:	f7f6 ff8b 	bl	8000b18 <__aeabi_dcmpgt>
 8009c02:	2800      	cmp	r0, #0
 8009c04:	d163      	bne.n	8009cce <_dtoa_r+0x6be>
 8009c06:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009c0a:	49a8      	ldr	r1, [pc, #672]	@ (8009eac <_dtoa_r+0x89c>)
 8009c0c:	2000      	movs	r0, #0
 8009c0e:	f7f6 fb3b 	bl	8000288 <__aeabi_dsub>
 8009c12:	4602      	mov	r2, r0
 8009c14:	460b      	mov	r3, r1
 8009c16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c1a:	f7f6 ff5f 	bl	8000adc <__aeabi_dcmplt>
 8009c1e:	2800      	cmp	r0, #0
 8009c20:	f43f af14 	beq.w	8009a4c <_dtoa_r+0x43c>
 8009c24:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009c26:	1e73      	subs	r3, r6, #1
 8009c28:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009c2a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009c2e:	2b30      	cmp	r3, #48	@ 0x30
 8009c30:	d0f8      	beq.n	8009c24 <_dtoa_r+0x614>
 8009c32:	4647      	mov	r7, r8
 8009c34:	e03b      	b.n	8009cae <_dtoa_r+0x69e>
 8009c36:	4b9e      	ldr	r3, [pc, #632]	@ (8009eb0 <_dtoa_r+0x8a0>)
 8009c38:	f7f6 fcde 	bl	80005f8 <__aeabi_dmul>
 8009c3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c40:	e7bc      	b.n	8009bbc <_dtoa_r+0x5ac>
 8009c42:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009c46:	4656      	mov	r6, sl
 8009c48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c4c:	4620      	mov	r0, r4
 8009c4e:	4629      	mov	r1, r5
 8009c50:	f7f6 fdfc 	bl	800084c <__aeabi_ddiv>
 8009c54:	f7f6 ff80 	bl	8000b58 <__aeabi_d2iz>
 8009c58:	4680      	mov	r8, r0
 8009c5a:	f7f6 fc63 	bl	8000524 <__aeabi_i2d>
 8009c5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c62:	f7f6 fcc9 	bl	80005f8 <__aeabi_dmul>
 8009c66:	4602      	mov	r2, r0
 8009c68:	460b      	mov	r3, r1
 8009c6a:	4620      	mov	r0, r4
 8009c6c:	4629      	mov	r1, r5
 8009c6e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009c72:	f7f6 fb09 	bl	8000288 <__aeabi_dsub>
 8009c76:	f806 4b01 	strb.w	r4, [r6], #1
 8009c7a:	9d03      	ldr	r5, [sp, #12]
 8009c7c:	eba6 040a 	sub.w	r4, r6, sl
 8009c80:	42a5      	cmp	r5, r4
 8009c82:	4602      	mov	r2, r0
 8009c84:	460b      	mov	r3, r1
 8009c86:	d133      	bne.n	8009cf0 <_dtoa_r+0x6e0>
 8009c88:	f7f6 fb00 	bl	800028c <__adddf3>
 8009c8c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c90:	4604      	mov	r4, r0
 8009c92:	460d      	mov	r5, r1
 8009c94:	f7f6 ff40 	bl	8000b18 <__aeabi_dcmpgt>
 8009c98:	b9c0      	cbnz	r0, 8009ccc <_dtoa_r+0x6bc>
 8009c9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c9e:	4620      	mov	r0, r4
 8009ca0:	4629      	mov	r1, r5
 8009ca2:	f7f6 ff11 	bl	8000ac8 <__aeabi_dcmpeq>
 8009ca6:	b110      	cbz	r0, 8009cae <_dtoa_r+0x69e>
 8009ca8:	f018 0f01 	tst.w	r8, #1
 8009cac:	d10e      	bne.n	8009ccc <_dtoa_r+0x6bc>
 8009cae:	9902      	ldr	r1, [sp, #8]
 8009cb0:	4648      	mov	r0, r9
 8009cb2:	f000 fbbd 	bl	800a430 <_Bfree>
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	7033      	strb	r3, [r6, #0]
 8009cba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009cbc:	3701      	adds	r7, #1
 8009cbe:	601f      	str	r7, [r3, #0]
 8009cc0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	f000 824b 	beq.w	800a15e <_dtoa_r+0xb4e>
 8009cc8:	601e      	str	r6, [r3, #0]
 8009cca:	e248      	b.n	800a15e <_dtoa_r+0xb4e>
 8009ccc:	46b8      	mov	r8, r7
 8009cce:	4633      	mov	r3, r6
 8009cd0:	461e      	mov	r6, r3
 8009cd2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009cd6:	2a39      	cmp	r2, #57	@ 0x39
 8009cd8:	d106      	bne.n	8009ce8 <_dtoa_r+0x6d8>
 8009cda:	459a      	cmp	sl, r3
 8009cdc:	d1f8      	bne.n	8009cd0 <_dtoa_r+0x6c0>
 8009cde:	2230      	movs	r2, #48	@ 0x30
 8009ce0:	f108 0801 	add.w	r8, r8, #1
 8009ce4:	f88a 2000 	strb.w	r2, [sl]
 8009ce8:	781a      	ldrb	r2, [r3, #0]
 8009cea:	3201      	adds	r2, #1
 8009cec:	701a      	strb	r2, [r3, #0]
 8009cee:	e7a0      	b.n	8009c32 <_dtoa_r+0x622>
 8009cf0:	4b6f      	ldr	r3, [pc, #444]	@ (8009eb0 <_dtoa_r+0x8a0>)
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	f7f6 fc80 	bl	80005f8 <__aeabi_dmul>
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	4604      	mov	r4, r0
 8009cfe:	460d      	mov	r5, r1
 8009d00:	f7f6 fee2 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d04:	2800      	cmp	r0, #0
 8009d06:	d09f      	beq.n	8009c48 <_dtoa_r+0x638>
 8009d08:	e7d1      	b.n	8009cae <_dtoa_r+0x69e>
 8009d0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d0c:	2a00      	cmp	r2, #0
 8009d0e:	f000 80ea 	beq.w	8009ee6 <_dtoa_r+0x8d6>
 8009d12:	9a07      	ldr	r2, [sp, #28]
 8009d14:	2a01      	cmp	r2, #1
 8009d16:	f300 80cd 	bgt.w	8009eb4 <_dtoa_r+0x8a4>
 8009d1a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009d1c:	2a00      	cmp	r2, #0
 8009d1e:	f000 80c1 	beq.w	8009ea4 <_dtoa_r+0x894>
 8009d22:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009d26:	9c08      	ldr	r4, [sp, #32]
 8009d28:	9e00      	ldr	r6, [sp, #0]
 8009d2a:	9a00      	ldr	r2, [sp, #0]
 8009d2c:	441a      	add	r2, r3
 8009d2e:	9200      	str	r2, [sp, #0]
 8009d30:	9a06      	ldr	r2, [sp, #24]
 8009d32:	2101      	movs	r1, #1
 8009d34:	441a      	add	r2, r3
 8009d36:	4648      	mov	r0, r9
 8009d38:	9206      	str	r2, [sp, #24]
 8009d3a:	f000 fc2d 	bl	800a598 <__i2b>
 8009d3e:	4605      	mov	r5, r0
 8009d40:	b166      	cbz	r6, 8009d5c <_dtoa_r+0x74c>
 8009d42:	9b06      	ldr	r3, [sp, #24]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	dd09      	ble.n	8009d5c <_dtoa_r+0x74c>
 8009d48:	42b3      	cmp	r3, r6
 8009d4a:	9a00      	ldr	r2, [sp, #0]
 8009d4c:	bfa8      	it	ge
 8009d4e:	4633      	movge	r3, r6
 8009d50:	1ad2      	subs	r2, r2, r3
 8009d52:	9200      	str	r2, [sp, #0]
 8009d54:	9a06      	ldr	r2, [sp, #24]
 8009d56:	1af6      	subs	r6, r6, r3
 8009d58:	1ad3      	subs	r3, r2, r3
 8009d5a:	9306      	str	r3, [sp, #24]
 8009d5c:	9b08      	ldr	r3, [sp, #32]
 8009d5e:	b30b      	cbz	r3, 8009da4 <_dtoa_r+0x794>
 8009d60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	f000 80c6 	beq.w	8009ef4 <_dtoa_r+0x8e4>
 8009d68:	2c00      	cmp	r4, #0
 8009d6a:	f000 80c0 	beq.w	8009eee <_dtoa_r+0x8de>
 8009d6e:	4629      	mov	r1, r5
 8009d70:	4622      	mov	r2, r4
 8009d72:	4648      	mov	r0, r9
 8009d74:	f000 fcc8 	bl	800a708 <__pow5mult>
 8009d78:	9a02      	ldr	r2, [sp, #8]
 8009d7a:	4601      	mov	r1, r0
 8009d7c:	4605      	mov	r5, r0
 8009d7e:	4648      	mov	r0, r9
 8009d80:	f000 fc20 	bl	800a5c4 <__multiply>
 8009d84:	9902      	ldr	r1, [sp, #8]
 8009d86:	4680      	mov	r8, r0
 8009d88:	4648      	mov	r0, r9
 8009d8a:	f000 fb51 	bl	800a430 <_Bfree>
 8009d8e:	9b08      	ldr	r3, [sp, #32]
 8009d90:	1b1b      	subs	r3, r3, r4
 8009d92:	9308      	str	r3, [sp, #32]
 8009d94:	f000 80b1 	beq.w	8009efa <_dtoa_r+0x8ea>
 8009d98:	9a08      	ldr	r2, [sp, #32]
 8009d9a:	4641      	mov	r1, r8
 8009d9c:	4648      	mov	r0, r9
 8009d9e:	f000 fcb3 	bl	800a708 <__pow5mult>
 8009da2:	9002      	str	r0, [sp, #8]
 8009da4:	2101      	movs	r1, #1
 8009da6:	4648      	mov	r0, r9
 8009da8:	f000 fbf6 	bl	800a598 <__i2b>
 8009dac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009dae:	4604      	mov	r4, r0
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	f000 81d8 	beq.w	800a166 <_dtoa_r+0xb56>
 8009db6:	461a      	mov	r2, r3
 8009db8:	4601      	mov	r1, r0
 8009dba:	4648      	mov	r0, r9
 8009dbc:	f000 fca4 	bl	800a708 <__pow5mult>
 8009dc0:	9b07      	ldr	r3, [sp, #28]
 8009dc2:	2b01      	cmp	r3, #1
 8009dc4:	4604      	mov	r4, r0
 8009dc6:	f300 809f 	bgt.w	8009f08 <_dtoa_r+0x8f8>
 8009dca:	9b04      	ldr	r3, [sp, #16]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	f040 8097 	bne.w	8009f00 <_dtoa_r+0x8f0>
 8009dd2:	9b05      	ldr	r3, [sp, #20]
 8009dd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	f040 8093 	bne.w	8009f04 <_dtoa_r+0x8f4>
 8009dde:	9b05      	ldr	r3, [sp, #20]
 8009de0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009de4:	0d1b      	lsrs	r3, r3, #20
 8009de6:	051b      	lsls	r3, r3, #20
 8009de8:	b133      	cbz	r3, 8009df8 <_dtoa_r+0x7e8>
 8009dea:	9b00      	ldr	r3, [sp, #0]
 8009dec:	3301      	adds	r3, #1
 8009dee:	9300      	str	r3, [sp, #0]
 8009df0:	9b06      	ldr	r3, [sp, #24]
 8009df2:	3301      	adds	r3, #1
 8009df4:	9306      	str	r3, [sp, #24]
 8009df6:	2301      	movs	r3, #1
 8009df8:	9308      	str	r3, [sp, #32]
 8009dfa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	f000 81b8 	beq.w	800a172 <_dtoa_r+0xb62>
 8009e02:	6923      	ldr	r3, [r4, #16]
 8009e04:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009e08:	6918      	ldr	r0, [r3, #16]
 8009e0a:	f000 fb79 	bl	800a500 <__hi0bits>
 8009e0e:	f1c0 0020 	rsb	r0, r0, #32
 8009e12:	9b06      	ldr	r3, [sp, #24]
 8009e14:	4418      	add	r0, r3
 8009e16:	f010 001f 	ands.w	r0, r0, #31
 8009e1a:	f000 8082 	beq.w	8009f22 <_dtoa_r+0x912>
 8009e1e:	f1c0 0320 	rsb	r3, r0, #32
 8009e22:	2b04      	cmp	r3, #4
 8009e24:	dd73      	ble.n	8009f0e <_dtoa_r+0x8fe>
 8009e26:	9b00      	ldr	r3, [sp, #0]
 8009e28:	f1c0 001c 	rsb	r0, r0, #28
 8009e2c:	4403      	add	r3, r0
 8009e2e:	9300      	str	r3, [sp, #0]
 8009e30:	9b06      	ldr	r3, [sp, #24]
 8009e32:	4403      	add	r3, r0
 8009e34:	4406      	add	r6, r0
 8009e36:	9306      	str	r3, [sp, #24]
 8009e38:	9b00      	ldr	r3, [sp, #0]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	dd05      	ble.n	8009e4a <_dtoa_r+0x83a>
 8009e3e:	9902      	ldr	r1, [sp, #8]
 8009e40:	461a      	mov	r2, r3
 8009e42:	4648      	mov	r0, r9
 8009e44:	f000 fcba 	bl	800a7bc <__lshift>
 8009e48:	9002      	str	r0, [sp, #8]
 8009e4a:	9b06      	ldr	r3, [sp, #24]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	dd05      	ble.n	8009e5c <_dtoa_r+0x84c>
 8009e50:	4621      	mov	r1, r4
 8009e52:	461a      	mov	r2, r3
 8009e54:	4648      	mov	r0, r9
 8009e56:	f000 fcb1 	bl	800a7bc <__lshift>
 8009e5a:	4604      	mov	r4, r0
 8009e5c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d061      	beq.n	8009f26 <_dtoa_r+0x916>
 8009e62:	9802      	ldr	r0, [sp, #8]
 8009e64:	4621      	mov	r1, r4
 8009e66:	f000 fd15 	bl	800a894 <__mcmp>
 8009e6a:	2800      	cmp	r0, #0
 8009e6c:	da5b      	bge.n	8009f26 <_dtoa_r+0x916>
 8009e6e:	2300      	movs	r3, #0
 8009e70:	9902      	ldr	r1, [sp, #8]
 8009e72:	220a      	movs	r2, #10
 8009e74:	4648      	mov	r0, r9
 8009e76:	f000 fafd 	bl	800a474 <__multadd>
 8009e7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e7c:	9002      	str	r0, [sp, #8]
 8009e7e:	f107 38ff 	add.w	r8, r7, #4294967295
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	f000 8177 	beq.w	800a176 <_dtoa_r+0xb66>
 8009e88:	4629      	mov	r1, r5
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	220a      	movs	r2, #10
 8009e8e:	4648      	mov	r0, r9
 8009e90:	f000 faf0 	bl	800a474 <__multadd>
 8009e94:	f1bb 0f00 	cmp.w	fp, #0
 8009e98:	4605      	mov	r5, r0
 8009e9a:	dc6f      	bgt.n	8009f7c <_dtoa_r+0x96c>
 8009e9c:	9b07      	ldr	r3, [sp, #28]
 8009e9e:	2b02      	cmp	r3, #2
 8009ea0:	dc49      	bgt.n	8009f36 <_dtoa_r+0x926>
 8009ea2:	e06b      	b.n	8009f7c <_dtoa_r+0x96c>
 8009ea4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009ea6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009eaa:	e73c      	b.n	8009d26 <_dtoa_r+0x716>
 8009eac:	3fe00000 	.word	0x3fe00000
 8009eb0:	40240000 	.word	0x40240000
 8009eb4:	9b03      	ldr	r3, [sp, #12]
 8009eb6:	1e5c      	subs	r4, r3, #1
 8009eb8:	9b08      	ldr	r3, [sp, #32]
 8009eba:	42a3      	cmp	r3, r4
 8009ebc:	db09      	blt.n	8009ed2 <_dtoa_r+0x8c2>
 8009ebe:	1b1c      	subs	r4, r3, r4
 8009ec0:	9b03      	ldr	r3, [sp, #12]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	f6bf af30 	bge.w	8009d28 <_dtoa_r+0x718>
 8009ec8:	9b00      	ldr	r3, [sp, #0]
 8009eca:	9a03      	ldr	r2, [sp, #12]
 8009ecc:	1a9e      	subs	r6, r3, r2
 8009ece:	2300      	movs	r3, #0
 8009ed0:	e72b      	b.n	8009d2a <_dtoa_r+0x71a>
 8009ed2:	9b08      	ldr	r3, [sp, #32]
 8009ed4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009ed6:	9408      	str	r4, [sp, #32]
 8009ed8:	1ae3      	subs	r3, r4, r3
 8009eda:	441a      	add	r2, r3
 8009edc:	9e00      	ldr	r6, [sp, #0]
 8009ede:	9b03      	ldr	r3, [sp, #12]
 8009ee0:	920d      	str	r2, [sp, #52]	@ 0x34
 8009ee2:	2400      	movs	r4, #0
 8009ee4:	e721      	b.n	8009d2a <_dtoa_r+0x71a>
 8009ee6:	9c08      	ldr	r4, [sp, #32]
 8009ee8:	9e00      	ldr	r6, [sp, #0]
 8009eea:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009eec:	e728      	b.n	8009d40 <_dtoa_r+0x730>
 8009eee:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009ef2:	e751      	b.n	8009d98 <_dtoa_r+0x788>
 8009ef4:	9a08      	ldr	r2, [sp, #32]
 8009ef6:	9902      	ldr	r1, [sp, #8]
 8009ef8:	e750      	b.n	8009d9c <_dtoa_r+0x78c>
 8009efa:	f8cd 8008 	str.w	r8, [sp, #8]
 8009efe:	e751      	b.n	8009da4 <_dtoa_r+0x794>
 8009f00:	2300      	movs	r3, #0
 8009f02:	e779      	b.n	8009df8 <_dtoa_r+0x7e8>
 8009f04:	9b04      	ldr	r3, [sp, #16]
 8009f06:	e777      	b.n	8009df8 <_dtoa_r+0x7e8>
 8009f08:	2300      	movs	r3, #0
 8009f0a:	9308      	str	r3, [sp, #32]
 8009f0c:	e779      	b.n	8009e02 <_dtoa_r+0x7f2>
 8009f0e:	d093      	beq.n	8009e38 <_dtoa_r+0x828>
 8009f10:	9a00      	ldr	r2, [sp, #0]
 8009f12:	331c      	adds	r3, #28
 8009f14:	441a      	add	r2, r3
 8009f16:	9200      	str	r2, [sp, #0]
 8009f18:	9a06      	ldr	r2, [sp, #24]
 8009f1a:	441a      	add	r2, r3
 8009f1c:	441e      	add	r6, r3
 8009f1e:	9206      	str	r2, [sp, #24]
 8009f20:	e78a      	b.n	8009e38 <_dtoa_r+0x828>
 8009f22:	4603      	mov	r3, r0
 8009f24:	e7f4      	b.n	8009f10 <_dtoa_r+0x900>
 8009f26:	9b03      	ldr	r3, [sp, #12]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	46b8      	mov	r8, r7
 8009f2c:	dc20      	bgt.n	8009f70 <_dtoa_r+0x960>
 8009f2e:	469b      	mov	fp, r3
 8009f30:	9b07      	ldr	r3, [sp, #28]
 8009f32:	2b02      	cmp	r3, #2
 8009f34:	dd1e      	ble.n	8009f74 <_dtoa_r+0x964>
 8009f36:	f1bb 0f00 	cmp.w	fp, #0
 8009f3a:	f47f adb1 	bne.w	8009aa0 <_dtoa_r+0x490>
 8009f3e:	4621      	mov	r1, r4
 8009f40:	465b      	mov	r3, fp
 8009f42:	2205      	movs	r2, #5
 8009f44:	4648      	mov	r0, r9
 8009f46:	f000 fa95 	bl	800a474 <__multadd>
 8009f4a:	4601      	mov	r1, r0
 8009f4c:	4604      	mov	r4, r0
 8009f4e:	9802      	ldr	r0, [sp, #8]
 8009f50:	f000 fca0 	bl	800a894 <__mcmp>
 8009f54:	2800      	cmp	r0, #0
 8009f56:	f77f ada3 	ble.w	8009aa0 <_dtoa_r+0x490>
 8009f5a:	4656      	mov	r6, sl
 8009f5c:	2331      	movs	r3, #49	@ 0x31
 8009f5e:	f806 3b01 	strb.w	r3, [r6], #1
 8009f62:	f108 0801 	add.w	r8, r8, #1
 8009f66:	e59f      	b.n	8009aa8 <_dtoa_r+0x498>
 8009f68:	9c03      	ldr	r4, [sp, #12]
 8009f6a:	46b8      	mov	r8, r7
 8009f6c:	4625      	mov	r5, r4
 8009f6e:	e7f4      	b.n	8009f5a <_dtoa_r+0x94a>
 8009f70:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009f74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	f000 8101 	beq.w	800a17e <_dtoa_r+0xb6e>
 8009f7c:	2e00      	cmp	r6, #0
 8009f7e:	dd05      	ble.n	8009f8c <_dtoa_r+0x97c>
 8009f80:	4629      	mov	r1, r5
 8009f82:	4632      	mov	r2, r6
 8009f84:	4648      	mov	r0, r9
 8009f86:	f000 fc19 	bl	800a7bc <__lshift>
 8009f8a:	4605      	mov	r5, r0
 8009f8c:	9b08      	ldr	r3, [sp, #32]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d05c      	beq.n	800a04c <_dtoa_r+0xa3c>
 8009f92:	6869      	ldr	r1, [r5, #4]
 8009f94:	4648      	mov	r0, r9
 8009f96:	f000 fa0b 	bl	800a3b0 <_Balloc>
 8009f9a:	4606      	mov	r6, r0
 8009f9c:	b928      	cbnz	r0, 8009faa <_dtoa_r+0x99a>
 8009f9e:	4b82      	ldr	r3, [pc, #520]	@ (800a1a8 <_dtoa_r+0xb98>)
 8009fa0:	4602      	mov	r2, r0
 8009fa2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009fa6:	f7ff bb4a 	b.w	800963e <_dtoa_r+0x2e>
 8009faa:	692a      	ldr	r2, [r5, #16]
 8009fac:	3202      	adds	r2, #2
 8009fae:	0092      	lsls	r2, r2, #2
 8009fb0:	f105 010c 	add.w	r1, r5, #12
 8009fb4:	300c      	adds	r0, #12
 8009fb6:	f7ff fa94 	bl	80094e2 <memcpy>
 8009fba:	2201      	movs	r2, #1
 8009fbc:	4631      	mov	r1, r6
 8009fbe:	4648      	mov	r0, r9
 8009fc0:	f000 fbfc 	bl	800a7bc <__lshift>
 8009fc4:	f10a 0301 	add.w	r3, sl, #1
 8009fc8:	9300      	str	r3, [sp, #0]
 8009fca:	eb0a 030b 	add.w	r3, sl, fp
 8009fce:	9308      	str	r3, [sp, #32]
 8009fd0:	9b04      	ldr	r3, [sp, #16]
 8009fd2:	f003 0301 	and.w	r3, r3, #1
 8009fd6:	462f      	mov	r7, r5
 8009fd8:	9306      	str	r3, [sp, #24]
 8009fda:	4605      	mov	r5, r0
 8009fdc:	9b00      	ldr	r3, [sp, #0]
 8009fde:	9802      	ldr	r0, [sp, #8]
 8009fe0:	4621      	mov	r1, r4
 8009fe2:	f103 3bff 	add.w	fp, r3, #4294967295
 8009fe6:	f7ff fa8a 	bl	80094fe <quorem>
 8009fea:	4603      	mov	r3, r0
 8009fec:	3330      	adds	r3, #48	@ 0x30
 8009fee:	9003      	str	r0, [sp, #12]
 8009ff0:	4639      	mov	r1, r7
 8009ff2:	9802      	ldr	r0, [sp, #8]
 8009ff4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ff6:	f000 fc4d 	bl	800a894 <__mcmp>
 8009ffa:	462a      	mov	r2, r5
 8009ffc:	9004      	str	r0, [sp, #16]
 8009ffe:	4621      	mov	r1, r4
 800a000:	4648      	mov	r0, r9
 800a002:	f000 fc63 	bl	800a8cc <__mdiff>
 800a006:	68c2      	ldr	r2, [r0, #12]
 800a008:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a00a:	4606      	mov	r6, r0
 800a00c:	bb02      	cbnz	r2, 800a050 <_dtoa_r+0xa40>
 800a00e:	4601      	mov	r1, r0
 800a010:	9802      	ldr	r0, [sp, #8]
 800a012:	f000 fc3f 	bl	800a894 <__mcmp>
 800a016:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a018:	4602      	mov	r2, r0
 800a01a:	4631      	mov	r1, r6
 800a01c:	4648      	mov	r0, r9
 800a01e:	920c      	str	r2, [sp, #48]	@ 0x30
 800a020:	9309      	str	r3, [sp, #36]	@ 0x24
 800a022:	f000 fa05 	bl	800a430 <_Bfree>
 800a026:	9b07      	ldr	r3, [sp, #28]
 800a028:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a02a:	9e00      	ldr	r6, [sp, #0]
 800a02c:	ea42 0103 	orr.w	r1, r2, r3
 800a030:	9b06      	ldr	r3, [sp, #24]
 800a032:	4319      	orrs	r1, r3
 800a034:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a036:	d10d      	bne.n	800a054 <_dtoa_r+0xa44>
 800a038:	2b39      	cmp	r3, #57	@ 0x39
 800a03a:	d027      	beq.n	800a08c <_dtoa_r+0xa7c>
 800a03c:	9a04      	ldr	r2, [sp, #16]
 800a03e:	2a00      	cmp	r2, #0
 800a040:	dd01      	ble.n	800a046 <_dtoa_r+0xa36>
 800a042:	9b03      	ldr	r3, [sp, #12]
 800a044:	3331      	adds	r3, #49	@ 0x31
 800a046:	f88b 3000 	strb.w	r3, [fp]
 800a04a:	e52e      	b.n	8009aaa <_dtoa_r+0x49a>
 800a04c:	4628      	mov	r0, r5
 800a04e:	e7b9      	b.n	8009fc4 <_dtoa_r+0x9b4>
 800a050:	2201      	movs	r2, #1
 800a052:	e7e2      	b.n	800a01a <_dtoa_r+0xa0a>
 800a054:	9904      	ldr	r1, [sp, #16]
 800a056:	2900      	cmp	r1, #0
 800a058:	db04      	blt.n	800a064 <_dtoa_r+0xa54>
 800a05a:	9807      	ldr	r0, [sp, #28]
 800a05c:	4301      	orrs	r1, r0
 800a05e:	9806      	ldr	r0, [sp, #24]
 800a060:	4301      	orrs	r1, r0
 800a062:	d120      	bne.n	800a0a6 <_dtoa_r+0xa96>
 800a064:	2a00      	cmp	r2, #0
 800a066:	ddee      	ble.n	800a046 <_dtoa_r+0xa36>
 800a068:	9902      	ldr	r1, [sp, #8]
 800a06a:	9300      	str	r3, [sp, #0]
 800a06c:	2201      	movs	r2, #1
 800a06e:	4648      	mov	r0, r9
 800a070:	f000 fba4 	bl	800a7bc <__lshift>
 800a074:	4621      	mov	r1, r4
 800a076:	9002      	str	r0, [sp, #8]
 800a078:	f000 fc0c 	bl	800a894 <__mcmp>
 800a07c:	2800      	cmp	r0, #0
 800a07e:	9b00      	ldr	r3, [sp, #0]
 800a080:	dc02      	bgt.n	800a088 <_dtoa_r+0xa78>
 800a082:	d1e0      	bne.n	800a046 <_dtoa_r+0xa36>
 800a084:	07da      	lsls	r2, r3, #31
 800a086:	d5de      	bpl.n	800a046 <_dtoa_r+0xa36>
 800a088:	2b39      	cmp	r3, #57	@ 0x39
 800a08a:	d1da      	bne.n	800a042 <_dtoa_r+0xa32>
 800a08c:	2339      	movs	r3, #57	@ 0x39
 800a08e:	f88b 3000 	strb.w	r3, [fp]
 800a092:	4633      	mov	r3, r6
 800a094:	461e      	mov	r6, r3
 800a096:	3b01      	subs	r3, #1
 800a098:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a09c:	2a39      	cmp	r2, #57	@ 0x39
 800a09e:	d04e      	beq.n	800a13e <_dtoa_r+0xb2e>
 800a0a0:	3201      	adds	r2, #1
 800a0a2:	701a      	strb	r2, [r3, #0]
 800a0a4:	e501      	b.n	8009aaa <_dtoa_r+0x49a>
 800a0a6:	2a00      	cmp	r2, #0
 800a0a8:	dd03      	ble.n	800a0b2 <_dtoa_r+0xaa2>
 800a0aa:	2b39      	cmp	r3, #57	@ 0x39
 800a0ac:	d0ee      	beq.n	800a08c <_dtoa_r+0xa7c>
 800a0ae:	3301      	adds	r3, #1
 800a0b0:	e7c9      	b.n	800a046 <_dtoa_r+0xa36>
 800a0b2:	9a00      	ldr	r2, [sp, #0]
 800a0b4:	9908      	ldr	r1, [sp, #32]
 800a0b6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a0ba:	428a      	cmp	r2, r1
 800a0bc:	d028      	beq.n	800a110 <_dtoa_r+0xb00>
 800a0be:	9902      	ldr	r1, [sp, #8]
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	220a      	movs	r2, #10
 800a0c4:	4648      	mov	r0, r9
 800a0c6:	f000 f9d5 	bl	800a474 <__multadd>
 800a0ca:	42af      	cmp	r7, r5
 800a0cc:	9002      	str	r0, [sp, #8]
 800a0ce:	f04f 0300 	mov.w	r3, #0
 800a0d2:	f04f 020a 	mov.w	r2, #10
 800a0d6:	4639      	mov	r1, r7
 800a0d8:	4648      	mov	r0, r9
 800a0da:	d107      	bne.n	800a0ec <_dtoa_r+0xadc>
 800a0dc:	f000 f9ca 	bl	800a474 <__multadd>
 800a0e0:	4607      	mov	r7, r0
 800a0e2:	4605      	mov	r5, r0
 800a0e4:	9b00      	ldr	r3, [sp, #0]
 800a0e6:	3301      	adds	r3, #1
 800a0e8:	9300      	str	r3, [sp, #0]
 800a0ea:	e777      	b.n	8009fdc <_dtoa_r+0x9cc>
 800a0ec:	f000 f9c2 	bl	800a474 <__multadd>
 800a0f0:	4629      	mov	r1, r5
 800a0f2:	4607      	mov	r7, r0
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	220a      	movs	r2, #10
 800a0f8:	4648      	mov	r0, r9
 800a0fa:	f000 f9bb 	bl	800a474 <__multadd>
 800a0fe:	4605      	mov	r5, r0
 800a100:	e7f0      	b.n	800a0e4 <_dtoa_r+0xad4>
 800a102:	f1bb 0f00 	cmp.w	fp, #0
 800a106:	bfcc      	ite	gt
 800a108:	465e      	movgt	r6, fp
 800a10a:	2601      	movle	r6, #1
 800a10c:	4456      	add	r6, sl
 800a10e:	2700      	movs	r7, #0
 800a110:	9902      	ldr	r1, [sp, #8]
 800a112:	9300      	str	r3, [sp, #0]
 800a114:	2201      	movs	r2, #1
 800a116:	4648      	mov	r0, r9
 800a118:	f000 fb50 	bl	800a7bc <__lshift>
 800a11c:	4621      	mov	r1, r4
 800a11e:	9002      	str	r0, [sp, #8]
 800a120:	f000 fbb8 	bl	800a894 <__mcmp>
 800a124:	2800      	cmp	r0, #0
 800a126:	dcb4      	bgt.n	800a092 <_dtoa_r+0xa82>
 800a128:	d102      	bne.n	800a130 <_dtoa_r+0xb20>
 800a12a:	9b00      	ldr	r3, [sp, #0]
 800a12c:	07db      	lsls	r3, r3, #31
 800a12e:	d4b0      	bmi.n	800a092 <_dtoa_r+0xa82>
 800a130:	4633      	mov	r3, r6
 800a132:	461e      	mov	r6, r3
 800a134:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a138:	2a30      	cmp	r2, #48	@ 0x30
 800a13a:	d0fa      	beq.n	800a132 <_dtoa_r+0xb22>
 800a13c:	e4b5      	b.n	8009aaa <_dtoa_r+0x49a>
 800a13e:	459a      	cmp	sl, r3
 800a140:	d1a8      	bne.n	800a094 <_dtoa_r+0xa84>
 800a142:	2331      	movs	r3, #49	@ 0x31
 800a144:	f108 0801 	add.w	r8, r8, #1
 800a148:	f88a 3000 	strb.w	r3, [sl]
 800a14c:	e4ad      	b.n	8009aaa <_dtoa_r+0x49a>
 800a14e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a150:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a1ac <_dtoa_r+0xb9c>
 800a154:	b11b      	cbz	r3, 800a15e <_dtoa_r+0xb4e>
 800a156:	f10a 0308 	add.w	r3, sl, #8
 800a15a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a15c:	6013      	str	r3, [r2, #0]
 800a15e:	4650      	mov	r0, sl
 800a160:	b017      	add	sp, #92	@ 0x5c
 800a162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a166:	9b07      	ldr	r3, [sp, #28]
 800a168:	2b01      	cmp	r3, #1
 800a16a:	f77f ae2e 	ble.w	8009dca <_dtoa_r+0x7ba>
 800a16e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a170:	9308      	str	r3, [sp, #32]
 800a172:	2001      	movs	r0, #1
 800a174:	e64d      	b.n	8009e12 <_dtoa_r+0x802>
 800a176:	f1bb 0f00 	cmp.w	fp, #0
 800a17a:	f77f aed9 	ble.w	8009f30 <_dtoa_r+0x920>
 800a17e:	4656      	mov	r6, sl
 800a180:	9802      	ldr	r0, [sp, #8]
 800a182:	4621      	mov	r1, r4
 800a184:	f7ff f9bb 	bl	80094fe <quorem>
 800a188:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a18c:	f806 3b01 	strb.w	r3, [r6], #1
 800a190:	eba6 020a 	sub.w	r2, r6, sl
 800a194:	4593      	cmp	fp, r2
 800a196:	ddb4      	ble.n	800a102 <_dtoa_r+0xaf2>
 800a198:	9902      	ldr	r1, [sp, #8]
 800a19a:	2300      	movs	r3, #0
 800a19c:	220a      	movs	r2, #10
 800a19e:	4648      	mov	r0, r9
 800a1a0:	f000 f968 	bl	800a474 <__multadd>
 800a1a4:	9002      	str	r0, [sp, #8]
 800a1a6:	e7eb      	b.n	800a180 <_dtoa_r+0xb70>
 800a1a8:	0800bfe0 	.word	0x0800bfe0
 800a1ac:	0800bf64 	.word	0x0800bf64

0800a1b0 <_free_r>:
 800a1b0:	b538      	push	{r3, r4, r5, lr}
 800a1b2:	4605      	mov	r5, r0
 800a1b4:	2900      	cmp	r1, #0
 800a1b6:	d041      	beq.n	800a23c <_free_r+0x8c>
 800a1b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a1bc:	1f0c      	subs	r4, r1, #4
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	bfb8      	it	lt
 800a1c2:	18e4      	addlt	r4, r4, r3
 800a1c4:	f000 f8e8 	bl	800a398 <__malloc_lock>
 800a1c8:	4a1d      	ldr	r2, [pc, #116]	@ (800a240 <_free_r+0x90>)
 800a1ca:	6813      	ldr	r3, [r2, #0]
 800a1cc:	b933      	cbnz	r3, 800a1dc <_free_r+0x2c>
 800a1ce:	6063      	str	r3, [r4, #4]
 800a1d0:	6014      	str	r4, [r2, #0]
 800a1d2:	4628      	mov	r0, r5
 800a1d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a1d8:	f000 b8e4 	b.w	800a3a4 <__malloc_unlock>
 800a1dc:	42a3      	cmp	r3, r4
 800a1de:	d908      	bls.n	800a1f2 <_free_r+0x42>
 800a1e0:	6820      	ldr	r0, [r4, #0]
 800a1e2:	1821      	adds	r1, r4, r0
 800a1e4:	428b      	cmp	r3, r1
 800a1e6:	bf01      	itttt	eq
 800a1e8:	6819      	ldreq	r1, [r3, #0]
 800a1ea:	685b      	ldreq	r3, [r3, #4]
 800a1ec:	1809      	addeq	r1, r1, r0
 800a1ee:	6021      	streq	r1, [r4, #0]
 800a1f0:	e7ed      	b.n	800a1ce <_free_r+0x1e>
 800a1f2:	461a      	mov	r2, r3
 800a1f4:	685b      	ldr	r3, [r3, #4]
 800a1f6:	b10b      	cbz	r3, 800a1fc <_free_r+0x4c>
 800a1f8:	42a3      	cmp	r3, r4
 800a1fa:	d9fa      	bls.n	800a1f2 <_free_r+0x42>
 800a1fc:	6811      	ldr	r1, [r2, #0]
 800a1fe:	1850      	adds	r0, r2, r1
 800a200:	42a0      	cmp	r0, r4
 800a202:	d10b      	bne.n	800a21c <_free_r+0x6c>
 800a204:	6820      	ldr	r0, [r4, #0]
 800a206:	4401      	add	r1, r0
 800a208:	1850      	adds	r0, r2, r1
 800a20a:	4283      	cmp	r3, r0
 800a20c:	6011      	str	r1, [r2, #0]
 800a20e:	d1e0      	bne.n	800a1d2 <_free_r+0x22>
 800a210:	6818      	ldr	r0, [r3, #0]
 800a212:	685b      	ldr	r3, [r3, #4]
 800a214:	6053      	str	r3, [r2, #4]
 800a216:	4408      	add	r0, r1
 800a218:	6010      	str	r0, [r2, #0]
 800a21a:	e7da      	b.n	800a1d2 <_free_r+0x22>
 800a21c:	d902      	bls.n	800a224 <_free_r+0x74>
 800a21e:	230c      	movs	r3, #12
 800a220:	602b      	str	r3, [r5, #0]
 800a222:	e7d6      	b.n	800a1d2 <_free_r+0x22>
 800a224:	6820      	ldr	r0, [r4, #0]
 800a226:	1821      	adds	r1, r4, r0
 800a228:	428b      	cmp	r3, r1
 800a22a:	bf04      	itt	eq
 800a22c:	6819      	ldreq	r1, [r3, #0]
 800a22e:	685b      	ldreq	r3, [r3, #4]
 800a230:	6063      	str	r3, [r4, #4]
 800a232:	bf04      	itt	eq
 800a234:	1809      	addeq	r1, r1, r0
 800a236:	6021      	streq	r1, [r4, #0]
 800a238:	6054      	str	r4, [r2, #4]
 800a23a:	e7ca      	b.n	800a1d2 <_free_r+0x22>
 800a23c:	bd38      	pop	{r3, r4, r5, pc}
 800a23e:	bf00      	nop
 800a240:	20001d54 	.word	0x20001d54

0800a244 <malloc>:
 800a244:	4b02      	ldr	r3, [pc, #8]	@ (800a250 <malloc+0xc>)
 800a246:	4601      	mov	r1, r0
 800a248:	6818      	ldr	r0, [r3, #0]
 800a24a:	f000 b825 	b.w	800a298 <_malloc_r>
 800a24e:	bf00      	nop
 800a250:	2000001c 	.word	0x2000001c

0800a254 <sbrk_aligned>:
 800a254:	b570      	push	{r4, r5, r6, lr}
 800a256:	4e0f      	ldr	r6, [pc, #60]	@ (800a294 <sbrk_aligned+0x40>)
 800a258:	460c      	mov	r4, r1
 800a25a:	6831      	ldr	r1, [r6, #0]
 800a25c:	4605      	mov	r5, r0
 800a25e:	b911      	cbnz	r1, 800a266 <sbrk_aligned+0x12>
 800a260:	f001 f804 	bl	800b26c <_sbrk_r>
 800a264:	6030      	str	r0, [r6, #0]
 800a266:	4621      	mov	r1, r4
 800a268:	4628      	mov	r0, r5
 800a26a:	f000 ffff 	bl	800b26c <_sbrk_r>
 800a26e:	1c43      	adds	r3, r0, #1
 800a270:	d103      	bne.n	800a27a <sbrk_aligned+0x26>
 800a272:	f04f 34ff 	mov.w	r4, #4294967295
 800a276:	4620      	mov	r0, r4
 800a278:	bd70      	pop	{r4, r5, r6, pc}
 800a27a:	1cc4      	adds	r4, r0, #3
 800a27c:	f024 0403 	bic.w	r4, r4, #3
 800a280:	42a0      	cmp	r0, r4
 800a282:	d0f8      	beq.n	800a276 <sbrk_aligned+0x22>
 800a284:	1a21      	subs	r1, r4, r0
 800a286:	4628      	mov	r0, r5
 800a288:	f000 fff0 	bl	800b26c <_sbrk_r>
 800a28c:	3001      	adds	r0, #1
 800a28e:	d1f2      	bne.n	800a276 <sbrk_aligned+0x22>
 800a290:	e7ef      	b.n	800a272 <sbrk_aligned+0x1e>
 800a292:	bf00      	nop
 800a294:	20001d50 	.word	0x20001d50

0800a298 <_malloc_r>:
 800a298:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a29c:	1ccd      	adds	r5, r1, #3
 800a29e:	f025 0503 	bic.w	r5, r5, #3
 800a2a2:	3508      	adds	r5, #8
 800a2a4:	2d0c      	cmp	r5, #12
 800a2a6:	bf38      	it	cc
 800a2a8:	250c      	movcc	r5, #12
 800a2aa:	2d00      	cmp	r5, #0
 800a2ac:	4606      	mov	r6, r0
 800a2ae:	db01      	blt.n	800a2b4 <_malloc_r+0x1c>
 800a2b0:	42a9      	cmp	r1, r5
 800a2b2:	d904      	bls.n	800a2be <_malloc_r+0x26>
 800a2b4:	230c      	movs	r3, #12
 800a2b6:	6033      	str	r3, [r6, #0]
 800a2b8:	2000      	movs	r0, #0
 800a2ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a394 <_malloc_r+0xfc>
 800a2c2:	f000 f869 	bl	800a398 <__malloc_lock>
 800a2c6:	f8d8 3000 	ldr.w	r3, [r8]
 800a2ca:	461c      	mov	r4, r3
 800a2cc:	bb44      	cbnz	r4, 800a320 <_malloc_r+0x88>
 800a2ce:	4629      	mov	r1, r5
 800a2d0:	4630      	mov	r0, r6
 800a2d2:	f7ff ffbf 	bl	800a254 <sbrk_aligned>
 800a2d6:	1c43      	adds	r3, r0, #1
 800a2d8:	4604      	mov	r4, r0
 800a2da:	d158      	bne.n	800a38e <_malloc_r+0xf6>
 800a2dc:	f8d8 4000 	ldr.w	r4, [r8]
 800a2e0:	4627      	mov	r7, r4
 800a2e2:	2f00      	cmp	r7, #0
 800a2e4:	d143      	bne.n	800a36e <_malloc_r+0xd6>
 800a2e6:	2c00      	cmp	r4, #0
 800a2e8:	d04b      	beq.n	800a382 <_malloc_r+0xea>
 800a2ea:	6823      	ldr	r3, [r4, #0]
 800a2ec:	4639      	mov	r1, r7
 800a2ee:	4630      	mov	r0, r6
 800a2f0:	eb04 0903 	add.w	r9, r4, r3
 800a2f4:	f000 ffba 	bl	800b26c <_sbrk_r>
 800a2f8:	4581      	cmp	r9, r0
 800a2fa:	d142      	bne.n	800a382 <_malloc_r+0xea>
 800a2fc:	6821      	ldr	r1, [r4, #0]
 800a2fe:	1a6d      	subs	r5, r5, r1
 800a300:	4629      	mov	r1, r5
 800a302:	4630      	mov	r0, r6
 800a304:	f7ff ffa6 	bl	800a254 <sbrk_aligned>
 800a308:	3001      	adds	r0, #1
 800a30a:	d03a      	beq.n	800a382 <_malloc_r+0xea>
 800a30c:	6823      	ldr	r3, [r4, #0]
 800a30e:	442b      	add	r3, r5
 800a310:	6023      	str	r3, [r4, #0]
 800a312:	f8d8 3000 	ldr.w	r3, [r8]
 800a316:	685a      	ldr	r2, [r3, #4]
 800a318:	bb62      	cbnz	r2, 800a374 <_malloc_r+0xdc>
 800a31a:	f8c8 7000 	str.w	r7, [r8]
 800a31e:	e00f      	b.n	800a340 <_malloc_r+0xa8>
 800a320:	6822      	ldr	r2, [r4, #0]
 800a322:	1b52      	subs	r2, r2, r5
 800a324:	d420      	bmi.n	800a368 <_malloc_r+0xd0>
 800a326:	2a0b      	cmp	r2, #11
 800a328:	d917      	bls.n	800a35a <_malloc_r+0xc2>
 800a32a:	1961      	adds	r1, r4, r5
 800a32c:	42a3      	cmp	r3, r4
 800a32e:	6025      	str	r5, [r4, #0]
 800a330:	bf18      	it	ne
 800a332:	6059      	strne	r1, [r3, #4]
 800a334:	6863      	ldr	r3, [r4, #4]
 800a336:	bf08      	it	eq
 800a338:	f8c8 1000 	streq.w	r1, [r8]
 800a33c:	5162      	str	r2, [r4, r5]
 800a33e:	604b      	str	r3, [r1, #4]
 800a340:	4630      	mov	r0, r6
 800a342:	f000 f82f 	bl	800a3a4 <__malloc_unlock>
 800a346:	f104 000b 	add.w	r0, r4, #11
 800a34a:	1d23      	adds	r3, r4, #4
 800a34c:	f020 0007 	bic.w	r0, r0, #7
 800a350:	1ac2      	subs	r2, r0, r3
 800a352:	bf1c      	itt	ne
 800a354:	1a1b      	subne	r3, r3, r0
 800a356:	50a3      	strne	r3, [r4, r2]
 800a358:	e7af      	b.n	800a2ba <_malloc_r+0x22>
 800a35a:	6862      	ldr	r2, [r4, #4]
 800a35c:	42a3      	cmp	r3, r4
 800a35e:	bf0c      	ite	eq
 800a360:	f8c8 2000 	streq.w	r2, [r8]
 800a364:	605a      	strne	r2, [r3, #4]
 800a366:	e7eb      	b.n	800a340 <_malloc_r+0xa8>
 800a368:	4623      	mov	r3, r4
 800a36a:	6864      	ldr	r4, [r4, #4]
 800a36c:	e7ae      	b.n	800a2cc <_malloc_r+0x34>
 800a36e:	463c      	mov	r4, r7
 800a370:	687f      	ldr	r7, [r7, #4]
 800a372:	e7b6      	b.n	800a2e2 <_malloc_r+0x4a>
 800a374:	461a      	mov	r2, r3
 800a376:	685b      	ldr	r3, [r3, #4]
 800a378:	42a3      	cmp	r3, r4
 800a37a:	d1fb      	bne.n	800a374 <_malloc_r+0xdc>
 800a37c:	2300      	movs	r3, #0
 800a37e:	6053      	str	r3, [r2, #4]
 800a380:	e7de      	b.n	800a340 <_malloc_r+0xa8>
 800a382:	230c      	movs	r3, #12
 800a384:	6033      	str	r3, [r6, #0]
 800a386:	4630      	mov	r0, r6
 800a388:	f000 f80c 	bl	800a3a4 <__malloc_unlock>
 800a38c:	e794      	b.n	800a2b8 <_malloc_r+0x20>
 800a38e:	6005      	str	r5, [r0, #0]
 800a390:	e7d6      	b.n	800a340 <_malloc_r+0xa8>
 800a392:	bf00      	nop
 800a394:	20001d54 	.word	0x20001d54

0800a398 <__malloc_lock>:
 800a398:	4801      	ldr	r0, [pc, #4]	@ (800a3a0 <__malloc_lock+0x8>)
 800a39a:	f7ff b8a0 	b.w	80094de <__retarget_lock_acquire_recursive>
 800a39e:	bf00      	nop
 800a3a0:	20001d4c 	.word	0x20001d4c

0800a3a4 <__malloc_unlock>:
 800a3a4:	4801      	ldr	r0, [pc, #4]	@ (800a3ac <__malloc_unlock+0x8>)
 800a3a6:	f7ff b89b 	b.w	80094e0 <__retarget_lock_release_recursive>
 800a3aa:	bf00      	nop
 800a3ac:	20001d4c 	.word	0x20001d4c

0800a3b0 <_Balloc>:
 800a3b0:	b570      	push	{r4, r5, r6, lr}
 800a3b2:	69c6      	ldr	r6, [r0, #28]
 800a3b4:	4604      	mov	r4, r0
 800a3b6:	460d      	mov	r5, r1
 800a3b8:	b976      	cbnz	r6, 800a3d8 <_Balloc+0x28>
 800a3ba:	2010      	movs	r0, #16
 800a3bc:	f7ff ff42 	bl	800a244 <malloc>
 800a3c0:	4602      	mov	r2, r0
 800a3c2:	61e0      	str	r0, [r4, #28]
 800a3c4:	b920      	cbnz	r0, 800a3d0 <_Balloc+0x20>
 800a3c6:	4b18      	ldr	r3, [pc, #96]	@ (800a428 <_Balloc+0x78>)
 800a3c8:	4818      	ldr	r0, [pc, #96]	@ (800a42c <_Balloc+0x7c>)
 800a3ca:	216b      	movs	r1, #107	@ 0x6b
 800a3cc:	f000 ff5e 	bl	800b28c <__assert_func>
 800a3d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a3d4:	6006      	str	r6, [r0, #0]
 800a3d6:	60c6      	str	r6, [r0, #12]
 800a3d8:	69e6      	ldr	r6, [r4, #28]
 800a3da:	68f3      	ldr	r3, [r6, #12]
 800a3dc:	b183      	cbz	r3, 800a400 <_Balloc+0x50>
 800a3de:	69e3      	ldr	r3, [r4, #28]
 800a3e0:	68db      	ldr	r3, [r3, #12]
 800a3e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a3e6:	b9b8      	cbnz	r0, 800a418 <_Balloc+0x68>
 800a3e8:	2101      	movs	r1, #1
 800a3ea:	fa01 f605 	lsl.w	r6, r1, r5
 800a3ee:	1d72      	adds	r2, r6, #5
 800a3f0:	0092      	lsls	r2, r2, #2
 800a3f2:	4620      	mov	r0, r4
 800a3f4:	f000 ff68 	bl	800b2c8 <_calloc_r>
 800a3f8:	b160      	cbz	r0, 800a414 <_Balloc+0x64>
 800a3fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a3fe:	e00e      	b.n	800a41e <_Balloc+0x6e>
 800a400:	2221      	movs	r2, #33	@ 0x21
 800a402:	2104      	movs	r1, #4
 800a404:	4620      	mov	r0, r4
 800a406:	f000 ff5f 	bl	800b2c8 <_calloc_r>
 800a40a:	69e3      	ldr	r3, [r4, #28]
 800a40c:	60f0      	str	r0, [r6, #12]
 800a40e:	68db      	ldr	r3, [r3, #12]
 800a410:	2b00      	cmp	r3, #0
 800a412:	d1e4      	bne.n	800a3de <_Balloc+0x2e>
 800a414:	2000      	movs	r0, #0
 800a416:	bd70      	pop	{r4, r5, r6, pc}
 800a418:	6802      	ldr	r2, [r0, #0]
 800a41a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a41e:	2300      	movs	r3, #0
 800a420:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a424:	e7f7      	b.n	800a416 <_Balloc+0x66>
 800a426:	bf00      	nop
 800a428:	0800bf71 	.word	0x0800bf71
 800a42c:	0800bff1 	.word	0x0800bff1

0800a430 <_Bfree>:
 800a430:	b570      	push	{r4, r5, r6, lr}
 800a432:	69c6      	ldr	r6, [r0, #28]
 800a434:	4605      	mov	r5, r0
 800a436:	460c      	mov	r4, r1
 800a438:	b976      	cbnz	r6, 800a458 <_Bfree+0x28>
 800a43a:	2010      	movs	r0, #16
 800a43c:	f7ff ff02 	bl	800a244 <malloc>
 800a440:	4602      	mov	r2, r0
 800a442:	61e8      	str	r0, [r5, #28]
 800a444:	b920      	cbnz	r0, 800a450 <_Bfree+0x20>
 800a446:	4b09      	ldr	r3, [pc, #36]	@ (800a46c <_Bfree+0x3c>)
 800a448:	4809      	ldr	r0, [pc, #36]	@ (800a470 <_Bfree+0x40>)
 800a44a:	218f      	movs	r1, #143	@ 0x8f
 800a44c:	f000 ff1e 	bl	800b28c <__assert_func>
 800a450:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a454:	6006      	str	r6, [r0, #0]
 800a456:	60c6      	str	r6, [r0, #12]
 800a458:	b13c      	cbz	r4, 800a46a <_Bfree+0x3a>
 800a45a:	69eb      	ldr	r3, [r5, #28]
 800a45c:	6862      	ldr	r2, [r4, #4]
 800a45e:	68db      	ldr	r3, [r3, #12]
 800a460:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a464:	6021      	str	r1, [r4, #0]
 800a466:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a46a:	bd70      	pop	{r4, r5, r6, pc}
 800a46c:	0800bf71 	.word	0x0800bf71
 800a470:	0800bff1 	.word	0x0800bff1

0800a474 <__multadd>:
 800a474:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a478:	690d      	ldr	r5, [r1, #16]
 800a47a:	4607      	mov	r7, r0
 800a47c:	460c      	mov	r4, r1
 800a47e:	461e      	mov	r6, r3
 800a480:	f101 0c14 	add.w	ip, r1, #20
 800a484:	2000      	movs	r0, #0
 800a486:	f8dc 3000 	ldr.w	r3, [ip]
 800a48a:	b299      	uxth	r1, r3
 800a48c:	fb02 6101 	mla	r1, r2, r1, r6
 800a490:	0c1e      	lsrs	r6, r3, #16
 800a492:	0c0b      	lsrs	r3, r1, #16
 800a494:	fb02 3306 	mla	r3, r2, r6, r3
 800a498:	b289      	uxth	r1, r1
 800a49a:	3001      	adds	r0, #1
 800a49c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a4a0:	4285      	cmp	r5, r0
 800a4a2:	f84c 1b04 	str.w	r1, [ip], #4
 800a4a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a4aa:	dcec      	bgt.n	800a486 <__multadd+0x12>
 800a4ac:	b30e      	cbz	r6, 800a4f2 <__multadd+0x7e>
 800a4ae:	68a3      	ldr	r3, [r4, #8]
 800a4b0:	42ab      	cmp	r3, r5
 800a4b2:	dc19      	bgt.n	800a4e8 <__multadd+0x74>
 800a4b4:	6861      	ldr	r1, [r4, #4]
 800a4b6:	4638      	mov	r0, r7
 800a4b8:	3101      	adds	r1, #1
 800a4ba:	f7ff ff79 	bl	800a3b0 <_Balloc>
 800a4be:	4680      	mov	r8, r0
 800a4c0:	b928      	cbnz	r0, 800a4ce <__multadd+0x5a>
 800a4c2:	4602      	mov	r2, r0
 800a4c4:	4b0c      	ldr	r3, [pc, #48]	@ (800a4f8 <__multadd+0x84>)
 800a4c6:	480d      	ldr	r0, [pc, #52]	@ (800a4fc <__multadd+0x88>)
 800a4c8:	21ba      	movs	r1, #186	@ 0xba
 800a4ca:	f000 fedf 	bl	800b28c <__assert_func>
 800a4ce:	6922      	ldr	r2, [r4, #16]
 800a4d0:	3202      	adds	r2, #2
 800a4d2:	f104 010c 	add.w	r1, r4, #12
 800a4d6:	0092      	lsls	r2, r2, #2
 800a4d8:	300c      	adds	r0, #12
 800a4da:	f7ff f802 	bl	80094e2 <memcpy>
 800a4de:	4621      	mov	r1, r4
 800a4e0:	4638      	mov	r0, r7
 800a4e2:	f7ff ffa5 	bl	800a430 <_Bfree>
 800a4e6:	4644      	mov	r4, r8
 800a4e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a4ec:	3501      	adds	r5, #1
 800a4ee:	615e      	str	r6, [r3, #20]
 800a4f0:	6125      	str	r5, [r4, #16]
 800a4f2:	4620      	mov	r0, r4
 800a4f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4f8:	0800bfe0 	.word	0x0800bfe0
 800a4fc:	0800bff1 	.word	0x0800bff1

0800a500 <__hi0bits>:
 800a500:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a504:	4603      	mov	r3, r0
 800a506:	bf36      	itet	cc
 800a508:	0403      	lslcc	r3, r0, #16
 800a50a:	2000      	movcs	r0, #0
 800a50c:	2010      	movcc	r0, #16
 800a50e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a512:	bf3c      	itt	cc
 800a514:	021b      	lslcc	r3, r3, #8
 800a516:	3008      	addcc	r0, #8
 800a518:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a51c:	bf3c      	itt	cc
 800a51e:	011b      	lslcc	r3, r3, #4
 800a520:	3004      	addcc	r0, #4
 800a522:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a526:	bf3c      	itt	cc
 800a528:	009b      	lslcc	r3, r3, #2
 800a52a:	3002      	addcc	r0, #2
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	db05      	blt.n	800a53c <__hi0bits+0x3c>
 800a530:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a534:	f100 0001 	add.w	r0, r0, #1
 800a538:	bf08      	it	eq
 800a53a:	2020      	moveq	r0, #32
 800a53c:	4770      	bx	lr

0800a53e <__lo0bits>:
 800a53e:	6803      	ldr	r3, [r0, #0]
 800a540:	4602      	mov	r2, r0
 800a542:	f013 0007 	ands.w	r0, r3, #7
 800a546:	d00b      	beq.n	800a560 <__lo0bits+0x22>
 800a548:	07d9      	lsls	r1, r3, #31
 800a54a:	d421      	bmi.n	800a590 <__lo0bits+0x52>
 800a54c:	0798      	lsls	r0, r3, #30
 800a54e:	bf49      	itett	mi
 800a550:	085b      	lsrmi	r3, r3, #1
 800a552:	089b      	lsrpl	r3, r3, #2
 800a554:	2001      	movmi	r0, #1
 800a556:	6013      	strmi	r3, [r2, #0]
 800a558:	bf5c      	itt	pl
 800a55a:	6013      	strpl	r3, [r2, #0]
 800a55c:	2002      	movpl	r0, #2
 800a55e:	4770      	bx	lr
 800a560:	b299      	uxth	r1, r3
 800a562:	b909      	cbnz	r1, 800a568 <__lo0bits+0x2a>
 800a564:	0c1b      	lsrs	r3, r3, #16
 800a566:	2010      	movs	r0, #16
 800a568:	b2d9      	uxtb	r1, r3
 800a56a:	b909      	cbnz	r1, 800a570 <__lo0bits+0x32>
 800a56c:	3008      	adds	r0, #8
 800a56e:	0a1b      	lsrs	r3, r3, #8
 800a570:	0719      	lsls	r1, r3, #28
 800a572:	bf04      	itt	eq
 800a574:	091b      	lsreq	r3, r3, #4
 800a576:	3004      	addeq	r0, #4
 800a578:	0799      	lsls	r1, r3, #30
 800a57a:	bf04      	itt	eq
 800a57c:	089b      	lsreq	r3, r3, #2
 800a57e:	3002      	addeq	r0, #2
 800a580:	07d9      	lsls	r1, r3, #31
 800a582:	d403      	bmi.n	800a58c <__lo0bits+0x4e>
 800a584:	085b      	lsrs	r3, r3, #1
 800a586:	f100 0001 	add.w	r0, r0, #1
 800a58a:	d003      	beq.n	800a594 <__lo0bits+0x56>
 800a58c:	6013      	str	r3, [r2, #0]
 800a58e:	4770      	bx	lr
 800a590:	2000      	movs	r0, #0
 800a592:	4770      	bx	lr
 800a594:	2020      	movs	r0, #32
 800a596:	4770      	bx	lr

0800a598 <__i2b>:
 800a598:	b510      	push	{r4, lr}
 800a59a:	460c      	mov	r4, r1
 800a59c:	2101      	movs	r1, #1
 800a59e:	f7ff ff07 	bl	800a3b0 <_Balloc>
 800a5a2:	4602      	mov	r2, r0
 800a5a4:	b928      	cbnz	r0, 800a5b2 <__i2b+0x1a>
 800a5a6:	4b05      	ldr	r3, [pc, #20]	@ (800a5bc <__i2b+0x24>)
 800a5a8:	4805      	ldr	r0, [pc, #20]	@ (800a5c0 <__i2b+0x28>)
 800a5aa:	f240 1145 	movw	r1, #325	@ 0x145
 800a5ae:	f000 fe6d 	bl	800b28c <__assert_func>
 800a5b2:	2301      	movs	r3, #1
 800a5b4:	6144      	str	r4, [r0, #20]
 800a5b6:	6103      	str	r3, [r0, #16]
 800a5b8:	bd10      	pop	{r4, pc}
 800a5ba:	bf00      	nop
 800a5bc:	0800bfe0 	.word	0x0800bfe0
 800a5c0:	0800bff1 	.word	0x0800bff1

0800a5c4 <__multiply>:
 800a5c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5c8:	4617      	mov	r7, r2
 800a5ca:	690a      	ldr	r2, [r1, #16]
 800a5cc:	693b      	ldr	r3, [r7, #16]
 800a5ce:	429a      	cmp	r2, r3
 800a5d0:	bfa8      	it	ge
 800a5d2:	463b      	movge	r3, r7
 800a5d4:	4689      	mov	r9, r1
 800a5d6:	bfa4      	itt	ge
 800a5d8:	460f      	movge	r7, r1
 800a5da:	4699      	movge	r9, r3
 800a5dc:	693d      	ldr	r5, [r7, #16]
 800a5de:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a5e2:	68bb      	ldr	r3, [r7, #8]
 800a5e4:	6879      	ldr	r1, [r7, #4]
 800a5e6:	eb05 060a 	add.w	r6, r5, sl
 800a5ea:	42b3      	cmp	r3, r6
 800a5ec:	b085      	sub	sp, #20
 800a5ee:	bfb8      	it	lt
 800a5f0:	3101      	addlt	r1, #1
 800a5f2:	f7ff fedd 	bl	800a3b0 <_Balloc>
 800a5f6:	b930      	cbnz	r0, 800a606 <__multiply+0x42>
 800a5f8:	4602      	mov	r2, r0
 800a5fa:	4b41      	ldr	r3, [pc, #260]	@ (800a700 <__multiply+0x13c>)
 800a5fc:	4841      	ldr	r0, [pc, #260]	@ (800a704 <__multiply+0x140>)
 800a5fe:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a602:	f000 fe43 	bl	800b28c <__assert_func>
 800a606:	f100 0414 	add.w	r4, r0, #20
 800a60a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a60e:	4623      	mov	r3, r4
 800a610:	2200      	movs	r2, #0
 800a612:	4573      	cmp	r3, lr
 800a614:	d320      	bcc.n	800a658 <__multiply+0x94>
 800a616:	f107 0814 	add.w	r8, r7, #20
 800a61a:	f109 0114 	add.w	r1, r9, #20
 800a61e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a622:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a626:	9302      	str	r3, [sp, #8]
 800a628:	1beb      	subs	r3, r5, r7
 800a62a:	3b15      	subs	r3, #21
 800a62c:	f023 0303 	bic.w	r3, r3, #3
 800a630:	3304      	adds	r3, #4
 800a632:	3715      	adds	r7, #21
 800a634:	42bd      	cmp	r5, r7
 800a636:	bf38      	it	cc
 800a638:	2304      	movcc	r3, #4
 800a63a:	9301      	str	r3, [sp, #4]
 800a63c:	9b02      	ldr	r3, [sp, #8]
 800a63e:	9103      	str	r1, [sp, #12]
 800a640:	428b      	cmp	r3, r1
 800a642:	d80c      	bhi.n	800a65e <__multiply+0x9a>
 800a644:	2e00      	cmp	r6, #0
 800a646:	dd03      	ble.n	800a650 <__multiply+0x8c>
 800a648:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d055      	beq.n	800a6fc <__multiply+0x138>
 800a650:	6106      	str	r6, [r0, #16]
 800a652:	b005      	add	sp, #20
 800a654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a658:	f843 2b04 	str.w	r2, [r3], #4
 800a65c:	e7d9      	b.n	800a612 <__multiply+0x4e>
 800a65e:	f8b1 a000 	ldrh.w	sl, [r1]
 800a662:	f1ba 0f00 	cmp.w	sl, #0
 800a666:	d01f      	beq.n	800a6a8 <__multiply+0xe4>
 800a668:	46c4      	mov	ip, r8
 800a66a:	46a1      	mov	r9, r4
 800a66c:	2700      	movs	r7, #0
 800a66e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a672:	f8d9 3000 	ldr.w	r3, [r9]
 800a676:	fa1f fb82 	uxth.w	fp, r2
 800a67a:	b29b      	uxth	r3, r3
 800a67c:	fb0a 330b 	mla	r3, sl, fp, r3
 800a680:	443b      	add	r3, r7
 800a682:	f8d9 7000 	ldr.w	r7, [r9]
 800a686:	0c12      	lsrs	r2, r2, #16
 800a688:	0c3f      	lsrs	r7, r7, #16
 800a68a:	fb0a 7202 	mla	r2, sl, r2, r7
 800a68e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a692:	b29b      	uxth	r3, r3
 800a694:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a698:	4565      	cmp	r5, ip
 800a69a:	f849 3b04 	str.w	r3, [r9], #4
 800a69e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a6a2:	d8e4      	bhi.n	800a66e <__multiply+0xaa>
 800a6a4:	9b01      	ldr	r3, [sp, #4]
 800a6a6:	50e7      	str	r7, [r4, r3]
 800a6a8:	9b03      	ldr	r3, [sp, #12]
 800a6aa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a6ae:	3104      	adds	r1, #4
 800a6b0:	f1b9 0f00 	cmp.w	r9, #0
 800a6b4:	d020      	beq.n	800a6f8 <__multiply+0x134>
 800a6b6:	6823      	ldr	r3, [r4, #0]
 800a6b8:	4647      	mov	r7, r8
 800a6ba:	46a4      	mov	ip, r4
 800a6bc:	f04f 0a00 	mov.w	sl, #0
 800a6c0:	f8b7 b000 	ldrh.w	fp, [r7]
 800a6c4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a6c8:	fb09 220b 	mla	r2, r9, fp, r2
 800a6cc:	4452      	add	r2, sl
 800a6ce:	b29b      	uxth	r3, r3
 800a6d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a6d4:	f84c 3b04 	str.w	r3, [ip], #4
 800a6d8:	f857 3b04 	ldr.w	r3, [r7], #4
 800a6dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a6e0:	f8bc 3000 	ldrh.w	r3, [ip]
 800a6e4:	fb09 330a 	mla	r3, r9, sl, r3
 800a6e8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a6ec:	42bd      	cmp	r5, r7
 800a6ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a6f2:	d8e5      	bhi.n	800a6c0 <__multiply+0xfc>
 800a6f4:	9a01      	ldr	r2, [sp, #4]
 800a6f6:	50a3      	str	r3, [r4, r2]
 800a6f8:	3404      	adds	r4, #4
 800a6fa:	e79f      	b.n	800a63c <__multiply+0x78>
 800a6fc:	3e01      	subs	r6, #1
 800a6fe:	e7a1      	b.n	800a644 <__multiply+0x80>
 800a700:	0800bfe0 	.word	0x0800bfe0
 800a704:	0800bff1 	.word	0x0800bff1

0800a708 <__pow5mult>:
 800a708:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a70c:	4615      	mov	r5, r2
 800a70e:	f012 0203 	ands.w	r2, r2, #3
 800a712:	4607      	mov	r7, r0
 800a714:	460e      	mov	r6, r1
 800a716:	d007      	beq.n	800a728 <__pow5mult+0x20>
 800a718:	4c25      	ldr	r4, [pc, #148]	@ (800a7b0 <__pow5mult+0xa8>)
 800a71a:	3a01      	subs	r2, #1
 800a71c:	2300      	movs	r3, #0
 800a71e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a722:	f7ff fea7 	bl	800a474 <__multadd>
 800a726:	4606      	mov	r6, r0
 800a728:	10ad      	asrs	r5, r5, #2
 800a72a:	d03d      	beq.n	800a7a8 <__pow5mult+0xa0>
 800a72c:	69fc      	ldr	r4, [r7, #28]
 800a72e:	b97c      	cbnz	r4, 800a750 <__pow5mult+0x48>
 800a730:	2010      	movs	r0, #16
 800a732:	f7ff fd87 	bl	800a244 <malloc>
 800a736:	4602      	mov	r2, r0
 800a738:	61f8      	str	r0, [r7, #28]
 800a73a:	b928      	cbnz	r0, 800a748 <__pow5mult+0x40>
 800a73c:	4b1d      	ldr	r3, [pc, #116]	@ (800a7b4 <__pow5mult+0xac>)
 800a73e:	481e      	ldr	r0, [pc, #120]	@ (800a7b8 <__pow5mult+0xb0>)
 800a740:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a744:	f000 fda2 	bl	800b28c <__assert_func>
 800a748:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a74c:	6004      	str	r4, [r0, #0]
 800a74e:	60c4      	str	r4, [r0, #12]
 800a750:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a754:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a758:	b94c      	cbnz	r4, 800a76e <__pow5mult+0x66>
 800a75a:	f240 2171 	movw	r1, #625	@ 0x271
 800a75e:	4638      	mov	r0, r7
 800a760:	f7ff ff1a 	bl	800a598 <__i2b>
 800a764:	2300      	movs	r3, #0
 800a766:	f8c8 0008 	str.w	r0, [r8, #8]
 800a76a:	4604      	mov	r4, r0
 800a76c:	6003      	str	r3, [r0, #0]
 800a76e:	f04f 0900 	mov.w	r9, #0
 800a772:	07eb      	lsls	r3, r5, #31
 800a774:	d50a      	bpl.n	800a78c <__pow5mult+0x84>
 800a776:	4631      	mov	r1, r6
 800a778:	4622      	mov	r2, r4
 800a77a:	4638      	mov	r0, r7
 800a77c:	f7ff ff22 	bl	800a5c4 <__multiply>
 800a780:	4631      	mov	r1, r6
 800a782:	4680      	mov	r8, r0
 800a784:	4638      	mov	r0, r7
 800a786:	f7ff fe53 	bl	800a430 <_Bfree>
 800a78a:	4646      	mov	r6, r8
 800a78c:	106d      	asrs	r5, r5, #1
 800a78e:	d00b      	beq.n	800a7a8 <__pow5mult+0xa0>
 800a790:	6820      	ldr	r0, [r4, #0]
 800a792:	b938      	cbnz	r0, 800a7a4 <__pow5mult+0x9c>
 800a794:	4622      	mov	r2, r4
 800a796:	4621      	mov	r1, r4
 800a798:	4638      	mov	r0, r7
 800a79a:	f7ff ff13 	bl	800a5c4 <__multiply>
 800a79e:	6020      	str	r0, [r4, #0]
 800a7a0:	f8c0 9000 	str.w	r9, [r0]
 800a7a4:	4604      	mov	r4, r0
 800a7a6:	e7e4      	b.n	800a772 <__pow5mult+0x6a>
 800a7a8:	4630      	mov	r0, r6
 800a7aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7ae:	bf00      	nop
 800a7b0:	0800c0a4 	.word	0x0800c0a4
 800a7b4:	0800bf71 	.word	0x0800bf71
 800a7b8:	0800bff1 	.word	0x0800bff1

0800a7bc <__lshift>:
 800a7bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7c0:	460c      	mov	r4, r1
 800a7c2:	6849      	ldr	r1, [r1, #4]
 800a7c4:	6923      	ldr	r3, [r4, #16]
 800a7c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a7ca:	68a3      	ldr	r3, [r4, #8]
 800a7cc:	4607      	mov	r7, r0
 800a7ce:	4691      	mov	r9, r2
 800a7d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a7d4:	f108 0601 	add.w	r6, r8, #1
 800a7d8:	42b3      	cmp	r3, r6
 800a7da:	db0b      	blt.n	800a7f4 <__lshift+0x38>
 800a7dc:	4638      	mov	r0, r7
 800a7de:	f7ff fde7 	bl	800a3b0 <_Balloc>
 800a7e2:	4605      	mov	r5, r0
 800a7e4:	b948      	cbnz	r0, 800a7fa <__lshift+0x3e>
 800a7e6:	4602      	mov	r2, r0
 800a7e8:	4b28      	ldr	r3, [pc, #160]	@ (800a88c <__lshift+0xd0>)
 800a7ea:	4829      	ldr	r0, [pc, #164]	@ (800a890 <__lshift+0xd4>)
 800a7ec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a7f0:	f000 fd4c 	bl	800b28c <__assert_func>
 800a7f4:	3101      	adds	r1, #1
 800a7f6:	005b      	lsls	r3, r3, #1
 800a7f8:	e7ee      	b.n	800a7d8 <__lshift+0x1c>
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	f100 0114 	add.w	r1, r0, #20
 800a800:	f100 0210 	add.w	r2, r0, #16
 800a804:	4618      	mov	r0, r3
 800a806:	4553      	cmp	r3, sl
 800a808:	db33      	blt.n	800a872 <__lshift+0xb6>
 800a80a:	6920      	ldr	r0, [r4, #16]
 800a80c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a810:	f104 0314 	add.w	r3, r4, #20
 800a814:	f019 091f 	ands.w	r9, r9, #31
 800a818:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a81c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a820:	d02b      	beq.n	800a87a <__lshift+0xbe>
 800a822:	f1c9 0e20 	rsb	lr, r9, #32
 800a826:	468a      	mov	sl, r1
 800a828:	2200      	movs	r2, #0
 800a82a:	6818      	ldr	r0, [r3, #0]
 800a82c:	fa00 f009 	lsl.w	r0, r0, r9
 800a830:	4310      	orrs	r0, r2
 800a832:	f84a 0b04 	str.w	r0, [sl], #4
 800a836:	f853 2b04 	ldr.w	r2, [r3], #4
 800a83a:	459c      	cmp	ip, r3
 800a83c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a840:	d8f3      	bhi.n	800a82a <__lshift+0x6e>
 800a842:	ebac 0304 	sub.w	r3, ip, r4
 800a846:	3b15      	subs	r3, #21
 800a848:	f023 0303 	bic.w	r3, r3, #3
 800a84c:	3304      	adds	r3, #4
 800a84e:	f104 0015 	add.w	r0, r4, #21
 800a852:	4560      	cmp	r0, ip
 800a854:	bf88      	it	hi
 800a856:	2304      	movhi	r3, #4
 800a858:	50ca      	str	r2, [r1, r3]
 800a85a:	b10a      	cbz	r2, 800a860 <__lshift+0xa4>
 800a85c:	f108 0602 	add.w	r6, r8, #2
 800a860:	3e01      	subs	r6, #1
 800a862:	4638      	mov	r0, r7
 800a864:	612e      	str	r6, [r5, #16]
 800a866:	4621      	mov	r1, r4
 800a868:	f7ff fde2 	bl	800a430 <_Bfree>
 800a86c:	4628      	mov	r0, r5
 800a86e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a872:	f842 0f04 	str.w	r0, [r2, #4]!
 800a876:	3301      	adds	r3, #1
 800a878:	e7c5      	b.n	800a806 <__lshift+0x4a>
 800a87a:	3904      	subs	r1, #4
 800a87c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a880:	f841 2f04 	str.w	r2, [r1, #4]!
 800a884:	459c      	cmp	ip, r3
 800a886:	d8f9      	bhi.n	800a87c <__lshift+0xc0>
 800a888:	e7ea      	b.n	800a860 <__lshift+0xa4>
 800a88a:	bf00      	nop
 800a88c:	0800bfe0 	.word	0x0800bfe0
 800a890:	0800bff1 	.word	0x0800bff1

0800a894 <__mcmp>:
 800a894:	690a      	ldr	r2, [r1, #16]
 800a896:	4603      	mov	r3, r0
 800a898:	6900      	ldr	r0, [r0, #16]
 800a89a:	1a80      	subs	r0, r0, r2
 800a89c:	b530      	push	{r4, r5, lr}
 800a89e:	d10e      	bne.n	800a8be <__mcmp+0x2a>
 800a8a0:	3314      	adds	r3, #20
 800a8a2:	3114      	adds	r1, #20
 800a8a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a8a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a8ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a8b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a8b4:	4295      	cmp	r5, r2
 800a8b6:	d003      	beq.n	800a8c0 <__mcmp+0x2c>
 800a8b8:	d205      	bcs.n	800a8c6 <__mcmp+0x32>
 800a8ba:	f04f 30ff 	mov.w	r0, #4294967295
 800a8be:	bd30      	pop	{r4, r5, pc}
 800a8c0:	42a3      	cmp	r3, r4
 800a8c2:	d3f3      	bcc.n	800a8ac <__mcmp+0x18>
 800a8c4:	e7fb      	b.n	800a8be <__mcmp+0x2a>
 800a8c6:	2001      	movs	r0, #1
 800a8c8:	e7f9      	b.n	800a8be <__mcmp+0x2a>
	...

0800a8cc <__mdiff>:
 800a8cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8d0:	4689      	mov	r9, r1
 800a8d2:	4606      	mov	r6, r0
 800a8d4:	4611      	mov	r1, r2
 800a8d6:	4648      	mov	r0, r9
 800a8d8:	4614      	mov	r4, r2
 800a8da:	f7ff ffdb 	bl	800a894 <__mcmp>
 800a8de:	1e05      	subs	r5, r0, #0
 800a8e0:	d112      	bne.n	800a908 <__mdiff+0x3c>
 800a8e2:	4629      	mov	r1, r5
 800a8e4:	4630      	mov	r0, r6
 800a8e6:	f7ff fd63 	bl	800a3b0 <_Balloc>
 800a8ea:	4602      	mov	r2, r0
 800a8ec:	b928      	cbnz	r0, 800a8fa <__mdiff+0x2e>
 800a8ee:	4b3f      	ldr	r3, [pc, #252]	@ (800a9ec <__mdiff+0x120>)
 800a8f0:	f240 2137 	movw	r1, #567	@ 0x237
 800a8f4:	483e      	ldr	r0, [pc, #248]	@ (800a9f0 <__mdiff+0x124>)
 800a8f6:	f000 fcc9 	bl	800b28c <__assert_func>
 800a8fa:	2301      	movs	r3, #1
 800a8fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a900:	4610      	mov	r0, r2
 800a902:	b003      	add	sp, #12
 800a904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a908:	bfbc      	itt	lt
 800a90a:	464b      	movlt	r3, r9
 800a90c:	46a1      	movlt	r9, r4
 800a90e:	4630      	mov	r0, r6
 800a910:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a914:	bfba      	itte	lt
 800a916:	461c      	movlt	r4, r3
 800a918:	2501      	movlt	r5, #1
 800a91a:	2500      	movge	r5, #0
 800a91c:	f7ff fd48 	bl	800a3b0 <_Balloc>
 800a920:	4602      	mov	r2, r0
 800a922:	b918      	cbnz	r0, 800a92c <__mdiff+0x60>
 800a924:	4b31      	ldr	r3, [pc, #196]	@ (800a9ec <__mdiff+0x120>)
 800a926:	f240 2145 	movw	r1, #581	@ 0x245
 800a92a:	e7e3      	b.n	800a8f4 <__mdiff+0x28>
 800a92c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a930:	6926      	ldr	r6, [r4, #16]
 800a932:	60c5      	str	r5, [r0, #12]
 800a934:	f109 0310 	add.w	r3, r9, #16
 800a938:	f109 0514 	add.w	r5, r9, #20
 800a93c:	f104 0e14 	add.w	lr, r4, #20
 800a940:	f100 0b14 	add.w	fp, r0, #20
 800a944:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a948:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a94c:	9301      	str	r3, [sp, #4]
 800a94e:	46d9      	mov	r9, fp
 800a950:	f04f 0c00 	mov.w	ip, #0
 800a954:	9b01      	ldr	r3, [sp, #4]
 800a956:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a95a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a95e:	9301      	str	r3, [sp, #4]
 800a960:	fa1f f38a 	uxth.w	r3, sl
 800a964:	4619      	mov	r1, r3
 800a966:	b283      	uxth	r3, r0
 800a968:	1acb      	subs	r3, r1, r3
 800a96a:	0c00      	lsrs	r0, r0, #16
 800a96c:	4463      	add	r3, ip
 800a96e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a972:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a976:	b29b      	uxth	r3, r3
 800a978:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a97c:	4576      	cmp	r6, lr
 800a97e:	f849 3b04 	str.w	r3, [r9], #4
 800a982:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a986:	d8e5      	bhi.n	800a954 <__mdiff+0x88>
 800a988:	1b33      	subs	r3, r6, r4
 800a98a:	3b15      	subs	r3, #21
 800a98c:	f023 0303 	bic.w	r3, r3, #3
 800a990:	3415      	adds	r4, #21
 800a992:	3304      	adds	r3, #4
 800a994:	42a6      	cmp	r6, r4
 800a996:	bf38      	it	cc
 800a998:	2304      	movcc	r3, #4
 800a99a:	441d      	add	r5, r3
 800a99c:	445b      	add	r3, fp
 800a99e:	461e      	mov	r6, r3
 800a9a0:	462c      	mov	r4, r5
 800a9a2:	4544      	cmp	r4, r8
 800a9a4:	d30e      	bcc.n	800a9c4 <__mdiff+0xf8>
 800a9a6:	f108 0103 	add.w	r1, r8, #3
 800a9aa:	1b49      	subs	r1, r1, r5
 800a9ac:	f021 0103 	bic.w	r1, r1, #3
 800a9b0:	3d03      	subs	r5, #3
 800a9b2:	45a8      	cmp	r8, r5
 800a9b4:	bf38      	it	cc
 800a9b6:	2100      	movcc	r1, #0
 800a9b8:	440b      	add	r3, r1
 800a9ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a9be:	b191      	cbz	r1, 800a9e6 <__mdiff+0x11a>
 800a9c0:	6117      	str	r7, [r2, #16]
 800a9c2:	e79d      	b.n	800a900 <__mdiff+0x34>
 800a9c4:	f854 1b04 	ldr.w	r1, [r4], #4
 800a9c8:	46e6      	mov	lr, ip
 800a9ca:	0c08      	lsrs	r0, r1, #16
 800a9cc:	fa1c fc81 	uxtah	ip, ip, r1
 800a9d0:	4471      	add	r1, lr
 800a9d2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a9d6:	b289      	uxth	r1, r1
 800a9d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a9dc:	f846 1b04 	str.w	r1, [r6], #4
 800a9e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a9e4:	e7dd      	b.n	800a9a2 <__mdiff+0xd6>
 800a9e6:	3f01      	subs	r7, #1
 800a9e8:	e7e7      	b.n	800a9ba <__mdiff+0xee>
 800a9ea:	bf00      	nop
 800a9ec:	0800bfe0 	.word	0x0800bfe0
 800a9f0:	0800bff1 	.word	0x0800bff1

0800a9f4 <__d2b>:
 800a9f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a9f8:	460f      	mov	r7, r1
 800a9fa:	2101      	movs	r1, #1
 800a9fc:	ec59 8b10 	vmov	r8, r9, d0
 800aa00:	4616      	mov	r6, r2
 800aa02:	f7ff fcd5 	bl	800a3b0 <_Balloc>
 800aa06:	4604      	mov	r4, r0
 800aa08:	b930      	cbnz	r0, 800aa18 <__d2b+0x24>
 800aa0a:	4602      	mov	r2, r0
 800aa0c:	4b23      	ldr	r3, [pc, #140]	@ (800aa9c <__d2b+0xa8>)
 800aa0e:	4824      	ldr	r0, [pc, #144]	@ (800aaa0 <__d2b+0xac>)
 800aa10:	f240 310f 	movw	r1, #783	@ 0x30f
 800aa14:	f000 fc3a 	bl	800b28c <__assert_func>
 800aa18:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800aa1c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800aa20:	b10d      	cbz	r5, 800aa26 <__d2b+0x32>
 800aa22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aa26:	9301      	str	r3, [sp, #4]
 800aa28:	f1b8 0300 	subs.w	r3, r8, #0
 800aa2c:	d023      	beq.n	800aa76 <__d2b+0x82>
 800aa2e:	4668      	mov	r0, sp
 800aa30:	9300      	str	r3, [sp, #0]
 800aa32:	f7ff fd84 	bl	800a53e <__lo0bits>
 800aa36:	e9dd 1200 	ldrd	r1, r2, [sp]
 800aa3a:	b1d0      	cbz	r0, 800aa72 <__d2b+0x7e>
 800aa3c:	f1c0 0320 	rsb	r3, r0, #32
 800aa40:	fa02 f303 	lsl.w	r3, r2, r3
 800aa44:	430b      	orrs	r3, r1
 800aa46:	40c2      	lsrs	r2, r0
 800aa48:	6163      	str	r3, [r4, #20]
 800aa4a:	9201      	str	r2, [sp, #4]
 800aa4c:	9b01      	ldr	r3, [sp, #4]
 800aa4e:	61a3      	str	r3, [r4, #24]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	bf0c      	ite	eq
 800aa54:	2201      	moveq	r2, #1
 800aa56:	2202      	movne	r2, #2
 800aa58:	6122      	str	r2, [r4, #16]
 800aa5a:	b1a5      	cbz	r5, 800aa86 <__d2b+0x92>
 800aa5c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800aa60:	4405      	add	r5, r0
 800aa62:	603d      	str	r5, [r7, #0]
 800aa64:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800aa68:	6030      	str	r0, [r6, #0]
 800aa6a:	4620      	mov	r0, r4
 800aa6c:	b003      	add	sp, #12
 800aa6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aa72:	6161      	str	r1, [r4, #20]
 800aa74:	e7ea      	b.n	800aa4c <__d2b+0x58>
 800aa76:	a801      	add	r0, sp, #4
 800aa78:	f7ff fd61 	bl	800a53e <__lo0bits>
 800aa7c:	9b01      	ldr	r3, [sp, #4]
 800aa7e:	6163      	str	r3, [r4, #20]
 800aa80:	3020      	adds	r0, #32
 800aa82:	2201      	movs	r2, #1
 800aa84:	e7e8      	b.n	800aa58 <__d2b+0x64>
 800aa86:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aa8a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800aa8e:	6038      	str	r0, [r7, #0]
 800aa90:	6918      	ldr	r0, [r3, #16]
 800aa92:	f7ff fd35 	bl	800a500 <__hi0bits>
 800aa96:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aa9a:	e7e5      	b.n	800aa68 <__d2b+0x74>
 800aa9c:	0800bfe0 	.word	0x0800bfe0
 800aaa0:	0800bff1 	.word	0x0800bff1

0800aaa4 <__ssputs_r>:
 800aaa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aaa8:	688e      	ldr	r6, [r1, #8]
 800aaaa:	461f      	mov	r7, r3
 800aaac:	42be      	cmp	r6, r7
 800aaae:	680b      	ldr	r3, [r1, #0]
 800aab0:	4682      	mov	sl, r0
 800aab2:	460c      	mov	r4, r1
 800aab4:	4690      	mov	r8, r2
 800aab6:	d82d      	bhi.n	800ab14 <__ssputs_r+0x70>
 800aab8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aabc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aac0:	d026      	beq.n	800ab10 <__ssputs_r+0x6c>
 800aac2:	6965      	ldr	r5, [r4, #20]
 800aac4:	6909      	ldr	r1, [r1, #16]
 800aac6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aaca:	eba3 0901 	sub.w	r9, r3, r1
 800aace:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aad2:	1c7b      	adds	r3, r7, #1
 800aad4:	444b      	add	r3, r9
 800aad6:	106d      	asrs	r5, r5, #1
 800aad8:	429d      	cmp	r5, r3
 800aada:	bf38      	it	cc
 800aadc:	461d      	movcc	r5, r3
 800aade:	0553      	lsls	r3, r2, #21
 800aae0:	d527      	bpl.n	800ab32 <__ssputs_r+0x8e>
 800aae2:	4629      	mov	r1, r5
 800aae4:	f7ff fbd8 	bl	800a298 <_malloc_r>
 800aae8:	4606      	mov	r6, r0
 800aaea:	b360      	cbz	r0, 800ab46 <__ssputs_r+0xa2>
 800aaec:	6921      	ldr	r1, [r4, #16]
 800aaee:	464a      	mov	r2, r9
 800aaf0:	f7fe fcf7 	bl	80094e2 <memcpy>
 800aaf4:	89a3      	ldrh	r3, [r4, #12]
 800aaf6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800aafa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aafe:	81a3      	strh	r3, [r4, #12]
 800ab00:	6126      	str	r6, [r4, #16]
 800ab02:	6165      	str	r5, [r4, #20]
 800ab04:	444e      	add	r6, r9
 800ab06:	eba5 0509 	sub.w	r5, r5, r9
 800ab0a:	6026      	str	r6, [r4, #0]
 800ab0c:	60a5      	str	r5, [r4, #8]
 800ab0e:	463e      	mov	r6, r7
 800ab10:	42be      	cmp	r6, r7
 800ab12:	d900      	bls.n	800ab16 <__ssputs_r+0x72>
 800ab14:	463e      	mov	r6, r7
 800ab16:	6820      	ldr	r0, [r4, #0]
 800ab18:	4632      	mov	r2, r6
 800ab1a:	4641      	mov	r1, r8
 800ab1c:	f000 fb6a 	bl	800b1f4 <memmove>
 800ab20:	68a3      	ldr	r3, [r4, #8]
 800ab22:	1b9b      	subs	r3, r3, r6
 800ab24:	60a3      	str	r3, [r4, #8]
 800ab26:	6823      	ldr	r3, [r4, #0]
 800ab28:	4433      	add	r3, r6
 800ab2a:	6023      	str	r3, [r4, #0]
 800ab2c:	2000      	movs	r0, #0
 800ab2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab32:	462a      	mov	r2, r5
 800ab34:	f000 fbee 	bl	800b314 <_realloc_r>
 800ab38:	4606      	mov	r6, r0
 800ab3a:	2800      	cmp	r0, #0
 800ab3c:	d1e0      	bne.n	800ab00 <__ssputs_r+0x5c>
 800ab3e:	6921      	ldr	r1, [r4, #16]
 800ab40:	4650      	mov	r0, sl
 800ab42:	f7ff fb35 	bl	800a1b0 <_free_r>
 800ab46:	230c      	movs	r3, #12
 800ab48:	f8ca 3000 	str.w	r3, [sl]
 800ab4c:	89a3      	ldrh	r3, [r4, #12]
 800ab4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab52:	81a3      	strh	r3, [r4, #12]
 800ab54:	f04f 30ff 	mov.w	r0, #4294967295
 800ab58:	e7e9      	b.n	800ab2e <__ssputs_r+0x8a>
	...

0800ab5c <_svfiprintf_r>:
 800ab5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab60:	4698      	mov	r8, r3
 800ab62:	898b      	ldrh	r3, [r1, #12]
 800ab64:	061b      	lsls	r3, r3, #24
 800ab66:	b09d      	sub	sp, #116	@ 0x74
 800ab68:	4607      	mov	r7, r0
 800ab6a:	460d      	mov	r5, r1
 800ab6c:	4614      	mov	r4, r2
 800ab6e:	d510      	bpl.n	800ab92 <_svfiprintf_r+0x36>
 800ab70:	690b      	ldr	r3, [r1, #16]
 800ab72:	b973      	cbnz	r3, 800ab92 <_svfiprintf_r+0x36>
 800ab74:	2140      	movs	r1, #64	@ 0x40
 800ab76:	f7ff fb8f 	bl	800a298 <_malloc_r>
 800ab7a:	6028      	str	r0, [r5, #0]
 800ab7c:	6128      	str	r0, [r5, #16]
 800ab7e:	b930      	cbnz	r0, 800ab8e <_svfiprintf_r+0x32>
 800ab80:	230c      	movs	r3, #12
 800ab82:	603b      	str	r3, [r7, #0]
 800ab84:	f04f 30ff 	mov.w	r0, #4294967295
 800ab88:	b01d      	add	sp, #116	@ 0x74
 800ab8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab8e:	2340      	movs	r3, #64	@ 0x40
 800ab90:	616b      	str	r3, [r5, #20]
 800ab92:	2300      	movs	r3, #0
 800ab94:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab96:	2320      	movs	r3, #32
 800ab98:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ab9c:	f8cd 800c 	str.w	r8, [sp, #12]
 800aba0:	2330      	movs	r3, #48	@ 0x30
 800aba2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ad40 <_svfiprintf_r+0x1e4>
 800aba6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800abaa:	f04f 0901 	mov.w	r9, #1
 800abae:	4623      	mov	r3, r4
 800abb0:	469a      	mov	sl, r3
 800abb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800abb6:	b10a      	cbz	r2, 800abbc <_svfiprintf_r+0x60>
 800abb8:	2a25      	cmp	r2, #37	@ 0x25
 800abba:	d1f9      	bne.n	800abb0 <_svfiprintf_r+0x54>
 800abbc:	ebba 0b04 	subs.w	fp, sl, r4
 800abc0:	d00b      	beq.n	800abda <_svfiprintf_r+0x7e>
 800abc2:	465b      	mov	r3, fp
 800abc4:	4622      	mov	r2, r4
 800abc6:	4629      	mov	r1, r5
 800abc8:	4638      	mov	r0, r7
 800abca:	f7ff ff6b 	bl	800aaa4 <__ssputs_r>
 800abce:	3001      	adds	r0, #1
 800abd0:	f000 80a7 	beq.w	800ad22 <_svfiprintf_r+0x1c6>
 800abd4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800abd6:	445a      	add	r2, fp
 800abd8:	9209      	str	r2, [sp, #36]	@ 0x24
 800abda:	f89a 3000 	ldrb.w	r3, [sl]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	f000 809f 	beq.w	800ad22 <_svfiprintf_r+0x1c6>
 800abe4:	2300      	movs	r3, #0
 800abe6:	f04f 32ff 	mov.w	r2, #4294967295
 800abea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800abee:	f10a 0a01 	add.w	sl, sl, #1
 800abf2:	9304      	str	r3, [sp, #16]
 800abf4:	9307      	str	r3, [sp, #28]
 800abf6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800abfa:	931a      	str	r3, [sp, #104]	@ 0x68
 800abfc:	4654      	mov	r4, sl
 800abfe:	2205      	movs	r2, #5
 800ac00:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac04:	484e      	ldr	r0, [pc, #312]	@ (800ad40 <_svfiprintf_r+0x1e4>)
 800ac06:	f7f5 fae3 	bl	80001d0 <memchr>
 800ac0a:	9a04      	ldr	r2, [sp, #16]
 800ac0c:	b9d8      	cbnz	r0, 800ac46 <_svfiprintf_r+0xea>
 800ac0e:	06d0      	lsls	r0, r2, #27
 800ac10:	bf44      	itt	mi
 800ac12:	2320      	movmi	r3, #32
 800ac14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac18:	0711      	lsls	r1, r2, #28
 800ac1a:	bf44      	itt	mi
 800ac1c:	232b      	movmi	r3, #43	@ 0x2b
 800ac1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac22:	f89a 3000 	ldrb.w	r3, [sl]
 800ac26:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac28:	d015      	beq.n	800ac56 <_svfiprintf_r+0xfa>
 800ac2a:	9a07      	ldr	r2, [sp, #28]
 800ac2c:	4654      	mov	r4, sl
 800ac2e:	2000      	movs	r0, #0
 800ac30:	f04f 0c0a 	mov.w	ip, #10
 800ac34:	4621      	mov	r1, r4
 800ac36:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac3a:	3b30      	subs	r3, #48	@ 0x30
 800ac3c:	2b09      	cmp	r3, #9
 800ac3e:	d94b      	bls.n	800acd8 <_svfiprintf_r+0x17c>
 800ac40:	b1b0      	cbz	r0, 800ac70 <_svfiprintf_r+0x114>
 800ac42:	9207      	str	r2, [sp, #28]
 800ac44:	e014      	b.n	800ac70 <_svfiprintf_r+0x114>
 800ac46:	eba0 0308 	sub.w	r3, r0, r8
 800ac4a:	fa09 f303 	lsl.w	r3, r9, r3
 800ac4e:	4313      	orrs	r3, r2
 800ac50:	9304      	str	r3, [sp, #16]
 800ac52:	46a2      	mov	sl, r4
 800ac54:	e7d2      	b.n	800abfc <_svfiprintf_r+0xa0>
 800ac56:	9b03      	ldr	r3, [sp, #12]
 800ac58:	1d19      	adds	r1, r3, #4
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	9103      	str	r1, [sp, #12]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	bfbb      	ittet	lt
 800ac62:	425b      	neglt	r3, r3
 800ac64:	f042 0202 	orrlt.w	r2, r2, #2
 800ac68:	9307      	strge	r3, [sp, #28]
 800ac6a:	9307      	strlt	r3, [sp, #28]
 800ac6c:	bfb8      	it	lt
 800ac6e:	9204      	strlt	r2, [sp, #16]
 800ac70:	7823      	ldrb	r3, [r4, #0]
 800ac72:	2b2e      	cmp	r3, #46	@ 0x2e
 800ac74:	d10a      	bne.n	800ac8c <_svfiprintf_r+0x130>
 800ac76:	7863      	ldrb	r3, [r4, #1]
 800ac78:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac7a:	d132      	bne.n	800ace2 <_svfiprintf_r+0x186>
 800ac7c:	9b03      	ldr	r3, [sp, #12]
 800ac7e:	1d1a      	adds	r2, r3, #4
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	9203      	str	r2, [sp, #12]
 800ac84:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ac88:	3402      	adds	r4, #2
 800ac8a:	9305      	str	r3, [sp, #20]
 800ac8c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ad50 <_svfiprintf_r+0x1f4>
 800ac90:	7821      	ldrb	r1, [r4, #0]
 800ac92:	2203      	movs	r2, #3
 800ac94:	4650      	mov	r0, sl
 800ac96:	f7f5 fa9b 	bl	80001d0 <memchr>
 800ac9a:	b138      	cbz	r0, 800acac <_svfiprintf_r+0x150>
 800ac9c:	9b04      	ldr	r3, [sp, #16]
 800ac9e:	eba0 000a 	sub.w	r0, r0, sl
 800aca2:	2240      	movs	r2, #64	@ 0x40
 800aca4:	4082      	lsls	r2, r0
 800aca6:	4313      	orrs	r3, r2
 800aca8:	3401      	adds	r4, #1
 800acaa:	9304      	str	r3, [sp, #16]
 800acac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acb0:	4824      	ldr	r0, [pc, #144]	@ (800ad44 <_svfiprintf_r+0x1e8>)
 800acb2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800acb6:	2206      	movs	r2, #6
 800acb8:	f7f5 fa8a 	bl	80001d0 <memchr>
 800acbc:	2800      	cmp	r0, #0
 800acbe:	d036      	beq.n	800ad2e <_svfiprintf_r+0x1d2>
 800acc0:	4b21      	ldr	r3, [pc, #132]	@ (800ad48 <_svfiprintf_r+0x1ec>)
 800acc2:	bb1b      	cbnz	r3, 800ad0c <_svfiprintf_r+0x1b0>
 800acc4:	9b03      	ldr	r3, [sp, #12]
 800acc6:	3307      	adds	r3, #7
 800acc8:	f023 0307 	bic.w	r3, r3, #7
 800accc:	3308      	adds	r3, #8
 800acce:	9303      	str	r3, [sp, #12]
 800acd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acd2:	4433      	add	r3, r6
 800acd4:	9309      	str	r3, [sp, #36]	@ 0x24
 800acd6:	e76a      	b.n	800abae <_svfiprintf_r+0x52>
 800acd8:	fb0c 3202 	mla	r2, ip, r2, r3
 800acdc:	460c      	mov	r4, r1
 800acde:	2001      	movs	r0, #1
 800ace0:	e7a8      	b.n	800ac34 <_svfiprintf_r+0xd8>
 800ace2:	2300      	movs	r3, #0
 800ace4:	3401      	adds	r4, #1
 800ace6:	9305      	str	r3, [sp, #20]
 800ace8:	4619      	mov	r1, r3
 800acea:	f04f 0c0a 	mov.w	ip, #10
 800acee:	4620      	mov	r0, r4
 800acf0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800acf4:	3a30      	subs	r2, #48	@ 0x30
 800acf6:	2a09      	cmp	r2, #9
 800acf8:	d903      	bls.n	800ad02 <_svfiprintf_r+0x1a6>
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d0c6      	beq.n	800ac8c <_svfiprintf_r+0x130>
 800acfe:	9105      	str	r1, [sp, #20]
 800ad00:	e7c4      	b.n	800ac8c <_svfiprintf_r+0x130>
 800ad02:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad06:	4604      	mov	r4, r0
 800ad08:	2301      	movs	r3, #1
 800ad0a:	e7f0      	b.n	800acee <_svfiprintf_r+0x192>
 800ad0c:	ab03      	add	r3, sp, #12
 800ad0e:	9300      	str	r3, [sp, #0]
 800ad10:	462a      	mov	r2, r5
 800ad12:	4b0e      	ldr	r3, [pc, #56]	@ (800ad4c <_svfiprintf_r+0x1f0>)
 800ad14:	a904      	add	r1, sp, #16
 800ad16:	4638      	mov	r0, r7
 800ad18:	f7fd fd82 	bl	8008820 <_printf_float>
 800ad1c:	1c42      	adds	r2, r0, #1
 800ad1e:	4606      	mov	r6, r0
 800ad20:	d1d6      	bne.n	800acd0 <_svfiprintf_r+0x174>
 800ad22:	89ab      	ldrh	r3, [r5, #12]
 800ad24:	065b      	lsls	r3, r3, #25
 800ad26:	f53f af2d 	bmi.w	800ab84 <_svfiprintf_r+0x28>
 800ad2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ad2c:	e72c      	b.n	800ab88 <_svfiprintf_r+0x2c>
 800ad2e:	ab03      	add	r3, sp, #12
 800ad30:	9300      	str	r3, [sp, #0]
 800ad32:	462a      	mov	r2, r5
 800ad34:	4b05      	ldr	r3, [pc, #20]	@ (800ad4c <_svfiprintf_r+0x1f0>)
 800ad36:	a904      	add	r1, sp, #16
 800ad38:	4638      	mov	r0, r7
 800ad3a:	f7fe f809 	bl	8008d50 <_printf_i>
 800ad3e:	e7ed      	b.n	800ad1c <_svfiprintf_r+0x1c0>
 800ad40:	0800c04a 	.word	0x0800c04a
 800ad44:	0800c054 	.word	0x0800c054
 800ad48:	08008821 	.word	0x08008821
 800ad4c:	0800aaa5 	.word	0x0800aaa5
 800ad50:	0800c050 	.word	0x0800c050

0800ad54 <__sfputc_r>:
 800ad54:	6893      	ldr	r3, [r2, #8]
 800ad56:	3b01      	subs	r3, #1
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	b410      	push	{r4}
 800ad5c:	6093      	str	r3, [r2, #8]
 800ad5e:	da08      	bge.n	800ad72 <__sfputc_r+0x1e>
 800ad60:	6994      	ldr	r4, [r2, #24]
 800ad62:	42a3      	cmp	r3, r4
 800ad64:	db01      	blt.n	800ad6a <__sfputc_r+0x16>
 800ad66:	290a      	cmp	r1, #10
 800ad68:	d103      	bne.n	800ad72 <__sfputc_r+0x1e>
 800ad6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad6e:	f7fe baa4 	b.w	80092ba <__swbuf_r>
 800ad72:	6813      	ldr	r3, [r2, #0]
 800ad74:	1c58      	adds	r0, r3, #1
 800ad76:	6010      	str	r0, [r2, #0]
 800ad78:	7019      	strb	r1, [r3, #0]
 800ad7a:	4608      	mov	r0, r1
 800ad7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad80:	4770      	bx	lr

0800ad82 <__sfputs_r>:
 800ad82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad84:	4606      	mov	r6, r0
 800ad86:	460f      	mov	r7, r1
 800ad88:	4614      	mov	r4, r2
 800ad8a:	18d5      	adds	r5, r2, r3
 800ad8c:	42ac      	cmp	r4, r5
 800ad8e:	d101      	bne.n	800ad94 <__sfputs_r+0x12>
 800ad90:	2000      	movs	r0, #0
 800ad92:	e007      	b.n	800ada4 <__sfputs_r+0x22>
 800ad94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad98:	463a      	mov	r2, r7
 800ad9a:	4630      	mov	r0, r6
 800ad9c:	f7ff ffda 	bl	800ad54 <__sfputc_r>
 800ada0:	1c43      	adds	r3, r0, #1
 800ada2:	d1f3      	bne.n	800ad8c <__sfputs_r+0xa>
 800ada4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ada8 <_vfiprintf_r>:
 800ada8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adac:	460d      	mov	r5, r1
 800adae:	b09d      	sub	sp, #116	@ 0x74
 800adb0:	4614      	mov	r4, r2
 800adb2:	4698      	mov	r8, r3
 800adb4:	4606      	mov	r6, r0
 800adb6:	b118      	cbz	r0, 800adc0 <_vfiprintf_r+0x18>
 800adb8:	6a03      	ldr	r3, [r0, #32]
 800adba:	b90b      	cbnz	r3, 800adc0 <_vfiprintf_r+0x18>
 800adbc:	f7fe f972 	bl	80090a4 <__sinit>
 800adc0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800adc2:	07d9      	lsls	r1, r3, #31
 800adc4:	d405      	bmi.n	800add2 <_vfiprintf_r+0x2a>
 800adc6:	89ab      	ldrh	r3, [r5, #12]
 800adc8:	059a      	lsls	r2, r3, #22
 800adca:	d402      	bmi.n	800add2 <_vfiprintf_r+0x2a>
 800adcc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800adce:	f7fe fb86 	bl	80094de <__retarget_lock_acquire_recursive>
 800add2:	89ab      	ldrh	r3, [r5, #12]
 800add4:	071b      	lsls	r3, r3, #28
 800add6:	d501      	bpl.n	800addc <_vfiprintf_r+0x34>
 800add8:	692b      	ldr	r3, [r5, #16]
 800adda:	b99b      	cbnz	r3, 800ae04 <_vfiprintf_r+0x5c>
 800addc:	4629      	mov	r1, r5
 800adde:	4630      	mov	r0, r6
 800ade0:	f7fe faaa 	bl	8009338 <__swsetup_r>
 800ade4:	b170      	cbz	r0, 800ae04 <_vfiprintf_r+0x5c>
 800ade6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ade8:	07dc      	lsls	r4, r3, #31
 800adea:	d504      	bpl.n	800adf6 <_vfiprintf_r+0x4e>
 800adec:	f04f 30ff 	mov.w	r0, #4294967295
 800adf0:	b01d      	add	sp, #116	@ 0x74
 800adf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adf6:	89ab      	ldrh	r3, [r5, #12]
 800adf8:	0598      	lsls	r0, r3, #22
 800adfa:	d4f7      	bmi.n	800adec <_vfiprintf_r+0x44>
 800adfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800adfe:	f7fe fb6f 	bl	80094e0 <__retarget_lock_release_recursive>
 800ae02:	e7f3      	b.n	800adec <_vfiprintf_r+0x44>
 800ae04:	2300      	movs	r3, #0
 800ae06:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae08:	2320      	movs	r3, #32
 800ae0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ae0e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ae12:	2330      	movs	r3, #48	@ 0x30
 800ae14:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800afc4 <_vfiprintf_r+0x21c>
 800ae18:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ae1c:	f04f 0901 	mov.w	r9, #1
 800ae20:	4623      	mov	r3, r4
 800ae22:	469a      	mov	sl, r3
 800ae24:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae28:	b10a      	cbz	r2, 800ae2e <_vfiprintf_r+0x86>
 800ae2a:	2a25      	cmp	r2, #37	@ 0x25
 800ae2c:	d1f9      	bne.n	800ae22 <_vfiprintf_r+0x7a>
 800ae2e:	ebba 0b04 	subs.w	fp, sl, r4
 800ae32:	d00b      	beq.n	800ae4c <_vfiprintf_r+0xa4>
 800ae34:	465b      	mov	r3, fp
 800ae36:	4622      	mov	r2, r4
 800ae38:	4629      	mov	r1, r5
 800ae3a:	4630      	mov	r0, r6
 800ae3c:	f7ff ffa1 	bl	800ad82 <__sfputs_r>
 800ae40:	3001      	adds	r0, #1
 800ae42:	f000 80a7 	beq.w	800af94 <_vfiprintf_r+0x1ec>
 800ae46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae48:	445a      	add	r2, fp
 800ae4a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ae4c:	f89a 3000 	ldrb.w	r3, [sl]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	f000 809f 	beq.w	800af94 <_vfiprintf_r+0x1ec>
 800ae56:	2300      	movs	r3, #0
 800ae58:	f04f 32ff 	mov.w	r2, #4294967295
 800ae5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae60:	f10a 0a01 	add.w	sl, sl, #1
 800ae64:	9304      	str	r3, [sp, #16]
 800ae66:	9307      	str	r3, [sp, #28]
 800ae68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ae6c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ae6e:	4654      	mov	r4, sl
 800ae70:	2205      	movs	r2, #5
 800ae72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae76:	4853      	ldr	r0, [pc, #332]	@ (800afc4 <_vfiprintf_r+0x21c>)
 800ae78:	f7f5 f9aa 	bl	80001d0 <memchr>
 800ae7c:	9a04      	ldr	r2, [sp, #16]
 800ae7e:	b9d8      	cbnz	r0, 800aeb8 <_vfiprintf_r+0x110>
 800ae80:	06d1      	lsls	r1, r2, #27
 800ae82:	bf44      	itt	mi
 800ae84:	2320      	movmi	r3, #32
 800ae86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ae8a:	0713      	lsls	r3, r2, #28
 800ae8c:	bf44      	itt	mi
 800ae8e:	232b      	movmi	r3, #43	@ 0x2b
 800ae90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ae94:	f89a 3000 	ldrb.w	r3, [sl]
 800ae98:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae9a:	d015      	beq.n	800aec8 <_vfiprintf_r+0x120>
 800ae9c:	9a07      	ldr	r2, [sp, #28]
 800ae9e:	4654      	mov	r4, sl
 800aea0:	2000      	movs	r0, #0
 800aea2:	f04f 0c0a 	mov.w	ip, #10
 800aea6:	4621      	mov	r1, r4
 800aea8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aeac:	3b30      	subs	r3, #48	@ 0x30
 800aeae:	2b09      	cmp	r3, #9
 800aeb0:	d94b      	bls.n	800af4a <_vfiprintf_r+0x1a2>
 800aeb2:	b1b0      	cbz	r0, 800aee2 <_vfiprintf_r+0x13a>
 800aeb4:	9207      	str	r2, [sp, #28]
 800aeb6:	e014      	b.n	800aee2 <_vfiprintf_r+0x13a>
 800aeb8:	eba0 0308 	sub.w	r3, r0, r8
 800aebc:	fa09 f303 	lsl.w	r3, r9, r3
 800aec0:	4313      	orrs	r3, r2
 800aec2:	9304      	str	r3, [sp, #16]
 800aec4:	46a2      	mov	sl, r4
 800aec6:	e7d2      	b.n	800ae6e <_vfiprintf_r+0xc6>
 800aec8:	9b03      	ldr	r3, [sp, #12]
 800aeca:	1d19      	adds	r1, r3, #4
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	9103      	str	r1, [sp, #12]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	bfbb      	ittet	lt
 800aed4:	425b      	neglt	r3, r3
 800aed6:	f042 0202 	orrlt.w	r2, r2, #2
 800aeda:	9307      	strge	r3, [sp, #28]
 800aedc:	9307      	strlt	r3, [sp, #28]
 800aede:	bfb8      	it	lt
 800aee0:	9204      	strlt	r2, [sp, #16]
 800aee2:	7823      	ldrb	r3, [r4, #0]
 800aee4:	2b2e      	cmp	r3, #46	@ 0x2e
 800aee6:	d10a      	bne.n	800aefe <_vfiprintf_r+0x156>
 800aee8:	7863      	ldrb	r3, [r4, #1]
 800aeea:	2b2a      	cmp	r3, #42	@ 0x2a
 800aeec:	d132      	bne.n	800af54 <_vfiprintf_r+0x1ac>
 800aeee:	9b03      	ldr	r3, [sp, #12]
 800aef0:	1d1a      	adds	r2, r3, #4
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	9203      	str	r2, [sp, #12]
 800aef6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aefa:	3402      	adds	r4, #2
 800aefc:	9305      	str	r3, [sp, #20]
 800aefe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800afd4 <_vfiprintf_r+0x22c>
 800af02:	7821      	ldrb	r1, [r4, #0]
 800af04:	2203      	movs	r2, #3
 800af06:	4650      	mov	r0, sl
 800af08:	f7f5 f962 	bl	80001d0 <memchr>
 800af0c:	b138      	cbz	r0, 800af1e <_vfiprintf_r+0x176>
 800af0e:	9b04      	ldr	r3, [sp, #16]
 800af10:	eba0 000a 	sub.w	r0, r0, sl
 800af14:	2240      	movs	r2, #64	@ 0x40
 800af16:	4082      	lsls	r2, r0
 800af18:	4313      	orrs	r3, r2
 800af1a:	3401      	adds	r4, #1
 800af1c:	9304      	str	r3, [sp, #16]
 800af1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af22:	4829      	ldr	r0, [pc, #164]	@ (800afc8 <_vfiprintf_r+0x220>)
 800af24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800af28:	2206      	movs	r2, #6
 800af2a:	f7f5 f951 	bl	80001d0 <memchr>
 800af2e:	2800      	cmp	r0, #0
 800af30:	d03f      	beq.n	800afb2 <_vfiprintf_r+0x20a>
 800af32:	4b26      	ldr	r3, [pc, #152]	@ (800afcc <_vfiprintf_r+0x224>)
 800af34:	bb1b      	cbnz	r3, 800af7e <_vfiprintf_r+0x1d6>
 800af36:	9b03      	ldr	r3, [sp, #12]
 800af38:	3307      	adds	r3, #7
 800af3a:	f023 0307 	bic.w	r3, r3, #7
 800af3e:	3308      	adds	r3, #8
 800af40:	9303      	str	r3, [sp, #12]
 800af42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af44:	443b      	add	r3, r7
 800af46:	9309      	str	r3, [sp, #36]	@ 0x24
 800af48:	e76a      	b.n	800ae20 <_vfiprintf_r+0x78>
 800af4a:	fb0c 3202 	mla	r2, ip, r2, r3
 800af4e:	460c      	mov	r4, r1
 800af50:	2001      	movs	r0, #1
 800af52:	e7a8      	b.n	800aea6 <_vfiprintf_r+0xfe>
 800af54:	2300      	movs	r3, #0
 800af56:	3401      	adds	r4, #1
 800af58:	9305      	str	r3, [sp, #20]
 800af5a:	4619      	mov	r1, r3
 800af5c:	f04f 0c0a 	mov.w	ip, #10
 800af60:	4620      	mov	r0, r4
 800af62:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af66:	3a30      	subs	r2, #48	@ 0x30
 800af68:	2a09      	cmp	r2, #9
 800af6a:	d903      	bls.n	800af74 <_vfiprintf_r+0x1cc>
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d0c6      	beq.n	800aefe <_vfiprintf_r+0x156>
 800af70:	9105      	str	r1, [sp, #20]
 800af72:	e7c4      	b.n	800aefe <_vfiprintf_r+0x156>
 800af74:	fb0c 2101 	mla	r1, ip, r1, r2
 800af78:	4604      	mov	r4, r0
 800af7a:	2301      	movs	r3, #1
 800af7c:	e7f0      	b.n	800af60 <_vfiprintf_r+0x1b8>
 800af7e:	ab03      	add	r3, sp, #12
 800af80:	9300      	str	r3, [sp, #0]
 800af82:	462a      	mov	r2, r5
 800af84:	4b12      	ldr	r3, [pc, #72]	@ (800afd0 <_vfiprintf_r+0x228>)
 800af86:	a904      	add	r1, sp, #16
 800af88:	4630      	mov	r0, r6
 800af8a:	f7fd fc49 	bl	8008820 <_printf_float>
 800af8e:	4607      	mov	r7, r0
 800af90:	1c78      	adds	r0, r7, #1
 800af92:	d1d6      	bne.n	800af42 <_vfiprintf_r+0x19a>
 800af94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800af96:	07d9      	lsls	r1, r3, #31
 800af98:	d405      	bmi.n	800afa6 <_vfiprintf_r+0x1fe>
 800af9a:	89ab      	ldrh	r3, [r5, #12]
 800af9c:	059a      	lsls	r2, r3, #22
 800af9e:	d402      	bmi.n	800afa6 <_vfiprintf_r+0x1fe>
 800afa0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800afa2:	f7fe fa9d 	bl	80094e0 <__retarget_lock_release_recursive>
 800afa6:	89ab      	ldrh	r3, [r5, #12]
 800afa8:	065b      	lsls	r3, r3, #25
 800afaa:	f53f af1f 	bmi.w	800adec <_vfiprintf_r+0x44>
 800afae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800afb0:	e71e      	b.n	800adf0 <_vfiprintf_r+0x48>
 800afb2:	ab03      	add	r3, sp, #12
 800afb4:	9300      	str	r3, [sp, #0]
 800afb6:	462a      	mov	r2, r5
 800afb8:	4b05      	ldr	r3, [pc, #20]	@ (800afd0 <_vfiprintf_r+0x228>)
 800afba:	a904      	add	r1, sp, #16
 800afbc:	4630      	mov	r0, r6
 800afbe:	f7fd fec7 	bl	8008d50 <_printf_i>
 800afc2:	e7e4      	b.n	800af8e <_vfiprintf_r+0x1e6>
 800afc4:	0800c04a 	.word	0x0800c04a
 800afc8:	0800c054 	.word	0x0800c054
 800afcc:	08008821 	.word	0x08008821
 800afd0:	0800ad83 	.word	0x0800ad83
 800afd4:	0800c050 	.word	0x0800c050

0800afd8 <__sflush_r>:
 800afd8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800afdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afe0:	0716      	lsls	r6, r2, #28
 800afe2:	4605      	mov	r5, r0
 800afe4:	460c      	mov	r4, r1
 800afe6:	d454      	bmi.n	800b092 <__sflush_r+0xba>
 800afe8:	684b      	ldr	r3, [r1, #4]
 800afea:	2b00      	cmp	r3, #0
 800afec:	dc02      	bgt.n	800aff4 <__sflush_r+0x1c>
 800afee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	dd48      	ble.n	800b086 <__sflush_r+0xae>
 800aff4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aff6:	2e00      	cmp	r6, #0
 800aff8:	d045      	beq.n	800b086 <__sflush_r+0xae>
 800affa:	2300      	movs	r3, #0
 800affc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b000:	682f      	ldr	r7, [r5, #0]
 800b002:	6a21      	ldr	r1, [r4, #32]
 800b004:	602b      	str	r3, [r5, #0]
 800b006:	d030      	beq.n	800b06a <__sflush_r+0x92>
 800b008:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b00a:	89a3      	ldrh	r3, [r4, #12]
 800b00c:	0759      	lsls	r1, r3, #29
 800b00e:	d505      	bpl.n	800b01c <__sflush_r+0x44>
 800b010:	6863      	ldr	r3, [r4, #4]
 800b012:	1ad2      	subs	r2, r2, r3
 800b014:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b016:	b10b      	cbz	r3, 800b01c <__sflush_r+0x44>
 800b018:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b01a:	1ad2      	subs	r2, r2, r3
 800b01c:	2300      	movs	r3, #0
 800b01e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b020:	6a21      	ldr	r1, [r4, #32]
 800b022:	4628      	mov	r0, r5
 800b024:	47b0      	blx	r6
 800b026:	1c43      	adds	r3, r0, #1
 800b028:	89a3      	ldrh	r3, [r4, #12]
 800b02a:	d106      	bne.n	800b03a <__sflush_r+0x62>
 800b02c:	6829      	ldr	r1, [r5, #0]
 800b02e:	291d      	cmp	r1, #29
 800b030:	d82b      	bhi.n	800b08a <__sflush_r+0xb2>
 800b032:	4a2a      	ldr	r2, [pc, #168]	@ (800b0dc <__sflush_r+0x104>)
 800b034:	40ca      	lsrs	r2, r1
 800b036:	07d6      	lsls	r6, r2, #31
 800b038:	d527      	bpl.n	800b08a <__sflush_r+0xb2>
 800b03a:	2200      	movs	r2, #0
 800b03c:	6062      	str	r2, [r4, #4]
 800b03e:	04d9      	lsls	r1, r3, #19
 800b040:	6922      	ldr	r2, [r4, #16]
 800b042:	6022      	str	r2, [r4, #0]
 800b044:	d504      	bpl.n	800b050 <__sflush_r+0x78>
 800b046:	1c42      	adds	r2, r0, #1
 800b048:	d101      	bne.n	800b04e <__sflush_r+0x76>
 800b04a:	682b      	ldr	r3, [r5, #0]
 800b04c:	b903      	cbnz	r3, 800b050 <__sflush_r+0x78>
 800b04e:	6560      	str	r0, [r4, #84]	@ 0x54
 800b050:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b052:	602f      	str	r7, [r5, #0]
 800b054:	b1b9      	cbz	r1, 800b086 <__sflush_r+0xae>
 800b056:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b05a:	4299      	cmp	r1, r3
 800b05c:	d002      	beq.n	800b064 <__sflush_r+0x8c>
 800b05e:	4628      	mov	r0, r5
 800b060:	f7ff f8a6 	bl	800a1b0 <_free_r>
 800b064:	2300      	movs	r3, #0
 800b066:	6363      	str	r3, [r4, #52]	@ 0x34
 800b068:	e00d      	b.n	800b086 <__sflush_r+0xae>
 800b06a:	2301      	movs	r3, #1
 800b06c:	4628      	mov	r0, r5
 800b06e:	47b0      	blx	r6
 800b070:	4602      	mov	r2, r0
 800b072:	1c50      	adds	r0, r2, #1
 800b074:	d1c9      	bne.n	800b00a <__sflush_r+0x32>
 800b076:	682b      	ldr	r3, [r5, #0]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d0c6      	beq.n	800b00a <__sflush_r+0x32>
 800b07c:	2b1d      	cmp	r3, #29
 800b07e:	d001      	beq.n	800b084 <__sflush_r+0xac>
 800b080:	2b16      	cmp	r3, #22
 800b082:	d11e      	bne.n	800b0c2 <__sflush_r+0xea>
 800b084:	602f      	str	r7, [r5, #0]
 800b086:	2000      	movs	r0, #0
 800b088:	e022      	b.n	800b0d0 <__sflush_r+0xf8>
 800b08a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b08e:	b21b      	sxth	r3, r3
 800b090:	e01b      	b.n	800b0ca <__sflush_r+0xf2>
 800b092:	690f      	ldr	r7, [r1, #16]
 800b094:	2f00      	cmp	r7, #0
 800b096:	d0f6      	beq.n	800b086 <__sflush_r+0xae>
 800b098:	0793      	lsls	r3, r2, #30
 800b09a:	680e      	ldr	r6, [r1, #0]
 800b09c:	bf08      	it	eq
 800b09e:	694b      	ldreq	r3, [r1, #20]
 800b0a0:	600f      	str	r7, [r1, #0]
 800b0a2:	bf18      	it	ne
 800b0a4:	2300      	movne	r3, #0
 800b0a6:	eba6 0807 	sub.w	r8, r6, r7
 800b0aa:	608b      	str	r3, [r1, #8]
 800b0ac:	f1b8 0f00 	cmp.w	r8, #0
 800b0b0:	dde9      	ble.n	800b086 <__sflush_r+0xae>
 800b0b2:	6a21      	ldr	r1, [r4, #32]
 800b0b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b0b6:	4643      	mov	r3, r8
 800b0b8:	463a      	mov	r2, r7
 800b0ba:	4628      	mov	r0, r5
 800b0bc:	47b0      	blx	r6
 800b0be:	2800      	cmp	r0, #0
 800b0c0:	dc08      	bgt.n	800b0d4 <__sflush_r+0xfc>
 800b0c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0ca:	81a3      	strh	r3, [r4, #12]
 800b0cc:	f04f 30ff 	mov.w	r0, #4294967295
 800b0d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0d4:	4407      	add	r7, r0
 800b0d6:	eba8 0800 	sub.w	r8, r8, r0
 800b0da:	e7e7      	b.n	800b0ac <__sflush_r+0xd4>
 800b0dc:	20400001 	.word	0x20400001

0800b0e0 <_fflush_r>:
 800b0e0:	b538      	push	{r3, r4, r5, lr}
 800b0e2:	690b      	ldr	r3, [r1, #16]
 800b0e4:	4605      	mov	r5, r0
 800b0e6:	460c      	mov	r4, r1
 800b0e8:	b913      	cbnz	r3, 800b0f0 <_fflush_r+0x10>
 800b0ea:	2500      	movs	r5, #0
 800b0ec:	4628      	mov	r0, r5
 800b0ee:	bd38      	pop	{r3, r4, r5, pc}
 800b0f0:	b118      	cbz	r0, 800b0fa <_fflush_r+0x1a>
 800b0f2:	6a03      	ldr	r3, [r0, #32]
 800b0f4:	b90b      	cbnz	r3, 800b0fa <_fflush_r+0x1a>
 800b0f6:	f7fd ffd5 	bl	80090a4 <__sinit>
 800b0fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d0f3      	beq.n	800b0ea <_fflush_r+0xa>
 800b102:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b104:	07d0      	lsls	r0, r2, #31
 800b106:	d404      	bmi.n	800b112 <_fflush_r+0x32>
 800b108:	0599      	lsls	r1, r3, #22
 800b10a:	d402      	bmi.n	800b112 <_fflush_r+0x32>
 800b10c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b10e:	f7fe f9e6 	bl	80094de <__retarget_lock_acquire_recursive>
 800b112:	4628      	mov	r0, r5
 800b114:	4621      	mov	r1, r4
 800b116:	f7ff ff5f 	bl	800afd8 <__sflush_r>
 800b11a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b11c:	07da      	lsls	r2, r3, #31
 800b11e:	4605      	mov	r5, r0
 800b120:	d4e4      	bmi.n	800b0ec <_fflush_r+0xc>
 800b122:	89a3      	ldrh	r3, [r4, #12]
 800b124:	059b      	lsls	r3, r3, #22
 800b126:	d4e1      	bmi.n	800b0ec <_fflush_r+0xc>
 800b128:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b12a:	f7fe f9d9 	bl	80094e0 <__retarget_lock_release_recursive>
 800b12e:	e7dd      	b.n	800b0ec <_fflush_r+0xc>

0800b130 <__swhatbuf_r>:
 800b130:	b570      	push	{r4, r5, r6, lr}
 800b132:	460c      	mov	r4, r1
 800b134:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b138:	2900      	cmp	r1, #0
 800b13a:	b096      	sub	sp, #88	@ 0x58
 800b13c:	4615      	mov	r5, r2
 800b13e:	461e      	mov	r6, r3
 800b140:	da0d      	bge.n	800b15e <__swhatbuf_r+0x2e>
 800b142:	89a3      	ldrh	r3, [r4, #12]
 800b144:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b148:	f04f 0100 	mov.w	r1, #0
 800b14c:	bf14      	ite	ne
 800b14e:	2340      	movne	r3, #64	@ 0x40
 800b150:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b154:	2000      	movs	r0, #0
 800b156:	6031      	str	r1, [r6, #0]
 800b158:	602b      	str	r3, [r5, #0]
 800b15a:	b016      	add	sp, #88	@ 0x58
 800b15c:	bd70      	pop	{r4, r5, r6, pc}
 800b15e:	466a      	mov	r2, sp
 800b160:	f000 f862 	bl	800b228 <_fstat_r>
 800b164:	2800      	cmp	r0, #0
 800b166:	dbec      	blt.n	800b142 <__swhatbuf_r+0x12>
 800b168:	9901      	ldr	r1, [sp, #4]
 800b16a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b16e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b172:	4259      	negs	r1, r3
 800b174:	4159      	adcs	r1, r3
 800b176:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b17a:	e7eb      	b.n	800b154 <__swhatbuf_r+0x24>

0800b17c <__smakebuf_r>:
 800b17c:	898b      	ldrh	r3, [r1, #12]
 800b17e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b180:	079d      	lsls	r5, r3, #30
 800b182:	4606      	mov	r6, r0
 800b184:	460c      	mov	r4, r1
 800b186:	d507      	bpl.n	800b198 <__smakebuf_r+0x1c>
 800b188:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b18c:	6023      	str	r3, [r4, #0]
 800b18e:	6123      	str	r3, [r4, #16]
 800b190:	2301      	movs	r3, #1
 800b192:	6163      	str	r3, [r4, #20]
 800b194:	b003      	add	sp, #12
 800b196:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b198:	ab01      	add	r3, sp, #4
 800b19a:	466a      	mov	r2, sp
 800b19c:	f7ff ffc8 	bl	800b130 <__swhatbuf_r>
 800b1a0:	9f00      	ldr	r7, [sp, #0]
 800b1a2:	4605      	mov	r5, r0
 800b1a4:	4639      	mov	r1, r7
 800b1a6:	4630      	mov	r0, r6
 800b1a8:	f7ff f876 	bl	800a298 <_malloc_r>
 800b1ac:	b948      	cbnz	r0, 800b1c2 <__smakebuf_r+0x46>
 800b1ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1b2:	059a      	lsls	r2, r3, #22
 800b1b4:	d4ee      	bmi.n	800b194 <__smakebuf_r+0x18>
 800b1b6:	f023 0303 	bic.w	r3, r3, #3
 800b1ba:	f043 0302 	orr.w	r3, r3, #2
 800b1be:	81a3      	strh	r3, [r4, #12]
 800b1c0:	e7e2      	b.n	800b188 <__smakebuf_r+0xc>
 800b1c2:	89a3      	ldrh	r3, [r4, #12]
 800b1c4:	6020      	str	r0, [r4, #0]
 800b1c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1ca:	81a3      	strh	r3, [r4, #12]
 800b1cc:	9b01      	ldr	r3, [sp, #4]
 800b1ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b1d2:	b15b      	cbz	r3, 800b1ec <__smakebuf_r+0x70>
 800b1d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b1d8:	4630      	mov	r0, r6
 800b1da:	f000 f837 	bl	800b24c <_isatty_r>
 800b1de:	b128      	cbz	r0, 800b1ec <__smakebuf_r+0x70>
 800b1e0:	89a3      	ldrh	r3, [r4, #12]
 800b1e2:	f023 0303 	bic.w	r3, r3, #3
 800b1e6:	f043 0301 	orr.w	r3, r3, #1
 800b1ea:	81a3      	strh	r3, [r4, #12]
 800b1ec:	89a3      	ldrh	r3, [r4, #12]
 800b1ee:	431d      	orrs	r5, r3
 800b1f0:	81a5      	strh	r5, [r4, #12]
 800b1f2:	e7cf      	b.n	800b194 <__smakebuf_r+0x18>

0800b1f4 <memmove>:
 800b1f4:	4288      	cmp	r0, r1
 800b1f6:	b510      	push	{r4, lr}
 800b1f8:	eb01 0402 	add.w	r4, r1, r2
 800b1fc:	d902      	bls.n	800b204 <memmove+0x10>
 800b1fe:	4284      	cmp	r4, r0
 800b200:	4623      	mov	r3, r4
 800b202:	d807      	bhi.n	800b214 <memmove+0x20>
 800b204:	1e43      	subs	r3, r0, #1
 800b206:	42a1      	cmp	r1, r4
 800b208:	d008      	beq.n	800b21c <memmove+0x28>
 800b20a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b20e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b212:	e7f8      	b.n	800b206 <memmove+0x12>
 800b214:	4402      	add	r2, r0
 800b216:	4601      	mov	r1, r0
 800b218:	428a      	cmp	r2, r1
 800b21a:	d100      	bne.n	800b21e <memmove+0x2a>
 800b21c:	bd10      	pop	{r4, pc}
 800b21e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b222:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b226:	e7f7      	b.n	800b218 <memmove+0x24>

0800b228 <_fstat_r>:
 800b228:	b538      	push	{r3, r4, r5, lr}
 800b22a:	4d07      	ldr	r5, [pc, #28]	@ (800b248 <_fstat_r+0x20>)
 800b22c:	2300      	movs	r3, #0
 800b22e:	4604      	mov	r4, r0
 800b230:	4608      	mov	r0, r1
 800b232:	4611      	mov	r1, r2
 800b234:	602b      	str	r3, [r5, #0]
 800b236:	f7f9 f8b8 	bl	80043aa <_fstat>
 800b23a:	1c43      	adds	r3, r0, #1
 800b23c:	d102      	bne.n	800b244 <_fstat_r+0x1c>
 800b23e:	682b      	ldr	r3, [r5, #0]
 800b240:	b103      	cbz	r3, 800b244 <_fstat_r+0x1c>
 800b242:	6023      	str	r3, [r4, #0]
 800b244:	bd38      	pop	{r3, r4, r5, pc}
 800b246:	bf00      	nop
 800b248:	20001d48 	.word	0x20001d48

0800b24c <_isatty_r>:
 800b24c:	b538      	push	{r3, r4, r5, lr}
 800b24e:	4d06      	ldr	r5, [pc, #24]	@ (800b268 <_isatty_r+0x1c>)
 800b250:	2300      	movs	r3, #0
 800b252:	4604      	mov	r4, r0
 800b254:	4608      	mov	r0, r1
 800b256:	602b      	str	r3, [r5, #0]
 800b258:	f7f9 f8b7 	bl	80043ca <_isatty>
 800b25c:	1c43      	adds	r3, r0, #1
 800b25e:	d102      	bne.n	800b266 <_isatty_r+0x1a>
 800b260:	682b      	ldr	r3, [r5, #0]
 800b262:	b103      	cbz	r3, 800b266 <_isatty_r+0x1a>
 800b264:	6023      	str	r3, [r4, #0]
 800b266:	bd38      	pop	{r3, r4, r5, pc}
 800b268:	20001d48 	.word	0x20001d48

0800b26c <_sbrk_r>:
 800b26c:	b538      	push	{r3, r4, r5, lr}
 800b26e:	4d06      	ldr	r5, [pc, #24]	@ (800b288 <_sbrk_r+0x1c>)
 800b270:	2300      	movs	r3, #0
 800b272:	4604      	mov	r4, r0
 800b274:	4608      	mov	r0, r1
 800b276:	602b      	str	r3, [r5, #0]
 800b278:	f7f9 f8c0 	bl	80043fc <_sbrk>
 800b27c:	1c43      	adds	r3, r0, #1
 800b27e:	d102      	bne.n	800b286 <_sbrk_r+0x1a>
 800b280:	682b      	ldr	r3, [r5, #0]
 800b282:	b103      	cbz	r3, 800b286 <_sbrk_r+0x1a>
 800b284:	6023      	str	r3, [r4, #0]
 800b286:	bd38      	pop	{r3, r4, r5, pc}
 800b288:	20001d48 	.word	0x20001d48

0800b28c <__assert_func>:
 800b28c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b28e:	4614      	mov	r4, r2
 800b290:	461a      	mov	r2, r3
 800b292:	4b09      	ldr	r3, [pc, #36]	@ (800b2b8 <__assert_func+0x2c>)
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	4605      	mov	r5, r0
 800b298:	68d8      	ldr	r0, [r3, #12]
 800b29a:	b14c      	cbz	r4, 800b2b0 <__assert_func+0x24>
 800b29c:	4b07      	ldr	r3, [pc, #28]	@ (800b2bc <__assert_func+0x30>)
 800b29e:	9100      	str	r1, [sp, #0]
 800b2a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b2a4:	4906      	ldr	r1, [pc, #24]	@ (800b2c0 <__assert_func+0x34>)
 800b2a6:	462b      	mov	r3, r5
 800b2a8:	f000 f870 	bl	800b38c <fiprintf>
 800b2ac:	f000 f880 	bl	800b3b0 <abort>
 800b2b0:	4b04      	ldr	r3, [pc, #16]	@ (800b2c4 <__assert_func+0x38>)
 800b2b2:	461c      	mov	r4, r3
 800b2b4:	e7f3      	b.n	800b29e <__assert_func+0x12>
 800b2b6:	bf00      	nop
 800b2b8:	2000001c 	.word	0x2000001c
 800b2bc:	0800c065 	.word	0x0800c065
 800b2c0:	0800c072 	.word	0x0800c072
 800b2c4:	0800c0a0 	.word	0x0800c0a0

0800b2c8 <_calloc_r>:
 800b2c8:	b570      	push	{r4, r5, r6, lr}
 800b2ca:	fba1 5402 	umull	r5, r4, r1, r2
 800b2ce:	b934      	cbnz	r4, 800b2de <_calloc_r+0x16>
 800b2d0:	4629      	mov	r1, r5
 800b2d2:	f7fe ffe1 	bl	800a298 <_malloc_r>
 800b2d6:	4606      	mov	r6, r0
 800b2d8:	b928      	cbnz	r0, 800b2e6 <_calloc_r+0x1e>
 800b2da:	4630      	mov	r0, r6
 800b2dc:	bd70      	pop	{r4, r5, r6, pc}
 800b2de:	220c      	movs	r2, #12
 800b2e0:	6002      	str	r2, [r0, #0]
 800b2e2:	2600      	movs	r6, #0
 800b2e4:	e7f9      	b.n	800b2da <_calloc_r+0x12>
 800b2e6:	462a      	mov	r2, r5
 800b2e8:	4621      	mov	r1, r4
 800b2ea:	f7fe f87b 	bl	80093e4 <memset>
 800b2ee:	e7f4      	b.n	800b2da <_calloc_r+0x12>

0800b2f0 <__ascii_mbtowc>:
 800b2f0:	b082      	sub	sp, #8
 800b2f2:	b901      	cbnz	r1, 800b2f6 <__ascii_mbtowc+0x6>
 800b2f4:	a901      	add	r1, sp, #4
 800b2f6:	b142      	cbz	r2, 800b30a <__ascii_mbtowc+0x1a>
 800b2f8:	b14b      	cbz	r3, 800b30e <__ascii_mbtowc+0x1e>
 800b2fa:	7813      	ldrb	r3, [r2, #0]
 800b2fc:	600b      	str	r3, [r1, #0]
 800b2fe:	7812      	ldrb	r2, [r2, #0]
 800b300:	1e10      	subs	r0, r2, #0
 800b302:	bf18      	it	ne
 800b304:	2001      	movne	r0, #1
 800b306:	b002      	add	sp, #8
 800b308:	4770      	bx	lr
 800b30a:	4610      	mov	r0, r2
 800b30c:	e7fb      	b.n	800b306 <__ascii_mbtowc+0x16>
 800b30e:	f06f 0001 	mvn.w	r0, #1
 800b312:	e7f8      	b.n	800b306 <__ascii_mbtowc+0x16>

0800b314 <_realloc_r>:
 800b314:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b318:	4607      	mov	r7, r0
 800b31a:	4614      	mov	r4, r2
 800b31c:	460d      	mov	r5, r1
 800b31e:	b921      	cbnz	r1, 800b32a <_realloc_r+0x16>
 800b320:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b324:	4611      	mov	r1, r2
 800b326:	f7fe bfb7 	b.w	800a298 <_malloc_r>
 800b32a:	b92a      	cbnz	r2, 800b338 <_realloc_r+0x24>
 800b32c:	f7fe ff40 	bl	800a1b0 <_free_r>
 800b330:	4625      	mov	r5, r4
 800b332:	4628      	mov	r0, r5
 800b334:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b338:	f000 f841 	bl	800b3be <_malloc_usable_size_r>
 800b33c:	4284      	cmp	r4, r0
 800b33e:	4606      	mov	r6, r0
 800b340:	d802      	bhi.n	800b348 <_realloc_r+0x34>
 800b342:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b346:	d8f4      	bhi.n	800b332 <_realloc_r+0x1e>
 800b348:	4621      	mov	r1, r4
 800b34a:	4638      	mov	r0, r7
 800b34c:	f7fe ffa4 	bl	800a298 <_malloc_r>
 800b350:	4680      	mov	r8, r0
 800b352:	b908      	cbnz	r0, 800b358 <_realloc_r+0x44>
 800b354:	4645      	mov	r5, r8
 800b356:	e7ec      	b.n	800b332 <_realloc_r+0x1e>
 800b358:	42b4      	cmp	r4, r6
 800b35a:	4622      	mov	r2, r4
 800b35c:	4629      	mov	r1, r5
 800b35e:	bf28      	it	cs
 800b360:	4632      	movcs	r2, r6
 800b362:	f7fe f8be 	bl	80094e2 <memcpy>
 800b366:	4629      	mov	r1, r5
 800b368:	4638      	mov	r0, r7
 800b36a:	f7fe ff21 	bl	800a1b0 <_free_r>
 800b36e:	e7f1      	b.n	800b354 <_realloc_r+0x40>

0800b370 <__ascii_wctomb>:
 800b370:	4603      	mov	r3, r0
 800b372:	4608      	mov	r0, r1
 800b374:	b141      	cbz	r1, 800b388 <__ascii_wctomb+0x18>
 800b376:	2aff      	cmp	r2, #255	@ 0xff
 800b378:	d904      	bls.n	800b384 <__ascii_wctomb+0x14>
 800b37a:	228a      	movs	r2, #138	@ 0x8a
 800b37c:	601a      	str	r2, [r3, #0]
 800b37e:	f04f 30ff 	mov.w	r0, #4294967295
 800b382:	4770      	bx	lr
 800b384:	700a      	strb	r2, [r1, #0]
 800b386:	2001      	movs	r0, #1
 800b388:	4770      	bx	lr
	...

0800b38c <fiprintf>:
 800b38c:	b40e      	push	{r1, r2, r3}
 800b38e:	b503      	push	{r0, r1, lr}
 800b390:	4601      	mov	r1, r0
 800b392:	ab03      	add	r3, sp, #12
 800b394:	4805      	ldr	r0, [pc, #20]	@ (800b3ac <fiprintf+0x20>)
 800b396:	f853 2b04 	ldr.w	r2, [r3], #4
 800b39a:	6800      	ldr	r0, [r0, #0]
 800b39c:	9301      	str	r3, [sp, #4]
 800b39e:	f7ff fd03 	bl	800ada8 <_vfiprintf_r>
 800b3a2:	b002      	add	sp, #8
 800b3a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b3a8:	b003      	add	sp, #12
 800b3aa:	4770      	bx	lr
 800b3ac:	2000001c 	.word	0x2000001c

0800b3b0 <abort>:
 800b3b0:	b508      	push	{r3, lr}
 800b3b2:	2006      	movs	r0, #6
 800b3b4:	f000 f834 	bl	800b420 <raise>
 800b3b8:	2001      	movs	r0, #1
 800b3ba:	f7f8 ffa6 	bl	800430a <_exit>

0800b3be <_malloc_usable_size_r>:
 800b3be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b3c2:	1f18      	subs	r0, r3, #4
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	bfbc      	itt	lt
 800b3c8:	580b      	ldrlt	r3, [r1, r0]
 800b3ca:	18c0      	addlt	r0, r0, r3
 800b3cc:	4770      	bx	lr

0800b3ce <_raise_r>:
 800b3ce:	291f      	cmp	r1, #31
 800b3d0:	b538      	push	{r3, r4, r5, lr}
 800b3d2:	4605      	mov	r5, r0
 800b3d4:	460c      	mov	r4, r1
 800b3d6:	d904      	bls.n	800b3e2 <_raise_r+0x14>
 800b3d8:	2316      	movs	r3, #22
 800b3da:	6003      	str	r3, [r0, #0]
 800b3dc:	f04f 30ff 	mov.w	r0, #4294967295
 800b3e0:	bd38      	pop	{r3, r4, r5, pc}
 800b3e2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b3e4:	b112      	cbz	r2, 800b3ec <_raise_r+0x1e>
 800b3e6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b3ea:	b94b      	cbnz	r3, 800b400 <_raise_r+0x32>
 800b3ec:	4628      	mov	r0, r5
 800b3ee:	f000 f831 	bl	800b454 <_getpid_r>
 800b3f2:	4622      	mov	r2, r4
 800b3f4:	4601      	mov	r1, r0
 800b3f6:	4628      	mov	r0, r5
 800b3f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b3fc:	f000 b818 	b.w	800b430 <_kill_r>
 800b400:	2b01      	cmp	r3, #1
 800b402:	d00a      	beq.n	800b41a <_raise_r+0x4c>
 800b404:	1c59      	adds	r1, r3, #1
 800b406:	d103      	bne.n	800b410 <_raise_r+0x42>
 800b408:	2316      	movs	r3, #22
 800b40a:	6003      	str	r3, [r0, #0]
 800b40c:	2001      	movs	r0, #1
 800b40e:	e7e7      	b.n	800b3e0 <_raise_r+0x12>
 800b410:	2100      	movs	r1, #0
 800b412:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b416:	4620      	mov	r0, r4
 800b418:	4798      	blx	r3
 800b41a:	2000      	movs	r0, #0
 800b41c:	e7e0      	b.n	800b3e0 <_raise_r+0x12>
	...

0800b420 <raise>:
 800b420:	4b02      	ldr	r3, [pc, #8]	@ (800b42c <raise+0xc>)
 800b422:	4601      	mov	r1, r0
 800b424:	6818      	ldr	r0, [r3, #0]
 800b426:	f7ff bfd2 	b.w	800b3ce <_raise_r>
 800b42a:	bf00      	nop
 800b42c:	2000001c 	.word	0x2000001c

0800b430 <_kill_r>:
 800b430:	b538      	push	{r3, r4, r5, lr}
 800b432:	4d07      	ldr	r5, [pc, #28]	@ (800b450 <_kill_r+0x20>)
 800b434:	2300      	movs	r3, #0
 800b436:	4604      	mov	r4, r0
 800b438:	4608      	mov	r0, r1
 800b43a:	4611      	mov	r1, r2
 800b43c:	602b      	str	r3, [r5, #0]
 800b43e:	f7f8 ff54 	bl	80042ea <_kill>
 800b442:	1c43      	adds	r3, r0, #1
 800b444:	d102      	bne.n	800b44c <_kill_r+0x1c>
 800b446:	682b      	ldr	r3, [r5, #0]
 800b448:	b103      	cbz	r3, 800b44c <_kill_r+0x1c>
 800b44a:	6023      	str	r3, [r4, #0]
 800b44c:	bd38      	pop	{r3, r4, r5, pc}
 800b44e:	bf00      	nop
 800b450:	20001d48 	.word	0x20001d48

0800b454 <_getpid_r>:
 800b454:	f7f8 bf41 	b.w	80042da <_getpid>

0800b458 <fmodf>:
 800b458:	b508      	push	{r3, lr}
 800b45a:	ed2d 8b02 	vpush	{d8}
 800b45e:	eef0 8a40 	vmov.f32	s17, s0
 800b462:	eeb0 8a60 	vmov.f32	s16, s1
 800b466:	f000 f83b 	bl	800b4e0 <__ieee754_fmodf>
 800b46a:	eef4 8a48 	vcmp.f32	s17, s16
 800b46e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b472:	d60c      	bvs.n	800b48e <fmodf+0x36>
 800b474:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800b494 <fmodf+0x3c>
 800b478:	eeb4 8a68 	vcmp.f32	s16, s17
 800b47c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b480:	d105      	bne.n	800b48e <fmodf+0x36>
 800b482:	f7fe f801 	bl	8009488 <__errno>
 800b486:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800b48a:	2321      	movs	r3, #33	@ 0x21
 800b48c:	6003      	str	r3, [r0, #0]
 800b48e:	ecbd 8b02 	vpop	{d8}
 800b492:	bd08      	pop	{r3, pc}
 800b494:	00000000 	.word	0x00000000

0800b498 <roundf>:
 800b498:	ee10 0a10 	vmov	r0, s0
 800b49c:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800b4a0:	3a7f      	subs	r2, #127	@ 0x7f
 800b4a2:	2a16      	cmp	r2, #22
 800b4a4:	dc15      	bgt.n	800b4d2 <roundf+0x3a>
 800b4a6:	2a00      	cmp	r2, #0
 800b4a8:	da08      	bge.n	800b4bc <roundf+0x24>
 800b4aa:	3201      	adds	r2, #1
 800b4ac:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800b4b0:	d101      	bne.n	800b4b6 <roundf+0x1e>
 800b4b2:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800b4b6:	ee00 3a10 	vmov	s0, r3
 800b4ba:	4770      	bx	lr
 800b4bc:	4907      	ldr	r1, [pc, #28]	@ (800b4dc <roundf+0x44>)
 800b4be:	4111      	asrs	r1, r2
 800b4c0:	4201      	tst	r1, r0
 800b4c2:	d0fa      	beq.n	800b4ba <roundf+0x22>
 800b4c4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800b4c8:	4113      	asrs	r3, r2
 800b4ca:	4403      	add	r3, r0
 800b4cc:	ea23 0301 	bic.w	r3, r3, r1
 800b4d0:	e7f1      	b.n	800b4b6 <roundf+0x1e>
 800b4d2:	2a80      	cmp	r2, #128	@ 0x80
 800b4d4:	d1f1      	bne.n	800b4ba <roundf+0x22>
 800b4d6:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b4da:	4770      	bx	lr
 800b4dc:	007fffff 	.word	0x007fffff

0800b4e0 <__ieee754_fmodf>:
 800b4e0:	b570      	push	{r4, r5, r6, lr}
 800b4e2:	ee10 6a90 	vmov	r6, s1
 800b4e6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800b4ea:	1e5a      	subs	r2, r3, #1
 800b4ec:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800b4f0:	d206      	bcs.n	800b500 <__ieee754_fmodf+0x20>
 800b4f2:	ee10 4a10 	vmov	r4, s0
 800b4f6:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 800b4fa:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800b4fe:	d304      	bcc.n	800b50a <__ieee754_fmodf+0x2a>
 800b500:	ee60 0a20 	vmul.f32	s1, s0, s1
 800b504:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800b508:	bd70      	pop	{r4, r5, r6, pc}
 800b50a:	4299      	cmp	r1, r3
 800b50c:	dbfc      	blt.n	800b508 <__ieee754_fmodf+0x28>
 800b50e:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 800b512:	d105      	bne.n	800b520 <__ieee754_fmodf+0x40>
 800b514:	4b32      	ldr	r3, [pc, #200]	@ (800b5e0 <__ieee754_fmodf+0x100>)
 800b516:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 800b51a:	ed93 0a00 	vldr	s0, [r3]
 800b51e:	e7f3      	b.n	800b508 <__ieee754_fmodf+0x28>
 800b520:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 800b524:	d146      	bne.n	800b5b4 <__ieee754_fmodf+0xd4>
 800b526:	020a      	lsls	r2, r1, #8
 800b528:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 800b52c:	2a00      	cmp	r2, #0
 800b52e:	dc3e      	bgt.n	800b5ae <__ieee754_fmodf+0xce>
 800b530:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800b534:	bf01      	itttt	eq
 800b536:	021a      	lsleq	r2, r3, #8
 800b538:	fab2 f282 	clzeq	r2, r2
 800b53c:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 800b540:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 800b544:	bf16      	itet	ne
 800b546:	15da      	asrne	r2, r3, #23
 800b548:	3282      	addeq	r2, #130	@ 0x82
 800b54a:	3a7f      	subne	r2, #127	@ 0x7f
 800b54c:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 800b550:	bfbb      	ittet	lt
 800b552:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800b556:	1a24      	sublt	r4, r4, r0
 800b558:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 800b55c:	40a1      	lsllt	r1, r4
 800b55e:	bfa8      	it	ge
 800b560:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 800b564:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800b568:	bfb5      	itete	lt
 800b56a:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800b56e:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 800b572:	1aa4      	sublt	r4, r4, r2
 800b574:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 800b578:	bfb8      	it	lt
 800b57a:	fa03 f404 	lsllt.w	r4, r3, r4
 800b57e:	1a80      	subs	r0, r0, r2
 800b580:	1b0b      	subs	r3, r1, r4
 800b582:	b9d0      	cbnz	r0, 800b5ba <__ieee754_fmodf+0xda>
 800b584:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 800b588:	bf28      	it	cs
 800b58a:	460b      	movcs	r3, r1
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d0c1      	beq.n	800b514 <__ieee754_fmodf+0x34>
 800b590:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b594:	db19      	blt.n	800b5ca <__ieee754_fmodf+0xea>
 800b596:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800b59a:	db19      	blt.n	800b5d0 <__ieee754_fmodf+0xf0>
 800b59c:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800b5a0:	327f      	adds	r2, #127	@ 0x7f
 800b5a2:	432b      	orrs	r3, r5
 800b5a4:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800b5a8:	ee00 3a10 	vmov	s0, r3
 800b5ac:	e7ac      	b.n	800b508 <__ieee754_fmodf+0x28>
 800b5ae:	3801      	subs	r0, #1
 800b5b0:	0052      	lsls	r2, r2, #1
 800b5b2:	e7bb      	b.n	800b52c <__ieee754_fmodf+0x4c>
 800b5b4:	15c8      	asrs	r0, r1, #23
 800b5b6:	387f      	subs	r0, #127	@ 0x7f
 800b5b8:	e7ba      	b.n	800b530 <__ieee754_fmodf+0x50>
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	da02      	bge.n	800b5c4 <__ieee754_fmodf+0xe4>
 800b5be:	0049      	lsls	r1, r1, #1
 800b5c0:	3801      	subs	r0, #1
 800b5c2:	e7dd      	b.n	800b580 <__ieee754_fmodf+0xa0>
 800b5c4:	d0a6      	beq.n	800b514 <__ieee754_fmodf+0x34>
 800b5c6:	0059      	lsls	r1, r3, #1
 800b5c8:	e7fa      	b.n	800b5c0 <__ieee754_fmodf+0xe0>
 800b5ca:	005b      	lsls	r3, r3, #1
 800b5cc:	3a01      	subs	r2, #1
 800b5ce:	e7df      	b.n	800b590 <__ieee754_fmodf+0xb0>
 800b5d0:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 800b5d4:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 800b5d8:	3282      	adds	r2, #130	@ 0x82
 800b5da:	4113      	asrs	r3, r2
 800b5dc:	432b      	orrs	r3, r5
 800b5de:	e7e3      	b.n	800b5a8 <__ieee754_fmodf+0xc8>
 800b5e0:	0800c2a4 	.word	0x0800c2a4

0800b5e4 <_init>:
 800b5e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5e6:	bf00      	nop
 800b5e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5ea:	bc08      	pop	{r3}
 800b5ec:	469e      	mov	lr, r3
 800b5ee:	4770      	bx	lr

0800b5f0 <_fini>:
 800b5f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5f2:	bf00      	nop
 800b5f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5f6:	bc08      	pop	{r3}
 800b5f8:	469e      	mov	lr, r3
 800b5fa:	4770      	bx	lr
