==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevmmpfbmmpfb.c_pixfmt_to_var_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:00 ; elapsed = 00:07:49 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21670 ; free virtual = 44519
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:00 ; elapsed = 00:07:49 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21670 ; free virtual = 44519
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:02 ; elapsed = 00:07:50 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21670 ; free virtual = 44519
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:02 ; elapsed = 00:07:50 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21671 ; free virtual = 44519
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:02 ; elapsed = 00:07:51 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21658 ; free virtual = 44506
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:02 ; elapsed = 00:07:51 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21658 ; free virtual = 44506
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.97 seconds; current allocated memory: 119.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 119.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 119.478 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:03 ; elapsed = 00:07:51 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21656 ; free virtual = 44505
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.Craftdepsglfwsrcwl_init.c_toGLFWKeyCode_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.Craftdepsglfwsrcwl_init.c_toGLFWKeyCode_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.Craftdepsglfwsrcwl_init.c_toGLFWKeyCode_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevmmpfbmmpfb.c_pixfmt_to_var_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27020 ; free virtual = 37469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27020 ; free virtual = 37469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27019 ; free virtual = 37468
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27019 ; free virtual = 37468
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27003 ; free virtual = 37452
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27002 ; free virtual = 37451
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.25 seconds; current allocated memory: 105.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 106.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 106.147 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26996 ; free virtual = 37445
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevmmpfbmmpfb.c_pixfmt_to_var_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:01:00 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26995 ; free virtual = 37444
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:01:00 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26995 ; free virtual = 37444
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'pixfmt_to_var' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevmmpfbmmpfb.c_pixfmt_to_var_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:02:33 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26998 ; free virtual = 37448
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:02:33 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26998 ; free virtual = 37448
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:02:34 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26993 ; free virtual = 37443
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:02:35 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26993 ; free virtual = 37443
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:02:35 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26987 ; free virtual = 37436
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:02:35 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26987 ; free virtual = 37436
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pixfmt_to_var' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pixfmt_to_var' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 117.66 seconds; current allocated memory: 104.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 104.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pixfmt_to_var' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pixfmt_to_var/var_bits_per_pixel' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pixfmt_to_var/var_transp_offset' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pixfmt_to_var/var_transp_length' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pixfmt_to_var/var_blue_offset' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pixfmt_to_var/var_blue_length' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pixfmt_to_var/var_green_offset' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pixfmt_to_var/var_green_length' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pixfmt_to_var/var_red_offset' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pixfmt_to_var/var_red_length' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pixfmt_to_var/pix_fmt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pixfmt_to_var' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pixfmt_to_var'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 104.814 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:45 ; elapsed = 00:02:36 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26983 ; free virtual = 37435
INFO: [VHDL 208-304] Generating VHDL RTL for pixfmt_to_var.
INFO: [VLOG 209-307] Generating Verilog RTL for pixfmt_to_var.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c'.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.linuxdriversvideofbdevnvidianv_hw.c_nv10CalcArbitration_with_main.c/solution1'.
