// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "06/04/2019 15:51:53"

// 
// Device: Altera EP2C70F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Anzeige (
	counter_run1,
	counter_test,
	counter_testh,
	counter_testl,
	output_high,
	output_low);
input 	[6:0] counter_run1;
output 	[6:0] counter_test;
output 	[3:0] counter_testh;
output 	[3:0] counter_testl;
output 	[7:0] output_high;
output 	[7:0] output_low;

// Design Ports Information
// counter_test[0]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter_test[1]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter_test[2]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter_test[3]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter_test[4]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter_test[5]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter_test[6]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter_testh[0]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter_testh[1]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter_testh[2]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter_testh[3]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter_testl[0]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter_testl[1]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter_testl[2]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter_testl[3]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_high[0]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_high[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_high[2]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_high[3]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_high[4]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_high[5]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_high[6]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_high[7]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_low[0]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_low[1]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_low[2]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_low[3]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_low[4]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_low[5]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_low[6]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_low[7]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter_run1[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// counter_run1[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// counter_run1[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// counter_run1[3]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// counter_run1[4]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// counter_run1[5]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// counter_run1[6]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout ;
wire \Mod1|auto_generated|divider|divider|op_25~8_combout ;
wire \Mod1|auto_generated|divider|divider|op_25~12_combout ;
wire \Mod1|auto_generated|divider|divider|op_25~14_combout ;
wire \Mod1|auto_generated|divider|divider|op_25~16_combout ;
wire \Mod1|auto_generated|divider|divider|op_25~22_combout ;
wire \Mod0|auto_generated|divider|divider|op_21~6_combout ;
wire \Mod0|auto_generated|divider|divider|op_21~14_combout ;
wire \Mod0|auto_generated|divider|divider|op_23~0_combout ;
wire \Mod0|auto_generated|divider|divider|op_23~2_combout ;
wire \Mod0|auto_generated|divider|divider|op_23~4_combout ;
wire \Mod0|auto_generated|divider|divider|op_23~10_combout ;
wire \Mod0|auto_generated|divider|divider|op_24~6_combout ;
wire \Mod0|auto_generated|divider|divider|op_24~8_combout ;
wire \Mod0|auto_generated|divider|divider|op_24~14_combout ;
wire \Mod0|auto_generated|divider|divider|op_24~16_combout ;
wire \Mod0|auto_generated|divider|divider|op_24~18_combout ;
wire \Mod0|auto_generated|divider|divider|op_24~22_combout ;
wire \Mod0|auto_generated|divider|divider|op_25~8_combout ;
wire \Mod0|auto_generated|divider|divider|op_25~12_combout ;
wire \Mod0|auto_generated|divider|divider|op_25~22_combout ;
wire \Add3~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[171]~37_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[170]~39_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[169]~42_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[168]~44_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[178]~45_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[175]~48_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[174]~51_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[184]~52_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[183]~53_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[181]~55_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[180]~58_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[961]~59_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[960]~61_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[959]~62_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[958]~65_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[957]~67_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[997]~71_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[996]~72_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[994]~74_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[991]~77_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[990]~79_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1023]~81_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1033]~85_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1032]~86_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1031]~87_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1028]~90_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1027]~91_combout ;
wire \Equal10~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[1067]~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1062]~99_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1064]~101_combout ;
wire \Equal0~4_combout ;
wire \Equal0~7_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[995]~105_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1030]~109_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1029]~110_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[182]~64_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[172]~36_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[171]~38_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[170]~40_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[169]~41_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[168]~43_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout ;
wire \Mod1|auto_generated|divider|divider|op_25~3 ;
wire \Mod1|auto_generated|divider|divider|op_25~5 ;
wire \Mod1|auto_generated|divider|divider|op_25~7 ;
wire \Mod1|auto_generated|divider|divider|op_25~9 ;
wire \Mod1|auto_generated|divider|divider|op_25~11 ;
wire \Mod1|auto_generated|divider|divider|op_25~13 ;
wire \Mod1|auto_generated|divider|divider|op_25~15 ;
wire \Mod1|auto_generated|divider|divider|op_25~17 ;
wire \Mod1|auto_generated|divider|divider|op_25~19 ;
wire \Mod1|auto_generated|divider|divider|op_25~21 ;
wire \Mod1|auto_generated|divider|divider|op_25~23 ;
wire \Mod1|auto_generated|divider|divider|op_25~25 ;
wire \Mod1|auto_generated|divider|divider|op_25~26_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[177]~62_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[178]~61_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[177]~46_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[176]~47_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[175]~49_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[174]~50_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[184]~59_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[176]~63_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[183]~60_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[182]~54_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[181]~56_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[180]~57_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout ;
wire \Mod1|auto_generated|divider|divider|op_25~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout ;
wire \Mod1|auto_generated|divider|divider|op_25~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout ;
wire \Mod1|auto_generated|divider|divider|op_25~4_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout ;
wire \Mod1|auto_generated|divider|divider|op_25~6_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[1059]~3_combout ;
wire \Mod0|auto_generated|divider|divider|op_21~1 ;
wire \Mod0|auto_generated|divider|divider|op_21~3 ;
wire \Mod0|auto_generated|divider|divider|op_21~5 ;
wire \Mod0|auto_generated|divider|divider|op_21~7 ;
wire \Mod0|auto_generated|divider|divider|op_21~9 ;
wire \Mod0|auto_generated|divider|divider|op_21~11 ;
wire \Mod0|auto_generated|divider|divider|op_21~13 ;
wire \Mod0|auto_generated|divider|divider|op_21~15 ;
wire \Mod0|auto_generated|divider|divider|op_21~16_combout ;
wire \Mod0|auto_generated|divider|divider|op_21~12_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[964]~56_combout ;
wire \Mod0|auto_generated|divider|divider|op_21~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[963]~57_combout ;
wire \Mod0|auto_generated|divider|divider|op_21~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[962]~58_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[960]~60_combout ;
wire \Mod0|auto_generated|divider|divider|op_21~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[959]~63_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[958]~64_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[957]~66_combout ;
wire \Mod0|auto_generated|divider|divider|op_23~1 ;
wire \Mod0|auto_generated|divider|divider|op_23~3 ;
wire \Mod0|auto_generated|divider|divider|op_23~5 ;
wire \Mod0|auto_generated|divider|divider|op_23~7 ;
wire \Mod0|auto_generated|divider|divider|op_23~9 ;
wire \Mod0|auto_generated|divider|divider|op_23~11 ;
wire \Mod0|auto_generated|divider|divider|op_23~13 ;
wire \Mod0|auto_generated|divider|divider|op_23~15 ;
wire \Mod0|auto_generated|divider|divider|op_23~17 ;
wire \Mod0|auto_generated|divider|divider|op_23~18_combout ;
wire \Mod0|auto_generated|divider|divider|op_23~16_combout ;
wire \Mod0|auto_generated|divider|divider|op_23~19 ;
wire \Mod0|auto_generated|divider|divider|op_23~20_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[999]~69_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[998]~102_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[997]~103_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[996]~104_combout ;
wire \Mod0|auto_generated|divider|divider|op_23~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[995]~73_combout ;
wire \Mod0|auto_generated|divider|divider|op_21~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[994]~114_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[993]~75_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[992]~76_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[991]~78_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[990]~80_combout ;
wire \Mod0|auto_generated|divider|divider|op_24~1 ;
wire \Mod0|auto_generated|divider|divider|op_24~3 ;
wire \Mod0|auto_generated|divider|divider|op_24~5 ;
wire \Mod0|auto_generated|divider|divider|op_24~7 ;
wire \Mod0|auto_generated|divider|divider|op_24~9 ;
wire \Mod0|auto_generated|divider|divider|op_24~11 ;
wire \Mod0|auto_generated|divider|divider|op_24~13 ;
wire \Mod0|auto_generated|divider|divider|op_24~15 ;
wire \Mod0|auto_generated|divider|divider|op_24~17 ;
wire \Mod0|auto_generated|divider|divider|op_24~19 ;
wire \Mod0|auto_generated|divider|divider|op_24~21 ;
wire \Mod0|auto_generated|divider|divider|op_24~23 ;
wire \Mod0|auto_generated|divider|divider|op_24~24_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1023]~82_combout ;
wire \Mod0|auto_generated|divider|divider|op_25~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1034]~83_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[999]~68_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1033]~106_combout ;
wire \Mod0|auto_generated|divider|divider|op_23~14_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1032]~107_combout ;
wire \Mod0|auto_generated|divider|divider|op_23~12_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1031]~108_combout ;
wire \Mod0|auto_generated|divider|divider|op_24~12_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1030]~88_combout ;
wire \Mod0|auto_generated|divider|divider|op_24~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1029]~89_combout ;
wire \Mod0|auto_generated|divider|divider|op_23~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1028]~111_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[993]~115_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1027]~112_combout ;
wire \Mod0|auto_generated|divider|divider|op_21~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[992]~116_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1026]~113_combout ;
wire \Mod0|auto_generated|divider|divider|op_24~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1025]~93_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1024]~94_combout ;
wire \Mod0|auto_generated|divider|divider|op_25~1 ;
wire \Mod0|auto_generated|divider|divider|op_25~3 ;
wire \Mod0|auto_generated|divider|divider|op_25~5 ;
wire \Mod0|auto_generated|divider|divider|op_25~7 ;
wire \Mod0|auto_generated|divider|divider|op_25~9 ;
wire \Mod0|auto_generated|divider|divider|op_25~11 ;
wire \Mod0|auto_generated|divider|divider|op_25~13 ;
wire \Mod0|auto_generated|divider|divider|op_25~15 ;
wire \Mod0|auto_generated|divider|divider|op_25~17 ;
wire \Mod0|auto_generated|divider|divider|op_25~19 ;
wire \Mod0|auto_generated|divider|divider|op_25~21 ;
wire \Mod0|auto_generated|divider|divider|op_25~23 ;
wire \Mod0|auto_generated|divider|divider|op_25~25 ;
wire \Mod0|auto_generated|divider|divider|op_25~27 ;
wire \Mod0|auto_generated|divider|divider|op_25~28_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout ;
wire \Mod0|auto_generated|divider|divider|op_24~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1024]~95_combout ;
wire \Mod0|auto_generated|divider|divider|op_25~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout ;
wire \Mod0|auto_generated|divider|divider|op_25~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1025]~117_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1059]~98_combout ;
wire \Mod1|auto_generated|divider|divider|op_25~10_combout ;
wire \Mod1|auto_generated|divider|divider|op_25~18_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[1065]~4_combout ;
wire \Add3~0_combout ;
wire \Equal10~1_combout ;
wire \Mod1|auto_generated|divider|divider|op_25~24_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[1068]~7_combout ;
wire \Add3~6_combout ;
wire \Mod1|auto_generated|divider|divider|op_25~20_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[1066]~5_combout ;
wire \Add3~2_combout ;
wire \Equal10~2_combout ;
wire \Equal10~3_combout ;
wire \WideNor1~1_combout ;
wire \WideNor1~0_combout ;
wire \Equal18~0_combout ;
wire \Equal18~1_combout ;
wire \WideNor1~2_combout ;
wire \WideOr7~combout ;
wire \WideOr6~combout ;
wire \WideOr5~combout ;
wire \WideOr4~combout ;
wire \Equal12~0_combout ;
wire \output_high~0_combout ;
wire \output_high~1_combout ;
wire \Equal8~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[998]~70_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1066]~100_combout ;
wire \Equal0~2_combout ;
wire \Mod0|auto_generated|divider|divider|op_24~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1026]~92_combout ;
wire \Equal0~3_combout ;
wire \Mod0|auto_generated|divider|divider|op_25~10_combout ;
wire \Mod0|auto_generated|divider|divider|op_25~14_combout ;
wire \Mod0|auto_generated|divider|divider|op_25~6_combout ;
wire \Equal0~8_combout ;
wire \Mod0|auto_generated|divider|divider|op_25~20_combout ;
wire \Mod0|auto_generated|divider|divider|op_25~16_combout ;
wire \Mod0|auto_generated|divider|divider|op_25~18_combout ;
wire \Equal0~9_combout ;
wire \Equal0~10_combout ;
wire \Mod0|auto_generated|divider|divider|op_25~26_combout ;
wire \Mod0|auto_generated|divider|divider|op_25~24_combout ;
wire \Equal0~5_combout ;
wire \Mod0|auto_generated|divider|divider|op_24~20_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[1034]~84_combout ;
wire \Equal0~6_combout ;
wire \Equal0~11_combout ;
wire \Equal8~1_combout ;
wire \WideNor0~0_combout ;
wire \WideNor0~1_combout ;
wire \WideNor0~2_combout ;
wire \WideNor0~3_combout ;
wire \WideNor0~4_combout ;
wire \Equal0~12_combout ;
wire \WideOr3~combout ;
wire \WideOr2~combout ;
wire \WideOr1~combout ;
wire \WideOr0~combout ;
wire \Equal2~0_combout ;
wire \output_low~0_combout ;
wire \output_low~1_combout ;
wire [6:0] \counter_run1~combout ;


// Location: LCCOMB_X58_Y40_N6
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout  = (\counter_run1~combout [6] & (\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3  $ (GND))) # (!\counter_run1~combout [6] & 
// (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3  & VCC))
// \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5  = CARRY((\counter_run1~combout [6] & !\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3 ))

	.dataa(\counter_run1~combout [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout  = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5  & (((\Div0|auto_generated|divider|divider|StageOut[171]~37_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[171]~38_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5  & (!\Div0|auto_generated|divider|divider|StageOut[171]~37_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[171]~38_combout )))
// \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[171]~37_combout  & (!\Div0|auto_generated|divider|divider|StageOut[171]~38_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[171]~37_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[171]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~6 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3  & (((\Div0|auto_generated|divider|divider|StageOut[176]~63_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[176]~47_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3  & ((((\Div0|auto_generated|divider|divider|StageOut[176]~63_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[176]~47_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3  & ((\Div0|auto_generated|divider|divider|StageOut[176]~63_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[176]~47_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[176]~63_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[176]~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout  = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5  & (((\Div0|auto_generated|divider|divider|StageOut[177]~62_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[177]~46_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5  & (!\Div0|auto_generated|divider|divider|StageOut[177]~62_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[177]~46_combout )))
// \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[177]~62_combout  & (!\Div0|auto_generated|divider|divider|StageOut[177]~46_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[177]~62_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[177]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~6 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N12
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_25~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~8_combout  = !\Mod1|auto_generated|divider|divider|op_25~7 
// \Mod1|auto_generated|divider|divider|op_25~9  = CARRY(!\Mod1|auto_generated|divider|divider|op_25~7 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_25~7 ),
	.combout(\Mod1|auto_generated|divider|divider|op_25~8_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_25~9 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~8 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|op_25~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N16
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_25~12 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~12_combout  = !\Mod1|auto_generated|divider|divider|op_25~11 
// \Mod1|auto_generated|divider|divider|op_25~13  = CARRY(!\Mod1|auto_generated|divider|divider|op_25~11 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_25~11 ),
	.combout(\Mod1|auto_generated|divider|divider|op_25~12_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_25~13 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~12 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|op_25~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N18
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_25~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~14_combout  = \Mod1|auto_generated|divider|divider|op_25~13  $ (GND)
// \Mod1|auto_generated|divider|divider|op_25~15  = CARRY(!\Mod1|auto_generated|divider|divider|op_25~13 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_25~13 ),
	.combout(\Mod1|auto_generated|divider|divider|op_25~14_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_25~15 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~14 .lut_mask = 16'hF00F;
defparam \Mod1|auto_generated|divider|divider|op_25~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N20
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_25~16 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~16_combout  = !\Mod1|auto_generated|divider|divider|op_25~15 
// \Mod1|auto_generated|divider|divider|op_25~17  = CARRY(!\Mod1|auto_generated|divider|divider|op_25~15 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_25~15 ),
	.combout(\Mod1|auto_generated|divider|divider|op_25~16_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_25~17 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~16 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|op_25~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N26
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_25~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~22_combout  = \Mod1|auto_generated|divider|divider|op_25~21  $ (GND)
// \Mod1|auto_generated|divider|divider|op_25~23  = CARRY(!\Mod1|auto_generated|divider|divider|op_25~21 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_25~21 ),
	.combout(\Mod1|auto_generated|divider|divider|op_25~22_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_25~23 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~22 .lut_mask = 16'hF00F;
defparam \Mod1|auto_generated|divider|divider|op_25~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_21~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_21~6_combout  = !\Mod0|auto_generated|divider|divider|op_21~5 
// \Mod0|auto_generated|divider|divider|op_21~7  = CARRY(!\Mod0|auto_generated|divider|divider|op_21~5 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_21~5 ),
	.combout(\Mod0|auto_generated|divider|divider|op_21~6_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_21~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_21~6 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|op_21~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_21~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_21~14_combout  = !\Mod0|auto_generated|divider|divider|op_21~13 
// \Mod0|auto_generated|divider|divider|op_21~15  = CARRY(!\Mod0|auto_generated|divider|divider|op_21~13 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_21~13 ),
	.combout(\Mod0|auto_generated|divider|divider|op_21~14_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_21~15 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_21~14 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|op_21~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_23~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_23~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[957]~67_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[957]~66_combout )))
// \Mod0|auto_generated|divider|divider|op_23~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[957]~67_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[957]~66_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[957]~67_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[957]~66_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|op_23~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_23~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_23~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|op_23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_23~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_23~2_combout  = (\Mod0|auto_generated|divider|divider|op_23~1  & (((\Mod0|auto_generated|divider|divider|StageOut[958]~65_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[958]~64_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_23~1  & (!\Mod0|auto_generated|divider|divider|StageOut[958]~65_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[958]~64_combout )))
// \Mod0|auto_generated|divider|divider|op_23~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[958]~65_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[958]~64_combout  & !\Mod0|auto_generated|divider|divider|op_23~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[958]~65_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[958]~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_23~1 ),
	.combout(\Mod0|auto_generated|divider|divider|op_23~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_23~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_23~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|op_23~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_23~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_23~4_combout  = (\Mod0|auto_generated|divider|divider|op_23~3  & (((\Mod0|auto_generated|divider|divider|StageOut[959]~62_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[959]~63_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_23~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[959]~62_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[959]~63_combout )))))
// \Mod0|auto_generated|divider|divider|op_23~5  = CARRY((!\Mod0|auto_generated|divider|divider|op_23~3  & ((\Mod0|auto_generated|divider|divider|StageOut[959]~62_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[959]~63_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[959]~62_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[959]~63_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_23~3 ),
	.combout(\Mod0|auto_generated|divider|divider|op_23~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_23~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_23~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|op_23~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_23~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_23~10_combout  = (\Mod0|auto_generated|divider|divider|StageOut[962]~58_combout  & (\Mod0|auto_generated|divider|divider|op_23~9  & VCC)) # (!\Mod0|auto_generated|divider|divider|StageOut[962]~58_combout  & 
// (!\Mod0|auto_generated|divider|divider|op_23~9 ))
// \Mod0|auto_generated|divider|divider|op_23~11  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[962]~58_combout  & !\Mod0|auto_generated|divider|divider|op_23~9 ))

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[962]~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_23~9 ),
	.combout(\Mod0|auto_generated|divider|divider|op_23~10_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_23~11 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_23~10 .lut_mask = 16'hC303;
defparam \Mod0|auto_generated|divider|divider|op_23~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_24~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_24~6_combout  = (\Mod0|auto_generated|divider|divider|op_24~5  & (((\Mod0|auto_generated|divider|divider|StageOut[993]~115_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[993]~75_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_24~5  & (!\Mod0|auto_generated|divider|divider|StageOut[993]~115_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[993]~75_combout )))
// \Mod0|auto_generated|divider|divider|op_24~7  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[993]~115_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[993]~75_combout  & !\Mod0|auto_generated|divider|divider|op_24~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[993]~115_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[993]~75_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_24~5 ),
	.combout(\Mod0|auto_generated|divider|divider|op_24~6_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_24~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_24~6 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|op_24~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_24~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_24~8_combout  = (\Mod0|auto_generated|divider|divider|op_24~7  & ((((\Mod0|auto_generated|divider|divider|StageOut[994]~74_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[994]~114_combout ))))) # 
// (!\Mod0|auto_generated|divider|divider|op_24~7  & ((\Mod0|auto_generated|divider|divider|StageOut[994]~74_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[994]~114_combout ) # (GND))))
// \Mod0|auto_generated|divider|divider|op_24~9  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[994]~74_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[994]~114_combout ) # (!\Mod0|auto_generated|divider|divider|op_24~7 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[994]~74_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[994]~114_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_24~7 ),
	.combout(\Mod0|auto_generated|divider|divider|op_24~8_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_24~9 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_24~8 .lut_mask = 16'h1EEF;
defparam \Mod0|auto_generated|divider|divider|op_24~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_24~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_24~14_combout  = (\Mod0|auto_generated|divider|divider|op_24~13  & (((\Mod0|auto_generated|divider|divider|StageOut[997]~71_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[997]~103_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_24~13  & (!\Mod0|auto_generated|divider|divider|StageOut[997]~71_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[997]~103_combout )))
// \Mod0|auto_generated|divider|divider|op_24~15  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[997]~71_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[997]~103_combout  & !\Mod0|auto_generated|divider|divider|op_24~13 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[997]~71_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[997]~103_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_24~13 ),
	.combout(\Mod0|auto_generated|divider|divider|op_24~14_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_24~15 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_24~14 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|op_24~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_24~16 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_24~16_combout  = (\Mod0|auto_generated|divider|divider|op_24~15  & ((((\Mod0|auto_generated|divider|divider|StageOut[998]~70_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[998]~102_combout ))))) # 
// (!\Mod0|auto_generated|divider|divider|op_24~15  & ((\Mod0|auto_generated|divider|divider|StageOut[998]~70_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[998]~102_combout ) # (GND))))
// \Mod0|auto_generated|divider|divider|op_24~17  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[998]~70_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[998]~102_combout ) # (!\Mod0|auto_generated|divider|divider|op_24~15 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[998]~70_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[998]~102_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_24~15 ),
	.combout(\Mod0|auto_generated|divider|divider|op_24~16_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_24~17 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_24~16 .lut_mask = 16'h1EEF;
defparam \Mod0|auto_generated|divider|divider|op_24~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_24~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_24~18_combout  = (\Mod0|auto_generated|divider|divider|op_24~17  & (((\Mod0|auto_generated|divider|divider|StageOut[999]~68_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[999]~69_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_24~17  & (!\Mod0|auto_generated|divider|divider|StageOut[999]~68_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[999]~69_combout )))
// \Mod0|auto_generated|divider|divider|op_24~19  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[999]~68_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[999]~69_combout  & !\Mod0|auto_generated|divider|divider|op_24~17 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[999]~68_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[999]~69_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_24~17 ),
	.combout(\Mod0|auto_generated|divider|divider|op_24~18_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_24~19 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_24~18 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|op_24~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_24~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_24~22_combout  = !\Mod0|auto_generated|divider|divider|op_24~21 
// \Mod0|auto_generated|divider|divider|op_24~23  = CARRY(!\Mod0|auto_generated|divider|divider|op_24~21 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_24~21 ),
	.combout(\Mod0|auto_generated|divider|divider|op_24~22_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_24~23 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_24~22 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|op_24~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_25~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~8_combout  = (\Mod0|auto_generated|divider|divider|op_25~7  & ((((\Mod0|auto_generated|divider|divider|StageOut[1027]~91_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[1027]~112_combout ))))) # 
// (!\Mod0|auto_generated|divider|divider|op_25~7  & ((\Mod0|auto_generated|divider|divider|StageOut[1027]~91_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[1027]~112_combout ) # (GND))))
// \Mod0|auto_generated|divider|divider|op_25~9  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[1027]~91_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[1027]~112_combout ) # (!\Mod0|auto_generated|divider|divider|op_25~7 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[1027]~91_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1027]~112_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_25~7 ),
	.combout(\Mod0|auto_generated|divider|divider|op_25~8_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_25~9 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~8 .lut_mask = 16'h1EEF;
defparam \Mod0|auto_generated|divider|divider|op_25~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_25~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~12_combout  = (\Mod0|auto_generated|divider|divider|op_25~11  & ((((\Mod0|auto_generated|divider|divider|StageOut[1029]~110_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[1029]~89_combout ))))) # 
// (!\Mod0|auto_generated|divider|divider|op_25~11  & ((\Mod0|auto_generated|divider|divider|StageOut[1029]~110_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[1029]~89_combout ) # (GND))))
// \Mod0|auto_generated|divider|divider|op_25~13  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[1029]~110_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[1029]~89_combout ) # (!\Mod0|auto_generated|divider|divider|op_25~11 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[1029]~110_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1029]~89_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_25~11 ),
	.combout(\Mod0|auto_generated|divider|divider|op_25~12_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_25~13 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~12 .lut_mask = 16'h1EEF;
defparam \Mod0|auto_generated|divider|divider|op_25~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_25~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~22_combout  = (\Mod0|auto_generated|divider|divider|op_25~21  & (((\Mod0|auto_generated|divider|divider|StageOut[1034]~84_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[1034]~83_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_25~21  & (!\Mod0|auto_generated|divider|divider|StageOut[1034]~84_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[1034]~83_combout )))
// \Mod0|auto_generated|divider|divider|op_25~23  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[1034]~84_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[1034]~83_combout  & !\Mod0|auto_generated|divider|divider|op_25~21 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[1034]~84_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1034]~83_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_25~21 ),
	.combout(\Mod0|auto_generated|divider|divider|op_25~22_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_25~23 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~22 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|op_25~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N12
cycloneii_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = \Mod1|auto_generated|divider|divider|StageOut[1067]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[1067]~6_combout ),
	.cin(gnd),
	.combout(\Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'hFF00;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[171]~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[171]~37_combout  = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout  & \counter_run1~combout [6])

	.dataa(\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\counter_run1~combout [6]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[171]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[171]~37 .lut_mask = 16'hAA00;
defparam \Div0|auto_generated|divider|divider|StageOut[171]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[170]~39 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[170]~39_combout  = (\counter_run1~combout [5] & \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\counter_run1~combout [5]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[170]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[170]~39 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[170]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[169]~42 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[169]~42_combout  = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout  & !\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout )

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[169]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[169]~42 .lut_mask = 16'h00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[169]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N10
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[168]~44 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[168]~44_combout  = (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout  & \counter_run1~combout [3])

	.dataa(\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\counter_run1~combout [3]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[168]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[168]~44 .lut_mask = 16'h5500;
defparam \Div0|auto_generated|divider|divider|StageOut[168]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[178]~45 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[178]~45_combout  = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout  & !\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[178]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[178]~45 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[178]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N16
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[175]~48 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[175]~48_combout  = (\counter_run1~combout [3] & \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout )

	.dataa(\counter_run1~combout [3]),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[175]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[175]~48 .lut_mask = 16'hA0A0;
defparam \Div0|auto_generated|divider|divider|StageOut[175]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N20
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[174]~51 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[174]~51_combout  = (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout  & \counter_run1~combout [2])

	.dataa(\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout ),
	.datab(vcc),
	.datac(\counter_run1~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[174]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[174]~51 .lut_mask = 16'h5050;
defparam \Div0|auto_generated|divider|divider|StageOut[174]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[184]~52 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[184]~52_combout  = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout  & !\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout )

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[184]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[184]~52 .lut_mask = 16'h00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[184]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[183]~53 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[183]~53_combout  = (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout  & \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout )

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[183]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[183]~53 .lut_mask = 16'h3300;
defparam \Div0|auto_generated|divider|divider|StageOut[183]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[181]~55 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[181]~55_combout  = (\counter_run1~combout [2] & \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout )

	.dataa(\counter_run1~combout [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[181]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[181]~55 .lut_mask = 16'hAA00;
defparam \Div0|auto_generated|divider|divider|StageOut[181]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[180]~58 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[180]~58_combout  = (\counter_run1~combout [1] & !\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\counter_run1~combout [1]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[180]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[180]~58 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[180]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[961]~59 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[961]~59_combout  = (!\Mod0|auto_generated|divider|divider|op_21~16_combout  & \Mod0|auto_generated|divider|divider|op_21~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_21~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[961]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[961]~59 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[961]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[960]~61 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[960]~61_combout  = (\Mod0|auto_generated|divider|divider|op_21~4_combout  & !\Mod0|auto_generated|divider|divider|op_21~16_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|op_21~4_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[960]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[960]~61 .lut_mask = 16'h0C0C;
defparam \Mod0|auto_generated|divider|divider|StageOut[960]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[959]~62 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[959]~62_combout  = (\counter_run1~combout [5] & \Mod0|auto_generated|divider|divider|op_21~16_combout )

	.dataa(vcc),
	.datab(\counter_run1~combout [5]),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[959]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[959]~62 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[959]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[958]~65 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[958]~65_combout  = (!\Mod0|auto_generated|divider|divider|op_21~16_combout  & \Mod0|auto_generated|divider|divider|op_21~0_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_21~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[958]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[958]~65 .lut_mask = 16'h3030;
defparam \Mod0|auto_generated|divider|divider|StageOut[958]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[957]~67 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[957]~67_combout  = (\counter_run1~combout [3] & !\Mod0|auto_generated|divider|divider|op_21~16_combout )

	.dataa(vcc),
	.datab(\counter_run1~combout [3]),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[957]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[957]~67 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[957]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[997]~71 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[997]~71_combout  = (!\Mod0|auto_generated|divider|divider|op_23~20_combout  & \Mod0|auto_generated|divider|divider|op_23~12_combout )

	.dataa(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_23~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[997]~71_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[997]~71 .lut_mask = 16'h5050;
defparam \Mod0|auto_generated|divider|divider|StageOut[997]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[996]~72 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[996]~72_combout  = (!\Mod0|auto_generated|divider|divider|op_23~20_combout  & \Mod0|auto_generated|divider|divider|op_23~10_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_23~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[996]~72_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[996]~72 .lut_mask = 16'h3030;
defparam \Mod0|auto_generated|divider|divider|StageOut[996]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[994]~74 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[994]~74_combout  = (!\Mod0|auto_generated|divider|divider|op_23~20_combout  & \Mod0|auto_generated|divider|divider|op_23~6_combout )

	.dataa(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_23~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[994]~74_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[994]~74 .lut_mask = 16'h5050;
defparam \Mod0|auto_generated|divider|divider|StageOut[994]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[991]~77 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[991]~77_combout  = (\Mod0|auto_generated|divider|divider|op_23~20_combout  & \counter_run1~combout [3])

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datac(vcc),
	.datad(\counter_run1~combout [3]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[991]~77_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[991]~77 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[991]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[990]~79 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[990]~79_combout  = (\Mod0|auto_generated|divider|divider|op_23~20_combout  & \counter_run1~combout [2])

	.dataa(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datab(vcc),
	.datac(\counter_run1~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[990]~79_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[990]~79 .lut_mask = 16'hA0A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[990]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1023]~81 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1023]~81_combout  = (\counter_run1~combout [1] & \Mod0|auto_generated|divider|divider|op_24~24_combout )

	.dataa(vcc),
	.datab(\counter_run1~combout [1]),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1023]~81_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1023]~81 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[1023]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1033]~85 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1033]~85_combout  = (!\Mod0|auto_generated|divider|divider|op_24~24_combout  & \Mod0|auto_generated|divider|divider|op_24~18_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|op_24~18_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1033]~85_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1033]~85 .lut_mask = 16'h3300;
defparam \Mod0|auto_generated|divider|divider|StageOut[1033]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1032]~86 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1032]~86_combout  = (\Mod0|auto_generated|divider|divider|op_24~16_combout  & !\Mod0|auto_generated|divider|divider|op_24~24_combout )

	.dataa(\Mod0|auto_generated|divider|divider|op_24~16_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1032]~86_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1032]~86 .lut_mask = 16'h0A0A;
defparam \Mod0|auto_generated|divider|divider|StageOut[1032]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1031]~87 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1031]~87_combout  = (!\Mod0|auto_generated|divider|divider|op_24~24_combout  & \Mod0|auto_generated|divider|divider|op_24~14_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_24~14_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1031]~87_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1031]~87 .lut_mask = 16'h3030;
defparam \Mod0|auto_generated|divider|divider|StageOut[1031]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1028]~90 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1028]~90_combout  = (\Mod0|auto_generated|divider|divider|op_24~8_combout  & !\Mod0|auto_generated|divider|divider|op_24~24_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_24~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1028]~90_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1028]~90 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[1028]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1027]~91 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1027]~91_combout  = (!\Mod0|auto_generated|divider|divider|op_24~24_combout  & \Mod0|auto_generated|divider|divider|op_24~6_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|op_24~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1027]~91_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1027]~91 .lut_mask = 16'h3300;
defparam \Mod0|auto_generated|divider|divider|StageOut[1027]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N2
cycloneii_lcell_comb \Equal10~0 (
// Equation(s):
// \Equal10~0_combout  = (\Mod1|auto_generated|divider|divider|op_25~26_combout ) # ((!\Mod1|auto_generated|divider|divider|op_25~16_combout  & (!\Mod1|auto_generated|divider|divider|op_25~14_combout  & !\Mod1|auto_generated|divider|divider|op_25~12_combout 
// )))

	.dataa(\Mod1|auto_generated|divider|divider|op_25~16_combout ),
	.datab(\Mod1|auto_generated|divider|divider|op_25~14_combout ),
	.datac(\Mod1|auto_generated|divider|divider|op_25~12_combout ),
	.datad(\Mod1|auto_generated|divider|divider|op_25~26_combout ),
	.cin(gnd),
	.combout(\Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~0 .lut_mask = 16'hFF01;
defparam \Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N28
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[1067]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[1067]~6_combout  = (!\Mod1|auto_generated|divider|divider|op_25~26_combout  & \Mod1|auto_generated|divider|divider|op_25~22_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|op_25~26_combout ),
	.datad(\Mod1|auto_generated|divider|divider|op_25~22_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[1067]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[1067]~6 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[1067]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1062]~99 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1062]~99_combout  = (\Mod0|auto_generated|divider|divider|op_24~24_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[994]~114_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[994]~74_combout )))) # (!\Mod0|auto_generated|divider|divider|op_24~24_combout  & (((\Mod0|auto_generated|divider|divider|op_24~8_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[994]~114_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[994]~74_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_24~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1062]~99_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1062]~99 .lut_mask = 16'hEEF0;
defparam \Mod0|auto_generated|divider|divider|StageOut[1062]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N10
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ((!\Mod0|auto_generated|divider|divider|StageOut[1027]~91_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[1027]~112_combout  & !\Mod0|auto_generated|divider|divider|StageOut[1062]~99_combout ))) # 
// (!\Mod0|auto_generated|divider|divider|op_25~28_combout )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[1027]~91_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1027]~112_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[1062]~99_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_25~28_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h01FF;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N4
cycloneii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (\Equal0~0_combout  & (((!\Mod0|auto_generated|divider|divider|StageOut[1033]~85_combout  & !\Mod0|auto_generated|divider|divider|StageOut[1033]~106_combout )) # (!\Mod0|auto_generated|divider|divider|op_25~28_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1033]~85_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[1033]~106_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_25~28_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h02AA;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1064]~101 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1064]~101_combout  = (\Mod0|auto_generated|divider|divider|op_24~24_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[996]~104_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[996]~72_combout )))) # (!\Mod0|auto_generated|divider|divider|op_24~24_combout  & (\Mod0|auto_generated|divider|divider|op_24~12_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_24~12_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[996]~104_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[996]~72_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1064]~101_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1064]~101 .lut_mask = 16'hEEE4;
defparam \Mod0|auto_generated|divider|divider|StageOut[1064]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N20
cycloneii_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ((!\Mod0|auto_generated|divider|divider|StageOut[1029]~110_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[1064]~101_combout  & !\Mod0|auto_generated|divider|divider|StageOut[1029]~89_combout ))) # 
// (!\Mod0|auto_generated|divider|divider|op_25~28_combout )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[1029]~110_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1064]~101_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[1029]~89_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_25~28_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h01FF;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N26
cycloneii_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (\Mod0|auto_generated|divider|divider|op_25~28_combout  & ((\Mod0|auto_generated|divider|divider|op_24~24_combout ) # ((!\Mod0|auto_generated|divider|divider|op_24~22_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_25~28_combout  & (((!\Mod0|auto_generated|divider|divider|op_25~8_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_24~22_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_25~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_25~28_combout ),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'hBB0F;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[995]~105 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[995]~105_combout  = (\Mod0|auto_generated|divider|divider|op_23~20_combout  & (!\Mod0|auto_generated|divider|divider|op_21~16_combout  & \Mod0|auto_generated|divider|divider|op_21~6_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_21~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[995]~105_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[995]~105 .lut_mask = 16'h0A00;
defparam \Mod0|auto_generated|divider|divider|StageOut[995]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1030]~109 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1030]~109_combout  = (\Mod0|auto_generated|divider|divider|op_24~24_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[996]~104_combout ) # ((\Mod0|auto_generated|divider|divider|op_23~10_combout  & 
// !\Mod0|auto_generated|divider|divider|op_23~20_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_23~10_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[996]~104_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1030]~109_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1030]~109 .lut_mask = 16'hA0A8;
defparam \Mod0|auto_generated|divider|divider|StageOut[1030]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1029]~110 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1029]~110_combout  = (\Mod0|auto_generated|divider|divider|op_24~24_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[995]~105_combout ) # ((!\Mod0|auto_generated|divider|divider|op_23~20_combout  & 
// \Mod0|auto_generated|divider|divider|op_23~8_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[995]~105_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_23~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1029]~110_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1029]~110 .lut_mask = 16'hA2A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[1029]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[182]~64 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[182]~64_combout  = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout  & ((\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout  & (\counter_run1~combout [3])) # 
// (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout  & ((\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout )))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout ),
	.datac(\counter_run1~combout [3]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[182]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[182]~64 .lut_mask = 16'hC480;
defparam \Div0|auto_generated|divider|divider|StageOut[182]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \counter_run1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\counter_run1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_run1[0]));
// synopsys translate_off
defparam \counter_run1[0]~I .input_async_reset = "none";
defparam \counter_run1[0]~I .input_power_up = "low";
defparam \counter_run1[0]~I .input_register_mode = "none";
defparam \counter_run1[0]~I .input_sync_reset = "none";
defparam \counter_run1[0]~I .oe_async_reset = "none";
defparam \counter_run1[0]~I .oe_power_up = "low";
defparam \counter_run1[0]~I .oe_register_mode = "none";
defparam \counter_run1[0]~I .oe_sync_reset = "none";
defparam \counter_run1[0]~I .operation_mode = "input";
defparam \counter_run1[0]~I .output_async_reset = "none";
defparam \counter_run1[0]~I .output_power_up = "low";
defparam \counter_run1[0]~I .output_register_mode = "none";
defparam \counter_run1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \counter_run1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\counter_run1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_run1[1]));
// synopsys translate_off
defparam \counter_run1[1]~I .input_async_reset = "none";
defparam \counter_run1[1]~I .input_power_up = "low";
defparam \counter_run1[1]~I .input_register_mode = "none";
defparam \counter_run1[1]~I .input_sync_reset = "none";
defparam \counter_run1[1]~I .oe_async_reset = "none";
defparam \counter_run1[1]~I .oe_power_up = "low";
defparam \counter_run1[1]~I .oe_register_mode = "none";
defparam \counter_run1[1]~I .oe_sync_reset = "none";
defparam \counter_run1[1]~I .operation_mode = "input";
defparam \counter_run1[1]~I .output_async_reset = "none";
defparam \counter_run1[1]~I .output_power_up = "low";
defparam \counter_run1[1]~I .output_register_mode = "none";
defparam \counter_run1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \counter_run1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\counter_run1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_run1[2]));
// synopsys translate_off
defparam \counter_run1[2]~I .input_async_reset = "none";
defparam \counter_run1[2]~I .input_power_up = "low";
defparam \counter_run1[2]~I .input_register_mode = "none";
defparam \counter_run1[2]~I .input_sync_reset = "none";
defparam \counter_run1[2]~I .oe_async_reset = "none";
defparam \counter_run1[2]~I .oe_power_up = "low";
defparam \counter_run1[2]~I .oe_register_mode = "none";
defparam \counter_run1[2]~I .oe_sync_reset = "none";
defparam \counter_run1[2]~I .operation_mode = "input";
defparam \counter_run1[2]~I .output_async_reset = "none";
defparam \counter_run1[2]~I .output_power_up = "low";
defparam \counter_run1[2]~I .output_register_mode = "none";
defparam \counter_run1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \counter_run1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\counter_run1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_run1[3]));
// synopsys translate_off
defparam \counter_run1[3]~I .input_async_reset = "none";
defparam \counter_run1[3]~I .input_power_up = "low";
defparam \counter_run1[3]~I .input_register_mode = "none";
defparam \counter_run1[3]~I .input_sync_reset = "none";
defparam \counter_run1[3]~I .oe_async_reset = "none";
defparam \counter_run1[3]~I .oe_power_up = "low";
defparam \counter_run1[3]~I .oe_register_mode = "none";
defparam \counter_run1[3]~I .oe_sync_reset = "none";
defparam \counter_run1[3]~I .operation_mode = "input";
defparam \counter_run1[3]~I .output_async_reset = "none";
defparam \counter_run1[3]~I .output_power_up = "low";
defparam \counter_run1[3]~I .output_register_mode = "none";
defparam \counter_run1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \counter_run1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\counter_run1~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_run1[4]));
// synopsys translate_off
defparam \counter_run1[4]~I .input_async_reset = "none";
defparam \counter_run1[4]~I .input_power_up = "low";
defparam \counter_run1[4]~I .input_register_mode = "none";
defparam \counter_run1[4]~I .input_sync_reset = "none";
defparam \counter_run1[4]~I .oe_async_reset = "none";
defparam \counter_run1[4]~I .oe_power_up = "low";
defparam \counter_run1[4]~I .oe_register_mode = "none";
defparam \counter_run1[4]~I .oe_sync_reset = "none";
defparam \counter_run1[4]~I .operation_mode = "input";
defparam \counter_run1[4]~I .output_async_reset = "none";
defparam \counter_run1[4]~I .output_power_up = "low";
defparam \counter_run1[4]~I .output_register_mode = "none";
defparam \counter_run1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \counter_run1[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\counter_run1~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_run1[5]));
// synopsys translate_off
defparam \counter_run1[5]~I .input_async_reset = "none";
defparam \counter_run1[5]~I .input_power_up = "low";
defparam \counter_run1[5]~I .input_register_mode = "none";
defparam \counter_run1[5]~I .input_sync_reset = "none";
defparam \counter_run1[5]~I .oe_async_reset = "none";
defparam \counter_run1[5]~I .oe_power_up = "low";
defparam \counter_run1[5]~I .oe_register_mode = "none";
defparam \counter_run1[5]~I .oe_sync_reset = "none";
defparam \counter_run1[5]~I .operation_mode = "input";
defparam \counter_run1[5]~I .output_async_reset = "none";
defparam \counter_run1[5]~I .output_power_up = "low";
defparam \counter_run1[5]~I .output_register_mode = "none";
defparam \counter_run1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \counter_run1[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\counter_run1~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_run1[6]));
// synopsys translate_off
defparam \counter_run1[6]~I .input_async_reset = "none";
defparam \counter_run1[6]~I .input_power_up = "low";
defparam \counter_run1[6]~I .input_register_mode = "none";
defparam \counter_run1[6]~I .input_sync_reset = "none";
defparam \counter_run1[6]~I .oe_async_reset = "none";
defparam \counter_run1[6]~I .oe_power_up = "low";
defparam \counter_run1[6]~I .oe_register_mode = "none";
defparam \counter_run1[6]~I .oe_sync_reset = "none";
defparam \counter_run1[6]~I .operation_mode = "input";
defparam \counter_run1[6]~I .output_async_reset = "none";
defparam \counter_run1[6]~I .output_power_up = "low";
defparam \counter_run1[6]~I .output_register_mode = "none";
defparam \counter_run1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout  = \counter_run1~combout [4] $ (VCC)
// \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1  = CARRY(\counter_run1~combout [4])

	.dataa(vcc),
	.datab(\counter_run1~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout  = (\counter_run1~combout [5] & (\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1  & VCC)) # (!\counter_run1~combout [5] & 
// (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ))
// \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3  = CARRY((!\counter_run1~combout [5] & !\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ))

	.dataa(vcc),
	.datab(\counter_run1~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2 .lut_mask = 16'hC303;
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout  = !\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5 
// \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7  = CARRY(!\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout  = CARRY(!\Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~9 .lut_mask = 16'h000F;
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout  = !\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10 .lut_mask = 16'h0F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[172]~36 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[172]~36_combout  = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout  & !\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[172]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[172]~36 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[172]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[171]~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[171]~38_combout  = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[171]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[171]~38 .lut_mask = 16'h00AA;
defparam \Div0|auto_generated|divider|divider|StageOut[171]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[170]~40 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[170]~40_combout  = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[170]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[170]~40 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[170]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[169]~41 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[169]~41_combout  = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout  & \counter_run1~combout [4])

	.dataa(\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\counter_run1~combout [4]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[169]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[169]~41 .lut_mask = 16'hAA00;
defparam \Div0|auto_generated|divider|divider|StageOut[169]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N8
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[168]~43 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[168]~43_combout  = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout  & \counter_run1~combout [3])

	.dataa(\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\counter_run1~combout [3]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[168]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[168]~43 .lut_mask = 16'hAA00;
defparam \Div0|auto_generated|divider|divider|StageOut[168]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[168]~44_combout ) # (\Div0|auto_generated|divider|divider|StageOut[168]~43_combout )))
// \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[168]~44_combout ) # (\Div0|auto_generated|divider|divider|StageOut[168]~43_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[168]~44_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[168]~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1  & (((\Div0|auto_generated|divider|divider|StageOut[169]~42_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[169]~41_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1  & (!\Div0|auto_generated|divider|divider|StageOut[169]~42_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[169]~41_combout )))
// \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[169]~42_combout  & (!\Div0|auto_generated|divider|divider|StageOut[169]~41_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[169]~42_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[169]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3  & (((\Div0|auto_generated|divider|divider|StageOut[170]~39_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[170]~40_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3  & ((((\Div0|auto_generated|divider|divider|StageOut[170]~39_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[170]~40_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3  & ((\Div0|auto_generated|divider|divider|StageOut[170]~39_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[170]~40_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[170]~39_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[170]~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout  = CARRY((\Div0|auto_generated|divider|divider|StageOut[172]~36_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7 ))

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|StageOut[172]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~9 .lut_mask = 16'h00CF;
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout  = !\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10 .lut_mask = 16'h0F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N6
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_25~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~2_combout  = \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout  $ (GND)
// \Mod1|auto_generated|divider|divider|op_25~3  = CARRY(!\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|op_25~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_25~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~2 .lut_mask = 16'hAA55;
defparam \Mod1|auto_generated|divider|divider|op_25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N8
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_25~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout  & (!\Mod1|auto_generated|divider|divider|op_25~3 )) # 
// (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout  & (\Mod1|auto_generated|divider|divider|op_25~3  & VCC))
// \Mod1|auto_generated|divider|divider|op_25~5  = CARRY((\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout  & !\Mod1|auto_generated|divider|divider|op_25~3 ))

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_25~3 ),
	.combout(\Mod1|auto_generated|divider|divider|op_25~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_25~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~4 .lut_mask = 16'h3C0C;
defparam \Mod1|auto_generated|divider|divider|op_25~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N10
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_25~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~6_combout  = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout  & (!\Mod1|auto_generated|divider|divider|op_25~5  & VCC)) # 
// (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout  & (\Mod1|auto_generated|divider|divider|op_25~5  $ (GND)))
// \Mod1|auto_generated|divider|divider|op_25~7  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout  & !\Mod1|auto_generated|divider|divider|op_25~5 ))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_25~5 ),
	.combout(\Mod1|auto_generated|divider|divider|op_25~6_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_25~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~6 .lut_mask = 16'h5A05;
defparam \Mod1|auto_generated|divider|divider|op_25~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N14
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_25~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~10_combout  = \Mod1|auto_generated|divider|divider|op_25~9  $ (GND)
// \Mod1|auto_generated|divider|divider|op_25~11  = CARRY(!\Mod1|auto_generated|divider|divider|op_25~9 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_25~9 ),
	.combout(\Mod1|auto_generated|divider|divider|op_25~10_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_25~11 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~10 .lut_mask = 16'hF00F;
defparam \Mod1|auto_generated|divider|divider|op_25~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N22
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_25~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~18_combout  = \Mod1|auto_generated|divider|divider|op_25~17  $ (GND)
// \Mod1|auto_generated|divider|divider|op_25~19  = CARRY(!\Mod1|auto_generated|divider|divider|op_25~17 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_25~17 ),
	.combout(\Mod1|auto_generated|divider|divider|op_25~18_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_25~19 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~18 .lut_mask = 16'hF00F;
defparam \Mod1|auto_generated|divider|divider|op_25~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N24
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_25~20 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~20_combout  = !\Mod1|auto_generated|divider|divider|op_25~19 
// \Mod1|auto_generated|divider|divider|op_25~21  = CARRY(!\Mod1|auto_generated|divider|divider|op_25~19 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_25~19 ),
	.combout(\Mod1|auto_generated|divider|divider|op_25~20_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_25~21 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~20 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|op_25~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N28
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_25~24 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~24_combout  = !\Mod1|auto_generated|divider|divider|op_25~23 
// \Mod1|auto_generated|divider|divider|op_25~25  = CARRY(!\Mod1|auto_generated|divider|divider|op_25~23 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_25~23 ),
	.combout(\Mod1|auto_generated|divider|divider|op_25~24_combout ),
	.cout(\Mod1|auto_generated|divider|divider|op_25~25 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~24 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|op_25~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N30
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_25~26 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~26_combout  = \Mod1|auto_generated|divider|divider|op_25~25 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|op_25~25 ),
	.combout(\Mod1|auto_generated|divider|divider|op_25~26_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~26 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|op_25~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[177]~62 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[177]~62_combout  = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout  & ((\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout  & (\counter_run1~combout [5])) # 
// (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout  & ((\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout )))))

	.dataa(\counter_run1~combout [5]),
	.datab(\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[177]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[177]~62 .lut_mask = 16'hA0C0;
defparam \Div0|auto_generated|divider|divider|StageOut[177]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[178]~61 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[178]~61_combout  = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout  & ((\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout  & ((\counter_run1~combout [6]))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout  & (\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout ),
	.datad(\counter_run1~combout [6]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[178]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[178]~61 .lut_mask = 16'hE020;
defparam \Div0|auto_generated|divider|divider|StageOut[178]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[177]~46 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[177]~46_combout  = (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout  & \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[177]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[177]~46 .lut_mask = 16'h5500;
defparam \Div0|auto_generated|divider|divider|StageOut[177]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[176]~47 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[176]~47_combout  = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[176]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[176]~47 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[176]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[175]~49 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[175]~49_combout  = (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout  & \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[175]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[175]~49 .lut_mask = 16'h5500;
defparam \Div0|auto_generated|divider|divider|StageOut[175]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N18
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[174]~50 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[174]~50_combout  = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout  & \counter_run1~combout [2])

	.dataa(\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout ),
	.datab(vcc),
	.datac(\counter_run1~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[174]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[174]~50 .lut_mask = 16'hA0A0;
defparam \Div0|auto_generated|divider|divider|StageOut[174]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[174]~51_combout ) # (\Div0|auto_generated|divider|divider|StageOut[174]~50_combout )))
// \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[174]~51_combout ) # (\Div0|auto_generated|divider|divider|StageOut[174]~50_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[174]~51_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[174]~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1  & (((\Div0|auto_generated|divider|divider|StageOut[175]~48_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[175]~49_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1  & (!\Div0|auto_generated|divider|divider|StageOut[175]~48_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[175]~49_combout )))
// \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[175]~48_combout  & (!\Div0|auto_generated|divider|divider|StageOut[175]~49_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[175]~48_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[175]~49_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout  = CARRY((\Div0|auto_generated|divider|divider|StageOut[178]~45_combout ) # ((\Div0|auto_generated|divider|divider|StageOut[178]~61_combout ) # 
// (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[178]~45_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[178]~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~9 .lut_mask = 16'h00EF;
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout  = !\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10 .lut_mask = 16'h0F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[184]~59 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[184]~59_combout  = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout  & ((\Div0|auto_generated|divider|divider|StageOut[177]~62_combout ) # 
// ((!\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout  & \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[177]~62_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[184]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[184]~59 .lut_mask = 16'hDC00;
defparam \Div0|auto_generated|divider|divider|StageOut[184]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[176]~63 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[176]~63_combout  = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout  & ((\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout  & ((\counter_run1~combout [4]))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout  & (\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout ),
	.datad(\counter_run1~combout [4]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[176]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[176]~63 .lut_mask = 16'hE040;
defparam \Div0|auto_generated|divider|divider|StageOut[176]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[183]~60 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[183]~60_combout  = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout  & ((\Div0|auto_generated|divider|divider|StageOut[176]~63_combout ) # 
// ((!\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout  & \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[176]~63_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[183]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[183]~60 .lut_mask = 16'hDC00;
defparam \Div0|auto_generated|divider|divider|StageOut[183]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[182]~54 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[182]~54_combout  = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[182]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[182]~54 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[182]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[181]~56 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[181]~56_combout  = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout  & !\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout )

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[181]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[181]~56 .lut_mask = 16'h00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[181]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[180]~57 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[180]~57_combout  = (\counter_run1~combout [1] & \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\counter_run1~combout [1]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[180]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[180]~57 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[180]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout  = CARRY((\Div0|auto_generated|divider|divider|StageOut[180]~58_combout ) # (\Div0|auto_generated|divider|divider|StageOut[180]~57_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[180]~58_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[180]~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[181]~55_combout  & (!\Div0|auto_generated|divider|divider|StageOut[181]~56_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[181]~55_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[181]~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout  & ((\Div0|auto_generated|divider|divider|StageOut[182]~64_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[182]~54_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[182]~64_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[182]~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5 .lut_mask = 16'h000E;
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[183]~53_combout  & (!\Div0|auto_generated|divider|divider|StageOut[183]~60_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[183]~53_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[183]~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout  = CARRY((\Div0|auto_generated|divider|divider|StageOut[184]~52_combout ) # ((\Div0|auto_generated|divider|divider|StageOut[184]~59_combout ) # 
// (!\Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[184]~52_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[184]~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~9 .lut_mask = 16'h00EF;
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout  = !\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10 .lut_mask = 16'h0F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N0
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|op_25~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~0_combout  = !\Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|op_25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~0 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|op_25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N2
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[1056]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout  = (\Mod1|auto_generated|divider|divider|op_25~26_combout  & (!\Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout )) # 
// (!\Mod1|auto_generated|divider|divider|op_25~26_combout  & ((\Mod1|auto_generated|divider|divider|op_25~0_combout )))

	.dataa(\Mod1|auto_generated|divider|divider|op_25~26_combout ),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|op_25~0_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[1056]~0 .lut_mask = 16'h5F0A;
defparam \Mod1|auto_generated|divider|divider|StageOut[1056]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N16
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[1057]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout  = (\Mod1|auto_generated|divider|divider|op_25~26_combout  & (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout )) # 
// (!\Mod1|auto_generated|divider|divider|op_25~26_combout  & ((\Mod1|auto_generated|divider|divider|op_25~2_combout )))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout ),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|op_25~2_combout ),
	.datad(\Mod1|auto_generated|divider|divider|op_25~26_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[1057]~1 .lut_mask = 16'h55F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[1057]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N10
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[1058]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout  = (\Mod1|auto_generated|divider|divider|op_25~26_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout ))) # 
// (!\Mod1|auto_generated|divider|divider|op_25~26_combout  & (\Mod1|auto_generated|divider|divider|op_25~4_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|op_25~4_combout ),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|op_25~26_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[1058]~2 .lut_mask = 16'h0FAA;
defparam \Mod1|auto_generated|divider|divider|StageOut[1058]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N0
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[1059]~3 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[1059]~3_combout  = (\Mod1|auto_generated|divider|divider|op_25~26_combout  & (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout )) # 
// (!\Mod1|auto_generated|divider|divider|op_25~26_combout  & ((\Mod1|auto_generated|divider|divider|op_25~6_combout )))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout ),
	.datab(\Mod1|auto_generated|divider|divider|op_25~26_combout ),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|op_25~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[1059]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[1059]~3 .lut_mask = 16'h7744;
defparam \Mod1|auto_generated|divider|divider|StageOut[1059]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_21~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_21~0_combout  = \counter_run1~combout [4] $ (VCC)
// \Mod0|auto_generated|divider|divider|op_21~1  = CARRY(\counter_run1~combout [4])

	.dataa(vcc),
	.datab(\counter_run1~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|op_21~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_21~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_21~0 .lut_mask = 16'h33CC;
defparam \Mod0|auto_generated|divider|divider|op_21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_21~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_21~2_combout  = (\counter_run1~combout [5] & (\Mod0|auto_generated|divider|divider|op_21~1  & VCC)) # (!\counter_run1~combout [5] & (!\Mod0|auto_generated|divider|divider|op_21~1 ))
// \Mod0|auto_generated|divider|divider|op_21~3  = CARRY((!\counter_run1~combout [5] & !\Mod0|auto_generated|divider|divider|op_21~1 ))

	.dataa(\counter_run1~combout [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_21~1 ),
	.combout(\Mod0|auto_generated|divider|divider|op_21~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_21~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_21~2 .lut_mask = 16'hA505;
defparam \Mod0|auto_generated|divider|divider|op_21~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_21~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_21~4_combout  = (\counter_run1~combout [6] & (\Mod0|auto_generated|divider|divider|op_21~3  $ (GND))) # (!\counter_run1~combout [6] & (!\Mod0|auto_generated|divider|divider|op_21~3  & VCC))
// \Mod0|auto_generated|divider|divider|op_21~5  = CARRY((\counter_run1~combout [6] & !\Mod0|auto_generated|divider|divider|op_21~3 ))

	.dataa(vcc),
	.datab(\counter_run1~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_21~3 ),
	.combout(\Mod0|auto_generated|divider|divider|op_21~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_21~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_21~4 .lut_mask = 16'hC30C;
defparam \Mod0|auto_generated|divider|divider|op_21~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_21~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_21~8_combout  = \Mod0|auto_generated|divider|divider|op_21~7  $ (GND)
// \Mod0|auto_generated|divider|divider|op_21~9  = CARRY(!\Mod0|auto_generated|divider|divider|op_21~7 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_21~7 ),
	.combout(\Mod0|auto_generated|divider|divider|op_21~8_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_21~9 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_21~8 .lut_mask = 16'hF00F;
defparam \Mod0|auto_generated|divider|divider|op_21~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_21~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_21~10_combout  = !\Mod0|auto_generated|divider|divider|op_21~9 
// \Mod0|auto_generated|divider|divider|op_21~11  = CARRY(!\Mod0|auto_generated|divider|divider|op_21~9 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_21~9 ),
	.combout(\Mod0|auto_generated|divider|divider|op_21~10_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_21~11 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_21~10 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|op_21~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_21~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_21~12_combout  = \Mod0|auto_generated|divider|divider|op_21~11  $ (GND)
// \Mod0|auto_generated|divider|divider|op_21~13  = CARRY(!\Mod0|auto_generated|divider|divider|op_21~11 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_21~11 ),
	.combout(\Mod0|auto_generated|divider|divider|op_21~12_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_21~13 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_21~12 .lut_mask = 16'hF00F;
defparam \Mod0|auto_generated|divider|divider|op_21~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_21~16 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_21~16_combout  = \Mod0|auto_generated|divider|divider|op_21~15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_21~15 ),
	.combout(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_21~16 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|op_21~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[964]~56 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[964]~56_combout  = (\Mod0|auto_generated|divider|divider|op_21~12_combout  & !\Mod0|auto_generated|divider|divider|op_21~16_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_21~12_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[964]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[964]~56 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[964]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[963]~57 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[963]~57_combout  = (!\Mod0|auto_generated|divider|divider|op_21~16_combout  & \Mod0|auto_generated|divider|divider|op_21~10_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|op_21~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[963]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[963]~57 .lut_mask = 16'h3300;
defparam \Mod0|auto_generated|divider|divider|StageOut[963]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[962]~58 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[962]~58_combout  = (\Mod0|auto_generated|divider|divider|op_21~8_combout  & !\Mod0|auto_generated|divider|divider|op_21~16_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_21~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[962]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[962]~58 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[962]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[960]~60 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[960]~60_combout  = (\Mod0|auto_generated|divider|divider|op_21~16_combout  & \counter_run1~combout [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.datad(\counter_run1~combout [6]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[960]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[960]~60 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[960]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[959]~63 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[959]~63_combout  = (!\Mod0|auto_generated|divider|divider|op_21~16_combout  & \Mod0|auto_generated|divider|divider|op_21~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_21~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[959]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[959]~63 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[959]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[958]~64 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[958]~64_combout  = (\counter_run1~combout [4] & \Mod0|auto_generated|divider|divider|op_21~16_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\counter_run1~combout [4]),
	.datad(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[958]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[958]~64 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[958]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[957]~66 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[957]~66_combout  = (\counter_run1~combout [3] & \Mod0|auto_generated|divider|divider|op_21~16_combout )

	.dataa(vcc),
	.datab(\counter_run1~combout [3]),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[957]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[957]~66 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[957]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_23~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_23~6_combout  = (\Mod0|auto_generated|divider|divider|op_23~5  & (((\Mod0|auto_generated|divider|divider|StageOut[960]~61_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[960]~60_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_23~5  & (!\Mod0|auto_generated|divider|divider|StageOut[960]~61_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[960]~60_combout )))
// \Mod0|auto_generated|divider|divider|op_23~7  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[960]~61_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[960]~60_combout  & !\Mod0|auto_generated|divider|divider|op_23~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[960]~61_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[960]~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_23~5 ),
	.combout(\Mod0|auto_generated|divider|divider|op_23~6_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_23~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_23~6 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|op_23~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_23~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_23~8_combout  = (\Mod0|auto_generated|divider|divider|StageOut[961]~59_combout  & ((GND) # (!\Mod0|auto_generated|divider|divider|op_23~7 ))) # (!\Mod0|auto_generated|divider|divider|StageOut[961]~59_combout  & 
// (\Mod0|auto_generated|divider|divider|op_23~7  $ (GND)))
// \Mod0|auto_generated|divider|divider|op_23~9  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[961]~59_combout ) # (!\Mod0|auto_generated|divider|divider|op_23~7 ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[961]~59_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_23~7 ),
	.combout(\Mod0|auto_generated|divider|divider|op_23~8_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_23~9 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_23~8 .lut_mask = 16'h5AAF;
defparam \Mod0|auto_generated|divider|divider|op_23~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_23~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_23~12_combout  = (\Mod0|auto_generated|divider|divider|StageOut[963]~57_combout  & ((GND) # (!\Mod0|auto_generated|divider|divider|op_23~11 ))) # (!\Mod0|auto_generated|divider|divider|StageOut[963]~57_combout  & 
// (\Mod0|auto_generated|divider|divider|op_23~11  $ (GND)))
// \Mod0|auto_generated|divider|divider|op_23~13  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[963]~57_combout ) # (!\Mod0|auto_generated|divider|divider|op_23~11 ))

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[963]~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_23~11 ),
	.combout(\Mod0|auto_generated|divider|divider|op_23~12_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_23~13 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_23~12 .lut_mask = 16'h3CCF;
defparam \Mod0|auto_generated|divider|divider|op_23~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_23~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_23~14_combout  = (\Mod0|auto_generated|divider|divider|StageOut[964]~56_combout  & (\Mod0|auto_generated|divider|divider|op_23~13  & VCC)) # (!\Mod0|auto_generated|divider|divider|StageOut[964]~56_combout  & 
// (!\Mod0|auto_generated|divider|divider|op_23~13 ))
// \Mod0|auto_generated|divider|divider|op_23~15  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[964]~56_combout  & !\Mod0|auto_generated|divider|divider|op_23~13 ))

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[964]~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_23~13 ),
	.combout(\Mod0|auto_generated|divider|divider|op_23~14_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_23~15 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_23~14 .lut_mask = 16'hC303;
defparam \Mod0|auto_generated|divider|divider|op_23~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_23~16 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_23~16_combout  = (\Mod0|auto_generated|divider|divider|op_23~15  & ((((\Mod0|auto_generated|divider|divider|op_21~14_combout  & !\Mod0|auto_generated|divider|divider|op_21~16_combout ))))) # 
// (!\Mod0|auto_generated|divider|divider|op_23~15  & (((\Mod0|auto_generated|divider|divider|op_21~14_combout  & !\Mod0|auto_generated|divider|divider|op_21~16_combout )) # (GND)))
// \Mod0|auto_generated|divider|divider|op_23~17  = CARRY(((\Mod0|auto_generated|divider|divider|op_21~14_combout  & !\Mod0|auto_generated|divider|divider|op_21~16_combout )) # (!\Mod0|auto_generated|divider|divider|op_23~15 ))

	.dataa(\Mod0|auto_generated|divider|divider|op_21~14_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_23~15 ),
	.combout(\Mod0|auto_generated|divider|divider|op_23~16_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_23~17 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_23~16 .lut_mask = 16'hD22F;
defparam \Mod0|auto_generated|divider|divider|op_23~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_23~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_23~18_combout  = !\Mod0|auto_generated|divider|divider|op_23~17 
// \Mod0|auto_generated|divider|divider|op_23~19  = CARRY(!\Mod0|auto_generated|divider|divider|op_23~17 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_23~17 ),
	.combout(\Mod0|auto_generated|divider|divider|op_23~18_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_23~19 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_23~18 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|op_23~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_23~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_23~20_combout  = \Mod0|auto_generated|divider|divider|op_23~19 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_23~19 ),
	.combout(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_23~20 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|op_23~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[999]~69 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[999]~69_combout  = (\Mod0|auto_generated|divider|divider|op_23~16_combout  & !\Mod0|auto_generated|divider|divider|op_23~20_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|op_23~16_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[999]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[999]~69 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[999]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[998]~102 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[998]~102_combout  = (!\Mod0|auto_generated|divider|divider|op_21~16_combout  & (\Mod0|auto_generated|divider|divider|op_21~12_combout  & \Mod0|auto_generated|divider|divider|op_23~20_combout ))

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_21~12_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[998]~102_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[998]~102 .lut_mask = 16'h3000;
defparam \Mod0|auto_generated|divider|divider|StageOut[998]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[997]~103 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[997]~103_combout  = (!\Mod0|auto_generated|divider|divider|op_21~16_combout  & (\Mod0|auto_generated|divider|divider|op_23~20_combout  & \Mod0|auto_generated|divider|divider|op_21~10_combout ))

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_21~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[997]~103_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[997]~103 .lut_mask = 16'h3000;
defparam \Mod0|auto_generated|divider|divider|StageOut[997]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[996]~104 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[996]~104_combout  = (!\Mod0|auto_generated|divider|divider|op_21~16_combout  & (\Mod0|auto_generated|divider|divider|op_21~8_combout  & \Mod0|auto_generated|divider|divider|op_23~20_combout ))

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_21~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[996]~104_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[996]~104 .lut_mask = 16'h3000;
defparam \Mod0|auto_generated|divider|divider|StageOut[996]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[995]~73 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[995]~73_combout  = (!\Mod0|auto_generated|divider|divider|op_23~20_combout  & \Mod0|auto_generated|divider|divider|op_23~8_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|op_23~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[995]~73_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[995]~73 .lut_mask = 16'h3300;
defparam \Mod0|auto_generated|divider|divider|StageOut[995]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[994]~114 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[994]~114_combout  = (\Mod0|auto_generated|divider|divider|op_23~20_combout  & ((\Mod0|auto_generated|divider|divider|op_21~16_combout  & ((\counter_run1~combout [6]))) # 
// (!\Mod0|auto_generated|divider|divider|op_21~16_combout  & (\Mod0|auto_generated|divider|divider|op_21~4_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_21~4_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.datad(\counter_run1~combout [6]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[994]~114_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[994]~114 .lut_mask = 16'hA808;
defparam \Mod0|auto_generated|divider|divider|StageOut[994]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[993]~75 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[993]~75_combout  = (\Mod0|auto_generated|divider|divider|op_23~4_combout  & !\Mod0|auto_generated|divider|divider|op_23~20_combout )

	.dataa(\Mod0|auto_generated|divider|divider|op_23~4_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[993]~75_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[993]~75 .lut_mask = 16'h0A0A;
defparam \Mod0|auto_generated|divider|divider|StageOut[993]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[992]~76 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[992]~76_combout  = (\Mod0|auto_generated|divider|divider|op_23~2_combout  & !\Mod0|auto_generated|divider|divider|op_23~20_combout )

	.dataa(\Mod0|auto_generated|divider|divider|op_23~2_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[992]~76_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[992]~76 .lut_mask = 16'h0A0A;
defparam \Mod0|auto_generated|divider|divider|StageOut[992]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[991]~78 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[991]~78_combout  = (\Mod0|auto_generated|divider|divider|op_23~0_combout  & !\Mod0|auto_generated|divider|divider|op_23~20_combout )

	.dataa(\Mod0|auto_generated|divider|divider|op_23~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[991]~78_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[991]~78 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[991]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[990]~80 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[990]~80_combout  = (!\Mod0|auto_generated|divider|divider|op_23~20_combout  & \counter_run1~combout [2])

	.dataa(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datab(vcc),
	.datac(\counter_run1~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[990]~80_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[990]~80 .lut_mask = 16'h5050;
defparam \Mod0|auto_generated|divider|divider|StageOut[990]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_24~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_24~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[990]~79_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[990]~80_combout )))
// \Mod0|auto_generated|divider|divider|op_24~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[990]~79_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[990]~80_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[990]~79_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[990]~80_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|op_24~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_24~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_24~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|op_24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_24~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_24~2_combout  = (\Mod0|auto_generated|divider|divider|op_24~1  & (((\Mod0|auto_generated|divider|divider|StageOut[991]~77_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[991]~78_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_24~1  & (!\Mod0|auto_generated|divider|divider|StageOut[991]~77_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[991]~78_combout )))
// \Mod0|auto_generated|divider|divider|op_24~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[991]~77_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[991]~78_combout  & !\Mod0|auto_generated|divider|divider|op_24~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[991]~77_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[991]~78_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_24~1 ),
	.combout(\Mod0|auto_generated|divider|divider|op_24~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_24~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_24~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|op_24~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_24~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_24~4_combout  = (\Mod0|auto_generated|divider|divider|op_24~3  & (((\Mod0|auto_generated|divider|divider|StageOut[992]~116_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[992]~76_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_24~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[992]~116_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[992]~76_combout )))))
// \Mod0|auto_generated|divider|divider|op_24~5  = CARRY((!\Mod0|auto_generated|divider|divider|op_24~3  & ((\Mod0|auto_generated|divider|divider|StageOut[992]~116_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[992]~76_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[992]~116_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[992]~76_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_24~3 ),
	.combout(\Mod0|auto_generated|divider|divider|op_24~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_24~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_24~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|op_24~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_24~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_24~10_combout  = (\Mod0|auto_generated|divider|divider|op_24~9  & (((\Mod0|auto_generated|divider|divider|StageOut[995]~105_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[995]~73_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_24~9  & (!\Mod0|auto_generated|divider|divider|StageOut[995]~105_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[995]~73_combout )))
// \Mod0|auto_generated|divider|divider|op_24~11  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[995]~105_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[995]~73_combout  & !\Mod0|auto_generated|divider|divider|op_24~9 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[995]~105_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[995]~73_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_24~9 ),
	.combout(\Mod0|auto_generated|divider|divider|op_24~10_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_24~11 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_24~10 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|op_24~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_24~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_24~12_combout  = (\Mod0|auto_generated|divider|divider|op_24~11  & ((((\Mod0|auto_generated|divider|divider|StageOut[996]~72_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[996]~104_combout ))))) # 
// (!\Mod0|auto_generated|divider|divider|op_24~11  & ((\Mod0|auto_generated|divider|divider|StageOut[996]~72_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[996]~104_combout ) # (GND))))
// \Mod0|auto_generated|divider|divider|op_24~13  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[996]~72_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[996]~104_combout ) # (!\Mod0|auto_generated|divider|divider|op_24~11 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[996]~72_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[996]~104_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_24~11 ),
	.combout(\Mod0|auto_generated|divider|divider|op_24~12_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_24~13 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_24~12 .lut_mask = 16'h1EEF;
defparam \Mod0|auto_generated|divider|divider|op_24~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_24~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_24~20_combout  = (\Mod0|auto_generated|divider|divider|op_24~19  & ((((!\Mod0|auto_generated|divider|divider|op_23~20_combout  & \Mod0|auto_generated|divider|divider|op_23~18_combout ))))) # 
// (!\Mod0|auto_generated|divider|divider|op_24~19  & (((!\Mod0|auto_generated|divider|divider|op_23~20_combout  & \Mod0|auto_generated|divider|divider|op_23~18_combout )) # (GND)))
// \Mod0|auto_generated|divider|divider|op_24~21  = CARRY(((!\Mod0|auto_generated|divider|divider|op_23~20_combout  & \Mod0|auto_generated|divider|divider|op_23~18_combout )) # (!\Mod0|auto_generated|divider|divider|op_24~19 ))

	.dataa(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_23~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_24~19 ),
	.combout(\Mod0|auto_generated|divider|divider|op_24~20_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_24~21 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_24~20 .lut_mask = 16'hB44F;
defparam \Mod0|auto_generated|divider|divider|op_24~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_24~24 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_24~24_combout  = \Mod0|auto_generated|divider|divider|op_24~23 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_24~23 ),
	.combout(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_24~24 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|op_24~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1023]~82 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1023]~82_combout  = (\counter_run1~combout [1] & !\Mod0|auto_generated|divider|divider|op_24~24_combout )

	.dataa(vcc),
	.datab(\counter_run1~combout [1]),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1023]~82_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1023]~82 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[1023]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_25~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[1023]~81_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[1023]~82_combout )))
// \Mod0|auto_generated|divider|divider|op_25~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[1023]~81_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[1023]~82_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[1023]~81_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1023]~82_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|op_25~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_25~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|op_25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1034]~83 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1034]~83_combout  = (\Mod0|auto_generated|divider|divider|op_24~24_combout  & (!\Mod0|auto_generated|divider|divider|op_23~20_combout  & \Mod0|auto_generated|divider|divider|op_23~18_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_23~18_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1034]~83_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1034]~83 .lut_mask = 16'h2020;
defparam \Mod0|auto_generated|divider|divider|StageOut[1034]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[999]~68 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[999]~68_combout  = (\Mod0|auto_generated|divider|divider|op_21~14_combout  & (\Mod0|auto_generated|divider|divider|op_23~20_combout  & !\Mod0|auto_generated|divider|divider|op_21~16_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|op_21~14_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[999]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[999]~68 .lut_mask = 16'h0088;
defparam \Mod0|auto_generated|divider|divider|StageOut[999]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1033]~106 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1033]~106_combout  = (\Mod0|auto_generated|divider|divider|op_24~24_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[999]~68_combout ) # ((!\Mod0|auto_generated|divider|divider|op_23~20_combout  & 
// \Mod0|auto_generated|divider|divider|op_23~16_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[999]~68_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_23~16_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1033]~106_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1033]~106 .lut_mask = 16'hD0C0;
defparam \Mod0|auto_generated|divider|divider|StageOut[1033]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1032]~107 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1032]~107_combout  = (\Mod0|auto_generated|divider|divider|op_24~24_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[998]~102_combout ) # ((!\Mod0|auto_generated|divider|divider|op_23~20_combout  & 
// \Mod0|auto_generated|divider|divider|op_23~14_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[998]~102_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_23~14_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1032]~107_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1032]~107 .lut_mask = 16'hA2A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[1032]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1031]~108 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1031]~108_combout  = (\Mod0|auto_generated|divider|divider|op_24~24_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[997]~103_combout ) # ((!\Mod0|auto_generated|divider|divider|op_23~20_combout  & 
// \Mod0|auto_generated|divider|divider|op_23~12_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_23~12_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[997]~103_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1031]~108_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1031]~108 .lut_mask = 16'hCC40;
defparam \Mod0|auto_generated|divider|divider|StageOut[1031]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1030]~88 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1030]~88_combout  = (!\Mod0|auto_generated|divider|divider|op_24~24_combout  & \Mod0|auto_generated|divider|divider|op_24~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_24~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1030]~88_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1030]~88 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[1030]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1029]~89 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1029]~89_combout  = (!\Mod0|auto_generated|divider|divider|op_24~24_combout  & \Mod0|auto_generated|divider|divider|op_24~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_24~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1029]~89_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1029]~89 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[1029]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1028]~111 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1028]~111_combout  = (\Mod0|auto_generated|divider|divider|op_24~24_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[994]~114_combout ) # ((!\Mod0|auto_generated|divider|divider|op_23~20_combout  & 
// \Mod0|auto_generated|divider|divider|op_23~6_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_23~6_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[994]~114_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1028]~111_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1028]~111 .lut_mask = 16'hCC40;
defparam \Mod0|auto_generated|divider|divider|StageOut[1028]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[993]~115 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[993]~115_combout  = (\Mod0|auto_generated|divider|divider|op_23~20_combout  & ((\Mod0|auto_generated|divider|divider|op_21~16_combout  & (\counter_run1~combout [5])) # 
// (!\Mod0|auto_generated|divider|divider|op_21~16_combout  & ((\Mod0|auto_generated|divider|divider|op_21~2_combout )))))

	.dataa(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.datac(\counter_run1~combout [5]),
	.datad(\Mod0|auto_generated|divider|divider|op_21~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[993]~115_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[993]~115 .lut_mask = 16'hA280;
defparam \Mod0|auto_generated|divider|divider|StageOut[993]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1027]~112 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1027]~112_combout  = (\Mod0|auto_generated|divider|divider|op_24~24_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[993]~115_combout ) # ((\Mod0|auto_generated|divider|divider|op_23~4_combout  & 
// !\Mod0|auto_generated|divider|divider|op_23~20_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|op_23~4_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[993]~115_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1027]~112_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1027]~112 .lut_mask = 16'hCC08;
defparam \Mod0|auto_generated|divider|divider|StageOut[1027]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[992]~116 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[992]~116_combout  = (\Mod0|auto_generated|divider|divider|op_23~20_combout  & ((\Mod0|auto_generated|divider|divider|op_21~16_combout  & ((\counter_run1~combout [4]))) # 
// (!\Mod0|auto_generated|divider|divider|op_21~16_combout  & (\Mod0|auto_generated|divider|divider|op_21~0_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_21~0_combout ),
	.datac(\counter_run1~combout [4]),
	.datad(\Mod0|auto_generated|divider|divider|op_21~16_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[992]~116_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[992]~116 .lut_mask = 16'hA088;
defparam \Mod0|auto_generated|divider|divider|StageOut[992]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1026]~113 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1026]~113_combout  = (\Mod0|auto_generated|divider|divider|op_24~24_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[992]~116_combout ) # ((\Mod0|auto_generated|divider|divider|op_23~2_combout  & 
// !\Mod0|auto_generated|divider|divider|op_23~20_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|op_23~2_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[992]~116_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1026]~113_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1026]~113 .lut_mask = 16'hCC08;
defparam \Mod0|auto_generated|divider|divider|StageOut[1026]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1025]~93 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1025]~93_combout  = (!\Mod0|auto_generated|divider|divider|op_24~24_combout  & \Mod0|auto_generated|divider|divider|op_24~2_combout )

	.dataa(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_24~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1025]~93_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1025]~93 .lut_mask = 16'h5050;
defparam \Mod0|auto_generated|divider|divider|StageOut[1025]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1024]~94 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1024]~94_combout  = (\counter_run1~combout [2] & \Mod0|auto_generated|divider|divider|op_24~24_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\counter_run1~combout [2]),
	.datad(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1024]~94_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1024]~94 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[1024]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_25~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~2_combout  = (\Mod0|auto_generated|divider|divider|op_25~1  & (((\Mod0|auto_generated|divider|divider|StageOut[1024]~95_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[1024]~94_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_25~1  & (!\Mod0|auto_generated|divider|divider|StageOut[1024]~95_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[1024]~94_combout )))
// \Mod0|auto_generated|divider|divider|op_25~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[1024]~95_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[1024]~94_combout  & !\Mod0|auto_generated|divider|divider|op_25~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[1024]~95_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1024]~94_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_25~1 ),
	.combout(\Mod0|auto_generated|divider|divider|op_25~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_25~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|op_25~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_25~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~4_combout  = (\Mod0|auto_generated|divider|divider|op_25~3  & (((\Mod0|auto_generated|divider|divider|StageOut[1025]~117_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[1025]~93_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_25~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[1025]~117_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[1025]~93_combout )))))
// \Mod0|auto_generated|divider|divider|op_25~5  = CARRY((!\Mod0|auto_generated|divider|divider|op_25~3  & ((\Mod0|auto_generated|divider|divider|StageOut[1025]~117_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[1025]~93_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[1025]~117_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1025]~93_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_25~3 ),
	.combout(\Mod0|auto_generated|divider|divider|op_25~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_25~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|op_25~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_25~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~6_combout  = (\Mod0|auto_generated|divider|divider|op_25~5  & (((\Mod0|auto_generated|divider|divider|StageOut[1026]~92_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[1026]~113_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_25~5  & (!\Mod0|auto_generated|divider|divider|StageOut[1026]~92_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[1026]~113_combout )))
// \Mod0|auto_generated|divider|divider|op_25~7  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[1026]~92_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[1026]~113_combout  & !\Mod0|auto_generated|divider|divider|op_25~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[1026]~92_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1026]~113_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_25~5 ),
	.combout(\Mod0|auto_generated|divider|divider|op_25~6_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_25~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~6 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|op_25~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_25~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~10_combout  = (\Mod0|auto_generated|divider|divider|op_25~9  & (((\Mod0|auto_generated|divider|divider|StageOut[1028]~90_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[1028]~111_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_25~9  & (!\Mod0|auto_generated|divider|divider|StageOut[1028]~90_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[1028]~111_combout )))
// \Mod0|auto_generated|divider|divider|op_25~11  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[1028]~90_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[1028]~111_combout  & !\Mod0|auto_generated|divider|divider|op_25~9 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[1028]~90_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1028]~111_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_25~9 ),
	.combout(\Mod0|auto_generated|divider|divider|op_25~10_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_25~11 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~10 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|op_25~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_25~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~14_combout  = (\Mod0|auto_generated|divider|divider|op_25~13  & (((\Mod0|auto_generated|divider|divider|StageOut[1030]~109_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[1030]~88_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_25~13  & (!\Mod0|auto_generated|divider|divider|StageOut[1030]~109_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[1030]~88_combout )))
// \Mod0|auto_generated|divider|divider|op_25~15  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[1030]~109_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[1030]~88_combout  & !\Mod0|auto_generated|divider|divider|op_25~13 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[1030]~109_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1030]~88_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_25~13 ),
	.combout(\Mod0|auto_generated|divider|divider|op_25~14_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_25~15 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~14 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|op_25~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_25~16 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~16_combout  = (\Mod0|auto_generated|divider|divider|op_25~15  & ((((\Mod0|auto_generated|divider|divider|StageOut[1031]~87_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[1031]~108_combout ))))) # 
// (!\Mod0|auto_generated|divider|divider|op_25~15  & ((\Mod0|auto_generated|divider|divider|StageOut[1031]~87_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[1031]~108_combout ) # (GND))))
// \Mod0|auto_generated|divider|divider|op_25~17  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[1031]~87_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[1031]~108_combout ) # (!\Mod0|auto_generated|divider|divider|op_25~15 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[1031]~87_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1031]~108_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_25~15 ),
	.combout(\Mod0|auto_generated|divider|divider|op_25~16_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_25~17 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~16 .lut_mask = 16'h1EEF;
defparam \Mod0|auto_generated|divider|divider|op_25~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_25~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~18_combout  = (\Mod0|auto_generated|divider|divider|op_25~17  & (((\Mod0|auto_generated|divider|divider|StageOut[1032]~86_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[1032]~107_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|op_25~17  & (!\Mod0|auto_generated|divider|divider|StageOut[1032]~86_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[1032]~107_combout )))
// \Mod0|auto_generated|divider|divider|op_25~19  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[1032]~86_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[1032]~107_combout  & !\Mod0|auto_generated|divider|divider|op_25~17 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[1032]~86_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1032]~107_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_25~17 ),
	.combout(\Mod0|auto_generated|divider|divider|op_25~18_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_25~19 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~18 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|op_25~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_25~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~20_combout  = (\Mod0|auto_generated|divider|divider|op_25~19  & ((((\Mod0|auto_generated|divider|divider|StageOut[1033]~85_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[1033]~106_combout ))))) # 
// (!\Mod0|auto_generated|divider|divider|op_25~19  & ((\Mod0|auto_generated|divider|divider|StageOut[1033]~85_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[1033]~106_combout ) # (GND))))
// \Mod0|auto_generated|divider|divider|op_25~21  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[1033]~85_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[1033]~106_combout ) # (!\Mod0|auto_generated|divider|divider|op_25~19 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[1033]~85_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1033]~106_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_25~19 ),
	.combout(\Mod0|auto_generated|divider|divider|op_25~20_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_25~21 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~20 .lut_mask = 16'h1EEF;
defparam \Mod0|auto_generated|divider|divider|op_25~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_25~24 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~24_combout  = (\Mod0|auto_generated|divider|divider|op_25~23  & ((((\Mod0|auto_generated|divider|divider|op_24~22_combout  & !\Mod0|auto_generated|divider|divider|op_24~24_combout ))))) # 
// (!\Mod0|auto_generated|divider|divider|op_25~23  & (((\Mod0|auto_generated|divider|divider|op_24~22_combout  & !\Mod0|auto_generated|divider|divider|op_24~24_combout )) # (GND)))
// \Mod0|auto_generated|divider|divider|op_25~25  = CARRY(((\Mod0|auto_generated|divider|divider|op_24~22_combout  & !\Mod0|auto_generated|divider|divider|op_24~24_combout )) # (!\Mod0|auto_generated|divider|divider|op_25~23 ))

	.dataa(\Mod0|auto_generated|divider|divider|op_24~22_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_25~23 ),
	.combout(\Mod0|auto_generated|divider|divider|op_25~24_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_25~25 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~24 .lut_mask = 16'hD22F;
defparam \Mod0|auto_generated|divider|divider|op_25~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_25~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~26_combout  = !\Mod0|auto_generated|divider|divider|op_25~25 
// \Mod0|auto_generated|divider|divider|op_25~27  = CARRY(!\Mod0|auto_generated|divider|divider|op_25~25 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_25~25 ),
	.combout(\Mod0|auto_generated|divider|divider|op_25~26_combout ),
	.cout(\Mod0|auto_generated|divider|divider|op_25~27 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~26 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|op_25~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|op_25~28 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~28_combout  = \Mod0|auto_generated|divider|divider|op_25~27 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|op_25~27 ),
	.combout(\Mod0|auto_generated|divider|divider|op_25~28_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~28 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|op_25~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1057]~96 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout  = (\Mod0|auto_generated|divider|divider|op_25~28_combout  & ((\counter_run1~combout [1]))) # (!\Mod0|auto_generated|divider|divider|op_25~28_combout  & 
// (\Mod0|auto_generated|divider|divider|op_25~0_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|op_25~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_25~28_combout ),
	.datac(\counter_run1~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1057]~96 .lut_mask = 16'hE2E2;
defparam \Mod0|auto_generated|divider|divider|StageOut[1057]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1024]~95 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1024]~95_combout  = (\Mod0|auto_generated|divider|divider|op_24~0_combout  & !\Mod0|auto_generated|divider|divider|op_24~24_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_24~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1024]~95_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1024]~95 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[1024]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1058]~97 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout  = (\Mod0|auto_generated|divider|divider|op_25~28_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[1024]~95_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[1024]~94_combout )))) # (!\Mod0|auto_generated|divider|divider|op_25~28_combout  & (((\Mod0|auto_generated|divider|divider|op_25~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[1024]~95_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1024]~94_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_25~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_25~28_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1058]~97 .lut_mask = 16'hEEF0;
defparam \Mod0|auto_generated|divider|divider|StageOut[1058]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1025]~117 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1025]~117_combout  = (\Mod0|auto_generated|divider|divider|op_24~24_combout  & ((\Mod0|auto_generated|divider|divider|op_23~20_combout  & ((\counter_run1~combout [3]))) # 
// (!\Mod0|auto_generated|divider|divider|op_23~20_combout  & (\Mod0|auto_generated|divider|divider|op_23~0_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|op_23~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datac(\counter_run1~combout [3]),
	.datad(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1025]~117_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1025]~117 .lut_mask = 16'hE200;
defparam \Mod0|auto_generated|divider|divider|StageOut[1025]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1059]~98 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1059]~98_combout  = (\Mod0|auto_generated|divider|divider|op_25~28_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[1025]~93_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[1025]~117_combout )))) # (!\Mod0|auto_generated|divider|divider|op_25~28_combout  & (\Mod0|auto_generated|divider|divider|op_25~4_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|op_25~4_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1025]~93_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[1025]~117_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_25~28_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1059]~98_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1059]~98 .lut_mask = 16'hFCAA;
defparam \Mod0|auto_generated|divider|divider|StageOut[1059]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N8
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[1065]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[1065]~4_combout  = (!\Mod1|auto_generated|divider|divider|op_25~26_combout  & \Mod1|auto_generated|divider|divider|op_25~18_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|op_25~26_combout ),
	.datad(\Mod1|auto_generated|divider|divider|op_25~18_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[1065]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[1065]~4 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[1065]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N24
cycloneii_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = \Mod1|auto_generated|divider|divider|StageOut[1065]~4_combout 

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[1065]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'hCCCC;
defparam \Add3~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N4
cycloneii_lcell_comb \Equal10~1 (
// Equation(s):
// \Equal10~1_combout  = (!\Add3~0_combout  & ((\Mod1|auto_generated|divider|divider|op_25~26_combout ) # ((!\Mod1|auto_generated|divider|divider|op_25~8_combout  & !\Mod1|auto_generated|divider|divider|op_25~10_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|op_25~8_combout ),
	.datab(\Mod1|auto_generated|divider|divider|op_25~26_combout ),
	.datac(\Mod1|auto_generated|divider|divider|op_25~10_combout ),
	.datad(\Add3~0_combout ),
	.cin(gnd),
	.combout(\Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~1 .lut_mask = 16'h00CD;
defparam \Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N6
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[1068]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[1068]~7_combout  = (!\Mod1|auto_generated|divider|divider|op_25~26_combout  & \Mod1|auto_generated|divider|divider|op_25~24_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|op_25~26_combout ),
	.datad(\Mod1|auto_generated|divider|divider|op_25~24_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[1068]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[1068]~7 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[1068]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N22
cycloneii_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = \Mod1|auto_generated|divider|divider|StageOut[1068]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[1068]~7_combout ),
	.cin(gnd),
	.combout(\Add3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'hFF00;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N26
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[1066]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[1066]~5_combout  = (!\Mod1|auto_generated|divider|divider|op_25~26_combout  & \Mod1|auto_generated|divider|divider|op_25~20_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|op_25~26_combout ),
	.datad(\Mod1|auto_generated|divider|divider|op_25~20_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[1066]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[1066]~5 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[1066]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N2
cycloneii_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = \Mod1|auto_generated|divider|divider|StageOut[1066]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[1066]~5_combout ),
	.cin(gnd),
	.combout(\Add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'hFF00;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N0
cycloneii_lcell_comb \Equal10~2 (
// Equation(s):
// \Equal10~2_combout  = (!\Add3~4_combout  & (!\Add3~6_combout  & !\Add3~2_combout ))

	.dataa(\Add3~4_combout ),
	.datab(\Add3~6_combout ),
	.datac(vcc),
	.datad(\Add3~2_combout ),
	.cin(gnd),
	.combout(\Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~2 .lut_mask = 16'h0011;
defparam \Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N24
cycloneii_lcell_comb \Equal10~3 (
// Equation(s):
// \Equal10~3_combout  = (\Equal10~0_combout  & (\Equal10~1_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[1059]~3_combout  & \Equal10~2_combout )))

	.dataa(\Equal10~0_combout ),
	.datab(\Equal10~1_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[1059]~3_combout ),
	.datad(\Equal10~2_combout ),
	.cin(gnd),
	.combout(\Equal10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~3 .lut_mask = 16'h0800;
defparam \Equal10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N12
cycloneii_lcell_comb \WideNor1~1 (
// Equation(s):
// \WideNor1~1_combout  = ((\Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout  & !\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout ))) # (!\Equal10~3_combout )

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout ),
	.datab(\Equal10~3_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout ),
	.cin(gnd),
	.combout(\WideNor1~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor1~1 .lut_mask = 16'hFF3B;
defparam \WideNor1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N26
cycloneii_lcell_comb \WideNor1~0 (
// Equation(s):
// \WideNor1~0_combout  = (\Equal10~3_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout  & !\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout ),
	.datab(\Equal10~3_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout ),
	.cin(gnd),
	.combout(\WideNor1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor1~0 .lut_mask = 16'hCC08;
defparam \WideNor1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N28
cycloneii_lcell_comb \Equal18~0 (
// Equation(s):
// \Equal18~0_combout  = (\Equal10~0_combout  & (\Equal10~1_combout  & (\Mod1|auto_generated|divider|divider|StageOut[1059]~3_combout  & \Equal10~2_combout )))

	.dataa(\Equal10~0_combout ),
	.datab(\Equal10~1_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[1059]~3_combout ),
	.datad(\Equal10~2_combout ),
	.cin(gnd),
	.combout(\Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal18~0 .lut_mask = 16'h8000;
defparam \Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N14
cycloneii_lcell_comb \Equal18~1 (
// Equation(s):
// \Equal18~1_combout  = (!\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout  & (\Equal18~0_combout  & !\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout ),
	.datab(\Equal18~0_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Equal18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal18~1 .lut_mask = 16'h0404;
defparam \Equal18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N6
cycloneii_lcell_comb \WideNor1~2 (
// Equation(s):
// \WideNor1~2_combout  = ((\WideNor1~0_combout ) # (\Equal18~1_combout )) # (!\WideNor1~1_combout )

	.dataa(\WideNor1~1_combout ),
	.datab(\WideNor1~0_combout ),
	.datac(\Equal18~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\WideNor1~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor1~2 .lut_mask = 16'hFDFD;
defparam \WideNor1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N0
cycloneii_lcell_comb WideOr7(
// Equation(s):
// \WideOr7~combout  = (\Equal10~3_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout  & (\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout  & \Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout )) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout ),
	.datab(\Equal10~3_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout ),
	.cin(gnd),
	.combout(\WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam WideOr7.lut_mask = 16'h8404;
defparam WideOr7.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N18
cycloneii_lcell_comb WideOr6(
// Equation(s):
// \WideOr6~combout  = (\Equal10~3_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout  & (\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout  & \Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout )) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout )))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout ),
	.datab(\Equal10~3_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout ),
	.cin(gnd),
	.combout(\WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam WideOr6.lut_mask = 16'hC440;
defparam WideOr6.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N4
cycloneii_lcell_comb WideOr5(
// Equation(s):
// \WideOr5~combout  = ((\Equal18~1_combout  & ((!\Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout ))) # (!\Equal18~1_combout  & (!\WideNor1~0_combout ))) # (!\WideNor1~1_combout )

	.dataa(\WideNor1~1_combout ),
	.datab(\WideNor1~0_combout ),
	.datac(\Equal18~1_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout ),
	.cin(gnd),
	.combout(\WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam WideOr5.lut_mask = 16'h57F7;
defparam WideOr5.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N22
cycloneii_lcell_comb WideOr4(
// Equation(s):
// \WideOr4~combout  = (\Equal10~3_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout  & (\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout  $ (!\Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout ))) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout  & \Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout ),
	.datab(\Equal10~3_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout ),
	.cin(gnd),
	.combout(\WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam WideOr4.lut_mask = 16'h8408;
defparam WideOr4.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N8
cycloneii_lcell_comb \Equal12~0 (
// Equation(s):
// \Equal12~0_combout  = (!\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout  & (\Equal10~3_combout  & (\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout  & !\Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout ),
	.datab(\Equal10~3_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout ),
	.cin(gnd),
	.combout(\Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal12~0 .lut_mask = 16'h0040;
defparam \Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N2
cycloneii_lcell_comb \output_high~0 (
// Equation(s):
// \output_high~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout  & (\Equal10~3_combout  & (\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout  $ (\Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout ),
	.datab(\Equal10~3_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout ),
	.cin(gnd),
	.combout(\output_high~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_high~0 .lut_mask = 16'h0880;
defparam \output_high~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N20
cycloneii_lcell_comb \output_high~1 (
// Equation(s):
// \output_high~1_combout  = (\Equal10~3_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout  & (\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout  $ (\Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout ),
	.datab(\Equal10~3_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout ),
	.cin(gnd),
	.combout(\output_high~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_high~1 .lut_mask = 16'h0408;
defparam \output_high~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N18
cycloneii_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = (!\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout  & \Mod0|auto_generated|divider|divider|StageOut[1059]~98_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[1059]~98_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~0 .lut_mask = 16'h1010;
defparam \Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[998]~70 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[998]~70_combout  = (!\Mod0|auto_generated|divider|divider|op_23~20_combout  & \Mod0|auto_generated|divider|divider|op_23~14_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|op_23~20_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|op_23~14_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[998]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[998]~70 .lut_mask = 16'h3300;
defparam \Mod0|auto_generated|divider|divider|StageOut[998]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1066]~100 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1066]~100_combout  = (\Mod0|auto_generated|divider|divider|op_24~24_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[998]~102_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[998]~70_combout )))) # (!\Mod0|auto_generated|divider|divider|op_24~24_combout  & (\Mod0|auto_generated|divider|divider|op_24~16_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|op_24~16_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[998]~102_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[998]~70_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1066]~100_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1066]~100 .lut_mask = 16'hFACA;
defparam \Mod0|auto_generated|divider|divider|StageOut[1066]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N26
cycloneii_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ((!\Mod0|auto_generated|divider|divider|StageOut[1031]~87_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[1066]~100_combout  & !\Mod0|auto_generated|divider|divider|StageOut[1031]~108_combout ))) # 
// (!\Mod0|auto_generated|divider|divider|op_25~28_combout )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[1031]~87_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1066]~100_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[1031]~108_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_25~28_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h01FF;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1026]~92 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1026]~92_combout  = (!\Mod0|auto_generated|divider|divider|op_24~24_combout  & \Mod0|auto_generated|divider|divider|op_24~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_24~4_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1026]~92_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1026]~92 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[1026]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N4
cycloneii_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (\Equal0~2_combout  & (((!\Mod0|auto_generated|divider|divider|StageOut[1026]~113_combout  & !\Mod0|auto_generated|divider|divider|StageOut[1026]~92_combout )) # (!\Mod0|auto_generated|divider|divider|op_25~28_combout )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[1026]~113_combout ),
	.datab(\Equal0~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[1026]~92_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_25~28_combout ),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h04CC;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N30
cycloneii_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (!\Mod0|auto_generated|divider|divider|op_25~12_combout  & (!\Mod0|auto_generated|divider|divider|op_25~10_combout  & (!\Mod0|auto_generated|divider|divider|op_25~14_combout  & !\Mod0|auto_generated|divider|divider|op_25~6_combout )))

	.dataa(\Mod0|auto_generated|divider|divider|op_25~12_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_25~10_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_25~14_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_25~6_combout ),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h0001;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N28
cycloneii_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (!\Mod0|auto_generated|divider|divider|op_25~20_combout  & (!\Mod0|auto_generated|divider|divider|op_25~16_combout  & !\Mod0|auto_generated|divider|divider|op_25~18_combout ))

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|op_25~20_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_25~16_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_25~18_combout ),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h0003;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N30
cycloneii_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~7_combout  & ((\Mod0|auto_generated|divider|divider|op_25~28_combout ) # ((\Equal0~8_combout  & \Equal0~9_combout ))))

	.dataa(\Equal0~7_combout ),
	.datab(\Equal0~8_combout ),
	.datac(\Equal0~9_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_25~28_combout ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'hAA80;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N22
cycloneii_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (\Mod0|auto_generated|divider|divider|op_25~28_combout ) # ((!\Mod0|auto_generated|divider|divider|op_25~22_combout  & (!\Mod0|auto_generated|divider|divider|op_25~26_combout  & !\Mod0|auto_generated|divider|divider|op_25~24_combout 
// )))

	.dataa(\Mod0|auto_generated|divider|divider|op_25~22_combout ),
	.datab(\Mod0|auto_generated|divider|divider|op_25~28_combout ),
	.datac(\Mod0|auto_generated|divider|divider|op_25~26_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_25~24_combout ),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'hCCCD;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[1034]~84 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[1034]~84_combout  = (!\Mod0|auto_generated|divider|divider|op_24~24_combout  & \Mod0|auto_generated|divider|divider|op_24~20_combout )

	.dataa(\Mod0|auto_generated|divider|divider|op_24~24_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|op_24~20_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[1034]~84_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[1034]~84 .lut_mask = 16'h5050;
defparam \Mod0|auto_generated|divider|divider|StageOut[1034]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N0
cycloneii_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (\Equal0~5_combout  & (((!\Mod0|auto_generated|divider|divider|StageOut[1034]~83_combout  & !\Mod0|auto_generated|divider|divider|StageOut[1034]~84_combout )) # (!\Mod0|auto_generated|divider|divider|op_25~28_combout )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[1034]~83_combout ),
	.datab(\Equal0~5_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[1034]~84_combout ),
	.datad(\Mod0|auto_generated|divider|divider|op_25~28_combout ),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h04CC;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y45_N8
cycloneii_lcell_comb \Equal0~11 (
// Equation(s):
// \Equal0~11_combout  = (\Equal0~4_combout  & (\Equal0~10_combout  & \Equal0~6_combout ))

	.dataa(\Equal0~4_combout ),
	.datab(\Equal0~10_combout ),
	.datac(vcc),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~11 .lut_mask = 16'h8800;
defparam \Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N12
cycloneii_lcell_comb \Equal8~1 (
// Equation(s):
// \Equal8~1_combout  = (\Equal0~1_combout  & (\Equal8~0_combout  & (\Equal0~3_combout  & \Equal0~11_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal8~0_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~11_combout ),
	.cin(gnd),
	.combout(\Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~1 .lut_mask = 16'h8000;
defparam \Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N30
cycloneii_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = (!\Mod0|auto_generated|divider|divider|StageOut[1059]~98_combout  & ((\counter_run1~combout [0]) # ((\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout  & !\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout 
// ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[1059]~98_combout ),
	.datad(\counter_run1~combout [0]),
	.cin(gnd),
	.combout(\WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~0 .lut_mask = 16'h0F02;
defparam \WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N8
cycloneii_lcell_comb \WideNor0~1 (
// Equation(s):
// \WideNor0~1_combout  = (\Equal0~1_combout  & (\WideNor0~0_combout  & (\Equal0~3_combout  & \Equal0~11_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\WideNor0~0_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~11_combout ),
	.cin(gnd),
	.combout(\WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~1 .lut_mask = 16'h8000;
defparam \WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N26
cycloneii_lcell_comb \WideNor0~2 (
// Equation(s):
// \WideNor0~2_combout  = (\Mod0|auto_generated|divider|divider|StageOut[1059]~98_combout ) # ((\counter_run1~combout [0]) # ((\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout  & !\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout 
// )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[1059]~98_combout ),
	.datad(\counter_run1~combout [0]),
	.cin(gnd),
	.combout(\WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~2 .lut_mask = 16'hFFF2;
defparam \WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N20
cycloneii_lcell_comb \WideNor0~3 (
// Equation(s):
// \WideNor0~3_combout  = ((\WideNor0~2_combout ) # ((!\Equal0~11_combout ) # (!\Equal0~3_combout ))) # (!\Equal0~1_combout )

	.dataa(\Equal0~1_combout ),
	.datab(\WideNor0~2_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~11_combout ),
	.cin(gnd),
	.combout(\WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~3 .lut_mask = 16'hDFFF;
defparam \WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N14
cycloneii_lcell_comb \WideNor0~4 (
// Equation(s):
// \WideNor0~4_combout  = (\Equal8~1_combout ) # ((\WideNor0~1_combout ) # (!\WideNor0~3_combout ))

	.dataa(\Equal8~1_combout ),
	.datab(\WideNor0~1_combout ),
	.datac(\WideNor0~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\WideNor0~4_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~4 .lut_mask = 16'hEFEF;
defparam \WideNor0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N24
cycloneii_lcell_comb \Equal0~12 (
// Equation(s):
// \Equal0~12_combout  = (\Equal0~1_combout  & (\Equal0~3_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[1059]~98_combout  & \Equal0~11_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[1059]~98_combout ),
	.datad(\Equal0~11_combout ),
	.cin(gnd),
	.combout(\Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~12 .lut_mask = 16'h0800;
defparam \Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N2
cycloneii_lcell_comb WideOr3(
// Equation(s):
// \WideOr3~combout  = (\Equal0~12_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout  & (\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout  & \counter_run1~combout [0])) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout ))))

	.dataa(\Equal0~12_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout ),
	.datad(\counter_run1~combout [0]),
	.cin(gnd),
	.combout(\WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam WideOr3.lut_mask = 16'h8202;
defparam WideOr3.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N4
cycloneii_lcell_comb WideOr2(
// Equation(s):
// \WideOr2~combout  = (\Equal0~12_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout  & ((\counter_run1~combout [0]) # (!\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout ))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout  & \counter_run1~combout [0]))))

	.dataa(\Equal0~12_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout ),
	.datad(\counter_run1~combout [0]),
	.cin(gnd),
	.combout(\WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam WideOr2.lut_mask = 16'h8A08;
defparam WideOr2.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N6
cycloneii_lcell_comb WideOr1(
// Equation(s):
// \WideOr1~combout  = ((\Equal8~1_combout  & ((!\counter_run1~combout [0]))) # (!\Equal8~1_combout  & (!\WideNor0~1_combout ))) # (!\WideNor0~3_combout )

	.dataa(\Equal8~1_combout ),
	.datab(\WideNor0~1_combout ),
	.datac(\WideNor0~3_combout ),
	.datad(\counter_run1~combout [0]),
	.cin(gnd),
	.combout(\WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam WideOr1.lut_mask = 16'h1FBF;
defparam WideOr1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N16
cycloneii_lcell_comb WideOr0(
// Equation(s):
// \WideOr0~combout  = (\Equal0~12_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout  & (\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout  & \counter_run1~combout [0])) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout  & (\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout  $ (\counter_run1~combout [0])))))

	.dataa(\Equal0~12_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout ),
	.datad(\counter_run1~combout [0]),
	.cin(gnd),
	.combout(\WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam WideOr0.lut_mask = 16'h8220;
defparam WideOr0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N10
cycloneii_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (\Equal0~12_combout  & (\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout  & !\counter_run1~combout [0])))

	.dataa(\Equal0~12_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout ),
	.datad(\counter_run1~combout [0]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0008;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N28
cycloneii_lcell_comb \output_low~0 (
// Equation(s):
// \output_low~0_combout  = (\Equal0~12_combout  & (\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout  & (\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout  $ (\counter_run1~combout [0]))))

	.dataa(\Equal0~12_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout ),
	.datad(\counter_run1~combout [0]),
	.cin(gnd),
	.combout(\output_low~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_low~0 .lut_mask = 16'h2080;
defparam \output_low~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N22
cycloneii_lcell_comb \output_low~1 (
// Equation(s):
// \output_low~1_combout  = (\Equal0~12_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout  & (\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout  $ (\counter_run1~combout [0]))))

	.dataa(\Equal0~12_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout ),
	.datad(\counter_run1~combout [0]),
	.cin(gnd),
	.combout(\output_low~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_low~1 .lut_mask = 16'h0220;
defparam \output_low~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter_test[0]~I (
	.datain(\counter_run1~combout [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_test[0]));
// synopsys translate_off
defparam \counter_test[0]~I .input_async_reset = "none";
defparam \counter_test[0]~I .input_power_up = "low";
defparam \counter_test[0]~I .input_register_mode = "none";
defparam \counter_test[0]~I .input_sync_reset = "none";
defparam \counter_test[0]~I .oe_async_reset = "none";
defparam \counter_test[0]~I .oe_power_up = "low";
defparam \counter_test[0]~I .oe_register_mode = "none";
defparam \counter_test[0]~I .oe_sync_reset = "none";
defparam \counter_test[0]~I .operation_mode = "output";
defparam \counter_test[0]~I .output_async_reset = "none";
defparam \counter_test[0]~I .output_power_up = "low";
defparam \counter_test[0]~I .output_register_mode = "none";
defparam \counter_test[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter_test[1]~I (
	.datain(\counter_run1~combout [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_test[1]));
// synopsys translate_off
defparam \counter_test[1]~I .input_async_reset = "none";
defparam \counter_test[1]~I .input_power_up = "low";
defparam \counter_test[1]~I .input_register_mode = "none";
defparam \counter_test[1]~I .input_sync_reset = "none";
defparam \counter_test[1]~I .oe_async_reset = "none";
defparam \counter_test[1]~I .oe_power_up = "low";
defparam \counter_test[1]~I .oe_register_mode = "none";
defparam \counter_test[1]~I .oe_sync_reset = "none";
defparam \counter_test[1]~I .operation_mode = "output";
defparam \counter_test[1]~I .output_async_reset = "none";
defparam \counter_test[1]~I .output_power_up = "low";
defparam \counter_test[1]~I .output_register_mode = "none";
defparam \counter_test[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter_test[2]~I (
	.datain(\counter_run1~combout [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_test[2]));
// synopsys translate_off
defparam \counter_test[2]~I .input_async_reset = "none";
defparam \counter_test[2]~I .input_power_up = "low";
defparam \counter_test[2]~I .input_register_mode = "none";
defparam \counter_test[2]~I .input_sync_reset = "none";
defparam \counter_test[2]~I .oe_async_reset = "none";
defparam \counter_test[2]~I .oe_power_up = "low";
defparam \counter_test[2]~I .oe_register_mode = "none";
defparam \counter_test[2]~I .oe_sync_reset = "none";
defparam \counter_test[2]~I .operation_mode = "output";
defparam \counter_test[2]~I .output_async_reset = "none";
defparam \counter_test[2]~I .output_power_up = "low";
defparam \counter_test[2]~I .output_register_mode = "none";
defparam \counter_test[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter_test[3]~I (
	.datain(\counter_run1~combout [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_test[3]));
// synopsys translate_off
defparam \counter_test[3]~I .input_async_reset = "none";
defparam \counter_test[3]~I .input_power_up = "low";
defparam \counter_test[3]~I .input_register_mode = "none";
defparam \counter_test[3]~I .input_sync_reset = "none";
defparam \counter_test[3]~I .oe_async_reset = "none";
defparam \counter_test[3]~I .oe_power_up = "low";
defparam \counter_test[3]~I .oe_register_mode = "none";
defparam \counter_test[3]~I .oe_sync_reset = "none";
defparam \counter_test[3]~I .operation_mode = "output";
defparam \counter_test[3]~I .output_async_reset = "none";
defparam \counter_test[3]~I .output_power_up = "low";
defparam \counter_test[3]~I .output_register_mode = "none";
defparam \counter_test[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter_test[4]~I (
	.datain(\counter_run1~combout [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_test[4]));
// synopsys translate_off
defparam \counter_test[4]~I .input_async_reset = "none";
defparam \counter_test[4]~I .input_power_up = "low";
defparam \counter_test[4]~I .input_register_mode = "none";
defparam \counter_test[4]~I .input_sync_reset = "none";
defparam \counter_test[4]~I .oe_async_reset = "none";
defparam \counter_test[4]~I .oe_power_up = "low";
defparam \counter_test[4]~I .oe_register_mode = "none";
defparam \counter_test[4]~I .oe_sync_reset = "none";
defparam \counter_test[4]~I .operation_mode = "output";
defparam \counter_test[4]~I .output_async_reset = "none";
defparam \counter_test[4]~I .output_power_up = "low";
defparam \counter_test[4]~I .output_register_mode = "none";
defparam \counter_test[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter_test[5]~I (
	.datain(\counter_run1~combout [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_test[5]));
// synopsys translate_off
defparam \counter_test[5]~I .input_async_reset = "none";
defparam \counter_test[5]~I .input_power_up = "low";
defparam \counter_test[5]~I .input_register_mode = "none";
defparam \counter_test[5]~I .input_sync_reset = "none";
defparam \counter_test[5]~I .oe_async_reset = "none";
defparam \counter_test[5]~I .oe_power_up = "low";
defparam \counter_test[5]~I .oe_register_mode = "none";
defparam \counter_test[5]~I .oe_sync_reset = "none";
defparam \counter_test[5]~I .operation_mode = "output";
defparam \counter_test[5]~I .output_async_reset = "none";
defparam \counter_test[5]~I .output_power_up = "low";
defparam \counter_test[5]~I .output_register_mode = "none";
defparam \counter_test[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter_test[6]~I (
	.datain(\counter_run1~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_test[6]));
// synopsys translate_off
defparam \counter_test[6]~I .input_async_reset = "none";
defparam \counter_test[6]~I .input_power_up = "low";
defparam \counter_test[6]~I .input_register_mode = "none";
defparam \counter_test[6]~I .input_sync_reset = "none";
defparam \counter_test[6]~I .oe_async_reset = "none";
defparam \counter_test[6]~I .oe_power_up = "low";
defparam \counter_test[6]~I .oe_register_mode = "none";
defparam \counter_test[6]~I .oe_sync_reset = "none";
defparam \counter_test[6]~I .operation_mode = "output";
defparam \counter_test[6]~I .output_async_reset = "none";
defparam \counter_test[6]~I .output_power_up = "low";
defparam \counter_test[6]~I .output_register_mode = "none";
defparam \counter_test[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter_testh[0]~I (
	.datain(\Mod1|auto_generated|divider|divider|StageOut[1056]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_testh[0]));
// synopsys translate_off
defparam \counter_testh[0]~I .input_async_reset = "none";
defparam \counter_testh[0]~I .input_power_up = "low";
defparam \counter_testh[0]~I .input_register_mode = "none";
defparam \counter_testh[0]~I .input_sync_reset = "none";
defparam \counter_testh[0]~I .oe_async_reset = "none";
defparam \counter_testh[0]~I .oe_power_up = "low";
defparam \counter_testh[0]~I .oe_register_mode = "none";
defparam \counter_testh[0]~I .oe_sync_reset = "none";
defparam \counter_testh[0]~I .operation_mode = "output";
defparam \counter_testh[0]~I .output_async_reset = "none";
defparam \counter_testh[0]~I .output_power_up = "low";
defparam \counter_testh[0]~I .output_register_mode = "none";
defparam \counter_testh[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter_testh[1]~I (
	.datain(\Mod1|auto_generated|divider|divider|StageOut[1057]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_testh[1]));
// synopsys translate_off
defparam \counter_testh[1]~I .input_async_reset = "none";
defparam \counter_testh[1]~I .input_power_up = "low";
defparam \counter_testh[1]~I .input_register_mode = "none";
defparam \counter_testh[1]~I .input_sync_reset = "none";
defparam \counter_testh[1]~I .oe_async_reset = "none";
defparam \counter_testh[1]~I .oe_power_up = "low";
defparam \counter_testh[1]~I .oe_register_mode = "none";
defparam \counter_testh[1]~I .oe_sync_reset = "none";
defparam \counter_testh[1]~I .operation_mode = "output";
defparam \counter_testh[1]~I .output_async_reset = "none";
defparam \counter_testh[1]~I .output_power_up = "low";
defparam \counter_testh[1]~I .output_register_mode = "none";
defparam \counter_testh[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter_testh[2]~I (
	.datain(\Mod1|auto_generated|divider|divider|StageOut[1058]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_testh[2]));
// synopsys translate_off
defparam \counter_testh[2]~I .input_async_reset = "none";
defparam \counter_testh[2]~I .input_power_up = "low";
defparam \counter_testh[2]~I .input_register_mode = "none";
defparam \counter_testh[2]~I .input_sync_reset = "none";
defparam \counter_testh[2]~I .oe_async_reset = "none";
defparam \counter_testh[2]~I .oe_power_up = "low";
defparam \counter_testh[2]~I .oe_register_mode = "none";
defparam \counter_testh[2]~I .oe_sync_reset = "none";
defparam \counter_testh[2]~I .operation_mode = "output";
defparam \counter_testh[2]~I .output_async_reset = "none";
defparam \counter_testh[2]~I .output_power_up = "low";
defparam \counter_testh[2]~I .output_register_mode = "none";
defparam \counter_testh[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter_testh[3]~I (
	.datain(\Mod1|auto_generated|divider|divider|StageOut[1059]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_testh[3]));
// synopsys translate_off
defparam \counter_testh[3]~I .input_async_reset = "none";
defparam \counter_testh[3]~I .input_power_up = "low";
defparam \counter_testh[3]~I .input_register_mode = "none";
defparam \counter_testh[3]~I .input_sync_reset = "none";
defparam \counter_testh[3]~I .oe_async_reset = "none";
defparam \counter_testh[3]~I .oe_power_up = "low";
defparam \counter_testh[3]~I .oe_register_mode = "none";
defparam \counter_testh[3]~I .oe_sync_reset = "none";
defparam \counter_testh[3]~I .operation_mode = "output";
defparam \counter_testh[3]~I .output_async_reset = "none";
defparam \counter_testh[3]~I .output_power_up = "low";
defparam \counter_testh[3]~I .output_register_mode = "none";
defparam \counter_testh[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter_testl[0]~I (
	.datain(\counter_run1~combout [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_testl[0]));
// synopsys translate_off
defparam \counter_testl[0]~I .input_async_reset = "none";
defparam \counter_testl[0]~I .input_power_up = "low";
defparam \counter_testl[0]~I .input_register_mode = "none";
defparam \counter_testl[0]~I .input_sync_reset = "none";
defparam \counter_testl[0]~I .oe_async_reset = "none";
defparam \counter_testl[0]~I .oe_power_up = "low";
defparam \counter_testl[0]~I .oe_register_mode = "none";
defparam \counter_testl[0]~I .oe_sync_reset = "none";
defparam \counter_testl[0]~I .operation_mode = "output";
defparam \counter_testl[0]~I .output_async_reset = "none";
defparam \counter_testl[0]~I .output_power_up = "low";
defparam \counter_testl[0]~I .output_register_mode = "none";
defparam \counter_testl[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter_testl[1]~I (
	.datain(\Mod0|auto_generated|divider|divider|StageOut[1057]~96_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_testl[1]));
// synopsys translate_off
defparam \counter_testl[1]~I .input_async_reset = "none";
defparam \counter_testl[1]~I .input_power_up = "low";
defparam \counter_testl[1]~I .input_register_mode = "none";
defparam \counter_testl[1]~I .input_sync_reset = "none";
defparam \counter_testl[1]~I .oe_async_reset = "none";
defparam \counter_testl[1]~I .oe_power_up = "low";
defparam \counter_testl[1]~I .oe_register_mode = "none";
defparam \counter_testl[1]~I .oe_sync_reset = "none";
defparam \counter_testl[1]~I .operation_mode = "output";
defparam \counter_testl[1]~I .output_async_reset = "none";
defparam \counter_testl[1]~I .output_power_up = "low";
defparam \counter_testl[1]~I .output_register_mode = "none";
defparam \counter_testl[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter_testl[2]~I (
	.datain(\Mod0|auto_generated|divider|divider|StageOut[1058]~97_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_testl[2]));
// synopsys translate_off
defparam \counter_testl[2]~I .input_async_reset = "none";
defparam \counter_testl[2]~I .input_power_up = "low";
defparam \counter_testl[2]~I .input_register_mode = "none";
defparam \counter_testl[2]~I .input_sync_reset = "none";
defparam \counter_testl[2]~I .oe_async_reset = "none";
defparam \counter_testl[2]~I .oe_power_up = "low";
defparam \counter_testl[2]~I .oe_register_mode = "none";
defparam \counter_testl[2]~I .oe_sync_reset = "none";
defparam \counter_testl[2]~I .operation_mode = "output";
defparam \counter_testl[2]~I .output_async_reset = "none";
defparam \counter_testl[2]~I .output_power_up = "low";
defparam \counter_testl[2]~I .output_register_mode = "none";
defparam \counter_testl[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter_testl[3]~I (
	.datain(\Mod0|auto_generated|divider|divider|StageOut[1059]~98_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter_testl[3]));
// synopsys translate_off
defparam \counter_testl[3]~I .input_async_reset = "none";
defparam \counter_testl[3]~I .input_power_up = "low";
defparam \counter_testl[3]~I .input_register_mode = "none";
defparam \counter_testl[3]~I .input_sync_reset = "none";
defparam \counter_testl[3]~I .oe_async_reset = "none";
defparam \counter_testl[3]~I .oe_power_up = "low";
defparam \counter_testl[3]~I .oe_register_mode = "none";
defparam \counter_testl[3]~I .oe_sync_reset = "none";
defparam \counter_testl[3]~I .operation_mode = "output";
defparam \counter_testl[3]~I .output_async_reset = "none";
defparam \counter_testl[3]~I .output_power_up = "low";
defparam \counter_testl[3]~I .output_register_mode = "none";
defparam \counter_testl[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_high[0]~I (
	.datain(\WideNor1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_high[0]));
// synopsys translate_off
defparam \output_high[0]~I .input_async_reset = "none";
defparam \output_high[0]~I .input_power_up = "low";
defparam \output_high[0]~I .input_register_mode = "none";
defparam \output_high[0]~I .input_sync_reset = "none";
defparam \output_high[0]~I .oe_async_reset = "none";
defparam \output_high[0]~I .oe_power_up = "low";
defparam \output_high[0]~I .oe_register_mode = "none";
defparam \output_high[0]~I .oe_sync_reset = "none";
defparam \output_high[0]~I .operation_mode = "output";
defparam \output_high[0]~I .output_async_reset = "none";
defparam \output_high[0]~I .output_power_up = "low";
defparam \output_high[0]~I .output_register_mode = "none";
defparam \output_high[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_high[1]~I (
	.datain(\WideOr7~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_high[1]));
// synopsys translate_off
defparam \output_high[1]~I .input_async_reset = "none";
defparam \output_high[1]~I .input_power_up = "low";
defparam \output_high[1]~I .input_register_mode = "none";
defparam \output_high[1]~I .input_sync_reset = "none";
defparam \output_high[1]~I .oe_async_reset = "none";
defparam \output_high[1]~I .oe_power_up = "low";
defparam \output_high[1]~I .oe_register_mode = "none";
defparam \output_high[1]~I .oe_sync_reset = "none";
defparam \output_high[1]~I .operation_mode = "output";
defparam \output_high[1]~I .output_async_reset = "none";
defparam \output_high[1]~I .output_power_up = "low";
defparam \output_high[1]~I .output_register_mode = "none";
defparam \output_high[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_high[2]~I (
	.datain(\WideOr6~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_high[2]));
// synopsys translate_off
defparam \output_high[2]~I .input_async_reset = "none";
defparam \output_high[2]~I .input_power_up = "low";
defparam \output_high[2]~I .input_register_mode = "none";
defparam \output_high[2]~I .input_sync_reset = "none";
defparam \output_high[2]~I .oe_async_reset = "none";
defparam \output_high[2]~I .oe_power_up = "low";
defparam \output_high[2]~I .oe_register_mode = "none";
defparam \output_high[2]~I .oe_sync_reset = "none";
defparam \output_high[2]~I .operation_mode = "output";
defparam \output_high[2]~I .output_async_reset = "none";
defparam \output_high[2]~I .output_power_up = "low";
defparam \output_high[2]~I .output_register_mode = "none";
defparam \output_high[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_high[3]~I (
	.datain(!\WideOr5~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_high[3]));
// synopsys translate_off
defparam \output_high[3]~I .input_async_reset = "none";
defparam \output_high[3]~I .input_power_up = "low";
defparam \output_high[3]~I .input_register_mode = "none";
defparam \output_high[3]~I .input_sync_reset = "none";
defparam \output_high[3]~I .oe_async_reset = "none";
defparam \output_high[3]~I .oe_power_up = "low";
defparam \output_high[3]~I .oe_register_mode = "none";
defparam \output_high[3]~I .oe_sync_reset = "none";
defparam \output_high[3]~I .operation_mode = "output";
defparam \output_high[3]~I .output_async_reset = "none";
defparam \output_high[3]~I .output_power_up = "low";
defparam \output_high[3]~I .output_register_mode = "none";
defparam \output_high[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_high[4]~I (
	.datain(\WideOr4~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_high[4]));
// synopsys translate_off
defparam \output_high[4]~I .input_async_reset = "none";
defparam \output_high[4]~I .input_power_up = "low";
defparam \output_high[4]~I .input_register_mode = "none";
defparam \output_high[4]~I .input_sync_reset = "none";
defparam \output_high[4]~I .oe_async_reset = "none";
defparam \output_high[4]~I .oe_power_up = "low";
defparam \output_high[4]~I .oe_register_mode = "none";
defparam \output_high[4]~I .oe_sync_reset = "none";
defparam \output_high[4]~I .operation_mode = "output";
defparam \output_high[4]~I .output_async_reset = "none";
defparam \output_high[4]~I .output_power_up = "low";
defparam \output_high[4]~I .output_register_mode = "none";
defparam \output_high[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_high[5]~I (
	.datain(\Equal12~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_high[5]));
// synopsys translate_off
defparam \output_high[5]~I .input_async_reset = "none";
defparam \output_high[5]~I .input_power_up = "low";
defparam \output_high[5]~I .input_register_mode = "none";
defparam \output_high[5]~I .input_sync_reset = "none";
defparam \output_high[5]~I .oe_async_reset = "none";
defparam \output_high[5]~I .oe_power_up = "low";
defparam \output_high[5]~I .oe_register_mode = "none";
defparam \output_high[5]~I .oe_sync_reset = "none";
defparam \output_high[5]~I .operation_mode = "output";
defparam \output_high[5]~I .output_async_reset = "none";
defparam \output_high[5]~I .output_power_up = "low";
defparam \output_high[5]~I .output_register_mode = "none";
defparam \output_high[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_high[6]~I (
	.datain(\output_high~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_high[6]));
// synopsys translate_off
defparam \output_high[6]~I .input_async_reset = "none";
defparam \output_high[6]~I .input_power_up = "low";
defparam \output_high[6]~I .input_register_mode = "none";
defparam \output_high[6]~I .input_sync_reset = "none";
defparam \output_high[6]~I .oe_async_reset = "none";
defparam \output_high[6]~I .oe_power_up = "low";
defparam \output_high[6]~I .oe_register_mode = "none";
defparam \output_high[6]~I .oe_sync_reset = "none";
defparam \output_high[6]~I .operation_mode = "output";
defparam \output_high[6]~I .output_async_reset = "none";
defparam \output_high[6]~I .output_power_up = "low";
defparam \output_high[6]~I .output_register_mode = "none";
defparam \output_high[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_high[7]~I (
	.datain(\output_high~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_high[7]));
// synopsys translate_off
defparam \output_high[7]~I .input_async_reset = "none";
defparam \output_high[7]~I .input_power_up = "low";
defparam \output_high[7]~I .input_register_mode = "none";
defparam \output_high[7]~I .input_sync_reset = "none";
defparam \output_high[7]~I .oe_async_reset = "none";
defparam \output_high[7]~I .oe_power_up = "low";
defparam \output_high[7]~I .oe_register_mode = "none";
defparam \output_high[7]~I .oe_sync_reset = "none";
defparam \output_high[7]~I .operation_mode = "output";
defparam \output_high[7]~I .output_async_reset = "none";
defparam \output_high[7]~I .output_power_up = "low";
defparam \output_high[7]~I .output_register_mode = "none";
defparam \output_high[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_low[0]~I (
	.datain(\WideNor0~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_low[0]));
// synopsys translate_off
defparam \output_low[0]~I .input_async_reset = "none";
defparam \output_low[0]~I .input_power_up = "low";
defparam \output_low[0]~I .input_register_mode = "none";
defparam \output_low[0]~I .input_sync_reset = "none";
defparam \output_low[0]~I .oe_async_reset = "none";
defparam \output_low[0]~I .oe_power_up = "low";
defparam \output_low[0]~I .oe_register_mode = "none";
defparam \output_low[0]~I .oe_sync_reset = "none";
defparam \output_low[0]~I .operation_mode = "output";
defparam \output_low[0]~I .output_async_reset = "none";
defparam \output_low[0]~I .output_power_up = "low";
defparam \output_low[0]~I .output_register_mode = "none";
defparam \output_low[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_low[1]~I (
	.datain(\WideOr3~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_low[1]));
// synopsys translate_off
defparam \output_low[1]~I .input_async_reset = "none";
defparam \output_low[1]~I .input_power_up = "low";
defparam \output_low[1]~I .input_register_mode = "none";
defparam \output_low[1]~I .input_sync_reset = "none";
defparam \output_low[1]~I .oe_async_reset = "none";
defparam \output_low[1]~I .oe_power_up = "low";
defparam \output_low[1]~I .oe_register_mode = "none";
defparam \output_low[1]~I .oe_sync_reset = "none";
defparam \output_low[1]~I .operation_mode = "output";
defparam \output_low[1]~I .output_async_reset = "none";
defparam \output_low[1]~I .output_power_up = "low";
defparam \output_low[1]~I .output_register_mode = "none";
defparam \output_low[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_low[2]~I (
	.datain(\WideOr2~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_low[2]));
// synopsys translate_off
defparam \output_low[2]~I .input_async_reset = "none";
defparam \output_low[2]~I .input_power_up = "low";
defparam \output_low[2]~I .input_register_mode = "none";
defparam \output_low[2]~I .input_sync_reset = "none";
defparam \output_low[2]~I .oe_async_reset = "none";
defparam \output_low[2]~I .oe_power_up = "low";
defparam \output_low[2]~I .oe_register_mode = "none";
defparam \output_low[2]~I .oe_sync_reset = "none";
defparam \output_low[2]~I .operation_mode = "output";
defparam \output_low[2]~I .output_async_reset = "none";
defparam \output_low[2]~I .output_power_up = "low";
defparam \output_low[2]~I .output_register_mode = "none";
defparam \output_low[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_low[3]~I (
	.datain(!\WideOr1~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_low[3]));
// synopsys translate_off
defparam \output_low[3]~I .input_async_reset = "none";
defparam \output_low[3]~I .input_power_up = "low";
defparam \output_low[3]~I .input_register_mode = "none";
defparam \output_low[3]~I .input_sync_reset = "none";
defparam \output_low[3]~I .oe_async_reset = "none";
defparam \output_low[3]~I .oe_power_up = "low";
defparam \output_low[3]~I .oe_register_mode = "none";
defparam \output_low[3]~I .oe_sync_reset = "none";
defparam \output_low[3]~I .operation_mode = "output";
defparam \output_low[3]~I .output_async_reset = "none";
defparam \output_low[3]~I .output_power_up = "low";
defparam \output_low[3]~I .output_register_mode = "none";
defparam \output_low[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_low[4]~I (
	.datain(\WideOr0~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_low[4]));
// synopsys translate_off
defparam \output_low[4]~I .input_async_reset = "none";
defparam \output_low[4]~I .input_power_up = "low";
defparam \output_low[4]~I .input_register_mode = "none";
defparam \output_low[4]~I .input_sync_reset = "none";
defparam \output_low[4]~I .oe_async_reset = "none";
defparam \output_low[4]~I .oe_power_up = "low";
defparam \output_low[4]~I .oe_register_mode = "none";
defparam \output_low[4]~I .oe_sync_reset = "none";
defparam \output_low[4]~I .operation_mode = "output";
defparam \output_low[4]~I .output_async_reset = "none";
defparam \output_low[4]~I .output_power_up = "low";
defparam \output_low[4]~I .output_register_mode = "none";
defparam \output_low[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_low[5]~I (
	.datain(\Equal2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_low[5]));
// synopsys translate_off
defparam \output_low[5]~I .input_async_reset = "none";
defparam \output_low[5]~I .input_power_up = "low";
defparam \output_low[5]~I .input_register_mode = "none";
defparam \output_low[5]~I .input_sync_reset = "none";
defparam \output_low[5]~I .oe_async_reset = "none";
defparam \output_low[5]~I .oe_power_up = "low";
defparam \output_low[5]~I .oe_register_mode = "none";
defparam \output_low[5]~I .oe_sync_reset = "none";
defparam \output_low[5]~I .operation_mode = "output";
defparam \output_low[5]~I .output_async_reset = "none";
defparam \output_low[5]~I .output_power_up = "low";
defparam \output_low[5]~I .output_register_mode = "none";
defparam \output_low[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_low[6]~I (
	.datain(\output_low~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_low[6]));
// synopsys translate_off
defparam \output_low[6]~I .input_async_reset = "none";
defparam \output_low[6]~I .input_power_up = "low";
defparam \output_low[6]~I .input_register_mode = "none";
defparam \output_low[6]~I .input_sync_reset = "none";
defparam \output_low[6]~I .oe_async_reset = "none";
defparam \output_low[6]~I .oe_power_up = "low";
defparam \output_low[6]~I .oe_register_mode = "none";
defparam \output_low[6]~I .oe_sync_reset = "none";
defparam \output_low[6]~I .operation_mode = "output";
defparam \output_low[6]~I .output_async_reset = "none";
defparam \output_low[6]~I .output_power_up = "low";
defparam \output_low[6]~I .output_register_mode = "none";
defparam \output_low[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_low[7]~I (
	.datain(\output_low~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_low[7]));
// synopsys translate_off
defparam \output_low[7]~I .input_async_reset = "none";
defparam \output_low[7]~I .input_power_up = "low";
defparam \output_low[7]~I .input_register_mode = "none";
defparam \output_low[7]~I .input_sync_reset = "none";
defparam \output_low[7]~I .oe_async_reset = "none";
defparam \output_low[7]~I .oe_power_up = "low";
defparam \output_low[7]~I .oe_register_mode = "none";
defparam \output_low[7]~I .oe_sync_reset = "none";
defparam \output_low[7]~I .operation_mode = "output";
defparam \output_low[7]~I .output_async_reset = "none";
defparam \output_low[7]~I .output_power_up = "low";
defparam \output_low[7]~I .output_register_mode = "none";
defparam \output_low[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
