Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Aug 10 16:02:42 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alarm_clock_timing_summary_routed.rpt -pb alarm_clock_timing_summary_routed.pb -rpx alarm_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : alarm_clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.926        0.000                      0                  138        0.140        0.000                      0                  138        4.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.926        0.000                      0                  138        0.140        0.000                      0                  138        4.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 count_4hz_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_4hz_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.966ns (23.749%)  route 3.102ns (76.251%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X61Y14         FDCE                                         r  count_4hz_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     5.572 f  count_4hz_reg[20]/Q
                         net (fo=2, routed)           0.688     6.261    count_4hz_reg_n_0_[20]
    SLICE_X60Y14         LUT4 (Prop_lut4_I1_O)        0.299     6.560 r  count_4hz[23]_i_5/O
                         net (fo=1, routed)           1.332     7.892    count_4hz[23]_i_5_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.016 f  count_4hz[23]_i_2/O
                         net (fo=24, routed)          1.081     9.097    tick_4hz_s
    SLICE_X61Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.221 r  count_4hz[19]_i_1/O
                         net (fo=1, routed)           0.000     9.221    count_4hz[19]
    SLICE_X61Y14         FDCE                                         r  count_4hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X61Y14         FDCE                                         r  count_4hz_reg[19]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X61Y14         FDCE (Setup_fdce_C_D)        0.029    15.147    count_4hz_reg[19]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 count_4hz_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_4hz_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.966ns (23.656%)  route 3.118ns (76.344%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X61Y14         FDCE                                         r  count_4hz_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     5.572 f  count_4hz_reg[20]/Q
                         net (fo=2, routed)           0.688     6.261    count_4hz_reg_n_0_[20]
    SLICE_X60Y14         LUT4 (Prop_lut4_I1_O)        0.299     6.560 r  count_4hz[23]_i_5/O
                         net (fo=1, routed)           1.332     7.892    count_4hz[23]_i_5_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.016 f  count_4hz[23]_i_2/O
                         net (fo=24, routed)          1.097     9.113    tick_4hz_s
    SLICE_X60Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.237 r  count_4hz[22]_i_1/O
                         net (fo=1, routed)           0.000     9.237    count_4hz[22]
    SLICE_X60Y14         FDCE                                         r  count_4hz_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X60Y14         FDCE                                         r  count_4hz_reg[22]/C
                         clock pessimism              0.277    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X60Y14         FDCE (Setup_fdce_C_D)        0.081    15.177    count_4hz_reg[22]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 count_4hz_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_4hz_s_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.842ns (21.470%)  route 3.080ns (78.530%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X61Y14         FDCE                                         r  count_4hz_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     5.572 r  count_4hz_reg[20]/Q
                         net (fo=2, routed)           0.688     6.261    count_4hz_reg_n_0_[20]
    SLICE_X60Y14         LUT4 (Prop_lut4_I1_O)        0.299     6.560 f  count_4hz[23]_i_5/O
                         net (fo=1, routed)           1.332     7.892    count_4hz[23]_i_5_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.016 r  count_4hz[23]_i_2/O
                         net (fo=24, routed)          1.060     9.075    tick_4hz_s
    SLICE_X59Y15         FDCE                                         r  tick_4hz_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X59Y15         FDCE                                         r  tick_4hz_s_reg/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X59Y15         FDCE (Setup_fdce_C_D)       -0.072    15.020    tick_4hz_s_reg
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 count_4hz_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_4hz_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.992ns (24.233%)  route 3.102ns (75.767%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X61Y14         FDCE                                         r  count_4hz_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     5.572 f  count_4hz_reg[20]/Q
                         net (fo=2, routed)           0.688     6.261    count_4hz_reg_n_0_[20]
    SLICE_X60Y14         LUT4 (Prop_lut4_I1_O)        0.299     6.560 r  count_4hz[23]_i_5/O
                         net (fo=1, routed)           1.332     7.892    count_4hz[23]_i_5_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.016 f  count_4hz[23]_i_2/O
                         net (fo=24, routed)          1.081     9.097    tick_4hz_s
    SLICE_X61Y14         LUT2 (Prop_lut2_I0_O)        0.150     9.247 r  count_4hz[20]_i_1/O
                         net (fo=1, routed)           0.000     9.247    count_4hz[20]
    SLICE_X61Y14         FDCE                                         r  count_4hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X61Y14         FDCE                                         r  count_4hz_reg[20]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X61Y14         FDCE (Setup_fdce_C_D)        0.075    15.193    count_4hz_reg[20]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 count_4hz_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_4hz_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.992ns (24.139%)  route 3.118ns (75.861%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X61Y14         FDCE                                         r  count_4hz_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     5.572 f  count_4hz_reg[20]/Q
                         net (fo=2, routed)           0.688     6.261    count_4hz_reg_n_0_[20]
    SLICE_X60Y14         LUT4 (Prop_lut4_I1_O)        0.299     6.560 r  count_4hz[23]_i_5/O
                         net (fo=1, routed)           1.332     7.892    count_4hz[23]_i_5_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.016 f  count_4hz[23]_i_2/O
                         net (fo=24, routed)          1.097     9.113    tick_4hz_s
    SLICE_X60Y14         LUT2 (Prop_lut2_I0_O)        0.150     9.263 r  count_4hz[23]_i_1/O
                         net (fo=1, routed)           0.000     9.263    count_4hz[23]
    SLICE_X60Y14         FDCE                                         r  count_4hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X60Y14         FDCE                                         r  count_4hz_reg[23]/C
                         clock pessimism              0.277    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X60Y14         FDCE (Setup_fdce_C_D)        0.118    15.214    count_4hz_reg[23]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 count_1hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_1hz_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 2.191ns (54.846%)  route 1.804ns (45.154%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X60Y15         FDCE                                         r  count_1hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.518     5.669 r  count_1hz_reg[0]/Q
                         net (fo=4, routed)           0.872     6.541    count_1hz_reg_n_0_[0]
    SLICE_X59Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.121 r  count_1hz_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.121    count_1hz_reg[4]_i_2_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  count_1hz_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.235    count_1hz_reg[8]_i_2_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  count_1hz_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.349    count_1hz_reg[12]_i_2_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  count_1hz_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.463    count_1hz_reg[16]_i_2_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  count_1hz_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    count_1hz_reg[20]_i_2_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.911 r  count_1hz_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.932     8.843    count_1hz_reg[24]_i_2_n_6
    SLICE_X60Y17         LUT4 (Prop_lut4_I3_O)        0.303     9.146 r  count_1hz[22]_i_1/O
                         net (fo=1, routed)           0.000     9.146    count_1hz[22]
    SLICE_X60Y17         FDCE                                         r  count_1hz_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.510    14.851    clk_IBUF_BUFG
    SLICE_X60Y17         FDCE                                         r  count_1hz_reg[22]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y17         FDCE (Setup_fdce_C_D)        0.081    15.171    count_1hz_reg[22]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 count_4hz_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_4hz_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.966ns (24.721%)  route 2.942ns (75.279%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X61Y14         FDCE                                         r  count_4hz_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     5.572 f  count_4hz_reg[20]/Q
                         net (fo=2, routed)           0.688     6.261    count_4hz_reg_n_0_[20]
    SLICE_X60Y14         LUT4 (Prop_lut4_I1_O)        0.299     6.560 r  count_4hz[23]_i_5/O
                         net (fo=1, routed)           1.332     7.892    count_4hz[23]_i_5_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.016 f  count_4hz[23]_i_2/O
                         net (fo=24, routed)          0.921     8.937    tick_4hz_s
    SLICE_X61Y13         LUT2 (Prop_lut2_I0_O)        0.124     9.061 r  count_4hz[18]_i_1/O
                         net (fo=1, routed)           0.000     9.061    count_4hz[18]
    SLICE_X61Y13         FDCE                                         r  count_4hz_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X61Y13         FDCE                                         r  count_4hz_reg[18]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y13         FDCE (Setup_fdce_C_D)        0.029    15.122    count_4hz_reg[18]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 count_4hz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_4hz_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 2.021ns (51.307%)  route 1.918ns (48.693%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X59Y10         FDCE                                         r  count_4hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.456     5.612 r  count_4hz_reg[6]/Q
                         net (fo=2, routed)           0.912     6.524    count_4hz_reg_n_0_[6]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.198 r  count_4hz_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.198    count_4hz_reg[8]_i_2_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  count_4hz_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    count_4hz_reg[12]_i_2_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  count_4hz_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.426    count_4hz_reg[16]_i_2_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  count_4hz_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.540    count_4hz_reg[20]_i_2_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.762 r  count_4hz_reg[23]_i_3/O[0]
                         net (fo=1, routed)           1.006     8.768    count_4hz_reg[23]_i_3_n_7
    SLICE_X61Y13         LUT2 (Prop_lut2_I1_O)        0.327     9.095 r  count_4hz[21]_i_1/O
                         net (fo=1, routed)           0.000     9.095    count_4hz[21]
    SLICE_X61Y13         FDCE                                         r  count_4hz_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X61Y13         FDCE                                         r  count_4hz_reg[21]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y13         FDCE (Setup_fdce_C_D)        0.075    15.168    count_4hz_reg[21]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 count_4hz_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_4hz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.966ns (25.305%)  route 2.851ns (74.695%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X61Y14         FDCE                                         r  count_4hz_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     5.572 f  count_4hz_reg[20]/Q
                         net (fo=2, routed)           0.688     6.261    count_4hz_reg_n_0_[20]
    SLICE_X60Y14         LUT4 (Prop_lut4_I1_O)        0.299     6.560 r  count_4hz[23]_i_5/O
                         net (fo=1, routed)           1.332     7.892    count_4hz[23]_i_5_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.016 f  count_4hz[23]_i_2/O
                         net (fo=24, routed)          0.831     8.847    tick_4hz_s
    SLICE_X59Y9          LUT2 (Prop_lut2_I0_O)        0.124     8.971 r  count_4hz[4]_i_1/O
                         net (fo=1, routed)           0.000     8.971    count_4hz[4]
    SLICE_X59Y9          FDCE                                         r  count_4hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.516    14.857    clk_IBUF_BUFG
    SLICE_X59Y9          FDCE                                         r  count_4hz_reg[4]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X59Y9          FDCE (Setup_fdce_C_D)        0.031    15.127    count_4hz_reg[4]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 count_1hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_1hz_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 2.075ns (54.510%)  route 1.732ns (45.490%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X60Y15         FDCE                                         r  count_1hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.518     5.669 r  count_1hz_reg[0]/Q
                         net (fo=4, routed)           0.872     6.541    count_1hz_reg_n_0_[0]
    SLICE_X59Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.121 r  count_1hz_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.121    count_1hz_reg[4]_i_2_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  count_1hz_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.235    count_1hz_reg[8]_i_2_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  count_1hz_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.349    count_1hz_reg[12]_i_2_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  count_1hz_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.463    count_1hz_reg[16]_i_2_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  count_1hz_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    count_1hz_reg[20]_i_2_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.799 r  count_1hz_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.860     8.659    count_1hz_reg[24]_i_2_n_7
    SLICE_X58Y17         LUT4 (Prop_lut4_I3_O)        0.299     8.958 r  count_1hz[21]_i_1/O
                         net (fo=1, routed)           0.000     8.958    count_1hz[21]
    SLICE_X58Y17         FDCE                                         r  count_1hz_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.510    14.851    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  count_1hz_reg[21]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y17         FDCE (Setup_fdce_C_D)        0.031    15.121    count_1hz_reg[21]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  6.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sw3_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw3_rising_edge_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  sw3_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  sw3_prev_reg/Q
                         net (fo=1, routed)           0.059     1.672    sw3_prev
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.045     1.717 r  sw3_rising_edge_i_1/O
                         net (fo=1, routed)           0.000     1.717    sw3_rising_edge0
    SLICE_X58Y17         FDCE                                         r  sw3_rising_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  sw3_rising_edge_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X58Y17         FDCE (Hold_fdce_C_D)         0.092     1.576    sw3_rising_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 time_min_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bell_s_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  time_min_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  time_min_s_reg[5]/Q
                         net (fo=8, routed)           0.111     1.723    time_min_s_reg_n_0_[5]
    SLICE_X60Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.768 r  bell_s_i_1/O
                         net (fo=1, routed)           0.000     1.768    bell_s0
    SLICE_X60Y18         FDCE                                         r  bell_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  bell_s_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X60Y18         FDCE (Hold_fdce_C_D)         0.120     1.603    bell_s_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sw4_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw4_rising_edge_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X61Y15         FDCE                                         r  sw4_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.128     1.601 f  sw4_prev_reg/Q
                         net (fo=1, routed)           0.054     1.656    sw4_prev
    SLICE_X61Y15         LUT2 (Prop_lut2_I1_O)        0.099     1.755 r  sw4_rising_edge_i_1/O
                         net (fo=1, routed)           0.000     1.755    sw4_rising_edge0
    SLICE_X61Y15         FDCE                                         r  sw4_rising_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X61Y15         FDCE                                         r  sw4_rising_edge_reg/C
                         clock pessimism             -0.512     1.473    
    SLICE_X61Y15         FDCE (Hold_fdce_C_D)         0.091     1.564    sw4_rising_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.823%)  route 0.132ns (41.177%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X59Y17         FDPE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          0.132     1.744    FSM_onehot_state_reg_n_0_[0]
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.048     1.792 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.792    FSM_onehot_state[2]_i_1_n_0
    SLICE_X58Y17         FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X58Y17         FDCE (Hold_fdce_C_D)         0.107     1.591    FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X59Y17         FDPE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          0.132     1.744    FSM_onehot_state_reg_n_0_[0]
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.045     1.789 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.789    FSM_onehot_state[1]_i_1_n_0
    SLICE_X58Y17         FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X58Y17         FDCE (Hold_fdce_C_D)         0.091     1.575    FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 mux_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  mux_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  mux_count_reg[1]/Q
                         net (fo=10, routed)          0.168     1.779    mux_count[1]
    SLICE_X63Y19         LUT3 (Prop_lut3_I2_O)        0.042     1.821 r  mux_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.821    mux_count[1]_i_1_n_0
    SLICE_X63Y19         FDCE                                         r  mux_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  mux_count_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDCE (Hold_fdce_C_D)         0.105     1.575    mux_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 time_sec_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_sec_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.623%)  route 0.114ns (33.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X61Y16         FDCE                                         r  time_sec_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  time_sec_s_reg[1]/Q
                         net (fo=7, routed)           0.114     1.714    time_sec_s_reg_n_0_[1]
    SLICE_X61Y16         LUT6 (Prop_lut6_I4_O)        0.099     1.813 r  time_sec_s[2]_i_1/O
                         net (fo=1, routed)           0.000     1.813    time_sec_s[2]
    SLICE_X61Y16         FDCE                                         r  time_sec_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.857     1.984    clk_IBUF_BUFG
    SLICE_X61Y16         FDCE                                         r  time_sec_s_reg[2]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDCE (Hold_fdce_C_D)         0.092     1.564    time_sec_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 time_min_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_min_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.488%)  route 0.155ns (45.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  time_min_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  time_min_s_reg[5]/Q
                         net (fo=8, routed)           0.155     1.766    time_min_s_reg_n_0_[5]
    SLICE_X61Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.811 r  time_min_s[2]_i_1/O
                         net (fo=1, routed)           0.000     1.811    time_min_s__0[2]
    SLICE_X61Y18         FDCE                                         r  time_min_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  time_min_s_reg[2]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDCE (Hold_fdce_C_D)         0.092     1.562    time_min_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 time_sec_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_sec_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.428%)  route 0.115ns (33.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X61Y16         FDCE                                         r  time_sec_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  time_sec_s_reg[1]/Q
                         net (fo=7, routed)           0.115     1.715    time_sec_s_reg_n_0_[1]
    SLICE_X61Y16         LUT6 (Prop_lut6_I2_O)        0.099     1.814 r  time_sec_s[5]_i_2/O
                         net (fo=1, routed)           0.000     1.814    time_sec_s[5]
    SLICE_X61Y16         FDCE                                         r  time_sec_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.857     1.984    clk_IBUF_BUFG
    SLICE_X61Y16         FDCE                                         r  time_sec_s_reg[5]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDCE (Hold_fdce_C_D)         0.091     1.563    time_sec_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 time_hrs_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_hrs_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X60Y16         FDCE                                         r  time_hrs_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  time_hrs_s_reg[1]/Q
                         net (fo=10, routed)          0.175     1.811    time_hrs_s_reg_n_0_[1]
    SLICE_X60Y16         LUT5 (Prop_lut5_I2_O)        0.043     1.854 r  time_hrs_s[4]_i_2/O
                         net (fo=1, routed)           0.000     1.854    time_hrs_s[4]_i_2_n_0
    SLICE_X60Y16         FDCE                                         r  time_hrs_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.857     1.984    clk_IBUF_BUFG
    SLICE_X60Y16         FDCE                                         r  time_hrs_s_reg[4]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y16         FDCE (Hold_fdce_C_D)         0.131     1.603    time_hrs_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X59Y17   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y17   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y17   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   alarm_active_s_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   alarm_hrs_s_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   alarm_hrs_s_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   alarm_hrs_s_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   alarm_hrs_s_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   alarm_hrs_s_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   alarm_active_s_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   alarm_active_s_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   alarm_hrs_s_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   alarm_hrs_s_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   alarm_active_s_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   alarm_active_s_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   alarm_hrs_s_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   alarm_hrs_s_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.291ns  (logic 6.187ns (43.291%)  route 8.104ns (56.709%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw2_IBUF_inst/O
                         net (fo=16, routed)          3.809     5.270    sw2_IBUF
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.152     5.422 r  seg_OBUF[6]_inst_i_20/O
                         net (fo=4, routed)           0.842     6.264    seg_OBUF[6]_inst_i_20_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.332     6.596 r  seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.665     7.261    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.152     7.413 f  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.871     8.284    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.355     8.639 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.917    10.557    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    14.291 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.291    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.251ns  (logic 6.188ns (43.426%)  route 8.062ns (56.574%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw2_IBUF_inst/O
                         net (fo=16, routed)          3.809     5.270    sw2_IBUF
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.152     5.422 r  seg_OBUF[6]_inst_i_20/O
                         net (fo=4, routed)           0.842     6.264    seg_OBUF[6]_inst_i_20_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.332     6.596 f  seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.665     7.261    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.152     7.413 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.827     8.240    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.354     8.594 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.919    10.514    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.737    14.251 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.251    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.015ns  (logic 6.164ns (43.981%)  route 7.851ns (56.019%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw2_IBUF_inst/O
                         net (fo=16, routed)          3.809     5.270    sw2_IBUF
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.152     5.422 r  seg_OBUF[6]_inst_i_20/O
                         net (fo=4, routed)           0.842     6.264    seg_OBUF[6]_inst_i_20_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.332     6.596 f  seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.665     7.261    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.152     7.413 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.825     8.238    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I0_O)        0.354     8.592 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.711    10.303    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    14.015 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.015    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.978ns  (logic 5.928ns (42.406%)  route 8.051ns (57.594%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw2_IBUF_inst/O
                         net (fo=16, routed)          3.809     5.270    sw2_IBUF
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.152     5.422 r  seg_OBUF[6]_inst_i_20/O
                         net (fo=4, routed)           0.842     6.264    seg_OBUF[6]_inst_i_20_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.332     6.596 r  seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.665     7.261    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.152     7.413 f  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.871     8.284    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.326     8.610 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.864    10.474    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.978 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.978    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.922ns  (logic 5.943ns (42.691%)  route 7.978ns (57.309%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw2_IBUF_inst/O
                         net (fo=16, routed)          3.809     5.270    sw2_IBUF
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.152     5.422 r  seg_OBUF[6]_inst_i_20/O
                         net (fo=4, routed)           0.842     6.264    seg_OBUF[6]_inst_i_20_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.332     6.596 r  seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.665     7.261    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.152     7.413 f  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.827     8.240    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I2_O)        0.326     8.566 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.835    10.402    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.922 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.922    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.908ns  (logic 5.959ns (42.846%)  route 7.949ns (57.154%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw2_IBUF_inst/O
                         net (fo=16, routed)          3.809     5.270    sw2_IBUF
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.152     5.422 r  seg_OBUF[6]_inst_i_20/O
                         net (fo=4, routed)           0.842     6.264    seg_OBUF[6]_inst_i_20_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.332     6.596 f  seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.665     7.261    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.152     7.413 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.825     8.238    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I0_O)        0.326     8.564 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.809    10.372    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.908 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.908    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.884ns  (logic 5.958ns (42.918%)  route 7.925ns (57.082%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw2_IBUF_inst/O
                         net (fo=16, routed)          3.809     5.270    sw2_IBUF
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.152     5.422 r  seg_OBUF[6]_inst_i_20/O
                         net (fo=4, routed)           0.842     6.264    seg_OBUF[6]_inst_i_20_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.332     6.596 f  seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.665     7.261    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.152     7.413 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.803     8.216    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.326     8.542 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807    10.348    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.884 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.884    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.041ns  (logic 1.645ns (40.712%)  route 2.396ns (59.288%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw2_IBUF_inst/O
                         net (fo=16, routed)          1.449     1.679    sw2_IBUF
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.724 r  seg_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.233     1.957    seg_OBUF[6]_inst_i_18_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.045     2.002 f  seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.146     2.148    seg_OBUF[6]_inst_i_12_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I1_O)        0.045     2.193 f  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.194     2.387    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.045     2.432 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.374     2.805    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.041 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.041    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.120ns  (logic 1.615ns (39.199%)  route 2.505ns (60.801%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw2_IBUF_inst/O
                         net (fo=16, routed)          1.449     1.679    sw2_IBUF
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.724 r  seg_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.233     1.957    seg_OBUF[6]_inst_i_18_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.045     2.002 f  seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.146     2.148    seg_OBUF[6]_inst_i_12_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I1_O)        0.045     2.193 f  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.278     2.471    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.045     2.516 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.914    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.120 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.120    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.129ns  (logic 1.630ns (39.480%)  route 2.499ns (60.520%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw2_IBUF_inst/O
                         net (fo=16, routed)          1.449     1.679    sw2_IBUF
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.724 r  seg_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.233     1.957    seg_OBUF[6]_inst_i_18_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.045     2.002 r  seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.146     2.148    seg_OBUF[6]_inst_i_12_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I1_O)        0.045     2.193 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.271     2.464    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.045     2.509 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.908    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.129 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.129    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.129ns  (logic 1.646ns (39.856%)  route 2.484ns (60.144%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw2_IBUF_inst/O
                         net (fo=16, routed)          1.449     1.679    sw2_IBUF
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.724 r  seg_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.233     1.957    seg_OBUF[6]_inst_i_18_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.045     2.002 r  seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.146     2.148    seg_OBUF[6]_inst_i_12_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I1_O)        0.045     2.193 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.280     2.473    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.045     2.518 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.375     2.893    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.129 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.129    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.146ns  (logic 1.684ns (40.620%)  route 2.462ns (59.380%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw2_IBUF_inst/O
                         net (fo=16, routed)          1.449     1.679    sw2_IBUF
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.724 r  seg_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.233     1.957    seg_OBUF[6]_inst_i_18_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.045     2.002 r  seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.146     2.148    seg_OBUF[6]_inst_i_12_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I1_O)        0.045     2.193 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.280     2.473    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.046     2.519 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.353     2.872    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     4.146 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.146    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.223ns  (logic 1.706ns (40.404%)  route 2.517ns (59.596%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw2_IBUF_inst/O
                         net (fo=16, routed)          1.449     1.679    sw2_IBUF
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.724 r  seg_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.233     1.957    seg_OBUF[6]_inst_i_18_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.045     2.002 r  seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.146     2.148    seg_OBUF[6]_inst_i_12_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I1_O)        0.045     2.193 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.271     2.464    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.045     2.509 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.417     2.926    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.297     4.223 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.223    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.258ns  (logic 1.707ns (40.080%)  route 2.551ns (59.920%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw2_IBUF_inst/O
                         net (fo=16, routed)          1.449     1.679    sw2_IBUF
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.724 r  seg_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.233     1.957    seg_OBUF[6]_inst_i_18_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.045     2.002 r  seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.146     2.148    seg_OBUF[6]_inst_i_12_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I1_O)        0.045     2.193 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.278     2.471    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.045     2.516 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.445     2.961    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.297     4.258 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.258    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.742ns  (logic 5.179ns (48.216%)  route 5.563ns (51.784%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X59Y17         FDPE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDPE (Prop_fdpe_C_Q)         0.456     5.605 r  FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          1.267     6.872    FSM_onehot_state_reg_n_0_[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.150     7.022 r  seg_OBUF[6]_inst_i_20/O
                         net (fo=4, routed)           0.842     7.864    seg_OBUF[6]_inst_i_20_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.332     8.196 r  seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.665     8.861    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.152     9.013 f  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.871     9.885    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.355    10.240 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.917    12.157    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    15.891 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.891    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.702ns  (logic 5.181ns (48.414%)  route 5.521ns (51.586%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X59Y17         FDPE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDPE (Prop_fdpe_C_Q)         0.456     5.605 r  FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          1.267     6.872    FSM_onehot_state_reg_n_0_[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.150     7.022 r  seg_OBUF[6]_inst_i_20/O
                         net (fo=4, routed)           0.842     7.864    seg_OBUF[6]_inst_i_20_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.332     8.196 f  seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.665     8.861    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.152     9.013 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.827     9.841    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.354    10.195 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.919    12.114    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.737    15.851 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.851    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.466ns  (logic 5.157ns (49.270%)  route 5.310ns (50.730%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X59Y17         FDPE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDPE (Prop_fdpe_C_Q)         0.456     5.605 r  FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          1.267     6.872    FSM_onehot_state_reg_n_0_[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.150     7.022 r  seg_OBUF[6]_inst_i_20/O
                         net (fo=4, routed)           0.842     7.864    seg_OBUF[6]_inst_i_20_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.332     8.196 f  seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.665     8.861    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.152     9.013 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.825     9.838    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I0_O)        0.354    10.192 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.711    11.903    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    15.616 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.616    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.429ns  (logic 4.920ns (47.178%)  route 5.509ns (52.822%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X59Y17         FDPE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDPE (Prop_fdpe_C_Q)         0.456     5.605 r  FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          1.267     6.872    FSM_onehot_state_reg_n_0_[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.150     7.022 r  seg_OBUF[6]_inst_i_20/O
                         net (fo=4, routed)           0.842     7.864    seg_OBUF[6]_inst_i_20_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.332     8.196 r  seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.665     8.861    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.152     9.013 f  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.871     9.885    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.326    10.211 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.864    12.074    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.579 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.579    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.373ns  (logic 4.936ns (47.586%)  route 5.437ns (52.414%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X59Y17         FDPE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDPE (Prop_fdpe_C_Q)         0.456     5.605 r  FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          1.267     6.872    FSM_onehot_state_reg_n_0_[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.150     7.022 r  seg_OBUF[6]_inst_i_20/O
                         net (fo=4, routed)           0.842     7.864    seg_OBUF[6]_inst_i_20_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.332     8.196 r  seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.665     8.861    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.152     9.013 f  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.827     9.841    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I2_O)        0.326    10.167 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.835    12.002    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.522 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.522    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.359ns  (logic 4.952ns (47.801%)  route 5.407ns (52.199%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X59Y17         FDPE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDPE (Prop_fdpe_C_Q)         0.456     5.605 r  FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          1.267     6.872    FSM_onehot_state_reg_n_0_[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.150     7.022 r  seg_OBUF[6]_inst_i_20/O
                         net (fo=4, routed)           0.842     7.864    seg_OBUF[6]_inst_i_20_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.332     8.196 f  seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.665     8.861    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.152     9.013 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.825     9.838    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I0_O)        0.326    10.164 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.809    11.972    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.508 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.508    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.335ns  (logic 4.951ns (47.909%)  route 5.383ns (52.091%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X59Y17         FDPE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDPE (Prop_fdpe_C_Q)         0.456     5.605 r  FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          1.267     6.872    FSM_onehot_state_reg_n_0_[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.150     7.022 r  seg_OBUF[6]_inst_i_20/O
                         net (fo=4, routed)           0.842     7.864    seg_OBUF[6]_inst_i_20_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.332     8.196 f  seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.665     8.861    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.152     9.013 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.803     9.816    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.326    10.142 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807    11.949    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.484 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.484    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bell_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.984ns  (logic 4.380ns (43.870%)  route 5.604ns (56.130%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  bell_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  bell_s_reg/Q
                         net (fo=2, routed)           0.877     6.543    bell_s
    SLICE_X58Y15         LUT2 (Prop_lut2_I1_O)        0.153     6.696 r  leds_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.727    11.423    leds_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         3.709    15.132 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.132    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bell_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.838ns  (logic 4.375ns (44.467%)  route 5.463ns (55.533%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  bell_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  bell_s_reg/Q
                         net (fo=2, routed)           0.877     6.543    bell_s
    SLICE_X58Y15         LUT2 (Prop_lut2_I1_O)        0.153     6.696 r  leds_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.586    11.282    leds_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         3.704    14.985 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.985    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bell_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.691ns  (logic 4.378ns (45.178%)  route 5.313ns (54.822%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  bell_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  bell_s_reg/Q
                         net (fo=2, routed)           0.877     6.543    bell_s
    SLICE_X58Y15         LUT2 (Prop_lut2_I1_O)        0.153     6.696 r  leds_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.435    11.131    leds_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.707    14.838 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.838    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mux_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.172ns  (logic 1.413ns (65.043%)  route 0.759ns (34.957%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X64Y19         FDCE                                         r  mux_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  mux_count_reg[0]/Q
                         net (fo=10, routed)          0.229     1.863    mux_count[0]
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.045     1.908 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.530     2.439    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.643 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.643    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.467ns (63.151%)  route 0.856ns (36.849%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  mux_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  mux_count_reg[1]/Q
                         net (fo=10, routed)          0.168     1.779    mux_count[1]
    SLICE_X63Y19         LUT4 (Prop_lut4_I2_O)        0.045     1.824 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.313     2.138    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.045     2.183 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.375     2.557    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.794 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.794    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.502ns (64.278%)  route 0.835ns (35.722%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  mux_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  mux_count_reg[1]/Q
                         net (fo=10, routed)          0.168     1.779    mux_count[1]
    SLICE_X63Y19         LUT4 (Prop_lut4_I2_O)        0.045     1.824 f  seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.313     2.138    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.042     2.180 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.353     2.533    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.806 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.806    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.397ns (59.149%)  route 0.965ns (40.851%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  mux_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  mux_count_reg[1]/Q
                         net (fo=10, routed)          0.469     2.080    mux_count[1]
    SLICE_X61Y20         LUT2 (Prop_lut2_I1_O)        0.045     2.125 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.496     2.621    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.833 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.833    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_on_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.455ns (61.523%)  route 0.910ns (38.477%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X59Y15         FDCE                                         r  flash_on_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  flash_on_s_reg/Q
                         net (fo=2, routed)           0.226     1.840    flash_on_s
    SLICE_X58Y15         LUT2 (Prop_lut2_I0_O)        0.044     1.884 r  leds_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          0.684     2.568    leds_OBUF[0]
    U3                   OBUF (Prop_obuf_I_O)         1.270     3.838 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.838    leds[11]
    U3                                                                r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.437ns (60.428%)  route 0.941ns (39.572%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  mux_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  mux_count_reg[1]/Q
                         net (fo=10, routed)          0.168     1.779    mux_count[1]
    SLICE_X63Y19         LUT4 (Prop_lut4_I2_O)        0.045     1.824 f  seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.374     2.198    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I0_O)        0.045     2.243 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.642    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.847 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.847    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_min_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.512ns (63.021%)  route 0.887ns (36.979%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  alarm_min_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  alarm_min_s_reg[5]/Q
                         net (fo=7, routed)           0.166     1.776    alarm_min_s_reg_n_0_[5]
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.821 f  seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.154     1.975    seg_OBUF[6]_inst_i_13_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I2_O)        0.045     2.020 f  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.194     2.214    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.045     2.259 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.374     2.632    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.868 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.868    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.470ns (60.634%)  route 0.955ns (39.366%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X64Y19         FDCE                                         r  mux_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     1.634 f  mux_count_reg[0]/Q
                         net (fo=10, routed)          0.475     2.110    mux_count[0]
    SLICE_X62Y19         LUT2 (Prop_lut2_I1_O)        0.044     2.154 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.479     2.633    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     3.895 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.895    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.500ns (60.371%)  route 0.985ns (39.629%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X64Y19         FDCE                                         r  mux_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  mux_count_reg[0]/Q
                         net (fo=10, routed)          0.514     2.148    mux_count[0]
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.046     2.194 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.470     2.665    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     3.955 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.955    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_min_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.497ns (60.187%)  route 0.990ns (39.813%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  alarm_min_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  alarm_min_s_reg[5]/Q
                         net (fo=7, routed)           0.166     1.776    alarm_min_s_reg_n_0_[5]
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.821 r  seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.154     1.975    seg_OBUF[6]_inst_i_13_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I2_O)        0.045     2.020 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.271     2.291    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.045     2.336 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.735    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.956 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.956    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_4hz_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.411ns  (logic 1.441ns (22.481%)  route 4.970ns (77.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=112, routed)         4.970     6.411    rst_IBUF
    SLICE_X58Y9          FDCE                                         f  count_4hz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.516     4.857    clk_IBUF_BUFG
    SLICE_X58Y9          FDCE                                         r  count_4hz_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_4hz_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.407ns  (logic 1.441ns (22.497%)  route 4.965ns (77.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=112, routed)         4.965     6.407    rst_IBUF
    SLICE_X59Y9          FDCE                                         f  count_4hz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.516     4.857    clk_IBUF_BUFG
    SLICE_X59Y9          FDCE                                         r  count_4hz_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_4hz_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.407ns  (logic 1.441ns (22.497%)  route 4.965ns (77.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=112, routed)         4.965     6.407    rst_IBUF
    SLICE_X59Y9          FDCE                                         f  count_4hz_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.516     4.857    clk_IBUF_BUFG
    SLICE_X59Y9          FDCE                                         r  count_4hz_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_4hz_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.407ns  (logic 1.441ns (22.497%)  route 4.965ns (77.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=112, routed)         4.965     6.407    rst_IBUF
    SLICE_X59Y9          FDCE                                         f  count_4hz_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.516     4.857    clk_IBUF_BUFG
    SLICE_X59Y9          FDCE                                         r  count_4hz_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_4hz_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.407ns  (logic 1.441ns (22.497%)  route 4.965ns (77.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=112, routed)         4.965     6.407    rst_IBUF
    SLICE_X59Y9          FDCE                                         f  count_4hz_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.516     4.857    clk_IBUF_BUFG
    SLICE_X59Y9          FDCE                                         r  count_4hz_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_4hz_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.407ns  (logic 1.441ns (22.497%)  route 4.965ns (77.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=112, routed)         4.965     6.407    rst_IBUF
    SLICE_X59Y9          FDCE                                         f  count_4hz_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.516     4.857    clk_IBUF_BUFG
    SLICE_X59Y9          FDCE                                         r  count_4hz_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_4hz_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.120ns  (logic 1.441ns (23.551%)  route 4.679ns (76.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=112, routed)         4.679     6.120    rst_IBUF
    SLICE_X59Y10         FDCE                                         f  count_4hz_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.516     4.857    clk_IBUF_BUFG
    SLICE_X59Y10         FDCE                                         r  count_4hz_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_4hz_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.120ns  (logic 1.441ns (23.551%)  route 4.679ns (76.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=112, routed)         4.679     6.120    rst_IBUF
    SLICE_X59Y10         FDCE                                         f  count_4hz_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.516     4.857    clk_IBUF_BUFG
    SLICE_X59Y10         FDCE                                         r  count_4hz_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_4hz_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.120ns  (logic 1.441ns (23.551%)  route 4.679ns (76.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=112, routed)         4.679     6.120    rst_IBUF
    SLICE_X59Y10         FDCE                                         f  count_4hz_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.516     4.857    clk_IBUF_BUFG
    SLICE_X59Y10         FDCE                                         r  count_4hz_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_4hz_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.120ns  (logic 1.441ns (23.551%)  route 4.679ns (76.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=112, routed)         4.679     6.120    rst_IBUF
    SLICE_X59Y10         FDCE                                         f  count_4hz_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.516     4.857    clk_IBUF_BUFG
    SLICE_X59Y10         FDCE                                         r  count_4hz_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.553ns  (logic 0.210ns (13.488%)  route 1.344ns (86.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=112, routed)         1.344     1.553    rst_IBUF
    SLICE_X59Y17         FDPE                                         f  FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X59Y17         FDPE                                         r  FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sw3_prev_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.553ns  (logic 0.210ns (13.488%)  route 1.344ns (86.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=112, routed)         1.344     1.553    rst_IBUF
    SLICE_X59Y17         FDCE                                         f  sw3_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  sw3_prev_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.558ns  (logic 0.210ns (13.450%)  route 1.348ns (86.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=112, routed)         1.348     1.558    rst_IBUF
    SLICE_X58Y17         FDCE                                         f  FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.558ns  (logic 0.210ns (13.450%)  route 1.348ns (86.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=112, routed)         1.348     1.558    rst_IBUF
    SLICE_X58Y17         FDCE                                         f  FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_1hz_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.558ns  (logic 0.210ns (13.450%)  route 1.348ns (86.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=112, routed)         1.348     1.558    rst_IBUF
    SLICE_X58Y17         FDCE                                         f  count_1hz_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  count_1hz_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_1hz_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.558ns  (logic 0.210ns (13.450%)  route 1.348ns (86.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=112, routed)         1.348     1.558    rst_IBUF
    SLICE_X58Y17         FDCE                                         f  count_1hz_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  count_1hz_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sw3_rising_edge_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.558ns  (logic 0.210ns (13.450%)  route 1.348ns (86.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=112, routed)         1.348     1.558    rst_IBUF
    SLICE_X58Y17         FDCE                                         f  sw3_rising_edge_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  sw3_rising_edge_reg/C

Slack:                    inf
  Source:                 sw4
                            (input port)
  Destination:            sw4_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.217ns (13.668%)  route 1.368ns (86.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw4 (IN)
                         net (fo=0)                   0.000     0.000    sw4
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw4_IBUF_inst/O
                         net (fo=3, routed)           1.368     1.585    sw4_IBUF
    SLICE_X61Y15         FDCE                                         r  sw4_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X61Y15         FDCE                                         r  sw4_prev_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_1hz_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.613ns  (logic 0.210ns (12.993%)  route 1.403ns (87.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=112, routed)         1.403     1.613    rst_IBUF
    SLICE_X58Y16         FDCE                                         f  count_1hz_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.857     1.984    clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  count_1hz_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_1hz_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.613ns  (logic 0.210ns (12.993%)  route 1.403ns (87.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=112, routed)         1.403     1.613    rst_IBUF
    SLICE_X58Y16         FDCE                                         f  count_1hz_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.857     1.984    clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  count_1hz_reg[18]/C





