// Seed: 1585901914
module module_0 (
    input logic id_0,
    input id_1,
    output reg id_2,
    output id_3,
    output id_4,
    input logic id_5,
    input logic id_6,
    output id_7,
    output id_8,
    input logic id_9,
    input id_10,
    input id_11,
    output logic id_12
);
  logic id_13;
  logic id_14, id_15;
  always @(id_14 or posedge id_13) begin
    id_4 <= id_11;
  end
  reg id_16 = id_11;
  always @(1'h0) begin
    id_4 <= {1, 1};
    id_2 <= ~id_0;
  end
endmodule
