// Seed: 4008902438
module module_0;
  tri0 id_1 = 1'b0;
  assign id_2 = 1;
  supply1 id_3 = id_1, id_4;
  assign id_1 = 1;
  if (!id_2) begin : LABEL_0
    assign id_3 = id_3;
    wire id_5;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_14 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  wire id_15;
endmodule
