$date
	Mon Mar 27 16:50:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sumador4_tb $end
$var wire 1 ! RCO $end
$var wire 4 " Q [3:0] $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % CLK $end
$var reg 1 & ENB $end
$var reg 2 ' MODO [1:0] $end
$var reg 1 ( RCI $end
$scope module dut $end
$var wire 4 ) A [3:0] $end
$var wire 4 * B [3:0] $end
$var wire 1 % CLK $end
$var wire 1 & ENB $end
$var wire 2 + MODO [1:0] $end
$var wire 1 ( RCI $end
$var wire 4 , negB [3:0] $end
$var reg 4 - Q [3:0] $end
$var reg 1 ! RCO $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx -
bx ,
b11 +
bx *
bx )
0(
b11 '
1&
0%
bx $
bx #
bx "
x!
$end
#5
b0 "
b0 -
1%
#10
b1101 ,
0%
b11 $
b11 *
b100 #
b100 )
b1 '
b1 +
#15
0!
b111 "
b111 -
1%
#20
b1111 ,
0%
b1 $
b1 *
b1111 #
b1111 )
#25
1!
b0 "
b0 -
1%
#30
b1110 ,
0%
b10 $
b10 *
b111 #
b111 )
#35
0!
b1001 "
b1001 -
1%
#40
0%
b11 '
b11 +
#45
b0 "
b0 -
1%
#50
b1101 ,
0%
b11 $
b11 *
b100 #
b100 )
b10 '
b10 +
#55
b1 "
b1 -
1%
#60
b1111 ,
0%
b1 $
b1 *
b1111 #
b1111 )
#65
b1110 "
b1110 -
1%
#70
b1000 ,
0%
b1000 $
b1000 *
b10 #
b10 )
#75
1!
b1010 "
b1010 -
1%
#80
b1101 ,
0%
b11 $
b11 *
b101 #
b101 )
b1 '
b1 +
#85
0!
b1000 "
b1000 -
1%
#90
0%
b0 '
b0 +
#95
1%
#100
b1111 ,
0%
b1 $
b1 *
b11 #
b11 )
b10 '
b10 +
#105
b10 "
b10 -
1%
#110
0%
0&
#115
1%
#120
0%
