# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../TTCS2/TTCS2.srcs/sources_1/new/COUNTER.vhd" \
"../../../../RX_UART.srcs/sources_1/new/FSM_RX.vhd" \
"../../../../RX_UART.srcs/sim_1/new/TB_FSM.vhd" \

# Do not sort compile order
nosort
