Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date              : Sun Feb 13 13:20:15 2022
| Host              : NLO running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file gtwizard_ultrascale_0_example_top_timing_summary_routed.rpt -pb gtwizard_ultrascale_0_example_top_timing_summary_routed.pb -rpx gtwizard_ultrascale_0_example_top_timing_summary_routed.rpx -warn_on_violation
| Design            : gtwizard_ultrascale_0_example_top
| Device            : xczu29dr-ffvf1760
| Speed File        : -2  PRODUCTION 1.29 12-02-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   12          
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.186        0.000                      0                 3182        0.006        0.000                      0                 3166        0.455        0.000                       0                  1659  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                ------------           ----------      --------------
clk_freerun                                                                                          {0.000 2.000}          4.000           250.000         
clk_mgtrefclk0_x0y2_p                                                                                {0.000 2.000}          4.000           250.000         
  qpll0outclk_out[0]                                                                                 {0.000 0.050}          0.100           10000.000       
    rxoutclk_out[0]                                                                                  {0.000 1.600}          3.200           312.500         
    txoutclk_out[0]                                                                                  {0.000 2.000}          4.000           250.000         
    txoutclkpcs_out[0]                                                                               {0.000 2.000}          4.000           250.000         
  qpll0outrefclk_out[0]                                                                              {0.000 2.000}          4.000           250.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}         50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_freerun                                                                                                2.308        0.000                      0                 1425        0.006        0.000                      0                 1425        1.468        0.000                       0                   928  
    rxoutclk_out[0]                                                                                        1.186        0.000                      0                  200        0.048        0.000                      0                  200        0.455        0.000                       0                   111  
    txoutclk_out[0]                                                                                        2.819        0.000                      0                  310        0.047        0.000                      0                  310        0.586        0.000                       0                   126  
    txoutclkpcs_out[0]                                                                                     2.386        0.000                      0                   34        0.422        0.000                      0                   34        1.725        0.000                       0                    15  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       11.171        0.000                      0                  992        0.018        0.000                      0                  992       24.468        0.000                       0                   479  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_freerun                                                                                               49.495        0.000                      0                    8                                                                        
clk_freerun                                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        3.570        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_freerun                                                                                          clk_freerun                                                                                                3.009        0.000                      0                  105        0.106        0.000                      0                  105  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       46.873        0.000                      0                  100        0.114        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                    clk_freerun                                                                                          
(none)                                                                                               clk_freerun                                                                                          clk_freerun                                                                                          
(none)                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_freerun                                                                                          
(none)                                                                                               rxoutclk_out[0]                                                                                      clk_freerun                                                                                          
(none)                                                                                               txoutclk_out[0]                                                                                      clk_freerun                                                                                          
(none)                                                                                               clk_freerun                                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  
(none)                                                                                                                                                                                                    rxoutclk_out[0]                                                                                      
(none)                                                                                               clk_freerun                                                                                          rxoutclk_out[0]                                                                                      
(none)                                                                                               rxoutclk_out[0]                                                                                      rxoutclk_out[0]                                                                                      
(none)                                                                                                                                                                                                    txoutclk_out[0]                                                                                      
(none)                                                                                               clk_freerun                                                                                          txoutclk_out[0]                                                                                      
(none)                                                                                               txoutclk_out[0]                                                                                      txoutclk_out[0]                                                                                      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               clk_freerun                                                                                                                                                                                               
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  
(none)                                                                                                                                                                                                    txoutclkpcs_out[0]                                                                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_freerun
  To Clock:  clk_freerun

Setup :            0  Failing Endpoints,  Worst Slack        2.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_freerun rise@4.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.584ns (35.653%)  route 1.054ns (64.347%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 6.878 - 4.000 ) 
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.510ns (routing 1.546ns, distribution 0.964ns)
  Clock Net Delay (Destination): 2.283ns (routing 1.406ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.510     3.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X60Y205        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y205        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.236     3.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X59Y203        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     3.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[14]_i_2/O
                         net (fo=6, routed)           0.186     4.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg
    SLICE_X59Y204        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.043     4.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X59Y204        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     4.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.348     4.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X62Y204        LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.100     4.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7/O
                         net (fo=1, routed)           0.190     4.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7_n_0
    SLICE_X62Y204        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
                         net (fo=1, routed)           0.051     5.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X62Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      4.000     4.000 r  
    AU17                                              0.000     4.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     4.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.283     6.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.473     7.351    
                         clock uncertainty           -0.035     7.315    
    SLICE_X62Y204        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_freerun rise@4.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.691ns (42.108%)  route 0.950ns (57.892%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 6.882 - 4.000 ) 
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.510ns (routing 1.546ns, distribution 0.964ns)
  Clock Net Delay (Destination): 2.287ns (routing 1.406ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.510     3.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X60Y205        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y205        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.236     3.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X59Y203        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     3.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[14]_i_2/O
                         net (fo=6, routed)           0.186     4.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg
    SLICE_X59Y204        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.043     4.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X59Y204        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     4.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.211     4.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X61Y204        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.135     4.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9/O
                         net (fo=1, routed)           0.207     4.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_n_0
    SLICE_X61Y204        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     4.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
                         net (fo=1, routed)           0.067     5.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_13
    SLICE_X61Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      4.000     4.000 r  
    AU17                                              0.000     4.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     4.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.287     6.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.473     7.355    
                         clock uncertainty           -0.035     7.319    
    SLICE_X61Y204        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.025     7.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_freerun rise@4.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.634ns (40.152%)  route 0.945ns (59.848%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 6.831 - 4.000 ) 
    Source Clock Delay      (SCD):    3.402ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.517ns (routing 1.546ns, distribution 0.971ns)
  Clock Net Delay (Destination): 2.236ns (routing 1.406ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.517     3.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X59Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y204        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/Q
                         net (fo=6, routed)           0.350     3.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X59Y204        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     3.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_12/O
                         net (fo=2, routed)           0.112     4.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_err_r_reg[0]_1
    SLICE_X59Y202        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     4.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_10/O
                         net (fo=2, routed)           0.096     4.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_10_n_0
    SLICE_X60Y203        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     4.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2/O
                         net (fo=23, routed)          0.172     4.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg_0
    SLICE_X60Y203        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     4.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1/O
                         net (fo=1, routed)           0.157     4.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1_n_0
    SLICE_X60Y202        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     4.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1/O
                         net (fo=1, routed)           0.058     4.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_8
    SLICE_X60Y202        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      4.000     4.000 r  
    AU17                                              0.000     4.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     4.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.236     6.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y202        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.471     7.301    
                         clock uncertainty           -0.035     7.266    
    SLICE_X60Y202        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          7.291    
                         arrival time                          -4.981    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/reg_do_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_freerun rise@4.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.445ns (29.315%)  route 1.073ns (70.685%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 6.830 - 4.000 ) 
    Source Clock Delay      (SCD):    3.445ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.560ns (routing 1.546ns, distribution 1.014ns)
  Clock Net Delay (Destination): 2.235ns (routing 1.406ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.560     3.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X62Y206        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y206        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=56, routed)          0.625     4.149    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/sl_iport_i[5]
    SLICE_X63Y211        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.301 r  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/reg_do[10]_i_5/O
                         net (fo=1, routed)           0.100     4.401    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/reg_do[10]_i_5_n_0
    SLICE_X62Y211        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.525 r  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/reg_do[10]_i_3/O
                         net (fo=1, routed)           0.299     4.824    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/reg_do[10]_i_3_n_0
    SLICE_X59Y208        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     4.914 r  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/reg_do[10]_i_1/O
                         net (fo=1, routed)           0.049     4.963    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/reg_do[10]
    SLICE_X59Y208        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/reg_do_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      4.000     4.000 r  
    AU17                                              0.000     4.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     4.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.235     6.830    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X59Y208        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/reg_do_reg[10]/C
                         clock pessimism              0.474     7.303    
                         clock uncertainty           -0.035     7.268    
    SLICE_X59Y208        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     7.293    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/reg_do_reg[10]
  -------------------------------------------------------------------
                         required time                          7.293    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.357ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_freerun rise@4.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.456ns (33.140%)  route 0.920ns (66.860%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 6.824 - 4.000 ) 
    Source Clock Delay      (SCD):    3.455ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.546ns, distribution 1.024ns)
  Clock Net Delay (Destination): 2.229ns (routing 1.406ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.570     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X62Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y207        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/Q
                         net (fo=3, routed)           0.197     3.731    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/sl_iport_i[15]
    SLICE_X62Y208        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     3.820 r  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1/O
                         net (fo=3, routed)           0.161     3.981    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1_n_0
    SLICE_X61Y207        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.130 f  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0/O
                         net (fo=3, routed)           0.095     4.225    gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/s_den_o
    SLICE_X61Y208        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     4.326 f  gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Read_int_i_5/O
                         net (fo=7, routed)           0.127     4.453    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]_2
    SLICE_X61Y211        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.038     4.491 r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1/O
                         net (fo=4, routed)           0.340     4.831    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      4.000     4.000 r  
    AU17                                              0.000     4.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     4.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.229     6.824    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/out
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]/C
                         clock pessimism              0.474     7.297    
                         clock uncertainty           -0.035     7.262    
    SLICE_X60Y213        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074     7.188    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -4.831    
  -------------------------------------------------------------------
                         slack                                  2.357    

Slack (MET) :             2.357ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_freerun rise@4.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.456ns (33.140%)  route 0.920ns (66.860%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 6.824 - 4.000 ) 
    Source Clock Delay      (SCD):    3.455ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.546ns, distribution 1.024ns)
  Clock Net Delay (Destination): 2.229ns (routing 1.406ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.570     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X62Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y207        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/Q
                         net (fo=3, routed)           0.197     3.731    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/sl_iport_i[15]
    SLICE_X62Y208        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     3.820 r  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1/O
                         net (fo=3, routed)           0.161     3.981    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1_n_0
    SLICE_X61Y207        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.130 f  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0/O
                         net (fo=3, routed)           0.095     4.225    gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/s_den_o
    SLICE_X61Y208        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     4.326 f  gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Read_int_i_5/O
                         net (fo=7, routed)           0.127     4.453    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]_2
    SLICE_X61Y211        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.038     4.491 r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1/O
                         net (fo=4, routed)           0.340     4.831    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      4.000     4.000 r  
    AU17                                              0.000     4.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     4.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.229     6.824    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/out
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg[1]/C
                         clock pessimism              0.474     7.297    
                         clock uncertainty           -0.035     7.262    
    SLICE_X60Y213        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074     7.188    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -4.831    
  -------------------------------------------------------------------
                         slack                                  2.357    

Slack (MET) :             2.357ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_freerun rise@4.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.456ns (33.140%)  route 0.920ns (66.860%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 6.824 - 4.000 ) 
    Source Clock Delay      (SCD):    3.455ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.546ns, distribution 1.024ns)
  Clock Net Delay (Destination): 2.229ns (routing 1.406ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.570     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X62Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y207        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/Q
                         net (fo=3, routed)           0.197     3.731    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/sl_iport_i[15]
    SLICE_X62Y208        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     3.820 r  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1/O
                         net (fo=3, routed)           0.161     3.981    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1_n_0
    SLICE_X61Y207        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.130 f  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0/O
                         net (fo=3, routed)           0.095     4.225    gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/s_den_o
    SLICE_X61Y208        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     4.326 f  gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Read_int_i_5/O
                         net (fo=7, routed)           0.127     4.453    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]_2
    SLICE_X61Y211        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.038     4.491 r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1/O
                         net (fo=4, routed)           0.340     4.831    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      4.000     4.000 r  
    AU17                                              0.000     4.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     4.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.229     6.824    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/out
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg[2]/C
                         clock pessimism              0.474     7.297    
                         clock uncertainty           -0.035     7.262    
    SLICE_X60Y213        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074     7.188    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -4.831    
  -------------------------------------------------------------------
                         slack                                  2.357    

Slack (MET) :             2.357ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_freerun rise@4.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.456ns (33.140%)  route 0.920ns (66.860%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 6.824 - 4.000 ) 
    Source Clock Delay      (SCD):    3.455ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.546ns, distribution 1.024ns)
  Clock Net Delay (Destination): 2.229ns (routing 1.406ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.570     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X62Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y207        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/Q
                         net (fo=3, routed)           0.197     3.731    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/sl_iport_i[15]
    SLICE_X62Y208        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     3.820 r  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1/O
                         net (fo=3, routed)           0.161     3.981    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1_n_0
    SLICE_X61Y207        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.130 f  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0/O
                         net (fo=3, routed)           0.095     4.225    gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/s_den_o
    SLICE_X61Y208        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     4.326 f  gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Read_int_i_5/O
                         net (fo=7, routed)           0.127     4.453    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]_2
    SLICE_X61Y211        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.038     4.491 r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1/O
                         net (fo=4, routed)           0.340     4.831    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      4.000     4.000 r  
    AU17                                              0.000     4.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     4.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.229     6.824    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/out
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out_reg[3]/C
                         clock pessimism              0.474     7.297    
                         clock uncertainty           -0.035     7.262    
    SLICE_X60Y213        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074     7.188    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -4.831    
  -------------------------------------------------------------------
                         slack                                  2.357    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_freerun rise@4.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.620ns (39.390%)  route 0.954ns (60.610%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 6.878 - 4.000 ) 
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.510ns (routing 1.546ns, distribution 0.964ns)
  Clock Net Delay (Destination): 2.283ns (routing 1.406ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.510     3.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X60Y205        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y205        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.236     3.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X59Y203        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     3.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[14]_i_2/O
                         net (fo=6, routed)           0.186     4.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg
    SLICE_X59Y204        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.043     4.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X59Y204        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     4.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.348     4.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X62Y204        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     4.731 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5/O
                         net (fo=1, routed)           0.093     4.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5_n_0
    SLICE_X62Y204        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     4.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1/O
                         net (fo=1, routed)           0.048     4.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_9
    SLICE_X62Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      4.000     4.000 r  
    AU17                                              0.000     4.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     4.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.283     6.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.473     7.351    
                         clock uncertainty           -0.035     7.315    
    SLICE_X62Y204        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025     7.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_freerun rise@4.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.526ns (36.706%)  route 0.907ns (63.294%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 6.831 - 4.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.502ns (routing 1.546ns, distribution 0.956ns)
  Clock Net Delay (Destination): 2.236ns (routing 1.406ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.502     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X55Y205        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y205        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=11, routed)          0.327     3.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/EMPTY_O
    SLICE_X59Y202        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     3.918 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state[2]_i_2/O
                         net (fo=2, routed)           0.106     4.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[16]
    SLICE_X59Y204        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     4.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.043     4.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X59Y204        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     4.289 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.171     4.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X60Y203        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     4.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.260     4.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X60Y202        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      4.000     4.000 r  
    AU17                                              0.000     4.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     4.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.236     6.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y202        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.471     7.301    
                         clock uncertainty           -0.035     7.266    
    SLICE_X60Y202        FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     7.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          7.205    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  2.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/reg_test_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_freerun rise@0.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.059ns (26.339%)  route 0.165ns (73.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Net Delay (Source):      2.238ns (routing 1.406ns, distribution 0.832ns)
  Clock Net Delay (Destination): 2.578ns (routing 1.546ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.238     2.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X59Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y207        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=2, routed)           0.165     3.057    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/sl_iport_i[21]
    SLICE_X61Y209        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/reg_test_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.578     3.463    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X61Y209        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/reg_test_reg[0]/C
                         clock pessimism             -0.474     2.989    
    SLICE_X61Y209        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.050    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/reg_test_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/i_in_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/i_in_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_freerun rise@0.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.059ns (45.038%)  route 0.072ns (54.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    2.826ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Net Delay (Source):      2.231ns (routing 1.406ns, distribution 0.825ns)
  Clock Net Delay (Destination): 2.518ns (routing 1.546ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.231     2.826    bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/clk_in
    SLICE_X58Y211        FDRE                                         r  bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/i_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y211        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.885 r  bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/i_in_sync3_reg/Q
                         net (fo=1, routed)           0.072     2.957    bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/i_in_sync3
    SLICE_X58Y212        FDRE                                         r  bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/i_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.518     3.403    bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/clk_in
    SLICE_X58Y212        FDRE                                         r  bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/i_in_out_reg/C
                         clock pessimism             -0.527     2.876    
    SLICE_X58Y212        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.938    bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/i_in_out_reg
  -------------------------------------------------------------------
                         required time                         -2.938    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_freerun rise@0.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.112ns (58.947%)  route 0.078ns (41.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Net Delay (Source):      2.226ns (routing 1.406ns, distribution 0.820ns)
  Clock Net Delay (Destination): 2.509ns (routing 1.546ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.226     2.821    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y218        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y218        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.880 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/Q
                         net (fo=9, routed)           0.069     2.949    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]
    SLICE_X57Y218        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.053     3.002 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[2]_i_1/O
                         net (fo=1, routed)           0.009     3.011    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[2]_i_1_n_0
    SLICE_X57Y218        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.509     3.394    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X57Y218        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[2]/C
                         clock pessimism             -0.471     2.923    
    SLICE_X57Y218        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.985    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_freerun rise@0.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.112ns (58.947%)  route 0.078ns (41.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Net Delay (Source):      2.226ns (routing 1.406ns, distribution 0.820ns)
  Clock Net Delay (Destination): 2.509ns (routing 1.546ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.226     2.821    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y218        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y218        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.880 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/Q
                         net (fo=9, routed)           0.069     2.949    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]
    SLICE_X57Y218        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.053     3.002 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[4]_i_1/O
                         net (fo=1, routed)           0.009     3.011    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[4]
    SLICE_X57Y218        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.509     3.394    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X57Y218        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]/C
                         clock pessimism             -0.471     2.923    
    SLICE_X57Y218        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.985    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/reg_test_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_freerun rise@0.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.059ns (29.648%)  route 0.140ns (70.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Net Delay (Source):      2.226ns (routing 1.406ns, distribution 0.820ns)
  Clock Net Delay (Destination): 2.515ns (routing 1.546ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.226     2.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X57Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y208        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/Q
                         net (fo=2, routed)           0.140     3.020    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/sl_iport_i[32]
    SLICE_X59Y210        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/reg_test_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.515     3.400    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X59Y210        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/reg_test_reg[11]/C
                         clock pessimism             -0.471     2.929    
    SLICE_X59Y210        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.989    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/reg_test_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_freerun rise@0.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.090ns (56.250%)  route 0.070ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.819ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Net Delay (Source):      2.224ns (routing 1.406ns, distribution 0.818ns)
  Clock Net Delay (Destination): 2.524ns (routing 1.546ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.224     2.819    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X57Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y215        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.877 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg/Q
                         net (fo=3, routed)           0.061     2.938    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/gtwiz_reset_tx_pll_and_datapath_dly
    SLICE_X57Y217        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.032     2.970 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_tx[1]_i_1/O
                         net (fo=1, routed)           0.009     2.979    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx__0[1]
    SLICE_X57Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.524     3.409    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X57Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                         clock pessimism             -0.526     2.883    
    SLICE_X57Y217        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.945    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_freerun rise@0.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Net Delay (Source):      1.377ns (routing 0.848ns, distribution 0.529ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.943ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.377     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X55Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y207        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.059     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q[2]_6[3]
    SLICE_X55Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.545     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X55Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.377     1.721    
    SLICE_X55Y206        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_freerun rise@0.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.061ns (46.212%)  route 0.071ns (53.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Net Delay (Source):      2.228ns (routing 1.406ns, distribution 0.822ns)
  Clock Net Delay (Destination): 2.500ns (routing 1.546ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.228     2.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y205        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=3, routed)           0.071     2.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X55Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.500     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.529     2.855    
    SLICE_X55Y206        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.917    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_freerun rise@0.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.059ns (64.835%)  route 0.032ns (35.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Net Delay (Source):      1.376ns (routing 0.848ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.943ns, distribution 0.604ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.376     1.706    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y213        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y213        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.745 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/Q
                         net (fo=8, routed)           0.026     1.771    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all[0]
    SLICE_X55Y213        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     1.791 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_2/O
                         net (fo=1, routed)           0.006     1.797    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all__0[2]
    SLICE_X55Y213        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.547     2.101    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y213        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/C
                         clock pessimism             -0.389     1.712    
    SLICE_X55Y213        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.759    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_freerun rise@0.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Net Delay (Source):      1.390ns (routing 0.848ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.943ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.390     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y199        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.027     1.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]
    SLICE_X58Y199        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     1.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.006     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X58Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.565     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.393     1.726    
    SLICE_X58Y199        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_freerun
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { hb_gtwiz_reset_clk_freerun_in }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         4.000       2.710      BUFGCE_X0Y23   bufg_clk_freerun_inst/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X60Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[49]/S
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.079ns (4.362%)  route 1.732ns (95.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 5.002 - 3.200 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.806ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.734ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.764     1.980    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y232        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.059 r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/Q
                         net (fo=96, routed)          1.732     3.791    example_checking_inst0/prbs_any_chk_inst/rst_out
    SLICE_X2Y249         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[49]/S
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     3.200 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     3.279    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.393 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.609     5.002    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y249         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[49]/C
                         clock pessimism              0.095     5.097    
                         clock uncertainty           -0.046     5.051    
    SLICE_X2Y249         FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.074     4.977    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[49]
  -------------------------------------------------------------------
                         required time                          4.977    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[52]/S
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.079ns (4.362%)  route 1.732ns (95.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 5.002 - 3.200 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.806ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.734ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.764     1.980    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y232        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.059 r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/Q
                         net (fo=96, routed)          1.732     3.791    example_checking_inst0/prbs_any_chk_inst/rst_out
    SLICE_X2Y249         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[52]/S
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     3.200 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     3.279    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.393 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.609     5.002    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y249         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[52]/C
                         clock pessimism              0.095     5.097    
                         clock uncertainty           -0.046     5.051    
    SLICE_X2Y249         FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.074     4.977    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[52]
  -------------------------------------------------------------------
                         required time                          4.977    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[57]/S
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.079ns (4.362%)  route 1.732ns (95.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 5.002 - 3.200 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.806ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.734ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.764     1.980    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y232        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.059 r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/Q
                         net (fo=96, routed)          1.732     3.791    example_checking_inst0/prbs_any_chk_inst/rst_out
    SLICE_X2Y249         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[57]/S
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     3.200 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     3.279    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.393 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.609     5.002    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y249         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[57]/C
                         clock pessimism              0.095     5.097    
                         clock uncertainty           -0.046     5.051    
    SLICE_X2Y249         FDSE (Setup_CFF_SLICEL_C_S)
                                                     -0.074     4.977    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[57]
  -------------------------------------------------------------------
                         required time                          4.977    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[60]/S
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.079ns (4.362%)  route 1.732ns (95.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 5.002 - 3.200 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.806ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.734ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.764     1.980    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y232        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.059 r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/Q
                         net (fo=96, routed)          1.732     3.791    example_checking_inst0/prbs_any_chk_inst/rst_out
    SLICE_X2Y249         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[60]/S
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     3.200 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     3.279    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.393 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.609     5.002    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y249         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[60]/C
                         clock pessimism              0.095     5.097    
                         clock uncertainty           -0.046     5.051    
    SLICE_X2Y249         FDSE (Setup_CFF2_SLICEL_C_S)
                                                     -0.074     4.977    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[60]
  -------------------------------------------------------------------
                         required time                          4.977    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[63]/S
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.079ns (4.362%)  route 1.732ns (95.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 5.002 - 3.200 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.806ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.734ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.764     1.980    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y232        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.059 r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/Q
                         net (fo=96, routed)          1.732     3.791    example_checking_inst0/prbs_any_chk_inst/rst_out
    SLICE_X2Y249         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[63]/S
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     3.200 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     3.279    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.393 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.609     5.002    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y249         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[63]/C
                         clock pessimism              0.095     5.097    
                         clock uncertainty           -0.046     5.051    
    SLICE_X2Y249         FDSE (Setup_BFF_SLICEL_C_S)
                                                     -0.074     4.977    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[63]
  -------------------------------------------------------------------
                         required time                          4.977    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.079ns (4.362%)  route 1.732ns (95.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 5.002 - 3.200 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.806ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.734ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.764     1.980    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y232        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.059 r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/Q
                         net (fo=96, routed)          1.732     3.791    example_checking_inst0/prbs_any_chk_inst/rst_out
    SLICE_X2Y249         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     3.200 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     3.279    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.393 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.609     5.002    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y249         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[7]/C
                         clock pessimism              0.095     5.097    
                         clock uncertainty           -0.046     5.051    
    SLICE_X2Y249         FDSE (Setup_AFF_SLICEL_C_S)
                                                     -0.074     4.977    example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          4.977    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.079ns (4.365%)  route 1.731ns (95.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 5.004 - 3.200 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.806ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.734ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.764     1.980    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y232        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.059 r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/Q
                         net (fo=96, routed)          1.731     3.790    example_checking_inst0/prbs_any_chk_inst/rst_out
    SLICE_X2Y249         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     3.200 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     3.279    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.393 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.611     5.004    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y249         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[11]/C
                         clock pessimism              0.095     5.099    
                         clock uncertainty           -0.046     5.053    
    SLICE_X2Y249         FDSE (Setup_HFF_SLICEL_C_S)
                                                     -0.074     4.979    example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          4.979    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.079ns (4.365%)  route 1.731ns (95.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 5.004 - 3.200 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.806ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.734ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.764     1.980    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y232        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.059 r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/Q
                         net (fo=96, routed)          1.731     3.790    example_checking_inst0/prbs_any_chk_inst/rst_out
    SLICE_X2Y249         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     3.200 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     3.279    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.393 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.611     5.004    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y249         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[1]/C
                         clock pessimism              0.095     5.099    
                         clock uncertainty           -0.046     5.053    
    SLICE_X2Y249         FDSE (Setup_GFF_SLICEL_C_S)
                                                     -0.074     4.979    example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.979    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.079ns (4.478%)  route 1.685ns (95.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 5.003 - 3.200 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.806ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.734ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.764     1.980    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y232        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.059 r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/Q
                         net (fo=96, routed)          1.685     3.744    example_checking_inst0/prbs_any_chk_inst/rst_out
    SLICE_X2Y247         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     3.200 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     3.279    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.393 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.610     5.003    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y247         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[18]/C
                         clock pessimism              0.095     5.098    
                         clock uncertainty           -0.046     5.052    
    SLICE_X2Y247         FDSE (Setup_CFF_SLICEL_C_S)
                                                     -0.074     4.978    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[18]
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.079ns (4.478%)  route 1.685ns (95.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 5.003 - 3.200 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.806ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.734ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.764     1.980    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y232        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.059 r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/Q
                         net (fo=96, routed)          1.685     3.744    example_checking_inst0/prbs_any_chk_inst/rst_out
    SLICE_X2Y247         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     3.200 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     3.279    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.393 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.610     5.003    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y247         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[21]/C
                         clock pessimism              0.095     5.098    
                         clock uncertainty           -0.046     5.052    
    SLICE_X2Y247         FDSE (Setup_CFF2_SLICEL_C_S)
                                                     -0.074     4.978    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[21]
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                  1.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.072ns (71.287%)  route 0.029ns (28.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.008ns (routing 0.443ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.491ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.008     1.134    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X4Y246         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y246         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.173 r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[14]/Q
                         net (fo=2, routed)           0.023     1.196    example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg_n_0_[14]
    SLICE_X4Y246         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.033     1.229 r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT[17]_i_1/O
                         net (fo=1, routed)           0.006     1.235    example_checking_inst0/prbs_any_chk_inst/prbs_xor_b051_out
    SLICE_X4Y246         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.137     1.277    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X4Y246         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[17]/C
                         clock pessimism             -0.137     1.140    
    SLICE_X4Y246         FDSE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.187    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.072ns (71.287%)  route 0.029ns (28.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.002ns (routing 0.443ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.491ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.002     1.128    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y244         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y244         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.167 r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[28]/Q
                         net (fo=2, routed)           0.023     1.190    example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg_n_0_[28]
    SLICE_X2Y244         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.223 r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT[3]_i_1/O
                         net (fo=1, routed)           0.006     1.229    example_checking_inst0/prbs_any_chk_inst/prbs_xor_b09_out
    SLICE_X2Y244         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.130     1.270    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y244         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[3]/C
                         clock pessimism             -0.136     1.134    
    SLICE_X2Y244         FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.181    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.072ns (71.287%)  route 0.029ns (28.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.005ns (routing 0.443ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.491ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.005     1.131    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y245         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y245         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.170 r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[27]/Q
                         net (fo=2, routed)           0.023     1.193    example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg_n_0_[27]
    SLICE_X2Y245         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.033     1.226 r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT[4]_i_1/O
                         net (fo=1, routed)           0.006     1.232    example_checking_inst0/prbs_any_chk_inst/prbs_xor_b012_out
    SLICE_X2Y245         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.133     1.273    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y245         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[4]/C
                         clock pessimism             -0.136     1.137    
    SLICE_X2Y245         FDSE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.184    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.072ns (71.287%)  route 0.029ns (28.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.001ns (routing 0.443ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.491ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.001     1.127    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X3Y245         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y245         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.166 r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[26]/Q
                         net (fo=2, routed)           0.023     1.189    example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg_n_0_[26]
    SLICE_X3Y245         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.033     1.222 r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT[5]_i_1/O
                         net (fo=1, routed)           0.006     1.228    example_checking_inst0/prbs_any_chk_inst/prbs_xor_b015_out
    SLICE_X3Y245         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.128     1.268    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X3Y245         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[5]/C
                         clock pessimism             -0.135     1.133    
    SLICE_X3Y245         FDSE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.180    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.111ns (50.000%)  route 0.111ns (50.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      1.615ns (routing 0.734ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.806ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.615     1.808    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y248         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y248         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.866 r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[12]/Q
                         net (fo=2, routed)           0.102     1.968    example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg_n_0_[12]
    SLICE_X4Y246         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.053     2.021 r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT[16]_i_1/O
                         net (fo=1, routed)           0.009     2.030    example_checking_inst0/prbs_any_chk_inst/prbs_xor_b048_out
    SLICE_X4Y246         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.842     2.058    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X4Y246         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[16]/C
                         clock pessimism             -0.139     1.919    
    SLICE_X4Y246         FDSE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.981    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.061ns (39.869%)  route 0.092ns (60.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      1.004ns (routing 0.443ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.491ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.004     1.130    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y249         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y249         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.169 r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[11]/Q
                         net (fo=2, routed)           0.076     1.245    example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg_n_0_[11]
    SLICE_X3Y247         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     1.267 r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT[20]_i_1/O
                         net (fo=1, routed)           0.016     1.283    example_checking_inst0/prbs_any_chk_inst/prbs_xor_b060_out
    SLICE_X3Y247         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.132     1.272    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X3Y247         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[20]/C
                         clock pessimism             -0.091     1.181    
    SLICE_X3Y247         FDSE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.227    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.097ns (59.509%)  route 0.066ns (40.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      1.001ns (routing 0.443ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.491ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.001     1.127    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X3Y247         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y247         FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.166 r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[3]/Q
                         net (fo=2, routed)           0.060     1.226    example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[3]_0
    SLICE_X2Y247         LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.058     1.284 r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT[25]_i_1/O
                         net (fo=1, routed)           0.006     1.290    example_checking_inst0/prbs_any_chk_inst/prbs_xor_b075_out
    SLICE_X2Y247         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.133     1.273    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y247         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[25]/C
                         clock pessimism             -0.091     1.182    
    SLICE_X2Y247         FDSE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.229    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.074ns (65.487%)  route 0.039ns (34.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.002ns (routing 0.443ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.491ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.002     1.128    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y244         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y244         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.167 r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[28]/Q
                         net (fo=2, routed)           0.023     1.190    example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg_n_0_[28]
    SLICE_X2Y244         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     1.225 r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT[0]_i_1/O
                         net (fo=1, routed)           0.016     1.241    example_checking_inst0/prbs_any_chk_inst/prbs_xor_b0
    SLICE_X2Y244         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.130     1.270    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y244         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[0]/C
                         clock pessimism             -0.136     1.134    
    SLICE_X2Y244         FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.180    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.071ns (57.724%)  route 0.052ns (42.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      1.001ns (routing 0.443ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.491ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.001     1.127    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X3Y247         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y247         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.166 r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[5]/Q
                         net (fo=2, routed)           0.046     1.212    example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg_n_0_[5]
    SLICE_X3Y247         LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.032     1.244 r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT[23]_i_1/O
                         net (fo=1, routed)           0.006     1.250    example_checking_inst0/prbs_any_chk_inst/prbs_xor_b069_out
    SLICE_X3Y247         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.132     1.272    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X3Y247         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[23]/C
                         clock pessimism             -0.130     1.142    
    SLICE_X3Y247         FDSE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.189    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.074ns (64.912%)  route 0.040ns (35.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.008ns (routing 0.443ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.491ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.008     1.134    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X4Y246         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y246         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.173 r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[14]/Q
                         net (fo=2, routed)           0.023     1.196    example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg_n_0_[14]
    SLICE_X4Y246         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     1.231 r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT[14]_i_1/O
                         net (fo=1, routed)           0.017     1.248    example_checking_inst0/prbs_any_chk_inst/prbs_xor_b042_out
    SLICE_X4Y246         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.137     1.277    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X4Y246         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[14]/C
                         clock pessimism             -0.137     1.140    
    SLICE_X4Y246         FDSE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.186    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      1.954         3.200       1.246      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.954         3.200       1.246      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.290         3.200       1.910      BUFG_GT_X0Y101      example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     FDSE/C                   n/a                      0.550         3.200       2.650      SLICE_X2Y244        example_checking_inst0/prbs_match_out_reg_inv/C
Min Period        n/a     FDPE/C                   n/a                      0.550         3.200       2.650      SLICE_X50Y232       example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/C
Min Period        n/a     FDPE/C                   n/a                      0.550         3.200       2.650      SLICE_X50Y232       example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
Min Period        n/a     FDPE/C                   n/a                      0.550         3.200       2.650      SLICE_X50Y232       example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync1_reg/C
Min Period        n/a     FDPE/C                   n/a                      0.550         3.200       2.650      SLICE_X50Y232       example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync2_reg/C
Min Period        n/a     FDPE/C                   n/a                      0.550         3.200       2.650      SLICE_X50Y232       example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync3_reg/C
Min Period        n/a     FDSE/C                   n/a                      0.550         3.200       2.650      SLICE_X2Y244        example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[0]/C
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         1.600       0.720      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         1.600       0.720      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         1.600       0.720      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         1.600       0.720      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    FDSE/C                   n/a                      0.275         1.600       1.325      SLICE_X2Y244        example_checking_inst0/prbs_match_out_reg_inv/C
Low Pulse Width   Fast    FDSE/C                   n/a                      0.275         1.600       1.325      SLICE_X2Y244        example_checking_inst0/prbs_match_out_reg_inv/C
Low Pulse Width   Slow    FDPE/C                   n/a                      0.275         1.600       1.325      SLICE_X50Y232       example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/C
Low Pulse Width   Fast    FDPE/C                   n/a                      0.275         1.600       1.325      SLICE_X50Y232       example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/C
Low Pulse Width   Slow    FDPE/C                   n/a                      0.275         1.600       1.325      SLICE_X50Y232       example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
Low Pulse Width   Fast    FDPE/C                   n/a                      0.275         1.600       1.325      SLICE_X50Y232       example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         1.600       0.720      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         1.600       0.720      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         1.600       0.720      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         1.600       0.720      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    FDSE/C                   n/a                      0.275         1.600       1.325      SLICE_X2Y244        example_checking_inst0/prbs_match_out_reg_inv/C
High Pulse Width  Fast    FDSE/C                   n/a                      0.275         1.600       1.325      SLICE_X2Y244        example_checking_inst0/prbs_match_out_reg_inv/C
High Pulse Width  Slow    FDPE/C                   n/a                      0.275         1.600       1.325      SLICE_X50Y232       example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/C
High Pulse Width  Fast    FDPE/C                   n/a                      0.275         1.600       1.325      SLICE_X50Y232       example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/C
High Pulse Width  Slow    FDPE/C                   n/a                      0.275         1.600       1.325      SLICE_X50Y232       example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
High Pulse Width  Fast    FDPE/C                   n/a                      0.275         1.600       1.325      SLICE_X50Y232       example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.478         0.023       0.455      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.011       0.514      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.847         0.010       0.837      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.881         0.022       0.859      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[55]/S
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.079ns (7.799%)  route 0.934ns (92.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 5.879 - 4.000 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.885ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.803ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.861     2.076    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y243        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.155 r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/Q
                         net (fo=111, routed)         0.934     3.089    example_stimulus_inst0/prbs_any_gen_inst/rst_out
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[55]/S
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     4.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     4.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.687     5.879    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[55]/C
                         clock pessimism              0.150     6.029    
                         clock uncertainty           -0.046     5.982    
    SLICE_X1Y247         FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.074     5.908    example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[55]
  -------------------------------------------------------------------
                         required time                          5.908    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[58]/S
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.079ns (7.799%)  route 0.934ns (92.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 5.879 - 4.000 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.885ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.803ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.861     2.076    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y243        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.155 r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/Q
                         net (fo=111, routed)         0.934     3.089    example_stimulus_inst0/prbs_any_gen_inst/rst_out
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[58]/S
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     4.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     4.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.687     5.879    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[58]/C
                         clock pessimism              0.150     6.029    
                         clock uncertainty           -0.046     5.982    
    SLICE_X1Y247         FDSE (Setup_CFF_SLICEM_C_S)
                                                     -0.074     5.908    example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[58]
  -------------------------------------------------------------------
                         required time                          5.908    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[73]/S
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.079ns (7.799%)  route 0.934ns (92.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 5.879 - 4.000 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.885ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.803ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.861     2.076    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y243        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.155 r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/Q
                         net (fo=111, routed)         0.934     3.089    example_stimulus_inst0/prbs_any_gen_inst/rst_out
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[73]/S
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     4.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     4.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.687     5.879    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[73]/C
                         clock pessimism              0.150     6.029    
                         clock uncertainty           -0.046     5.982    
    SLICE_X1Y247         FDSE (Setup_BFF_SLICEM_C_S)
                                                     -0.074     5.908    example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[73]
  -------------------------------------------------------------------
                         required time                          5.908    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[76]/S
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.079ns (7.799%)  route 0.934ns (92.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 5.879 - 4.000 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.885ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.803ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.861     2.076    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y243        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.155 r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/Q
                         net (fo=111, routed)         0.934     3.089    example_stimulus_inst0/prbs_any_gen_inst/rst_out
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[76]/S
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     4.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     4.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.687     5.879    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[76]/C
                         clock pessimism              0.150     6.029    
                         clock uncertainty           -0.046     5.982    
    SLICE_X1Y247         FDSE (Setup_AFF_SLICEM_C_S)
                                                     -0.074     5.908    example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[76]
  -------------------------------------------------------------------
                         required time                          5.908    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.079ns (7.799%)  route 0.934ns (92.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 5.879 - 4.000 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.885ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.803ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.861     2.076    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y243        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.155 r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/Q
                         net (fo=111, routed)         0.934     3.089    example_stimulus_inst0/prbs_any_gen_inst/rst_out
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     4.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     4.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.687     5.879    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[22]/C
                         clock pessimism              0.150     6.029    
                         clock uncertainty           -0.046     5.982    
    SLICE_X1Y247         FDSE (Setup_CFF2_SLICEM_C_S)
                                                     -0.074     5.908    example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          5.908    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.079ns (7.799%)  route 0.934ns (92.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 5.879 - 4.000 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.885ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.803ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.861     2.076    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y243        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.155 r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/Q
                         net (fo=111, routed)         0.934     3.089    example_stimulus_inst0/prbs_any_gen_inst/rst_out
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     4.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     4.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.687     5.879    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[25]/C
                         clock pessimism              0.150     6.029    
                         clock uncertainty           -0.046     5.982    
    SLICE_X1Y247         FDSE (Setup_DFF2_SLICEM_C_S)
                                                     -0.074     5.908    example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          5.908    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.079ns (7.799%)  route 0.934ns (92.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 5.879 - 4.000 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.885ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.803ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.861     2.076    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y243        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.155 r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/Q
                         net (fo=111, routed)         0.934     3.089    example_stimulus_inst0/prbs_any_gen_inst/rst_out
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     4.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     4.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.687     5.879    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[4]/C
                         clock pessimism              0.150     6.029    
                         clock uncertainty           -0.046     5.982    
    SLICE_X1Y247         FDSE (Setup_AFF2_SLICEM_C_S)
                                                     -0.074     5.908    example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.908    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.079ns (7.799%)  route 0.934ns (92.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 5.879 - 4.000 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.885ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.803ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.861     2.076    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y243        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.155 r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/Q
                         net (fo=111, routed)         0.934     3.089    example_stimulus_inst0/prbs_any_gen_inst/rst_out
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     4.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     4.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.687     5.879    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[7]/C
                         clock pessimism              0.150     6.029    
                         clock uncertainty           -0.046     5.982    
    SLICE_X1Y247         FDSE (Setup_BFF2_SLICEM_C_S)
                                                     -0.074     5.908    example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.908    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[49]/S
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.079ns (7.822%)  route 0.931ns (92.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 5.878 - 4.000 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.885ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.803ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.861     2.076    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y243        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.155 r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/Q
                         net (fo=111, routed)         0.931     3.086    example_stimulus_inst0/prbs_any_gen_inst/rst_out
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[49]/S
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     4.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     4.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.686     5.878    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[49]/C
                         clock pessimism              0.150     6.028    
                         clock uncertainty           -0.046     5.981    
    SLICE_X1Y247         FDSE (Setup_HFF_SLICEM_C_S)
                                                     -0.074     5.907    example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[49]
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[31]/S
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.079ns (7.822%)  route 0.931ns (92.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 5.878 - 4.000 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.885ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.803ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.861     2.076    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y243        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.155 r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/Q
                         net (fo=111, routed)         0.931     3.086    example_stimulus_inst0/prbs_any_gen_inst/rst_out
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[31]/S
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     4.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     4.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.686     5.878    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[31]/C
                         clock pessimism              0.150     6.028    
                         clock uncertainty           -0.046     5.981    
    SLICE_X1Y247         FDSE (Setup_HFF2_SLICEM_C_S)
                                                     -0.074     5.907    example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  2.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.061ns (41.216%)  route 0.087ns (58.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      1.043ns (routing 0.482ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.539ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.043     1.168    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X0Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y247         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.207 r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[9]/Q
                         net (fo=9, routed)           0.079     1.286    example_stimulus_inst0/prbs_any_gen_inst/p_0_in280_in[1]
    SLICE_X1Y246         LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     1.308 r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg[5]_i_1/O
                         net (fo=1, routed)           0.008     1.316    example_stimulus_inst0/prbs_any_gen_inst/prbs_msb_75
    SLICE_X1Y246         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.181     1.320    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X1Y246         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[5]/C
                         clock pessimism             -0.098     1.222    
    SLICE_X1Y246         FDSE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.269    example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[47]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.063ns (42.000%)  route 0.087ns (58.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      1.043ns (routing 0.482ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.539ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.043     1.168    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X0Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y247         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.207 r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[9]/Q
                         net (fo=9, routed)           0.078     1.285    example_stimulus_inst0/prbs_any_gen_inst/p_0_in280_in[1]
    SLICE_X1Y246         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     1.309 r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT[47]_i_1/O
                         net (fo=1, routed)           0.009     1.318    example_stimulus_inst0/prbs_any_gen_inst/prbs_xor_b0142_out
    SLICE_X1Y246         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.181     1.320    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X1Y246         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[47]/C
                         clock pessimism             -0.098     1.222    
    SLICE_X1Y246         FDSE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.269    example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.061ns (40.397%)  route 0.090ns (59.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      1.043ns (routing 0.482ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.539ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.043     1.168    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X0Y244         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y244         FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.208 r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[27]/Q
                         net (fo=12, routed)          0.083     1.291    example_stimulus_inst0/prbs_any_gen_inst/p_0_in240_in[3]
    SLICE_X1Y245         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.021     1.312 r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg[20]_i_1/O
                         net (fo=1, routed)           0.007     1.319    example_stimulus_inst0/prbs_any_gen_inst/prbs_msb_60
    SLICE_X1Y245         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.177     1.316    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X1Y245         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[20]/C
                         clock pessimism             -0.098     1.218    
    SLICE_X1Y245         FDSE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.265    example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.062ns (41.060%)  route 0.089ns (58.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      1.043ns (routing 0.482ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.539ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.043     1.168    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X0Y244         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y244         FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.208 r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[27]/Q
                         net (fo=12, routed)          0.081     1.289    example_stimulus_inst0/prbs_any_gen_inst/p_0_in240_in[3]
    SLICE_X1Y245         LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     1.311 r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg[23]_i_1/O
                         net (fo=1, routed)           0.008     1.319    example_stimulus_inst0/prbs_any_gen_inst/prbs_msb_57
    SLICE_X1Y245         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.177     1.316    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X1Y245         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[23]/C
                         clock pessimism             -0.098     1.218    
    SLICE_X1Y245         FDSE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.265    example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.062ns (50.000%)  route 0.062ns (50.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      1.045ns (routing 0.482ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.539ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.045     1.170    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X1Y246         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y246         FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.209 r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[29]/Q
                         net (fo=7, routed)           0.054     1.263    example_stimulus_inst0/prbs_any_gen_inst/p_0_in240_in[1]
    SLICE_X1Y247         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.023     1.286 r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg[22]_i_1/O
                         net (fo=1, routed)           0.008     1.294    example_stimulus_inst0/prbs_any_gen_inst/prbs_msb_58
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.181     1.320    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X1Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[22]/C
                         clock pessimism             -0.130     1.190    
    SLICE_X1Y247         FDSE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.237    example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.060ns (49.180%)  route 0.062ns (50.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.314ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.043ns (routing 0.482ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.539ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.043     1.168    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X0Y244         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y244         FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.208 r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[27]/Q
                         net (fo=12, routed)          0.055     1.263    example_stimulus_inst0/prbs_any_gen_inst/p_0_in240_in[3]
    SLICE_X0Y243         LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.020     1.283 r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg[17]_i_1/O
                         net (fo=1, routed)           0.007     1.290    example_stimulus_inst0/prbs_any_gen_inst/prbs_msb_63
    SLICE_X0Y243         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.175     1.314    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X0Y243         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[17]/C
                         clock pessimism             -0.131     1.183    
    SLICE_X0Y243         FDSE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.230    example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[35]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[29]
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.041ns (18.304%)  route 0.183ns (81.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.047ns (routing 0.482ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.539ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.047     1.172    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X0Y245         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y245         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.213 r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[35]/Q
                         net (fo=1, routed)           0.183     1.396    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[35]
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXDATA[29]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.187     1.326    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.136     1.190    
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL (Hold_GTYE4_CHANNEL_TXUSRCLK2_TXDATA[29])
                                                      0.146     1.336    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[75]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.061ns (37.888%)  route 0.100ns (62.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      1.043ns (routing 0.482ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.539ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.043     1.168    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X0Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y247         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.207 r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[9]/Q
                         net (fo=9, routed)           0.079     1.286    example_stimulus_inst0/prbs_any_gen_inst/p_0_in280_in[1]
    SLICE_X1Y246         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.308 r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT[75]_i_1/O
                         net (fo=1, routed)           0.021     1.329    example_stimulus_inst0/prbs_any_gen_inst/prbs_xor_b0226_out
    SLICE_X1Y246         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.181     1.320    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X1Y246         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[75]/C
                         clock pessimism             -0.098     1.222    
    SLICE_X1Y246         FDSE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.268    example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[32]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.062ns (47.328%)  route 0.069ns (52.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.043ns (routing 0.482ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.539ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.043     1.168    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X0Y243         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.208 r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[30]/Q
                         net (fo=7, routed)           0.053     1.261    example_stimulus_inst0/prbs_any_gen_inst/p_0_in240_in[0]
    SLICE_X0Y245         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     1.283 r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT[32]_i_1/O
                         net (fo=1, routed)           0.016     1.299    example_stimulus_inst0/prbs_any_gen_inst/prbs_xor_b097_out
    SLICE_X0Y245         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.183     1.322    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X0Y245         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[32]/C
                         clock pessimism             -0.131     1.191    
    SLICE_X0Y245         FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.237    example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.060ns (49.180%)  route 0.062ns (50.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.040ns (routing 0.482ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.539ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.040     1.165    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X0Y247         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y247         FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.205 r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[19]/Q
                         net (fo=12, routed)          0.055     1.260    example_stimulus_inst0/prbs_any_gen_inst/p_0_in256_in[3]
    SLICE_X0Y248         LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.020     1.280 r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg[12]_i_1/O
                         net (fo=1, routed)           0.007     1.287    example_stimulus_inst0/prbs_any_gen_inst/prbs_msb_68
    SLICE_X0Y248         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.170     1.309    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X0Y248         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[12]/C
                         clock pessimism             -0.131     1.178    
    SLICE_X0Y248         FDSE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.225    example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      1.954         4.000       2.046      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.954         4.000       2.046      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.290         4.000       2.710      BUFG_GT_X0Y108      example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     FDPE/C                   n/a                      0.550         4.000       3.450      SLICE_X14Y243       example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/C
Min Period        n/a     FDPE/C                   n/a                      0.550         4.000       3.450      SLICE_X14Y243       example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
Min Period        n/a     FDPE/C                   n/a                      0.550         4.000       3.450      SLICE_X14Y243       example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/C
Min Period        n/a     FDPE/C                   n/a                      0.550         4.000       3.450      SLICE_X14Y243       example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync2_reg/C
Min Period        n/a     FDPE/C                   n/a                      0.550         4.000       3.450      SLICE_X14Y243       example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync3_reg/C
Min Period        n/a     FDSE/C                   n/a                      0.550         4.000       3.450      SLICE_X1Y244        example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[0]/C
Min Period        n/a     FDSE/C                   n/a                      0.550         4.000       3.450      SLICE_X0Y243        example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[10]/C
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    FDPE/C                   n/a                      0.275         2.000       1.725      SLICE_X14Y243       example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/C
Low Pulse Width   Fast    FDPE/C                   n/a                      0.275         2.000       1.725      SLICE_X14Y243       example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/C
Low Pulse Width   Slow    FDPE/C                   n/a                      0.275         2.000       1.725      SLICE_X14Y243       example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
Low Pulse Width   Fast    FDPE/C                   n/a                      0.275         2.000       1.725      SLICE_X14Y243       example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
Low Pulse Width   Slow    FDPE/C                   n/a                      0.275         2.000       1.725      SLICE_X14Y243       example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/C
Low Pulse Width   Fast    FDPE/C                   n/a                      0.275         2.000       1.725      SLICE_X14Y243       example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/C
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    FDPE/C                   n/a                      0.275         2.000       1.725      SLICE_X14Y243       example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/C
High Pulse Width  Fast    FDPE/C                   n/a                      0.275         2.000       1.725      SLICE_X14Y243       example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/C
High Pulse Width  Slow    FDPE/C                   n/a                      0.275         2.000       1.725      SLICE_X14Y243       example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
High Pulse Width  Fast    FDPE/C                   n/a                      0.275         2.000       1.725      SLICE_X14Y243       example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C
High Pulse Width  Slow    FDPE/C                   n/a                      0.275         2.000       1.725      SLICE_X14Y243       example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/C
High Pulse Width  Fast    FDPE/C                   n/a                      0.275         2.000       1.725      SLICE_X14Y243       example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/C
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.624         0.038       0.586      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.013       0.616      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.753         0.037       0.716      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.763         0.013       0.750      GTYE4_CHANNEL_X0Y4  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclkpcs_out[0]
  To Clock:  txoutclkpcs_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclkpcs_out[0] rise@4.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.178ns (12.043%)  route 1.300ns (87.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 5.267 - 4.000 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.870     1.870    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X57Y214        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y214        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.951 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.712     2.663    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X56Y214        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     2.760 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1/O
                         net (fo=1, routed)           0.588     3.348    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0
    SLICE_X56Y214        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     4.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.267     5.267    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y214        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.573     5.840    
                         clock uncertainty           -0.046     5.794    
    SLICE_X56Y214        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     5.734    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.734    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclkpcs_out[0] rise@4.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.130ns (9.969%)  route 1.174ns (90.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 5.260 - 4.000 ) 
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          2.031     2.031    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y215        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.110 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, routed)           0.560     2.670    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X56Y214        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     2.721 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1/O
                         net (fo=1, routed)           0.614     3.335    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1_n_0
    SLICE_X57Y214        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     4.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.260     5.260    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X57Y214        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism              0.518     5.778    
                         clock uncertainty           -0.046     5.731    
    SLICE_X57Y214        FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     5.756    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                          5.756    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclkpcs_out[0] rise@4.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.120ns (9.238%)  route 1.179ns (90.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 5.353 - 4.000 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.870     1.870    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X57Y214        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y214        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.951 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.328     2.279    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X56Y214        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.318 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.851     3.169    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     4.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.353     5.353    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.516     5.869    
                         clock uncertainty           -0.046     5.823    
    SLICE_X56Y215        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     5.762    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.762    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclkpcs_out[0] rise@4.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.120ns (9.238%)  route 1.179ns (90.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 5.353 - 4.000 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.870     1.870    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X57Y214        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y214        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.951 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.328     2.279    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X56Y214        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.318 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.851     3.169    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     4.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.353     5.353    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism              0.516     5.869    
                         clock uncertainty           -0.046     5.823    
    SLICE_X56Y215        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061     5.762    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.762    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclkpcs_out[0] rise@4.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.120ns (9.238%)  route 1.179ns (90.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 5.353 - 4.000 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.870     1.870    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X57Y214        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y214        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.951 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.328     2.279    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X56Y214        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.318 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.851     3.169    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     4.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.353     5.353    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism              0.516     5.869    
                         clock uncertainty           -0.046     5.823    
    SLICE_X56Y215        FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061     5.762    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.762    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclkpcs_out[0] rise@4.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.120ns (9.259%)  route 1.176ns (90.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 5.354 - 4.000 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.870     1.870    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X57Y214        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y214        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.951 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.328     2.279    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X56Y214        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.318 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.848     3.166    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     4.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.354     5.354    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.516     5.870    
                         clock uncertainty           -0.046     5.824    
    SLICE_X56Y215        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     5.764    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.764    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclkpcs_out[0] rise@4.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.120ns (9.259%)  route 1.176ns (90.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 5.354 - 4.000 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.870     1.870    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X57Y214        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y214        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.951 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.328     2.279    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X56Y214        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.318 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.848     3.166    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     4.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.354     5.354    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.516     5.870    
                         clock uncertainty           -0.046     5.824    
    SLICE_X56Y215        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     5.764    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.764    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclkpcs_out[0] rise@4.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.120ns (9.259%)  route 1.176ns (90.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 5.354 - 4.000 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.870     1.870    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X57Y214        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y214        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.951 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.328     2.279    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X56Y214        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.318 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.848     3.166    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     4.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.354     5.354    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.516     5.870    
                         clock uncertainty           -0.046     5.824    
    SLICE_X56Y215        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060     5.764    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.764    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclkpcs_out[0] rise@4.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.120ns (9.259%)  route 1.176ns (90.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 5.354 - 4.000 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.870     1.870    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X57Y214        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y214        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.951 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.328     2.279    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X56Y214        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.318 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.848     3.166    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     4.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.354     5.354    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism              0.516     5.870    
                         clock uncertainty           -0.046     5.824    
    SLICE_X56Y215        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     5.764    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.764    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclkpcs_out[0] rise@4.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.079ns (6.392%)  route 1.157ns (93.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 5.267 - 4.000 ) 
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.924     1.924    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y213        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.003 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           1.157     3.160    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X56Y214        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     4.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.267     5.267    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y214        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.515     5.782    
                         clock uncertainty           -0.046     5.736    
    SLICE_X56Y214        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     5.761    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.761    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                  2.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.039ns (7.863%)  route 0.457ns (92.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.951     0.951    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y213        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.990 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.457     1.447    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.373     1.373    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.338     1.035    
    SLICE_X56Y215        FDRE (Hold_AFF2_SLICEM_C_R)
                                                     -0.010     1.025    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.039ns (7.863%)  route 0.457ns (92.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.951     0.951    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y213        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.990 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.457     1.447    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.373     1.373    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.338     1.035    
    SLICE_X56Y215        FDRE (Hold_BFF2_SLICEM_C_R)
                                                     -0.010     1.025    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.039ns (7.863%)  route 0.457ns (92.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.951     0.951    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y213        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.990 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.457     1.447    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.373     1.373    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.338     1.035    
    SLICE_X56Y215        FDRE (Hold_CFF2_SLICEM_C_R)
                                                     -0.010     1.025    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.039ns (7.863%)  route 0.457ns (92.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.951     0.951    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y213        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.990 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.457     1.447    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.373     1.373    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism             -0.338     1.035    
    SLICE_X56Y215        FDRE (Hold_DFF2_SLICEM_C_R)
                                                     -0.010     1.025    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.039ns (7.879%)  route 0.456ns (92.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.951     0.951    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y213        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.990 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.456     1.446    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.372     1.372    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism             -0.338     1.034    
    SLICE_X56Y215        FDRE (Hold_EFF2_SLICEM_C_R)
                                                     -0.010     1.024    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.039ns (7.879%)  route 0.456ns (92.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.951     0.951    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y213        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.990 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.456     1.446    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.372     1.372    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism             -0.338     1.034    
    SLICE_X56Y215        FDRE (Hold_FFF2_SLICEM_C_R)
                                                     -0.010     1.024    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.039ns (7.879%)  route 0.456ns (92.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.951     0.951    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y213        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.990 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.456     1.446    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.372     1.372    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism             -0.338     1.034    
    SLICE_X56Y215        FDRE (Hold_GFF2_SLICEM_C_R)
                                                     -0.010     1.024    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.039ns (6.621%)  route 0.550ns (93.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.929     0.929    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y214        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y214        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.968 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, routed)           0.550     1.518    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.373     1.373    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.337     1.036    
    SLICE_X56Y215        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.083    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.041ns (7.707%)  route 0.491ns (92.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.313ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.952     0.952    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y213        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.993 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.491     1.484    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X56Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.313     1.313    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.349     0.964    
    SLICE_X56Y213        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.011    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.040ns (6.192%)  route 0.606ns (93.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.923     0.923    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X57Y214        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y214        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.963 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.606     1.569    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X57Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.365     1.365    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X57Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism             -0.337     1.028    
    SLICE_X57Y215        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.075    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.494    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclkpcs_out[0]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            0.550         4.000       3.450      SLICE_X57Y214  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         4.000       3.450      SLICE_X56Y213  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         4.000       3.450      SLICE_X56Y213  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         4.000       3.450      SLICE_X56Y213  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         4.000       3.450      SLICE_X56Y213  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         4.000       3.450      SLICE_X56Y213  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450      SLICE_X57Y215  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450      SLICE_X56Y214  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450      SLICE_X56Y215  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450      SLICE_X56Y215  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.000       1.725      SLICE_X57Y214  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.000       1.725      SLICE_X57Y214  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.000       1.725      SLICE_X56Y213  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.000       1.725      SLICE_X56Y213  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.000       1.725      SLICE_X56Y213  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.000       1.725      SLICE_X56Y213  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.000       1.725      SLICE_X56Y213  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.000       1.725      SLICE_X56Y213  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.000       1.725      SLICE_X56Y213  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.000       1.725      SLICE_X56Y213  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.000       1.725      SLICE_X57Y214  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.000       1.725      SLICE_X57Y214  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.000       1.725      SLICE_X56Y213  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.000       1.725      SLICE_X56Y213  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.000       1.725      SLICE_X56Y213  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.000       1.725      SLICE_X56Y213  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.000       1.725      SLICE_X56Y213  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.000       1.725      SLICE_X56Y213  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.000       1.725      SLICE_X56Y213  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.000       1.725      SLICE_X56Y213  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       11.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.220ns (7.463%)  route 2.728ns (92.537%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -10.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    10.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.813ns (routing 1.788ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.813    10.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X61Y200        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y200        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078    10.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           1.856    12.580    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X97Y108        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053    12.633 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.310    12.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X100Y104       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089    13.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.562    13.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -13.594    
  -------------------------------------------------------------------
                         slack                                 11.171    

Slack (MET) :             21.136ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.437ns  (logic 5.278ns (70.969%)  route 2.159ns (29.031%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 53.852 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.536ns (routing 0.979ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.522    30.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X100Y105       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.092    30.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.235    31.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X62Y200        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.034    31.983 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.056    32.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X62Y200        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    32.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.346    32.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X62Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834    52.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.536    53.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X62Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    53.852    
                         clock uncertainty           -0.235    53.617    
    SLICE_X62Y210        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.044    53.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         53.573    
                         arrival time                         -32.437    
  -------------------------------------------------------------------
                         slack                                 21.136    

Slack (MET) :             21.136ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.437ns  (logic 5.278ns (70.969%)  route 2.159ns (29.031%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 53.852 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.536ns (routing 0.979ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.522    30.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X100Y105       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.092    30.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.235    31.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X62Y200        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.034    31.983 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.056    32.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X62Y200        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    32.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.346    32.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X62Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834    52.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.536    53.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X62Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    53.852    
                         clock uncertainty           -0.235    53.617    
    SLICE_X62Y210        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.044    53.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         53.573    
                         arrival time                         -32.437    
  -------------------------------------------------------------------
                         slack                                 21.136    

Slack (MET) :             21.136ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.437ns  (logic 5.278ns (70.969%)  route 2.159ns (29.031%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 53.852 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.536ns (routing 0.979ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.522    30.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X100Y105       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.092    30.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.235    31.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X62Y200        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.034    31.983 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.056    32.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X62Y200        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    32.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.346    32.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X62Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834    52.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.536    53.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X62Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    53.852    
                         clock uncertainty           -0.235    53.617    
    SLICE_X62Y210        FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.044    53.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         53.573    
                         arrival time                         -32.437    
  -------------------------------------------------------------------
                         slack                                 21.136    

Slack (MET) :             21.136ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.437ns  (logic 5.278ns (70.969%)  route 2.159ns (29.031%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 53.852 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.536ns (routing 0.979ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.522    30.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X100Y105       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.092    30.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.235    31.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X62Y200        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.034    31.983 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.056    32.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X62Y200        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    32.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.346    32.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X62Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834    52.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.536    53.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X62Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    53.852    
                         clock uncertainty           -0.235    53.617    
    SLICE_X62Y210        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.044    53.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         53.573    
                         arrival time                         -32.437    
  -------------------------------------------------------------------
                         slack                                 21.136    

Slack (MET) :             21.136ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.437ns  (logic 5.278ns (70.969%)  route 2.159ns (29.031%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 53.852 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.536ns (routing 0.979ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.522    30.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X100Y105       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.092    30.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.235    31.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X62Y200        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.034    31.983 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.056    32.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X62Y200        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    32.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.346    32.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X62Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834    52.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.536    53.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X62Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    53.852    
                         clock uncertainty           -0.235    53.617    
    SLICE_X62Y210        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.044    53.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         53.573    
                         arrival time                         -32.437    
  -------------------------------------------------------------------
                         slack                                 21.136    

Slack (MET) :             21.136ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.437ns  (logic 5.278ns (70.969%)  route 2.159ns (29.031%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 53.852 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.536ns (routing 0.979ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.522    30.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X100Y105       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.092    30.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.235    31.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X62Y200        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.034    31.983 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.056    32.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X62Y200        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.052    32.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.346    32.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X62Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834    52.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.536    53.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X62Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    53.852    
                         clock uncertainty           -0.235    53.617    
    SLICE_X62Y210        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.044    53.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         53.573    
                         arrival time                         -32.437    
  -------------------------------------------------------------------
                         slack                                 21.136    

Slack (MET) :             21.369ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.213ns  (logic 5.245ns (72.716%)  route 1.968ns (27.284%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 53.861 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.545ns (routing 0.979ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.522    30.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X100Y105       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.092    30.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.204    31.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X62Y200        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.053    31.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.242    32.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X62Y199        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834    52.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.545    53.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X62Y199        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.000    53.861    
                         clock uncertainty           -0.235    53.626    
    SLICE_X62Y199        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.044    53.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         53.582    
                         arrival time                         -32.213    
  -------------------------------------------------------------------
                         slack                                 21.369    

Slack (MET) :             21.369ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.213ns  (logic 5.245ns (72.716%)  route 1.968ns (27.284%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 53.861 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.545ns (routing 0.979ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.522    30.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X100Y105       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.092    30.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.204    31.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X62Y200        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.053    31.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.242    32.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X62Y199        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834    52.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.545    53.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X62Y199        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.000    53.861    
                         clock uncertainty           -0.235    53.626    
    SLICE_X62Y199        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.044    53.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         53.582    
                         arrival time                         -32.213    
  -------------------------------------------------------------------
                         slack                                 21.369    

Slack (MET) :             21.369ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.213ns  (logic 5.245ns (72.716%)  route 1.968ns (27.284%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 53.861 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.545ns (routing 0.979ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.522    30.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X100Y105       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.092    30.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.204    31.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X62Y200        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.053    31.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.242    32.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X62Y199        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834    52.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.545    53.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X62Y199        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.000    53.861    
                         clock uncertainty           -0.235    53.626    
    SLICE_X62Y199        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.044    53.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         53.582    
                         arrival time                         -32.213    
  -------------------------------------------------------------------
                         slack                                 21.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.095ns (53.073%)  route 0.084ns (46.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.731ns
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    5.235ns
  Clock Net Delay (Source):      2.571ns (routing 1.622ns, distribution 0.949ns)
  Clock Net Delay (Destination): 2.898ns (routing 1.788ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.571     5.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X58Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y203        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     5.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/Q
                         net (fo=1, routed)           0.062     5.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[2]
    SLICE_X57Y203        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     5.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[1]_i_1__2/O
                         net (fo=1, routed)           0.022     5.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_14
    SLICE_X57Y203        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.898    10.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X57Y203        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                         clock pessimism             -5.235     5.496    
    SLICE_X57Y203        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     5.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.556    
                         arrival time                           5.574    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.093ns (49.733%)  route 0.094ns (50.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.885ns
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    5.248ns
  Clock Net Delay (Source):      2.711ns (routing 1.622ns, distribution 1.089ns)
  Clock Net Delay (Destination): 3.052ns (routing 1.788ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.711     5.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     5.596 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/Q
                         net (fo=34, routed)          0.085     5.681    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[0]
    SLICE_X101Y104       LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.032     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[0]_i_1/O
                         net (fo=1, routed)           0.009     5.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[0]_i_1_n_0
    SLICE_X101Y104       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         3.052    10.885    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y104       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[0]/C
                         clock pessimism             -5.248     5.637    
    SLICE_X101Y104       FDSE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     5.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.699    
                         arrival time                           5.722    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.081ns (48.503%)  route 0.086ns (51.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.865ns
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    5.248ns
  Clock Net Delay (Source):      2.713ns (routing 1.622ns, distribution 1.091ns)
  Clock Net Delay (Destination): 3.032ns (routing 1.788ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.713     5.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y104       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     5.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/Q
                         net (fo=1, routed)           0.060     5.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[20]
    SLICE_X103Y104       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.022     5.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[19]_i_1/O
                         net (fo=1, routed)           0.026     5.704    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[19]_i_1_n_0
    SLICE_X103Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         3.032    10.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/C
                         clock pessimism             -5.248     5.617    
    SLICE_X103Y104       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     5.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.677    
                         arrival time                           5.704    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.620ns
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    4.617ns
  Clock Net Delay (Source):      1.669ns (routing 0.979ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.888ns (routing 1.098ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.669     3.985    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y103        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     4.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/Q
                         net (fo=2, routed)           0.064     4.088    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]
    SLICE_X97Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.888     8.620    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/C
                         clock pessimism             -4.617     4.003    
    SLICE_X97Y103        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     4.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.050    
                         arrival time                           4.088    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.470ns
    Source Clock Delay      (SCD):    3.857ns
    Clock Pessimism Removal (CPR):    4.607ns
  Clock Net Delay (Source):      1.541ns (routing 0.979ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.738ns (routing 1.098ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.541     3.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X61Y205        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.894 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.055     3.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X61Y205        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.738     8.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X61Y205        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                         clock pessimism             -4.607     3.863    
    SLICE_X61Y205        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     3.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.909    
                         arrival time                           3.949    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.096ns (47.525%)  route 0.106ns (52.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.885ns
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    5.248ns
  Clock Net Delay (Source):      2.711ns (routing 1.622ns, distribution 1.089ns)
  Clock Net Delay (Destination): 3.052ns (routing 1.788ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.711     5.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     5.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/Q
                         net (fo=34, routed)          0.084     5.680    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[0]
    SLICE_X101Y104       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     5.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[2]_i_1/O
                         net (fo=1, routed)           0.022     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[2]_i_1_n_0
    SLICE_X101Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         3.052    10.885    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[2]/C
                         clock pessimism             -5.248     5.637    
    SLICE_X101Y104       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     5.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.697    
                         arrival time                           5.737    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.097ns (47.087%)  route 0.109ns (52.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.885ns
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    5.248ns
  Clock Net Delay (Source):      2.711ns (routing 1.622ns, distribution 1.089ns)
  Clock Net Delay (Destination): 3.052ns (routing 1.788ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.711     5.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y104       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     5.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/Q
                         net (fo=34, routed)          0.085     5.681    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[0]
    SLICE_X101Y104       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     5.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[1]_i_1/O
                         net (fo=1, routed)           0.024     5.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[1]_i_1_n_0
    SLICE_X101Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         3.052    10.885    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[1]/C
                         clock pessimism             -5.248     5.637    
    SLICE_X101Y104       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     5.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.697    
                         arrival time                           5.741    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.607ns
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    4.622ns
  Clock Net Delay (Source):      1.663ns (routing 0.979ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.875ns (routing 1.098ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.663     3.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     4.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/Q
                         net (fo=3, routed)           0.029     4.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]
    SLICE_X98Y104        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     4.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.016     4.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]_i_1_n_0
    SLICE_X98Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.875     8.607    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
                         clock pessimism             -4.622     3.985    
    SLICE_X98Y104        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     4.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.031    
                         arrival time                           4.077    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.620ns
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    4.626ns
  Clock Net Delay (Source):      1.672ns (routing 0.979ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.888ns (routing 1.098ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.672     3.988    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y103        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     4.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/Q
                         net (fo=2, routed)           0.061     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[26]
    SLICE_X97Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.888     8.620    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/C
                         clock pessimism             -4.626     3.994    
    SLICE_X97Y103        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     4.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]
  -------------------------------------------------------------------
                         required time                         -4.041    
                         arrival time                           4.087    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.062ns (62.000%)  route 0.038ns (38.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.470ns
    Source Clock Delay      (SCD):    3.857ns
    Clock Pessimism Removal (CPR):    4.607ns
  Clock Net Delay (Source):      1.541ns (routing 0.979ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.738ns (routing 1.098ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.541     3.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X62Y201        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y201        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.023     3.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]
    SLICE_X62Y201        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     3.942 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[0]_i_1/O
                         net (fo=1, routed)           0.015     3.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[0]_i_1_n_0
    SLICE_X62Y201        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.738     8.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X62Y201        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
                         clock pessimism             -4.607     3.863    
    SLICE_X62Y201        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     3.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.909    
                         arrival time                           3.957    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y168  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X56Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_freerun

Setup :            0  Failing Endpoints,  Worst Slack       49.495ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.495ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.530ns  (logic 0.076ns (14.340%)  route 0.454ns (85.660%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y201                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X56Y201        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.454     0.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X57Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X57Y199        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                 49.495    

Slack (MET) :             49.513ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.512ns  (logic 0.079ns (15.430%)  route 0.433ns (84.570%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y201                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X56Y201        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.433     0.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X56Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X56Y201        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                 49.513    

Slack (MET) :             49.627ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.398ns  (logic 0.079ns (19.849%)  route 0.319ns (80.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y206                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X56Y206        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.319     0.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X55Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X55Y207        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                 49.627    

Slack (MET) :             49.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.289ns  (logic 0.079ns (27.336%)  route 0.210ns (72.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y205                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X57Y205        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.210     0.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X55Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X55Y204        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                 49.736    

Slack (MET) :             49.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.284ns  (logic 0.079ns (27.817%)  route 0.205ns (72.183%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y201                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X58Y201        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.205     0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X58Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X58Y201        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                 49.741    

Slack (MET) :             49.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.281ns  (logic 0.080ns (28.470%)  route 0.201ns (71.530%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y206                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X56Y206        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.201     0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X55Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X55Y207        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                 49.744    

Slack (MET) :             49.745ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.280ns  (logic 0.078ns (27.857%)  route 0.202ns (72.143%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y206                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X56Y206        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.202     0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X55Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X55Y207        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                 49.745    

Slack (MET) :             49.789ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_freerun
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.236ns  (logic 0.081ns (34.322%)  route 0.155ns (65.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y201                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X57Y201        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.155     0.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X57Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X57Y199        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                 49.789    





---------------------------------------------------------------------------------------------------
From Clock:  clk_freerun
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        3.570ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.455ns  (logic 0.081ns (17.802%)  route 0.374ns (82.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y201                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X58Y201        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.374     0.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X57Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y201        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     4.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.441ns  (logic 0.081ns (18.367%)  route 0.360ns (81.633%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y207                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X55Y207        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.360     0.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X54Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X54Y205        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.426ns  (logic 0.079ns (18.545%)  route 0.347ns (81.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y206                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X55Y206        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.347     0.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X54Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X54Y205        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     4.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  3.599    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.348ns  (logic 0.081ns (23.276%)  route 0.267ns (76.724%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y206                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X55Y206        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.267     0.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X54Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X54Y206        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.324ns  (logic 0.079ns (24.383%)  route 0.245ns (75.617%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y201                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X58Y201        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.245     0.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X57Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X57Y201        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.319ns  (logic 0.079ns (24.765%)  route 0.240ns (75.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y206                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X55Y206        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.240     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X54Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X54Y206        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     4.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.284ns  (logic 0.079ns (27.817%)  route 0.205ns (72.183%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y201                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X58Y201        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.205     0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X58Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X58Y201        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     4.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  3.741    

Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.233ns  (logic 0.079ns (33.906%)  route 0.154ns (66.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y201                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X58Y201        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.154     0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X58Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X58Y201        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  3.792    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_freerun
  To Clock:  clk_freerun

Setup :            0  Failing Endpoints,  Worst Slack        3.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_freerun rise@4.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.079ns (9.175%)  route 0.782ns (90.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 6.891 - 4.000 ) 
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.546ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.296ns (routing 1.406ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.508     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.782     4.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X64Y201        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      4.000     4.000 r  
    AU17                                              0.000     4.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     4.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.296     6.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X64Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.473     7.364    
                         clock uncertainty           -0.035     7.328    
    SLICE_X64Y201        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          7.262    
                         arrival time                          -4.254    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_freerun rise@4.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.079ns (9.450%)  route 0.757ns (90.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 6.882 - 4.000 ) 
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.546ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.287ns (routing 1.406ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.508     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.757     4.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y204        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      4.000     4.000 r  
    AU17                                              0.000     4.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     4.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.287     6.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.473     7.355    
                         clock uncertainty           -0.035     7.319    
    SLICE_X61Y204        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     7.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          7.253    
                         arrival time                          -4.229    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_freerun rise@4.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.079ns (9.450%)  route 0.757ns (90.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 6.882 - 4.000 ) 
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.546ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.287ns (routing 1.406ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.508     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.757     4.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y204        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      4.000     4.000 r  
    AU17                                              0.000     4.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     4.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.287     6.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.473     7.355    
                         clock uncertainty           -0.035     7.319    
    SLICE_X61Y204        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     7.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.253    
                         arrival time                          -4.229    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_freerun rise@4.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.079ns (9.450%)  route 0.757ns (90.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 6.882 - 4.000 ) 
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.546ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.287ns (routing 1.406ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.508     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.757     4.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y204        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      4.000     4.000 r  
    AU17                                              0.000     4.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     4.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.287     6.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.473     7.355    
                         clock uncertainty           -0.035     7.319    
    SLICE_X61Y204        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     7.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.253    
                         arrival time                          -4.229    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_freerun rise@4.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.079ns (9.461%)  route 0.756ns (90.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 6.883 - 4.000 ) 
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.546ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.288ns (routing 1.406ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.508     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.756     4.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y207        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      4.000     4.000 r  
    AU17                                              0.000     4.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     4.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.288     6.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.473     7.356    
                         clock uncertainty           -0.035     7.320    
    SLICE_X61Y207        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     7.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.254    
                         arrival time                          -4.228    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_freerun rise@4.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.079ns (9.587%)  route 0.745ns (90.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 6.876 - 4.000 ) 
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.546ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.281ns (routing 1.406ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.508     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.745     4.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y204        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      4.000     4.000 r  
    AU17                                              0.000     4.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     4.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.281     6.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.473     7.349    
                         clock uncertainty           -0.035     7.313    
    SLICE_X62Y204        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     7.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          7.247    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_freerun rise@4.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.079ns (9.587%)  route 0.745ns (90.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 6.876 - 4.000 ) 
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.546ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.281ns (routing 1.406ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.508     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.745     4.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y204        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      4.000     4.000 r  
    AU17                                              0.000     4.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     4.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.281     6.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.473     7.349    
                         clock uncertainty           -0.035     7.313    
    SLICE_X62Y204        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     7.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          7.247    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_freerun rise@4.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.079ns (9.599%)  route 0.744ns (90.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 6.878 - 4.000 ) 
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.546ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.283ns (routing 1.406ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.508     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.744     4.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y204        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      4.000     4.000 r  
    AU17                                              0.000     4.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     4.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.283     6.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.473     7.351    
                         clock uncertainty           -0.035     7.315    
    SLICE_X62Y204        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     7.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          7.249    
                         arrival time                          -4.216    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_freerun rise@4.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.079ns (9.599%)  route 0.744ns (90.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 6.878 - 4.000 ) 
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.546ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.283ns (routing 1.406ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.508     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.744     4.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y204        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      4.000     4.000 r  
    AU17                                              0.000     4.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     4.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.283     6.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.473     7.351    
                         clock uncertainty           -0.035     7.315    
    SLICE_X62Y204        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     7.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          7.249    
                         arrival time                          -4.216    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_freerun rise@4.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.079ns (9.658%)  route 0.739ns (90.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 6.881 - 4.000 ) 
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.546ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.286ns (routing 1.406ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.508     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.739     4.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y201        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      4.000     4.000 r  
    AU17                                              0.000     4.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     4.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.286     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.473     7.354    
                         clock uncertainty           -0.035     7.318    
    SLICE_X61Y201        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     7.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          7.252    
                         arrival time                          -4.211    
  -------------------------------------------------------------------
                         slack                                  3.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_freerun rise@0.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Net Delay (Source):      1.391ns (routing 0.848ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.943ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.391     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y199        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y199        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.760 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X59Y199        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.565     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y199        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.345     1.774    
    SLICE_X59Y199        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_freerun rise@0.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Net Delay (Source):      1.391ns (routing 0.848ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.943ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.391     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y199        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y199        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.760 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X59Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.565     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.345     1.774    
    SLICE_X59Y199        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_freerun rise@0.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Net Delay (Source):      1.391ns (routing 0.848ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.943ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.391     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y199        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y199        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.760 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X59Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.565     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.345     1.774    
    SLICE_X59Y199        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_freerun rise@0.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Net Delay (Source):      1.391ns (routing 0.848ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.943ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.391     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y199        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y199        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.760 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X59Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.565     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.345     1.774    
    SLICE_X59Y199        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_freerun rise@0.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Net Delay (Source):      1.391ns (routing 0.848ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.943ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.391     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y199        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y199        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.760 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X59Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.565     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.345     1.774    
    SLICE_X59Y199        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_freerun rise@0.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Net Delay (Source):      1.391ns (routing 0.848ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.943ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.391     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y199        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y199        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.760 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X59Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.565     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.345     1.774    
    SLICE_X59Y199        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_freerun rise@0.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Net Delay (Source):      1.391ns (routing 0.848ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.943ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.391     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y199        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y199        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.760 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X59Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.565     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.345     1.774    
    SLICE_X59Y199        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_freerun rise@0.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Net Delay (Source):      1.391ns (routing 0.848ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.943ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.391     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y199        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y199        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.760 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X59Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.565     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.345     1.774    
    SLICE_X59Y199        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_freerun rise@0.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Net Delay (Source):      1.391ns (routing 0.848ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.943ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.391     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y199        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y199        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.760 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.565     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.345     1.774    
    SLICE_X58Y199        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_freerun rise@0.000ns - clk_freerun rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Net Delay (Source):      1.391ns (routing 0.848ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.943ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.391     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y199        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y199        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.760 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X58Y199        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.565     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.345     1.774    
    SLICE_X58Y199        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       46.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.873ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.339ns (12.788%)  route 2.312ns (87.212%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 55.333 - 50.000 ) 
    Source Clock Delay      (SCD):    10.883ns
    Clock Pessimism Removal (CPR):    5.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.050ns (routing 1.788ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.509ns (routing 1.622ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         3.050    10.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.214    11.178    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y105       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149    11.327 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.045    11.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X100Y105       LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.109    11.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.053    13.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X63Y200        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335    52.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.509    55.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y200        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              5.175    60.508    
                         clock uncertainty           -0.035    60.473    
    SLICE_X63Y200        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    60.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         60.407    
                         arrival time                         -13.534    
  -------------------------------------------------------------------
                         slack                                 46.873    

Slack (MET) :             46.873ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.339ns (12.788%)  route 2.312ns (87.212%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 55.333 - 50.000 ) 
    Source Clock Delay      (SCD):    10.883ns
    Clock Pessimism Removal (CPR):    5.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.050ns (routing 1.788ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.509ns (routing 1.622ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         3.050    10.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.214    11.178    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y105       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149    11.327 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.045    11.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X100Y105       LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.109    11.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.053    13.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X63Y200        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335    52.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.509    55.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y200        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              5.175    60.508    
                         clock uncertainty           -0.035    60.473    
    SLICE_X63Y200        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    60.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         60.407    
                         arrival time                         -13.534    
  -------------------------------------------------------------------
                         slack                                 46.873    

Slack (MET) :             46.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.339ns (13.315%)  route 2.207ns (86.685%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 55.334 - 50.000 ) 
    Source Clock Delay      (SCD):    10.883ns
    Clock Pessimism Removal (CPR):    5.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.050ns (routing 1.788ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.622ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         3.050    10.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.214    11.178    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y105       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149    11.327 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.045    11.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X100Y105       LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.109    11.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.948    13.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y200        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335    52.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.510    55.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y200        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              5.175    60.509    
                         clock uncertainty           -0.035    60.474    
    SLICE_X62Y200        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    60.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         60.408    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                 46.979    

Slack (MET) :             46.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.339ns (13.315%)  route 2.207ns (86.685%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 55.334 - 50.000 ) 
    Source Clock Delay      (SCD):    10.883ns
    Clock Pessimism Removal (CPR):    5.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.050ns (routing 1.788ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.622ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         3.050    10.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.214    11.178    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y105       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149    11.327 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.045    11.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X100Y105       LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.109    11.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.948    13.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y200        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335    52.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.510    55.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y200        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              5.175    60.509    
                         clock uncertainty           -0.035    60.474    
    SLICE_X62Y200        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    60.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         60.408    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                 46.979    

Slack (MET) :             46.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.339ns (13.315%)  route 2.207ns (86.685%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 55.334 - 50.000 ) 
    Source Clock Delay      (SCD):    10.883ns
    Clock Pessimism Removal (CPR):    5.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.050ns (routing 1.788ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.622ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         3.050    10.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.214    11.178    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y105       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149    11.327 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.045    11.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X100Y105       LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.109    11.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.948    13.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y200        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335    52.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.510    55.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y200        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              5.175    60.509    
                         clock uncertainty           -0.035    60.474    
    SLICE_X62Y200        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    60.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         60.408    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                 46.979    

Slack (MET) :             46.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.339ns (13.315%)  route 2.207ns (86.685%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 55.334 - 50.000 ) 
    Source Clock Delay      (SCD):    10.883ns
    Clock Pessimism Removal (CPR):    5.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.050ns (routing 1.788ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.622ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         3.050    10.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.214    11.178    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y105       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149    11.327 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.045    11.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X100Y105       LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.109    11.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.948    13.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y200        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335    52.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.510    55.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y200        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              5.175    60.509    
                         clock uncertainty           -0.035    60.474    
    SLICE_X62Y200        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    60.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         60.408    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                 46.979    

Slack (MET) :             46.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.339ns (13.315%)  route 2.207ns (86.685%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 55.334 - 50.000 ) 
    Source Clock Delay      (SCD):    10.883ns
    Clock Pessimism Removal (CPR):    5.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.050ns (routing 1.788ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.622ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         3.050    10.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.214    11.178    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y105       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149    11.327 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.045    11.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X100Y105       LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.109    11.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.948    13.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y200        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335    52.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.510    55.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y200        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              5.175    60.509    
                         clock uncertainty           -0.035    60.474    
    SLICE_X62Y200        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    60.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         60.408    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                 46.979    

Slack (MET) :             46.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.339ns (13.315%)  route 2.207ns (86.685%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 55.334 - 50.000 ) 
    Source Clock Delay      (SCD):    10.883ns
    Clock Pessimism Removal (CPR):    5.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.050ns (routing 1.788ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.622ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         3.050    10.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.214    11.178    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y105       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149    11.327 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.045    11.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X100Y105       LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.109    11.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.948    13.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y200        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335    52.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.510    55.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y200        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              5.175    60.509    
                         clock uncertainty           -0.035    60.474    
    SLICE_X62Y200        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    60.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         60.408    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                 46.979    

Slack (MET) :             46.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.339ns (13.315%)  route 2.207ns (86.685%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 55.334 - 50.000 ) 
    Source Clock Delay      (SCD):    10.883ns
    Clock Pessimism Removal (CPR):    5.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.050ns (routing 1.788ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.622ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         3.050    10.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.214    11.178    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y105       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149    11.327 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.045    11.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X100Y105       LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.109    11.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.948    13.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y200        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335    52.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.510    55.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y200        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              5.175    60.509    
                         clock uncertainty           -0.035    60.474    
    SLICE_X62Y200        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    60.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         60.408    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                 46.979    

Slack (MET) :             46.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.339ns (13.315%)  route 2.207ns (86.685%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 55.334 - 50.000 ) 
    Source Clock Delay      (SCD):    10.883ns
    Clock Pessimism Removal (CPR):    5.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.050ns (routing 1.788ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.622ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         3.050    10.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.964 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.214    11.178    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X100Y105       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149    11.327 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.045    11.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X100Y105       LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.109    11.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.948    13.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y200        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335    52.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.510    55.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y200        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              5.175    60.509    
                         clock uncertainty           -0.035    60.474    
    SLICE_X62Y200        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    60.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         60.408    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                 46.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.496%)  route 0.087ns (68.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.513ns
    Source Clock Delay      (SCD):    3.909ns
    Clock Pessimism Removal (CPR):    4.571ns
  Clock Net Delay (Source):      1.593ns (routing 0.979ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.781ns (routing 1.098ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.593     3.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y201        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y201        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.087     4.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X58Y201        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.781     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X58Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.571     3.942    
    SLICE_X58Y201        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.922    
                         arrival time                           4.036    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.496%)  route 0.087ns (68.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.513ns
    Source Clock Delay      (SCD):    3.909ns
    Clock Pessimism Removal (CPR):    4.571ns
  Clock Net Delay (Source):      1.593ns (routing 0.979ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.781ns (routing 1.098ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.593     3.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y201        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y201        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.087     4.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X58Y201        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.781     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X58Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.571     3.942    
    SLICE_X58Y201        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.922    
                         arrival time                           4.036    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.496%)  route 0.087ns (68.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.513ns
    Source Clock Delay      (SCD):    3.909ns
    Clock Pessimism Removal (CPR):    4.571ns
  Clock Net Delay (Source):      1.593ns (routing 0.979ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.781ns (routing 1.098ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.593     3.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y201        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y201        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.087     4.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X58Y201        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.781     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X58Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.571     3.942    
    SLICE_X58Y201        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.922    
                         arrival time                           4.036    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.496%)  route 0.087ns (68.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.513ns
    Source Clock Delay      (SCD):    3.909ns
    Clock Pessimism Removal (CPR):    4.571ns
  Clock Net Delay (Source):      1.593ns (routing 0.979ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.781ns (routing 1.098ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.593     3.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y201        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y201        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.087     4.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X58Y201        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.781     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X58Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.571     3.942    
    SLICE_X58Y201        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.922    
                         arrival time                           4.036    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.496%)  route 0.087ns (68.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.513ns
    Source Clock Delay      (SCD):    3.909ns
    Clock Pessimism Removal (CPR):    4.571ns
  Clock Net Delay (Source):      1.593ns (routing 0.979ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.781ns (routing 1.098ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.593     3.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y201        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y201        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.087     4.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X58Y201        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.781     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X58Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -4.571     3.942    
    SLICE_X58Y201        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.922    
                         arrival time                           4.036    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.040ns (28.169%)  route 0.102ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.523ns
    Source Clock Delay      (SCD):    3.909ns
    Clock Pessimism Removal (CPR):    4.571ns
  Clock Net Delay (Source):      1.593ns (routing 0.979ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.791ns (routing 1.098ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.593     3.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y201        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y201        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     4.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X57Y201        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.791     8.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X57Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.571     3.952    
    SLICE_X57Y201        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     3.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.932    
                         arrival time                           4.051    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.040ns (28.169%)  route 0.102ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.523ns
    Source Clock Delay      (SCD):    3.909ns
    Clock Pessimism Removal (CPR):    4.571ns
  Clock Net Delay (Source):      1.593ns (routing 0.979ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.791ns (routing 1.098ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.593     3.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y201        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y201        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     4.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X57Y201        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.791     8.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X57Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.571     3.952    
    SLICE_X57Y201        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     3.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.932    
                         arrival time                           4.051    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.040ns (29.851%)  route 0.094ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.529ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    4.601ns
  Clock Net Delay (Source):      1.579ns (routing 0.979ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.797ns (routing 1.098ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.579     3.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y198        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y198        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.935 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.094     4.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X57Y200        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.797     8.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.601     3.928    
    SLICE_X57Y200        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     3.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.908    
                         arrival time                           4.029    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.040ns (28.169%)  route 0.102ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.519ns
    Source Clock Delay      (SCD):    3.909ns
    Clock Pessimism Removal (CPR):    4.571ns
  Clock Net Delay (Source):      1.593ns (routing 0.979ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.787ns (routing 1.098ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.593     3.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y201        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y201        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     4.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X57Y201        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.787     8.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X57Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.571     3.948    
    SLICE_X57Y201        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     3.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.928    
                         arrival time                           4.051    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.040ns (28.169%)  route 0.102ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.519ns
    Source Clock Delay      (SCD):    3.909ns
    Clock Pessimism Removal (CPR):    4.571ns
  Clock Net Delay (Source):      1.593ns (routing 0.979ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.787ns (routing 1.098ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.593     3.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y201        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y201        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     4.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X57Y201        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.787     8.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X57Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.571     3.948    
    SLICE_X57Y201        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     3.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.928    
                         arrival time                           4.051    
  -------------------------------------------------------------------
                         slack                                  0.123    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_freerun

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.016ns  (logic 0.616ns (15.347%)  route 3.400ns (84.653%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.242ns (routing 1.406ns, distribution 0.836ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.064     3.555    example_wrapper_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.680 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.336     4.016    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X56Y217        FDPE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.242     2.837    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X56Y217        FDPE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.016ns  (logic 0.616ns (15.347%)  route 3.400ns (84.653%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.242ns (routing 1.406ns, distribution 0.836ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.064     3.555    example_wrapper_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.680 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.336     4.016    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X56Y217        FDPE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.242     2.837    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X56Y217        FDPE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.016ns  (logic 0.616ns (15.347%)  route 3.400ns (84.653%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.242ns (routing 1.406ns, distribution 0.836ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.064     3.555    example_wrapper_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.680 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.336     4.016    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X56Y217        FDPE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.242     2.837    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X56Y217        FDPE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.016ns  (logic 0.616ns (15.347%)  route 3.400ns (84.653%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.242ns (routing 1.406ns, distribution 0.836ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.064     3.555    example_wrapper_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.680 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.336     4.016    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X56Y217        FDPE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.242     2.837    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X56Y217        FDPE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_init_inst/reset_synchronizer_reset_all_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 0.616ns (15.397%)  route 3.387ns (84.603%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.229ns (routing 1.406ns, distribution 0.823ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.064     3.555    example_wrapper_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.680 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.323     4.003    example_init_inst/reset_synchronizer_reset_all_inst/rst_in
    SLICE_X56Y214        FDPE                                         f  example_init_inst/reset_synchronizer_reset_all_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.229     2.824    example_init_inst/reset_synchronizer_reset_all_inst/clk_in
    SLICE_X56Y214        FDPE                                         r  example_init_inst/reset_synchronizer_reset_all_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_init_inst/reset_synchronizer_reset_all_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 0.616ns (15.397%)  route 3.387ns (84.603%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.229ns (routing 1.406ns, distribution 0.823ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.064     3.555    example_wrapper_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.680 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.323     4.003    example_init_inst/reset_synchronizer_reset_all_inst/rst_in
    SLICE_X56Y214        FDPE                                         f  example_init_inst/reset_synchronizer_reset_all_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.229     2.824    example_init_inst/reset_synchronizer_reset_all_inst/clk_in
    SLICE_X56Y214        FDPE                                         r  example_init_inst/reset_synchronizer_reset_all_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_init_inst/reset_synchronizer_reset_all_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 0.616ns (15.397%)  route 3.387ns (84.603%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.229ns (routing 1.406ns, distribution 0.823ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.064     3.555    example_wrapper_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.680 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.323     4.003    example_init_inst/reset_synchronizer_reset_all_inst/rst_in
    SLICE_X56Y214        FDPE                                         f  example_init_inst/reset_synchronizer_reset_all_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.229     2.824    example_init_inst/reset_synchronizer_reset_all_inst/clk_in
    SLICE_X56Y214        FDPE                                         r  example_init_inst/reset_synchronizer_reset_all_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_init_inst/reset_synchronizer_reset_all_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 0.616ns (15.397%)  route 3.387ns (84.603%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.229ns (routing 1.406ns, distribution 0.823ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.064     3.555    example_wrapper_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.680 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.323     4.003    example_init_inst/reset_synchronizer_reset_all_inst/rst_in
    SLICE_X56Y214        FDPE                                         f  example_init_inst/reset_synchronizer_reset_all_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.229     2.824    example_init_inst/reset_synchronizer_reset_all_inst/clk_in
    SLICE_X56Y214        FDPE                                         r  example_init_inst/reset_synchronizer_reset_all_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_init_inst/reset_synchronizer_reset_all_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 0.616ns (15.397%)  route 3.387ns (84.603%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.229ns (routing 1.406ns, distribution 0.823ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.064     3.555    example_wrapper_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.680 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.323     4.003    example_init_inst/reset_synchronizer_reset_all_inst/rst_in
    SLICE_X56Y214        FDPE                                         f  example_init_inst/reset_synchronizer_reset_all_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.229     2.824    example_init_inst/reset_synchronizer_reset_all_inst/clk_in
    SLICE_X56Y214        FDPE                                         r  example_init_inst/reset_synchronizer_reset_all_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 0.616ns (15.397%)  route 3.387ns (84.603%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.229ns (routing 1.406ns, distribution 0.823ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.064     3.555    example_wrapper_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.680 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.323     4.003    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X56Y214        FDPE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.229     2.824    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X56Y214        FDPE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.000ns (0.000%)  route 0.385ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.943ns, distribution 0.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_COMMON_X0Y1    GTYE4_COMMON                 0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=7, routed)           0.385     0.385    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X17Y234        FDPE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.531     2.085    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X17Y234        FDPE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.000ns (0.000%)  route 0.385ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.535ns (routing 0.943ns, distribution 0.592ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_COMMON_X0Y1    GTYE4_COMMON                 0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=7, routed)           0.385     0.385    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X17Y234        FDPE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.535     2.089    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X17Y234        FDPE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.000ns (0.000%)  route 0.385ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.943ns, distribution 0.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_COMMON_X0Y1    GTYE4_COMMON                 0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=7, routed)           0.385     0.385    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X17Y234        FDPE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.531     2.085    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X17Y234        FDPE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.000ns (0.000%)  route 0.385ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.943ns, distribution 0.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_COMMON_X0Y1    GTYE4_COMMON                 0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=7, routed)           0.385     0.385    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X17Y234        FDPE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.531     2.085    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X17Y234        FDPE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.000ns (0.000%)  route 0.385ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.943ns, distribution 0.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_COMMON_X0Y1    GTYE4_COMMON                 0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=7, routed)           0.385     0.385    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X17Y234        FDPE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.531     2.085    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X17Y234        FDPE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.000ns (0.000%)  route 0.900ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.554ns (routing 0.943ns, distribution 0.611ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_COMMON_X0Y1    GTYE4_COMMON                 0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=7, routed)           0.900     0.900    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/qpll0lock_out[0]
    SLICE_X56Y221        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.554     2.108    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X56Y221        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.000ns (0.000%)  route 0.918ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.560ns (routing 0.943ns, distribution 0.617ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_COMMON_X0Y1    GTYE4_COMMON                 0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=7, routed)           0.918     0.918    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/qpll0lock_out[0]
    SLICE_X55Y219        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.560     2.114    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y219        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXCDRLOCK
                            (internal pin)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.000ns (0.000%)  route 0.929ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.559ns (routing 0.943ns, distribution 0.616ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXCDRLOCK
                         net (fo=1, routed)           0.929     0.929    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/rxcdrlock_out[0]
    SLICE_X54Y219        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.559     2.113    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X54Y219        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXPMARESETDONE
                            (internal pin)
  Destination:            bit_synchronizer_vio_rxpmaresetdone_0_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.000ns (0.000%)  route 0.997ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.553ns (routing 0.943ns, distribution 0.610ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXPMARESETDONE
                         net (fo=4, routed)           0.997     0.997    bit_synchronizer_vio_rxpmaresetdone_0_inst/i_in
    SLICE_X59Y212        FDRE                                         r  bit_synchronizer_vio_rxpmaresetdone_0_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.553     2.107    bit_synchronizer_vio_rxpmaresetdone_0_inst/clk_in
    SLICE_X59Y212        FDRE                                         r  bit_synchronizer_vio_rxpmaresetdone_0_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            bit_synchronizer_vio_txpmaresetdone_0_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.000ns (0.000%)  route 1.080ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.581ns (routing 0.943ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=4, routed)           1.080     1.080    bit_synchronizer_vio_txpmaresetdone_0_inst/i_in
    SLICE_X61Y210        FDRE                                         r  bit_synchronizer_vio_txpmaresetdone_0_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.581     2.135    bit_synchronizer_vio_txpmaresetdone_0_inst/clk_in
    SLICE_X61Y210        FDRE                                         r  bit_synchronizer_vio_txpmaresetdone_0_inst/i_in_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_freerun
  To Clock:  clk_freerun

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.041ns  (logic 0.337ns (32.373%)  route 0.704ns (67.627%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.518ns (routing 1.546ns, distribution 0.972ns)
  Clock Net Delay (Destination): 2.238ns (routing 1.406ns, distribution 0.832ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.518     3.403    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X59Y212        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y212        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.482 f  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.138     3.620    example_wrapper_inst/i_in_meta_reg_1
    SLICE_X56Y212        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.720 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_2/O
                         net (fo=2, routed)           0.158     3.878    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X55Y214        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     4.036 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.408     4.444    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_1
    SLICE_X54Y215        FDPE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.238     2.833    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X54Y215        FDPE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.041ns  (logic 0.337ns (32.373%)  route 0.704ns (67.627%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.518ns (routing 1.546ns, distribution 0.972ns)
  Clock Net Delay (Destination): 2.238ns (routing 1.406ns, distribution 0.832ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.518     3.403    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X59Y212        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y212        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.482 f  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.138     3.620    example_wrapper_inst/i_in_meta_reg_1
    SLICE_X56Y212        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.720 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_2/O
                         net (fo=2, routed)           0.158     3.878    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X55Y214        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     4.036 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.408     4.444    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_1
    SLICE_X54Y215        FDPE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.238     2.833    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X54Y215        FDPE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.041ns  (logic 0.337ns (32.373%)  route 0.704ns (67.627%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.518ns (routing 1.546ns, distribution 0.972ns)
  Clock Net Delay (Destination): 2.238ns (routing 1.406ns, distribution 0.832ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.518     3.403    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X59Y212        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y212        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.482 f  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.138     3.620    example_wrapper_inst/i_in_meta_reg_1
    SLICE_X56Y212        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.720 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_2/O
                         net (fo=2, routed)           0.158     3.878    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X55Y214        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     4.036 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.408     4.444    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_1
    SLICE_X54Y215        FDPE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.238     2.833    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X54Y215        FDPE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.041ns  (logic 0.337ns (32.373%)  route 0.704ns (67.627%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.518ns (routing 1.546ns, distribution 0.972ns)
  Clock Net Delay (Destination): 2.238ns (routing 1.406ns, distribution 0.832ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.518     3.403    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X59Y212        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y212        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.482 f  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.138     3.620    example_wrapper_inst/i_in_meta_reg_1
    SLICE_X56Y212        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.720 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_2/O
                         net (fo=2, routed)           0.158     3.878    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X55Y214        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     4.036 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.408     4.444    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_1
    SLICE_X54Y215        FDPE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.238     2.833    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X54Y215        FDPE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.038ns  (logic 0.337ns (32.466%)  route 0.701ns (67.534%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.518ns (routing 1.546ns, distribution 0.972ns)
  Clock Net Delay (Destination): 2.237ns (routing 1.406ns, distribution 0.831ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.518     3.403    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X59Y212        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y212        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.482 f  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.138     3.620    example_wrapper_inst/i_in_meta_reg_1
    SLICE_X56Y212        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.720 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_2/O
                         net (fo=2, routed)           0.158     3.878    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X55Y214        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     4.036 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.405     4.441    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_1
    SLICE_X54Y215        FDPE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.237     2.832    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X54Y215        FDPE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.974ns  (logic 0.325ns (33.368%)  route 0.649ns (66.632%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.518ns (routing 1.546ns, distribution 0.972ns)
  Clock Net Delay (Destination): 2.240ns (routing 1.406ns, distribution 0.834ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.518     3.403    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X59Y212        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y212        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.482 f  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.138     3.620    example_wrapper_inst/i_in_meta_reg_1
    SLICE_X56Y212        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.720 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_2/O
                         net (fo=2, routed)           0.158     3.878    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X55Y214        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.024 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.353     4.377    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X55Y218        FDPE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.240     2.835    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y218        FDPE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.974ns  (logic 0.325ns (33.368%)  route 0.649ns (66.632%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.518ns (routing 1.546ns, distribution 0.972ns)
  Clock Net Delay (Destination): 2.240ns (routing 1.406ns, distribution 0.834ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.518     3.403    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X59Y212        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y212        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.482 f  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.138     3.620    example_wrapper_inst/i_in_meta_reg_1
    SLICE_X56Y212        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.720 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_2/O
                         net (fo=2, routed)           0.158     3.878    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X55Y214        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.024 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.353     4.377    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X55Y218        FDPE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.240     2.835    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y218        FDPE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.974ns  (logic 0.325ns (33.368%)  route 0.649ns (66.632%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.518ns (routing 1.546ns, distribution 0.972ns)
  Clock Net Delay (Destination): 2.240ns (routing 1.406ns, distribution 0.834ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.518     3.403    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X59Y212        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y212        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.482 f  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.138     3.620    example_wrapper_inst/i_in_meta_reg_1
    SLICE_X56Y212        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.720 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_2/O
                         net (fo=2, routed)           0.158     3.878    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X55Y214        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.024 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.353     4.377    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X55Y218        FDPE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.240     2.835    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y218        FDPE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.974ns  (logic 0.325ns (33.368%)  route 0.649ns (66.632%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.518ns (routing 1.546ns, distribution 0.972ns)
  Clock Net Delay (Destination): 2.240ns (routing 1.406ns, distribution 0.834ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.518     3.403    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X59Y212        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y212        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.482 f  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.138     3.620    example_wrapper_inst/i_in_meta_reg_1
    SLICE_X56Y212        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.720 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_2/O
                         net (fo=2, routed)           0.158     3.878    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X55Y214        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.024 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.353     4.377    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X55Y218        FDPE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.240     2.835    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y218        FDPE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.974ns  (logic 0.325ns (33.368%)  route 0.649ns (66.632%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.518ns (routing 1.546ns, distribution 0.972ns)
  Clock Net Delay (Destination): 2.240ns (routing 1.406ns, distribution 0.834ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.518     3.403    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X59Y212        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y212        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.482 f  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.138     3.620    example_wrapper_inst/i_in_meta_reg_1
    SLICE_X56Y212        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.720 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_2/O
                         net (fo=2, routed)           0.158     3.878    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X55Y214        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.024 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.353     4.377    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X55Y218        FDPE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.240     2.835    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y218        FDPE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.848ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.943ns, distribution 0.605ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.376     1.706    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y213        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.745 r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=3, routed)           0.042     1.787    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_0
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.548     2.102    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.089ns  (logic 0.039ns (43.820%)  route 0.050ns (56.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.384ns (routing 0.848ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.943ns, distribution 0.610ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.384     1.714    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/clk
    SLICE_X58Y212        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y212        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.753 r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/Q
                         net (fo=1, routed)           0.050     1.803    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg[0]
    SLICE_X58Y212        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.553     2.107    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X58Y212        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/data_int_sync1_reg[0]/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/data_int_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.384ns (routing 0.848ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.943ns, distribution 0.610ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.384     1.714    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/clk
    SLICE_X58Y212        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y212        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.753 r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg_reg[7]/Q
                         net (fo=1, routed)           0.054     1.807    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg[7]
    SLICE_X58Y212        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/data_int_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.553     2.107    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X58Y212        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/data_int_sync1_reg[7]/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.848ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.943ns, distribution 0.605ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.376     1.706    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[0]_1
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y213        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.744 r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=3, routed)           0.065     1.809    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[0]_0
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.548     2.102    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/clk
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.037ns (35.238%)  route 0.068ns (64.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.848ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.943ns, distribution 0.605ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.376     1.706    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[0]_1
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y213        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.743 r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=3, routed)           0.068     1.811    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[0]_0
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.548     2.102    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/Probe_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.083ns  (logic 0.039ns (46.988%)  route 0.044ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.848ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.943ns, distribution 0.641ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.409     1.739    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[0]_1
    SLICE_X61Y211        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y211        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.778 r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=3, routed)           0.044     1.822    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int_reg[0]_0
    SLICE_X61Y211        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/Probe_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.584     2.138    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/clk
    SLICE_X61Y211        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/committ_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.038ns (33.628%)  route 0.075ns (66.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.380ns (routing 0.848ns, distribution 0.532ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.943ns, distribution 0.605ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.380     1.710    gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/out
    SLICE_X60Y209        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/committ_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y209        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.748 r  gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/committ_int_reg/Q
                         net (fo=2, routed)           0.075     1.823    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/in0
    SLICE_X60Y211        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.548     2.102    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X60Y211        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/data_int_sync1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.848ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.943ns, distribution 0.609ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.376     1.706    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/clk
    SLICE_X60Y212        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y212        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.745 r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg_reg[9]/Q
                         net (fo=1, routed)           0.080     1.825    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg[9]
    SLICE_X59Y211        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/data_int_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.552     2.106    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X59Y211        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/data_int_sync1_reg[9]/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.384ns (routing 0.848ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.943ns, distribution 0.611ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.384     1.714    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y213        FDPE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y213        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.753 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.074     1.827    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/in0
    SLICE_X58Y213        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.554     2.108    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X58Y213        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/data_int_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.117ns  (logic 0.040ns (34.188%)  route 0.077ns (65.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.382ns (routing 0.848ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.943ns, distribution 0.608ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.382     1.712    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/clk
    SLICE_X58Y210        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y210        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.752 r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg_reg[3]/Q
                         net (fo=1, routed)           0.077     1.829    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg[3]
    SLICE_X58Y210        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/data_int_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.551     2.105    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X58Y210        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/data_int_sync1_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_freerun

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.809ns  (logic 0.295ns (36.465%)  route 0.514ns (63.535%))
  Logic Levels:           0  
  Clock Path Skew:        -7.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    10.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.901ns (routing 1.788ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.226ns (routing 1.406ns, distribution 0.820ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.901    10.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X56Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y207        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.295    11.029 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.514    11.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X57Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.226     2.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X57Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.723ns  (logic 0.307ns (42.462%)  route 0.416ns (57.538%))
  Logic Levels:           0  
  Clock Path Skew:        -7.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    10.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.901ns (routing 1.788ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.238ns (routing 1.406ns, distribution 0.832ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.901    10.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X56Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y207        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307    11.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/O
                         net (fo=1, routed)           0.416    11.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X58Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.238     2.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X58Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.705ns  (logic 0.295ns (41.844%)  route 0.410ns (58.156%))
  Logic Levels:           0  
  Clock Path Skew:        -7.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    10.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.902ns (routing 1.788ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.226ns (routing 1.406ns, distribution 0.820ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.902    10.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X56Y206        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y206        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295    11.030 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/O
                         net (fo=1, routed)           0.410    11.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X57Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.226     2.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X57Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.652ns  (logic 0.292ns (44.785%)  route 0.360ns (55.215%))
  Logic Levels:           0  
  Clock Path Skew:        -7.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    10.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.901ns (routing 1.788ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.234ns (routing 1.406ns, distribution 0.828ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.901    10.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X56Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y207        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.292    11.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/O
                         net (fo=1, routed)           0.360    11.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X60Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.234     2.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X60Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.307ns (47.450%)  route 0.340ns (52.550%))
  Logic Levels:           0  
  Clock Path Skew:        -7.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    10.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.901ns (routing 1.788ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.234ns (routing 1.406ns, distribution 0.828ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.901    10.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X56Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y207        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.307    11.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/O
                         net (fo=1, routed)           0.340    11.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X60Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.234     2.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X60Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.639ns  (logic 0.281ns (43.975%)  route 0.358ns (56.025%))
  Logic Levels:           0  
  Clock Path Skew:        -7.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    10.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.901ns (routing 1.788ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.238ns (routing 1.406ns, distribution 0.832ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.901    10.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X56Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y207        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.281    11.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.358    11.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X59Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.238     2.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X59Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.638ns  (logic 0.302ns (47.335%)  route 0.336ns (52.665%))
  Logic Levels:           0  
  Clock Path Skew:        -7.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    10.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.901ns (routing 1.788ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.237ns (routing 1.406ns, distribution 0.831ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.901    10.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X56Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y207        RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302    11.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/O
                         net (fo=1, routed)           0.336    11.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X59Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.237     2.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X59Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.607ns  (logic 0.305ns (50.247%)  route 0.302ns (49.753%))
  Logic Levels:           0  
  Clock Path Skew:        -7.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    10.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.901ns (routing 1.788ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.234ns (routing 1.406ns, distribution 0.828ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.901    10.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X56Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y207        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305    11.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/O
                         net (fo=1, routed)           0.302    11.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X60Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.234     2.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X60Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.603ns  (logic 0.288ns (47.761%)  route 0.315ns (52.239%))
  Logic Levels:           0  
  Clock Path Skew:        -7.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    10.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.901ns (routing 1.788ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.238ns (routing 1.406ns, distribution 0.832ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.901    10.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X56Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y207        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.288    11.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.315    11.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X59Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.238     2.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X59Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.584ns  (logic 0.287ns (49.144%)  route 0.297ns (50.856%))
  Logic Levels:           0  
  Clock Path Skew:        -7.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    10.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.901ns (routing 1.788ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.238ns (routing 1.406ns, distribution 0.832ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.505     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.901    10.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X56Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y207        RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.287    11.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/O
                         net (fo=1, routed)           0.297    11.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X58Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.238     2.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X58Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.097ns  (logic 0.037ns (38.144%)  route 0.060ns (61.856%))
  Logic Levels:           0  
  Clock Path Skew:        -1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    3.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.541ns (routing 0.979ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.943ns, distribution 0.642ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.541     3.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X61Y205        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.894 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.060     3.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X62Y205        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.585     2.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X62Y205        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.040ns (35.088%)  route 0.074ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        -1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.537ns (routing 0.979ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.943ns, distribution 0.648ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.537     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X61Y206        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y206        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     3.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.074     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[1]
    SLICE_X63Y206        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.591     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X63Y206        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.040ns (36.036%)  route 0.071ns (63.964%))
  Logic Levels:           0  
  Clock Path Skew:        -1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.544ns (routing 0.979ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.943ns, distribution 0.648ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.544     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y203        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     3.900 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/Q
                         net (fo=2, routed)           0.071     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[18]
    SLICE_X64Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.591     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X64Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.967%)  route 0.083ns (68.033%))
  Logic Levels:           0  
  Clock Path Skew:        -1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.537ns (routing 0.979ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.943ns, distribution 0.642ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.537     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X61Y206        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y206        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     3.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.083     3.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[0]
    SLICE_X62Y205        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.585     2.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X62Y205        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.038ns (29.921%)  route 0.089ns (70.079%))
  Logic Levels:           0  
  Clock Path Skew:        -1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    3.856ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.540ns (routing 0.979ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.943ns, distribution 0.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.540     3.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X61Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y202        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.894 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
                         net (fo=19, routed)          0.089     3.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
    SLICE_X61Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.590     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X61Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.039ns (30.952%)  route 0.087ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        -1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.542ns (routing 0.979ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.943ns, distribution 0.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.542     3.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X61Y198        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     3.897 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.087     3.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]_0[0]
    SLICE_X61Y199        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.590     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X61Y199        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        -1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.544ns (routing 0.979ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.943ns, distribution 0.660ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.544     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y203        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.089     3.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X63Y201        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.603     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X63Y201        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        -1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.544ns (routing 0.979ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.943ns, distribution 0.660ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.544     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y203        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.089     3.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X63Y201        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.603     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X63Y201        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        -1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.544ns (routing 0.979ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.943ns, distribution 0.660ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.544     3.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y203        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.094     3.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X63Y201        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.603     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X63Y201        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.255%)  route 0.064ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        -1.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    3.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.577ns (routing 0.979ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.943ns, distribution 0.611ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.834     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.577     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X60Y200        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y200        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.064     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X60Y200        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.554     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X60Y200        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rxoutclk_out[0]
  To Clock:  clk_freerun

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.393ns  (logic 0.700ns (29.252%)  route 1.693ns (70.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.818ns (routing 0.806ns, distribution 1.012ns)
  Clock Net Delay (Destination): 2.219ns (routing 1.406ns, distribution 0.813ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.818     2.034    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_RXUSRCLK2_RXRESETDONE)
                                                      0.700     2.734 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           1.693     4.427    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/rxresetdone_out[0]
    SLICE_X51Y216        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.219     2.814    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X51Y216        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 example_checking_inst0/prbs_match_out_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            reset_synchronizer_prbs_match_all_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.038ns  (logic 0.081ns (7.803%)  route 0.957ns (92.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.806ns, distribution 1.014ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.406ns, distribution 0.704ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.820     2.036    example_checking_inst0/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y244         FDSE                                         r  example_checking_inst0/prbs_match_out_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y244         FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.117 f  example_checking_inst0/prbs_match_out_reg_inv/Q
                         net (fo=5, routed)           0.957     3.074    reset_synchronizer_prbs_match_all_inst/rst_in
    SLICE_X21Y214        FDPE                                         f  reset_synchronizer_prbs_match_all_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.110     2.705    reset_synchronizer_prbs_match_all_inst/clk_in
    SLICE_X21Y214        FDPE                                         r  reset_synchronizer_prbs_match_all_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 example_checking_inst0/prbs_match_out_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            reset_synchronizer_prbs_match_all_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.038ns  (logic 0.081ns (7.803%)  route 0.957ns (92.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.806ns, distribution 1.014ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.406ns, distribution 0.704ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.820     2.036    example_checking_inst0/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y244         FDSE                                         r  example_checking_inst0/prbs_match_out_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y244         FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.117 f  example_checking_inst0/prbs_match_out_reg_inv/Q
                         net (fo=5, routed)           0.957     3.074    reset_synchronizer_prbs_match_all_inst/rst_in
    SLICE_X21Y214        FDPE                                         f  reset_synchronizer_prbs_match_all_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.110     2.705    reset_synchronizer_prbs_match_all_inst/clk_in
    SLICE_X21Y214        FDPE                                         r  reset_synchronizer_prbs_match_all_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 example_checking_inst0/prbs_match_out_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            reset_synchronizer_prbs_match_all_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.038ns  (logic 0.081ns (7.803%)  route 0.957ns (92.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.806ns, distribution 1.014ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.406ns, distribution 0.704ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.820     2.036    example_checking_inst0/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y244         FDSE                                         r  example_checking_inst0/prbs_match_out_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y244         FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.117 f  example_checking_inst0/prbs_match_out_reg_inv/Q
                         net (fo=5, routed)           0.957     3.074    reset_synchronizer_prbs_match_all_inst/rst_in
    SLICE_X21Y214        FDPE                                         f  reset_synchronizer_prbs_match_all_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.110     2.705    reset_synchronizer_prbs_match_all_inst/clk_in
    SLICE_X21Y214        FDPE                                         r  reset_synchronizer_prbs_match_all_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 example_checking_inst0/prbs_match_out_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            reset_synchronizer_prbs_match_all_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.038ns  (logic 0.081ns (7.803%)  route 0.957ns (92.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.806ns, distribution 1.014ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.406ns, distribution 0.704ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.820     2.036    example_checking_inst0/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y244         FDSE                                         r  example_checking_inst0/prbs_match_out_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y244         FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.117 f  example_checking_inst0/prbs_match_out_reg_inv/Q
                         net (fo=5, routed)           0.957     3.074    reset_synchronizer_prbs_match_all_inst/rst_in
    SLICE_X21Y214        FDPE                                         f  reset_synchronizer_prbs_match_all_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.110     2.705    reset_synchronizer_prbs_match_all_inst/clk_in
    SLICE_X21Y214        FDPE                                         r  reset_synchronizer_prbs_match_all_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 example_checking_inst0/prbs_match_out_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            reset_synchronizer_prbs_match_all_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.035ns  (logic 0.081ns (7.826%)  route 0.954ns (92.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.806ns, distribution 1.014ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.406ns, distribution 0.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.820     2.036    example_checking_inst0/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y244         FDSE                                         r  example_checking_inst0/prbs_match_out_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y244         FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.117 f  example_checking_inst0/prbs_match_out_reg_inv/Q
                         net (fo=5, routed)           0.954     3.071    reset_synchronizer_prbs_match_all_inst/rst_in
    SLICE_X21Y214        FDPE                                         f  reset_synchronizer_prbs_match_all_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.109     2.704    reset_synchronizer_prbs_match_all_inst/clk_in
    SLICE_X21Y214        FDPE                                         r  reset_synchronizer_prbs_match_all_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_init_inst/bit_synchronizer_rx_init_done_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.443ns  (logic 0.079ns (17.833%)  route 0.364ns (82.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.806ns, distribution 0.946ns)
  Clock Net Delay (Destination): 2.239ns (routing 1.406ns, distribution 0.833ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.752     1.968    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X57Y212        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y212        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.047 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=3, routed)           0.364     2.411    example_init_inst/bit_synchronizer_rx_init_done_inst/i_in
    SLICE_X56Y209        FDRE                                         r  example_init_inst/bit_synchronizer_rx_init_done_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.239     2.834    example_init_inst/bit_synchronizer_rx_init_done_inst/clk_in
    SLICE_X56Y209        FDRE                                         r  example_init_inst/bit_synchronizer_rx_init_done_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            bit_synchronizer_vio_gtwiz_reset_rx_done_0_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.391ns  (logic 0.079ns (20.205%)  route 0.312ns (79.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.806ns, distribution 0.946ns)
  Clock Net Delay (Destination): 2.227ns (routing 1.406ns, distribution 0.821ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.752     1.968    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X57Y212        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y212        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.047 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=3, routed)           0.312     2.359    bit_synchronizer_vio_gtwiz_reset_rx_done_0_inst/i_in
    SLICE_X57Y207        FDRE                                         r  bit_synchronizer_vio_gtwiz_reset_rx_done_0_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.227     2.822    bit_synchronizer_vio_gtwiz_reset_rx_done_0_inst/clk_in
    SLICE_X57Y207        FDRE                                         r  bit_synchronizer_vio_gtwiz_reset_rx_done_0_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.289ns  (logic 0.080ns (27.682%)  route 0.209ns (72.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.806ns, distribution 0.932ns)
  Clock Net Delay (Destination): 2.234ns (routing 1.406ns, distribution 0.828ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.738     1.954    example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]
    SLICE_X55Y214        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y214        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.034 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/Q
                         net (fo=2, routed)           0.209     2.243    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_userclk_rx_active_in[0]
    SLICE_X55Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.234     2.829    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.040ns (32.520%)  route 0.083ns (67.480%))
  Logic Levels:           0  
  Clock Path Skew:        1.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.962ns (routing 0.443ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.943ns, distribution 0.610ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         0.962     1.088    example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]
    SLICE_X55Y214        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y214        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.128 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/Q
                         net (fo=2, routed)           0.083     1.211    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_userclk_rx_active_in[0]
    SLICE_X55Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.553     2.107    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y215        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            bit_synchronizer_vio_gtwiz_reset_rx_done_0_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.969ns (routing 0.443ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.943ns, distribution 0.602ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         0.969     1.095    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X57Y212        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y212        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.134 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=3, routed)           0.130     1.264    bit_synchronizer_vio_gtwiz_reset_rx_done_0_inst/i_in
    SLICE_X57Y207        FDRE                                         r  bit_synchronizer_vio_gtwiz_reset_rx_done_0_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.545     2.099    bit_synchronizer_vio_gtwiz_reset_rx_done_0_inst/clk_in
    SLICE_X57Y207        FDRE                                         r  bit_synchronizer_vio_gtwiz_reset_rx_done_0_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_init_inst/bit_synchronizer_rx_init_done_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.039ns (19.024%)  route 0.166ns (80.976%))
  Logic Levels:           0  
  Clock Path Skew:        1.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.969ns (routing 0.443ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.943ns, distribution 0.616ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         0.969     1.095    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X57Y212        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y212        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.134 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=3, routed)           0.166     1.300    example_init_inst/bit_synchronizer_rx_init_done_inst/i_in
    SLICE_X56Y209        FDRE                                         r  example_init_inst/bit_synchronizer_rx_init_done_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.559     2.113    example_init_inst/bit_synchronizer_rx_init_done_inst/clk_in
    SLICE_X56Y209        FDRE                                         r  example_init_inst/bit_synchronizer_rx_init_done_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 example_checking_inst0/prbs_match_out_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            reset_synchronizer_prbs_match_all_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.040ns (7.843%)  route 0.470ns (92.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.005ns (routing 0.443ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.943ns, distribution 0.526ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.005     1.131    example_checking_inst0/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y244         FDSE                                         r  example_checking_inst0/prbs_match_out_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y244         FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.171 f  example_checking_inst0/prbs_match_out_reg_inv/Q
                         net (fo=5, routed)           0.470     1.641    reset_synchronizer_prbs_match_all_inst/rst_in
    SLICE_X21Y214        FDPE                                         f  reset_synchronizer_prbs_match_all_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.469     2.023    reset_synchronizer_prbs_match_all_inst/clk_in
    SLICE_X21Y214        FDPE                                         r  reset_synchronizer_prbs_match_all_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 example_checking_inst0/prbs_match_out_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            reset_synchronizer_prbs_match_all_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.040ns (7.828%)  route 0.471ns (92.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.005ns (routing 0.443ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.943ns, distribution 0.528ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.005     1.131    example_checking_inst0/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y244         FDSE                                         r  example_checking_inst0/prbs_match_out_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y244         FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.171 f  example_checking_inst0/prbs_match_out_reg_inv/Q
                         net (fo=5, routed)           0.471     1.642    reset_synchronizer_prbs_match_all_inst/rst_in
    SLICE_X21Y214        FDPE                                         f  reset_synchronizer_prbs_match_all_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.471     2.025    reset_synchronizer_prbs_match_all_inst/clk_in
    SLICE_X21Y214        FDPE                                         r  reset_synchronizer_prbs_match_all_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 example_checking_inst0/prbs_match_out_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            reset_synchronizer_prbs_match_all_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.040ns (7.828%)  route 0.471ns (92.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.005ns (routing 0.443ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.943ns, distribution 0.528ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.005     1.131    example_checking_inst0/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y244         FDSE                                         r  example_checking_inst0/prbs_match_out_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y244         FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.171 f  example_checking_inst0/prbs_match_out_reg_inv/Q
                         net (fo=5, routed)           0.471     1.642    reset_synchronizer_prbs_match_all_inst/rst_in
    SLICE_X21Y214        FDPE                                         f  reset_synchronizer_prbs_match_all_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.471     2.025    reset_synchronizer_prbs_match_all_inst/clk_in
    SLICE_X21Y214        FDPE                                         r  reset_synchronizer_prbs_match_all_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 example_checking_inst0/prbs_match_out_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            reset_synchronizer_prbs_match_all_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.040ns (7.828%)  route 0.471ns (92.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.005ns (routing 0.443ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.943ns, distribution 0.528ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.005     1.131    example_checking_inst0/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y244         FDSE                                         r  example_checking_inst0/prbs_match_out_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y244         FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.171 f  example_checking_inst0/prbs_match_out_reg_inv/Q
                         net (fo=5, routed)           0.471     1.642    reset_synchronizer_prbs_match_all_inst/rst_in
    SLICE_X21Y214        FDPE                                         f  reset_synchronizer_prbs_match_all_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.471     2.025    reset_synchronizer_prbs_match_all_inst/clk_in
    SLICE_X21Y214        FDPE                                         r  reset_synchronizer_prbs_match_all_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 example_checking_inst0/prbs_match_out_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            reset_synchronizer_prbs_match_all_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.040ns (7.828%)  route 0.471ns (92.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.005ns (routing 0.443ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.943ns, distribution 0.528ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.005     1.131    example_checking_inst0/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y244         FDSE                                         r  example_checking_inst0/prbs_match_out_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y244         FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.171 f  example_checking_inst0/prbs_match_out_reg_inv/Q
                         net (fo=5, routed)           0.471     1.642    reset_synchronizer_prbs_match_all_inst/rst_in
    SLICE_X21Y214        FDPE                                         f  reset_synchronizer_prbs_match_all_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.471     2.025    reset_synchronizer_prbs_match_all_inst/clk_in
    SLICE_X21Y214        FDPE                                         r  reset_synchronizer_prbs_match_all_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.107ns  (logic 0.330ns (29.810%)  route 0.777ns (70.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.005ns (routing 0.443ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.943ns, distribution 0.601ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.005     1.131    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_RXUSRCLK2_RXRESETDONE)
                                                      0.330     1.461 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           0.777     2.238    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/rxresetdone_out[0]
    SLICE_X51Y216        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.544     2.098    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X51Y216        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  txoutclk_out[0]
  To Clock:  clk_freerun

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.255ns  (logic 0.754ns (33.437%)  route 1.501ns (66.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.885ns, distribution 1.037ns)
  Clock Net Delay (Destination): 2.217ns (routing 1.406ns, distribution 0.811ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.922     2.137    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_TXUSRCLK2_TXRESETDONE)
                                                      0.754     2.891 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           1.501     4.392    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/txresetdone_out[0]
    SLICE_X51Y216        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.217     2.812    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X51Y216        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_init_inst/bit_synchronizer_tx_init_done_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.391ns  (logic 0.079ns (20.205%)  route 0.312ns (79.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.885ns, distribution 0.940ns)
  Clock Net Delay (Destination): 2.230ns (routing 1.406ns, distribution 0.824ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.825     2.040    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X57Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y213        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.119 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=2, routed)           0.312     2.431    example_init_inst/bit_synchronizer_tx_init_done_inst/i_in
    SLICE_X57Y210        FDRE                                         r  example_init_inst/bit_synchronizer_tx_init_done_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.230     2.825    example_init_inst/bit_synchronizer_tx_init_done_inst/clk_in
    SLICE_X57Y210        FDRE                                         r  example_init_inst/bit_synchronizer_tx_init_done_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.386ns  (logic 0.079ns (20.466%)  route 0.307ns (79.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.885ns, distribution 0.940ns)
  Clock Net Delay (Destination): 2.231ns (routing 1.406ns, distribution 0.825ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.825     2.040    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X57Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y213        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.119 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=2, routed)           0.307     2.426    bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/i_in
    SLICE_X58Y211        FDRE                                         r  bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.231     2.826    bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/clk_in
    SLICE_X58Y211        FDRE                                         r  bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.285ns  (logic 0.080ns (28.070%)  route 0.205ns (71.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.812ns (routing 0.885ns, distribution 0.927ns)
  Clock Net Delay (Destination): 2.236ns (routing 1.406ns, distribution 0.830ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.812     2.027    example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y216        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.107 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.205     2.312    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_userclk_tx_active_in[0]
    SLICE_X55Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.284     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.284    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.284 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.571    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.595 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.236     2.831    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.040ns (32.787%)  route 0.082ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.482ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.943ns, distribution 0.612ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         0.999     1.124    example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y216        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.164 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.082     1.246    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_userclk_tx_active_in[0]
    SLICE_X55Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.555     2.109    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_init_inst/bit_synchronizer_tx_init_done_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.214%)  route 0.129ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.005ns (routing 0.482ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.943ns, distribution 0.607ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.005     1.130    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X57Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y213        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.169 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=2, routed)           0.129     1.298    example_init_inst/bit_synchronizer_tx_init_done_inst/i_in
    SLICE_X57Y210        FDRE                                         r  example_init_inst/bit_synchronizer_tx_init_done_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.550     2.104    example_init_inst/bit_synchronizer_tx_init_done_inst/clk_in
    SLICE_X57Y210        FDRE                                         r  example_init_inst/bit_synchronizer_tx_init_done_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.039ns (22.941%)  route 0.131ns (77.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.005ns (routing 0.482ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.943ns, distribution 0.609ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.005     1.130    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X57Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y213        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.169 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=2, routed)           0.131     1.300    bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/i_in
    SLICE_X58Y211        FDRE                                         r  bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.552     2.106    bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/clk_in
    SLICE_X58Y211        FDRE                                         r  bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.371ns (35.066%)  route 0.687ns (64.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.052ns (routing 0.482ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.943ns, distribution 0.597ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.052     1.177    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_TXUSRCLK2_TXRESETDONE)
                                                      0.371     1.548 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           0.687     2.235    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/txresetdone_out[0]
    SLICE_X51Y216        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.354     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.354 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.535    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.554 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.540     2.094    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X51Y216        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_freerun
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.079ns (8.957%)  route 0.803ns (91.043%))
  Logic Levels:           0  
  Clock Path Skew:        1.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.546ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.622ns, distribution 0.885ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.508     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.803     4.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.507     5.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.079ns (8.957%)  route 0.803ns (91.043%))
  Logic Levels:           0  
  Clock Path Skew:        1.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.546ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.622ns, distribution 0.885ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.508     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.803     4.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.507     5.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.079ns (8.957%)  route 0.803ns (91.043%))
  Logic Levels:           0  
  Clock Path Skew:        1.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.546ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.622ns, distribution 0.885ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.508     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.803     4.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.507     5.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.079ns (8.957%)  route 0.803ns (91.043%))
  Logic Levels:           0  
  Clock Path Skew:        1.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.546ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.622ns, distribution 0.885ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.508     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.803     4.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.507     5.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.079ns (8.957%)  route 0.803ns (91.043%))
  Logic Levels:           0  
  Clock Path Skew:        1.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.546ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.622ns, distribution 0.885ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.508     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.803     4.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.507     5.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.079ns (8.957%)  route 0.803ns (91.043%))
  Logic Levels:           0  
  Clock Path Skew:        1.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.546ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.622ns, distribution 0.885ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.508     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.803     4.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.507     5.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.079ns (8.957%)  route 0.803ns (91.043%))
  Logic Levels:           0  
  Clock Path Skew:        1.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.546ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.622ns, distribution 0.885ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.508     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.803     4.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.507     5.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.079ns (8.957%)  route 0.803ns (91.043%))
  Logic Levels:           0  
  Clock Path Skew:        1.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.546ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.622ns, distribution 0.885ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.508     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.803     4.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.507     5.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.881ns  (logic 0.079ns (8.967%)  route 0.802ns (91.033%))
  Logic Levels:           0  
  Clock Path Skew:        1.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.546ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.509ns (routing 1.622ns, distribution 0.887ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.508     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.802     4.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.509     5.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.881ns  (logic 0.079ns (8.967%)  route 0.802ns (91.033%))
  Logic Levels:           0  
  Clock Path Skew:        1.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.508ns (routing 1.546ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.509ns (routing 1.622ns, distribution 0.887ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.508     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.802     4.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.509     5.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X64Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        6.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.513ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.382ns (routing 0.848ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.781ns (routing 1.098ns, distribution 0.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.382     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X58Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y201        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.059     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X58Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.781     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X58Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        6.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.513ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.382ns (routing 0.848ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.781ns (routing 1.098ns, distribution 0.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.382     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X58Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y201        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.080     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X58Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.781     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X58Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        6.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.510ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.387ns (routing 0.848ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.778ns (routing 1.098ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.387     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X59Y199        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y199        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.079     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X59Y200        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.778     8.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X59Y200        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        6.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.512ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.848ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.780ns (routing 1.098ns, distribution 0.682ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.386     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X60Y199        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y199        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.755 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.085     1.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X60Y200        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.780     8.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X60Y200        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        6.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.515ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.375ns (routing 0.848ns, distribution 0.527ns)
  Clock Net Delay (Destination): 1.783ns (routing 1.098ns, distribution 0.685ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.375     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X55Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y206        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.098     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X54Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.783     8.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X54Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.149ns  (logic 0.040ns (26.846%)  route 0.109ns (73.154%))
  Logic Levels:           0  
  Clock Path Skew:        6.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.515ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.375ns (routing 0.848ns, distribution 0.527ns)
  Clock Net Delay (Destination): 1.783ns (routing 1.098ns, distribution 0.685ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.375     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X55Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y206        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.109     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X54Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.783     8.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X54Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        6.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.523ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.382ns (routing 0.848ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.791ns (routing 1.098ns, distribution 0.693ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.382     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X58Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y201        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.104     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X57Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.791     8.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X57Y201        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        6.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.470ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.411ns (routing 0.848ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.738ns (routing 1.098ns, distribution 0.640ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.411     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X62Y200        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y200        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X62Y201        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.738     8.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X62Y201        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.828%)  route 0.112ns (74.172%))
  Logic Levels:           0  
  Clock Path Skew:        6.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.511ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.381ns (routing 0.848ns, distribution 0.533ns)
  Clock Net Delay (Destination): 1.779ns (routing 1.098ns, distribution 0.681ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.381     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X60Y201        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y201        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.112     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X60Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.779     8.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X60Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        6.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.476ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.413ns (routing 0.848ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.744ns (routing 1.098ns, distribution 0.646ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.413     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X61Y199        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y199        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.085     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X61Y200        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.744     8.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X61Y200        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  rxoutclk_out[0]

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.311ns  (logic 0.634ns (14.714%)  route 3.677ns (85.286%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.559ns (routing 0.734ns, distribution 0.825ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.064     3.555    example_wrapper_inst/gtwiz_userclk_rx_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143     3.698 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.613     4.311    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.559     1.752    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.311ns  (logic 0.634ns (14.714%)  route 3.677ns (85.286%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.559ns (routing 0.734ns, distribution 0.825ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.064     3.555    example_wrapper_inst/gtwiz_userclk_rx_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143     3.698 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.613     4.311    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.559     1.752    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.311ns  (logic 0.634ns (14.714%)  route 3.677ns (85.286%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.559ns (routing 0.734ns, distribution 0.825ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.064     3.555    example_wrapper_inst/gtwiz_userclk_rx_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143     3.698 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.613     4.311    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.559     1.752    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.311ns  (logic 0.634ns (14.714%)  route 3.677ns (85.286%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.559ns (routing 0.734ns, distribution 0.825ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.064     3.555    example_wrapper_inst/gtwiz_userclk_rx_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143     3.698 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.613     4.311    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.559     1.752    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.310ns  (logic 0.634ns (14.718%)  route 3.676ns (85.282%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.561ns (routing 0.734ns, distribution 0.827ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.064     3.555    example_wrapper_inst/gtwiz_userclk_rx_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143     3.698 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.612     4.310    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.561     1.754    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXPMARESETDONE
                            (internal pin)
  Destination:            example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.858ns  (logic 0.000ns (0.000%)  route 1.858ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 0.734ns, distribution 0.811ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXPMARESETDONE
                         net (fo=4, routed)           1.858     1.858    example_wrapper_inst/gtwiz_userclk_rx_inst/rxpmaresetdone_out[0]
    SLICE_X55Y214        FDCE                                         f  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.545     1.738    example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]
    SLICE_X55Y214        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXPMARESETDONE
                            (internal pin)
  Destination:            example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.858ns  (logic 0.000ns (0.000%)  route 1.858ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 0.734ns, distribution 0.811ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXPMARESETDONE
                         net (fo=4, routed)           1.858     1.858    example_wrapper_inst/gtwiz_userclk_rx_inst/rxpmaresetdone_out[0]
    SLICE_X55Y214        FDCE                                         f  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.545     1.738    example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]
    SLICE_X55Y214        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXPMARESETDONE
                            (internal pin)
  Destination:            example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.000ns (0.000%)  route 0.911ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.086ns (routing 0.491ns, distribution 0.595ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXPMARESETDONE
                         net (fo=4, routed)           0.911     0.911    example_wrapper_inst/gtwiz_userclk_rx_inst/rxpmaresetdone_out[0]
    SLICE_X55Y214        FDCE                                         f  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.086     1.226    example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]
    SLICE_X55Y214        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXPMARESETDONE
                            (internal pin)
  Destination:            example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.000ns (0.000%)  route 0.911ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.086ns (routing 0.491ns, distribution 0.595ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXPMARESETDONE
                         net (fo=4, routed)           0.911     0.911    example_wrapper_inst/gtwiz_userclk_rx_inst/rxpmaresetdone_out[0]
    SLICE_X55Y214        FDCE                                         f  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.086     1.226    example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]
    SLICE_X55Y214        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.944ns  (logic 0.176ns (9.037%)  route 1.768ns (90.963%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.096ns (routing 0.491ns, distribution 0.605ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.481     1.608    example_wrapper_inst/gtwiz_userclk_rx_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.049     1.657 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.287     1.944    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.096     1.236    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.944ns  (logic 0.176ns (9.037%)  route 1.768ns (90.963%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.100ns (routing 0.491ns, distribution 0.609ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.481     1.608    example_wrapper_inst/gtwiz_userclk_rx_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.049     1.657 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.287     1.944    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.100     1.240    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.944ns  (logic 0.176ns (9.037%)  route 1.768ns (90.963%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.096ns (routing 0.491ns, distribution 0.605ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.481     1.608    example_wrapper_inst/gtwiz_userclk_rx_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.049     1.657 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.287     1.944    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.096     1.236    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.944ns  (logic 0.176ns (9.037%)  route 1.768ns (90.963%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.096ns (routing 0.491ns, distribution 0.605ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.481     1.608    example_wrapper_inst/gtwiz_userclk_rx_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.049     1.657 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.287     1.944    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.096     1.236    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.944ns  (logic 0.176ns (9.037%)  route 1.768ns (90.963%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.096ns (routing 0.491ns, distribution 0.605ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.481     1.608    example_wrapper_inst/gtwiz_userclk_rx_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.049     1.657 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.287     1.944    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.096     1.236    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync3_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_freerun
  To Clock:  rxoutclk_out[0]

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.094ns  (logic 0.194ns (17.733%)  route 0.900ns (82.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 1.546ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.734ns, distribution 0.825ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.498     3.383    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y213        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.461 f  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.287     3.748    example_wrapper_inst/gtwiz_userclk_rx_inst/rst_in_sync3_reg
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.116     3.864 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.613     4.477    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.559     1.752    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.094ns  (logic 0.194ns (17.733%)  route 0.900ns (82.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 1.546ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.734ns, distribution 0.825ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.498     3.383    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y213        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.461 f  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.287     3.748    example_wrapper_inst/gtwiz_userclk_rx_inst/rst_in_sync3_reg
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.116     3.864 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.613     4.477    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.559     1.752    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.094ns  (logic 0.194ns (17.733%)  route 0.900ns (82.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 1.546ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.734ns, distribution 0.825ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.498     3.383    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y213        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.461 f  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.287     3.748    example_wrapper_inst/gtwiz_userclk_rx_inst/rst_in_sync3_reg
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.116     3.864 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.613     4.477    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.559     1.752    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.094ns  (logic 0.194ns (17.733%)  route 0.900ns (82.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 1.546ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.734ns, distribution 0.825ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.498     3.383    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y213        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.461 f  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.287     3.748    example_wrapper_inst/gtwiz_userclk_rx_inst/rst_in_sync3_reg
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.116     3.864 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.613     4.477    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.559     1.752    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.093ns  (logic 0.194ns (17.749%)  route 0.899ns (82.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 1.546ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.734ns, distribution 0.827ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.498     3.383    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y213        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.461 f  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.287     3.748    example_wrapper_inst/gtwiz_userclk_rx_inst/rst_in_sync3_reg
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.116     3.864 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.612     4.476    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.561     1.754    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.477ns  (logic 0.079ns (16.562%)  route 0.398ns (83.438%))
  Logic Levels:           0  
  Clock Path Skew:        -1.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.523ns (routing 1.546ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.734ns, distribution 0.814ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.523     3.408    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y217        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.487 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.398     3.885    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X57Y212        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.548     1.741    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X57Y212        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.477ns  (logic 0.079ns (16.562%)  route 0.398ns (83.438%))
  Logic Levels:           0  
  Clock Path Skew:        -1.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.523ns (routing 1.546ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.734ns, distribution 0.814ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.523     3.408    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y217        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.487 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.398     3.885    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X57Y212        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.548     1.741    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X57Y212        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.477ns  (logic 0.079ns (16.562%)  route 0.398ns (83.438%))
  Logic Levels:           0  
  Clock Path Skew:        -1.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.523ns (routing 1.546ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.734ns, distribution 0.814ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.523     3.408    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y217        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.487 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.398     3.885    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X57Y212        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.548     1.741    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X57Y212        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.477ns  (logic 0.079ns (16.562%)  route 0.398ns (83.438%))
  Logic Levels:           0  
  Clock Path Skew:        -1.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.523ns (routing 1.546ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.734ns, distribution 0.814ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.523     3.408    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y217        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.487 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.398     3.885    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X57Y212        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.548     1.741    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X57Y212        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.476ns  (logic 0.079ns (16.597%)  route 0.397ns (83.403%))
  Logic Levels:           0  
  Clock Path Skew:        -1.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.523ns (routing 1.546ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.734ns, distribution 0.816ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.523     3.408    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y217        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.487 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.397     3.884    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X57Y212        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.550     1.743    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X57Y212        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.039ns (17.808%)  route 0.180ns (82.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.848ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.491ns, distribution 0.599ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.386     1.716    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y217        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.755 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.180     1.935    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X57Y212        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.090     1.230    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X57Y212        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.039ns (17.808%)  route 0.180ns (82.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.848ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.491ns, distribution 0.603ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.386     1.716    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y217        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.755 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.180     1.935    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X57Y212        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.094     1.234    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X57Y212        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.039ns (17.808%)  route 0.180ns (82.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.848ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.491ns, distribution 0.599ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.386     1.716    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y217        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.755 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.180     1.935    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X57Y212        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.090     1.230    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X57Y212        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.039ns (17.808%)  route 0.180ns (82.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.848ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.491ns, distribution 0.599ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.386     1.716    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y217        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.755 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.180     1.935    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X57Y212        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.090     1.230    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X57Y212        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.039ns (17.808%)  route 0.180ns (82.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.848ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.491ns, distribution 0.599ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.386     1.716    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y217        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.755 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=9, routed)           0.180     1.935    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X57Y212        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.090     1.230    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X57Y212        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 example_init_inst/reset_all_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.061ns (16.138%)  route 0.317ns (83.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.848ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.491ns, distribution 0.605ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.376     1.706    example_init_inst/clk_freerun_in
    SLICE_X56Y212        FDRE                                         r  example_init_inst/reset_all_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y212        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.745 f  example_init_inst/reset_all_out_reg/Q
                         net (fo=3, routed)           0.030     1.775    example_wrapper_inst/gtwiz_userclk_rx_inst/reset_all_out
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     1.797 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.287     2.084    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.096     1.236    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 example_init_inst/reset_all_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.061ns (16.138%)  route 0.317ns (83.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.848ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.491ns, distribution 0.609ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.376     1.706    example_init_inst/clk_freerun_in
    SLICE_X56Y212        FDRE                                         r  example_init_inst/reset_all_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y212        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.745 f  example_init_inst/reset_all_out_reg/Q
                         net (fo=3, routed)           0.030     1.775    example_wrapper_inst/gtwiz_userclk_rx_inst/reset_all_out
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     1.797 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.287     2.084    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.100     1.240    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 example_init_inst/reset_all_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.061ns (16.138%)  route 0.317ns (83.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.848ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.491ns, distribution 0.605ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.376     1.706    example_init_inst/clk_freerun_in
    SLICE_X56Y212        FDRE                                         r  example_init_inst/reset_all_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y212        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.745 f  example_init_inst/reset_all_out_reg/Q
                         net (fo=3, routed)           0.030     1.775    example_wrapper_inst/gtwiz_userclk_rx_inst/reset_all_out
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     1.797 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.287     2.084    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.096     1.236    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 example_init_inst/reset_all_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.061ns (16.138%)  route 0.317ns (83.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.848ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.491ns, distribution 0.605ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.376     1.706    example_init_inst/clk_freerun_in
    SLICE_X56Y212        FDRE                                         r  example_init_inst/reset_all_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y212        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.745 f  example_init_inst/reset_all_out_reg/Q
                         net (fo=3, routed)           0.030     1.775    example_wrapper_inst/gtwiz_userclk_rx_inst/reset_all_out
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     1.797 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.287     2.084    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.096     1.236    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 example_init_inst/reset_all_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.061ns (16.138%)  route 0.317ns (83.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.848ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.491ns, distribution 0.605ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.376     1.706    example_init_inst/clk_freerun_in
    SLICE_X56Y212        FDRE                                         r  example_init_inst/reset_all_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y212        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.745 f  example_init_inst/reset_all_out_reg/Q
                         net (fo=3, routed)           0.030     1.775    example_wrapper_inst/gtwiz_userclk_rx_inst/reset_all_out
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     1.797 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.287     2.084    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.096     1.236    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync3_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.029ns  (logic 0.247ns (24.004%)  route 0.782ns (75.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.806ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.734ns, distribution 0.825ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.738     1.954    example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]
    SLICE_X55Y214        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y214        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.034 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/Q
                         net (fo=2, routed)           0.169     2.203    example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.167     2.370 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.613     2.983    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.559     1.752    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.029ns  (logic 0.247ns (24.004%)  route 0.782ns (75.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.806ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.734ns, distribution 0.825ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.738     1.954    example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]
    SLICE_X55Y214        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y214        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.034 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/Q
                         net (fo=2, routed)           0.169     2.203    example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.167     2.370 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.613     2.983    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.559     1.752    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.029ns  (logic 0.247ns (24.004%)  route 0.782ns (75.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.806ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.734ns, distribution 0.825ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.738     1.954    example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]
    SLICE_X55Y214        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y214        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.034 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/Q
                         net (fo=2, routed)           0.169     2.203    example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.167     2.370 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.613     2.983    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.559     1.752    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.029ns  (logic 0.247ns (24.004%)  route 0.782ns (75.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.806ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.734ns, distribution 0.825ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.738     1.954    example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]
    SLICE_X55Y214        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y214        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.034 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/Q
                         net (fo=2, routed)           0.169     2.203    example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.167     2.370 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.613     2.983    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.559     1.752    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.028ns  (logic 0.247ns (24.027%)  route 0.781ns (75.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.806ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.734ns, distribution 0.827ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.738     1.954    example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]
    SLICE_X55Y214        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y214        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.034 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/Q
                         net (fo=2, routed)           0.169     2.203    example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.167     2.370 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.612     2.982    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.561     1.754    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.508ns  (logic 0.081ns (15.945%)  route 0.427ns (84.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.806ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.734ns, distribution 0.811ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.738     1.954    example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]
    SLICE_X55Y214        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y214        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.035 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/Q
                         net (fo=1, routed)           0.427     2.462    example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta
    SLICE_X55Y214        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.545     1.738    example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]
    SLICE_X55Y214        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.040ns (19.139%)  route 0.169ns (80.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.962ns (routing 0.443ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.491ns, distribution 0.595ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         0.962     1.088    example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]
    SLICE_X55Y214        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y214        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.128 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/Q
                         net (fo=1, routed)           0.169     1.297    example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta
    SLICE_X55Y214        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.086     1.226    example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk2_in[0]
    SLICE_X55Y214        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.073ns (15.532%)  route 0.397ns (84.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.969ns (routing 0.443ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.491ns, distribution 0.605ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         0.969     1.095    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X57Y212        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y212        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.134 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=3, routed)           0.110     1.244    example_wrapper_inst/gtwiz_userclk_rx_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.034     1.278 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.287     1.565    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.096     1.236    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.073ns (15.532%)  route 0.397ns (84.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.969ns (routing 0.443ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.491ns, distribution 0.609ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         0.969     1.095    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X57Y212        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y212        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.134 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=3, routed)           0.110     1.244    example_wrapper_inst/gtwiz_userclk_rx_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.034     1.278 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.287     1.565    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.100     1.240    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.073ns (15.532%)  route 0.397ns (84.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.969ns (routing 0.443ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.491ns, distribution 0.605ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         0.969     1.095    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X57Y212        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y212        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.134 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=3, routed)           0.110     1.244    example_wrapper_inst/gtwiz_userclk_rx_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.034     1.278 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.287     1.565    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.096     1.236    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.073ns (15.532%)  route 0.397ns (84.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.969ns (routing 0.443ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.491ns, distribution 0.605ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         0.969     1.095    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X57Y212        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y212        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.134 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=3, routed)           0.110     1.244    example_wrapper_inst/gtwiz_userclk_rx_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.034     1.278 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.287     1.565    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.096     1.236    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.073ns (15.532%)  route 0.397ns (84.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.969ns (routing 0.443ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.491ns, distribution 0.605ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         0.969     1.095    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X57Y212        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y212        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.134 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=3, routed)           0.110     1.244    example_wrapper_inst/gtwiz_userclk_rx_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X56Y212        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.034     1.278 f  example_wrapper_inst/gtwiz_userclk_rx_inst/example_checking_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.287     1.565    example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in
    SLICE_X50Y232        FDPE                                         f  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=110, routed)         1.096     1.236    example_checking_inst0/example_checking_reset_synchronizer_inst/clk_in
    SLICE_X50Y232        FDPE                                         r  example_checking_inst0/example_checking_reset_synchronizer_inst/rst_in_sync3_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  txoutclk_out[0]

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.709ns  (logic 0.739ns (12.950%)  route 4.970ns (87.050%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.645ns (routing 0.803ns, distribution 0.842ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.064     3.555    example_wrapper_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.680 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.337     4.017    example_stimulus_inst0/gtwiz_reset_all_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     4.140 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           1.569     5.709    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.645     1.837    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.709ns  (logic 0.739ns (12.950%)  route 4.970ns (87.050%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.645ns (routing 0.803ns, distribution 0.842ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.064     3.555    example_wrapper_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.680 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.337     4.017    example_stimulus_inst0/gtwiz_reset_all_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     4.140 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           1.569     5.709    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.645     1.837    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.709ns  (logic 0.739ns (12.950%)  route 4.970ns (87.050%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.645ns (routing 0.803ns, distribution 0.842ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.064     3.555    example_wrapper_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.680 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.337     4.017    example_stimulus_inst0/gtwiz_reset_all_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     4.140 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           1.569     5.709    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.645     1.837    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.709ns  (logic 0.739ns (12.950%)  route 4.970ns (87.050%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.645ns (routing 0.803ns, distribution 0.842ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.064     3.555    example_wrapper_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.680 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.337     4.017    example_stimulus_inst0/gtwiz_reset_all_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     4.140 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           1.569     5.709    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.645     1.837    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.708ns  (logic 0.739ns (12.953%)  route 4.969ns (87.047%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.647ns (routing 0.803ns, distribution 0.844ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.064     3.555    example_wrapper_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.680 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.337     4.017    example_stimulus_inst0/gtwiz_reset_all_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     4.140 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           1.568     5.708    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.647     1.839    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.882ns  (logic 0.000ns (0.000%)  route 1.882ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.610ns (routing 0.803ns, distribution 0.807ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=4, routed)           1.882     1.882    example_wrapper_inst/gtwiz_userclk_tx_inst/txpmaresetdone_out[0]
    SLICE_X55Y216        FDCE                                         f  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.610     1.802    example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.882ns  (logic 0.000ns (0.000%)  route 1.882ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.610ns (routing 0.803ns, distribution 0.807ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=4, routed)           1.882     1.882    example_wrapper_inst/gtwiz_userclk_tx_inst/txpmaresetdone_out[0]
    SLICE_X55Y216        FDCE                                         f  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.610     1.802    example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.000ns (0.000%)  route 0.915ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.131ns (routing 0.539ns, distribution 0.592ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=4, routed)           0.915     0.915    example_wrapper_inst/gtwiz_userclk_tx_inst/txpmaresetdone_out[0]
    SLICE_X55Y216        FDCE                                         f  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.131     1.270    example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.000ns (0.000%)  route 0.915ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.131ns (routing 0.539ns, distribution 0.592ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=4, routed)           0.915     0.915    example_wrapper_inst/gtwiz_userclk_tx_inst/txpmaresetdone_out[0]
    SLICE_X55Y216        FDCE                                         f  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.131     1.270    example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.600ns  (logic 0.227ns (8.718%)  route 2.373ns (91.282%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.153ns (routing 0.539ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.481     1.608    example_wrapper_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.050     1.658 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.166     1.824    example_stimulus_inst0/gtwiz_reset_all_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.050     1.874 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.726     2.600    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.153     1.292    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.600ns  (logic 0.227ns (8.718%)  route 2.373ns (91.282%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.157ns (routing 0.539ns, distribution 0.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.481     1.608    example_wrapper_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.050     1.658 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.166     1.824    example_stimulus_inst0/gtwiz_reset_all_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.050     1.874 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.726     2.600    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.157     1.296    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.600ns  (logic 0.227ns (8.718%)  route 2.373ns (91.282%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.153ns (routing 0.539ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.481     1.608    example_wrapper_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.050     1.658 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.166     1.824    example_stimulus_inst0/gtwiz_reset_all_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.050     1.874 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.726     2.600    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.153     1.292    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.600ns  (logic 0.227ns (8.718%)  route 2.373ns (91.282%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.153ns (routing 0.539ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.481     1.608    example_wrapper_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.050     1.658 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.166     1.824    example_stimulus_inst0/gtwiz_reset_all_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.050     1.874 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.726     2.600    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.153     1.292    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 hb_gtwiz_reset_all_in
                            (input port)
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.600ns  (logic 0.227ns (8.718%)  route 2.373ns (91.282%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.153ns (routing 0.539ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  hb_gtwiz_reset_all_in (IN)
                         net (fo=0)                   0.000     0.000    ibuf_hb_gtwiz_reset_all_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 f  ibuf_hb_gtwiz_reset_all_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    ibuf_hb_gtwiz_reset_all_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 f  ibuf_hb_gtwiz_reset_all_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.481     1.608    example_wrapper_inst/hb_gtwiz_reset_all_buf_int
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.050     1.658 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.166     1.824    example_stimulus_inst0/gtwiz_reset_all_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.050     1.874 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.726     2.600    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.153     1.292    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync3_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_freerun
  To Clock:  txoutclk_out[0]

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.494ns  (logic 0.301ns (12.069%)  route 2.193ns (87.931%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 1.546ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.803ns, distribution 0.842ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.498     3.383    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y213        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.461 f  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.287     3.748    example_wrapper_inst/rst_in_sync3_reg
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.848 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.337     4.185    example_stimulus_inst0/gtwiz_reset_all_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     4.308 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           1.569     5.877    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.645     1.837    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.494ns  (logic 0.301ns (12.069%)  route 2.193ns (87.931%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 1.546ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.803ns, distribution 0.842ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.498     3.383    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y213        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.461 f  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.287     3.748    example_wrapper_inst/rst_in_sync3_reg
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.848 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.337     4.185    example_stimulus_inst0/gtwiz_reset_all_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     4.308 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           1.569     5.877    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.645     1.837    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.494ns  (logic 0.301ns (12.069%)  route 2.193ns (87.931%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 1.546ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.803ns, distribution 0.842ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.498     3.383    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y213        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.461 f  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.287     3.748    example_wrapper_inst/rst_in_sync3_reg
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.848 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.337     4.185    example_stimulus_inst0/gtwiz_reset_all_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     4.308 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           1.569     5.877    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.645     1.837    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.494ns  (logic 0.301ns (12.069%)  route 2.193ns (87.931%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 1.546ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.803ns, distribution 0.842ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.498     3.383    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y213        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.461 f  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.287     3.748    example_wrapper_inst/rst_in_sync3_reg
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.848 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.337     4.185    example_stimulus_inst0/gtwiz_reset_all_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     4.308 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           1.569     5.877    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.645     1.837    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.493ns  (logic 0.301ns (12.074%)  route 2.192ns (87.926%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 1.546ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.803ns, distribution 0.844ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.498     3.383    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X60Y213        FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y213        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.461 f  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.287     3.748    example_wrapper_inst/rst_in_sync3_reg
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.848 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.337     4.185    example_stimulus_inst0/gtwiz_reset_all_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     4.308 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           1.568     5.876    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.647     1.839    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.486ns  (logic 0.080ns (16.461%)  route 0.406ns (83.539%))
  Logic Levels:           0  
  Clock Path Skew:        -1.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    3.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.519ns (routing 1.546ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.803ns, distribution 0.808ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.519     3.404    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X57Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y217        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.484 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.406     3.890    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X57Y213        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.611     1.803    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X57Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.486ns  (logic 0.080ns (16.461%)  route 0.406ns (83.539%))
  Logic Levels:           0  
  Clock Path Skew:        -1.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    3.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.519ns (routing 1.546ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.803ns, distribution 0.808ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.519     3.404    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X57Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y217        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.484 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.406     3.890    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X57Y213        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.611     1.803    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X57Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.486ns  (logic 0.080ns (16.461%)  route 0.406ns (83.539%))
  Logic Levels:           0  
  Clock Path Skew:        -1.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    3.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.519ns (routing 1.546ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.803ns, distribution 0.808ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.519     3.404    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X57Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y217        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.484 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.406     3.890    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X57Y213        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.611     1.803    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X57Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.486ns  (logic 0.080ns (16.461%)  route 0.406ns (83.539%))
  Logic Levels:           0  
  Clock Path Skew:        -1.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    3.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.519ns (routing 1.546ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.803ns, distribution 0.808ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.519     3.404    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X57Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y217        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.484 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.406     3.890    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X57Y213        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.611     1.803    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X57Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.485ns  (logic 0.080ns (16.495%)  route 0.405ns (83.505%))
  Logic Levels:           0  
  Clock Path Skew:        -1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    3.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.519ns (routing 1.546ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.803ns, distribution 0.810ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.519     3.404    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X57Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y217        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.484 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.405     3.889    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X57Y213        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.613     1.805    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X57Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.040ns (18.433%)  route 0.177ns (81.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.383ns (routing 0.848ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.539ns, distribution 0.595ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.383     1.713    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X57Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y217        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.753 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.177     1.930    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X57Y213        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.134     1.273    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X57Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.040ns (18.433%)  route 0.177ns (81.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.383ns (routing 0.848ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.539ns, distribution 0.599ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.383     1.713    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X57Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y217        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.753 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.177     1.930    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X57Y213        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.138     1.277    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X57Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.040ns (18.433%)  route 0.177ns (81.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.383ns (routing 0.848ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.539ns, distribution 0.595ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.383     1.713    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X57Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y217        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.753 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.177     1.930    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X57Y213        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.134     1.273    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X57Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.040ns (18.433%)  route 0.177ns (81.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.383ns (routing 0.848ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.539ns, distribution 0.595ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.383     1.713    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X57Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y217        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.753 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.177     1.930    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X57Y213        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.134     1.273    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X57Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.040ns (18.433%)  route 0.177ns (81.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.383ns (routing 0.848ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.539ns, distribution 0.595ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.383     1.713    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X57Y217        FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y217        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.753 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.177     1.930    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X57Y213        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.134     1.273    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X57Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 example_init_inst/reset_all_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.111ns (10.745%)  route 0.922ns (89.255%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.848ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.539ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.376     1.706    example_init_inst/clk_freerun_in
    SLICE_X56Y212        FDRE                                         r  example_init_inst/reset_all_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y212        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.745 f  example_init_inst/reset_all_out_reg/Q
                         net (fo=3, routed)           0.030     1.775    example_wrapper_inst/reset_all_out
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.797 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.166     1.963    example_stimulus_inst0/gtwiz_reset_all_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.050     2.013 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.726     2.739    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.153     1.292    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 example_init_inst/reset_all_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.111ns (10.745%)  route 0.922ns (89.255%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.848ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.539ns, distribution 0.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.376     1.706    example_init_inst/clk_freerun_in
    SLICE_X56Y212        FDRE                                         r  example_init_inst/reset_all_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y212        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.745 f  example_init_inst/reset_all_out_reg/Q
                         net (fo=3, routed)           0.030     1.775    example_wrapper_inst/reset_all_out
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.797 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.166     1.963    example_stimulus_inst0/gtwiz_reset_all_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.050     2.013 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.726     2.739    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.157     1.296    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 example_init_inst/reset_all_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.111ns (10.745%)  route 0.922ns (89.255%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.848ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.539ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.376     1.706    example_init_inst/clk_freerun_in
    SLICE_X56Y212        FDRE                                         r  example_init_inst/reset_all_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y212        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.745 f  example_init_inst/reset_all_out_reg/Q
                         net (fo=3, routed)           0.030     1.775    example_wrapper_inst/reset_all_out
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.797 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.166     1.963    example_stimulus_inst0/gtwiz_reset_all_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.050     2.013 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.726     2.739    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.153     1.292    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 example_init_inst/reset_all_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.111ns (10.745%)  route 0.922ns (89.255%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.848ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.539ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.376     1.706    example_init_inst/clk_freerun_in
    SLICE_X56Y212        FDRE                                         r  example_init_inst/reset_all_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y212        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.745 f  example_init_inst/reset_all_out_reg/Q
                         net (fo=3, routed)           0.030     1.775    example_wrapper_inst/reset_all_out
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.797 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.166     1.963    example_stimulus_inst0/gtwiz_reset_all_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.050     2.013 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.726     2.739    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.153     1.292    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 example_init_inst/reset_all_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.111ns (10.745%)  route 0.922ns (89.255%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.848ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.539ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.376     1.706    example_init_inst/clk_freerun_in
    SLICE_X56Y212        FDRE                                         r  example_init_inst/reset_all_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y212        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.745 f  example_init_inst/reset_all_out_reg/Q
                         net (fo=3, routed)           0.030     1.775    example_wrapper_inst/reset_all_out
    SLICE_X56Y212        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.797 f  example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1/O
                         net (fo=11, routed)          0.166     1.963    example_stimulus_inst0/gtwiz_reset_all_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.050     2.013 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.726     2.739    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.153     1.292    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync3_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.918ns  (logic 0.179ns (9.333%)  route 1.739ns (90.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.812ns (routing 0.885ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.803ns, distribution 0.842ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.812     2.027    example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y216        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.107 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.170     2.277    example_stimulus_inst0/gtwiz_userclk_tx_active_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     2.376 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           1.569     3.945    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.645     1.837    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.918ns  (logic 0.179ns (9.333%)  route 1.739ns (90.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.812ns (routing 0.885ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.803ns, distribution 0.842ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.812     2.027    example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y216        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.107 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.170     2.277    example_stimulus_inst0/gtwiz_userclk_tx_active_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     2.376 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           1.569     3.945    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.645     1.837    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.918ns  (logic 0.179ns (9.333%)  route 1.739ns (90.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.812ns (routing 0.885ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.803ns, distribution 0.842ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.812     2.027    example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y216        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.107 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.170     2.277    example_stimulus_inst0/gtwiz_userclk_tx_active_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     2.376 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           1.569     3.945    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.645     1.837    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.918ns  (logic 0.179ns (9.333%)  route 1.739ns (90.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.812ns (routing 0.885ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.803ns, distribution 0.842ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.812     2.027    example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y216        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.107 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.170     2.277    example_stimulus_inst0/gtwiz_userclk_tx_active_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     2.376 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           1.569     3.945    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.645     1.837    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.917ns  (logic 0.179ns (9.338%)  route 1.738ns (90.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.812ns (routing 0.885ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.803ns, distribution 0.844ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.812     2.027    example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y216        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.107 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.170     2.277    example_stimulus_inst0/gtwiz_userclk_tx_active_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     2.376 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           1.568     3.944    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.647     1.839    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.352ns  (logic 0.081ns (23.011%)  route 0.271ns (76.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.812ns (routing 0.885ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.803ns, distribution 0.807ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.812     2.027    example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y216        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.108 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/Q
                         net (fo=1, routed)           0.271     2.379    example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.610     1.802    example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.152ns  (logic 0.040ns (26.316%)  route 0.112ns (73.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.482ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.539ns, distribution 0.592ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         0.999     1.124    example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y216        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.164 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/Q
                         net (fo=1, routed)           0.112     1.276    example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.131     1.270    example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.081ns (9.030%)  route 0.816ns (90.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.482ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.539ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         0.999     1.124    example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y216        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.164 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.090     1.254    example_stimulus_inst0/gtwiz_userclk_tx_active_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     1.295 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.726     2.021    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.153     1.292    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.081ns (9.030%)  route 0.816ns (90.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.482ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.539ns, distribution 0.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         0.999     1.124    example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y216        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.164 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.090     1.254    example_stimulus_inst0/gtwiz_userclk_tx_active_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     1.295 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.726     2.021    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.157     1.296    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.081ns (9.030%)  route 0.816ns (90.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.482ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.539ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         0.999     1.124    example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y216        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.164 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.090     1.254    example_stimulus_inst0/gtwiz_userclk_tx_active_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     1.295 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.726     2.021    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.153     1.292    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.081ns (9.030%)  route 0.816ns (90.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.482ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.539ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         0.999     1.124    example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y216        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.164 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.090     1.254    example_stimulus_inst0/gtwiz_userclk_tx_active_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     1.295 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.726     2.021    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.153     1.292    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.081ns (9.030%)  route 0.816ns (90.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.482ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.539ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         0.999     1.124    example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk2_in[0]
    SLICE_X55Y216        FDCE                                         r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y216        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.164 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.090     1.254    example_stimulus_inst0/gtwiz_userclk_tx_active_in
    SLICE_X55Y216        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     1.295 f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst_i_1/O
                         net (fo=5, routed)           0.726     2.021    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in
    SLICE_X14Y243        FDPE                                         f  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=125, routed)         1.153     1.292    example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/clk_in
    SLICE_X14Y243        FDPE                                         r  example_stimulus_inst0/example_stimulus_reset_synchronizer_inst/rst_in_sync3_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_freerun
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sm_link_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            link_status_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.220ns  (logic 0.947ns (22.439%)  route 3.273ns (77.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.445ns (routing 1.546ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.445     3.330    hb_gtwiz_reset_clk_freerun_buf_int
    SLICE_X43Y214        FDRE                                         r  sm_link_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y214        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.409 r  sm_link_reg/Q
                         net (fo=13, routed)          3.273     6.682    link_status_out_OBUF
    AK15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.868     7.550 r  link_status_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.550    link_status_out
    AK15                                                              r  link_status_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link_down_latched_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            link_down_latched_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.930ns  (logic 0.945ns (24.038%)  route 2.985ns (75.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.552ns (routing 1.546ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.857    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.885 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         2.552     3.437    hb_gtwiz_reset_clk_freerun_buf_int
    SLICE_X63Y212        FDRE                                         r  link_down_latched_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y212        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.513 r  link_down_latched_out_reg/Q
                         net (fo=2, routed)           2.985     6.498    link_down_latched_out_OBUF
    AK16                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.869     7.366 r  link_down_latched_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.366    link_down_latched_out
    AK16                                                              r  link_down_latched_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 link_down_latched_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            link_down_latched_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 0.399ns (21.609%)  route 1.447ns (78.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.848ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.409     1.739    hb_gtwiz_reset_clk_freerun_buf_int
    SLICE_X63Y212        FDRE                                         r  link_down_latched_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y212        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.777 r  link_down_latched_out_reg/Q
                         net (fo=2, routed)           1.447     3.224    link_down_latched_out_OBUF
    AK16                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.361     3.584 r  link_down_latched_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.584    link_down_latched_out
    AK16                                                              r  link_down_latched_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_link_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_freerun  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            link_status_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 0.399ns (19.968%)  route 1.600ns (80.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.351ns (routing 0.848ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_freerun rise edge)
                                                      0.000     0.000 r  
    AU17                                              0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in (IN)
                         net (fo=0)                   0.000     0.000    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/I
    AU17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    hb_gtwiz_reset_clk_freerun_in_IBUF_inst/OUT
    AU17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 r  hb_gtwiz_reset_clk_freerun_in_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.313    hb_gtwiz_reset_clk_freerun_in_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.330 r  bufg_clk_freerun_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=927, routed)         1.351     1.681    hb_gtwiz_reset_clk_freerun_buf_int
    SLICE_X43Y214        FDRE                                         r  sm_link_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y214        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.720 r  sm_link_reg/Q
                         net (fo=13, routed)          1.600     3.320    link_status_out_OBUF
    AK15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.360     3.680 r  link_status_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.680    link_status_out
    AK15                                                              r  link_status_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.689ns  (logic 4.300ns (64.285%)  route 2.389ns (35.715%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.509ns (routing 1.622ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           2.389     6.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X63Y199        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.509     5.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X63Y199        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.285ns  (logic 4.445ns (84.106%)  route 0.840ns (15.894%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.703ns (routing 1.622ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.768     5.068    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X97Y110        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     5.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.072     5.285    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X97Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.703     5.527    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X97Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.116ns  (logic 4.400ns (86.005%)  route 0.716ns (13.995%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.714ns (routing 1.622ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X97Y105        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     5.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.053     5.116    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X97Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.714     5.538    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.858ns  (logic 4.398ns (90.531%)  route 0.460ns (9.469%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.713ns (routing 1.622ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.411     4.711    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X102Y103       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.049     4.858    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         2.713     5.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.506ns (69.031%)  route 0.227ns (30.969%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.885ns (routing 1.098ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.212     0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X102Y103       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     0.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.015     0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.885     8.617    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.506ns (58.295%)  route 0.362ns (41.705%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.889ns (routing 1.098ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.344     0.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X97Y105        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.041     0.850 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.018     0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X97Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.889     8.621    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.524ns (54.984%)  route 0.429ns (45.016%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.878ns (routing 1.098ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.403     0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X97Y110        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.059     0.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.026     0.953    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X97Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.878     8.610    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X97Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.641ns  (logic 0.465ns (28.336%)  route 1.176ns (71.664%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.740ns (routing 1.098ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           1.176     1.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X63Y199        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.413     6.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.740     8.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X63Y199        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  txoutclkpcs_out[0]

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CLR
                            (recovery check against rising-edge clock txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.068ns  (logic 0.000ns (0.000%)  route 2.068ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           2.068     2.068    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X56Y213        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.292     1.292    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CLR
                            (recovery check against rising-edge clock txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.068ns  (logic 0.000ns (0.000%)  route 2.068ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           2.068     2.068    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X56Y213        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.292     1.292    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/CLR
                            (recovery check against rising-edge clock txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.068ns  (logic 0.000ns (0.000%)  route 2.068ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           2.068     2.068    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X56Y213        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.292     1.292    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/CLR
                            (recovery check against rising-edge clock txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.068ns  (logic 0.000ns (0.000%)  route 2.068ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           2.068     2.068    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X56Y213        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.292     1.292    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CLR
                            (recovery check against rising-edge clock txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.065ns  (logic 0.000ns (0.000%)  route 2.065ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           2.065     2.065    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X56Y213        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.291     1.291    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/CLR
                            (recovery check against rising-edge clock txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.027ns  (logic 0.000ns (0.000%)  route 2.027ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           2.027     2.027    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X57Y214        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.260     1.260    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X57Y214        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/CLR
                            (removal check against rising-edge clock txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.000ns (0.000%)  route 0.975ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.975     0.975    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X57Y214        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.278     1.278    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X57Y214        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CLR
                            (removal check against rising-edge clock txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.000ns (0.000%)  route 0.988ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.988     0.988    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X56Y213        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.313     1.313    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CLR
                            (removal check against rising-edge clock txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.000ns (0.000%)  route 0.989ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.989     0.989    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X56Y213        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.314     1.314    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CLR
                            (removal check against rising-edge clock txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.000ns (0.000%)  route 0.989ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.989     0.989    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X56Y213        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.314     1.314    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/CLR
                            (removal check against rising-edge clock txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.000ns (0.000%)  route 0.989ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.989     0.989    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X56Y213        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.314     1.314    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C

Slack:                    inf
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/CLR
                            (removal check against rising-edge clock txoutclkpcs_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.000ns (0.000%)  route 0.989ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=7, routed)           0.989     0.989    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]_0
    SLICE_X56Y213        FDCE                                         f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          1.314     1.314    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/txoutclkpcs_out[0]
    SLICE_X56Y213        FDCE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C





