-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hls_object_green_classification is
generic (
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 8;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    in_stream_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_stream_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_WVALID : IN STD_LOGIC;
    s_axi_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_RREADY : IN STD_LOGIC;
    s_axi_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of hls_object_green_classification is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "hls_object_green_classification_hls_object_green_classification,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.186250,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=338,HLS_SYN_DSP=0,HLS_SYN_FF=5570,HLS_SYN_LUT=9395,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (89 downto 0) := "000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (89 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (89 downto 0) := "000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (89 downto 0) := "000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (89 downto 0) := "000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (89 downto 0) := "000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (89 downto 0) := "000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (89 downto 0) := "000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (89 downto 0) := "000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (89 downto 0) := "000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (89 downto 0) := "001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (89 downto 0) := "010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (89 downto 0) := "100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv65_155555556 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000101010101010101010101010101010110";
    constant ap_const_lv56_28F5C28F5C3 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000101000111101011100001010001111010111000011";
    constant ap_const_lv17_12C00 : STD_LOGIC_VECTOR (16 downto 0) := "10010110000000000";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv21_BD10 : STD_LOGIC_VECTOR (20 downto 0) := "000001011110100010000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv8_EF : STD_LOGIC_VECTOR (7 downto 0) := "11101111";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv17_156 : STD_LOGIC_VECTOR (16 downto 0) := "00000000101010110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv14_6B : STD_LOGIC_VECTOR (13 downto 0) := "00000001101011";
    constant ap_const_lv14_3B : STD_LOGIC_VECTOR (13 downto 0) := "00000000111011";
    constant ap_const_lv12_B : STD_LOGIC_VECTOR (11 downto 0) := "000000001011";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (89 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal object_count_ap_vld : STD_LOGIC;
    signal parent_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal parent_ce0 : STD_LOGIC;
    signal parent_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal parent_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal parent_ce1 : STD_LOGIC;
    signal parent_we1 : STD_LOGIC;
    signal parent_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal min_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal min_x_ce0 : STD_LOGIC;
    signal min_x_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal min_x_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal min_x_ce1 : STD_LOGIC;
    signal min_x_we1 : STD_LOGIC;
    signal min_x_d1 : STD_LOGIC_VECTOR (8 downto 0);
    signal max_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal max_x_ce0 : STD_LOGIC;
    signal max_x_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal max_x_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal max_x_ce1 : STD_LOGIC;
    signal max_x_we1 : STD_LOGIC;
    signal max_x_d1 : STD_LOGIC_VECTOR (8 downto 0);
    signal min_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal min_y_ce0 : STD_LOGIC;
    signal min_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal min_y_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal min_y_ce1 : STD_LOGIC;
    signal min_y_we1 : STD_LOGIC;
    signal min_y_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal max_y_ce0 : STD_LOGIC;
    signal max_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_y_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal max_y_ce1 : STD_LOGIC;
    signal max_y_we1 : STD_LOGIC;
    signal max_y_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal center_is_green_ce0 : STD_LOGIC;
    signal center_is_green_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal center_is_green_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal center_is_green_ce1 : STD_LOGIC;
    signal center_is_green_we1 : STD_LOGIC;
    signal center_is_green_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal imgR_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal imgR_ce0 : STD_LOGIC;
    signal imgR_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal imgR_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal imgR_ce1 : STD_LOGIC;
    signal imgR_we1 : STD_LOGIC;
    signal imgG_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal imgG_ce0 : STD_LOGIC;
    signal imgG_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal imgG_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal imgG_ce1 : STD_LOGIC;
    signal imgG_we1 : STD_LOGIC;
    signal imgB_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal imgB_ce0 : STD_LOGIC;
    signal imgB_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal imgB_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal imgB_ce1 : STD_LOGIC;
    signal imgB_we1 : STD_LOGIC;
    signal hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_ce0 : STD_LOGIC;
    signal hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_we0 : STD_LOGIC;
    signal hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_ce0 : STD_LOGIC;
    signal hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_we0 : STD_LOGIC;
    signal hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal label_map_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal label_map_ce0 : STD_LOGIC;
    signal label_map_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal label_map_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal label_map_ce1 : STD_LOGIC;
    signal label_map_we1 : STD_LOGIC;
    signal label_map_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal label_map_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal is_external_ce0 : STD_LOGIC;
    signal is_external_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_external_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal is_external_ce1 : STD_LOGIC;
    signal is_external_we1 : STD_LOGIC;
    signal is_external_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal reg_1032 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal icmp_ln216_reg_2563 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state84 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state84 : signal is "none";
    signal i_9_fu_1087_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal i_9_reg_2197 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal col_load_1_reg_2202 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln143_fu_1081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln143_3_fu_1093_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln143_3_reg_2208 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln153_fu_1113_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln153_reg_2215 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_37_reg_2226 : STD_LOGIC_VECTOR (0 downto 0);
    signal R_fu_1192_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal R_reg_2243 : STD_LOGIC_VECTOR (7 downto 0);
    signal G_fu_1196_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal G_reg_2250 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_reg_2255 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal label_map_addr_reg_2271 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal zext_ln151_fu_1271_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal grp_fu_2056_p3 : STD_LOGIC_VECTOR (40 downto 0);
    signal udiv_ln_cast_reg_2291 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_fu_2064_p3 : STD_LOGIC_VECTOR (40 downto 0);
    signal add_ln155_1_reg_2296 : STD_LOGIC_VECTOR (40 downto 0);
    signal zext_ln151_2_fu_1280_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2_reg_2311 : STD_LOGIC_VECTOR (8 downto 0);
    signal hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3_reg_2316 : STD_LOGIC_VECTOR (8 downto 0);
    signal udiv_ln151_1_cast_reg_2321 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal gray_pix_reg_2326 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal trunc_ln143_2_fu_1298_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln143_2_reg_2335 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal select_ln151_fu_1321_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln151_reg_2343 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171_reg_2347 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172_reg_2352 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173_reg_2357 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174_reg_2362 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175_reg_2367 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176_reg_2372 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177_reg_2377 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178_reg_2382 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179_reg_2387 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln151_1_fu_1351_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln151_1_reg_2392 : STD_LOGIC_VECTOR (1 downto 0);
    signal top_3_fu_1383_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_3_reg_2396 : STD_LOGIC_VECTOR (7 downto 0);
    signal middle_3_fu_1406_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal middle_3_reg_2403 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln174_fu_1430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln174_reg_2409 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln175_fu_1458_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln175_reg_2413 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln176_fu_1475_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln176_reg_2418 : STD_LOGIC_VECTOR (9 downto 0);
    signal gx_fu_1533_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal gx_reg_2423 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal sext_ln177_1_fu_1584_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln177_fu_1591_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln177_reg_2434 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal edge_fu_1597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal edge_reg_2439 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal add_ln185_1_fu_1607_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln185_1_reg_2452 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal add_ln186_2_fu_1647_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln186_2_reg_2457 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal cur_reg_2472 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal trunc_ln26_fu_1660_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln26_reg_2478 : STD_LOGIC_VECTOR (8 downto 0);
    signal cur_7_reg_2483 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln26_1_fu_1664_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln26_1_reg_2489 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln187_fu_1668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_reg_2494 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_fu_1674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_reg_2501 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_1_fu_1680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_1_reg_2508 : STD_LOGIC_VECTOR (0 downto 0);
    signal next_label_2_fu_1705_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal next_label_2_reg_2513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal lbl_3_fu_1712_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal lbl_3_reg_2518 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln190_1_fu_1722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln190_1_reg_2523 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_fu_1735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_reg_2533 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal zext_ln25_2_reload_cast_fu_1743_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln25_2_reload_cast_reg_2537 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal col_1_fu_1751_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_1_reg_2542 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal icmp_ln216_fu_1844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln200_fu_1822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2567 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal empty_49_fu_1877_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal empty_49_reg_2572 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal tmp_42_reg_2593 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_43_reg_2598 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln207_fu_1947_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln207_reg_2603 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal mul_ln207_1_fu_1956_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln207_1_reg_2608 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183_reg_2613 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184_reg_2618 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185_reg_2623 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln200_fu_1962_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln200_reg_2628 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal tmp_fu_1967_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2633 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln216_fu_1980_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln216_reg_2641 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal parent_addr_reg_2649 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln216_1_fu_1984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_fu_1995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_2655 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal zext_ln259_fu_2028_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln259_reg_2675 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal icmp_ln259_fu_2022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln260_fu_2037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln260_reg_2693 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal min_x_load_reg_2717 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state83 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state83 : signal is "none";
    signal max_x_load_reg_2722 : STD_LOGIC_VECTOR (8 downto 0);
    signal min_y_load_reg_2727 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_y_load_reg_2732 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_ap_start : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_ap_done : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_ap_idle : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_ap_ready : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_parent_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_parent_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_parent_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_parent_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_x_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_x_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_x_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_x_d1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_x_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_x_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_x_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_x_d1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_y_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_y_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_y_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_y_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_y_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_y_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_y_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_y_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_center_is_green_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_center_is_green_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_center_is_green_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_center_is_green_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ap_start : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ap_done : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ap_idle : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ap_ready : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ra_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ra_1_out_ap_vld : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_parent_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_parent_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_ap_start : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_ap_done : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_ap_idle : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_ap_ready : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_ap_start : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_ap_done : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_ap_idle : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_ap_ready : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_rb_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_rb_1_out_ap_vld : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_zext_ln25_2_out : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_zext_ln25_2_out_ap_vld : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_parent_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_parent_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_ap_start : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_ap_done : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_ap_idle : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_ap_ready : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_ap_start : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_ap_done : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_ap_idle : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_ap_ready : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_ap_start : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_ap_done : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_ap_idle : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_ap_ready : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_parent_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_parent_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_ap_start : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_ap_done : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_ap_idle : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_ap_ready : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_root_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_root_out_ap_vld : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_parent_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_parent_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_ap_start : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_ap_done : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_ap_idle : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_ap_ready : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_start : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_done : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_idle : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_ready : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_label_map_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_label_map_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_d1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_d1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_ap_start : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_ap_done : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_ap_idle : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_ap_ready : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_parent_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_parent_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_is_external_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_is_external_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_is_external_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_is_external_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_ap_start : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_ap_done : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_ap_idle : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_ap_ready : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_x_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_x_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_x_we0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_x_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_y_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_y_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_y_we0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_y_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_is_green_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_is_green_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_is_green_we0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_is_green_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_count_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_count_out_ap_vld : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_parent_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_parent_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_is_external_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_is_external_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_min_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_min_x_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_max_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_max_x_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_min_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_min_y_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_max_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_max_y_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgR_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgR_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgG_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgG_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgB_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgB_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_center_is_green_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_center_is_green_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_center_is_green_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_center_is_green_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_ap_start : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_ap_done : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_ap_idle : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_ap_ready : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_parent_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_parent_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_min_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_min_x_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_max_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_max_x_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_min_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_min_y_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_max_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_max_y_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_is_external_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_is_external_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_is_external_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_is_external_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_ap_start : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_ap_done : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_ap_idle : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_ap_ready : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TREADY : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TDATA : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TVALID : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TKEEP : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TSTRB : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgR_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgR_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgG_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgG_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgB_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgB_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_label_map_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_label_map_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_center_is_green_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_center_is_green_ce0 : STD_LOGIC;
    signal lbl_2_reg_766 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_ap_start_reg : STD_LOGIC := '0';
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (89 downto 0);
    signal ap_NS_fsm_state78 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_904_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state86 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state86 : signal is "none";
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state85 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state85 : signal is "none";
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state87 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state87 : signal is "none";
    signal ap_NS_fsm_state88 : STD_LOGIC;
    signal ap_CS_fsm_state89 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state89 : signal is "none";
    signal zext_ln153_fu_1227_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln151_1_fu_1275_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_fu_1329_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln185_fu_1652_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln186_2_fu_1656_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast82_fu_1883_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_fu_1990_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_2_fu_300 : STD_LOGIC_VECTOR (16 downto 0);
    signal col_fu_304 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_2_fu_1795_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal row_fu_308 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_3_fu_1802_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_0176863_fu_312 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_2_load_load_fu_1064_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_01768_165_fu_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal middle_2_load_load_fu_1067_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_01768_267_fu_320 : STD_LOGIC_VECTOR (7 downto 0);
    signal gray_pix_1_load_load_fu_1070_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lbl_fu_324 : STD_LOGIC_VECTOR (15 downto 0);
    signal top_2_fu_328 : STD_LOGIC_VECTOR (7 downto 0);
    signal middle_2_fu_332 : STD_LOGIC_VECTOR (7 downto 0);
    signal gray_pix_1_fu_336 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_fu_360 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvars_iv_next104_fu_1914_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_6_fu_364 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln216_fu_2004_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal i_5_fu_368 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln259_fu_2042_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state85_on_subcall_done : BOOLEAN;
    signal trunc_ln143_4_fu_1301_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1004_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1004_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_1009_p0 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_1009_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal grp_fu_1004_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal trunc_ln143_1_fu_1077_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln143_fu_1073_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_s_fu_1097_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_31_fu_1105_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_36_fu_1119_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln151_2_fu_1127_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1141_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1141_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_38_fu_1155_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln151_3_fu_1163_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1177_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1177_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln153_1_fu_1223_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln_fu_1235_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln155_1_fu_1246_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln155_fu_1242_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln155_1_fu_1253_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln155_fu_1257_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln155_fu_1263_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_1009_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal grp_fu_1141_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln151_fu_1311_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_fu_1304_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln151_fu_1315_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln180_fu_1329_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_2072_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1177_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln151_1_fu_1341_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln151_1_fu_1345_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_fu_1358_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln164_fu_1367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal top_fu_1373_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln165_fu_1391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal middle_fu_1396_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_fu_1414_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln174_fu_1424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1_fu_1442_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln175_2_fu_1450_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln175_4_fu_1454_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln176_1_fu_1464_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln176_2_fu_1471_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln175_1_fu_1488_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln175_fu_1484_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln175_fu_1491_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln175_1_fu_1501_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln175_5_fu_1512_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln175_7_fu_1518_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln175_3_fu_1508_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln175_fu_1497_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln175_1_fu_1527_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln175_1_fu_1521_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln2_fu_1539_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln176_3_fu_1553_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln176_fu_1546_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln175_6_fu_1515_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln176_1_fu_1562_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln176_fu_1568_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln176_fu_1556_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln176_1_fu_1572_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln176_1_fu_1550_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal gy_fu_1578_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln177_fu_1591_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln177_fu_1588_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln177_fu_1591_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2079_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln185_fu_1602_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln186_fu_1612_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_1617_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_fu_1629_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln186_fu_1625_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln186_1_fu_1637_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln186_1_fu_1641_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal next_label_1_fu_1686_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal next_label_fu_1692_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal lbl_1_fu_1699_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln190_fu_1718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln195_fu_1785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln195_fu_1790_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1828_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_40_fu_1834_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln200_fu_1858_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln200_fu_1858_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln200_fu_1858_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal empty_49_fu_1877_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_49_fu_1877_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_50_fu_1889_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul28_fu_1898_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul28_fu_1898_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul28_fu_1898_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul26_fu_1923_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul26_fu_1923_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul26_fu_1923_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln207_fu_1947_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln207_fu_1947_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln207_1_fu_1956_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln207_1_fu_1956_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1828_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_1967_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_2056_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2056_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_2056_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_2064_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2064_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_2072_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_2079_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2079_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal grp_fu_1141_ap_start : STD_LOGIC;
    signal grp_fu_1141_ap_done : STD_LOGIC;
    signal grp_fu_1141_ce : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal grp_fu_1177_ap_start : STD_LOGIC;
    signal grp_fu_1177_ap_done : STD_LOGIC;
    signal grp_fu_1177_ce : STD_LOGIC;
    signal grp_fu_1828_ap_start : STD_LOGIC;
    signal grp_fu_1828_ap_done : STD_LOGIC;
    signal grp_fu_2056_ce : STD_LOGIC;
    signal ap_CS_fsm_state90 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state90 : signal is "none";
    signal regslice_both_out_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal ap_ST_fsm_state84_blk : STD_LOGIC;
    signal ap_ST_fsm_state85_blk : STD_LOGIC;
    signal ap_ST_fsm_state86_blk : STD_LOGIC;
    signal ap_ST_fsm_state87_blk : STD_LOGIC;
    signal ap_ST_fsm_state88_blk : STD_LOGIC;
    signal ap_ST_fsm_state89_blk : STD_LOGIC;
    signal ap_ST_fsm_state90_blk : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal in_stream_TVALID_int_regslice : STD_LOGIC;
    signal in_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (2 downto 0);
    signal regslice_both_in_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (2 downto 0);
    signal regslice_both_in_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_dest_V_U_ack_in : STD_LOGIC;
    signal out_stream_TVALID_int_regslice : STD_LOGIC;
    signal out_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_stream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal empty_49_fu_1877_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1009_p00 : STD_LOGIC_VECTOR (55 downto 0);
    signal grp_fu_2056_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_2056_p20 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_2064_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul26_fu_1923_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul28_fu_1898_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln200_fu_1858_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln207_1_fu_1956_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln207_fu_1947_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component hls_object_green_classification_hls_object_green_classification_Pipeline_InitLoop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        parent_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_ce1 : OUT STD_LOGIC;
        parent_we1 : OUT STD_LOGIC;
        parent_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        min_x_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_x_ce1 : OUT STD_LOGIC;
        min_x_we1 : OUT STD_LOGIC;
        min_x_d1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_x_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_x_ce1 : OUT STD_LOGIC;
        max_x_we1 : OUT STD_LOGIC;
        max_x_d1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_y_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_y_ce1 : OUT STD_LOGIC;
        min_y_we1 : OUT STD_LOGIC;
        min_y_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_y_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_y_ce1 : OUT STD_LOGIC;
        max_y_we1 : OUT STD_LOGIC;
        max_y_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        center_is_green_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        center_is_green_ce1 : OUT STD_LOGIC;
        center_is_green_we1 : OUT STD_LOGIC;
        center_is_green_d1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cur_9 : IN STD_LOGIC_VECTOR (15 downto 0);
        ra_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        ra_1_out_ap_vld : OUT STD_LOGIC;
        parent_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_ce0 : OUT STD_LOGIC;
        parent_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cur_9 : IN STD_LOGIC_VECTOR (8 downto 0);
        ra_1_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        parent_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_ce0 : OUT STD_LOGIC;
        parent_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        parent_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_ce1 : OUT STD_LOGIC;
        parent_we1 : OUT STD_LOGIC;
        parent_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cur_10 : IN STD_LOGIC_VECTOR (15 downto 0);
        rb_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        rb_1_out_ap_vld : OUT STD_LOGIC;
        zext_ln25_2_out : OUT STD_LOGIC_VECTOR (8 downto 0);
        zext_ln25_2_out_ap_vld : OUT STD_LOGIC;
        parent_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_ce0 : OUT STD_LOGIC;
        parent_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cur_10 : IN STD_LOGIC_VECTOR (8 downto 0);
        rb_1_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        parent_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_ce0 : OUT STD_LOGIC;
        parent_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        parent_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_ce1 : OUT STD_LOGIC;
        parent_we1 : OUT STD_LOGIC;
        parent_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hls_object_green_classification_hls_object_green_classification_Pipeline_Pass1_5_inner0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp : IN STD_LOGIC_VECTOR (0 downto 0);
        mul_ln207 : IN STD_LOGIC_VECTOR (13 downto 0);
        empty : IN STD_LOGIC_VECTOR (13 downto 0);
        mul_ln207_1 : IN STD_LOGIC_VECTOR (13 downto 0);
        trunc_ln3 : IN STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        label_map_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        label_map_ce0 : OUT STD_LOGIC;
        label_map_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        label_map_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        label_map_ce1 : OUT STD_LOGIC;
        label_map_we1 : OUT STD_LOGIC;
        label_map_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        parent_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_ce0 : OUT STD_LOGIC;
        parent_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        root_12 : IN STD_LOGIC_VECTOR (15 downto 0);
        root_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        root_out_ap_vld : OUT STD_LOGIC;
        parent_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_ce0 : OUT STD_LOGIC;
        parent_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        root_12 : IN STD_LOGIC_VECTOR (8 downto 0);
        root_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        parent_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_ce0 : OUT STD_LOGIC;
        parent_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        parent_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_ce1 : OUT STD_LOGIC;
        parent_we1 : OUT STD_LOGIC;
        parent_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        label_map_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        label_map_ce0 : OUT STD_LOGIC;
        label_map_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        max_y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_y_ce0 : OUT STD_LOGIC;
        max_y_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        max_y_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_y_ce1 : OUT STD_LOGIC;
        max_y_we1 : OUT STD_LOGIC;
        max_y_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        min_y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_y_ce0 : OUT STD_LOGIC;
        min_y_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        min_y_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_y_ce1 : OUT STD_LOGIC;
        min_y_we1 : OUT STD_LOGIC;
        min_y_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_x_ce0 : OUT STD_LOGIC;
        max_x_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        max_x_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_x_ce1 : OUT STD_LOGIC;
        max_x_we1 : OUT STD_LOGIC;
        max_x_d1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_x_ce0 : OUT STD_LOGIC;
        min_x_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        min_x_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_x_ce1 : OUT STD_LOGIC;
        min_x_we1 : OUT STD_LOGIC;
        min_x_d1 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        next_label_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        parent_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_ce0 : OUT STD_LOGIC;
        parent_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        is_external_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        is_external_ce1 : OUT STD_LOGIC;
        is_external_we1 : OUT STD_LOGIC;
        is_external_d1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hls_object_green_classification_hls_object_green_classification_Pipeline_pass_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        next_label_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        obj_x_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        obj_x_ce0 : OUT STD_LOGIC;
        obj_x_we0 : OUT STD_LOGIC;
        obj_x_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        obj_y_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        obj_y_ce0 : OUT STD_LOGIC;
        obj_y_we0 : OUT STD_LOGIC;
        obj_y_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        obj_is_green_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        obj_is_green_ce0 : OUT STD_LOGIC;
        obj_is_green_we0 : OUT STD_LOGIC;
        obj_is_green_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        count_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        count_out_ap_vld : OUT STD_LOGIC;
        parent_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_ce0 : OUT STD_LOGIC;
        parent_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        is_external_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        is_external_ce0 : OUT STD_LOGIC;
        is_external_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        min_x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_x_ce0 : OUT STD_LOGIC;
        min_x_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        max_x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_x_ce0 : OUT STD_LOGIC;
        max_x_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        min_y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_y_ce0 : OUT STD_LOGIC;
        min_y_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        max_y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_y_ce0 : OUT STD_LOGIC;
        max_y_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        imgR_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        imgR_ce0 : OUT STD_LOGIC;
        imgR_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        imgG_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        imgG_ce0 : OUT STD_LOGIC;
        imgG_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        imgB_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        imgB_ce0 : OUT STD_LOGIC;
        imgB_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        center_is_green_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        center_is_green_ce1 : OUT STD_LOGIC;
        center_is_green_we1 : OUT STD_LOGIC;
        center_is_green_d1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_2_in IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        next_label_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        i_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        min_x_load_1 : IN STD_LOGIC_VECTOR (8 downto 0);
        max_x_load_1 : IN STD_LOGIC_VECTOR (8 downto 0);
        min_y_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        max_y_load : IN STD_LOGIC_VECTOR (7 downto 0);
        parent_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_ce0 : OUT STD_LOGIC;
        parent_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        min_x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_x_ce0 : OUT STD_LOGIC;
        min_x_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        max_x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_x_ce0 : OUT STD_LOGIC;
        max_x_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        min_y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_y_ce0 : OUT STD_LOGIC;
        min_y_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        max_y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_y_ce0 : OUT STD_LOGIC;
        max_y_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        is_external_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        is_external_ce1 : OUT STD_LOGIC;
        is_external_we1 : OUT STD_LOGIC;
        is_external_d1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hls_object_green_classification_hls_object_green_classification_Pipeline_pass5_out_pass5_in IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_stream_TREADY : IN STD_LOGIC;
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_stream_TVALID : OUT STD_LOGIC;
        out_stream_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_stream_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_stream_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_stream_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_stream_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        imgR_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        imgR_ce0 : OUT STD_LOGIC;
        imgR_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        imgG_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        imgG_ce0 : OUT STD_LOGIC;
        imgG_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        imgB_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        imgB_ce0 : OUT STD_LOGIC;
        imgB_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        label_map_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        label_map_ce0 : OUT STD_LOGIC;
        label_map_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        center_is_green_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        center_is_green_ce0 : OUT STD_LOGIC;
        center_is_green_q0 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hls_object_green_classification_mul_32ns_34ns_65_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (33 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (64 downto 0) );
    end component;


    component hls_object_green_classification_mul_41ns_43ns_56_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (40 downto 0);
        din1 : IN STD_LOGIC_VECTOR (42 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (55 downto 0) );
    end component;


    component hls_object_green_classification_urem_32ns_3ns_2_36_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component hls_object_green_classification_mux_2_1_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hls_object_green_classification_mul_11s_11s_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component hls_object_green_classification_urem_8ns_3ns_2_12_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component hls_object_green_classification_mul_8ns_10ns_17_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component hls_object_green_classification_mul_7ns_8ns_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component hls_object_green_classification_mux_3_2_1_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (39 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        din2 : IN STD_LOGIC_VECTOR (40 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component hls_object_green_classification_parent_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hls_object_green_classification_center_is_green_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hls_object_green_classification_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        object_count : IN STD_LOGIC_VECTOR (15 downto 0);
        object_count_ap_vld : IN STD_LOGIC;
        obj_is_green_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        obj_is_green_ce0 : IN STD_LOGIC;
        obj_is_green_we0 : IN STD_LOGIC;
        obj_is_green_d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        obj_x_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        obj_x_ce0 : IN STD_LOGIC;
        obj_x_we0 : IN STD_LOGIC;
        obj_x_d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        obj_y_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        obj_y_ce0 : IN STD_LOGIC;
        obj_y_we0 : IN STD_LOGIC;
        obj_y_d0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hls_object_green_classification_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    parent_U : component hls_object_green_classification_parent_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => parent_address0,
        ce0 => parent_ce0,
        q0 => parent_q0,
        address1 => parent_address1,
        ce1 => parent_ce1,
        we1 => parent_we1,
        d1 => parent_d1);

    min_x_U : component hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => min_x_address0,
        ce0 => min_x_ce0,
        q0 => min_x_q0,
        address1 => min_x_address1,
        ce1 => min_x_ce1,
        we1 => min_x_we1,
        d1 => min_x_d1);

    max_x_U : component hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => max_x_address0,
        ce0 => max_x_ce0,
        q0 => max_x_q0,
        address1 => max_x_address1,
        ce1 => max_x_ce1,
        we1 => max_x_we1,
        d1 => max_x_d1);

    min_y_U : component hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => min_y_address0,
        ce0 => min_y_ce0,
        q0 => min_y_q0,
        address1 => min_y_address1,
        ce1 => min_y_ce1,
        we1 => min_y_we1,
        d1 => min_y_d1);

    max_y_U : component hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => max_y_address0,
        ce0 => max_y_ce0,
        q0 => max_y_q0,
        address1 => max_y_address1,
        ce1 => max_y_ce1,
        we1 => max_y_we1,
        d1 => max_y_d1);

    center_is_green_U : component hls_object_green_classification_center_is_green_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_center_is_green_address0,
        ce0 => center_is_green_ce0,
        q0 => center_is_green_q0,
        address1 => center_is_green_address1,
        ce1 => center_is_green_ce1,
        we1 => center_is_green_we1,
        d1 => center_is_green_d1);

    imgR_U : component hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 76800,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => imgR_address0,
        ce0 => imgR_ce0,
        q0 => imgR_q0,
        address1 => imgR_address1,
        ce1 => imgR_ce1,
        we1 => imgR_we1,
        d1 => R_reg_2243);

    imgG_U : component hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 76800,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => imgG_address0,
        ce0 => imgG_ce0,
        q0 => imgG_q0,
        address1 => imgG_address1,
        ce1 => imgG_ce1,
        we1 => imgG_we1,
        d1 => G_reg_2250);

    imgB_U : component hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 76800,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => imgB_address0,
        ce0 => imgB_ce0,
        q0 => imgB_q0,
        address1 => imgB_address1,
        ce1 => imgB_ce1,
        we1 => imgB_we1,
        d1 => B_reg_2255);

    hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_U : component hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2_reg_2311,
        ce0 => hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_ce0,
        we0 => hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_we0,
        d0 => gray_pix_reg_2326,
        q0 => hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_q0);

    hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_U : component hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3_reg_2316,
        ce0 => hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_ce0,
        we0 => hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_we0,
        d0 => gray_pix_reg_2326,
        q0 => hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_q0);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_U : component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
    generic map (
        DataWidth => 1,
        AddressRange => 8560,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0,
        ce0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0,
        q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0,
        address1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1,
        ce1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1,
        we1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1,
        d1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_U : component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
    generic map (
        DataWidth => 1,
        AddressRange => 8560,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0,
        ce0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0,
        q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0,
        address1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1,
        ce1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1,
        we1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1,
        d1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_U : component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
    generic map (
        DataWidth => 1,
        AddressRange => 8560,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0,
        ce0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0,
        q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0,
        address1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1,
        ce1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1,
        we1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1,
        d1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_U : component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
    generic map (
        DataWidth => 1,
        AddressRange => 8560,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0,
        ce0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0,
        q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0,
        address1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1,
        ce1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1,
        we1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1,
        d1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_U : component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
    generic map (
        DataWidth => 1,
        AddressRange => 8560,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0,
        ce0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0,
        q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0,
        address1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1,
        ce1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1,
        we1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1,
        d1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_U : component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
    generic map (
        DataWidth => 1,
        AddressRange => 8560,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0,
        ce0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0,
        q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0,
        address1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1,
        ce1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1,
        we1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1,
        d1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_U : component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
    generic map (
        DataWidth => 1,
        AddressRange => 8560,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0,
        ce0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0,
        q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0,
        address1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1,
        ce1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1,
        we1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1,
        d1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_U : component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
    generic map (
        DataWidth => 1,
        AddressRange => 8560,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0,
        ce0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0,
        q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0,
        address1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1,
        ce1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1,
        we1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1,
        d1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_U : component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
    generic map (
        DataWidth => 1,
        AddressRange => 8560,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0,
        ce0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0,
        q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0,
        address1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1,
        ce1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1,
        we1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1,
        d1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1);

    label_map_U : component hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 76800,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => label_map_address0,
        ce0 => label_map_ce0,
        q0 => label_map_q0,
        address1 => label_map_address1,
        ce1 => label_map_ce1,
        we1 => label_map_we1,
        d1 => label_map_d1,
        q1 => label_map_q1);

    is_external_U : component hls_object_green_classification_center_is_green_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_is_external_address0,
        ce0 => is_external_ce0,
        q0 => is_external_q0,
        address1 => is_external_address1,
        ce1 => is_external_ce1,
        we1 => is_external_we1,
        d1 => is_external_d1);

    grp_hls_object_green_classification_Pipeline_InitLoop_fu_781 : component hls_object_green_classification_hls_object_green_classification_Pipeline_InitLoop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_ap_start,
        ap_done => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_ap_done,
        ap_idle => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_ap_idle,
        ap_ready => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_ap_ready,
        parent_address1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_parent_address1,
        parent_ce1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_parent_ce1,
        parent_we1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_parent_we1,
        parent_d1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_parent_d1,
        min_x_address1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_x_address1,
        min_x_ce1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_x_ce1,
        min_x_we1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_x_we1,
        min_x_d1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_x_d1,
        max_x_address1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_x_address1,
        max_x_ce1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_x_ce1,
        max_x_we1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_x_we1,
        max_x_d1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_x_d1,
        min_y_address1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_y_address1,
        min_y_ce1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_y_ce1,
        min_y_we1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_y_we1,
        min_y_d1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_y_d1,
        max_y_address1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_y_address1,
        max_y_ce1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_y_ce1,
        max_y_we1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_y_we1,
        max_y_d1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_y_d1,
        center_is_green_address1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_center_is_green_address1,
        center_is_green_ce1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_center_is_green_ce1,
        center_is_green_we1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_center_is_green_we1,
        center_is_green_d1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_center_is_green_d1);

    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797 : component hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ap_start,
        ap_done => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ap_done,
        ap_idle => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ap_idle,
        ap_ready => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ap_ready,
        cur_9 => cur_reg_2472,
        ra_1_out => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ra_1_out,
        ra_1_out_ap_vld => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ra_1_out_ap_vld,
        parent_address0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_parent_address0,
        parent_ce0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_parent_ce0,
        parent_q0 => parent_q0);

    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805 : component hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_ap_start,
        ap_done => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_ap_done,
        ap_idle => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_ap_idle,
        ap_ready => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_ap_ready,
        cur_9 => trunc_ln26_reg_2478,
        ra_1_reload => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ra_1_out,
        parent_address0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_address0,
        parent_ce0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_ce0,
        parent_q0 => parent_q0,
        parent_address1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_address1,
        parent_ce1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_ce1,
        parent_we1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_we1,
        parent_d1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_d1);

    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813 : component hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_ap_start,
        ap_done => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_ap_done,
        ap_idle => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_ap_idle,
        ap_ready => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_ap_ready,
        cur_10 => cur_7_reg_2483,
        rb_1_out => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_rb_1_out,
        rb_1_out_ap_vld => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_rb_1_out_ap_vld,
        zext_ln25_2_out => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_zext_ln25_2_out,
        zext_ln25_2_out_ap_vld => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_zext_ln25_2_out_ap_vld,
        parent_address0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_parent_address0,
        parent_ce0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_parent_ce0,
        parent_q0 => parent_q0);

    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822 : component hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_ap_start,
        ap_done => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_ap_done,
        ap_idle => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_ap_idle,
        ap_ready => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_ap_ready,
        cur_10 => trunc_ln26_1_reg_2489,
        rb_1_reload => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_rb_1_out,
        parent_address0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_address0,
        parent_ce0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_ce0,
        parent_q0 => parent_q0,
        parent_address1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_address1,
        parent_ce1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_ce1,
        parent_we1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_we1,
        parent_d1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_d1);

    grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830 : component hls_object_green_classification_hls_object_green_classification_Pipeline_Pass1_5_inner0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_ap_start,
        ap_done => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_ap_done,
        ap_idle => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_ap_idle,
        ap_ready => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_ap_ready,
        tmp => tmp_reg_2633,
        mul_ln207 => mul_ln207_reg_2603,
        empty => empty_49_reg_2572,
        mul_ln207_1 => mul_ln207_1_reg_2608,
        trunc_ln3 => trunc_ln200_reg_2628,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1);

    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857 : component hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_ap_start,
        ap_done => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_ap_done,
        ap_idle => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_ap_idle,
        ap_ready => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_ap_ready,
        label_map_address0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_address0,
        label_map_ce0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_ce0,
        label_map_q0 => label_map_q0,
        label_map_address1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_address1,
        label_map_ce1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_ce1,
        label_map_we1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_we1,
        label_map_d1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_d1,
        parent_address0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_parent_address0,
        parent_ce0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_parent_ce0,
        parent_q0 => parent_q0);

    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865 : component hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_ap_start,
        ap_done => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_ap_done,
        ap_idle => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_ap_idle,
        ap_ready => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_ap_ready,
        root_12 => i_6_fu_364,
        root_out => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_root_out,
        root_out_ap_vld => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_root_out_ap_vld,
        parent_address0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_parent_address0,
        parent_ce0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_parent_ce0,
        parent_q0 => parent_q0);

    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873 : component hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_ap_start,
        ap_done => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_ap_done,
        ap_idle => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_ap_idle,
        ap_ready => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_ap_ready,
        root_12 => trunc_ln216_reg_2641,
        root_reload => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_root_out,
        parent_address0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_address0,
        parent_ce0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_ce0,
        parent_q0 => parent_q0,
        parent_address1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_address1,
        parent_ce1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_ce1,
        parent_we1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_we1,
        parent_d1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_d1);

    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881 : component hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_start,
        ap_done => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_done,
        ap_idle => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_idle,
        ap_ready => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_ready,
        label_map_address0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_label_map_address0,
        label_map_ce0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_label_map_ce0,
        label_map_q0 => label_map_q0,
        max_y_address0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_address0,
        max_y_ce0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_ce0,
        max_y_q0 => max_y_q0,
        max_y_address1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_address1,
        max_y_ce1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_ce1,
        max_y_we1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_we1,
        max_y_d1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_d1,
        min_y_address0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_address0,
        min_y_ce0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_ce0,
        min_y_q0 => min_y_q0,
        min_y_address1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_address1,
        min_y_ce1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_ce1,
        min_y_we1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_we1,
        min_y_d1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_d1,
        max_x_address0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_address0,
        max_x_ce0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_ce0,
        max_x_q0 => max_x_q0,
        max_x_address1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_address1,
        max_x_ce1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_ce1,
        max_x_we1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_we1,
        max_x_d1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_d1,
        min_x_address0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_address0,
        min_x_ce0 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_ce0,
        min_x_q0 => min_x_q0,
        min_x_address1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_address1,
        min_x_ce1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_ce1,
        min_x_we1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_we1,
        min_x_d1 => grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_d1);

    grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895 : component hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_ap_start,
        ap_done => grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_ap_done,
        ap_idle => grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_ap_idle,
        ap_ready => grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_ap_ready,
        next_label_5 => reg_1032,
        parent_address0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_parent_address0,
        parent_ce0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_parent_ce0,
        parent_q0 => parent_q0,
        is_external_address1 => grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_is_external_address1,
        is_external_ce1 => grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_is_external_ce1,
        is_external_we1 => grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_is_external_we1,
        is_external_d1 => grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_is_external_d1);

    grp_hls_object_green_classification_Pipeline_pass_4_fu_904 : component hls_object_green_classification_hls_object_green_classification_Pipeline_pass_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_ap_start,
        ap_done => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_ap_done,
        ap_idle => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_ap_idle,
        ap_ready => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_ap_ready,
        next_label_5 => lbl_fu_324,
        obj_x_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_x_address0,
        obj_x_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_x_ce0,
        obj_x_we0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_x_we0,
        obj_x_d0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_x_d0,
        obj_y_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_y_address0,
        obj_y_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_y_ce0,
        obj_y_we0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_y_we0,
        obj_y_d0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_y_d0,
        obj_is_green_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_is_green_address0,
        obj_is_green_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_is_green_ce0,
        obj_is_green_we0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_is_green_we0,
        obj_is_green_d0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_is_green_d0,
        count_out => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_count_out,
        count_out_ap_vld => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_count_out_ap_vld,
        parent_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_parent_address0,
        parent_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_parent_ce0,
        parent_q0 => parent_q0,
        is_external_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_is_external_address0,
        is_external_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_is_external_ce0,
        is_external_q0 => is_external_q0,
        min_x_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_min_x_address0,
        min_x_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_min_x_ce0,
        min_x_q0 => min_x_q0,
        max_x_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_max_x_address0,
        max_x_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_max_x_ce0,
        max_x_q0 => max_x_q0,
        min_y_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_min_y_address0,
        min_y_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_min_y_ce0,
        min_y_q0 => min_y_q0,
        max_y_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_max_y_address0,
        max_y_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_max_y_ce0,
        max_y_q0 => max_y_q0,
        imgR_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgR_address0,
        imgR_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgR_ce0,
        imgR_q0 => imgR_q0,
        imgG_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgG_address0,
        imgG_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgG_ce0,
        imgG_q0 => imgG_q0,
        imgB_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgB_address0,
        imgB_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgB_ce0,
        imgB_q0 => imgB_q0,
        center_is_green_address1 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_center_is_green_address1,
        center_is_green_ce1 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_center_is_green_ce1,
        center_is_green_we1 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_center_is_green_we1,
        center_is_green_d1 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_center_is_green_d1);

    grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936 : component hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_2_in
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_ap_start,
        ap_done => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_ap_done,
        ap_idle => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_ap_idle,
        ap_ready => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_ap_ready,
        next_label_5 => reg_1032,
        i_5 => i_5_fu_368,
        min_x_load_1 => min_x_load_reg_2717,
        max_x_load_1 => max_x_load_reg_2722,
        min_y_load_1 => min_y_load_reg_2727,
        max_y_load => max_y_load_reg_2732,
        parent_address0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_parent_address0,
        parent_ce0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_parent_ce0,
        parent_q0 => parent_q0,
        min_x_address0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_min_x_address0,
        min_x_ce0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_min_x_ce0,
        min_x_q0 => min_x_q0,
        max_x_address0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_max_x_address0,
        max_x_ce0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_max_x_ce0,
        max_x_q0 => max_x_q0,
        min_y_address0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_min_y_address0,
        min_y_ce0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_min_y_ce0,
        min_y_q0 => min_y_q0,
        max_y_address0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_max_y_address0,
        max_y_ce0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_max_y_ce0,
        max_y_q0 => max_y_q0,
        is_external_address1 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_is_external_address1,
        is_external_ce1 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_is_external_ce1,
        is_external_we1 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_is_external_we1,
        is_external_d1 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_is_external_d1);

    grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958 : component hls_object_green_classification_hls_object_green_classification_Pipeline_pass5_out_pass5_in
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_ap_start,
        ap_done => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_ap_done,
        ap_idle => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_ap_idle,
        ap_ready => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_ap_ready,
        out_stream_TREADY => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TREADY,
        out_stream_TDATA => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TDATA,
        out_stream_TVALID => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TVALID,
        out_stream_TKEEP => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TKEEP,
        out_stream_TSTRB => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TSTRB,
        out_stream_TUSER => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TUSER,
        out_stream_TLAST => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TLAST,
        out_stream_TID => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TID,
        out_stream_TDEST => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TDEST,
        imgR_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgR_address0,
        imgR_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgR_ce0,
        imgR_q0 => imgR_q0,
        imgG_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgG_address0,
        imgG_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgG_ce0,
        imgG_q0 => imgG_q0,
        imgB_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgB_address0,
        imgB_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgB_ce0,
        imgB_q0 => imgB_q0,
        label_map_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_label_map_address0,
        label_map_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_label_map_ce0,
        label_map_q0 => label_map_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0,
        center_is_green_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_center_is_green_address0,
        center_is_green_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_center_is_green_ce0,
        center_is_green_q0 => center_is_green_q0);

    CTRL_s_axi_U : component hls_object_green_classification_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_AWVALID,
        AWREADY => s_axi_CTRL_AWREADY,
        AWADDR => s_axi_CTRL_AWADDR,
        WVALID => s_axi_CTRL_WVALID,
        WREADY => s_axi_CTRL_WREADY,
        WDATA => s_axi_CTRL_WDATA,
        WSTRB => s_axi_CTRL_WSTRB,
        ARVALID => s_axi_CTRL_ARVALID,
        ARREADY => s_axi_CTRL_ARREADY,
        ARADDR => s_axi_CTRL_ARADDR,
        RVALID => s_axi_CTRL_RVALID,
        RREADY => s_axi_CTRL_RREADY,
        RDATA => s_axi_CTRL_RDATA,
        RRESP => s_axi_CTRL_RRESP,
        BVALID => s_axi_CTRL_BVALID,
        BREADY => s_axi_CTRL_BREADY,
        BRESP => s_axi_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        object_count => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_count_out,
        object_count_ap_vld => object_count_ap_vld,
        obj_is_green_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_is_green_address0,
        obj_is_green_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_is_green_ce0,
        obj_is_green_we0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_is_green_we0,
        obj_is_green_d0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_is_green_d0,
        obj_x_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_x_address0,
        obj_x_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_x_ce0,
        obj_x_we0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_x_we0,
        obj_x_d0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_x_d0,
        obj_y_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_y_address0,
        obj_y_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_y_ce0,
        obj_y_we0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_y_we0,
        obj_y_d0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_904_obj_y_d0);

    mul_32ns_34ns_65_2_1_U149 : component hls_object_green_classification_mul_32ns_34ns_65_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 34,
        dout_WIDTH => 65)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1004_p0,
        din1 => grp_fu_1004_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1004_p2);

    mul_41ns_43ns_56_3_1_U150 : component hls_object_green_classification_mul_41ns_43ns_56_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 41,
        din1_WIDTH => 43,
        dout_WIDTH => 56)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1009_p0,
        din1 => grp_fu_1009_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1009_p2);

    urem_32ns_3ns_2_36_seq_1_U151 : component hls_object_green_classification_urem_32ns_3ns_2_36_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_1141_ap_start,
        done => grp_fu_1141_ap_done,
        din0 => grp_fu_1141_p0,
        din1 => grp_fu_1141_p1,
        ce => grp_fu_1141_ce,
        dout => grp_fu_1141_p2);

    urem_32ns_3ns_2_36_seq_1_U152 : component hls_object_green_classification_urem_32ns_3ns_2_36_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_1177_ap_start,
        done => grp_fu_1177_ap_done,
        din0 => grp_fu_1177_p0,
        din1 => grp_fu_1177_p1,
        ce => grp_fu_1177_ce,
        dout => grp_fu_1177_p2);

    mux_2_1_8_1_1_U153 : component hls_object_green_classification_mux_2_1_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 1,
        dout_WIDTH => 8)
    port map (
        din0 => hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_q0,
        din1 => hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_q0,
        din2 => trunc_ln143_4_fu_1301_p1,
        dout => top_fu_1373_p4);

    mux_2_1_8_1_1_U154 : component hls_object_green_classification_mux_2_1_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 1,
        dout_WIDTH => 8)
    port map (
        din0 => hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_q0,
        din1 => hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_q0,
        din2 => trunc_ln143_4_fu_1301_p1,
        dout => middle_fu_1396_p4);

    mul_11s_11s_21_1_1_U155 : component hls_object_green_classification_mul_11s_11s_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 21)
    port map (
        din0 => mul_ln177_fu_1591_p0,
        din1 => mul_ln177_fu_1591_p1,
        dout => mul_ln177_fu_1591_p2);

    urem_8ns_3ns_2_12_seq_1_U156 : component hls_object_green_classification_urem_8ns_3ns_2_12_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_1828_ap_start,
        done => grp_fu_1828_ap_done,
        din0 => y_fu_360,
        din1 => grp_fu_1828_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1828_p2);

    mul_8ns_10ns_17_1_1_U157 : component hls_object_green_classification_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln200_fu_1858_p0,
        din1 => mul_ln200_fu_1858_p1,
        dout => mul_ln200_fu_1858_p2);

    mul_7ns_8ns_14_1_1_U158 : component hls_object_green_classification_mul_7ns_8ns_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 14)
    port map (
        din0 => empty_49_fu_1877_p0,
        din1 => empty_49_fu_1877_p1,
        dout => empty_49_fu_1877_p2);

    mul_8ns_10ns_17_1_1_U159 : component hls_object_green_classification_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul28_fu_1898_p0,
        din1 => mul28_fu_1898_p1,
        dout => mul28_fu_1898_p2);

    mul_8ns_10ns_17_1_1_U160 : component hls_object_green_classification_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul26_fu_1923_p0,
        din1 => mul26_fu_1923_p1,
        dout => mul26_fu_1923_p2);

    mul_7ns_8ns_14_1_1_U161 : component hls_object_green_classification_mul_7ns_8ns_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 14)
    port map (
        din0 => mul_ln207_fu_1947_p0,
        din1 => mul_ln207_fu_1947_p1,
        dout => mul_ln207_fu_1947_p2);

    mul_7ns_8ns_14_1_1_U162 : component hls_object_green_classification_mul_7ns_8ns_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 14)
    port map (
        din0 => mul_ln207_1_fu_1956_p0,
        din1 => mul_ln207_1_fu_1956_p1,
        dout => mul_ln207_1_fu_1956_p2);

    mux_3_2_1_1_1_U163 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183_reg_2613,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184_reg_2618,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185_reg_2623,
        din3 => tmp_fu_1967_p4,
        dout => tmp_fu_1967_p5);

    mac_muladd_8ns_6ns_40ns_41_4_1_U164 : component hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 6,
        din2_WIDTH => 40,
        dout_WIDTH => 41)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2056_p0,
        din1 => grp_fu_2056_p1,
        din2 => grp_fu_2056_p2,
        ce => grp_fu_2056_ce,
        dout => grp_fu_2056_p3);

    mac_muladd_8ns_4ns_41ns_41_4_1_U165 : component hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 4,
        din2_WIDTH => 41,
        dout_WIDTH => 41)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2064_p0,
        din1 => grp_fu_2064_p1,
        din2 => grp_fu_2056_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2064_p3);

    mac_muladd_14s_7ns_14ns_14_4_1_U166 : component hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => udiv_ln_cast_reg_2291,
        din1 => grp_fu_2072_p1,
        din2 => udiv_ln151_1_cast_reg_2321,
        ce => ap_const_logic_1,
        dout => grp_fu_2072_p3);

    mac_muladd_11s_11s_21s_21_4_1_U167 : component hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2079_p0,
        din1 => grp_fu_2079_p1,
        din2 => mul_ln177_reg_2434,
        ce => ap_const_logic_1,
        dout => grp_fu_2079_p3);

    regslice_both_in_stream_V_data_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDATA,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_data_V_U_ack_in,
        data_out => in_stream_TDATA_int_regslice,
        vld_out => in_stream_TVALID_int_regslice,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_data_V_U_apdone_blk);

    regslice_both_in_stream_V_keep_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TKEEP,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_keep_V_U_ack_in,
        data_out => in_stream_TKEEP_int_regslice,
        vld_out => regslice_both_in_stream_V_keep_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_keep_V_U_apdone_blk);

    regslice_both_in_stream_V_strb_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TSTRB,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_strb_V_U_ack_in,
        data_out => in_stream_TSTRB_int_regslice,
        vld_out => regslice_both_in_stream_V_strb_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_strb_V_U_apdone_blk);

    regslice_both_in_stream_V_user_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TUSER,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_user_V_U_ack_in,
        data_out => in_stream_TUSER_int_regslice,
        vld_out => regslice_both_in_stream_V_user_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_user_V_U_apdone_blk);

    regslice_both_in_stream_V_last_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TLAST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_last_V_U_ack_in,
        data_out => in_stream_TLAST_int_regslice,
        vld_out => regslice_both_in_stream_V_last_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_last_V_U_apdone_blk);

    regslice_both_in_stream_V_id_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TID,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_id_V_U_ack_in,
        data_out => in_stream_TID_int_regslice,
        vld_out => regslice_both_in_stream_V_id_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_id_V_U_apdone_blk);

    regslice_both_in_stream_V_dest_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDEST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_dest_V_U_ack_in,
        data_out => in_stream_TDEST_int_regslice,
        vld_out => regslice_both_in_stream_V_dest_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_dest_V_U_apdone_blk);

    regslice_both_out_stream_V_data_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TDATA,
        vld_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TVALID,
        ack_in => out_stream_TREADY_int_regslice,
        data_out => out_stream_TDATA,
        vld_out => regslice_both_out_stream_V_data_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_data_V_U_apdone_blk);

    regslice_both_out_stream_V_keep_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TKEEP,
        vld_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_keep_V_U_ack_in_dummy,
        data_out => out_stream_TKEEP,
        vld_out => regslice_both_out_stream_V_keep_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_keep_V_U_apdone_blk);

    regslice_both_out_stream_V_strb_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TSTRB,
        vld_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_strb_V_U_ack_in_dummy,
        data_out => out_stream_TSTRB,
        vld_out => regslice_both_out_stream_V_strb_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_strb_V_U_apdone_blk);

    regslice_both_out_stream_V_user_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TUSER,
        vld_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_user_V_U_ack_in_dummy,
        data_out => out_stream_TUSER,
        vld_out => regslice_both_out_stream_V_user_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_user_V_U_apdone_blk);

    regslice_both_out_stream_V_last_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TLAST,
        vld_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_last_V_U_ack_in_dummy,
        data_out => out_stream_TLAST,
        vld_out => regslice_both_out_stream_V_last_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_last_V_U_apdone_blk);

    regslice_both_out_stream_V_id_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TID,
        vld_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_id_V_U_ack_in_dummy,
        data_out => out_stream_TID,
        vld_out => regslice_both_out_stream_V_id_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_id_V_U_apdone_blk);

    regslice_both_out_stream_V_dest_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TDEST,
        vld_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_dest_V_U_ack_in_dummy,
        data_out => out_stream_TDEST,
        vld_out => regslice_both_out_stream_V_dest_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_ap_ready = ap_const_logic_1)) then 
                    grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_ap_start_reg <= ap_const_logic_0;
            else
                if (((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_done = ap_const_logic_1) and (icmp_ln216_reg_2563 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                    grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_ap_ready = ap_const_logic_1)) then 
                    grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
                    grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_ap_ready = ap_const_logic_1)) then 
                    grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
                    grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_ap_ready = ap_const_logic_1)) then 
                    grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln216_1_fu_1984_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state70))) then 
                    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_ap_ready = ap_const_logic_1)) then 
                    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state78) and (ap_const_logic_1 = ap_CS_fsm_state77))) then 
                    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_ready = ap_const_logic_1)) then 
                    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
                    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_ap_ready = ap_const_logic_1)) then 
                    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
                    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_ap_ready = ap_const_logic_1)) then 
                    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = and_ln190_1_fu_1722_p2) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ap_ready = ap_const_logic_1)) then 
                    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
                    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_ap_ready = ap_const_logic_1)) then 
                    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
                    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_ap_ready = ap_const_logic_1)) then 
                    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
                    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_ap_ready = ap_const_logic_1)) then 
                    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state88) and (ap_const_logic_1 = ap_CS_fsm_state87))) then 
                    grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_ap_ready = ap_const_logic_1)) then 
                    grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hls_object_green_classification_Pipeline_pass_4_fu_904_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hls_object_green_classification_Pipeline_pass_4_fu_904_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state81) and ((icmp_ln259_fu_2022_p2 = ap_const_lv1_1) or (icmp_ln216_reg_2563 = ap_const_lv1_1)))) then 
                    grp_hls_object_green_classification_Pipeline_pass_4_fu_904_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hls_object_green_classification_Pipeline_pass_4_fu_904_ap_ready = ap_const_logic_1)) then 
                    grp_hls_object_green_classification_Pipeline_pass_4_fu_904_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    col_fu_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_fu_304 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                col_fu_304 <= col_2_fu_1795_p3;
            end if; 
        end if;
    end process;

    i_2_fu_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_2_fu_300 <= ap_const_lv17_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                i_2_fu_300 <= i_9_reg_2197;
            end if; 
        end if;
    end process;

    i_5_fu_368_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_done = ap_const_logic_1) and (icmp_ln216_reg_2563 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                i_5_fu_368 <= ap_const_lv16_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state85) and (ap_const_boolean_0 = ap_block_state85_on_subcall_done))) then 
                i_5_fu_368 <= add_ln259_fu_2042_p2;
            end if; 
        end if;
    end process;

    i_6_fu_364_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln200_fu_1822_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
                i_6_fu_364 <= ap_const_lv16_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
                i_6_fu_364 <= add_ln216_fu_2004_p2;
            end if; 
        end if;
    end process;

    lbl_2_reg_766_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state39) or ((edge_reg_2439 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state44)))) then 
                lbl_2_reg_766 <= ap_const_lv16_0;
            elsif (((edge_reg_2439 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln174_reg_2409) and (ap_const_logic_1 = ap_CS_fsm_state55))) then 
                lbl_2_reg_766 <= lbl_3_reg_2518;
            end if; 
        end if;
    end process;

    lbl_fu_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                lbl_fu_324 <= ap_const_lv16_1;
            elsif (((edge_reg_2439 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln174_reg_2409) and (ap_const_logic_1 = ap_CS_fsm_state55))) then 
                lbl_fu_324 <= next_label_2_reg_2513;
            end if; 
        end if;
    end process;

    row_fu_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                row_fu_308 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                row_fu_308 <= row_3_fu_1802_p3;
            end if; 
        end if;
    end process;

    y_fu_360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln143_fu_1081_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                y_fu_360 <= ap_const_lv8_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
                y_fu_360 <= indvars_iv_next104_fu_1914_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                B_reg_2255 <= in_stream_TDATA_int_regslice(23 downto 16);
                G_reg_2250 <= in_stream_TDATA_int_regslice(15 downto 8);
                R_reg_2243 <= R_fu_1192_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln143_fu_1081_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    add_ln153_reg_2215(16 downto 6) <= add_ln153_fu_1113_p2(16 downto 6);
                col_load_1_reg_2202 <= col_fu_304;
                tmp_37_reg_2226 <= col_fu_304(31 downto 31);
                trunc_ln143_3_reg_2208 <= trunc_ln143_3_fu_1093_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state34)) then
                add_ln155_1_reg_2296 <= grp_fu_2064_p3;
                udiv_ln_cast_reg_2291 <= grp_fu_1004_p2(47 downto 34);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln174_fu_1430_p2) and (ap_const_logic_1 = ap_CS_fsm_state38))) then
                add_ln175_reg_2413 <= add_ln175_fu_1458_p2;
                add_ln176_reg_2418 <= add_ln176_fu_1475_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((edge_reg_2439 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then
                add_ln185_1_reg_2452 <= add_ln185_1_fu_1607_p2;
                add_ln186_2_reg_2457 <= add_ln186_2_fu_1647_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                and_ln174_reg_2409 <= and_ln174_fu_1430_p2;
                middle_3_reg_2403 <= middle_3_fu_1406_p3;
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171_reg_2347 <= zext_ln180_fu_1329_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172_reg_2352 <= zext_ln180_fu_1329_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173_reg_2357 <= zext_ln180_fu_1329_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174_reg_2362 <= zext_ln180_fu_1329_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175_reg_2367 <= zext_ln180_fu_1329_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176_reg_2372 <= zext_ln180_fu_1329_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177_reg_2377 <= zext_ln180_fu_1329_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178_reg_2382 <= zext_ln180_fu_1329_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179_reg_2387 <= zext_ln180_fu_1329_p1(14 - 1 downto 0);
                select_ln151_1_reg_2392 <= select_ln151_1_fu_1351_p3;
                select_ln151_reg_2343 <= select_ln151_fu_1321_p3;
                top_3_reg_2396 <= top_3_fu_1383_p3;
                trunc_ln143_2_reg_2335 <= trunc_ln143_2_fu_1298_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state47)) then
                and_ln190_1_reg_2523 <= and_ln190_1_fu_1722_p2;
                lbl_3_reg_2518 <= lbl_3_fu_1712_p3;
                next_label_2_reg_2513 <= next_label_2_fu_1705_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then
                col_1_reg_2542 <= col_1_fu_1751_p2;
                gray_pix_1_fu_336 <= gray_pix_reg_2326;
                middle_2_fu_332 <= middle_3_reg_2403;
                p_0_0_0176863_fu_312 <= top_2_load_load_fu_1064_p1;
                p_0_0_01768_165_fu_316 <= middle_2_load_load_fu_1067_p1;
                p_0_0_01768_267_fu_320 <= gray_pix_1_load_load_fu_1070_p1;
                top_2_fu_328 <= top_3_reg_2396;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                cur_7_reg_2483 <= label_map_q0;
                cur_reg_2472 <= label_map_q1;
                icmp_ln187_reg_2494 <= icmp_ln187_fu_1668_p2;
                icmp_ln190_1_reg_2508 <= icmp_ln190_1_fu_1680_p2;
                icmp_ln190_reg_2501 <= icmp_ln190_fu_1674_p2;
                trunc_ln26_1_reg_2489 <= trunc_ln26_1_fu_1664_p1;
                trunc_ln26_reg_2478 <= trunc_ln26_fu_1660_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state43)) then
                edge_reg_2439 <= edge_fu_1597_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state65)) then
                empty_49_reg_2572 <= empty_49_fu_1877_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                gray_pix_1_load_load_fu_1070_p1 <= gray_pix_1_fu_336;
                i_9_reg_2197 <= i_9_fu_1087_p2;
                middle_2_load_load_fu_1067_p1 <= middle_2_fu_332;
                top_2_load_load_fu_1064_p1 <= top_2_fu_328;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state37)) then
                gray_pix_reg_2326 <= grp_fu_1009_p2(55 downto 48);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state40)) then
                gx_reg_2423 <= gx_fu_1533_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then
                hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2_reg_2311 <= zext_ln151_1_fu_1275_p1(9 - 1 downto 0);
                hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3_reg_2316 <= zext_ln151_1_fu_1275_p1(9 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln200_fu_1822_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state57))) then
                icmp_ln216_reg_2563 <= icmp_ln216_fu_1844_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state71)) then
                icmp_ln219_reg_2655 <= icmp_ln219_fu_1995_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state82)) then
                icmp_ln260_reg_2693 <= icmp_ln260_fu_2037_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then
                icmp_ln40_reg_2533 <= icmp_ln40_fu_1735_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                label_map_addr_reg_2271 <= zext_ln153_fu_1227_p1(17 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state83)) then
                max_x_load_reg_2722 <= max_x_q0;
                max_y_load_reg_2732 <= max_y_q0;
                min_x_load_reg_2717 <= min_x_q0;
                min_y_load_reg_2727 <= min_y_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                mul_ln177_reg_2434 <= mul_ln177_fu_1591_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state67)) then
                mul_ln207_1_reg_2608 <= mul_ln207_1_fu_1956_p2;
                mul_ln207_reg_2603 <= mul_ln207_fu_1947_p2;
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183_reg_2613 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0;
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184_reg_2618 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0;
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185_reg_2623 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln216_1_fu_1984_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state70))) then
                parent_addr_reg_2649 <= zext_ln26_fu_1990_p1(9 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state84) or ((icmp_ln216_reg_2563 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79)))) then
                reg_1032 <= lbl_fu_324;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state64)) then
                tmp_41_reg_2567 <= mul_ln200_fu_1858_p2(16 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state66)) then
                tmp_42_reg_2593 <= mul28_fu_1898_p2(16 downto 10);
                tmp_43_reg_2598 <= mul26_fu_1923_p2(16 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state68)) then
                tmp_reg_2633 <= tmp_fu_1967_p5;
                trunc_ln200_reg_2628 <= trunc_ln200_fu_1962_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state70)) then
                trunc_ln216_reg_2641 <= trunc_ln216_fu_1980_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                udiv_ln151_1_cast_reg_2321 <= grp_fu_1004_p2(47 downto 34);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln259_fu_2022_p2 = ap_const_lv1_0) and (icmp_ln216_reg_2563 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state81))) then
                    zext_ln259_reg_2675(15 downto 0) <= zext_ln259_fu_2028_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then
                    zext_ln25_2_reload_cast_reg_2537(8 downto 0) <= zext_ln25_2_reload_cast_fu_1743_p1(8 downto 0);
            end if;
        end if;
    end process;
    add_ln153_reg_2215(5 downto 0) <= "000000";
    zext_ln25_2_reload_cast_reg_2537(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    zext_ln259_reg_2675(63 downto 16) <= "000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state30, ap_CS_fsm_state79, icmp_ln216_reg_2563, ap_CS_fsm_state3, icmp_ln143_fu_1081_p2, ap_CS_fsm_state38, and_ln174_fu_1430_p2, edge_reg_2439, ap_CS_fsm_state44, ap_CS_fsm_state47, and_ln190_1_fu_1722_p2, ap_CS_fsm_state54, ap_CS_fsm_state57, icmp_ln200_fu_1822_p2, ap_CS_fsm_state70, icmp_ln216_1_fu_1984_p2, icmp_ln219_fu_1995_p2, ap_CS_fsm_state71, ap_CS_fsm_state81, icmp_ln259_fu_2022_p2, icmp_ln260_fu_2037_p2, ap_CS_fsm_state82, grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_ap_done, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ap_done, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_ap_done, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_ap_done, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_ap_done, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_ap_done, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_ap_done, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_ap_done, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_ap_done, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_done, grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_ap_done, grp_hls_object_green_classification_Pipeline_pass_4_fu_904_ap_done, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state69, ap_CS_fsm_state77, ap_CS_fsm_state73, ap_CS_fsm_state75, ap_CS_fsm_state80, ap_CS_fsm_state86, ap_CS_fsm_state85, ap_CS_fsm_state89, ap_block_state85_on_subcall_done, ap_CS_fsm_state90, regslice_both_out_stream_V_data_V_U_apdone_blk, in_stream_TVALID_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln143_fu_1081_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state57;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                if (((in_stream_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                if (((ap_const_lv1_1 = and_ln174_fu_1430_p2) and (ap_const_logic_1 = ap_CS_fsm_state38))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                if (((edge_reg_2439 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state44))) then
                    ap_NS_fsm <= ap_ST_fsm_state55;
                else
                    ap_NS_fsm <= ap_ST_fsm_state45;
                end if;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                if (((ap_const_lv1_0 = and_ln190_1_fu_1722_p2) and (ap_const_logic_1 = ap_CS_fsm_state47))) then
                    ap_NS_fsm <= ap_ST_fsm_state55;
                else
                    ap_NS_fsm <= ap_ST_fsm_state48;
                end if;
            when ap_ST_fsm_state48 => 
                if (((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state48))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                else
                    ap_NS_fsm <= ap_ST_fsm_state48;
                end if;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                if (((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state50))) then
                    ap_NS_fsm <= ap_ST_fsm_state51;
                else
                    ap_NS_fsm <= ap_ST_fsm_state50;
                end if;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                if (((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state52))) then
                    ap_NS_fsm <= ap_ST_fsm_state53;
                else
                    ap_NS_fsm <= ap_ST_fsm_state52;
                end if;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                if (((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state54))) then
                    ap_NS_fsm <= ap_ST_fsm_state55;
                else
                    ap_NS_fsm <= ap_ST_fsm_state54;
                end if;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state57 => 
                if (((icmp_ln200_fu_1822_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state57))) then
                    ap_NS_fsm <= ap_ST_fsm_state70;
                else
                    ap_NS_fsm <= ap_ST_fsm_state58;
                end if;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                if (((grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state69))) then
                    ap_NS_fsm <= ap_ST_fsm_state57;
                else
                    ap_NS_fsm <= ap_ST_fsm_state69;
                end if;
            when ap_ST_fsm_state70 => 
                if (((icmp_ln216_1_fu_1984_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state70))) then
                    ap_NS_fsm <= ap_ST_fsm_state77;
                else
                    ap_NS_fsm <= ap_ST_fsm_state71;
                end if;
            when ap_ST_fsm_state71 => 
                if (((icmp_ln219_fu_1995_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state71))) then
                    ap_NS_fsm <= ap_ST_fsm_state76;
                else
                    ap_NS_fsm <= ap_ST_fsm_state72;
                end if;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                if (((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state73))) then
                    ap_NS_fsm <= ap_ST_fsm_state74;
                else
                    ap_NS_fsm <= ap_ST_fsm_state73;
                end if;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                if (((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state75))) then
                    ap_NS_fsm <= ap_ST_fsm_state76;
                else
                    ap_NS_fsm <= ap_ST_fsm_state75;
                end if;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state77 => 
                if (((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state77))) then
                    ap_NS_fsm <= ap_ST_fsm_state78;
                else
                    ap_NS_fsm <= ap_ST_fsm_state77;
                end if;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                if (((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_done = ap_const_logic_1) and (icmp_ln216_reg_2563 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state79))) then
                    ap_NS_fsm <= ap_ST_fsm_state81;
                elsif (((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_done = ap_const_logic_1) and (icmp_ln216_reg_2563 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then
                    ap_NS_fsm <= ap_ST_fsm_state80;
                else
                    ap_NS_fsm <= ap_ST_fsm_state79;
                end if;
            when ap_ST_fsm_state80 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state80) and (grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state81;
                else
                    ap_NS_fsm <= ap_ST_fsm_state80;
                end if;
            when ap_ST_fsm_state81 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state81) and ((icmp_ln259_fu_2022_p2 = ap_const_lv1_1) or (icmp_ln216_reg_2563 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state86;
                else
                    ap_NS_fsm <= ap_ST_fsm_state82;
                end if;
            when ap_ST_fsm_state82 => 
                if (((icmp_ln260_fu_2037_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state82))) then
                    ap_NS_fsm <= ap_ST_fsm_state85;
                else
                    ap_NS_fsm <= ap_ST_fsm_state83;
                end if;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state84 => 
                ap_NS_fsm <= ap_ST_fsm_state85;
            when ap_ST_fsm_state85 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state85) and (ap_const_boolean_0 = ap_block_state85_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state81;
                else
                    ap_NS_fsm <= ap_ST_fsm_state85;
                end if;
            when ap_ST_fsm_state86 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state86) and (grp_hls_object_green_classification_Pipeline_pass_4_fu_904_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state87;
                else
                    ap_NS_fsm <= ap_ST_fsm_state86;
                end if;
            when ap_ST_fsm_state87 => 
                ap_NS_fsm <= ap_ST_fsm_state88;
            when ap_ST_fsm_state88 => 
                ap_NS_fsm <= ap_ST_fsm_state89;
            when ap_ST_fsm_state89 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state89) and (grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state90;
                else
                    ap_NS_fsm <= ap_ST_fsm_state89;
                end if;
            when ap_ST_fsm_state90 => 
                if (((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state90))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state90;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    G_fu_1196_p4 <= in_stream_TDATA_int_regslice(15 downto 8);
    R_fu_1192_p1 <= in_stream_TDATA_int_regslice(8 - 1 downto 0);
    add_ln153_1_fu_1223_p2 <= std_logic_vector(unsigned(add_ln153_reg_2215) + unsigned(trunc_ln143_3_reg_2208));
    add_ln153_fu_1113_p2 <= std_logic_vector(unsigned(tmp_s_fu_1097_p3) + unsigned(tmp_31_fu_1105_p3));
    add_ln175_1_fu_1527_p2 <= std_logic_vector(unsigned(zext_ln175_3_fu_1508_p1) + unsigned(sext_ln175_fu_1497_p1));
    add_ln175_fu_1458_p2 <= std_logic_vector(unsigned(zext_ln175_2_fu_1450_p1) + unsigned(zext_ln175_4_fu_1454_p1));
    add_ln176_1_fu_1572_p2 <= std_logic_vector(signed(sext_ln176_fu_1568_p1) + signed(sub_ln176_fu_1556_p2));
    add_ln176_fu_1475_p2 <= std_logic_vector(unsigned(zext_ln176_2_fu_1471_p1) + unsigned(zext_ln175_4_fu_1454_p1));
    add_ln185_1_fu_1607_p2 <= std_logic_vector(unsigned(add_ln153_reg_2215) + unsigned(add_ln185_fu_1602_p2));
    add_ln185_fu_1602_p2 <= std_logic_vector(unsigned(trunc_ln143_3_reg_2208) + unsigned(ap_const_lv17_1FFFF));
    add_ln186_1_fu_1641_p2 <= std_logic_vector(unsigned(zext_ln186_fu_1625_p1) + unsigned(zext_ln186_1_fu_1637_p1));
    add_ln186_2_fu_1647_p2 <= std_logic_vector(unsigned(add_ln186_1_fu_1641_p2) + unsigned(trunc_ln143_3_reg_2208));
    add_ln186_fu_1612_p2 <= std_logic_vector(unsigned(trunc_ln143_2_reg_2335) + unsigned(ap_const_lv8_FF));
    add_ln195_fu_1790_p2 <= std_logic_vector(unsigned(row_fu_308) + unsigned(ap_const_lv32_1));
    add_ln216_fu_2004_p2 <= std_logic_vector(unsigned(i_6_fu_364) + unsigned(ap_const_lv16_1));
    add_ln259_fu_2042_p2 <= std_logic_vector(unsigned(i_5_fu_368) + unsigned(ap_const_lv16_1));
    and_ln174_fu_1430_p2 <= (icmp_ln174_fu_1424_p2 and icmp_ln164_fu_1367_p2);
    and_ln190_1_fu_1722_p2 <= (icmp_ln187_reg_2494 and and_ln190_fu_1718_p2);
    and_ln190_fu_1718_p2 <= (icmp_ln190_reg_2501 and icmp_ln190_1_reg_2508);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state79 <= ap_CS_fsm(78);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state80 <= ap_CS_fsm(79);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state82 <= ap_CS_fsm(81);
    ap_CS_fsm_state83 <= ap_CS_fsm(82);
    ap_CS_fsm_state84 <= ap_CS_fsm(83);
    ap_CS_fsm_state85 <= ap_CS_fsm(84);
    ap_CS_fsm_state86 <= ap_CS_fsm(85);
    ap_CS_fsm_state87 <= ap_CS_fsm(86);
    ap_CS_fsm_state89 <= ap_CS_fsm(88);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_CS_fsm_state90 <= ap_CS_fsm(89);
    ap_NS_fsm_state78 <= ap_NS_fsm(77);
    ap_NS_fsm_state88 <= ap_NS_fsm(87);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_ap_done)
    begin
        if ((grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state30_blk_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
        if ((in_stream_TVALID_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;

    ap_ST_fsm_state48_blk_assign_proc : process(grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ap_done)
    begin
        if ((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state48_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state48_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state50_blk_assign_proc : process(grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_ap_done)
    begin
        if ((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state50_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state50_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state51_blk <= ap_const_logic_0;

    ap_ST_fsm_state52_blk_assign_proc : process(grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_ap_done)
    begin
        if ((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state52_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state52_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state53_blk <= ap_const_logic_0;

    ap_ST_fsm_state54_blk_assign_proc : process(grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_ap_done)
    begin
        if ((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state54_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state54_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;

    ap_ST_fsm_state69_blk_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_ap_done)
    begin
        if ((grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state69_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state69_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;

    ap_ST_fsm_state73_blk_assign_proc : process(grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_ap_done)
    begin
        if ((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state73_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state73_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state74_blk <= ap_const_logic_0;

    ap_ST_fsm_state75_blk_assign_proc : process(grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_ap_done)
    begin
        if ((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state75_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state75_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state76_blk <= ap_const_logic_0;

    ap_ST_fsm_state77_blk_assign_proc : process(grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_ap_done)
    begin
        if ((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state77_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state77_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state78_blk <= ap_const_logic_0;

    ap_ST_fsm_state79_blk_assign_proc : process(grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_done)
    begin
        if ((grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state79_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state79_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state80_blk_assign_proc : process(grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_ap_done)
    begin
        if ((grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state80_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state80_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state81_blk <= ap_const_logic_0;
    ap_ST_fsm_state82_blk <= ap_const_logic_0;
    ap_ST_fsm_state83_blk <= ap_const_logic_0;
    ap_ST_fsm_state84_blk <= ap_const_logic_0;

    ap_ST_fsm_state85_blk_assign_proc : process(ap_block_state85_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state85_on_subcall_done)) then 
            ap_ST_fsm_state85_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state85_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state86_blk_assign_proc : process(grp_hls_object_green_classification_Pipeline_pass_4_fu_904_ap_done)
    begin
        if ((grp_hls_object_green_classification_Pipeline_pass_4_fu_904_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state86_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state86_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state87_blk <= ap_const_logic_0;
    ap_ST_fsm_state88_blk <= ap_const_logic_0;

    ap_ST_fsm_state89_blk_assign_proc : process(grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_ap_done)
    begin
        if ((grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state89_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state89_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state90_blk_assign_proc : process(regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state90_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state90_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state85_on_subcall_done_assign_proc : process(icmp_ln260_reg_2693, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_ap_done)
    begin
                ap_block_state85_on_subcall_done <= ((icmp_ln260_reg_2693 = ap_const_lv1_1) and (grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state90, regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state90))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state90, regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state90))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    center_is_green_address1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_center_is_green_address1, grp_hls_object_green_classification_Pipeline_pass_4_fu_904_center_is_green_address1, ap_CS_fsm_state2, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            center_is_green_address1 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_center_is_green_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            center_is_green_address1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_center_is_green_address1;
        else 
            center_is_green_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    center_is_green_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_center_is_green_ce0, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            center_is_green_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_center_is_green_ce0;
        else 
            center_is_green_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    center_is_green_ce1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_center_is_green_ce1, grp_hls_object_green_classification_Pipeline_pass_4_fu_904_center_is_green_ce1, ap_CS_fsm_state2, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            center_is_green_ce1 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_center_is_green_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            center_is_green_ce1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_center_is_green_ce1;
        else 
            center_is_green_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    center_is_green_d1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_center_is_green_d1, grp_hls_object_green_classification_Pipeline_pass_4_fu_904_center_is_green_d1, ap_CS_fsm_state2, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            center_is_green_d1 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_center_is_green_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            center_is_green_d1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_center_is_green_d1;
        else 
            center_is_green_d1 <= "X";
        end if; 
    end process;


    center_is_green_we1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_center_is_green_we1, grp_hls_object_green_classification_Pipeline_pass_4_fu_904_center_is_green_we1, ap_CS_fsm_state2, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            center_is_green_we1 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_center_is_green_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            center_is_green_we1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_center_is_green_we1;
        else 
            center_is_green_we1 <= ap_const_logic_0;
        end if; 
    end process;

    col_1_fu_1751_p2 <= std_logic_vector(unsigned(col_fu_304) + unsigned(ap_const_lv32_1));
    col_2_fu_1795_p3 <= 
        ap_const_lv32_0 when (icmp_ln195_fu_1785_p2(0) = '1') else 
        col_1_reg_2542;
    edge_fu_1597_p2 <= "1" when (unsigned(grp_fu_2079_p3) > unsigned(ap_const_lv21_BD10)) else "0";
    empty_49_fu_1877_p0 <= empty_49_fu_1877_p00(7 - 1 downto 0);
    empty_49_fu_1877_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_reg_2567),14));
    empty_49_fu_1877_p1 <= ap_const_lv14_6B(8 - 1 downto 0);
    empty_50_fu_1889_p2 <= std_logic_vector(unsigned(y_fu_360) + unsigned(ap_const_lv8_FF));

    grp_fu_1004_p0_assign_proc : process(zext_ln151_fu_1271_p1, ap_CS_fsm_state33, zext_ln151_2_fu_1280_p1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1004_p0 <= zext_ln151_2_fu_1280_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1004_p0 <= zext_ln151_fu_1271_p1(32 - 1 downto 0);
        else 
            grp_fu_1004_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1004_p1 <= ap_const_lv65_155555556(34 - 1 downto 0);
    grp_fu_1009_p0 <= grp_fu_1009_p00(41 - 1 downto 0);
    grp_fu_1009_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln155_1_reg_2296),56));
    grp_fu_1009_p1 <= ap_const_lv56_28F5C28F5C3(43 - 1 downto 0);

    grp_fu_1141_ap_start_assign_proc : process(ap_CS_fsm_state3, icmp_ln143_fu_1081_p2)
    begin
        if (((icmp_ln143_fu_1081_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_fu_1141_ap_start <= ap_const_logic_1;
        else 
            grp_fu_1141_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1141_ce_assign_proc : process(ap_CS_fsm_state30, ap_CS_fsm_state3, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 
    = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_fu_1141_ce <= ap_const_logic_1;
        else 
            grp_fu_1141_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1141_p0 <= (select_ln151_2_fu_1127_p3 xor row_fu_308);
    grp_fu_1141_p1 <= ap_const_lv32_3(3 - 1 downto 0);

    grp_fu_1177_ap_start_assign_proc : process(ap_CS_fsm_state3, icmp_ln143_fu_1081_p2)
    begin
        if (((icmp_ln143_fu_1081_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_fu_1177_ap_start <= ap_const_logic_1;
        else 
            grp_fu_1177_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1177_ce_assign_proc : process(ap_CS_fsm_state30, ap_CS_fsm_state3, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 
    = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_fu_1177_ce <= ap_const_logic_1;
        else 
            grp_fu_1177_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1177_p0 <= (select_ln151_3_fu_1163_p3 xor col_fu_304);
    grp_fu_1177_p1 <= ap_const_lv32_3(3 - 1 downto 0);

    grp_fu_1828_ap_start_assign_proc : process(ap_CS_fsm_state57, icmp_ln200_fu_1822_p2)
    begin
        if (((icmp_ln200_fu_1822_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            grp_fu_1828_ap_start <= ap_const_logic_1;
        else 
            grp_fu_1828_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1828_p1 <= ap_const_lv8_3(3 - 1 downto 0);

    grp_fu_2056_ce_assign_proc : process(ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, in_stream_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or ((in_stream_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30)))) then 
            grp_fu_2056_ce <= ap_const_logic_1;
        else 
            grp_fu_2056_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2056_p0 <= grp_fu_2056_p00(8 - 1 downto 0);
    grp_fu_2056_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(G_fu_1196_p4),14));
    grp_fu_2056_p1 <= ap_const_lv14_3B(6 - 1 downto 0);
    grp_fu_2056_p2 <= grp_fu_2056_p20(40 - 1 downto 0);
    grp_fu_2056_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln155_fu_1263_p1),41));
    grp_fu_2064_p0 <= grp_fu_2064_p00(8 - 1 downto 0);
    grp_fu_2064_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(B_reg_2255),12));
    grp_fu_2064_p1 <= ap_const_lv12_B(4 - 1 downto 0);
    grp_fu_2072_p1 <= ap_const_lv14_6B(7 - 1 downto 0);
    grp_fu_2079_p0 <= sext_ln177_1_fu_1584_p1(11 - 1 downto 0);
    grp_fu_2079_p1 <= sext_ln177_1_fu_1584_p1(11 - 1 downto 0);
    grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_ap_start <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_ap_start_reg;
    grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_ap_start <= grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_ap_start_reg;
    grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_ap_start <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_ap_start_reg;
    grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_ap_start <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_ap_start_reg;
    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_ap_start <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_ap_start_reg;
    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_start <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_ap_start_reg;
    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_ap_start <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_ap_start_reg;
    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_ap_start <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_ap_start_reg;
    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ap_start <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ap_start_reg;
    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_ap_start <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_ap_start_reg;
    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_ap_start <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_ap_start_reg;
    grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_ap_start <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_ap_start_reg;
    grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_ap_start <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_ap_start_reg;
    grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TREADY <= (out_stream_TREADY_int_regslice and ap_CS_fsm_state89);
    grp_hls_object_green_classification_Pipeline_pass_4_fu_904_ap_start <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_ap_start_reg;
    gx_fu_1533_p2 <= std_logic_vector(unsigned(add_ln175_1_fu_1527_p2) + unsigned(sub_ln175_1_fu_1521_p2));
    gy_fu_1578_p2 <= std_logic_vector(unsigned(add_ln176_1_fu_1572_p2) - unsigned(zext_ln176_1_fu_1550_p1));

    hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_ce0 <= ap_const_logic_1;
        else 
            hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_we0_assign_proc : process(ap_CS_fsm_state38, trunc_ln143_4_fu_1301_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) and (trunc_ln143_4_fu_1301_p1 = ap_const_lv1_1))) then 
            hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_we0 <= ap_const_logic_1;
        else 
            hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_ce0 <= ap_const_logic_1;
        else 
            hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_we0_assign_proc : process(ap_CS_fsm_state38, trunc_ln143_4_fu_1301_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) and (trunc_ln143_4_fu_1301_p1 = ap_const_lv1_0))) then 
            hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_we0 <= ap_const_logic_1;
        else 
            hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    i_9_fu_1087_p2 <= std_logic_vector(unsigned(i_2_fu_300) + unsigned(ap_const_lv17_1));
    icmp_ln143_fu_1081_p2 <= "1" when (i_2_fu_300 = ap_const_lv17_12C00) else "0";
    icmp_ln164_fu_1367_p2 <= "1" when (signed(tmp_39_fu_1358_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln165_fu_1391_p2 <= "1" when (signed(row_fu_308) > signed(ap_const_lv32_0)) else "0";
    icmp_ln174_fu_1424_p2 <= "1" when (signed(tmp_44_fu_1414_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln187_fu_1668_p2 <= "0" when (label_map_q1 = ap_const_lv16_0) else "1";
    icmp_ln190_1_fu_1680_p2 <= "0" when (label_map_q1 = label_map_q0) else "1";
    icmp_ln190_fu_1674_p2 <= "0" when (label_map_q0 = ap_const_lv16_0) else "1";
    icmp_ln195_fu_1785_p2 <= "1" when (col_1_reg_2542 = ap_const_lv32_140) else "0";
    icmp_ln200_fu_1822_p2 <= "1" when (y_fu_360 = ap_const_lv8_EF) else "0";
    icmp_ln216_1_fu_1984_p2 <= "1" when (unsigned(i_6_fu_364) < unsigned(lbl_fu_324)) else "0";
    icmp_ln216_fu_1844_p2 <= "1" when (tmp_40_fu_1834_p4 = ap_const_lv15_0) else "0";
    icmp_ln219_fu_1995_p2 <= "1" when (i_6_fu_364 = parent_q0) else "0";
    icmp_ln259_fu_2022_p2 <= "1" when (i_5_fu_368 = lbl_fu_324) else "0";
    icmp_ln260_fu_2037_p2 <= "1" when (i_5_fu_368 = parent_q0) else "0";
    icmp_ln40_fu_1735_p2 <= "1" when (grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ra_1_out = grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_rb_1_out) else "0";

    imgB_address0_assign_proc : process(grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgB_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgB_address0, ap_CS_fsm_state86, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            imgB_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgB_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            imgB_address0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgB_address0;
        else 
            imgB_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    imgB_address1 <= zext_ln153_fu_1227_p1(17 - 1 downto 0);

    imgB_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgB_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgB_ce0, ap_CS_fsm_state86, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            imgB_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgB_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            imgB_ce0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgB_ce0;
        else 
            imgB_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    imgB_ce1_assign_proc : process(ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            imgB_ce1 <= ap_const_logic_1;
        else 
            imgB_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    imgB_we1_assign_proc : process(ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            imgB_we1 <= ap_const_logic_1;
        else 
            imgB_we1 <= ap_const_logic_0;
        end if; 
    end process;


    imgG_address0_assign_proc : process(grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgG_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgG_address0, ap_CS_fsm_state86, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            imgG_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgG_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            imgG_address0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgG_address0;
        else 
            imgG_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    imgG_address1 <= zext_ln153_fu_1227_p1(17 - 1 downto 0);

    imgG_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgG_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgG_ce0, ap_CS_fsm_state86, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            imgG_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgG_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            imgG_ce0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgG_ce0;
        else 
            imgG_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    imgG_ce1_assign_proc : process(ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            imgG_ce1 <= ap_const_logic_1;
        else 
            imgG_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    imgG_we1_assign_proc : process(ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            imgG_we1 <= ap_const_logic_1;
        else 
            imgG_we1 <= ap_const_logic_0;
        end if; 
    end process;


    imgR_address0_assign_proc : process(grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgR_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgR_address0, ap_CS_fsm_state86, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            imgR_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgR_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            imgR_address0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgR_address0;
        else 
            imgR_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    imgR_address1 <= zext_ln153_fu_1227_p1(17 - 1 downto 0);

    imgR_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgR_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgR_ce0, ap_CS_fsm_state86, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            imgR_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_imgR_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            imgR_ce0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_imgR_ce0;
        else 
            imgR_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    imgR_ce1_assign_proc : process(ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            imgR_ce1 <= ap_const_logic_1;
        else 
            imgR_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    imgR_we1_assign_proc : process(ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            imgR_we1 <= ap_const_logic_1;
        else 
            imgR_we1 <= ap_const_logic_0;
        end if; 
    end process;


    in_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state30, in_stream_TVALID_int_regslice)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            in_stream_TDATA_blk_n <= in_stream_TVALID_int_regslice;
        else 
            in_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    in_stream_TREADY <= regslice_both_in_stream_V_data_V_U_ack_in;

    in_stream_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state30, in_stream_TVALID_int_regslice)
    begin
        if (((in_stream_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            in_stream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            in_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    indvars_iv_next104_fu_1914_p2 <= std_logic_vector(unsigned(y_fu_360) + unsigned(ap_const_lv8_1));

    is_external_address1_assign_proc : process(icmp_ln260_reg_2693, grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_is_external_address1, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_is_external_address1, ap_CS_fsm_state80, ap_CS_fsm_state85)
    begin
        if (((icmp_ln260_reg_2693 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            is_external_address1 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_is_external_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            is_external_address1 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_is_external_address1;
        else 
            is_external_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    is_external_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_pass_4_fu_904_is_external_ce0, ap_CS_fsm_state86)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            is_external_ce0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_is_external_ce0;
        else 
            is_external_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    is_external_ce1_assign_proc : process(icmp_ln260_reg_2693, grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_is_external_ce1, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_is_external_ce1, ap_CS_fsm_state80, ap_CS_fsm_state85)
    begin
        if (((icmp_ln260_reg_2693 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            is_external_ce1 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_is_external_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            is_external_ce1 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_is_external_ce1;
        else 
            is_external_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    is_external_d1_assign_proc : process(icmp_ln260_reg_2693, grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_is_external_d1, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_is_external_d1, ap_CS_fsm_state80, ap_CS_fsm_state85)
    begin
        if (((icmp_ln260_reg_2693 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            is_external_d1 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_is_external_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            is_external_d1 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_is_external_d1;
        else 
            is_external_d1 <= "X";
        end if; 
    end process;


    is_external_we1_assign_proc : process(icmp_ln260_reg_2693, grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_is_external_we1, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_is_external_we1, ap_CS_fsm_state80, ap_CS_fsm_state85)
    begin
        if (((icmp_ln260_reg_2693 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            is_external_we1 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_is_external_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            is_external_we1 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_is_external_we1;
        else 
            is_external_we1 <= ap_const_logic_0;
        end if; 
    end process;


    label_map_address0_assign_proc : process(ap_CS_fsm_state79, ap_CS_fsm_state45, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_address0, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_label_map_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_label_map_address0, ap_CS_fsm_state77, ap_CS_fsm_state89, zext_ln186_2_fu_1656_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            label_map_address0 <= zext_ln186_2_fu_1656_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            label_map_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_label_map_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            label_map_address0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_label_map_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            label_map_address0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_address0;
        else 
            label_map_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    label_map_address1_assign_proc : process(label_map_addr_reg_2271, ap_CS_fsm_state45, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_address1, ap_CS_fsm_state77, zext_ln185_fu_1652_p1, ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            label_map_address1 <= label_map_addr_reg_2271;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            label_map_address1 <= zext_ln185_fu_1652_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            label_map_address1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_address1;
        else 
            label_map_address1 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    label_map_ce0_assign_proc : process(ap_CS_fsm_state79, ap_CS_fsm_state45, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_ce0, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_label_map_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_label_map_ce0, ap_CS_fsm_state77, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            label_map_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            label_map_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_label_map_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            label_map_ce0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_label_map_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            label_map_ce0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_ce0;
        else 
            label_map_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    label_map_ce1_assign_proc : process(ap_CS_fsm_state45, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_ce1, ap_CS_fsm_state77, ap_CS_fsm_state56)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state56))) then 
            label_map_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            label_map_ce1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_ce1;
        else 
            label_map_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    label_map_d1_assign_proc : process(grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_d1, lbl_2_reg_766, ap_CS_fsm_state77, ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            label_map_d1 <= lbl_2_reg_766;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            label_map_d1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_d1;
        else 
            label_map_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    label_map_we1_assign_proc : process(grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_we1, ap_CS_fsm_state77, ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            label_map_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            label_map_we1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_label_map_we1;
        else 
            label_map_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lbl_1_fu_1699_p3 <= 
        cur_7_reg_2483 when (icmp_ln190_reg_2501(0) = '1') else 
        lbl_fu_324;
    lbl_3_fu_1712_p3 <= 
        cur_reg_2472 when (icmp_ln187_reg_2494(0) = '1') else 
        lbl_1_fu_1699_p3;

    max_x_address0_assign_proc : process(ap_CS_fsm_state79, zext_ln259_reg_2675, icmp_ln260_reg_2693, ap_CS_fsm_state82, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_address0, grp_hls_object_green_classification_Pipeline_pass_4_fu_904_max_x_address0, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_max_x_address0, ap_CS_fsm_state86, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            max_x_address0 <= zext_ln259_reg_2675(9 - 1 downto 0);
        elsif (((icmp_ln260_reg_2693 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            max_x_address0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_max_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            max_x_address0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_max_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            max_x_address0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_address0;
        else 
            max_x_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    max_x_address1_assign_proc : process(ap_CS_fsm_state79, grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_x_address1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            max_x_address1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            max_x_address1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_x_address1;
        else 
            max_x_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    max_x_ce0_assign_proc : process(ap_CS_fsm_state79, icmp_ln260_reg_2693, ap_CS_fsm_state82, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_ce0, grp_hls_object_green_classification_Pipeline_pass_4_fu_904_max_x_ce0, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_max_x_ce0, ap_CS_fsm_state86, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            max_x_ce0 <= ap_const_logic_1;
        elsif (((icmp_ln260_reg_2693 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            max_x_ce0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_max_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            max_x_ce0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_max_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            max_x_ce0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_ce0;
        else 
            max_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_x_ce1_assign_proc : process(ap_CS_fsm_state79, grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_x_ce1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            max_x_ce1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            max_x_ce1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_x_ce1;
        else 
            max_x_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_x_d1_assign_proc : process(ap_CS_fsm_state79, grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_x_d1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            max_x_d1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            max_x_d1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_x_d1;
        else 
            max_x_d1 <= "XXXXXXXXX";
        end if; 
    end process;


    max_x_we1_assign_proc : process(ap_CS_fsm_state79, grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_x_we1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            max_x_we1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_x_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            max_x_we1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_x_we1;
        else 
            max_x_we1 <= ap_const_logic_0;
        end if; 
    end process;


    max_y_address0_assign_proc : process(ap_CS_fsm_state79, zext_ln259_reg_2675, icmp_ln260_reg_2693, ap_CS_fsm_state82, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_address0, grp_hls_object_green_classification_Pipeline_pass_4_fu_904_max_y_address0, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_max_y_address0, ap_CS_fsm_state86, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            max_y_address0 <= zext_ln259_reg_2675(9 - 1 downto 0);
        elsif (((icmp_ln260_reg_2693 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            max_y_address0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_max_y_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            max_y_address0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_max_y_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            max_y_address0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_address0;
        else 
            max_y_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    max_y_address1_assign_proc : process(ap_CS_fsm_state79, grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_y_address1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            max_y_address1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            max_y_address1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_y_address1;
        else 
            max_y_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    max_y_ce0_assign_proc : process(ap_CS_fsm_state79, icmp_ln260_reg_2693, ap_CS_fsm_state82, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_ce0, grp_hls_object_green_classification_Pipeline_pass_4_fu_904_max_y_ce0, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_max_y_ce0, ap_CS_fsm_state86, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            max_y_ce0 <= ap_const_logic_1;
        elsif (((icmp_ln260_reg_2693 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            max_y_ce0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_max_y_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            max_y_ce0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_max_y_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            max_y_ce0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_ce0;
        else 
            max_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_y_ce1_assign_proc : process(ap_CS_fsm_state79, grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_y_ce1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            max_y_ce1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            max_y_ce1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_y_ce1;
        else 
            max_y_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_y_d1_assign_proc : process(ap_CS_fsm_state79, grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_y_d1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            max_y_d1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            max_y_d1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_y_d1;
        else 
            max_y_d1 <= "XXXXXXXX";
        end if; 
    end process;


    max_y_we1_assign_proc : process(ap_CS_fsm_state79, grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_y_we1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            max_y_we1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_max_y_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            max_y_we1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_max_y_we1;
        else 
            max_y_we1 <= ap_const_logic_0;
        end if; 
    end process;

    middle_3_fu_1406_p3 <= 
        middle_fu_1396_p4 when (icmp_ln165_fu_1391_p2(0) = '1') else 
        ap_const_lv8_0;

    min_x_address0_assign_proc : process(ap_CS_fsm_state79, zext_ln259_reg_2675, icmp_ln260_reg_2693, ap_CS_fsm_state82, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_address0, grp_hls_object_green_classification_Pipeline_pass_4_fu_904_min_x_address0, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_min_x_address0, ap_CS_fsm_state86, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            min_x_address0 <= zext_ln259_reg_2675(9 - 1 downto 0);
        elsif (((icmp_ln260_reg_2693 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            min_x_address0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_min_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            min_x_address0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_min_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            min_x_address0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_address0;
        else 
            min_x_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    min_x_address1_assign_proc : process(ap_CS_fsm_state79, grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_x_address1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            min_x_address1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            min_x_address1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_x_address1;
        else 
            min_x_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    min_x_ce0_assign_proc : process(ap_CS_fsm_state79, icmp_ln260_reg_2693, ap_CS_fsm_state82, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_ce0, grp_hls_object_green_classification_Pipeline_pass_4_fu_904_min_x_ce0, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_min_x_ce0, ap_CS_fsm_state86, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            min_x_ce0 <= ap_const_logic_1;
        elsif (((icmp_ln260_reg_2693 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            min_x_ce0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_min_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            min_x_ce0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_min_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            min_x_ce0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_ce0;
        else 
            min_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    min_x_ce1_assign_proc : process(ap_CS_fsm_state79, grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_x_ce1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            min_x_ce1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            min_x_ce1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_x_ce1;
        else 
            min_x_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    min_x_d1_assign_proc : process(ap_CS_fsm_state79, grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_x_d1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            min_x_d1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            min_x_d1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_x_d1;
        else 
            min_x_d1 <= "XXXXXXXXX";
        end if; 
    end process;


    min_x_we1_assign_proc : process(ap_CS_fsm_state79, grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_x_we1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            min_x_we1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_x_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            min_x_we1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_x_we1;
        else 
            min_x_we1 <= ap_const_logic_0;
        end if; 
    end process;


    min_y_address0_assign_proc : process(ap_CS_fsm_state79, zext_ln259_reg_2675, icmp_ln260_reg_2693, ap_CS_fsm_state82, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_address0, grp_hls_object_green_classification_Pipeline_pass_4_fu_904_min_y_address0, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_min_y_address0, ap_CS_fsm_state86, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            min_y_address0 <= zext_ln259_reg_2675(9 - 1 downto 0);
        elsif (((icmp_ln260_reg_2693 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            min_y_address0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_min_y_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            min_y_address0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_min_y_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            min_y_address0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_address0;
        else 
            min_y_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    min_y_address1_assign_proc : process(ap_CS_fsm_state79, grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_y_address1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            min_y_address1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            min_y_address1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_y_address1;
        else 
            min_y_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    min_y_ce0_assign_proc : process(ap_CS_fsm_state79, icmp_ln260_reg_2693, ap_CS_fsm_state82, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_ce0, grp_hls_object_green_classification_Pipeline_pass_4_fu_904_min_y_ce0, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_min_y_ce0, ap_CS_fsm_state86, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            min_y_ce0 <= ap_const_logic_1;
        elsif (((icmp_ln260_reg_2693 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            min_y_ce0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_min_y_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            min_y_ce0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_min_y_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            min_y_ce0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_ce0;
        else 
            min_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    min_y_ce1_assign_proc : process(ap_CS_fsm_state79, grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_y_ce1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            min_y_ce1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            min_y_ce1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_y_ce1;
        else 
            min_y_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    min_y_d1_assign_proc : process(ap_CS_fsm_state79, grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_y_d1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            min_y_d1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            min_y_d1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_y_d1;
        else 
            min_y_d1 <= "XXXXXXXX";
        end if; 
    end process;


    min_y_we1_assign_proc : process(ap_CS_fsm_state79, grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_y_we1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            min_y_we1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4_fu_881_min_y_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            min_y_we1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_min_y_we1;
        else 
            min_y_we1 <= ap_const_logic_0;
        end if; 
    end process;

    mul26_fu_1923_p0 <= mul26_fu_1923_p00(8 - 1 downto 0);
    mul26_fu_1923_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvars_iv_next104_fu_1914_p2),17));
    mul26_fu_1923_p1 <= ap_const_lv17_156(10 - 1 downto 0);
    mul28_fu_1898_p0 <= mul28_fu_1898_p00(8 - 1 downto 0);
    mul28_fu_1898_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_50_fu_1889_p2),17));
    mul28_fu_1898_p1 <= ap_const_lv17_156(10 - 1 downto 0);
    mul_ln177_fu_1591_p0 <= sext_ln177_fu_1588_p1(11 - 1 downto 0);
    mul_ln177_fu_1591_p1 <= sext_ln177_fu_1588_p1(11 - 1 downto 0);
    mul_ln200_fu_1858_p0 <= mul_ln200_fu_1858_p00(8 - 1 downto 0);
    mul_ln200_fu_1858_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_fu_360),17));
    mul_ln200_fu_1858_p1 <= ap_const_lv17_156(10 - 1 downto 0);
    mul_ln207_1_fu_1956_p0 <= mul_ln207_1_fu_1956_p00(7 - 1 downto 0);
    mul_ln207_1_fu_1956_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_43_reg_2598),14));
    mul_ln207_1_fu_1956_p1 <= ap_const_lv14_6B(8 - 1 downto 0);
    mul_ln207_fu_1947_p0 <= mul_ln207_fu_1947_p00(7 - 1 downto 0);
    mul_ln207_fu_1947_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_42_reg_2593),14));
    mul_ln207_fu_1947_p1 <= ap_const_lv14_6B(8 - 1 downto 0);
    next_label_1_fu_1686_p2 <= std_logic_vector(unsigned(lbl_fu_324) + unsigned(ap_const_lv16_1));
    next_label_2_fu_1705_p3 <= 
        lbl_fu_324 when (icmp_ln187_reg_2494(0) = '1') else 
        next_label_fu_1692_p3;
    next_label_fu_1692_p3 <= 
        lbl_fu_324 when (icmp_ln190_reg_2501(0) = '1') else 
        next_label_1_fu_1686_p2;

    object_count_ap_vld_assign_proc : process(ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            object_count_ap_vld <= ap_const_logic_1;
        else 
            object_count_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    out_stream_TVALID <= regslice_both_out_stream_V_data_V_U_vld_out;
    out_stream_TVALID_int_regslice <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_out_stream_TVALID;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0, ap_CS_fsm_state69, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1_assign_proc : process(p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178_reg_2382, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178_reg_2382;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0, ap_CS_fsm_state69, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1_assign_proc : process(ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1_assign_proc : process(edge_reg_2439, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1 <= edge_reg_2439;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1 <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1 <= "X";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1_assign_proc : process(select_ln151_reg_2343, select_ln151_1_reg_2392, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((not((select_ln151_reg_2343 = ap_const_lv2_0)) and not((select_ln151_reg_2343 = ap_const_lv2_1)) and (select_ln151_1_reg_2392 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state44)) or (not((select_ln151_reg_2343 = ap_const_lv2_0)) and not((select_ln151_reg_2343 = ap_const_lv2_1)) and (select_ln151_1_reg_2392 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state39)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0_assign_proc : process(ap_CS_fsm_state66, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0, ap_CS_fsm_state69, ap_CS_fsm_state89, p_cast82_fu_1883_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 <= p_cast82_fu_1883_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1_assign_proc : process(p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177_reg_2377, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177_reg_2377;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0_assign_proc : process(ap_CS_fsm_state66, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0, ap_CS_fsm_state69, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1_assign_proc : process(ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1_assign_proc : process(edge_reg_2439, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1 <= edge_reg_2439;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1 <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1 <= "X";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1_assign_proc : process(select_ln151_reg_2343, select_ln151_1_reg_2392, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((not((select_ln151_reg_2343 = ap_const_lv2_0)) and not((select_ln151_reg_2343 = ap_const_lv2_1)) and (select_ln151_1_reg_2392 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state44)) or (not((select_ln151_reg_2343 = ap_const_lv2_0)) and not((select_ln151_reg_2343 = ap_const_lv2_1)) and (select_ln151_1_reg_2392 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state39)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0, ap_CS_fsm_state69, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1_assign_proc : process(p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176_reg_2372, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176_reg_2372;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0, ap_CS_fsm_state69, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1_assign_proc : process(ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1_assign_proc : process(edge_reg_2439, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1 <= edge_reg_2439;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1 <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1 <= "X";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1_assign_proc : process(select_ln151_reg_2343, select_ln151_1_reg_2392, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((not((select_ln151_1_reg_2392 = ap_const_lv2_0)) and not((select_ln151_1_reg_2392 = ap_const_lv2_1)) and (select_ln151_reg_2343 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state44)) or (not((select_ln151_1_reg_2392 = ap_const_lv2_0)) and not((select_ln151_1_reg_2392 = ap_const_lv2_1)) and (select_ln151_reg_2343 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state39)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0, ap_CS_fsm_state69, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1_assign_proc : process(p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175_reg_2367, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175_reg_2367;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0, ap_CS_fsm_state69, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1_assign_proc : process(ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1_assign_proc : process(edge_reg_2439, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1 <= edge_reg_2439;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1 <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1 <= "X";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1_assign_proc : process(select_ln151_reg_2343, select_ln151_1_reg_2392, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if ((((select_ln151_1_reg_2392 = ap_const_lv2_1) and (select_ln151_reg_2343 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state44)) or ((select_ln151_1_reg_2392 = ap_const_lv2_1) and (select_ln151_reg_2343 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state39)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0_assign_proc : process(ap_CS_fsm_state66, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0, ap_CS_fsm_state69, ap_CS_fsm_state89, p_cast82_fu_1883_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 <= p_cast82_fu_1883_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1_assign_proc : process(p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174_reg_2362, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174_reg_2362;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0_assign_proc : process(ap_CS_fsm_state66, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0, ap_CS_fsm_state69, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1_assign_proc : process(ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1_assign_proc : process(edge_reg_2439, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1 <= edge_reg_2439;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1 <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1 <= "X";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1_assign_proc : process(select_ln151_reg_2343, select_ln151_1_reg_2392, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if ((((select_ln151_1_reg_2392 = ap_const_lv2_0) and (select_ln151_reg_2343 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state44)) or ((select_ln151_1_reg_2392 = ap_const_lv2_0) and (select_ln151_reg_2343 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state39)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0, ap_CS_fsm_state69, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1_assign_proc : process(p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173_reg_2357, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173_reg_2357;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0, ap_CS_fsm_state69, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1_assign_proc : process(ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1_assign_proc : process(edge_reg_2439, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1 <= edge_reg_2439;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1 <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1 <= "X";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1_assign_proc : process(select_ln151_reg_2343, select_ln151_1_reg_2392, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((not((select_ln151_1_reg_2392 = ap_const_lv2_0)) and not((select_ln151_1_reg_2392 = ap_const_lv2_1)) and (select_ln151_reg_2343 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state44)) or (not((select_ln151_1_reg_2392 = ap_const_lv2_0)) and not((select_ln151_1_reg_2392 = ap_const_lv2_1)) and (select_ln151_reg_2343 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state39)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0, ap_CS_fsm_state69, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1_assign_proc : process(p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172_reg_2352, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172_reg_2352;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0, ap_CS_fsm_state69, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1_assign_proc : process(ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1_assign_proc : process(edge_reg_2439, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1 <= edge_reg_2439;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1 <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1 <= "X";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1_assign_proc : process(select_ln151_reg_2343, select_ln151_1_reg_2392, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if ((((select_ln151_1_reg_2392 = ap_const_lv2_1) and (select_ln151_reg_2343 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state44)) or ((select_ln151_1_reg_2392 = ap_const_lv2_1) and (select_ln151_reg_2343 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state39)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0_assign_proc : process(ap_CS_fsm_state66, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0, ap_CS_fsm_state69, ap_CS_fsm_state89, p_cast82_fu_1883_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 <= p_cast82_fu_1883_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1_assign_proc : process(p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171_reg_2347, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171_reg_2347;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0_assign_proc : process(ap_CS_fsm_state66, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0, ap_CS_fsm_state69, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1_assign_proc : process(ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1_assign_proc : process(edge_reg_2439, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1 <= edge_reg_2439;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1 <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1 <= "X";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1_assign_proc : process(select_ln151_reg_2343, select_ln151_1_reg_2392, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if ((((select_ln151_1_reg_2392 = ap_const_lv2_0) and (select_ln151_reg_2343 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state44)) or ((select_ln151_1_reg_2392 = ap_const_lv2_0) and (select_ln151_reg_2343 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state39)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0, ap_CS_fsm_state69, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1_assign_proc : process(p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179_reg_2387, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179_reg_2387;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0, ap_CS_fsm_state69, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_958_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1_assign_proc : process(ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1_assign_proc : process(edge_reg_2439, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1 <= edge_reg_2439;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1 <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1 <= "X";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1_assign_proc : process(select_ln151_reg_2343, select_ln151_1_reg_2392, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1, ap_CS_fsm_state39, ap_CS_fsm_state69)
    begin
        if (((not((select_ln151_reg_2343 = ap_const_lv2_0)) and not((select_ln151_1_reg_2392 = ap_const_lv2_0)) and not((select_ln151_1_reg_2392 = ap_const_lv2_1)) and not((select_ln151_reg_2343 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_CS_fsm_state44)) or (not((select_ln151_reg_2343 = ap_const_lv2_0)) and not((select_ln151_1_reg_2392 = ap_const_lv2_0)) and not((select_ln151_1_reg_2392 = ap_const_lv2_1)) and not((select_ln151_reg_2343 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_CS_fsm_state39)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_830_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_cast82_fu_1883_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_49_reg_2572),64));

    parent_address0_assign_proc : process(icmp_ln216_reg_2563, ap_CS_fsm_state54, ap_CS_fsm_state70, icmp_ln216_1_fu_1984_p2, zext_ln259_fu_2028_p1, ap_CS_fsm_state81, icmp_ln259_fu_2022_p2, icmp_ln260_reg_2693, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_parent_address0, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_address0, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_parent_address0, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_address0, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_parent_address0, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_parent_address0, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_address0, grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_parent_address0, grp_hls_object_green_classification_Pipeline_pass_4_fu_904_parent_address0, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_parent_address0, ap_CS_fsm_state48, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state77, ap_CS_fsm_state73, ap_CS_fsm_state75, ap_CS_fsm_state80, ap_CS_fsm_state86, ap_CS_fsm_state85, zext_ln26_fu_1990_p1)
    begin
        if (((icmp_ln259_fu_2022_p2 = ap_const_lv1_0) and (icmp_ln216_reg_2563 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            parent_address0 <= zext_ln259_fu_2028_p1(9 - 1 downto 0);
        elsif (((icmp_ln216_1_fu_1984_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state70))) then 
            parent_address0 <= zext_ln26_fu_1990_p1(9 - 1 downto 0);
        elsif (((icmp_ln260_reg_2693 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            parent_address0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_parent_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            parent_address0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_parent_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            parent_address0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_parent_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            parent_address0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            parent_address0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_parent_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            parent_address0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_parent_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            parent_address0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            parent_address0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_parent_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            parent_address0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            parent_address0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_parent_address0;
        else 
            parent_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    parent_address1_assign_proc : process(zext_ln25_2_reload_cast_reg_2537, ap_CS_fsm_state54, ap_CS_fsm_state55, parent_addr_reg_2649, grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_parent_address1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_address1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_address1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_address1, ap_CS_fsm_state2, ap_CS_fsm_state50, ap_CS_fsm_state75, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            parent_address1 <= parent_addr_reg_2649;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            parent_address1 <= zext_ln25_2_reload_cast_reg_2537(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            parent_address1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            parent_address1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            parent_address1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            parent_address1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_parent_address1;
        else 
            parent_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    parent_ce0_assign_proc : process(icmp_ln216_reg_2563, ap_CS_fsm_state54, ap_CS_fsm_state70, icmp_ln216_1_fu_1984_p2, ap_CS_fsm_state81, icmp_ln259_fu_2022_p2, icmp_ln260_reg_2693, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_parent_ce0, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_ce0, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_parent_ce0, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_ce0, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_parent_ce0, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_parent_ce0, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_ce0, grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_parent_ce0, grp_hls_object_green_classification_Pipeline_pass_4_fu_904_parent_ce0, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_parent_ce0, ap_CS_fsm_state48, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state77, ap_CS_fsm_state73, ap_CS_fsm_state75, ap_CS_fsm_state80, ap_CS_fsm_state86, ap_CS_fsm_state85)
    begin
        if ((((icmp_ln259_fu_2022_p2 = ap_const_lv1_0) and (icmp_ln216_reg_2563 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state81)) or ((icmp_ln216_1_fu_1984_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state70)))) then 
            parent_ce0 <= ap_const_logic_1;
        elsif (((icmp_ln260_reg_2693 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state85))) then 
            parent_ce0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_936_parent_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            parent_ce0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_904_parent_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            parent_ce0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_895_parent_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            parent_ce0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            parent_ce0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_parent_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            parent_ce0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_857_parent_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            parent_ce0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            parent_ce0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_parent_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            parent_ce0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            parent_ce0 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_parent_ce0;
        else 
            parent_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    parent_ce1_assign_proc : process(ap_CS_fsm_state54, ap_CS_fsm_state55, grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_parent_ce1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_ce1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_ce1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_ce1, ap_CS_fsm_state2, ap_CS_fsm_state50, ap_CS_fsm_state75, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state76))) then 
            parent_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            parent_ce1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            parent_ce1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            parent_ce1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            parent_ce1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_parent_ce1;
        else 
            parent_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    parent_d1_assign_proc : process(ap_CS_fsm_state54, ap_CS_fsm_state55, grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_parent_d1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ra_1_out, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_d1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_d1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_root_out, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_d1, ap_CS_fsm_state2, ap_CS_fsm_state50, ap_CS_fsm_state75, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            parent_d1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_13_fu_865_root_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            parent_d1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_1_fu_797_ra_1_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            parent_d1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            parent_d1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            parent_d1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            parent_d1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_parent_d1;
        else 
            parent_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    parent_we1_assign_proc : process(and_ln174_reg_2409, edge_reg_2439, and_ln190_1_reg_2523, icmp_ln40_reg_2533, ap_CS_fsm_state54, ap_CS_fsm_state55, icmp_ln219_reg_2655, grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_parent_we1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_we1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_we1, grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_we1, ap_CS_fsm_state2, ap_CS_fsm_state50, ap_CS_fsm_state75, ap_CS_fsm_state76)
    begin
        if ((((icmp_ln219_reg_2655 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state76)) or ((icmp_ln40_reg_2533 = ap_const_lv1_0) and (edge_reg_2439 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln190_1_reg_2523) and (ap_const_lv1_1 = and_ln174_reg_2409) and (ap_const_logic_1 = ap_CS_fsm_state55)))) then 
            parent_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            parent_we1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_24_fu_873_parent_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            parent_we1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_22_fu_822_parent_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            parent_we1 <= grp_hls_object_green_classification_Pipeline_VITIS_LOOP_27_2_fu_805_parent_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            parent_we1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_781_parent_we1;
        else 
            parent_we1 <= ap_const_logic_0;
        end if; 
    end process;

    row_3_fu_1802_p3 <= 
        add_ln195_fu_1790_p2 when (icmp_ln195_fu_1785_p2(0) = '1') else 
        row_fu_308;
    select_ln151_1_fu_1351_p3 <= 
        sub_ln151_1_fu_1345_p2 when (tmp_37_reg_2226(0) = '1') else 
        trunc_ln151_1_fu_1341_p1;
    select_ln151_2_fu_1127_p3 <= 
        ap_const_lv32_FFFFFFFF when (tmp_36_fu_1119_p3(0) = '1') else 
        ap_const_lv32_0;
    select_ln151_3_fu_1163_p3 <= 
        ap_const_lv32_FFFFFFFF when (tmp_38_fu_1155_p3(0) = '1') else 
        ap_const_lv32_0;
    select_ln151_fu_1321_p3 <= 
        sub_ln151_fu_1315_p2 when (tmp_35_fu_1304_p3(0) = '1') else 
        trunc_ln151_fu_1311_p1;
        sext_ln155_fu_1263_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln155_fu_1257_p2),40));

        sext_ln175_fu_1497_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln175_fu_1491_p2),11));

        sext_ln176_fu_1568_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln176_1_fu_1562_p2),11));

        sext_ln177_1_fu_1584_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(gy_fu_1578_p2),21));

        sext_ln177_fu_1588_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(gx_reg_2423),21));

    shl_ln155_1_fu_1246_p3 <= (R_reg_2243 & ap_const_lv1_0);
    shl_ln175_1_fu_1501_p3 <= (middle_3_reg_2403 & ap_const_lv1_0);
    shl_ln176_1_fu_1464_p3 <= (gray_pix_1_load_load_fu_1070_p1 & ap_const_lv1_0);
    shl_ln1_fu_1442_p3 <= (p_0_0_01768_165_fu_316 & ap_const_lv1_0);
    shl_ln2_fu_1539_p3 <= (top_2_load_load_fu_1064_p1 & ap_const_lv1_0);
    shl_ln_fu_1235_p3 <= (R_reg_2243 & ap_const_lv5_0);
    sub_ln151_1_fu_1345_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(trunc_ln151_1_fu_1341_p1));
    sub_ln151_fu_1315_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(trunc_ln151_fu_1311_p1));
    sub_ln155_fu_1257_p2 <= std_logic_vector(unsigned(zext_ln155_fu_1242_p1) - unsigned(zext_ln155_1_fu_1253_p1));
    sub_ln175_1_fu_1521_p2 <= std_logic_vector(unsigned(zext_ln175_5_fu_1512_p1) - unsigned(zext_ln175_7_fu_1518_p1));
    sub_ln175_fu_1491_p2 <= std_logic_vector(unsigned(zext_ln175_1_fu_1488_p1) - unsigned(zext_ln175_fu_1484_p1));
    sub_ln176_1_fu_1562_p2 <= std_logic_vector(unsigned(zext_ln175_6_fu_1515_p1) - unsigned(zext_ln175_fu_1484_p1));
    sub_ln176_fu_1556_p2 <= std_logic_vector(unsigned(zext_ln176_3_fu_1553_p1) - unsigned(zext_ln176_fu_1546_p1));
    tmp_31_fu_1105_p3 <= (trunc_ln143_fu_1073_p1 & ap_const_lv6_0);
    tmp_32_fu_1617_p3 <= (add_ln186_fu_1612_p2 & ap_const_lv8_0);
    tmp_33_fu_1629_p3 <= (add_ln186_fu_1612_p2 & ap_const_lv6_0);
    tmp_35_fu_1304_p3 <= row_fu_308(31 downto 31);
    tmp_36_fu_1119_p3 <= row_fu_308(31 downto 31);
    tmp_38_fu_1155_p3 <= col_fu_304(31 downto 31);
    tmp_39_fu_1358_p4 <= row_fu_308(31 downto 1);
    tmp_40_fu_1834_p4 <= lbl_fu_324(15 downto 1);
    tmp_44_fu_1414_p4 <= col_fu_304(31 downto 1);
    tmp_fu_1967_p4 <= grp_fu_1828_p2(2 - 1 downto 0);
    tmp_s_fu_1097_p3 <= (trunc_ln143_1_fu_1077_p1 & ap_const_lv8_0);
    top_3_fu_1383_p3 <= 
        top_fu_1373_p4 when (icmp_ln164_fu_1367_p2(0) = '1') else 
        ap_const_lv8_0;
    trunc_ln143_1_fu_1077_p1 <= row_fu_308(9 - 1 downto 0);
    trunc_ln143_2_fu_1298_p1 <= row_fu_308(8 - 1 downto 0);
    trunc_ln143_3_fu_1093_p1 <= col_fu_304(17 - 1 downto 0);
    trunc_ln143_4_fu_1301_p1 <= row_fu_308(1 - 1 downto 0);
    trunc_ln143_fu_1073_p1 <= row_fu_308(11 - 1 downto 0);
    trunc_ln151_1_fu_1341_p1 <= grp_fu_1177_p2(2 - 1 downto 0);
    trunc_ln151_fu_1311_p1 <= grp_fu_1141_p2(2 - 1 downto 0);
    trunc_ln200_fu_1962_p1 <= grp_fu_1828_p2(2 - 1 downto 0);
    trunc_ln216_fu_1980_p1 <= i_6_fu_364(9 - 1 downto 0);
    trunc_ln26_1_fu_1664_p1 <= label_map_q0(9 - 1 downto 0);
    trunc_ln26_fu_1660_p1 <= label_map_q1(9 - 1 downto 0);
    zext_ln151_1_fu_1275_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_load_1_reg_2202),64));
    zext_ln151_2_fu_1280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_load_1_reg_2202),65));
    zext_ln151_fu_1271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_fu_308),65));
    zext_ln153_fu_1227_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln153_1_fu_1223_p2),64));
    zext_ln155_1_fu_1253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln155_1_fu_1246_p3),14));
    zext_ln155_fu_1242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1235_p3),14));
    zext_ln175_1_fu_1488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(top_3_reg_2396),9));
    zext_ln175_2_fu_1450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_1442_p3),10));
    zext_ln175_3_fu_1508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln175_1_fu_1501_p3),11));
    zext_ln175_4_fu_1454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0_0_01768_267_fu_320),10));
    zext_ln175_5_fu_1512_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(gray_pix_reg_2326),11));
    zext_ln175_6_fu_1515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(gray_pix_reg_2326),9));
    zext_ln175_7_fu_1518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln175_reg_2413),11));
    zext_ln175_fu_1484_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0_0_0176863_fu_312),9));
    zext_ln176_1_fu_1550_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(top_3_reg_2396),11));
    zext_ln176_2_fu_1471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln176_1_fu_1464_p3),10));
    zext_ln176_3_fu_1553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln176_reg_2418),11));
    zext_ln176_fu_1546_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_1539_p3),11));
    zext_ln180_fu_1329_p0 <= grp_fu_2072_p3;
    zext_ln180_fu_1329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln180_fu_1329_p0),64));
    zext_ln185_fu_1652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln185_1_reg_2452),64));
    zext_ln186_1_fu_1637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_1629_p3),17));
    zext_ln186_2_fu_1656_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln186_2_reg_2457),64));
    zext_ln186_fu_1625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_1617_p3),17));
    zext_ln259_fu_2028_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_5_fu_368),64));
    zext_ln25_2_reload_cast_fu_1743_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_hls_object_green_classification_Pipeline_VITIS_LOOP_25_11_fu_813_zext_ln25_2_out),64));
    zext_ln26_fu_1990_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_6_fu_364),64));
end behav;
