<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Fri Jan  9 15:46:42 PST 2015</date>
  <user>esavin</user>
  <sip_name>138</sip_name>
  <sip_variation>528</sip_variation>
  <sip_variation_id>528</sip_variation_id>
  <sip_reldate>2015WW02</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>v7</sip_relver>
  <sip_relname>ALL_2015WW02_R1p0_v7</sip_relname>
  <sip_owner>esavin</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>1545</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
   <h2>RTL Updates:</h2>
   <dl>
      <dt>PCRs and HSDs: <dt>
      <dd>1. <a href="https://hsdes.intel.com/home/default.html#article?id=12041689">12041689, "Gen2.1: Router Tables to have Input of Strapped SBR Instance Value" (filed by John Ayers - CNX/10nm server)</a>:
            The multiple instantiation (MI) feature is updated to ensure that dangling/unused ports do not need to consume portIDs.</dd>
      <dd>2. <a
href="https://hsdes.intel.com/home/default.html#article?id=1403926875">1403926875, "Enable ACE Lintra for HDK-FEBE deployment on the Sidenband Router"</a>:
            ACE Lintra is now enabled in the Sideband router environment.</dd>
      <dd>3. <a href="https://hsdes.intel.com/home/default.html#article?id=1403981392">1403981392, "Confirm that the SBR environment is compliant with the latest tool versions in the CNL toolfile"</a>:
            It is confirmed that the SBR environment supports the following tool versions: lintra 14.2p9_shOpt64, questaCDC v10.3, Conformal 14.10.220, Spyglass 5.2.1.6, VisaIt 3.6.4, ace 2.01.23, DC I-2013.12-SP5-2, verdi 2014.03-1.</dd>
      <dd>4. <a href="https://hsdes.intel.com/home/default.html#article?id=1403981427">1403981427, "Update the SBR Integration Guide and Product Brief documents for compliance with document templates 3.0" </a>:
            The SBR Integration Guide and Product Brief documents are now compliant with document templates 3.0.</dd>
   </dl>

   <h2>Backend Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
      <dd>None.</dd>
   </dl>

   <h2>Validation Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
      <dd>Test support for the RTL updates.</dd>
   </dl>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
<p>None</p>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
   <h2>Integration Notes:</h2>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable CTECH library when synthesising the IP.</p>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable/behavior CTECH library when simulating the IP.</p>]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
   <p>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360">https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360</a></p>
   <p>The first endpoint release with support for parity pins is 
IOSF_Sideband_Endpoint_ALL_2014WW31_R1p0_v5.</p>
   <p>The Zircon scores are uploaded to the IPDS dashboard for the SBR IP at <a href="https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?Proj_id=all&IP_id=17319&milestone_filter=RTL1P0&Ver_id=20&showlatest=1">https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?Proj_id=all&IP_id=17319&milestone_filter=RTL1P0&Ver_id=20&showlatest=1</a></p>]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
