{"#address-cells":[1],"#size-cells":[1],"compatible":["ucb-bar,chipyard-dev"],"cpus":{"#address-cells":[1],"#size-cells":[0],"timebase-frequency":[1000000]},"htif":{"compatible":["ucb,htif0"]},"memory@80000000":{"device_type":["memory"],"reg":[{"base":2147483648,"size":536870912,"r":true,"w":true,"x":true,"c":true,"a":false}]},"model":["ucb-bar,chipyard"],"soc":{"#address-cells":[1],"#size-cells":[1],"compatible":["ucb-bar,chipyard-soc","simple-bus"],"lbwif-readwrite@0":{"reg":[{"base":0,"size":2147483648,"r":true,"w":true,"x":true,"c":false,"a":false}]},"ranges":[],"subsystem_cbus_clock":{"#clock-cells":[0],"clock-frequency":[25000000],"clock-output-names":["subsystem_cbus_clock"],"compatible":["fixed-clock"]},"subsystem_fbus_clock":{"#clock-cells":[0],"clock-frequency":[25000000],"clock-output-names":["subsystem_fbus_clock"],"compatible":["fixed-clock"]},"subsystem_l2_clock":{"#clock-cells":[0],"clock-frequency":[25000000],"clock-output-names":["subsystem_l2_clock"],"compatible":["fixed-clock"]},"subsystem_mbus_clock":{"#clock-cells":[0],"clock-frequency":[25000000],"clock-output-names":["subsystem_mbus_clock"],"compatible":["fixed-clock"]},"subsystem_pbus_clock":{"#clock-cells":[0],"clock-frequency":[25000000],"clock-output-names":["subsystem_pbus_clock"],"compatible":["fixed-clock"]},"subsystem_sbus_clock":{"#clock-cells":[0],"clock-frequency":[25000000],"clock-output-names":["subsystem_sbus_clock"],"compatible":["fixed-clock"]}}}