$date
	Sat Aug 28 19:44:59 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dff_tb $end
$var wire 1 ! Q $end
$var reg 1 " CLK $end
$var reg 1 # D $end
$var reg 1 $ RST $end
$scope module DUT $end
$var wire 1 " CLK $end
$var wire 1 # D $end
$var wire 1 $ RST $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
1"
0!
$end
#10
0"
#20
1$
1"
#30
0"
#40
1#
1"
#50
0"
#60
1!
0#
1"
#70
0"
#80
0!
1#
1"
#90
0"
#100
1!
1"
#110
0"
#120
1"
