============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = E:/anlu/bin/td.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     Lenovo
   Run Date =   Sat Oct 25 10:37:40 2025

   Run on =     LAPTOP-2020B3A6
============================================================
GUI-5005 WARNING: Unknown file icon ...
GUI-5005 WARNING: Unknown file icon ...
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1410 : Run phy_1 success.
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/Lenovo/Desktop/q3q4_all/q3q4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 9.804015s wall, 9.796875s user + 6.812500s system = 16.609375s CPU (169.4%)

PHY-1001 : Build lut bridge;  0.182009s wall, 0.187500s user + 0.125000s system = 0.312500s CPU (171.7%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_clk_syn_4 will be merged with clock frame_read_write_m0/write_clk
PHY-1001 : net frame_read_write_m0/read_buf/clkw will be routed on clock mesh
PHY-1001 : clock net cam_pclk_syn_4 will be merged with clock cam_pclk_dup_1
PHY-1001 : clock net sd_card_bmp_m0/bmp_read_m0/clk will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : clock net u_rx_fifo/wr_clk will be merged with clock u_temac/u1_rgmii_interface/rgmii_rxc
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_temac/gtx_clk will be routed on clock mesh
PHY-1001 : net u_temac/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 222 feed throughs used by 163 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Lenovo/Desktop/q3q4_all/q3q4/q4_Runs/phy_1/q4_pr.db" in  19.909214s wall, 20.000000s user + 13.468750s system = 33.468750s CPU (168.1%)

RUN-1004 : used memory is 744 MB, reserved memory is 707 MB, peak memory is 816 MB
