#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov 11 17:47:27 2022
# Process ID: 9404
# Current directory: C:/Users/guodl/Desktop/64bits mul/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6388 C:\Users\guodl\Desktop\64bits mul\project_1\project_1.xpr
# Log file: C:/Users/guodl/Desktop/64bits mul/project_1/vivado.log
# Journal file: C:/Users/guodl/Desktop/64bits mul/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/guodl/Desktop/64bits mul/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 882.422 ; gain = 215.410
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 929.949 ; gain = 14.723
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 959.594 ; gain = 5.305
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

 signed mul  signed
a : 0000000000000001
b : fffffffffffffffe
c : 0000000000000001fffffffffffffffe
ref : fffffffffffffffffffffffffffffffe

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 966.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 signed mul  signed
a : 06d7cd0d00f3e301
b : 1e8dcd3d3b23f176
c : 00d1145fe87a130303f2fcca4d419376
ref : 00d1145fe87a130203f2fcca4d419376

 signed mul  signed
a : b2a7266596ab582d
b : 0573870ab1ef6263
c : fe5a5c09259857fde4c30ba74b075367
ref : fe5a5c09259857fce4c30ba74b075367

 signed mul  signed
a : e7c572cf0effe91d
b : 0509650a11844923
c : ff85f79f06ec4b12407b0427266a23f7
ref : ff85f79f06ec4b11407b0427266a23f7

 signed mul  signed
a : 5b0265b675c50deb
b : 571513ae634bf9c6
c : 1ef54ec286783d7cc207bf82b5cb56c2
ref : 1ef54ec286783d7bc207bf82b5cb56c2

 signed mul  signed
a : 27f2554f42f24185
b : 1d06333a9dcc603b
c : 04876b5666f6a3d7b41da4bc0d62f9a7
ref : 04876b5666f6a3d6b41da4bc0d62f9a7

 signed mul  signed
a : a8c7fc51ebfec0d7
b : 061d7f0c4b212f96
c : fdeaa34886c374c9772aa3bde56376fa
ref : fdeaa34886c374c8772aa3bde56376fa

 signed mul  signed
a : 248b4b492dda595b
b : 150caf2a9ff2ae3f
c : 03013cb5d657983aba471802ae7dd765
ref : 03013cb5d6579839ba471802ae7dd765

 signed mul  signed
a : d9d292b39799a82f
b : 22290d44afd8565f
c : fae7d83acc0e756d5e78c8ace92d3371
ref : fae7d83acc0e756c5e78c8ace92d3371

 signed mul  signed
a : e59b36cb7bf8fdf7
b : 2d28db5af3091ae6
c : fb581244bbf8ded6d13c30110e2e41ea
ref : fb581244bbf8ded5d13c30110e2e41ea

 signed mul  signed
a : efbe94dfda8ae2b5
b : 2231ff443cf11979
c : fdd4230abaeb28895eef071bb42dd48d
ref : fdd4230abaeb28885eef071bb42dd48d

 signed mul  signed
a : 975c9c2ee3c530c7
b : 0e41451c8477e408
c : fa2c62ce867115a2517a2ae7061bc238
ref : fa2c62ce867115a1517a2ae7061bc238

 signed mul  signed
a : 149e0729fea7a6fd
b : 433567868e37901c
c : 0569a8ede465606383e94fe95e9f93ac
ref : 0569a8ede465606283e94fe95e9f93ac

 signed mul  signed
a : 5d7199bab9f50473
b : 7d4779fa2f3ab35e
c : 2dba8f17d36ce0cea5ebd338b9220b3a
ref : 2dba8f17d36ce0cda5ebd338b9220b3a

 signed mul  signed
a : 8d24f61a6a8e05d5
b : 1b876137dcf000b9
c : f3a628d4823c2362ab17c102845236ed
ref : f3a628d4823c2361ab17c102845236ed

 signed mul  signed
a : 6e5f0fdc3e99837d
b : 3c03ff7843615786
c : 19e000f958a9611ed36231bb79674e6e
ref : 19e000f958a9611dd36231bb79674e6e

 signed mul  signed
a : 6464e3c8bccfa879
b : 09ff4113652345ca
c : 03eba6062c93e2a48ea7cf1fb9ce8c7a
ref : 03eba6062c93e2a38ea7cf1fb9ce8c7a

 signed mul  signed
a : e3b7aec735a0c96b
b : 5d059dba5b0bddb6
c : f5b91ba7d7f599782987a72b9ec99112
ref : f5b91ba7d7f599772987a72b9ec99112

 signed mul  signed
a : 85e51e0bfd8b6afb
b : 64c83dc9f78290ef
c : cfedfd436b67c6c0a092dee7a1cc1055
ref : cfedfd436b67c6bfa092dee7a1cc1055

 signed mul  signed
a : 15890f2bd0c5dca1
b : 641b85c840905d81
c : 086bdaa2c4905581309979286f6aaa21
ref : 086bdaa2c4905580309979286f6aaa21

 signed mul  signed
a : 6de5bbdba4da5649
b : 2883b15164ba0fc9
c : 11646e083af863c3b776348d6f860651
ref : 11646e083af863c2b776348d6f860651

 signed mul  signed
a : 602831c0e2bf1ac5
b : 1cde71393a625f74
c : 0ad7f2d37ae8cf33d61723a18af13c44
ref : 0ad7f2d37ae8cf32d61723a18af13c44

 signed mul  signed
a : c336048664b5e3c9
b : 60f69dc11297cb25
c : e8f9b22506fe923be7b86a1f47794f0d
ref : e8f9b22506fe923ae7b86a1f47794f0d

 signed mul  signed
a : ad67e25ac69da28d
b : 165b7b2c03d62707
c : f8c969a3f9b5caf09fd994a6faf0ecdb
ref : f8c969a3f9b5caef9fd994a6faf0ecdb

 signed mul  signed
a : cf14ce9efbdfc2f7
b : 2ab8f755ae78585c
c : f7d611974b84e3eeaa291c21b536f8c4
ref : f7d611974b84e3edaa291c21b536f8c4

 signed mul  signed
a : 71c129e381c39a03
b : 58f93db10e92431d
c : 278926b1a6e72eb1ee8c30c8e42d3b57
ref : 278926b1a6e72eb0ee8c30c8e42d3b57

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 signed mul  signed
a : 06d7cd0d00f3e301
b : 1e8dcd3d3b23f176
c : 00d1145fe87a130303f2fcca4d419376
ref : 00d1145fe87a130203f2fcca4d419376

 signed mul  signed
a : b2a7266596ab582d
b : 0573870ab1ef6263
c : fe5a5c09259857fde4c30ba74b075367
ref : fe5a5c09259857fce4c30ba74b075367

 signed mul  signed
a : e7c572cf0effe91d
b : 0509650a11844923
c : ff85f79f06ec4b12407b0427266a23f7
ref : ff85f79f06ec4b11407b0427266a23f7

 signed mul  signed
a : 5b0265b675c50deb
b : 571513ae634bf9c6
c : 1ef54ec286783d7cc207bf82b5cb56c2
ref : 1ef54ec286783d7bc207bf82b5cb56c2

 signed mul  signed
a : 27f2554f42f24185
b : 1d06333a9dcc603b
c : 04876b5666f6a3d7b41da4bc0d62f9a7
ref : 04876b5666f6a3d6b41da4bc0d62f9a7

 signed mul  signed
a : a8c7fc51ebfec0d7
b : 061d7f0c4b212f96
c : fdeaa34886c374c9772aa3bde56376fa
ref : fdeaa34886c374c8772aa3bde56376fa

 signed mul  signed
a : 248b4b492dda595b
b : 150caf2a9ff2ae3f
c : 03013cb5d657983aba471802ae7dd765
ref : 03013cb5d6579839ba471802ae7dd765

 signed mul  signed
a : d9d292b39799a82f
b : 22290d44afd8565f
c : fae7d83acc0e756d5e78c8ace92d3371
ref : fae7d83acc0e756c5e78c8ace92d3371

 signed mul  signed
a : e59b36cb7bf8fdf7
b : 2d28db5af3091ae6
c : fb581244bbf8ded6d13c30110e2e41ea
ref : fb581244bbf8ded5d13c30110e2e41ea

 signed mul  signed
a : efbe94dfda8ae2b5
b : 2231ff443cf11979
c : fdd4230abaeb28895eef071bb42dd48d
ref : fdd4230abaeb28885eef071bb42dd48d

 signed mul  signed
a : 975c9c2ee3c530c7
b : 0e41451c8477e408
c : fa2c62ce867115a2517a2ae7061bc238
ref : fa2c62ce867115a1517a2ae7061bc238

 signed mul  signed
a : 149e0729fea7a6fd
b : 433567868e37901c
c : 0569a8ede465606383e94fe95e9f93ac
ref : 0569a8ede465606283e94fe95e9f93ac

 signed mul  signed
a : 5d7199bab9f50473
b : 7d4779fa2f3ab35e
c : 2dba8f17d36ce0cea5ebd338b9220b3a
ref : 2dba8f17d36ce0cda5ebd338b9220b3a

 signed mul  signed
a : 8d24f61a6a8e05d5
b : 1b876137dcf000b9
c : f3a628d4823c2362ab17c102845236ed
ref : f3a628d4823c2361ab17c102845236ed

 signed mul  signed
a : 6e5f0fdc3e99837d
b : 3c03ff7843615786
c : 19e000f958a9611ed36231bb79674e6e
ref : 19e000f958a9611dd36231bb79674e6e

 signed mul  signed
a : 6464e3c8bccfa879
b : 09ff4113652345ca
c : 03eba6062c93e2a48ea7cf1fb9ce8c7a
ref : 03eba6062c93e2a38ea7cf1fb9ce8c7a

 signed mul  signed
a : e3b7aec735a0c96b
b : 5d059dba5b0bddb6
c : f5b91ba7d7f599782987a72b9ec99112
ref : f5b91ba7d7f599772987a72b9ec99112

 signed mul  signed
a : 85e51e0bfd8b6afb
b : 64c83dc9f78290ef
c : cfedfd436b67c6c0a092dee7a1cc1055
ref : cfedfd436b67c6bfa092dee7a1cc1055

 signed mul  signed
a : 15890f2bd0c5dca1
b : 641b85c840905d81
c : 086bdaa2c4905581309979286f6aaa21
ref : 086bdaa2c4905580309979286f6aaa21

 signed mul  signed
a : 6de5bbdba4da5649
b : 2883b15164ba0fc9
c : 11646e083af863c3b776348d6f860651
ref : 11646e083af863c2b776348d6f860651

 signed mul  signed
a : 602831c0e2bf1ac5
b : 1cde71393a625f74
c : 0ad7f2d37ae8cf33d61723a18af13c44
ref : 0ad7f2d37ae8cf32d61723a18af13c44

 signed mul  signed
a : c336048664b5e3c9
b : 60f69dc11297cb25
c : e8f9b22506fe923be7b86a1f47794f0d
ref : e8f9b22506fe923ae7b86a1f47794f0d

 signed mul  signed
a : ad67e25ac69da28d
b : 165b7b2c03d62707
c : f8c969a3f9b5caf09fd994a6faf0ecdb
ref : f8c969a3f9b5caef9fd994a6faf0ecdb

 signed mul  signed
a : cf14ce9efbdfc2f7
b : 2ab8f755ae78585c
c : f7d611974b84e3eeaa291c21b536f8c4
ref : f7d611974b84e3edaa291c21b536f8c4

 signed mul  signed
a : 71c129e381c39a03
b : 58f93db10e92431d
c : 278926b1a6e72eb1ee8c30c8e42d3b57
ref : 278926b1a6e72eb0ee8c30c8e42d3b57

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1321.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 signed mul  signed
a : 06d7cd0d00f3e301
b : 1e8dcd3d3b23f176
c : 00d1145fe87a130303f2fcca4d419376
ref : 00d1145fe87a130203f2fcca4d419376

 signed mul  signed
a : b2a7266596ab582d
b : 0573870ab1ef6263
c : fe5a5c09259857fde4c30ba74b075367
ref : fe5a5c09259857fce4c30ba74b075367

 signed mul  signed
a : e7c572cf0effe91d
b : 0509650a11844923
c : ff85f79f06ec4b12407b0427266a23f7
ref : ff85f79f06ec4b11407b0427266a23f7

 signed mul  signed
a : 5b0265b675c50deb
b : 571513ae634bf9c6
c : 1ef54ec286783d7cc207bf82b5cb56c2
ref : 1ef54ec286783d7bc207bf82b5cb56c2

 signed mul  signed
a : 27f2554f42f24185
b : 1d06333a9dcc603b
c : 04876b5666f6a3d7b41da4bc0d62f9a7
ref : 04876b5666f6a3d6b41da4bc0d62f9a7

 signed mul  signed
a : a8c7fc51ebfec0d7
b : 061d7f0c4b212f96
c : fdeaa34886c374c9772aa3bde56376fa
ref : fdeaa34886c374c8772aa3bde56376fa

 signed mul  signed
a : 248b4b492dda595b
b : 150caf2a9ff2ae3f
c : 03013cb5d657983aba471802ae7dd765
ref : 03013cb5d6579839ba471802ae7dd765

 signed mul  signed
a : d9d292b39799a82f
b : 22290d44afd8565f
c : fae7d83acc0e756d5e78c8ace92d3371
ref : fae7d83acc0e756c5e78c8ace92d3371

 signed mul  signed
a : e59b36cb7bf8fdf7
b : 2d28db5af3091ae6
c : fb581244bbf8ded6d13c30110e2e41ea
ref : fb581244bbf8ded5d13c30110e2e41ea

 signed mul  signed
a : efbe94dfda8ae2b5
b : 2231ff443cf11979
c : fdd4230abaeb28895eef071bb42dd48d
ref : fdd4230abaeb28885eef071bb42dd48d

 signed mul  signed
a : 975c9c2ee3c530c7
b : 0e41451c8477e408
c : fa2c62ce867115a2517a2ae7061bc238
ref : fa2c62ce867115a1517a2ae7061bc238

 signed mul  signed
a : 149e0729fea7a6fd
b : 433567868e37901c
c : 0569a8ede465606383e94fe95e9f93ac
ref : 0569a8ede465606283e94fe95e9f93ac

 signed mul  signed
a : 5d7199bab9f50473
b : 7d4779fa2f3ab35e
c : 2dba8f17d36ce0cea5ebd338b9220b3a
ref : 2dba8f17d36ce0cda5ebd338b9220b3a

 signed mul  signed
a : 8d24f61a6a8e05d5
b : 1b876137dcf000b9
c : f3a628d4823c2362ab17c102845236ed
ref : f3a628d4823c2361ab17c102845236ed

 signed mul  signed
a : 6e5f0fdc3e99837d
b : 3c03ff7843615786
c : 19e000f958a9611ed36231bb79674e6e
ref : 19e000f958a9611dd36231bb79674e6e

 signed mul  signed
a : 6464e3c8bccfa879
b : 09ff4113652345ca
c : 03eba6062c93e2a48ea7cf1fb9ce8c7a
ref : 03eba6062c93e2a38ea7cf1fb9ce8c7a

 signed mul  signed
a : e3b7aec735a0c96b
b : 5d059dba5b0bddb6
c : f5b91ba7d7f599782987a72b9ec99112
ref : f5b91ba7d7f599772987a72b9ec99112

 signed mul  signed
a : 85e51e0bfd8b6afb
b : 64c83dc9f78290ef
c : cfedfd436b67c6c0a092dee7a1cc1055
ref : cfedfd436b67c6bfa092dee7a1cc1055

 signed mul  signed
a : 15890f2bd0c5dca1
b : 641b85c840905d81
c : 086bdaa2c4905581309979286f6aaa21
ref : 086bdaa2c4905580309979286f6aaa21

 signed mul  signed
a : 6de5bbdba4da5649
b : 2883b15164ba0fc9
c : 11646e083af863c3b776348d6f860651
ref : 11646e083af863c2b776348d6f860651

 signed mul  signed
a : 602831c0e2bf1ac5
b : 1cde71393a625f74
c : 0ad7f2d37ae8cf33d61723a18af13c44
ref : 0ad7f2d37ae8cf32d61723a18af13c44

 signed mul  signed
a : c336048664b5e3c9
b : 60f69dc11297cb25
c : e8f9b22506fe923be7b86a1f47794f0d
ref : e8f9b22506fe923ae7b86a1f47794f0d

 signed mul  signed
a : ad67e25ac69da28d
b : 165b7b2c03d62707
c : f8c969a3f9b5caf09fd994a6faf0ecdb
ref : f8c969a3f9b5caef9fd994a6faf0ecdb

 signed mul  signed
a : cf14ce9efbdfc2f7
b : 2ab8f755ae78585c
c : f7d611974b84e3eeaa291c21b536f8c4
ref : f7d611974b84e3edaa291c21b536f8c4

 signed mul  signed
a : 71c129e381c39a03
b : 58f93db10e92431d
c : 278926b1a6e72eb1ee8c30c8e42d3b57
ref : 278926b1a6e72eb0ee8c30c8e42d3b57

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/mul_sim/mul}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 signed mul  signed
a : 06d7cd0d00f3e301
b : 1e8dcd3d3b23f176
c : 00d1145fe87a130303f2fcca4d419376
ref : 00d1145fe87a130203f2fcca4d419376

 signed mul  signed
a : b2a7266596ab582d
b : 0573870ab1ef6263
c : fe5a5c09259857fde4c30ba74b075367
ref : fe5a5c09259857fce4c30ba74b075367

 signed mul  signed
a : e7c572cf0effe91d
b : 0509650a11844923
c : ff85f79f06ec4b12407b0427266a23f7
ref : ff85f79f06ec4b11407b0427266a23f7

 signed mul  signed
a : 5b0265b675c50deb
b : 571513ae634bf9c6
c : 1ef54ec286783d7cc207bf82b5cb56c2
ref : 1ef54ec286783d7bc207bf82b5cb56c2

 signed mul  signed
a : 27f2554f42f24185
b : 1d06333a9dcc603b
c : 04876b5666f6a3d7b41da4bc0d62f9a7
ref : 04876b5666f6a3d6b41da4bc0d62f9a7

 signed mul  signed
a : a8c7fc51ebfec0d7
b : 061d7f0c4b212f96
c : fdeaa34886c374c9772aa3bde56376fa
ref : fdeaa34886c374c8772aa3bde56376fa

 signed mul  signed
a : 248b4b492dda595b
b : 150caf2a9ff2ae3f
c : 03013cb5d657983aba471802ae7dd765
ref : 03013cb5d6579839ba471802ae7dd765

 signed mul  signed
a : d9d292b39799a82f
b : 22290d44afd8565f
c : fae7d83acc0e756d5e78c8ace92d3371
ref : fae7d83acc0e756c5e78c8ace92d3371

 signed mul  signed
a : e59b36cb7bf8fdf7
b : 2d28db5af3091ae6
c : fb581244bbf8ded6d13c30110e2e41ea
ref : fb581244bbf8ded5d13c30110e2e41ea

 signed mul  signed
a : efbe94dfda8ae2b5
b : 2231ff443cf11979
c : fdd4230abaeb28895eef071bb42dd48d
ref : fdd4230abaeb28885eef071bb42dd48d

 signed mul  signed
a : 975c9c2ee3c530c7
b : 0e41451c8477e408
c : fa2c62ce867115a2517a2ae7061bc238
ref : fa2c62ce867115a1517a2ae7061bc238

 signed mul  signed
a : 149e0729fea7a6fd
b : 433567868e37901c
c : 0569a8ede465606383e94fe95e9f93ac
ref : 0569a8ede465606283e94fe95e9f93ac

 signed mul  signed
a : 5d7199bab9f50473
b : 7d4779fa2f3ab35e
c : 2dba8f17d36ce0cea5ebd338b9220b3a
ref : 2dba8f17d36ce0cda5ebd338b9220b3a

 signed mul  signed
a : 8d24f61a6a8e05d5
b : 1b876137dcf000b9
c : f3a628d4823c2362ab17c102845236ed
ref : f3a628d4823c2361ab17c102845236ed

 signed mul  signed
a : 6e5f0fdc3e99837d
b : 3c03ff7843615786
c : 19e000f958a9611ed36231bb79674e6e
ref : 19e000f958a9611dd36231bb79674e6e

 signed mul  signed
a : 6464e3c8bccfa879
b : 09ff4113652345ca
c : 03eba6062c93e2a48ea7cf1fb9ce8c7a
ref : 03eba6062c93e2a38ea7cf1fb9ce8c7a

 signed mul  signed
a : e3b7aec735a0c96b
b : 5d059dba5b0bddb6
c : f5b91ba7d7f599782987a72b9ec99112
ref : f5b91ba7d7f599772987a72b9ec99112

 signed mul  signed
a : 85e51e0bfd8b6afb
b : 64c83dc9f78290ef
c : cfedfd436b67c6c0a092dee7a1cc1055
ref : cfedfd436b67c6bfa092dee7a1cc1055

 signed mul  signed
a : 15890f2bd0c5dca1
b : 641b85c840905d81
c : 086bdaa2c4905581309979286f6aaa21
ref : 086bdaa2c4905580309979286f6aaa21

 signed mul  signed
a : 6de5bbdba4da5649
b : 2883b15164ba0fc9
c : 11646e083af863c3b776348d6f860651
ref : 11646e083af863c2b776348d6f860651

 signed mul  signed
a : 602831c0e2bf1ac5
b : 1cde71393a625f74
c : 0ad7f2d37ae8cf33d61723a18af13c44
ref : 0ad7f2d37ae8cf32d61723a18af13c44

 signed mul  signed
a : c336048664b5e3c9
b : 60f69dc11297cb25
c : e8f9b22506fe923be7b86a1f47794f0d
ref : e8f9b22506fe923ae7b86a1f47794f0d

 signed mul  signed
a : ad67e25ac69da28d
b : 165b7b2c03d62707
c : f8c969a3f9b5caf09fd994a6faf0ecdb
ref : f8c969a3f9b5caef9fd994a6faf0ecdb

 signed mul  signed
a : cf14ce9efbdfc2f7
b : 2ab8f755ae78585c
c : f7d611974b84e3eeaa291c21b536f8c4
ref : f7d611974b84e3edaa291c21b536f8c4

 signed mul  signed
a : 71c129e381c39a03
b : 58f93db10e92431d
c : 278926b1a6e72eb1ee8c30c8e42d3b57
ref : 278926b1a6e72eb0ee8c30c8e42d3b57

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/mul_sim/mul}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 signed mul  signed
a : 06d7cd0d00f3e301
b : 1e8dcd3d3b23f176
c : 00d1145fe87a130303f2fcca4d419376
ref : 00d1145fe87a130203f2fcca4d419376

 signed mul  signed
a : b2a7266596ab582d
b : 0573870ab1ef6263
c : fe5a5c09259857fde4c30ba74b075367
ref : fe5a5c09259857fce4c30ba74b075367

 signed mul  signed
a : e7c572cf0effe91d
b : 0509650a11844923
c : ff85f79f06ec4b12407b0427266a23f7
ref : ff85f79f06ec4b11407b0427266a23f7

 signed mul  signed
a : 5b0265b675c50deb
b : 571513ae634bf9c6
c : 1ef54ec286783d7cc207bf82b5cb56c2
ref : 1ef54ec286783d7bc207bf82b5cb56c2

 signed mul  signed
a : 27f2554f42f24185
b : 1d06333a9dcc603b
c : 04876b5666f6a3d7b41da4bc0d62f9a7
ref : 04876b5666f6a3d6b41da4bc0d62f9a7

 signed mul  signed
a : a8c7fc51ebfec0d7
b : 061d7f0c4b212f96
c : fdeaa34886c374c9772aa3bde56376fa
ref : fdeaa34886c374c8772aa3bde56376fa

 signed mul  signed
a : 248b4b492dda595b
b : 150caf2a9ff2ae3f
c : 03013cb5d657983aba471802ae7dd765
ref : 03013cb5d6579839ba471802ae7dd765

 signed mul  signed
a : d9d292b39799a82f
b : 22290d44afd8565f
c : fae7d83acc0e756d5e78c8ace92d3371
ref : fae7d83acc0e756c5e78c8ace92d3371

 signed mul  signed
a : e59b36cb7bf8fdf7
b : 2d28db5af3091ae6
c : fb581244bbf8ded6d13c30110e2e41ea
ref : fb581244bbf8ded5d13c30110e2e41ea

 signed mul  signed
a : efbe94dfda8ae2b5
b : 2231ff443cf11979
c : fdd4230abaeb28895eef071bb42dd48d
ref : fdd4230abaeb28885eef071bb42dd48d

 signed mul  signed
a : 975c9c2ee3c530c7
b : 0e41451c8477e408
c : fa2c62ce867115a2517a2ae7061bc238
ref : fa2c62ce867115a1517a2ae7061bc238

 signed mul  signed
a : 149e0729fea7a6fd
b : 433567868e37901c
c : 0569a8ede465606383e94fe95e9f93ac
ref : 0569a8ede465606283e94fe95e9f93ac

 signed mul  signed
a : 5d7199bab9f50473
b : 7d4779fa2f3ab35e
c : 2dba8f17d36ce0cea5ebd338b9220b3a
ref : 2dba8f17d36ce0cda5ebd338b9220b3a

 signed mul  signed
a : 8d24f61a6a8e05d5
b : 1b876137dcf000b9
c : f3a628d4823c2362ab17c102845236ed
ref : f3a628d4823c2361ab17c102845236ed

 signed mul  signed
a : 6e5f0fdc3e99837d
b : 3c03ff7843615786
c : 19e000f958a9611ed36231bb79674e6e
ref : 19e000f958a9611dd36231bb79674e6e

 signed mul  signed
a : 6464e3c8bccfa879
b : 09ff4113652345ca
c : 03eba6062c93e2a48ea7cf1fb9ce8c7a
ref : 03eba6062c93e2a38ea7cf1fb9ce8c7a

 signed mul  signed
a : e3b7aec735a0c96b
b : 5d059dba5b0bddb6
c : f5b91ba7d7f599782987a72b9ec99112
ref : f5b91ba7d7f599772987a72b9ec99112

 signed mul  signed
a : 85e51e0bfd8b6afb
b : 64c83dc9f78290ef
c : cfedfd436b67c6c0a092dee7a1cc1055
ref : cfedfd436b67c6bfa092dee7a1cc1055

 signed mul  signed
a : 15890f2bd0c5dca1
b : 641b85c840905d81
c : 086bdaa2c4905581309979286f6aaa21
ref : 086bdaa2c4905580309979286f6aaa21

 signed mul  signed
a : 6de5bbdba4da5649
b : 2883b15164ba0fc9
c : 11646e083af863c3b776348d6f860651
ref : 11646e083af863c2b776348d6f860651

 signed mul  signed
a : 602831c0e2bf1ac5
b : 1cde71393a625f74
c : 0ad7f2d37ae8cf33d61723a18af13c44
ref : 0ad7f2d37ae8cf32d61723a18af13c44

 signed mul  signed
a : c336048664b5e3c9
b : 60f69dc11297cb25
c : e8f9b22506fe923be7b86a1f47794f0d
ref : e8f9b22506fe923ae7b86a1f47794f0d

 signed mul  signed
a : ad67e25ac69da28d
b : 165b7b2c03d62707
c : f8c969a3f9b5caf09fd994a6faf0ecdb
ref : f8c969a3f9b5caef9fd994a6faf0ecdb

 signed mul  signed
a : cf14ce9efbdfc2f7
b : 2ab8f755ae78585c
c : f7d611974b84e3eeaa291c21b536f8c4
ref : f7d611974b84e3edaa291c21b536f8c4

 signed mul  signed
a : 71c129e381c39a03
b : 58f93db10e92431d
c : 278926b1a6e72eb1ee8c30c8e42d3b57
ref : 278926b1a6e72eb0ee8c30c8e42d3b57

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1321.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 signed mul  signed
a : 06d7cd0d00f3e301
b : 1e8dcd3d3b23f176
c : 00d1145fe87a130303f2fcca4d419376
ref : 00d1145fe87a130203f2fcca4d419376

 signed mul  signed
a : b2a7266596ab582d
b : 0573870ab1ef6263
c : fe5a5c09259857fde4c30ba74b075367
ref : fe5a5c09259857fce4c30ba74b075367

 signed mul  signed
a : e7c572cf0effe91d
b : 0509650a11844923
c : ff85f79f06ec4b12407b0427266a23f7
ref : ff85f79f06ec4b11407b0427266a23f7

 signed mul  signed
a : 5b0265b675c50deb
b : 571513ae634bf9c6
c : 1ef54ec286783d7cc207bf82b5cb56c2
ref : 1ef54ec286783d7bc207bf82b5cb56c2

 signed mul  signed
a : 27f2554f42f24185
b : 1d06333a9dcc603b
c : 04876b5666f6a3d7b41da4bc0d62f9a7
ref : 04876b5666f6a3d6b41da4bc0d62f9a7

 signed mul  signed
a : a8c7fc51ebfec0d7
b : 061d7f0c4b212f96
c : fdeaa34886c374c9772aa3bde56376fa
ref : fdeaa34886c374c8772aa3bde56376fa

 signed mul  signed
a : 248b4b492dda595b
b : 150caf2a9ff2ae3f
c : 03013cb5d657983aba471802ae7dd765
ref : 03013cb5d6579839ba471802ae7dd765

 signed mul  signed
a : d9d292b39799a82f
b : 22290d44afd8565f
c : fae7d83acc0e756d5e78c8ace92d3371
ref : fae7d83acc0e756c5e78c8ace92d3371

 signed mul  signed
a : e59b36cb7bf8fdf7
b : 2d28db5af3091ae6
c : fb581244bbf8ded6d13c30110e2e41ea
ref : fb581244bbf8ded5d13c30110e2e41ea

 signed mul  signed
a : efbe94dfda8ae2b5
b : 2231ff443cf11979
c : fdd4230abaeb28895eef071bb42dd48d
ref : fdd4230abaeb28885eef071bb42dd48d

 signed mul  signed
a : 975c9c2ee3c530c7
b : 0e41451c8477e408
c : fa2c62ce867115a2517a2ae7061bc238
ref : fa2c62ce867115a1517a2ae7061bc238

 signed mul  signed
a : 149e0729fea7a6fd
b : 433567868e37901c
c : 0569a8ede465606383e94fe95e9f93ac
ref : 0569a8ede465606283e94fe95e9f93ac

 signed mul  signed
a : 5d7199bab9f50473
b : 7d4779fa2f3ab35e
c : 2dba8f17d36ce0cea5ebd338b9220b3a
ref : 2dba8f17d36ce0cda5ebd338b9220b3a

 signed mul  signed
a : 8d24f61a6a8e05d5
b : 1b876137dcf000b9
c : f3a628d4823c2362ab17c102845236ed
ref : f3a628d4823c2361ab17c102845236ed

 signed mul  signed
a : 6e5f0fdc3e99837d
b : 3c03ff7843615786
c : 19e000f958a9611ed36231bb79674e6e
ref : 19e000f958a9611dd36231bb79674e6e

 signed mul  signed
a : 6464e3c8bccfa879
b : 09ff4113652345ca
c : 03eba6062c93e2a48ea7cf1fb9ce8c7a
ref : 03eba6062c93e2a38ea7cf1fb9ce8c7a

 signed mul  signed
a : e3b7aec735a0c96b
b : 5d059dba5b0bddb6
c : f5b91ba7d7f599782987a72b9ec99112
ref : f5b91ba7d7f599772987a72b9ec99112

 signed mul  signed
a : 85e51e0bfd8b6afb
b : 64c83dc9f78290ef
c : cfedfd436b67c6c0a092dee7a1cc1055
ref : cfedfd436b67c6bfa092dee7a1cc1055

 signed mul  signed
a : 15890f2bd0c5dca1
b : 641b85c840905d81
c : 086bdaa2c4905581309979286f6aaa21
ref : 086bdaa2c4905580309979286f6aaa21

 signed mul  signed
a : 6de5bbdba4da5649
b : 2883b15164ba0fc9
c : 11646e083af863c3b776348d6f860651
ref : 11646e083af863c2b776348d6f860651

 signed mul  signed
a : 602831c0e2bf1ac5
b : 1cde71393a625f74
c : 0ad7f2d37ae8cf33d61723a18af13c44
ref : 0ad7f2d37ae8cf32d61723a18af13c44

 signed mul  signed
a : c336048664b5e3c9
b : 60f69dc11297cb25
c : e8f9b22506fe923be7b86a1f47794f0d
ref : e8f9b22506fe923ae7b86a1f47794f0d

 signed mul  signed
a : ad67e25ac69da28d
b : 165b7b2c03d62707
c : f8c969a3f9b5caf09fd994a6faf0ecdb
ref : f8c969a3f9b5caef9fd994a6faf0ecdb

 signed mul  signed
a : cf14ce9efbdfc2f7
b : 2ab8f755ae78585c
c : f7d611974b84e3eeaa291c21b536f8c4
ref : f7d611974b84e3edaa291c21b536f8c4

 signed mul  signed
a : 71c129e381c39a03
b : 58f93db10e92431d
c : 278926b1a6e72eb1ee8c30c8e42d3b57
ref : 278926b1a6e72eb0ee8c30c8e42d3b57

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 signed mul  signed
a : c0895e8112153524
b : b1f056638484d609
c : 85d3bc18d50b4225b5821ee953baf644
ref : 135a07343e7136f8b5821ee953baf644

 signed mul  signed
a : 46df998d06b97b0d
b : 89375212b2c28465
c : 25fcf9ef424affa2f4302d23947a4021
ref : df1d60623b918495f4302d23947a4021

 signed mul  signed
a : 462df78c76d457ed
b : e33724c67cfde9f9
c : 3e49e0769d2ce86997e93f8689c93a85
ref : f81be8ea2658907c97e93f8689c93a85

 signed mul  signed
a : d513d2aae2f784c5
b : bbd2727772aff7e5
c : 9c54a46be3754e3a61aa25c0552ed739
ref : 0b6e5f498dcdd19061aa25c0552ed739

 signed mul  signed
a : 47ecdb8f8932d612
b : e77696ce793069f2
c : 41080baa84417271415afc28313bbf04
ref : f91b301afb0e9c5f415afc28313bbf04

 signed mul  signed
a : e2ca4ec5f4007ae8
b : de8e28bd2e58495c
c : c529609e901f69ce6b4db53fc2f85360
ref : 03d0e91b6dc6a58a6b4db53fc2f85360

 signed mul  signed
a : b2a7266596ab582d
b : 0573870ab1ef6263
c : 03cde313d787ba5fe4c30ba74b075367
ref : fe5a5c09259857fce4c30ba74b075367

 signed mul  signed
a : 10642120c03b2280
b : cecccc9d557845aa
c : 0d3daf8c9e10218cc85bba3c43916900
ref : fcd98e6bddd4ff0cc85bba3c43916900

 signed mul  signed
a : 8983b813cb203e96
b : a9a7d65386bc380d
c : 5b221c931ff712c300706882d87bfd9e
ref : 27f68e2bce1a9c2000706882d87bfd9e

 signed mul  signed
a : eaa62ad5359fdd6b
b : d7563eae81174a02
c : c5609b3fa54d1ae99015bfd470dda8d6
ref : 036431bbee95f37c9015bfd470dda8d6

 signed mul  signed
a : e7c572cf0effe91d
b : 0509650a11844923
c : 048f5ca918709434407b0427266a23f7
ref : ff85f79f06ec4b11407b0427266a23f7

 signed mul  signed
a : 9e314c3ce5730aca
b : 452e618a7968bdf2
c : 2abff2ae5c456ec85a79f8b0b1c754f4
ref : e5919123e2dcb0d65a79f8b0b1c754f4

 signed mul  signed
a : ec4b34d820c4b341
b : c48a12893c20f378
c : b569061beb0ec7c12c049eccb67ab978
ref : 0493beba8e2921082c049eccb67ab978

 signed mul  signed
a : 150fdd2ade7502bc
b : b897be7185d79a0b
c : 0f2fe2fd6156bce93ddfa656ea903614
ref : fa2005d282e1ba2d3ddfa656ea903614

 signed mul  signed
a : dbcd60b77c6da9f8
b : ae7d945ccfc4569f
c : 95d16a675c46c5c498e91b48c915e108
ref : 0b8675531014c52d98e91b48c915e108

 signed mul  signed
a : 44de3789adcbc05b
b : e8233ed0a4ae3249
c : 3e72dd9c4fa119474fb4b5db64859ff3
ref : f994a612a1d558ec4fb4b5db64859ff3

 signed mul  signed
a : a8c7fc51ebfec0d7
b : 061d7f0c4b212f96
c : 04082254d1e4a45e772aa3bde56376fa
ref : fdeaa34886c374c8772aa3bde56376fa

 signed mul  signed
a : bf05007e090cdb12
b : 1cd9e73936e5816d
c : 158723d36858383d28d38bf117f758aa
ref : f8ad3c9a3172b6d028d38bf117f758aa

 signed mul  signed
a : e9ebf6d30fd28f1f
b : bc14887842d92f85
c : abdc0c6586ecfaf7b60c3c782ff20c1b
ref : 05db8d1a34413c53b60c3c782ff20c1b

 signed mul  signed
a : c33f38862c156358
b : ce2ff29cc71a0c8e
c : 9d417120adea983c6fb67882f3753ad0
ref : 0bd245fdbabb28566fb67882f3753ad0

 signed mul  signed
a : 937dbc267d3599fa
b : d18bb4a339961773
c : 78ba23f307a6136e7bf41968f265a14e
ref : 13b0b32950da62017bf41968f265a14e

 signed mul  signed
a : d9d292b39799a82f
b : 22290d44afd8565f
c : 1d10e57f7be6cbcb5e78c8ace92d3371
ref : fae7d83acc0e756c5e78c8ace92d3371

 signed mul  signed
a : e59b36cb7bf8fdf7
b : 2d28db5af3091ae6
c : 2880ed9faf01f9bbd13c30110e2e41ea
ref : fb581244bbf8ded5d13c30110e2e41ea

 signed mul  signed
a : f682e2ed14cfc129
b : b29fb665ed536cda
c : ac00ccb6fd37f7029614b306f3b2c8ea
ref : 02de3363fb14c8ff9614b306f3b2c8ea

 signed mul  signed
a : efbe94dfda8ae2b5
b : 2231ff443cf11979
c : 2006224ef7dc42015eef071bb42dd48d
ref : fdd4230abaeb28885eef071bb42dd48d

 signed mul  signed
a : cd5ebc9a6e5daddc
b : e1f102c3fedf72fd
c : b5419c2b417c5b647f77667384a4ca6c
ref : 05f1dcccd43f3a8b7f77667384a4ca6c

 signed mul  signed
a : 2779e94e2b0eed56
b : 8531340ab3d97667
c : 1489ec91ae37c3b051359342844d219a
ref : ed1003438328d65a51359342844d219a

 signed mul  signed
a : 9c0e8a385b6fb9b6
b : dc2bc4b83cd18779
c : 86372d25176500b95742b5686853c106
ref : 0dfcde347f23bf8a5742b5686853c106

 signed mul  signed
a : 49c65d934a74bf94
b : acb7ca59823f2c04
c : 31c63dfc2ba65b2676cac591882c6e50
ref : e7ffe068e1319b9276cac591882c6e50

 signed mul  signed
a : a6fcde4d6dcb69db
b : b6a4266d6cb0b7d9
c : 7722d91a5f390c63426da9dea4a847a3
ref : 1981d45f84bceaaf426da9dea4a847a3

 signed mul  signed
a : 44018d88da6ebab4
b : 9690042d147cd928
c : 27ff2ae9cce50da5ce3334667cbfc020
ref : e3fd9d60f27652f1ce3334667cbfc020

 signed mul  signed
a : 975c9c2ee3c530c7
b : 0e41451c8477e408
c : 086da7eb0ae8f9a9517a2ae7061bc238
ref : fa2c62ce867115a1517a2ae7061bc238

 signed mul  signed
a : 9eb7c63ded3408da
b : b855c470334ea766
c : 7249434b990aad9d1a97cd6794edbcdc
ref : 1b3bb89d7887fd5d1a97cd6794edbcdc

 signed mul  signed
a : 8d24f61a6a8e05d5
b : 1b876137dcf000b9
c : 0f2d8a0c5f2c241aab17c102845236ed
ref : f3a628d4823c2361ab17c102845236ed

 signed mul  signed
a : 603921c04b273796
b : db461ab613259f26
c : 526b3988f81d0132d95af7a7ae066a44
ref : f23217c8acf5c99cd95af7a7ae066a44

 signed mul  signed
a : ed8d80db3f5a9b7e
b : 3ced2b79e7c3b6cf
c : 38893e8b9169ea4a51cabd33c7c94ee2
ref : fb9c1311a9a6337b51cabd33c7c94ee2

 signed mul  signed
a : b0bcee61fd28e4fa
b : d0f578a10b940917
c : 9042f9c78006ae3831312b694d415c76
ref : 0e9092c47749c02731312b694d415c76

 signed mul  signed
a : a863965043779186
b : 9ab488357a8c59f5
c : 65c2a80a0e19e756a5e4f3c0944ddb3e
ref : 22aa89845015fbdba5e4f3c0944ddb3e

 signed mul  signed
a : 60b175c1949a8a29
b : cc01b498e2e574c5
c : 4d0e0ebe3e0a16ee28558ddb2a33e58d
ref : ec5c98fca96f8cc528558ddb2a33e58d

 signed mul  signed
a : b98c427325b27b4b
b : c550168af622e6ec
c : 8f02fb4e25b5ebd171c422a18d450b24
ref : 1026a25009e0899a71c422a18d450b24

 signed mul  signed
a : d44b80a82758d14e
b : d0ca8ca1549efda9
c : ad2550bb38abb495318dd57186a0427e
ref : 080f4371bcb3e59e318dd57186a0427e

 signed mul  signed
a : f33466e6070bb90e
b : 152fb52acfd6c09f
c : 14209f2c7b9c2a0df00a0ee22ec66fb2
ref : fef0ea01abc5696ef00a0ee22ec66fb2

 signed mul  signed
a : c6b5f48d155a1d2a
b : 9c6de6384f75ff9e
c : 796c2f324846ff39d5c325b73adcd5ec
ref : 1648546ce376e271d5c325b73adcd5ec

 signed mul  signed
a : e3b7aec735a0c96b
b : 5d059dba5b0bddb6
c : 52beb9623301772d2987a72b9ec99112
ref : f5b91ba7d7f599772987a72b9ec99112

 signed mul  signed
a : 5c8295b96216abc4
b : da269ab4492fd392
c : 4ed526c9cb612e1cc03f56870d7c81c8
ref : f2529110694a8258c03f56870d7c81c8

 signed mul  signed
a : c33390863fbb3b7f
b : f92794f27d6df5fa
c : bdfb56004e61143a24afd6ebc4dba506
ref : 01a030879137e2c124afd6ebc4dba506

 signed mul  signed
a : dece5ebd19452132
b : f249a4e4424fcd84
c : d2df2deaa403bbaca73c7e2985a827c8
ref : 01c72a49486eccf6a73c7e2985a827c8

 signed mul  signed
a : 85e51e0bfd8b6afb
b : 64c83dc9f78290ef
c : 34b63b0d62ea57aea092dee7a1cc1055
ref : cfedfd436b67c6bfa092dee7a1cc1055

 signed mul  signed
a : bab148751b60e536
b : 35cdbf6bc7e8568f
c : 273cbf902363e38800890a2b8b102d2a
ref : f16f00245b7b8cf900890a2b8b102d2a

 signed mul  signed
a : d73fb4ae4465e788
b : 493e45924df3819b
c : 3d958672a3488b50ae117ce97176b758
ref : f45740e0555509b5ae117ce97176b758

 signed mul  signed
a : 9684e02d1444df28
b : e169b0c225b75f4b
c : 8488ed75124bbde4914a7586cc9538b8
ref : 0c9a5c85d84f7f71914a7586cc9538b8

 signed mul  signed
a : c3761c8668ae1bd1
b : 9dbf643ba0c02441
c : 7871912560947aebb42885fb8cde7411
ref : 173c106357263ad9b42885fb8cde7411

 signed mul  signed
a : 29efe9536c44f9d8
b : adac225bab196256
c : 1c73537f0583c99beb3576e074e89e90
ref : f2836a2b993ecfc3eb3576e074e89e90

 signed mul  signed
a : 8273e204f166fae2
b : ec50b4d839ac0373
c : 786bf4bada2c024fc0b14cc9880b5986
ref : 09a75dddaf1903fac0b14cc9880b5986

 signed mul  signed
a : dc0344b8093e4d12
b : f287b6e59c811239
c : d06fb9dede11ff1735f19a163e5c6d02
ref : 01e4be4138529fcc35f19a163e5c6d02

 signed mul  signed
a : 50d5f9a113b55527
b : 82223a048f8c6e1f
c : 29177780dea0f689ba93ad50a7e011b9
ref : d8417ddfcaeba162ba93ad50a7e011b9

 signed mul  signed
a : cb5c80962c2d2358
b : 8919b4120a6e9314
c : 6ce8ebe44b828d8c82ef620ffea24ae0
ref : 1872b73c14e6d72082ef620ffea24ae0

 signed mul  signed
a : d8ace2b1cb227096
b : f6c38eed2ac2d555
c : d0dba680289e9576cfac387c07c82fce
ref : 016b34e132b94f8bcfac387c07c82fce

 signed mul  signed
a : 7ab11bf5158b2b2b
b : 93c1222756b403ad
c : 46d042f22f63bc96faedf3c7fcc9ad0f
ref : cc1f26fd19d8916bfaedf3c7fcc9ad0f

 signed mul  signed
a : d3a8e4a74249ff84
b : dcef90b9f3d7a6e7
c : b6ab36d5f4656ab4d17f97fcb051281c
ref : 0612c174be43c449d17f97fcb051281c

 signed mul  signed
a : 1546dd2ad0bc5ea1
b : a2e620457d2a45fa
c : 0d89f84e6eb4d12fc7026093c0dfce3a
ref : f8431b239df8728ec7026093c0dfce3a

 signed mul  signed
a : be75427c41a10583
b : ff4f3cfeb9461472
c : bdf1c0ca477b9c2afe4bcb72faf4b056
ref : 002d414f4c948235fe4bcb72faf4b056

 signed mul  signed
a : b7dfaa6fb455f268
b : 782321f043460d86
c : 564a13d910c7fad37a835a1242bc2a70
ref : de26f1e8cd81ed4d7a835a1242bc2a70

 signed mul  signed
a : f0b14ee10aec3515
b : a18bee430be29d17
c : 97e312e53cf9074e28044f389b50a5e3
ref : 05a5d5c1262a352228044f389b50a5e3

 signed mul  signed
a : c336048664b5e3c9
b : 60f69dc11297cb25
c : 49f04fe619965d5fe7b86a1f47794f0d
ref : e8f9b22506fe923ae7b86a1f47794f0d

 signed mul  signed
a : ad67e25ac69da28d
b : 165b7b2c03d62707
c : 0f24e4cffd8bf1f69fd994a6faf0ecdb
ref : f8c969a3f9b5caef9fd994a6faf0ecdb

 signed mul  signed
a : b8ade671060a5d0c
b : 5b60e5b69de17c3b
c : 41ebb7d7e43232815ed767ad8d0141c4
ref : e68ad2214650b6465ed767ad8d0141c4

 signed mul  signed
a : cf14ce9efbdfc2f7
b : 2ab8f755ae78585c
c : 228f08ecf9fd3c49aa291c21b536f8c4
ref : f7d611974b84e3edaa291c21b536f8c4

 signed mul  signed
a : d00b12a0902a3a20
b : da3d8cb439600972
c : b15b72d8af9fba4553ffc5d89ad90240
ref : 0712d383e61576b353ffc5d89ad90240

 signed mul  signed
a : 86dcf00d6e8af5dd
b : bccc427925b0994b
c : 6375db5df00e077bd3959f8768971cbf
ref : 1fcca8d75bd27853d3959f8768971cbf

 signed mul  signed
a : fef064fdcf63da9e
b : 47e2738fbde0d27b
c : 47962f50af53943cf603021a7e8fa5ea
ref : ffb3bbc0f172c1c1f603021a7e8fa5ea

 signed mul  signed
a : ca9cbc9522119f44
b : f6a178edf01d34e0
c : c332697fb211e88f9b0500ac2e792b80
ref : 01f433fc9fe3146b9b0500ac2e792b80

 signed mul  signed
a : 7c1e5bf8297a1552
b : a95fc45246dcb78d
c : 521e792a16f7c1dac1edb057dbf35c2a
ref : d6001d31ed7dac88c1edb057dbf35c2a

 signed mul  signed
a : 352d616a0beac117
b : d55bbcaa427b5784
c : 2c51d05f8e1872601265a193a0b760dc
ref : f7246ef5822db1491265a193a0b760dc

 signed mul  signed
a : b05202603e6f0f7c
b : c5a1608b5d4a4dba
c : 881e41e64c3f148921e4f9c34a318c18
ref : 122adefab085b75321e4f9c34a318c18

 signed mul  signed
a : 92831e25d31dfea6
b : d10504a219058332
c : 779fead349dc3d4e8e9808ebc468ae6c
ref : 1417c80b5db8bb768e9808ebc468ae6c

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-3248] data object 'result' is already declared [C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v:94]
WARNING: [VRFC 10-3703] second declaration of 'result' ignored [C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source mul_sim.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1321.898 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1321.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
not signed mul  signed
a : c0895e8112153524
b : b1f056638484d609
c : d3e365b550866c1cb5821ee953baf644
ref : 85d3bc18d50b4225b5821ee953baf644

not signed mul  signed
a : b2c2846546df998d
b : 00f3e30189375212
c : ffb66a25b0e4005dd1a443960d32f5ea
ref : 00aa4d273a1b526fd1a443960d32f5ea

not signed mul  signed
a : eaa62ad5359fdd6b
b : d7563eae81174a02
c : ee0a5c912435d0e79015bfd470dda8d6
ref : c5609b3fa54d1ae99015bfd470dda8d6

not signed mul  signed
a : 9dcc603b27f2554f
b : bf23327e1d06333a
c : b6adfb5ed524f4bd051f649646c010e6
ref : 75d12ddcf22b27f7051f649646c010e6

 signed mul not signed
a : 7bf8fdf722290d44
b : f3091ae6e59b36cb
c : f9b8c3e27ba448be89d2befd9b85dcec
ref : 75b1c1d99dcd560289d2befd9b85dcec

not signed mul  signed
a : f682e2ed14cfc129
b : b29fb665ed536cda
c : f96116510fe48a289614b306f3b2c8ea
ref : ac00ccb6fd37f7029614b306f3b2c8ea

 signed mul not signed
a : 3cf11979efbe94df
b : e8740cd02231ff44
c : fa6505e8f6011b02b178d6a2a198ac3c
ref : 37561f62e5bfafe1b178d6a2a198ac3c

 signed mul not signed
a : 2b0eed56e1f102c3
b : b3d976672779e94e
c : f331162e47bb5904ce95e4e8361d526a
ref : 1e40038529ac5bc7ce95e4e8361d526a

not signed mul  signed
a : 823f2c0449c65d93
b : 6dcb69dbacb7ca59
c : ca10f9d5bb108966bcf80b20d3e1861b
ref : 37dc63b167c853bfbcf80b20d3e1861b

not signed mul  signed
a : a3071a464a937195
b : 7bd261f702749b04
c : d30801df4f68b5b9e2f9f5b61196fd54
ref : 4eda63d651dd50bde2f9f5b61196fd54

not signed mul  signed
a : 8477e408975c9c2e
b : fea7a6fd0e41451c
c : 851e0de1e9419e9355d6ee40afe77b08
ref : 83c5b4def782e3af55d6ee40afe77b08

 signed mul not signed
a : 433567868e37901c
b : 9eb7c63ded3408da
c : e675cd970ed03b9fa86baf66098197d8
ref : 29ab351d9d07cbbba86baf66098197d8

not signed mul  signed
a : fd28e4fa3ced2b79
b : 0b940917b0bcee61
c : ffdf1d614e0ccd6a47d15c63b123f6d9
ref : 0b732678fec9bbcb47d15c63b123f6d9

not signed mul  signed
a : a863965043779186
b : 9ab488357a8c59f5
c : cb0e1fd4938d8d61a5e4f3c0944ddb3e
ref : 65c2a80a0e19e756a5e4f3c0944ddb3e

not signed mul  signed
a : c550168af622e6ec
b : d44b80a82758d14e
c : cf5503a32d5a20b37d93c956d24907e8
ref : a3a0844b54b2f2017d93c956d24907e8

 signed mul not signed
a : 070bb90ed0ca8ca1
b : cfd6c09ff33466e6
c : feacaaae0e306311fc52ef20adb67ea6
ref : 05b863bcdefaefb2fc52ef20adb67ea6

not signed mul  signed
a : c6b5f48d155a1d2a
b : 9c6de6384f75ff9e
c : dcfe48f9f8d0ff9bd5c325b73adcd5ec
ref : 796c2f324846ff39d5c325b73adcd5ec

 signed mul not signed
a : dece5ebd19452132
b : f249a4e4424fcd84
c : f410cf2d8abe9a7aa73c7e2985a827c8
ref : d2df2deaa403bbaca73c7e2985a827c8

 signed mul not signed
a : 9684e02d1444df28
b : e169b0c225b75f4b
c : ee040d47fe06debc914a7586cc9538b8
ref : 8488ed75124bbde4914a7586cc9538b8

not signed mul  signed
a : dc0344b8093e4d12
b : f287b6e59c811239
c : dde802f94190ecde35f19a163e5c6d02
ref : d06fb9dede11ff1735f19a163e5c6d02

not signed mul  signed
a : cb2270968919b412
b : 2ac2d555d8ace2b1
c : f72b6a83f1f01a65d5064e4ba7d56472
ref : 21ee3fd9ca9cfd16d5064e4ba7d56472

 signed mul not signed
a : 41a10583a2e62045
b : b9461472be75427c
c : edde4ebdfec7070cba589d9c31526b6c
ref : 2f7f5441a1ad2751ba589d9c31526b6c

not signed mul  signed
a : c336048664b5e3c9
b : 60f69dc11297cb25
c : e8f9b22506fe923ae7b86a1f47794f0d
ref : 49f04fe619965d5fe7b86a1f47794f0d

 signed mul not signed
a : 86dcf00d6e8af5dd
b : bccc427925b0994b
c : dc98eb508183119ed3959f8768971cbf
ref : 6375db5df00e077bd3959f8768971cbf

 signed mul not signed
a : c5a1608b5d4a4dba
b : 92831e25d31dfea6
c : ab79e15ea1d943241d23b84b535ef29c
ref : 711b41e9ff2390de1d23b84b535ef29c

 signed mul not signed
a : 954b822a71b461e3
b : aed72e5de471f8c8
c : d0ab4dc30c45585542db0093f4f36158
ref : 65f6cfed7df9ba3842db0093f4f36158

 signed mul not signed
a : 95a9a82b4226a984
b : 897f1c121c8d7f39
c : bab8726776b9addf7601ec90b6683a64
ref : 50621a92b8e057637601ec90b6683a64

 signed mul not signed
a : e20e9ac44ddd4d9b
b : dbe6f2b75c78b1b8
c : e01fd3146582fff0da51fe5b0e5ff268
ref : c22e6dd8b3604d8bda51fe5b0e5ff268

not signed mul  signed
a : 9420ea28f29c5ee5
b : 14b43729322f7d64
c : f746a2318e2d84fbfc8af1604575e274
ref : 0bfad95ac05d025ffc8af1604575e274

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
ERROR: [VRFC 10-2989] 'booth' is not declared [C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v:49]
ERROR: [VRFC 10-2989] 'booth' is not declared [C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v:58]
ERROR: [VRFC 10-2865] module 'mul' ignored due to previous errors [C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
not signed mul  signed
a : c0895e8112153524
b : b1f056638484d609
c : d3e365b550866c1cb5821ee953baf644
ref : 85d3bc18d50b4225b5821ee953baf644

not signed mul  signed
a : b2c2846546df998d
b : 00f3e30189375212
c : ffb66a25b0e4005dd1a443960d32f5ea
ref : 00aa4d273a1b526fd1a443960d32f5ea

not signed mul  signed
a : eaa62ad5359fdd6b
b : d7563eae81174a02
c : ee0a5c912435d0e79015bfd470dda8d6
ref : c5609b3fa54d1ae99015bfd470dda8d6

not signed mul  signed
a : 9dcc603b27f2554f
b : bf23327e1d06333a
c : b6adfb5ed524f4bd051f649646c010e6
ref : 75d12ddcf22b27f7051f649646c010e6

 signed mul not signed
a : 7bf8fdf722290d44
b : f3091ae6e59b36cb
c : f9b8c3e27ba448be89d2befd9b85dcec
ref : 75b1c1d99dcd560289d2befd9b85dcec

not signed mul  signed
a : f682e2ed14cfc129
b : b29fb665ed536cda
c : f96116510fe48a289614b306f3b2c8ea
ref : ac00ccb6fd37f7029614b306f3b2c8ea

 signed mul not signed
a : 3cf11979efbe94df
b : e8740cd02231ff44
c : fa6505e8f6011b02b178d6a2a198ac3c
ref : 37561f62e5bfafe1b178d6a2a198ac3c

 signed mul not signed
a : 2b0eed56e1f102c3
b : b3d976672779e94e
c : f331162e47bb5904ce95e4e8361d526a
ref : 1e40038529ac5bc7ce95e4e8361d526a

not signed mul  signed
a : 823f2c0449c65d93
b : 6dcb69dbacb7ca59
c : ca10f9d5bb108966bcf80b20d3e1861b
ref : 37dc63b167c853bfbcf80b20d3e1861b

not signed mul  signed
a : a3071a464a937195
b : 7bd261f702749b04
c : d30801df4f68b5b9e2f9f5b61196fd54
ref : 4eda63d651dd50bde2f9f5b61196fd54

not signed mul  signed
a : 8477e408975c9c2e
b : fea7a6fd0e41451c
c : 851e0de1e9419e9355d6ee40afe77b08
ref : 83c5b4def782e3af55d6ee40afe77b08

 signed mul not signed
a : 433567868e37901c
b : 9eb7c63ded3408da
c : e675cd970ed03b9fa86baf66098197d8
ref : 29ab351d9d07cbbba86baf66098197d8

not signed mul  signed
a : fd28e4fa3ced2b79
b : 0b940917b0bcee61
c : ffdf1d614e0ccd6a47d15c63b123f6d9
ref : 0b732678fec9bbcb47d15c63b123f6d9

not signed mul  signed
a : a863965043779186
b : 9ab488357a8c59f5
c : cb0e1fd4938d8d61a5e4f3c0944ddb3e
ref : 65c2a80a0e19e756a5e4f3c0944ddb3e

not signed mul  signed
a : c550168af622e6ec
b : d44b80a82758d14e
c : cf5503a32d5a20b37d93c956d24907e8
ref : a3a0844b54b2f2017d93c956d24907e8

 signed mul not signed
a : 070bb90ed0ca8ca1
b : cfd6c09ff33466e6
c : feacaaae0e306311fc52ef20adb67ea6
ref : 05b863bcdefaefb2fc52ef20adb67ea6

not signed mul  signed
a : c6b5f48d155a1d2a
b : 9c6de6384f75ff9e
c : dcfe48f9f8d0ff9bd5c325b73adcd5ec
ref : 796c2f324846ff39d5c325b73adcd5ec

 signed mul not signed
a : dece5ebd19452132
b : f249a4e4424fcd84
c : f410cf2d8abe9a7aa73c7e2985a827c8
ref : d2df2deaa403bbaca73c7e2985a827c8

 signed mul not signed
a : 9684e02d1444df28
b : e169b0c225b75f4b
c : ee040d47fe06debc914a7586cc9538b8
ref : 8488ed75124bbde4914a7586cc9538b8

not signed mul  signed
a : dc0344b8093e4d12
b : f287b6e59c811239
c : dde802f94190ecde35f19a163e5c6d02
ref : d06fb9dede11ff1735f19a163e5c6d02

not signed mul  signed
a : cb2270968919b412
b : 2ac2d555d8ace2b1
c : f72b6a83f1f01a65d5064e4ba7d56472
ref : 21ee3fd9ca9cfd16d5064e4ba7d56472

 signed mul not signed
a : 41a10583a2e62045
b : b9461472be75427c
c : edde4ebdfec7070cba589d9c31526b6c
ref : 2f7f5441a1ad2751ba589d9c31526b6c

not signed mul  signed
a : c336048664b5e3c9
b : 60f69dc11297cb25
c : e8f9b22506fe923ae7b86a1f47794f0d
ref : 49f04fe619965d5fe7b86a1f47794f0d

 signed mul not signed
a : 86dcf00d6e8af5dd
b : bccc427925b0994b
c : dc98eb508183119ed3959f8768971cbf
ref : 6375db5df00e077bd3959f8768971cbf

 signed mul not signed
a : c5a1608b5d4a4dba
b : 92831e25d31dfea6
c : ab79e15ea1d943241d23b84b535ef29c
ref : 711b41e9ff2390de1d23b84b535ef29c

 signed mul not signed
a : 954b822a71b461e3
b : aed72e5de471f8c8
c : d0ab4dc30c45585542db0093f4f36158
ref : 65f6cfed7df9ba3842db0093f4f36158

 signed mul not signed
a : 95a9a82b4226a984
b : 897f1c121c8d7f39
c : bab8726776b9addf7601ec90b6683a64
ref : 50621a92b8e057637601ec90b6683a64

 signed mul not signed
a : e20e9ac44ddd4d9b
b : dbe6f2b75c78b1b8
c : e01fd3146582fff0da51fe5b0e5ff268
ref : c22e6dd8b3604d8bda51fe5b0e5ff268

not signed mul  signed
a : 9420ea28f29c5ee5
b : 14b43729322f7d64
c : f746a2318e2d84fbfc8af1604575e274
ref : 0bfad95ac05d025ffc8af1604575e274

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1321.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
not signed mul  signed
a : c0895e8112153524
b : b1f056638484d609
c : d3e365b550866c1cb5821ee953baf644
ref : 85d3bc18d50b4225b5821ee953baf644

not signed mul  signed
a : b2c2846546df998d
b : 00f3e30189375212
c : ffb66a25b0e4005dd1a443960d32f5ea
ref : 00aa4d273a1b526fd1a443960d32f5ea

not signed mul  signed
a : eaa62ad5359fdd6b
b : d7563eae81174a02
c : ee0a5c912435d0e79015bfd470dda8d6
ref : c5609b3fa54d1ae99015bfd470dda8d6

not signed mul  signed
a : 9dcc603b27f2554f
b : bf23327e1d06333a
c : b6adfb5ed524f4bd051f649646c010e6
ref : 75d12ddcf22b27f7051f649646c010e6

 signed mul not signed
a : 7bf8fdf722290d44
b : f3091ae6e59b36cb
c : f9b8c3e27ba448be89d2befd9b85dcec
ref : 75b1c1d99dcd560289d2befd9b85dcec

not signed mul  signed
a : f682e2ed14cfc129
b : b29fb665ed536cda
c : f96116510fe48a289614b306f3b2c8ea
ref : ac00ccb6fd37f7029614b306f3b2c8ea

 signed mul not signed
a : 3cf11979efbe94df
b : e8740cd02231ff44
c : fa6505e8f6011b02b178d6a2a198ac3c
ref : 37561f62e5bfafe1b178d6a2a198ac3c

 signed mul not signed
a : 2b0eed56e1f102c3
b : b3d976672779e94e
c : f331162e47bb5904ce95e4e8361d526a
ref : 1e40038529ac5bc7ce95e4e8361d526a

not signed mul  signed
a : 823f2c0449c65d93
b : 6dcb69dbacb7ca59
c : ca10f9d5bb108966bcf80b20d3e1861b
ref : 37dc63b167c853bfbcf80b20d3e1861b

not signed mul  signed
a : a3071a464a937195
b : 7bd261f702749b04
c : d30801df4f68b5b9e2f9f5b61196fd54
ref : 4eda63d651dd50bde2f9f5b61196fd54

not signed mul  signed
a : 8477e408975c9c2e
b : fea7a6fd0e41451c
c : 851e0de1e9419e9355d6ee40afe77b08
ref : 83c5b4def782e3af55d6ee40afe77b08

 signed mul not signed
a : 433567868e37901c
b : 9eb7c63ded3408da
c : e675cd970ed03b9fa86baf66098197d8
ref : 29ab351d9d07cbbba86baf66098197d8

not signed mul  signed
a : fd28e4fa3ced2b79
b : 0b940917b0bcee61
c : ffdf1d614e0ccd6a47d15c63b123f6d9
ref : 0b732678fec9bbcb47d15c63b123f6d9

not signed mul  signed
a : a863965043779186
b : 9ab488357a8c59f5
c : cb0e1fd4938d8d61a5e4f3c0944ddb3e
ref : 65c2a80a0e19e756a5e4f3c0944ddb3e

not signed mul  signed
a : c550168af622e6ec
b : d44b80a82758d14e
c : cf5503a32d5a20b37d93c956d24907e8
ref : a3a0844b54b2f2017d93c956d24907e8

 signed mul not signed
a : 070bb90ed0ca8ca1
b : cfd6c09ff33466e6
c : feacaaae0e306311fc52ef20adb67ea6
ref : 05b863bcdefaefb2fc52ef20adb67ea6

not signed mul  signed
a : c6b5f48d155a1d2a
b : 9c6de6384f75ff9e
c : dcfe48f9f8d0ff9bd5c325b73adcd5ec
ref : 796c2f324846ff39d5c325b73adcd5ec

 signed mul not signed
a : dece5ebd19452132
b : f249a4e4424fcd84
c : f410cf2d8abe9a7aa73c7e2985a827c8
ref : d2df2deaa403bbaca73c7e2985a827c8

 signed mul not signed
a : 9684e02d1444df28
b : e169b0c225b75f4b
c : ee040d47fe06debc914a7586cc9538b8
ref : 8488ed75124bbde4914a7586cc9538b8

not signed mul  signed
a : dc0344b8093e4d12
b : f287b6e59c811239
c : dde802f94190ecde35f19a163e5c6d02
ref : d06fb9dede11ff1735f19a163e5c6d02

not signed mul  signed
a : cb2270968919b412
b : 2ac2d555d8ace2b1
c : f72b6a83f1f01a65d5064e4ba7d56472
ref : 21ee3fd9ca9cfd16d5064e4ba7d56472

 signed mul not signed
a : 41a10583a2e62045
b : b9461472be75427c
c : edde4ebdfec7070cba589d9c31526b6c
ref : 2f7f5441a1ad2751ba589d9c31526b6c

not signed mul  signed
a : c336048664b5e3c9
b : 60f69dc11297cb25
c : e8f9b22506fe923ae7b86a1f47794f0d
ref : 49f04fe619965d5fe7b86a1f47794f0d

 signed mul not signed
a : 86dcf00d6e8af5dd
b : bccc427925b0994b
c : dc98eb508183119ed3959f8768971cbf
ref : 6375db5df00e077bd3959f8768971cbf

 signed mul not signed
a : c5a1608b5d4a4dba
b : 92831e25d31dfea6
c : ab79e15ea1d943241d23b84b535ef29c
ref : 711b41e9ff2390de1d23b84b535ef29c

 signed mul not signed
a : 954b822a71b461e3
b : aed72e5de471f8c8
c : d0ab4dc30c45585542db0093f4f36158
ref : 65f6cfed7df9ba3842db0093f4f36158

 signed mul not signed
a : 95a9a82b4226a984
b : 897f1c121c8d7f39
c : bab8726776b9addf7601ec90b6683a64
ref : 50621a92b8e057637601ec90b6683a64

 signed mul not signed
a : e20e9ac44ddd4d9b
b : dbe6f2b75c78b1b8
c : e01fd3146582fff0da51fe5b0e5ff268
ref : c22e6dd8b3604d8bda51fe5b0e5ff268

not signed mul  signed
a : 9420ea28f29c5ee5
b : 14b43729322f7d64
c : f746a2318e2d84fbfc8af1604575e274
ref : 0bfad95ac05d025ffc8af1604575e274

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1321.898 ; gain = 0.000
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/mul_sim/mul}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
not signed mul  signed
a : c0895e8112153524
b : b1f056638484d609
c : d3e365b550866c1cb5821ee953baf644
ref : 85d3bc18d50b4225b5821ee953baf644

not signed mul  signed
a : b2c2846546df998d
b : 00f3e30189375212
c : ffb66a25b0e4005dd1a443960d32f5ea
ref : 00aa4d273a1b526fd1a443960d32f5ea

not signed mul  signed
a : eaa62ad5359fdd6b
b : d7563eae81174a02
c : ee0a5c912435d0e79015bfd470dda8d6
ref : c5609b3fa54d1ae99015bfd470dda8d6

not signed mul  signed
a : 9dcc603b27f2554f
b : bf23327e1d06333a
c : b6adfb5ed524f4bd051f649646c010e6
ref : 75d12ddcf22b27f7051f649646c010e6

 signed mul not signed
a : 7bf8fdf722290d44
b : f3091ae6e59b36cb
c : f9b8c3e27ba448be89d2befd9b85dcec
ref : 75b1c1d99dcd560289d2befd9b85dcec

not signed mul  signed
a : f682e2ed14cfc129
b : b29fb665ed536cda
c : f96116510fe48a289614b306f3b2c8ea
ref : ac00ccb6fd37f7029614b306f3b2c8ea

 signed mul not signed
a : 3cf11979efbe94df
b : e8740cd02231ff44
c : fa6505e8f6011b02b178d6a2a198ac3c
ref : 37561f62e5bfafe1b178d6a2a198ac3c

 signed mul not signed
a : 2b0eed56e1f102c3
b : b3d976672779e94e
c : f331162e47bb5904ce95e4e8361d526a
ref : 1e40038529ac5bc7ce95e4e8361d526a

not signed mul  signed
a : 823f2c0449c65d93
b : 6dcb69dbacb7ca59
c : ca10f9d5bb108966bcf80b20d3e1861b
ref : 37dc63b167c853bfbcf80b20d3e1861b

not signed mul  signed
a : a3071a464a937195
b : 7bd261f702749b04
c : d30801df4f68b5b9e2f9f5b61196fd54
ref : 4eda63d651dd50bde2f9f5b61196fd54

not signed mul  signed
a : 8477e408975c9c2e
b : fea7a6fd0e41451c
c : 851e0de1e9419e9355d6ee40afe77b08
ref : 83c5b4def782e3af55d6ee40afe77b08

 signed mul not signed
a : 433567868e37901c
b : 9eb7c63ded3408da
c : e675cd970ed03b9fa86baf66098197d8
ref : 29ab351d9d07cbbba86baf66098197d8

not signed mul  signed
a : fd28e4fa3ced2b79
b : 0b940917b0bcee61
c : ffdf1d614e0ccd6a47d15c63b123f6d9
ref : 0b732678fec9bbcb47d15c63b123f6d9

not signed mul  signed
a : a863965043779186
b : 9ab488357a8c59f5
c : cb0e1fd4938d8d61a5e4f3c0944ddb3e
ref : 65c2a80a0e19e756a5e4f3c0944ddb3e

not signed mul  signed
a : c550168af622e6ec
b : d44b80a82758d14e
c : cf5503a32d5a20b37d93c956d24907e8
ref : a3a0844b54b2f2017d93c956d24907e8

 signed mul not signed
a : 070bb90ed0ca8ca1
b : cfd6c09ff33466e6
c : feacaaae0e306311fc52ef20adb67ea6
ref : 05b863bcdefaefb2fc52ef20adb67ea6

not signed mul  signed
a : c6b5f48d155a1d2a
b : 9c6de6384f75ff9e
c : dcfe48f9f8d0ff9bd5c325b73adcd5ec
ref : 796c2f324846ff39d5c325b73adcd5ec

 signed mul not signed
a : dece5ebd19452132
b : f249a4e4424fcd84
c : f410cf2d8abe9a7aa73c7e2985a827c8
ref : d2df2deaa403bbaca73c7e2985a827c8

 signed mul not signed
a : 9684e02d1444df28
b : e169b0c225b75f4b
c : ee040d47fe06debc914a7586cc9538b8
ref : 8488ed75124bbde4914a7586cc9538b8

not signed mul  signed
a : dc0344b8093e4d12
b : f287b6e59c811239
c : dde802f94190ecde35f19a163e5c6d02
ref : d06fb9dede11ff1735f19a163e5c6d02

not signed mul  signed
a : cb2270968919b412
b : 2ac2d555d8ace2b1
c : f72b6a83f1f01a65d5064e4ba7d56472
ref : 21ee3fd9ca9cfd16d5064e4ba7d56472

 signed mul not signed
a : 41a10583a2e62045
b : b9461472be75427c
c : edde4ebdfec7070cba589d9c31526b6c
ref : 2f7f5441a1ad2751ba589d9c31526b6c

not signed mul  signed
a : c336048664b5e3c9
b : 60f69dc11297cb25
c : e8f9b22506fe923ae7b86a1f47794f0d
ref : 49f04fe619965d5fe7b86a1f47794f0d

 signed mul not signed
a : 86dcf00d6e8af5dd
b : bccc427925b0994b
c : dc98eb508183119ed3959f8768971cbf
ref : 6375db5df00e077bd3959f8768971cbf

 signed mul not signed
a : c5a1608b5d4a4dba
b : 92831e25d31dfea6
c : ab79e15ea1d943241d23b84b535ef29c
ref : 711b41e9ff2390de1d23b84b535ef29c

 signed mul not signed
a : 954b822a71b461e3
b : aed72e5de471f8c8
c : d0ab4dc30c45585542db0093f4f36158
ref : 65f6cfed7df9ba3842db0093f4f36158

 signed mul not signed
a : 95a9a82b4226a984
b : 897f1c121c8d7f39
c : bab8726776b9addf7601ec90b6683a64
ref : 50621a92b8e057637601ec90b6683a64

 signed mul not signed
a : e20e9ac44ddd4d9b
b : dbe6f2b75c78b1b8
c : e01fd3146582fff0da51fe5b0e5ff268
ref : c22e6dd8b3604d8bda51fe5b0e5ff268

not signed mul  signed
a : 9420ea28f29c5ee5
b : 14b43729322f7d64
c : f746a2318e2d84fbfc8af1604575e274
ref : 0bfad95ac05d025ffc8af1604575e274

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/mul_sim/mul}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
not signed mul  signed
a : c0895e8112153524
b : b1f056638484d609
c : d3e365b550866c1cb5821ee953baf644
ref : 85d3bc18d50b4225b5821ee953baf644

not signed mul  signed
a : b2c2846546df998d
b : 00f3e30189375212
c : ffb66a25b0e4005dd1a443960d32f5ea
ref : 00aa4d273a1b526fd1a443960d32f5ea

not signed mul  signed
a : eaa62ad5359fdd6b
b : d7563eae81174a02
c : ee0a5c912435d0e79015bfd470dda8d6
ref : c5609b3fa54d1ae99015bfd470dda8d6

not signed mul  signed
a : 9dcc603b27f2554f
b : bf23327e1d06333a
c : b6adfb5ed524f4bd051f649646c010e6
ref : 75d12ddcf22b27f7051f649646c010e6

 signed mul not signed
a : 7bf8fdf722290d44
b : f3091ae6e59b36cb
c : f9b8c3e27ba448be89d2befd9b85dcec
ref : 75b1c1d99dcd560289d2befd9b85dcec

not signed mul  signed
a : f682e2ed14cfc129
b : b29fb665ed536cda
c : f96116510fe48a289614b306f3b2c8ea
ref : ac00ccb6fd37f7029614b306f3b2c8ea

 signed mul not signed
a : 3cf11979efbe94df
b : e8740cd02231ff44
c : fa6505e8f6011b02b178d6a2a198ac3c
ref : 37561f62e5bfafe1b178d6a2a198ac3c

 signed mul not signed
a : 2b0eed56e1f102c3
b : b3d976672779e94e
c : f331162e47bb5904ce95e4e8361d526a
ref : 1e40038529ac5bc7ce95e4e8361d526a

not signed mul  signed
a : 823f2c0449c65d93
b : 6dcb69dbacb7ca59
c : ca10f9d5bb108966bcf80b20d3e1861b
ref : 37dc63b167c853bfbcf80b20d3e1861b

not signed mul  signed
a : a3071a464a937195
b : 7bd261f702749b04
c : d30801df4f68b5b9e2f9f5b61196fd54
ref : 4eda63d651dd50bde2f9f5b61196fd54

not signed mul  signed
a : 8477e408975c9c2e
b : fea7a6fd0e41451c
c : 851e0de1e9419e9355d6ee40afe77b08
ref : 83c5b4def782e3af55d6ee40afe77b08

 signed mul not signed
a : 433567868e37901c
b : 9eb7c63ded3408da
c : e675cd970ed03b9fa86baf66098197d8
ref : 29ab351d9d07cbbba86baf66098197d8

not signed mul  signed
a : fd28e4fa3ced2b79
b : 0b940917b0bcee61
c : ffdf1d614e0ccd6a47d15c63b123f6d9
ref : 0b732678fec9bbcb47d15c63b123f6d9

not signed mul  signed
a : a863965043779186
b : 9ab488357a8c59f5
c : cb0e1fd4938d8d61a5e4f3c0944ddb3e
ref : 65c2a80a0e19e756a5e4f3c0944ddb3e

not signed mul  signed
a : c550168af622e6ec
b : d44b80a82758d14e
c : cf5503a32d5a20b37d93c956d24907e8
ref : a3a0844b54b2f2017d93c956d24907e8

 signed mul not signed
a : 070bb90ed0ca8ca1
b : cfd6c09ff33466e6
c : feacaaae0e306311fc52ef20adb67ea6
ref : 05b863bcdefaefb2fc52ef20adb67ea6

not signed mul  signed
a : c6b5f48d155a1d2a
b : 9c6de6384f75ff9e
c : dcfe48f9f8d0ff9bd5c325b73adcd5ec
ref : 796c2f324846ff39d5c325b73adcd5ec

 signed mul not signed
a : dece5ebd19452132
b : f249a4e4424fcd84
c : f410cf2d8abe9a7aa73c7e2985a827c8
ref : d2df2deaa403bbaca73c7e2985a827c8

 signed mul not signed
a : 9684e02d1444df28
b : e169b0c225b75f4b
c : ee040d47fe06debc914a7586cc9538b8
ref : 8488ed75124bbde4914a7586cc9538b8

not signed mul  signed
a : dc0344b8093e4d12
b : f287b6e59c811239
c : dde802f94190ecde35f19a163e5c6d02
ref : d06fb9dede11ff1735f19a163e5c6d02

not signed mul  signed
a : cb2270968919b412
b : 2ac2d555d8ace2b1
c : f72b6a83f1f01a65d5064e4ba7d56472
ref : 21ee3fd9ca9cfd16d5064e4ba7d56472

 signed mul not signed
a : 41a10583a2e62045
b : b9461472be75427c
c : edde4ebdfec7070cba589d9c31526b6c
ref : 2f7f5441a1ad2751ba589d9c31526b6c

not signed mul  signed
a : c336048664b5e3c9
b : 60f69dc11297cb25
c : e8f9b22506fe923ae7b86a1f47794f0d
ref : 49f04fe619965d5fe7b86a1f47794f0d

 signed mul not signed
a : 86dcf00d6e8af5dd
b : bccc427925b0994b
c : dc98eb508183119ed3959f8768971cbf
ref : 6375db5df00e077bd3959f8768971cbf

 signed mul not signed
a : c5a1608b5d4a4dba
b : 92831e25d31dfea6
c : ab79e15ea1d943241d23b84b535ef29c
ref : 711b41e9ff2390de1d23b84b535ef29c

 signed mul not signed
a : 954b822a71b461e3
b : aed72e5de471f8c8
c : d0ab4dc30c45585542db0093f4f36158
ref : 65f6cfed7df9ba3842db0093f4f36158

 signed mul not signed
a : 95a9a82b4226a984
b : 897f1c121c8d7f39
c : bab8726776b9addf7601ec90b6683a64
ref : 50621a92b8e057637601ec90b6683a64

 signed mul not signed
a : e20e9ac44ddd4d9b
b : dbe6f2b75c78b1b8
c : e01fd3146582fff0da51fe5b0e5ff268
ref : c22e6dd8b3604d8bda51fe5b0e5ff268

not signed mul  signed
a : 9420ea28f29c5ee5
b : 14b43729322f7d64
c : f746a2318e2d84fbfc8af1604575e274
ref : 0bfad95ac05d025ffc8af1604575e274

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/mul_sim/mul}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 11 20:00:34 2022...
