*$
* TPS62097
*****************************************************************************
* (C) Copyright 2015 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS62097
* Date: 19OCT2015
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS62097EVM-651
* EVM Users Guide: N/A
* Datasheet: SLVSCD6 â€“ NOV 2014
*
* Model Version: 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
******************************************************************************
.SUBCKT TPS62097_TRANS AGND AVIN EN FB MODE PG PGND PVIN SS SW VOS PARAMS: SS=0 VOUT=0 
V_Enable_V3         Enable_N59130 0  
+PULSE {SS} 1 1u 10n 10n 1000 2000
X_Enable_U11         Enable_N59050 UVLO_OUT MODE_LOGIC Enable_N59130
+  Enable_N63172 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Enable_U12         EN_LOGIC Enable_N63172 SDWN_N AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_Enable_R2         Enable_N59120 Enable_N59126  1  
C_Enable_C3         0 Enable_N59008  1n  
C_Enable_C2         0 Enable_N59126  1n  
X_Enable_U5         VIN Enable_N59008 UVLO_OUT COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_Enable_ABM1         Enable_N59120 0 VALUE { (V(UVLO_OUT) * -100m)    }
E_Enable_ABM2         Enable_N587681 0 VALUE { (V(Enable_N59126) + 2.4)    }
R_Enable_R3         Enable_N587681 Enable_N59008  1  
X_Enable_U10         HICCUP Enable_N59050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_VVIN         AVIN VIN 0Vdc
C_C4         FB VOS  25p  
C_C2         0 N14621023  1n  
X_U27         HICCUP SDWN N14620595 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_C5         CN_INT CP_INT  10n  
X_U26         N14621023 P100 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U19         N14621023 N14621013 D_D12
X_U33         N14619767 N14620061 LV_DETECTED AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U4_C1         0 U4_N20774  1n  
X_U4_U6         EN_LOGIC U4_N183070 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=100u
R_U4_R1         U4_N20768 U4_N20774  1  
E_U4_ABM6         U4_N179212 0 VALUE { IF(V(MODE)>0.5,1,0)    }
X_U4_U5         U4_N20774 EN_LOGIC BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50u
E_U4_ABM7         MODE_LOGIC 0 VALUE { IF(V(U4_N183070)>0.5,  
+ 1,0)   }
X_U4_U1         EN_LOGIC U4_N20888 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U4         EN U4_N172135 U4_N1717483 U4_N20768 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U4_V2         U4_N172135 0 2
C_U4_C6         0 U4_N182768  1n  
R_U4_R6         U4_N179212 U4_N182768  1  
X_U4_S1    U4_N20888 0 EN 0 LogicTrans_U4_S1 
V_U4_V3         U4_N1717483 0 1
X_Curr_Limit_S3    Curr_Limit_HICCUP_RESET 0 Curr_Limit_N16799204 0
+  Current_Limit_Curr_Limit_S3 
X_Curr_Limit_U613         MIN_TOFF_CL Curr_Limit_N16799236 Curr_Limit_N16799245
+  MONOPOS_PS PARAMS: PW=20n
X_Curr_Limit_U3         ISENSE_HS Curr_Limit_HSLIMIT_THRESH
+  Curr_Limit_N16799012 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_Curr_Limit_U6         Curr_Limit_N16804297 DRVL_PRE Curr_Limit_N16804285
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Curr_Limit_U622         Curr_Limit_RS_8_CYCLE Curr_Limit_N16798807
+  Curr_Limit_HICCUP_RESET OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_Curr_Limit_D14         Curr_Limit_RS_8_CYCLE Curr_Limit_N16798872 D_D1 
X_Curr_Limit_U612         Curr_Limit_N16799204 Curr_Limit_N16799210
+  Curr_Limit_N16799103 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_Curr_Limit_U4         Curr_Limit_N16799012 DRVH_PRE Curr_Limit_N16799000
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_Curr_Limit_R13         Curr_Limit_N16804285 Curr_Limit_N16804291  1  
V_Curr_Limit_V4         Curr_Limit_N16799210 0 31.5
X_Curr_Limit_U618         DRVH_PRE Curr_Limit_N16798631 Curr_Limit_N16798643
+  MONOPOS_PS PARAMS: PW=20n
E_Curr_Limit_ABM5         Curr_Limit_N167987141 0 VALUE { IF(V(VOS) < 0.6, 3,  
+ V(Curr_Limit_N16798752))   }
R_Curr_Limit_R10         Curr_Limit_N167987141 Curr_Limit_HSLIMIT_THRESH  1  
C_Curr_Limit_C11         0 Curr_Limit_N16804291  1n  
R_Curr_Limit_R5         Curr_Limit_RS_8_CYCLE Curr_Limit_N16798489  1  
R_Curr_Limit_R9         Curr_Limit_N16799000 Curr_Limit_N16799006  25  
X_Curr_Limit_U14         Curr_Limit_N16804291 Curr_Limit_N16804285 D_D12
C_Curr_Limit_C10         0 Curr_Limit_HSLIMIT_THRESH  1n  
D_Curr_Limit_D11         Curr_Limit_N16799204 Curr_Limit_N16799227 D_D1 
C_Curr_Limit_C8         0 Curr_Limit_N16799006  1n  
C_Curr_Limit_C7         0 Curr_Limit_RS_8_CYCLE  1n  
X_Curr_Limit_U12         Curr_Limit_N16799006 Curr_Limit_N16799000 D_D12
R_Curr_Limit_R11         0 Curr_Limit_N16798643  1e8  
X_Curr_Limit_U33         HICCUP LV_DETECTED Curr_Limit_N16798841 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Curr_Limit_U15         Curr_Limit_N16804291 CLIMIT_LS BUF_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_Curr_Limit_V8         Curr_Limit_N16798611 0 10
V_Curr_Limit_V5         Curr_Limit_N16798752 0 3
C_Curr_Limit_C3         0 Curr_Limit_N16799204  20n IC=0 
X_Curr_Limit_U13         Curr_Limit_N16799006 CLIMIT_HS BUF_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_Curr_Limit_V10         Curr_Limit_N16805999 0 1
G_Curr_Limit_ABMII2         0 Curr_Limit_N16798588 VALUE {
+  V(Curr_Limit_N16798631)    }
R_Curr_Limit_R12         Curr_Limit_RS_8_CYCLE Curr_Limit_N16798872  150  
X_Curr_Limit_S5    Curr_Limit_N16798640 0 Curr_Limit_N16798588 0
+  Current_Limit_Curr_Limit_S5 
X_Curr_Limit_U619         Curr_Limit_N16798588 Curr_Limit_N16798605
+  Curr_Limit_N16798489 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_Curr_Limit_R8         Curr_Limit_N16798841 Curr_Limit_N16798807  9.504k  
C_Curr_Limit_C6         0 Curr_Limit_N16798872  1n IC=0 
C_Curr_Limit_C5         0 Curr_Limit_N16798807  10n IC=0 
V_Curr_Limit_V9         Curr_Limit_N16798605 0 7.5
R_Curr_Limit_R3         HICCUP Curr_Limit_N16799103  1  
C_Curr_Limit_C4         0 HICCUP  1n  
D_Curr_Limit_D13         Curr_Limit_N16798588 Curr_Limit_N16798611 D_D1 
X_Curr_Limit_U625         CLIMIT_HS Curr_Limit_N16798872 Curr_Limit_N16798640
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_Curr_Limit_R7         0 Curr_Limit_N16799245  1e8  
V_Curr_Limit_V3         Curr_Limit_N16799227 0 33
D_Curr_Limit_D12         Curr_Limit_N16798807 Curr_Limit_N16798841 D_D1 
C_Curr_Limit_C9         0 Curr_Limit_N16798588  20n IC=0 
G_Curr_Limit_ABMII1         0 Curr_Limit_N16799204 VALUE {
+  V(Curr_Limit_N16799236)    }
X_Curr_Limit_U5         ISENSE_LS Curr_Limit_N16805999 Curr_Limit_N16804297
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U16         SS_NODE N14620061 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_GAIN1         N14621013 0 VALUE {1 * V(HS_ON)}
V_V4         N14621357 0 300m
V_VGND         GND PGND 0Vdc
R_Caprio_R3         Caprio_N35241 Caprio_N34925  1.44k  
X_Caprio_U12         Caprio_N35297 ISENSE_LS Caprio_N34919 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_Caprio_U17         Caprio_N34925 Caprio_N35241 D_D12
V_Caprio_V1         Caprio_N35297 0 1.5m
C_Caprio_C4         0 Caprio_N34925  1n  
X_Caprio_U18         DRVH_PRE DRVL_PRE Caprio_N35241 NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_Caprio_U20         DRVL_PRE Caprio_PSM_PWM_DECIDER Caprio_N34919
+  Caprio_N35169 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Caprio_U14         Caprio_N35169 DRVH_PRE CAPRIO N35275 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_Caprio_U16         MODE Caprio_PSM_PWM_DECIDER INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_Caprio_U19         Caprio_PSM_PWM_DECIDER Caprio_N34925 PAUSE AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Min_Toff_U21         Min_Toff_NCV Min_Toff_NCV_Z INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_Min_Toff_R1         Min_Toff_N01868 Min_Toff_N01782  1  
V_Min_Toff_V5         Min_Toff_N01292 0 1.2
C_Min_Toff_C4         0 Min_Toff_N01782  1n  
G_Min_Toff_ABMI1         Min_Toff_N01400 0 VALUE {  V(VOS)/210k    }
X_Min_Toff_U613         CLIMIT_HS Min_Toff_N01302 Min_Toff_N012682 MONOPOS_PS
+  PARAMS: PW=20n
E_Min_Toff_ABM1         Min_Toff_N01868 0 VALUE { IF(V(Min_Toff_N01400) <
+  (V(VIN)/2) , 1, 0)    }
X_Min_Toff_U622         MIN_TOFF_CL ABS_MIN_TOFF MIN_TOFF OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_Min_Toff_U12         Min_Toff_N01782 Min_Toff_N01768 D_D12
X_Min_Toff_U10         Min_Toff_N01284 Min_Toff_N01292 D_D12
X_Min_Toff_U24         LV_DETECTED Min_Toff_VOUT_LOW_DETECTED_Z INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Min_Toff_S1    Min_Toff_N02072 0 Min_Toff_N01284 0
+  Mintoff_Modified_Min_Toff_S1 
C_Min_Toff_C172         0 Min_Toff_N01768  1n  
X_Min_Toff_S2    Min_Toff_N01182 0 VIN Min_Toff_N01400
+  Mintoff_Modified_Min_Toff_S2 
R_Min_Toff_R272         Min_Toff_N01782 Min_Toff_N01768  3.5  
X_Min_Toff_U11         DRVL_PRE Min_Toff_N02072 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_Min_Toff_C3         Min_Toff_N01400 VIN  600f  
X_Min_Toff_U621         Min_Toff_N01782 Min_Toff_N01768 Min_Toff_TOFF_RS
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Min_Toff_U9         Min_Toff_N01314 Min_Toff_N01284 ABS_MIN_TOFF
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_Min_Toff_U31         MIN_TOFF Min_Toff_VOUT_LOW_DETECTED_Z N02334
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Min_Toff_U22         CAPRIO Min_Toff_CAPRIO_Z INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_Min_Toff_V4         Min_Toff_N01314 0 667m
C_Min_Toff_C2         0 Min_Toff_N01284  480f  
X_Min_Toff_U623         Min_Toff_TOFF_RS Min_Toff_VOUT_LOW_DETECTED_Z N02370
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_Min_Toff_R7         0 Min_Toff_N012682  1e8  
X_Min_Toff_U30         Min_Toff_VOUT_LOW_DETECTED_Z CAPRIO Min_Toff_NCV
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Min_Toff_U23         Min_Toff_N01302 Min_Toff_TOFF_RS MIN_TOFF_CL
+  Min_Toff_N01182 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
I_Min_Toff_I1         Min_Toff_N01292 Min_Toff_N01284 DC 6.4u  
X_U2_S1    U2_N37133 0 U2_N37099 0 Minton_U2_S1 
C_U2_C4         0 U2_N37447  480p  
C_U2_C2         0 U2_N37099  1.9p  
R_U2_R3         MODE U2_N37243  1k  
V_U2_V4         U2_N37411 0 667m
R_U2_R4         0 MODE  1k  
V_U2_V5         U2_N37403 0 1.2
I_U2_I1         U2_N37403 U2_N37447 DC 6.4m  
V_U2_V6         U2_N37243 0 5
C_U2_C3         0 U2_N37365  5p  
X_U2_S2    U2_N37507 0 U2_N37447 0 Minton_U2_S2 
X_U2_U9         U2_N37365 U2_N37099 MIN_TON COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U2_U11         DRVH_PRE U2_N37133 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U12         DRVH_PRE U2_N37507 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U14         VIN U2_N37099 MODE VCR
X_U2_U10         U2_N37447 U2_N37403 D_D12
X_U2_U13         U2_N37411 U2_N37447 MIN_TON_ABS COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U2_R2         SWBY4 U2_N37365  1.3MEG  
X_U7         MIN_TOFF MIN_TOFF_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U18         N14621357 VOS N14619767 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_PWR_G_C4         0 PWR_G_N228570  1n  
X_PWR_G_U9         PWR_G_N228506 PWR_G_OUT2 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_PWR_G_S1    PWR_G_N229068 0 PG 0 PG_SGND_PWR_G_S1 
R_PWR_G_R3         PWR_G_N228560 PWR_G_N228524  1  
R_PWR_G_R6         PWR_G_N2286121 PWR_G_N228540  1  
C_PWR_G_C3         0 PWR_G_N228524  1n  
R_PWR_G_R1         PWR_G_N228532 PWR_G_N228506  1.44k  
C_PWR_G_C1         0 PWR_G_N228506  1n  
X_PWR_G_U10         PWR_G_N228506 EN_LOGIC UVLO_OUT PWR_G_N229068
+  NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_PWR_G_ABM7         PWR_G_N228560 0 VALUE { (V(PWR_G_N228540)+  
+ +V(PWR_G_N228570))   }
E_PWR_G_ABM6         PWR_G_N2286121 0 VALUE { (V(INT_VREF)*-0.05*  
+ +V(PWR_G_OUT2))   }
C_PWR_G_C6         0 PWR_G_N228540  1n  
X_PWR_G_U5         FB PWR_G_N228524 PWR_G_N228532 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_PWR_G_R4         PWR_G_N2286561 PWR_G_N228570  1  
E_PWR_G_ABM4         PWR_G_N2286561 0 VALUE { MAX(V(INT_VREF)*0.95,0.76)    }
X_PWR_G_U7         PWR_G_N228506 PWR_G_N228532 D_D12
R_R12         PVIN AVIN  1m  
C_SoftStart_C5         0 INT_VREF  1n  
C_SoftStart_C4         0 SoftStart_N234793  1n  
V_SoftStart_V1         SoftStart_N234923 0 4.8
R_SoftStart_R10         SoftStart_N234997 INT_VREF  1  
C_SoftStart_C6         0 SS  100f  
G_SoftStart_ABMII1         SoftStart_N234923 SS VALUE { V(SoftStart_N234793)*8u
+     }
X_SoftStart_U8         SS SoftStart_N234923 D_D12
X_SoftStart_U9         SDWN_N SoftStart_SDWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_SoftStart_R9         SoftStart_N234793 SoftStart_N234787  1  
X_SoftStart_U10         SoftStart_SDWN HICCUP SoftStart_N234931 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_SoftStart_S1    SoftStart_N234931 0 SS 0 SoftStart_SoftStart_S1 
E_SoftStart_ABM2         SoftStart_N234997 0 VALUE { IF(V(SS)>0.8, 0.8, V(SS)) 
+    }
E_SoftStart_ABM1         SoftStart_N234787 0 VALUE { IF(V(SDWN_N) < 0.5,0,1)   
+  }
X_PWM_U805         MIN_TOFF_CL_N CLIMIT_LS SDWN PWM_N14451107 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_PWM_C1         0 PWM_HS_RST  10p  
X_PWM_U26         PWM_N14451203 MIN_TON_N MIN_TON_ABS_N PWM_N14451149
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_U804         PWM_N14451149 SDWN PWM_MIN_TOFF_CL PWM_N14450087
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_U29         PWMIN PWM_N14451107 PWM_N14450969 PWM_PWM AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_U14         HS_ON PWM_HS_ON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_PWM_U33         PWM_NCV_Z PWM_N14450203 PWM_HS_SET AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_U795         PWMIN SDWN PWM_LDRV_PBIAS PWM_LDRV_PBIASBAR
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_PWM_U798         CAPRIO SDWN PWM_N14450305 PWM_LDRV_PBIASBAR
+  PWM_DEFAULT_PATH_L OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_U22         MIN_TOFF_N PWM_PWM PWM_N14450305 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_PWM_U7         PWM_LS_ON_PRE SDWN_N PWM_PWM PWM_N14450203 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_U20         LS_ON PWM_LS_ON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_PWM_U30         LV_DETECTED PWM_CAPRIO_Z PWM_NCV AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_PWM_U15         PWM_HS_ON_N PWM_N14451311 LS_ON AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_PWM_U13         PWM_HS_ON_N PWM_N14451203 PWM_N14451355 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_U9         PWM_PWM PWM_N14451203 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_PWM_U27         PWM_N14451015 PWM_N14451107 N14451111 PWM_N14450969
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_PWM_U17         CAPRIO PWM_CAPRIO_Z INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_PWM_U21         PWM_NCV PWM_NCV_Z INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_PWM_U18         PWM_LS_SET PWM_LS_RST PWM_N14451311 PWM_LS_ON_PRE
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_PWM_R1         PWM_N14450087 PWM_HS_RST  800  
X_PWM_U19         LV_DETECTED PWM_LOW_VO_DETECT_Z INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_PWM_U800         DRVL_PRE PWM_N14451073 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=40n
X_PWM_U797         PWM_N14451355 PWM_CAPRIO_Z SDWN_N PWM_LDRV_PBIAS PWM_LS_SET
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_U8         PWM_HS_SET PWM_HS_RST HS_ON N14451199 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_PWM_U16         PWM_DEFAULT_PATH_L PWM_NCV_Z PWM_LS_RST AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_U28         PWM_N14451073 DRVL_PRE PWM_N14451015 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_U24         MIN_TOFF_CL_N PWM_MIN_TOFF_CL INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_PWM_U12         PWM_N14450087 PWM_HS_RST D_D12
V_U1_V6         U1_N362977 0 0.744
R_U1_R17         0 SWBY4  500k  
G_U1_ABMII3         U1_ISINK 0 VALUE { IF(V(MIN_TOFF_CL) > 0.5,125n,0)    }
X_U1_U3         FB U1_N364303 U1_N364355 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U1_ABM7         U1_N364947 0 VALUE { IF(V(VIN) > 4.2, ((
+  1.87525777E-02*V(VAVG)**4 - 2.20315321E-01*V(VAVG)**3 +
+  9.73431332E-01*V(VAVG)**2 - 1.85835591E-00*V(VAVG) +
+  2.38622011E-00)*V(IAVG)**6 + (-2.42326463E-01*V(VAVG)**4 +
+  2.88433195E-00*V(VAVG)**3 - 1.24787556E+01*V(VAVG)**2 + 2.24688188E+01*V(VAVG)
+  - 2.66302826E+01)*V(IAVG)**5 + ( 1.23832222E-00*V(VAVG)**4 -
+  1.49096354E+01*V(VAVG)**3 + 6.32648562E+01*V(VAVG)**2 - 1.07430368E+02*V(VAVG)
+  + 1.17442809E+02)*V(IAVG)**4 + (-3.15815548E-00*V(VAVG)**4 +
+  3.84343302E+01*V(VAVG)**3 - 1.59944993E+02*V(VAVG)**2 + 2.54791827E+02*V(VAVG)
+  - 2.56839905E+02)*V(IAVG)**3 +  
+ ( 4.21141863E-00*V(VAVG)**4 - 5.18109401E+01*V(VAVG)**3 +
+  2.11099663E+02*V(VAVG)**2 - 3.11510517E+02*V(VAVG) +
+  2.87326481E+02)*V(IAVG)**2 + (-2.82214040E-00*V(VAVG)**4 +
+  3.51128583E+01*V(VAVG)**3 - 1.39863141E+02*V(VAVG)**2 + 1.88335884E+02*V(VAVG)
+  - 1.54282979E+02)*V(IAVG) + ( 8.55038148E-01*V(VAVG)**4 -
+  1.07290366E+01*V(VAVG)**3 + 4.18267263E+01*V(VAVG)**2 - 5.13102436E+01*V(VAVG)
+  + 3.74070366E+01)),  
+ IF(V(VIN)>3.3,((-5.95742879E-01*V(VAVG)**2 + 2.15290779E-00*V(VAVG) -
+  1.23308259E-00)*V(IAVG)**6 + ( 6.74408456E-00*V(VAVG)**2 -
+  2.45596253E+01*V(VAVG) + 1.46144202E+01)*V(IAVG)**5 +
+  (-3.04809609E+01*V(VAVG)**2 + 1.11878716E+02*V(VAVG) -
+  6.91078921E+01)*V(IAVG)**4 + ( 6.97314481E+01*V(VAVG)**2 -
+  2.57918605E+02*V(VAVG) + 1.64936127E+02)*V(IAVG)**3 + 
+  (-8.38318504E+01*V(VAVG)**2 + 3.12116385E+02*V(VAVG) -
+  2.05301492E+02)*V(IAVG)**2 + ( 4.91682419E+01*V(VAVG)**2 -
+  1.83863832E+02*V(VAVG) + 1.23111866E+02)*V(IAVG) + (-1.18276918E+01*V(VAVG)**2
+  + 4.43711017E+01*V(VAVG) - 2.74731621E+01)),
+ (( 2.35063531E-03*V(VAVG) + 7.01241595E-02)*V(IAVG)**6 + (
+  1.26530954E-01*V(VAVG) - 1.11726427E-00)*V(IAVG)**5 + (-1.29454099E-00*V(VAVG)
+  + 6.56158165E-00)*V(IAVG)**4 +( 4.47455670E-00*V(VAVG) -
+  1.81521918E+01)*V(IAVG)**3 +(-7.00163936E-00*V(VAVG) +
+  2.50029059E+01)*V(IAVG)**2 + ( 5.49651495E-00*V(VAVG) -
+  1.69007772E+01)*V(IAVG) + (-2.38749773E-00*V(VAVG) + 9.16586665E-00)))) }
E_U1_ABM11         U1_N14654525 0 VALUE { IF(V(VIN)>4.2,4,  
+ 4.5)   }
C_U1_C7         0 U1_VCLAMP  1n  
E_U1_ABM3         U1_N364259 0 VALUE { IF(V(U1_VCLAMP) > 125n, 125n,  
+ IF (V(U1_VCLAMP) <-125n,  
+ -125n,V(U1_VCLAMP)))  }
R_U1_R22         U1_N14654525 U1_VCTRLM_NEW2  1  
G_U1_ABM3I1         0 U1_INNER_REF VALUE { IF((V(SDWN_N) < 0.5) |  
+ (V(MIN_TOFF_CL) > 0.5),0,  
+ V(U1_N364571))  }
R_U1_R12         U1_N364259 U1_N364601  1  
C_U1_C11         0 U1_VCTRLM_NEW1  1n  
G_U1_ABM2I1         U1_N363055 U1_N364343 VALUE { IF(V(SS_NODE)>0.5, 1.75u,
+  V(U1_VCTRLM_NEW)*1u)    }
C_U1_C1         VOS U1_INNER_FB  20p  
X_U1_U10         FB U1_N362977 U1_N362973 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_U1_C12         0 U1_VCTRLM_NEW2  1n  
X_U1_U2         U1_INNER_REF U1_INNER_FB U1_N364537 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U1_R7         0 U1_N364325  2.85k  
X_U1_U8         PAUSE P100 U1_N362997 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U7         U1_N363067 U1_N364601 SS_NODE U1_N364571 MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U1_R20         0 U1_N364635  50  
X_U1_S2    HS_ON 0 U1_N364343 U1_N364325 ErrorAmp_U1_S2 
R_U1_R8         SWBY4 U1_N364211  844.4k  
V_U1_V2         U1_N364303 0 0.76
X_U1_U1         U1_N364343 U1_N363055 D_D12
E_U1_ABM12         U1_VCTRLM_NEW 0 VALUE { IF(V(IAVG)>0.7,  
+ V(U1_VCTRLM_NEW1),  
+ V(U1_VCTRLM_NEW2) )  }
T_U1_T1         U1_N364537 0 U1_N364635 0 Z0=50 TD=300n  
R_U1_R11         U1_INNER_REF 0  550Meg  
E_U1_ABM4         U1_N363045 0 VALUE { LIMIT(((V(INT_VREF) -V(FB))*6.4u),  
+ 500n,-500n)   }
X_U1_U6         U1_INNER_REF U1_INNER_REF_CLAMP D_D12
X_U1_S3    SDWN_N 0 U1_INNER_FB U1_INNER_REF ErrorAmp_U1_S3 
X_U1_U9         0 U1_INNER_REF D_D12
X_U1_U11         U1_N364537 U1_N364635 PAUSE PWMIN MUX2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_U1_C3         U1_N364325 U1_INNER_REF  20p  
R_U1_R13         U1_VCLAMP U1_N363045  1  
R_U1_R3         U1_N364211 SW  667k  
C_U1_C9         0 U1_N363067  1n  
X_U1_U12         LV_DETECTED U1_N362997 U1_FBREF_SHORT OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U4         U1_N364355 U1_N364409 N364613 SS_NODE SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_ABM8         U1_N363023 0 VALUE { IF(V(U1_N362973) > 0.5,V(U1_VCLAMP),  
+ 125n)   }
X_U1_U5         SDWN_N U1_N364409 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U1_R6         U1_INNER_REF U1_ISINK  750k  
V_U1_V1         U1_N363055 0 15m
C_U1_C6         0 U1_N364601  1n  
X_U1_S1    U1_FBREF_SHORT 0 U1_INNER_FB U1_ISINK ErrorAmp_U1_S1 
E_U1_ABM10         U1_INNER_REF_CLAMP 0 VALUE { MIN(V(VIN),5)    }
R_U1_R15         U1_N363067 U1_N363023  1  
R_U1_R1         U1_INNER_FB U1_N364211  0.9034MEG  
R_U1_R21         U1_N364947 U1_VCTRLM_NEW1  1  
R_R17         AGND GND  1m  
R_R15         SW SW  1m  
X_U8         SDWN_N SDWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_R5         0 0  400k  
X_S11    N14620595 0 VOS 0 TPS62097_S11 
R_R18         0 EN  5meg  
R_R3         N14621013 N14621023  200k  
X_U3         MIN_TON MIN_TON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U17         MIN_TOFF_CL MIN_TOFF_CL_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U15         ABS_MIN_TOFF ABS_MIN_TOFF_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U13_D11         SW U13_N16775549 D_D1 
X_U13_U610         DRVH_PRE U13_DRVH_PRE_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U13_R2         U13_N16776721 VAVG  10k  
X_U13_S10    DRVH_PRE 0 VIN CN_INT Driver_U13_S10 
X_U13_U616         DRVL_PRE U13_DRVL_PRE_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U13_U2         U13_N16775683 U13_N16776861 DRVH_PRE AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U13_S8    U13_DRVH_PRE_N 0 VIN CP_INT Driver_U13_S8 
X_U13_S5    U13_DRVH_PRE_N 0 U13_DRVH 0 Driver_U13_S5 
C_U13_C2         0 VAVG  1n  
X_U13_S7    DRVL_PRE 0 VIN U13_DRVL Driver_U13_S7 
E_U13_E1         U13_N16776721 0 VOS 0 1
D_U13_D12         U13_N16775641 SW D_D1 
X_U13_U11         HS_ON U13_N16775683 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=8n
X_U13_S4    U13_DRVL 0 SW U13_N16775641 Driver_U13_S4 
E_U13_ABM1         U13_N16776667 0 VALUE { IF(V(DRVH_PRE) >0.5 ,  
+ V(ISENSE_HS),  
+ V(ISENSE_LS) )  }
X_U13_H1    VIN U13_N16775549 ISENSE_HS 0 Driver_U13_H1 
X_U13_S2    DRVH_PRE 0 CP_INT U13_DRVH Driver_U13_S2 
X_U13_U12         LS_ON U13_N16776555 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=8n
R_U13_R1         U13_N16776667 IAVG  10k  
X_U13_S3    U13_DRVH 0 U13_N16775549 SW Driver_U13_S3 
X_U13_S9    U13_DRVH_PRE_N 0 CN_INT 0 Driver_U13_S9 
X_U13_U1         U13_N16775683 U13_N16776861 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=6n
X_U13_U3         U13_N16776555 U13_N16775599 DRVL_PRE AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U13_C1         0 IAVG  1n  
X_U13_S6    U13_DRVL_PRE_N 0 U13_DRVL 0 Driver_U13_S6 
X_U13_H2    U13_N16775641 0 0 ISENSE_LS Driver_U13_H2 
X_U13_U4         U13_N16776555 U13_N16775599 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=6n
R_R16         GND 0  1m  
X_U9         MIN_TON_ABS MIN_TON_ABS_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
.IC         V(SS )=0.8*{SS}
.IC         V(U1_INNER_REF )={0.667*VOUT*SS}
.ENDS TPS62097_TRANS
*$
.subckt LogicTrans_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 VSWITCH Roff=100e6 Ron=400k Voff=0.2 Von=0.8
.ends LogicTrans_U4_S1
*$
.subckt Current_Limit_Curr_Limit_S3 1 2 3 4  
S_Curr_Limit_S3         3 4 1 2 _Curr_Limit_S3
RS_Curr_Limit_S3         1 2 1G
.MODEL         _Curr_Limit_S3 VSWITCH Roff=1e6 Ron=1m Voff=0.25 Von=0.75
.ends Current_Limit_Curr_Limit_S3
*$
.subckt Current_Limit_Curr_Limit_S5 1 2 3 4  
S_Curr_Limit_S5         3 4 1 2 _Curr_Limit_S5
RS_Curr_Limit_S5         1 2 1G
.MODEL         _Curr_Limit_S5 VSWITCH Roff=1e6 Ron=1m Voff=0.25 Von=0.75
.ends Current_Limit_Curr_Limit_S5
*$
.subckt Mintoff_Modified_Min_Toff_S1 1 2 3 4  
S_Min_Toff_S1         3 4 1 2 _Min_Toff_S1
RS_Min_Toff_S1         1 2 1G
.MODEL         _Min_Toff_S1 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Mintoff_Modified_Min_Toff_S1
*$
.subckt Mintoff_Modified_Min_Toff_S2 1 2 3 4  
S_Min_Toff_S2         3 4 1 2 _Min_Toff_S2
RS_Min_Toff_S2         1 2 1G
.MODEL         _Min_Toff_S2 VSWITCH Roff=10e6 Ron=1m Voff=0.2 Von=0.8
.ends Mintoff_Modified_Min_Toff_S2
*$
.subckt Minton_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=100e6 Ron=1 Voff=0.2 Von=0.8
.ends Minton_U2_S1
*$
.subckt Minton_U2_S2 1 2 3 4  
S_U2_S2         3 4 1 2 _U2_S2
RS_U2_S2         1 2 1G
.MODEL         _U2_S2 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Minton_U2_S2
*$
.subckt PG_SGND_PWR_G_S1 1 2 3 4  
S_PWR_G_S1         3 4 1 2 _PWR_G_S1
RS_PWR_G_S1         1 2 1G
.MODEL         _PWR_G_S1 VSWITCH Roff=30e6 Ron=150 Voff=0.2V Von=0.8
.ends PG_SGND_PWR_G_S1
*$
.subckt SoftStart_SoftStart_S1 1 2 3 4  
S_SoftStart_S1         3 4 1 2 _SoftStart_S1
RS_SoftStart_S1         1 2 1G
.MODEL         _SoftStart_S1 VSWITCH Roff=1e9 Ron=10 Voff=0.2 Von=0.8
.ends SoftStart_SoftStart_S1
*$
.subckt ErrorAmp_U1_S2 1 2 3 4  
S_U1_S2         3 4 1 2 _U1_S2
RS_U1_S2         1 2 1G
.MODEL         _U1_S2 VSWITCH Roff=100e6 Ron=1m Voff=0.4V Von=0.8V
.ends ErrorAmp_U1_S2
*$
.subckt ErrorAmp_U1_S3 1 2 3 4  
S_U1_S3         3 4 1 2 _U1_S3
RS_U1_S3         1 2 1G
.MODEL         _U1_S3 VSWITCH Roff=1 Ron=10G Voff=0.2V Von=0.9V
.ends ErrorAmp_U1_S3
*$
.subckt ErrorAmp_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=1000e6 Ron=1 Voff=0.4V Von=0.8V
.ends ErrorAmp_U1_S1
*$
.subckt TPS62097_S11 1 2 3 4  
S_S11         3 4 1 2 _S11
RS_S11         1 2 1G
.MODEL         _S11 VSWITCH Roff=100e6 Ron=150 Voff=0.2 Von=0.8
.ends TPS62097_S11
*$
.subckt Driver_U13_S10 1 2 3 4  
S_U13_S10         3 4 1 2 _U13_S10
RS_U13_S10         1 2 1G
.MODEL         _U13_S10 VSWITCH Roff=1e6 Ron=1 Voff=0.2 Von=0.8
.ends Driver_U13_S10
*$
.subckt Driver_U13_S8 1 2 3 4  
S_U13_S8         3 4 1 2 _U13_S8
RS_U13_S8         1 2 1G
.MODEL         _U13_S8 VSWITCH Roff=1e6 Ron=1 Voff=0.2 Von=0.8
.ends Driver_U13_S8
*$
.subckt Driver_U13_S5 1 2 3 4  
S_U13_S5         3 4 1 2 _U13_S5
RS_U13_S5         1 2 1G
.MODEL         _U13_S5 VSWITCH Roff=1e6 Ron=1 Voff=0.2 Von=0.8
.ends Driver_U13_S5
*$
.subckt Driver_U13_S7 1 2 3 4  
S_U13_S7         3 4 1 2 _U13_S7
RS_U13_S7         1 2 1G
.MODEL         _U13_S7 VSWITCH Roff=1e6 Ron=1 Voff=0.2 Von=0.8
.ends Driver_U13_S7
*$
.subckt Driver_U13_S4 1 2 3 4  
S_U13_S4         3 4 1 2 _U13_S4
RS_U13_S4         1 2 1G
.MODEL         _U13_S4 VSWITCH Roff=10e6 Ron=40m Voff=0.2 Von=0.8
.ends Driver_U13_S4
*$
.subckt Driver_U13_H1 1 2 3 4  
H_U13_H1         3 4 VH_U13_H1 1
VH_U13_H1         1 2 0V
.ends Driver_U13_H1
*$
.subckt Driver_U13_S2 1 2 3 4  
S_U13_S2         3 4 1 2 _U13_S2
RS_U13_S2         1 2 1G
.MODEL         _U13_S2 VSWITCH Roff=1e6 Ron=1 Voff=0.2 Von=0.8
.ends Driver_U13_S2
*$
.subckt Driver_U13_S3 1 2 3 4  
S_U13_S3         3 4 1 2 _U13_S3
RS_U13_S3         1 2 1G
.MODEL         _U13_S3 VSWITCH Roff=10e6 Ron=40m Voff=0.2 Von=0.8
.ends Driver_U13_S3
*$
.subckt Driver_U13_S9 1 2 3 4  
S_U13_S9         3 4 1 2 _U13_S9
RS_U13_S9         1 2 1G
.MODEL         _U13_S9 VSWITCH Roff=1e6 Ron=1 Voff=0.2 Von=0.8
.ends Driver_U13_S9
*$
.subckt Driver_U13_S6 1 2 3 4  
S_U13_S6         3 4 1 2 _U13_S6
RS_U13_S6         1 2 1G
.MODEL         _U13_S6 VSWITCH Roff=1e6 Ron=1 Voff=0.2 Von=0.8
.ends Driver_U13_S6
*$
.subckt Driver_U13_H2 1 2 3 4  
H_U13_H2         3 4 VH_U13_H2 1
VH_U13_H2         1 2 0V
.ends Driver_U13_H2
*$
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
*$
.SUBCKT D_D12 1 2
D1 1 2 DD1
.MODEL DD1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
.ENDS D_D12
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5.0n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT MONOPOS_PS in Q Qn PARAMS: PW=1u 
VS VSUP 0 DC 1
GIN VSUP YA VALUE={IF(V(IN)>0.5, V(VSUP)/1000K, 0)}
GDIS YA 0 VALUE={IF(V(IN)>0.5,0, V(YA)/1m)}
CIN YA 0 1n IC=0
RIN YA 0 1e11
EABM1 YTD 0 VALUE={IF(V(YA)> {PW*1000}, 1, 0)}
RYTD YTD 0 1e11
EXOR P 0 VALUE={IF(V(YTD) > 0.5 ^ V(IN) > .5, 1, 0)}
ROUTpp2 P 0 1e11
EAND1 Q1 0 VALUE={ IF(V(P)>0.5 & V(IN)>0.5, 1, 0)}
Ro1 Q1 Q 1m
Co1 Q 0 1p
ROUT2 Q 0 1e11
EAND2 Qn1 0 VALUE={ IF(V(Q)>0.5, 0, 1)}
Ro2 Qn1 Qn 1m
Co2 Qn 0 1p
ROUT4 Qn 0 1e11
.ENDS MONOPOS_PS
*$
.SUBCKT VCR 1 2 4
ERES   1  3  VALUE {(IF( V(4)> 2.48, (842k*I(VSENSE)),(IF( V(4) < 10m , (1052k*I(VSENSE)) ,
+ ((((-44934*V(4)*V(4))+(212537*V(4))-249917)*1E3)*I(VSENSE))))))}
VSENSE 3  2  DC 0V
.ENDS VCR
*$
.SUBCKT LDCR 1 2 PARAMS: L=1u DCR=20m
L1 1 INT1 {L}
R1 INT1 2 {DCR}
.ENDS LDCR
*$
.SUBCKT CESR 1 2 PARAMS: C=10u ESR=2m ESL=1n
C1 1 INT1 {C}
R1 INT1 INT2 {ESR}
L1 INT2 2 {ESL}
.ENDS CESR
*$
