/***************************************************************************
 * Copyright (C) 2016 Broadcom.  The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 * This program is the proprietary software of Broadcom and/or its licensors,
 * and may only be used, duplicated, modified or distributed pursuant to the terms and
 * conditions of a separate, written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 * no license (express or implied), right to use, or waiver of any kind with respect to the
 * Software, and Broadcom expressly reserves all rights in and to the Software and all
 * intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 * secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 * AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 * THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 * OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 * LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 * OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 * USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 * LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 * EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 * USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 * ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 * LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 * ANY LIMITED REMEDY.
 *
* Module Description:
*
***************************************************************************/
/***************************************************************
*
* This file is auto-generated by generate_chp_pwr.pl, based on
* bchp_pwr_resources.txt.
*
* This file contains a coded representation of power resource
* nodes and their dependencies.
*
***************************************************************/

#include "bchp_pwr.h"
#include "bchp_pwr_resources.h"
#include "bchp_pwr_resources_priv.h"

/* Resource definitions */
const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD,
    BDBG_STRING("AVD")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD0,
    BDBG_STRING("AVD0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD1,
    BDBG_STRING("AVD1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD2,
    BDBG_STRING("AVD2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD0_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD0_CLK,
    BDBG_STRING("AVD0_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD0_PWR[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD0_PWR,
    BDBG_STRING("AVD0_PWR")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD1_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD1_CLK,
    BDBG_STRING("AVD1_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD1_PWR[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD1_PWR,
    BDBG_STRING("AVD1_PWR")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD2_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD2_CLK,
    BDBG_STRING("AVD2_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AVD2_PWR[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AVD2_PWR,
    BDBG_STRING("AVD2_PWR")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VICE[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VICE,
    BDBG_STRING("VICE")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VICE0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VICE0,
    BDBG_STRING("VICE0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VICE1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VICE1,
    BDBG_STRING("VICE1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VICE0_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VICE0_CLK,
    BDBG_STRING("VICE0_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VICE0_PWR[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VICE0_PWR,
    BDBG_STRING("VICE0_PWR")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VICE1_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VICE1_CLK,
    BDBG_STRING("VICE1_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VICE1_PWR[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VICE1_PWR,
    BDBG_STRING("VICE1_PWR")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AUD_AIO[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AUD_AIO,
    BDBG_STRING("AUD_AIO")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AUD_DAC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AUD_DAC,
    BDBG_STRING("AUD_DAC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RAAGA[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RAAGA,
    BDBG_STRING("RAAGA")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RAAGA0_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RAAGA0_CLK,
    BDBG_STRING("RAAGA0_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RAAGA0_DSP[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RAAGA0_DSP,
    BDBG_STRING("RAAGA0_DSP")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RAAGA0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RAAGA0_SRAM,
    BDBG_STRING("RAAGA0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RAAGA1_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RAAGA1_CLK,
    BDBG_STRING("RAAGA1_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RAAGA1_DSP[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RAAGA1_DSP,
    BDBG_STRING("RAAGA1_DSP")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RAAGA1_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RAAGA1_SRAM,
    BDBG_STRING("RAAGA1_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC,
    BDBG_STRING("VDC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_BVN[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_BVN,
    BDBG_STRING("BVN")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_DAC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_DAC,
    BDBG_STRING("VDC_DAC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_VEC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_VEC,
    BDBG_STRING("VDC_VEC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_656_OUT[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_656_OUT,
    BDBG_STRING("VDC_656_OUT")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_STG0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_STG0,
    BDBG_STRING("VDC_STG0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_STG1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_STG1,
    BDBG_STRING("VDC_STG1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_STG2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_STG2,
    BDBG_STRING("VDC_STG2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_STG3[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_STG3,
    BDBG_STRING("VDC_STG3")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_STG4[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_STG4,
    BDBG_STRING("VDC_STG4")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_STG5[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_STG5,
    BDBG_STRING("VDC_STG5")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_HDMI_TX_PHY0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_HDMI_TX_PHY0,
    BDBG_STRING("VDC_HDMI_TX_PHY0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_VDC_HDMI_RX_CLK0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_VDC_HDMI_RX_CLK0,
    BDBG_STRING("VDC_HDMI_RX_CLK0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT,
    BDBG_STRING("XPT")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_PARSER[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_PARSER,
    BDBG_STRING("XPT_PARSER")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_PLAYBACK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_PLAYBACK,
    BDBG_STRING("XPT_PLAYBACK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_RAVE[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_RAVE,
    BDBG_STRING("XPT_RAVE")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_PACKETSUB[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_PACKETSUB,
    BDBG_STRING("XPT_PACKETSUB")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_REMUX[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_REMUX,
    BDBG_STRING("XPT_REMUX")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_WAKEUP[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_WAKEUP,
    BDBG_STRING("XPT_WAKEUP")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_XPT_XMEMIF[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_XPT_XMEMIF,
    BDBG_STRING("XPT_XMEMIF")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_TX[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_TX,
    BDBG_STRING("HDMI_TX")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_TX_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_TX_CLK,
    BDBG_STRING("HDMI_TX_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_TX_PHY[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_TX_PHY,
    BDBG_STRING("HDMI_TX_PHY")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_RX[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_RX,
    BDBG_STRING("HDMI_RX")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_RX0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_RX0,
    BDBG_STRING("HDMI_RX0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_RX0_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_RX0_CLK,
    BDBG_STRING("HDMI_RX0_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HDMI_RX0_PHY[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HDMI_RX0_PHY,
    BDBG_STRING("HDMI_RX0_PHY")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC,
    BDBG_STRING("M2MC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC0,
    BDBG_STRING("M2MC0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC1,
    BDBG_STRING("M2MC1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC_SRAM,
    BDBG_STRING("M2MC_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC0_SRAM,
    BDBG_STRING("M2MC0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_M2MC1_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_M2MC1_SRAM,
    BDBG_STRING("M2MC1_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_GRAPHICS3D[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_GRAPHICS3D,
    BDBG_STRING("GRAPHICS3D")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_GRAPHICS3D_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_GRAPHICS3D_SRAM,
    BDBG_STRING("GRAPHICS3D_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HSM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_HSM,
    BDBG_STRING("HSM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DMA[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_DMA,
    BDBG_STRING("DMA")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SMARTCARD[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SMARTCARD,
    BDBG_STRING("SMARTCARD")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SMARTCARD0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SMARTCARD0,
    BDBG_STRING("SMARTCARD0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SMARTCARD1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SMARTCARD1,
    BDBG_STRING("SMARTCARD1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_TEMP_MONITOR[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_TEMP_MONITOR,
    BDBG_STRING("TEMP_MONITOR")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SID[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SID,
    BDBG_STRING("SID")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SID_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SID_SRAM,
    BDBG_STRING("SID_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RFM[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RFM,
    BDBG_STRING("RFM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_RFM_PHY[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_RFM_PHY,
    BDBG_STRING("RFM_PHY")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AUD_PLL0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AUD_PLL0,
    BDBG_STRING("AUD_PLL0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AUD_PLL1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AUD_PLL1,
    BDBG_STRING("AUD_PLL1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_AUD_PLL2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_AUD_PLL2,
    BDBG_STRING("AUD_PLL2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_BINT_OPEN[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_BINT_OPEN,
    BDBG_STRING("BINT_OPEN")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_MAGNUM_CONTROLLED[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_MAGNUM_CONTROLLED,
    BDBG_STRING("MAGNUM_CONTROLLED")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_SECURE_ACCESS[] = {{
    BCHP_PWR_P_ResourceType_eNonLeaf,
    BCHP_PWR_RESOURCE_SECURE_ACCESS,
    BDBG_STRING("SECURE_ACCESS")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD0_GISB_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HVD0_GISB_CLK,
    BDBG_STRING("HW_HVD0_GISB_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD0_SCB_54_108_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HVD0_SCB_54_108_CLK,
    BDBG_STRING("HW_HVD0_SCB_54_108_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HVD0_SRAM,
    BDBG_STRING("HW_HVD0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD1_GISB_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HVD1_GISB_CLK,
    BDBG_STRING("HW_HVD1_GISB_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD1_54_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HVD1_54_CLK,
    BDBG_STRING("HW_HVD1_54_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD1_SCB_108_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HVD1_SCB_108_CLK,
    BDBG_STRING("HW_HVD1_SCB_108_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD1_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HVD1_SRAM,
    BDBG_STRING("HW_HVD1_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD2_GISB_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HVD2_GISB_CLK,
    BDBG_STRING("HW_HVD2_GISB_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD2_SCB_54_108_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HVD2_SCB_54_108_CLK,
    BDBG_STRING("HW_HVD2_SCB_54_108_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD2_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HVD2_SRAM,
    BDBG_STRING("HW_HVD2_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VICE0_GISB_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VICE0_GISB_CLK,
    BDBG_STRING("HW_VICE0_GISB_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VICE0_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VICE0_CLK,
    BDBG_STRING("HW_VICE0_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VICE0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VICE0_SRAM,
    BDBG_STRING("HW_VICE0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VICE1_GISB_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VICE1_GISB_CLK,
    BDBG_STRING("HW_VICE1_GISB_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VICE1_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VICE1_CLK,
    BDBG_STRING("HW_VICE1_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VICE1_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VICE1_SRAM,
    BDBG_STRING("HW_VICE1_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AIO_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_AIO_SRAM,
    BDBG_STRING("HW_AIO_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA0_GISB_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_RAAGA0_GISB_CLK,
    BDBG_STRING("HW_RAAGA0_GISB_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA0_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_RAAGA0_CLK,
    BDBG_STRING("HW_RAAGA0_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VEC_108[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VEC_108,
    BDBG_STRING("HW_VEC_108")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_RAAGA0_SRAM,
    BDBG_STRING("HW_RAAGA0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA1_GISB_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_RAAGA1_GISB_CLK,
    BDBG_STRING("HW_RAAGA1_GISB_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA1_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_RAAGA1_CLK,
    BDBG_STRING("HW_RAAGA1_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA1_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_RAAGA1_SRAM,
    BDBG_STRING("HW_RAAGA1_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_BVN[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_BVN,
    BDBG_STRING("HW_BVN")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_BVN_BVB_GISB[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_BVN_BVB_GISB,
    BDBG_STRING("HW_BVN_BVB_GISB")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_BVN_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_BVN_SRAM,
    BDBG_STRING("HW_BVN_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VDC_DAC[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VDC_DAC,
    BDBG_STRING("HW_VDC_DAC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VEC_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_VEC_SRAM,
    BDBG_STRING("HW_VEC_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_RX0_CLK[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HDMI_RX0_CLK,
    BDBG_STRING("HW_HDMI_RX0_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_XPT_RMX[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_XPT_RMX,
    BDBG_STRING("HW_XPT_RMX")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_XPT_CORE_GISB[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_XPT_CORE_GISB,
    BDBG_STRING("HW_XPT_CORE_GISB")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_XPT_XMEMIF[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_XPT_XMEMIF,
    BDBG_STRING("HW_XPT_XMEMIF")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SECTOP_XPT[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_SECTOP_XPT,
    BDBG_STRING("HW_SECTOP_XPT")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_XPT_WAKEUP[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_XPT_WAKEUP,
    BDBG_STRING("HW_XPT_WAKEUP")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_TX_108M[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HDMI_TX_108M,
    BDBG_STRING("HW_HDMI_TX_108M")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_RX0_RBUS[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HDMI_RX0_RBUS,
    BDBG_STRING("HW_HDMI_RX0_RBUS")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_RX0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_HDMI_RX0_SRAM,
    BDBG_STRING("HW_HDMI_RX0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_M2MC0_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_M2MC0_SRAM,
    BDBG_STRING("HW_M2MC0_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_M2MC1_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_M2MC1_SRAM,
    BDBG_STRING("HW_M2MC1_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_V3D_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_V3D_SRAM,
    BDBG_STRING("HW_V3D_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_TEMP_MONITOR[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_TEMP_MONITOR,
    BDBG_STRING("HW_TEMP_MONITOR")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SID_SRAM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_SID_SRAM,
    BDBG_STRING("HW_SID_SRAM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RFM[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_RFM,
    BDBG_STRING("HW_RFM")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_HVD[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_HVD,
    BDBG_STRING("HW_PLL_HVD")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_VCXO_PLL0,
    BDBG_STRING("HW_PLL_VCXO_PLL0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_VCXO_PLL1,
    BDBG_STRING("HW_PLL_VCXO_PLL1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_VCXO_PLL2,
    BDBG_STRING("HW_PLL_VCXO_PLL2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_SCD0[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_SCD0,
    BDBG_STRING("HW_PLL_SCD0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_SCD1[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_SCD1,
    BDBG_STRING("HW_PLL_SCD1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_RAAGA[] = {{
    BCHP_PWR_P_ResourceType_eLeaf,
    BCHP_PWR_HW_PLL_RAAGA,
    BDBG_STRING("HW_PLL_RAAGA")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD0_CORE_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HVD0_CORE_CLK,
    BDBG_STRING("HW_HVD0_CORE_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD0_CPU_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HVD0_CPU_CLK,
    BDBG_STRING("HW_HVD0_CPU_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD1_CORE_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HVD1_CORE_CLK,
    BDBG_STRING("HW_HVD1_CORE_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD1_CPU_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HVD1_CPU_CLK,
    BDBG_STRING("HW_HVD1_CPU_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD2_CORE_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HVD2_CORE_CLK,
    BDBG_STRING("HW_HVD2_CORE_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HVD2_CPU_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HVD2_CPU_CLK,
    BDBG_STRING("HW_HVD2_CPU_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VICE0_CORE_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_VICE0_CORE_CLK,
    BDBG_STRING("HW_VICE0_CORE_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VICE1_CORE_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_VICE1_CORE_CLK,
    BDBG_STRING("HW_VICE1_CORE_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AIO[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_AIO,
    BDBG_STRING("HW_AIO")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA0_DSP[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_RAAGA0_DSP,
    BDBG_STRING("HW_RAAGA0_DSP")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AUD_DAC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_AUD_DAC,
    BDBG_STRING("HW_AUD_DAC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RAAGA1_DSP[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_RAAGA1_DSP,
    BDBG_STRING("HW_RAAGA1_DSP")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VEC[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_VEC,
    BDBG_STRING("HW_VEC")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_VDC_656_OUT[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_VDC_656_OUT,
    BDBG_STRING("HW_VDC_656_OUT")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_TX0_PHY[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HDMI_TX0_PHY,
    BDBG_STRING("HW_HDMI_TX0_PHY")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_TX_CLK[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HDMI_TX_CLK,
    BDBG_STRING("HW_HDMI_TX_CLK")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_HDMI_RX0_PHY[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_HDMI_RX0_PHY,
    BDBG_STRING("HW_HDMI_RX0_PHY")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_M2MC0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_M2MC0,
    BDBG_STRING("HW_M2MC0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_M2MC1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_M2MC1,
    BDBG_STRING("HW_M2MC1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_V3D[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_V3D,
    BDBG_STRING("HW_V3D")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SCD0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_SCD0,
    BDBG_STRING("HW_SCD0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SCD1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_SCD1,
    BDBG_STRING("HW_SCD1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_SID[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_SID,
    BDBG_STRING("HW_SID")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_RFM_PHY[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_RFM_PHY,
    BDBG_STRING("HW_RFM_PHY")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_HVD_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_HVD_CH0,
    BDBG_STRING("HW_PLL_HVD_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_HVD_CH1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_HVD_CH1,
    BDBG_STRING("HW_PLL_HVD_CH1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_HVD_CH2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_HVD_CH2,
    BDBG_STRING("HW_PLL_HVD_CH2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_HVD_CH3[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_HVD_CH3,
    BDBG_STRING("HW_PLL_HVD_CH3")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AUD_PLL0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_AUD_PLL0,
    BDBG_STRING("HW_AUD_PLL0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AUD_PLL1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_AUD_PLL1,
    BDBG_STRING("HW_AUD_PLL1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_AUD_PLL2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_AUD_PLL2,
    BDBG_STRING("HW_AUD_PLL2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL0_CH0,
    BDBG_STRING("HW_PLL_VCXO_PLL0_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL0_CH2,
    BDBG_STRING("HW_PLL_VCXO_PLL0_CH2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL1_CH0,
    BDBG_STRING("HW_PLL_VCXO_PLL1_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL1_CH2,
    BDBG_STRING("HW_PLL_VCXO_PLL1_CH2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL2_CH0,
    BDBG_STRING("HW_PLL_VCXO_PLL2_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2_CH2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_VCXO_PLL2_CH2,
    BDBG_STRING("HW_PLL_VCXO_PLL2_CH2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_MOCA_CH3[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_MOCA_CH3,
    BDBG_STRING("HW_PLL_MOCA_CH3")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_MOCA_CH4[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_MOCA_CH4,
    BDBG_STRING("HW_PLL_MOCA_CH4")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_SCD0_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_SCD0_CH0,
    BDBG_STRING("HW_PLL_SCD0_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_SCD1_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_SCD1_CH0,
    BDBG_STRING("HW_PLL_SCD1_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH0[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_RAAGA_PLL_CH0,
    BDBG_STRING("HW_PLL_RAAGA_PLL_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH1[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_RAAGA_PLL_CH1,
    BDBG_STRING("HW_PLL_RAAGA_PLL_CH1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH3[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_RAAGA_PLL_CH3,
    BDBG_STRING("HW_PLL_RAAGA_PLL_CH3")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH2[] = {{
    BCHP_PWR_P_ResourceType_eNonLeafHw,
    BCHP_PWR_HW_PLL_RAAGA_PLL_CH2,
    BDBG_STRING("HW_PLL_RAAGA_PLL_CH2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_HVD_CH0[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_HVD_CH0,
    BDBG_STRING("DV_PLL_HVD_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_HVD_CH1[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_HVD_CH1,
    BDBG_STRING("DV_PLL_HVD_CH1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_HVD_CH2[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_HVD_CH2,
    BDBG_STRING("DV_PLL_HVD_CH2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_HVD_CH3[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_HVD_CH3,
    BDBG_STRING("DV_PLL_HVD_CH3")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_MOCA_CH3[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_MOCA_CH3,
    BDBG_STRING("DV_PLL_MOCA_CH3")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_MOCA_CH4[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_MOCA_CH4,
    BDBG_STRING("DV_PLL_MOCA_CH4")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_RAAGA_PLL_CH0[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_RAAGA_PLL_CH0,
    BDBG_STRING("DV_PLL_RAAGA_PLL_CH0")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_RAAGA_PLL_CH1[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_RAAGA_PLL_CH1,
    BDBG_STRING("DV_PLL_RAAGA_PLL_CH1")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_RAAGA_PLL_CH2[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_RAAGA_PLL_CH2,
    BDBG_STRING("DV_PLL_RAAGA_PLL_CH2")
}};

const BCHP_PWR_P_Resource BCHP_PWR_P_Resource_DV_PLL_RAAGA_PLL_CH3[] = {{
    BCHP_PWR_P_ResourceType_eDiv,
    BCHP_PWR_DV_PLL_RAAGA_PLL_CH3,
    BDBG_STRING("DV_PLL_RAAGA_PLL_CH3")
}};

/* List of resources */
const BCHP_PWR_P_Resource* const BCHP_PWR_P_ResourceList[BCHP_PWR_P_NUM_ALLNODES] = {
    BCHP_PWR_P_Resource_AVD,
    BCHP_PWR_P_Resource_AVD0,
    BCHP_PWR_P_Resource_AVD1,
    BCHP_PWR_P_Resource_AVD2,
    BCHP_PWR_P_Resource_AVD0_CLK,
    BCHP_PWR_P_Resource_AVD0_PWR,
    BCHP_PWR_P_Resource_AVD1_CLK,
    BCHP_PWR_P_Resource_AVD1_PWR,
    BCHP_PWR_P_Resource_AVD2_CLK,
    BCHP_PWR_P_Resource_AVD2_PWR,
    BCHP_PWR_P_Resource_VICE,
    BCHP_PWR_P_Resource_VICE0,
    BCHP_PWR_P_Resource_VICE1,
    BCHP_PWR_P_Resource_VICE0_CLK,
    BCHP_PWR_P_Resource_VICE0_PWR,
    BCHP_PWR_P_Resource_VICE1_CLK,
    BCHP_PWR_P_Resource_VICE1_PWR,
    BCHP_PWR_P_Resource_AUD_AIO,
    BCHP_PWR_P_Resource_AUD_DAC,
    BCHP_PWR_P_Resource_RAAGA,
    BCHP_PWR_P_Resource_RAAGA0_CLK,
    BCHP_PWR_P_Resource_RAAGA0_DSP,
    BCHP_PWR_P_Resource_RAAGA0_SRAM,
    BCHP_PWR_P_Resource_RAAGA1_CLK,
    BCHP_PWR_P_Resource_RAAGA1_DSP,
    BCHP_PWR_P_Resource_RAAGA1_SRAM,
    BCHP_PWR_P_Resource_VDC,
    BCHP_PWR_P_Resource_BVN,
    BCHP_PWR_P_Resource_VDC_DAC,
    BCHP_PWR_P_Resource_VDC_VEC,
    BCHP_PWR_P_Resource_VDC_656_OUT,
    BCHP_PWR_P_Resource_VDC_STG0,
    BCHP_PWR_P_Resource_VDC_STG1,
    BCHP_PWR_P_Resource_VDC_STG2,
    BCHP_PWR_P_Resource_VDC_STG3,
    BCHP_PWR_P_Resource_VDC_STG4,
    BCHP_PWR_P_Resource_VDC_STG5,
    BCHP_PWR_P_Resource_VDC_HDMI_TX_PHY0,
    BCHP_PWR_P_Resource_VDC_HDMI_RX_CLK0,
    BCHP_PWR_P_Resource_XPT,
    BCHP_PWR_P_Resource_XPT_PARSER,
    BCHP_PWR_P_Resource_XPT_PLAYBACK,
    BCHP_PWR_P_Resource_XPT_RAVE,
    BCHP_PWR_P_Resource_XPT_PACKETSUB,
    BCHP_PWR_P_Resource_XPT_REMUX,
    BCHP_PWR_P_Resource_XPT_WAKEUP,
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    BCHP_PWR_P_Resource_HDMI_TX,
    BCHP_PWR_P_Resource_HDMI_TX_CLK,
    BCHP_PWR_P_Resource_HDMI_TX_PHY,
    BCHP_PWR_P_Resource_HDMI_RX,
    BCHP_PWR_P_Resource_HDMI_RX0,
    BCHP_PWR_P_Resource_HDMI_RX0_CLK,
    BCHP_PWR_P_Resource_HDMI_RX0_PHY,
    BCHP_PWR_P_Resource_M2MC,
    BCHP_PWR_P_Resource_M2MC0,
    BCHP_PWR_P_Resource_M2MC1,
    BCHP_PWR_P_Resource_M2MC_SRAM,
    BCHP_PWR_P_Resource_M2MC0_SRAM,
    BCHP_PWR_P_Resource_M2MC1_SRAM,
    BCHP_PWR_P_Resource_GRAPHICS3D,
    BCHP_PWR_P_Resource_GRAPHICS3D_SRAM,
    BCHP_PWR_P_Resource_HSM,
    BCHP_PWR_P_Resource_DMA,
    BCHP_PWR_P_Resource_SMARTCARD,
    BCHP_PWR_P_Resource_SMARTCARD0,
    BCHP_PWR_P_Resource_SMARTCARD1,
    BCHP_PWR_P_Resource_TEMP_MONITOR,
    BCHP_PWR_P_Resource_SID,
    BCHP_PWR_P_Resource_SID_SRAM,
    BCHP_PWR_P_Resource_RFM,
    BCHP_PWR_P_Resource_RFM_PHY,
    BCHP_PWR_P_Resource_AUD_PLL0,
    BCHP_PWR_P_Resource_AUD_PLL1,
    BCHP_PWR_P_Resource_AUD_PLL2,
    BCHP_PWR_P_Resource_BINT_OPEN,
    BCHP_PWR_P_Resource_MAGNUM_CONTROLLED,
    BCHP_PWR_P_Resource_SECURE_ACCESS,
    BCHP_PWR_P_Resource_HW_HVD0_CORE_CLK,
    BCHP_PWR_P_Resource_HW_HVD0_CPU_CLK,
    BCHP_PWR_P_Resource_HW_HVD0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_HVD0_SCB_54_108_CLK,
    BCHP_PWR_P_Resource_HW_HVD0_SRAM,
    BCHP_PWR_P_Resource_HW_HVD1_CORE_CLK,
    BCHP_PWR_P_Resource_HW_HVD1_CPU_CLK,
    BCHP_PWR_P_Resource_HW_HVD1_GISB_CLK,
    BCHP_PWR_P_Resource_HW_HVD1_54_CLK,
    BCHP_PWR_P_Resource_HW_HVD1_SCB_108_CLK,
    BCHP_PWR_P_Resource_HW_HVD1_SRAM,
    BCHP_PWR_P_Resource_HW_HVD2_CORE_CLK,
    BCHP_PWR_P_Resource_HW_HVD2_CPU_CLK,
    BCHP_PWR_P_Resource_HW_HVD2_GISB_CLK,
    BCHP_PWR_P_Resource_HW_HVD2_SCB_54_108_CLK,
    BCHP_PWR_P_Resource_HW_HVD2_SRAM,
    BCHP_PWR_P_Resource_HW_VICE0_CORE_CLK,
    BCHP_PWR_P_Resource_HW_VICE0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_VICE0_CLK,
    BCHP_PWR_P_Resource_HW_VICE0_SRAM,
    BCHP_PWR_P_Resource_HW_VICE1_CORE_CLK,
    BCHP_PWR_P_Resource_HW_VICE1_GISB_CLK,
    BCHP_PWR_P_Resource_HW_VICE1_CLK,
    BCHP_PWR_P_Resource_HW_VICE1_SRAM,
    BCHP_PWR_P_Resource_HW_AIO,
    BCHP_PWR_P_Resource_HW_AIO_SRAM,
    BCHP_PWR_P_Resource_HW_RAAGA0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_DSP,
    BCHP_PWR_P_Resource_HW_VEC_108,
    BCHP_PWR_P_Resource_HW_AUD_DAC,
    BCHP_PWR_P_Resource_HW_RAAGA0_SRAM,
    BCHP_PWR_P_Resource_HW_RAAGA1_GISB_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA1_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA1_DSP,
    BCHP_PWR_P_Resource_HW_RAAGA1_SRAM,
    BCHP_PWR_P_Resource_HW_BVN,
    BCHP_PWR_P_Resource_HW_BVN_BVB_GISB,
    BCHP_PWR_P_Resource_HW_BVN_SRAM,
    BCHP_PWR_P_Resource_HW_VDC_DAC,
    BCHP_PWR_P_Resource_HW_VEC,
    BCHP_PWR_P_Resource_HW_VEC_SRAM,
    BCHP_PWR_P_Resource_HW_VDC_656_OUT,
    BCHP_PWR_P_Resource_HW_HDMI_TX0_PHY,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_CLK,
    BCHP_PWR_P_Resource_HW_XPT_RMX,
    BCHP_PWR_P_Resource_HW_XPT_CORE_GISB,
    BCHP_PWR_P_Resource_HW_XPT_XMEMIF,
    BCHP_PWR_P_Resource_HW_SECTOP_XPT,
    BCHP_PWR_P_Resource_HW_XPT_WAKEUP,
    BCHP_PWR_P_Resource_HW_HDMI_TX_CLK,
    BCHP_PWR_P_Resource_HW_HDMI_TX_108M,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_RBUS,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_PHY,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_SRAM,
    BCHP_PWR_P_Resource_HW_M2MC0,
    BCHP_PWR_P_Resource_HW_M2MC1,
    BCHP_PWR_P_Resource_HW_M2MC0_SRAM,
    BCHP_PWR_P_Resource_HW_M2MC1_SRAM,
    BCHP_PWR_P_Resource_HW_V3D,
    BCHP_PWR_P_Resource_HW_V3D_SRAM,
    BCHP_PWR_P_Resource_HW_SCD0,
    BCHP_PWR_P_Resource_HW_SCD1,
    BCHP_PWR_P_Resource_HW_TEMP_MONITOR,
    BCHP_PWR_P_Resource_HW_SID,
    BCHP_PWR_P_Resource_HW_SID_SRAM,
    BCHP_PWR_P_Resource_HW_RFM,
    BCHP_PWR_P_Resource_HW_RFM_PHY,
    BCHP_PWR_P_Resource_HW_PLL_HVD_CH0,
    BCHP_PWR_P_Resource_HW_PLL_HVD_CH1,
    BCHP_PWR_P_Resource_HW_PLL_HVD_CH2,
    BCHP_PWR_P_Resource_HW_PLL_HVD_CH3,
    BCHP_PWR_P_Resource_HW_PLL_HVD,
    BCHP_PWR_P_Resource_HW_AUD_PLL0,
    BCHP_PWR_P_Resource_HW_AUD_PLL1,
    BCHP_PWR_P_Resource_HW_AUD_PLL2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2,
    BCHP_PWR_P_Resource_HW_PLL_MOCA_CH3,
    BCHP_PWR_P_Resource_HW_PLL_MOCA_CH4,
    BCHP_PWR_P_Resource_HW_PLL_SCD0_CH0,
    BCHP_PWR_P_Resource_HW_PLL_SCD0,
    BCHP_PWR_P_Resource_HW_PLL_SCD1_CH0,
    BCHP_PWR_P_Resource_HW_PLL_SCD1,
    BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH0,
    BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH1,
    BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH3,
    BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH2,
    BCHP_PWR_P_Resource_HW_PLL_RAAGA,
    BCHP_PWR_P_Resource_DV_PLL_HVD_CH0,
    BCHP_PWR_P_Resource_DV_PLL_HVD_CH1,
    BCHP_PWR_P_Resource_DV_PLL_HVD_CH2,
    BCHP_PWR_P_Resource_DV_PLL_HVD_CH3,
    BCHP_PWR_P_Resource_DV_PLL_MOCA_CH3,
    BCHP_PWR_P_Resource_DV_PLL_MOCA_CH4,
    BCHP_PWR_P_Resource_DV_PLL_RAAGA_PLL_CH0,
    BCHP_PWR_P_Resource_DV_PLL_RAAGA_PLL_CH1,
    BCHP_PWR_P_Resource_DV_PLL_RAAGA_PLL_CH2,
    BCHP_PWR_P_Resource_DV_PLL_RAAGA_PLL_CH3,
};

/* Coded dependencies */
static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AVD[] = {
    BCHP_PWR_P_Resource_AVD0,
    BCHP_PWR_P_Resource_AVD1,
    BCHP_PWR_P_Resource_AVD2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AVD0[] = {
    BCHP_PWR_P_Resource_AVD0_CLK,
    BCHP_PWR_P_Resource_AVD0_PWR,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AVD1[] = {
    BCHP_PWR_P_Resource_AVD1_CLK,
    BCHP_PWR_P_Resource_AVD1_PWR,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AVD2[] = {
    BCHP_PWR_P_Resource_AVD2_CLK,
    BCHP_PWR_P_Resource_AVD2_PWR,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AVD0_CLK[] = {
    BCHP_PWR_P_Resource_HW_HVD0_CORE_CLK,
    BCHP_PWR_P_Resource_HW_HVD0_CPU_CLK,
    BCHP_PWR_P_Resource_HW_HVD0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_HVD0_SCB_54_108_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AVD0_PWR[] = {
    BCHP_PWR_P_Resource_HW_HVD0_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AVD1_CLK[] = {
    BCHP_PWR_P_Resource_HW_HVD1_CORE_CLK,
    BCHP_PWR_P_Resource_HW_HVD1_CPU_CLK,
    BCHP_PWR_P_Resource_HW_HVD1_GISB_CLK,
    BCHP_PWR_P_Resource_HW_HVD1_54_CLK,
    BCHP_PWR_P_Resource_HW_HVD1_SCB_108_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AVD1_PWR[] = {
    BCHP_PWR_P_Resource_HW_HVD1_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AVD2_CLK[] = {
    BCHP_PWR_P_Resource_HW_HVD2_CORE_CLK,
    BCHP_PWR_P_Resource_HW_HVD2_CPU_CLK,
    BCHP_PWR_P_Resource_HW_HVD2_GISB_CLK,
    BCHP_PWR_P_Resource_HW_HVD2_SCB_54_108_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AVD2_PWR[] = {
    BCHP_PWR_P_Resource_HW_HVD2_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VICE[] = {
    BCHP_PWR_P_Resource_VICE0,
    BCHP_PWR_P_Resource_VICE1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VICE0[] = {
    BCHP_PWR_P_Resource_VICE0_CLK,
    BCHP_PWR_P_Resource_VICE0_PWR,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VICE1[] = {
    BCHP_PWR_P_Resource_VICE1_CLK,
    BCHP_PWR_P_Resource_VICE1_PWR,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VICE0_CLK[] = {
    BCHP_PWR_P_Resource_HW_VICE0_CORE_CLK,
    BCHP_PWR_P_Resource_HW_VICE0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_VICE0_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VICE0_PWR[] = {
    BCHP_PWR_P_Resource_HW_VICE0_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VICE1_CLK[] = {
    BCHP_PWR_P_Resource_HW_VICE1_CORE_CLK,
    BCHP_PWR_P_Resource_HW_VICE1_GISB_CLK,
    BCHP_PWR_P_Resource_HW_VICE1_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VICE1_PWR[] = {
    BCHP_PWR_P_Resource_HW_VICE1_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AUD_AIO[] = {
    BCHP_PWR_P_Resource_HW_AIO,
    BCHP_PWR_P_Resource_HW_AIO_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AUD_DAC[] = {
    BCHP_PWR_P_Resource_HW_AUD_DAC,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_RAAGA[] = {
    BCHP_PWR_P_Resource_RAAGA0_CLK,
    BCHP_PWR_P_Resource_RAAGA0_DSP,
    BCHP_PWR_P_Resource_RAAGA0_SRAM,
    BCHP_PWR_P_Resource_RAAGA1_CLK,
    BCHP_PWR_P_Resource_RAAGA1_DSP,
    BCHP_PWR_P_Resource_RAAGA1_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_RAAGA0_CLK[] = {
    BCHP_PWR_P_Resource_HW_RAAGA0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_RAAGA0_DSP[] = {
    BCHP_PWR_P_Resource_HW_RAAGA0_DSP,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_RAAGA0_SRAM[] = {
    BCHP_PWR_P_Resource_HW_RAAGA0_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_RAAGA1_CLK[] = {
    BCHP_PWR_P_Resource_HW_RAAGA1_GISB_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA1_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_RAAGA1_DSP[] = {
    BCHP_PWR_P_Resource_HW_RAAGA1_DSP,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_RAAGA1_SRAM[] = {
    BCHP_PWR_P_Resource_HW_RAAGA1_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC[] = {
    BCHP_PWR_P_Resource_BVN,
    BCHP_PWR_P_Resource_VDC_DAC,
    BCHP_PWR_P_Resource_VDC_VEC,
    BCHP_PWR_P_Resource_VDC_656_OUT,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_BVN[] = {
    BCHP_PWR_P_Resource_HW_BVN,
    BCHP_PWR_P_Resource_HW_BVN_BVB_GISB,
    BCHP_PWR_P_Resource_HW_BVN_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_DAC[] = {
    BCHP_PWR_P_Resource_HW_VDC_DAC,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_VEC[] = {
    BCHP_PWR_P_Resource_HW_VEC,
    BCHP_PWR_P_Resource_HW_VEC_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_656_OUT[] = {
    BCHP_PWR_P_Resource_HW_VDC_656_OUT,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_STG0[] = {
    BCHP_PWR_P_Resource_VICE0_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_STG1[] = {
    BCHP_PWR_P_Resource_VICE0_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_STG2[] = {
    BCHP_PWR_P_Resource_VICE1_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_STG3[] = {
    BCHP_PWR_P_Resource_VICE1_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_STG4[] = {
    BCHP_PWR_P_Resource_VICE0_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_STG5[] = {
    BCHP_PWR_P_Resource_VICE1_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_HDMI_TX_PHY0[] = {
    BCHP_PWR_P_Resource_HW_HDMI_TX0_PHY,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_VDC_HDMI_RX_CLK0[] = {
    BCHP_PWR_P_Resource_HW_HDMI_RX0_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT[] = {
    BCHP_PWR_P_Resource_XPT_PARSER,
    BCHP_PWR_P_Resource_XPT_PLAYBACK,
    BCHP_PWR_P_Resource_XPT_RAVE,
    BCHP_PWR_P_Resource_XPT_PACKETSUB,
    BCHP_PWR_P_Resource_XPT_REMUX,
    BCHP_PWR_P_Resource_XPT_WAKEUP,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_PARSER[] = {
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_PLAYBACK[] = {
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_RAVE[] = {
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_PACKETSUB[] = {
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_REMUX[] = {
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    BCHP_PWR_P_Resource_HW_XPT_RMX,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_WAKEUP[] = {
    BCHP_PWR_P_Resource_HW_XPT_WAKEUP,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_XPT_XMEMIF[] = {
    BCHP_PWR_P_Resource_HW_XPT_CORE_GISB,
    BCHP_PWR_P_Resource_HW_XPT_XMEMIF,
    BCHP_PWR_P_Resource_HW_SECTOP_XPT,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HDMI_TX[] = {
    BCHP_PWR_P_Resource_HDMI_TX_CLK,
    BCHP_PWR_P_Resource_HDMI_TX_PHY,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HDMI_TX_CLK[] = {
    BCHP_PWR_P_Resource_HW_HDMI_TX_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HDMI_TX_PHY[] = {
    BCHP_PWR_P_Resource_HW_HDMI_TX0_PHY,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HDMI_RX[] = {
    BCHP_PWR_P_Resource_HDMI_RX0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HDMI_RX0[] = {
    BCHP_PWR_P_Resource_HDMI_RX0_CLK,
    BCHP_PWR_P_Resource_HDMI_RX0_PHY,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HDMI_RX0_CLK[] = {
    BCHP_PWR_P_Resource_HW_HDMI_RX0_CLK,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_RBUS,
    BCHP_PWR_P_Resource_HW_BVN_BVB_GISB,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HDMI_RX0_PHY[] = {
    BCHP_PWR_P_Resource_HW_HDMI_RX0_PHY,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_M2MC[] = {
    BCHP_PWR_P_Resource_M2MC0,
    BCHP_PWR_P_Resource_M2MC1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_M2MC0[] = {
    BCHP_PWR_P_Resource_HW_M2MC0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_M2MC1[] = {
    BCHP_PWR_P_Resource_HW_M2MC1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_M2MC_SRAM[] = {
    BCHP_PWR_P_Resource_M2MC0_SRAM,
    BCHP_PWR_P_Resource_M2MC1_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_M2MC0_SRAM[] = {
    BCHP_PWR_P_Resource_HW_M2MC0_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_M2MC1_SRAM[] = {
    BCHP_PWR_P_Resource_HW_M2MC1_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_GRAPHICS3D[] = {
    BCHP_PWR_P_Resource_HW_V3D,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_GRAPHICS3D_SRAM[] = {
    BCHP_PWR_P_Resource_HW_V3D_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HSM[] = {
    BCHP_PWR_P_Resource_DMA,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_DMA[] = {
    BCHP_PWR_P_Resource_XPT_XMEMIF,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SMARTCARD[] = {
    BCHP_PWR_P_Resource_SMARTCARD0,
    BCHP_PWR_P_Resource_SMARTCARD1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SMARTCARD0[] = {
    BCHP_PWR_P_Resource_HW_SCD0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SMARTCARD1[] = {
    BCHP_PWR_P_Resource_HW_SCD1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_TEMP_MONITOR[] = {
    BCHP_PWR_P_Resource_HW_TEMP_MONITOR,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SID[] = {
    BCHP_PWR_P_Resource_HW_SID,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SID_SRAM[] = {
    BCHP_PWR_P_Resource_HW_SID_SRAM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_RFM[] = {
    BCHP_PWR_P_Resource_HW_RFM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_RFM_PHY[] = {
    BCHP_PWR_P_Resource_HW_RFM_PHY,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AUD_PLL0[] = {
    BCHP_PWR_P_Resource_HW_AUD_PLL0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AUD_PLL1[] = {
    BCHP_PWR_P_Resource_HW_AUD_PLL1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_AUD_PLL2[] = {
    BCHP_PWR_P_Resource_HW_AUD_PLL2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_BINT_OPEN[] = {
    BCHP_PWR_P_Resource_AVD,
    BCHP_PWR_P_Resource_RAAGA,
    BCHP_PWR_P_Resource_AUD_AIO,
    BCHP_PWR_P_Resource_VDC,
    BCHP_PWR_P_Resource_XPT,
    BCHP_PWR_P_Resource_HDMI_TX,
    BCHP_PWR_P_Resource_HDMI_RX,
    BCHP_PWR_P_Resource_M2MC,
    BCHP_PWR_P_Resource_VICE,
    BCHP_PWR_P_Resource_GRAPHICS3D,
    BCHP_PWR_P_Resource_RFM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_MAGNUM_CONTROLLED[] = {
    BCHP_PWR_P_Resource_AVD,
    BCHP_PWR_P_Resource_VICE,
    BCHP_PWR_P_Resource_AUD_PLL0,
    BCHP_PWR_P_Resource_AUD_PLL1,
    BCHP_PWR_P_Resource_AUD_PLL2,
    BCHP_PWR_P_Resource_AUD_AIO,
    BCHP_PWR_P_Resource_AUD_DAC,
    BCHP_PWR_P_Resource_RAAGA,
    BCHP_PWR_P_Resource_VDC,
    BCHP_PWR_P_Resource_VDC_STG0,
    BCHP_PWR_P_Resource_VDC_STG1,
    BCHP_PWR_P_Resource_VDC_STG2,
    BCHP_PWR_P_Resource_VDC_STG3,
    BCHP_PWR_P_Resource_VDC_STG4,
    BCHP_PWR_P_Resource_VDC_STG5,
    BCHP_PWR_P_Resource_VDC_HDMI_TX_PHY0,
    BCHP_PWR_P_Resource_VDC_HDMI_RX_CLK0,
    BCHP_PWR_P_Resource_XPT,
    BCHP_PWR_P_Resource_HDMI_TX,
    BCHP_PWR_P_Resource_HDMI_RX,
    BCHP_PWR_P_Resource_M2MC,
    BCHP_PWR_P_Resource_M2MC_SRAM,
    BCHP_PWR_P_Resource_GRAPHICS3D,
    BCHP_PWR_P_Resource_GRAPHICS3D_SRAM,
    BCHP_PWR_P_Resource_DMA,
    BCHP_PWR_P_Resource_SMARTCARD,
    BCHP_PWR_P_Resource_TEMP_MONITOR,
    BCHP_PWR_P_Resource_SID,
    BCHP_PWR_P_Resource_SID_SRAM,
    BCHP_PWR_P_Resource_RFM,
    BCHP_PWR_P_Resource_RFM_PHY,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_SECURE_ACCESS[] = {
    BCHP_PWR_P_Resource_HW_HVD0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_HVD1_GISB_CLK,
    BCHP_PWR_P_Resource_HW_HVD2_GISB_CLK,
    BCHP_PWR_P_Resource_HW_XPT_CORE_GISB,
    BCHP_PWR_P_Resource_HW_VICE0_CORE_CLK,
    BCHP_PWR_P_Resource_HW_VICE0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_VICE1_CORE_CLK,
    BCHP_PWR_P_Resource_HW_VICE1_GISB_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_DSP,
    BCHP_PWR_P_Resource_HW_RAAGA1_GISB_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA1_DSP,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_RBUS,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_HVD0_CORE_CLK[] = {
    BCHP_PWR_P_Resource_HW_PLL_HVD_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_HVD0_CPU_CLK[] = {
    BCHP_PWR_P_Resource_HW_PLL_HVD_CH3,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_HVD1_CORE_CLK[] = {
    BCHP_PWR_P_Resource_HW_PLL_HVD_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_HVD1_CPU_CLK[] = {
    BCHP_PWR_P_Resource_HW_PLL_HVD_CH1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_HVD2_CORE_CLK[] = {
    BCHP_PWR_P_Resource_HW_PLL_HVD_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_HVD2_CPU_CLK[] = {
    BCHP_PWR_P_Resource_HW_PLL_HVD_CH1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_VICE0_CORE_CLK[] = {
    BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH3,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_VICE1_CORE_CLK[] = {
    BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_AIO[] = {
    BCHP_PWR_P_Resource_HW_RAAGA0_GISB_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_CLK,
    BCHP_PWR_P_Resource_HW_RAAGA0_DSP,
    BCHP_PWR_P_Resource_HW_VEC_108,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_RAAGA0_DSP[] = {
    BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_AUD_DAC[] = {
    BCHP_PWR_P_Resource_HW_AIO,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_RAAGA1_DSP[] = {
    BCHP_PWR_P_Resource_HW_PLL_RAAGA_PLL_CH1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_VEC[] = {
    BCHP_PWR_P_Resource_HW_VEC_108,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_VDC_656_OUT[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH0,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_HDMI_TX0_PHY[] = {
    BCHP_PWR_P_Resource_HW_HDMI_TX_108M,
    BCHP_PWR_P_Resource_HW_BVN_BVB_GISB,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_HDMI_TX_CLK[] = {
    BCHP_PWR_P_Resource_HW_HDMI_TX_108M,
    BCHP_PWR_P_Resource_HW_BVN_BVB_GISB,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_HDMI_RX0_PHY[] = {
    BCHP_PWR_P_Resource_HW_HDMI_RX0_CLK,
    BCHP_PWR_P_Resource_HW_HDMI_RX0_RBUS,
    BCHP_PWR_P_Resource_HW_BVN_BVB_GISB,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_M2MC0[] = {
    BCHP_PWR_P_Resource_HW_PLL_MOCA_CH4,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_M2MC1[] = {
    BCHP_PWR_P_Resource_HW_PLL_MOCA_CH4,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_V3D[] = {
    BCHP_PWR_P_Resource_HW_PLL_MOCA_CH3,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_SCD0[] = {
    BCHP_PWR_P_Resource_HW_PLL_SCD0_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_SCD1[] = {
    BCHP_PWR_P_Resource_HW_PLL_SCD1_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_SID[] = {
    BCHP_PWR_P_Resource_HW_HVD1_GISB_CLK,
    BCHP_PWR_P_Resource_HW_HVD1_SCB_108_CLK,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_RFM_PHY[] = {
    BCHP_PWR_P_Resource_HW_RFM,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_HVD_CH0[] = {
    BCHP_PWR_P_Resource_DV_PLL_HVD_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_HVD_CH1[] = {
    BCHP_PWR_P_Resource_DV_PLL_HVD_CH1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_HVD_CH2[] = {
    BCHP_PWR_P_Resource_DV_PLL_HVD_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_HVD_CH3[] = {
    BCHP_PWR_P_Resource_DV_PLL_HVD_CH3,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_AUD_PLL0[] = {
    BCHP_PWR_P_Resource_HW_AIO,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_AUD_PLL1[] = {
    BCHP_PWR_P_Resource_HW_AIO,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_AUD_PLL2[] = {
    BCHP_PWR_P_Resource_HW_AIO,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1_CH2,
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL0_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL0_CH2[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL1_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL1_CH2[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL2_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL2_CH2[] = {
    BCHP_PWR_P_Resource_HW_PLL_VCXO_PLL2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_MOCA_CH3[] = {
    BCHP_PWR_P_Resource_DV_PLL_MOCA_CH3,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_MOCA_CH4[] = {
    BCHP_PWR_P_Resource_DV_PLL_MOCA_CH4,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_SCD0_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_SCD0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_SCD1_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_SCD1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_RAAGA_PLL_CH0[] = {
    BCHP_PWR_P_Resource_DV_PLL_RAAGA_PLL_CH0,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_RAAGA_PLL_CH1[] = {
    BCHP_PWR_P_Resource_DV_PLL_RAAGA_PLL_CH1,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_RAAGA_PLL_CH3[] = {
    BCHP_PWR_P_Resource_DV_PLL_RAAGA_PLL_CH3,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_HW_PLL_RAAGA_PLL_CH2[] = {
    BCHP_PWR_P_Resource_DV_PLL_RAAGA_PLL_CH2,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_DV_PLL_HVD_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_HVD,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_DV_PLL_HVD_CH1[] = {
    BCHP_PWR_P_Resource_HW_PLL_HVD,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_DV_PLL_HVD_CH2[] = {
    BCHP_PWR_P_Resource_HW_PLL_HVD,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_DV_PLL_HVD_CH3[] = {
    BCHP_PWR_P_Resource_HW_PLL_HVD,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_DV_PLL_RAAGA_PLL_CH0[] = {
    BCHP_PWR_P_Resource_HW_PLL_RAAGA,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_DV_PLL_RAAGA_PLL_CH1[] = {
    BCHP_PWR_P_Resource_HW_PLL_RAAGA,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_DV_PLL_RAAGA_PLL_CH2[] = {
    BCHP_PWR_P_Resource_HW_PLL_RAAGA,
    NULL
};

static const BCHP_PWR_P_Resource* const BCHP_PWR_P_Depend_DV_PLL_RAAGA_PLL_CH3[] = {
    BCHP_PWR_P_Resource_HW_PLL_RAAGA,
    NULL
};

/* List of coded dependencies */
const BCHP_PWR_P_Resource* const * const BCHP_PWR_P_DependList[BCHP_PWR_P_NUM_ALLNODES] = {
    BCHP_PWR_P_Depend_AVD,
    BCHP_PWR_P_Depend_AVD0,
    BCHP_PWR_P_Depend_AVD1,
    BCHP_PWR_P_Depend_AVD2,
    BCHP_PWR_P_Depend_AVD0_CLK,
    BCHP_PWR_P_Depend_AVD0_PWR,
    BCHP_PWR_P_Depend_AVD1_CLK,
    BCHP_PWR_P_Depend_AVD1_PWR,
    BCHP_PWR_P_Depend_AVD2_CLK,
    BCHP_PWR_P_Depend_AVD2_PWR,
    BCHP_PWR_P_Depend_VICE,
    BCHP_PWR_P_Depend_VICE0,
    BCHP_PWR_P_Depend_VICE1,
    BCHP_PWR_P_Depend_VICE0_CLK,
    BCHP_PWR_P_Depend_VICE0_PWR,
    BCHP_PWR_P_Depend_VICE1_CLK,
    BCHP_PWR_P_Depend_VICE1_PWR,
    BCHP_PWR_P_Depend_AUD_AIO,
    BCHP_PWR_P_Depend_AUD_DAC,
    BCHP_PWR_P_Depend_RAAGA,
    BCHP_PWR_P_Depend_RAAGA0_CLK,
    BCHP_PWR_P_Depend_RAAGA0_DSP,
    BCHP_PWR_P_Depend_RAAGA0_SRAM,
    BCHP_PWR_P_Depend_RAAGA1_CLK,
    BCHP_PWR_P_Depend_RAAGA1_DSP,
    BCHP_PWR_P_Depend_RAAGA1_SRAM,
    BCHP_PWR_P_Depend_VDC,
    BCHP_PWR_P_Depend_BVN,
    BCHP_PWR_P_Depend_VDC_DAC,
    BCHP_PWR_P_Depend_VDC_VEC,
    BCHP_PWR_P_Depend_VDC_656_OUT,
    BCHP_PWR_P_Depend_VDC_STG0,
    BCHP_PWR_P_Depend_VDC_STG1,
    BCHP_PWR_P_Depend_VDC_STG2,
    BCHP_PWR_P_Depend_VDC_STG3,
    BCHP_PWR_P_Depend_VDC_STG4,
    BCHP_PWR_P_Depend_VDC_STG5,
    BCHP_PWR_P_Depend_VDC_HDMI_TX_PHY0,
    BCHP_PWR_P_Depend_VDC_HDMI_RX_CLK0,
    BCHP_PWR_P_Depend_XPT,
    BCHP_PWR_P_Depend_XPT_PARSER,
    BCHP_PWR_P_Depend_XPT_PLAYBACK,
    BCHP_PWR_P_Depend_XPT_RAVE,
    BCHP_PWR_P_Depend_XPT_PACKETSUB,
    BCHP_PWR_P_Depend_XPT_REMUX,
    BCHP_PWR_P_Depend_XPT_WAKEUP,
    BCHP_PWR_P_Depend_XPT_XMEMIF,
    BCHP_PWR_P_Depend_HDMI_TX,
    BCHP_PWR_P_Depend_HDMI_TX_CLK,
    BCHP_PWR_P_Depend_HDMI_TX_PHY,
    BCHP_PWR_P_Depend_HDMI_RX,
    BCHP_PWR_P_Depend_HDMI_RX0,
    BCHP_PWR_P_Depend_HDMI_RX0_CLK,
    BCHP_PWR_P_Depend_HDMI_RX0_PHY,
    BCHP_PWR_P_Depend_M2MC,
    BCHP_PWR_P_Depend_M2MC0,
    BCHP_PWR_P_Depend_M2MC1,
    BCHP_PWR_P_Depend_M2MC_SRAM,
    BCHP_PWR_P_Depend_M2MC0_SRAM,
    BCHP_PWR_P_Depend_M2MC1_SRAM,
    BCHP_PWR_P_Depend_GRAPHICS3D,
    BCHP_PWR_P_Depend_GRAPHICS3D_SRAM,
    BCHP_PWR_P_Depend_HSM,
    BCHP_PWR_P_Depend_DMA,
    BCHP_PWR_P_Depend_SMARTCARD,
    BCHP_PWR_P_Depend_SMARTCARD0,
    BCHP_PWR_P_Depend_SMARTCARD1,
    BCHP_PWR_P_Depend_TEMP_MONITOR,
    BCHP_PWR_P_Depend_SID,
    BCHP_PWR_P_Depend_SID_SRAM,
    BCHP_PWR_P_Depend_RFM,
    BCHP_PWR_P_Depend_RFM_PHY,
    BCHP_PWR_P_Depend_AUD_PLL0,
    BCHP_PWR_P_Depend_AUD_PLL1,
    BCHP_PWR_P_Depend_AUD_PLL2,
    BCHP_PWR_P_Depend_BINT_OPEN,
    BCHP_PWR_P_Depend_MAGNUM_CONTROLLED,
    BCHP_PWR_P_Depend_SECURE_ACCESS,
    BCHP_PWR_P_Depend_HW_HVD0_CORE_CLK,
    BCHP_PWR_P_Depend_HW_HVD0_CPU_CLK,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_HVD1_CORE_CLK,
    BCHP_PWR_P_Depend_HW_HVD1_CPU_CLK,
    NULL,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_HVD2_CORE_CLK,
    BCHP_PWR_P_Depend_HW_HVD2_CPU_CLK,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_VICE0_CORE_CLK,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_VICE1_CORE_CLK,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_AIO,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_RAAGA0_DSP,
    NULL,
    BCHP_PWR_P_Depend_HW_AUD_DAC,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_RAAGA1_DSP,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_VEC,
    NULL,
    BCHP_PWR_P_Depend_HW_VDC_656_OUT,
    BCHP_PWR_P_Depend_HW_HDMI_TX0_PHY,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_HDMI_TX_CLK,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_HDMI_RX0_PHY,
    NULL,
    BCHP_PWR_P_Depend_HW_M2MC0,
    BCHP_PWR_P_Depend_HW_M2MC1,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_V3D,
    NULL,
    BCHP_PWR_P_Depend_HW_SCD0,
    BCHP_PWR_P_Depend_HW_SCD1,
    NULL,
    BCHP_PWR_P_Depend_HW_SID,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_HW_RFM_PHY,
    BCHP_PWR_P_Depend_HW_PLL_HVD_CH0,
    BCHP_PWR_P_Depend_HW_PLL_HVD_CH1,
    BCHP_PWR_P_Depend_HW_PLL_HVD_CH2,
    BCHP_PWR_P_Depend_HW_PLL_HVD_CH3,
    NULL,
    BCHP_PWR_P_Depend_HW_AUD_PLL0,
    BCHP_PWR_P_Depend_HW_AUD_PLL1,
    BCHP_PWR_P_Depend_HW_AUD_PLL2,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL0_CH0,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL0_CH2,
    NULL,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL1_CH0,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL1_CH2,
    NULL,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL2_CH0,
    BCHP_PWR_P_Depend_HW_PLL_VCXO_PLL2_CH2,
    NULL,
    BCHP_PWR_P_Depend_HW_PLL_MOCA_CH3,
    BCHP_PWR_P_Depend_HW_PLL_MOCA_CH4,
    BCHP_PWR_P_Depend_HW_PLL_SCD0_CH0,
    NULL,
    BCHP_PWR_P_Depend_HW_PLL_SCD1_CH0,
    NULL,
    BCHP_PWR_P_Depend_HW_PLL_RAAGA_PLL_CH0,
    BCHP_PWR_P_Depend_HW_PLL_RAAGA_PLL_CH1,
    BCHP_PWR_P_Depend_HW_PLL_RAAGA_PLL_CH3,
    BCHP_PWR_P_Depend_HW_PLL_RAAGA_PLL_CH2,
    NULL,
    BCHP_PWR_P_Depend_DV_PLL_HVD_CH0,
    BCHP_PWR_P_Depend_DV_PLL_HVD_CH1,
    BCHP_PWR_P_Depend_DV_PLL_HVD_CH2,
    BCHP_PWR_P_Depend_DV_PLL_HVD_CH3,
    NULL,
    NULL,
    BCHP_PWR_P_Depend_DV_PLL_RAAGA_PLL_CH0,
    BCHP_PWR_P_Depend_DV_PLL_RAAGA_PLL_CH1,
    BCHP_PWR_P_Depend_DV_PLL_RAAGA_PLL_CH2,
    BCHP_PWR_P_Depend_DV_PLL_RAAGA_PLL_CH3,
};

#include "bchp_pwr_impl.c"
#include "bchp_pwr_common.c"

void BCHP_PWR_P_HW_ControlId(BCHP_Handle handle, unsigned id, bool activate)
{
    switch(id) {
        case BCHP_PWR_HW_HVD0_CORE_CLK:
            BCHP_PWR_P_HW_HVD0_CORE_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD0_CPU_CLK:
            BCHP_PWR_P_HW_HVD0_CPU_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD0_GISB_CLK:
            BCHP_PWR_P_HW_HVD0_GISB_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD0_SCB_54_108_CLK:
            BCHP_PWR_P_HW_HVD0_SCB_54_108_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD0_SRAM:
            BCHP_PWR_P_HW_HVD0_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD1_CORE_CLK:
            BCHP_PWR_P_HW_HVD1_CORE_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD1_CPU_CLK:
            BCHP_PWR_P_HW_HVD1_CPU_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD1_GISB_CLK:
            BCHP_PWR_P_HW_HVD1_GISB_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD1_54_CLK:
            BCHP_PWR_P_HW_HVD1_54_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD1_SCB_108_CLK:
            BCHP_PWR_P_HW_HVD1_SCB_108_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD1_SRAM:
            BCHP_PWR_P_HW_HVD1_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD2_CORE_CLK:
            BCHP_PWR_P_HW_HVD2_CORE_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD2_CPU_CLK:
            BCHP_PWR_P_HW_HVD2_CPU_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD2_GISB_CLK:
            BCHP_PWR_P_HW_HVD2_GISB_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD2_SCB_54_108_CLK:
            BCHP_PWR_P_HW_HVD2_SCB_54_108_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HVD2_SRAM:
            BCHP_PWR_P_HW_HVD2_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VICE0_CORE_CLK:
            BCHP_PWR_P_HW_VICE0_CORE_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VICE0_GISB_CLK:
            BCHP_PWR_P_HW_VICE0_GISB_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VICE0_CLK:
            BCHP_PWR_P_HW_VICE0_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VICE0_SRAM:
            BCHP_PWR_P_HW_VICE0_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VICE1_CORE_CLK:
            BCHP_PWR_P_HW_VICE1_CORE_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VICE1_GISB_CLK:
            BCHP_PWR_P_HW_VICE1_GISB_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VICE1_CLK:
            BCHP_PWR_P_HW_VICE1_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VICE1_SRAM:
            BCHP_PWR_P_HW_VICE1_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AIO:
            BCHP_PWR_P_HW_AIO_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AIO_SRAM:
            BCHP_PWR_P_HW_AIO_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA0_GISB_CLK:
            BCHP_PWR_P_HW_RAAGA0_GISB_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA0_CLK:
            BCHP_PWR_P_HW_RAAGA0_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA0_DSP:
            BCHP_PWR_P_HW_RAAGA0_DSP_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VEC_108:
            BCHP_PWR_P_HW_VEC_108_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AUD_DAC:
            BCHP_PWR_P_HW_AUD_DAC_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA0_SRAM:
            BCHP_PWR_P_HW_RAAGA0_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA1_GISB_CLK:
            BCHP_PWR_P_HW_RAAGA1_GISB_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA1_CLK:
            BCHP_PWR_P_HW_RAAGA1_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA1_DSP:
            BCHP_PWR_P_HW_RAAGA1_DSP_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RAAGA1_SRAM:
            BCHP_PWR_P_HW_RAAGA1_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_BVN:
            BCHP_PWR_P_HW_BVN_Control(handle, activate);
            break;
        case BCHP_PWR_HW_BVN_BVB_GISB:
            BCHP_PWR_P_HW_BVN_BVB_GISB_Control(handle, activate);
            break;
        case BCHP_PWR_HW_BVN_SRAM:
            BCHP_PWR_P_HW_BVN_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VDC_DAC:
            BCHP_PWR_P_HW_VDC_DAC_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VEC:
            BCHP_PWR_P_HW_VEC_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VEC_SRAM:
            BCHP_PWR_P_HW_VEC_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_VDC_656_OUT:
            BCHP_PWR_P_HW_VDC_656_OUT_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_TX0_PHY:
            BCHP_PWR_P_HW_HDMI_TX0_PHY_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_RX0_CLK:
            BCHP_PWR_P_HW_HDMI_RX0_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_XPT_RMX:
            BCHP_PWR_P_HW_XPT_RMX_Control(handle, activate);
            break;
        case BCHP_PWR_HW_XPT_CORE_GISB:
            BCHP_PWR_P_HW_XPT_CORE_GISB_Control(handle, activate);
            break;
        case BCHP_PWR_HW_XPT_XMEMIF:
            BCHP_PWR_P_HW_XPT_XMEMIF_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SECTOP_XPT:
            BCHP_PWR_P_HW_SECTOP_XPT_Control(handle, activate);
            break;
        case BCHP_PWR_HW_XPT_WAKEUP:
            BCHP_PWR_P_HW_XPT_WAKEUP_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_TX_CLK:
            BCHP_PWR_P_HW_HDMI_TX_CLK_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_TX_108M:
            BCHP_PWR_P_HW_HDMI_TX_108M_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_RX0_RBUS:
            BCHP_PWR_P_HW_HDMI_RX0_RBUS_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_RX0_PHY:
            BCHP_PWR_P_HW_HDMI_RX0_PHY_Control(handle, activate);
            break;
        case BCHP_PWR_HW_HDMI_RX0_SRAM:
            BCHP_PWR_P_HW_HDMI_RX0_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_M2MC0:
            BCHP_PWR_P_HW_M2MC0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_M2MC1:
            BCHP_PWR_P_HW_M2MC1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_M2MC0_SRAM:
            BCHP_PWR_P_HW_M2MC0_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_M2MC1_SRAM:
            BCHP_PWR_P_HW_M2MC1_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_V3D:
            BCHP_PWR_P_HW_V3D_Control(handle, activate);
            break;
        case BCHP_PWR_HW_V3D_SRAM:
            BCHP_PWR_P_HW_V3D_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SCD0:
            BCHP_PWR_P_HW_SCD0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SCD1:
            BCHP_PWR_P_HW_SCD1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_TEMP_MONITOR:
            BCHP_PWR_P_HW_TEMP_MONITOR_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SID:
            BCHP_PWR_P_HW_SID_Control(handle, activate);
            break;
        case BCHP_PWR_HW_SID_SRAM:
            BCHP_PWR_P_HW_SID_SRAM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RFM:
            BCHP_PWR_P_HW_RFM_Control(handle, activate);
            break;
        case BCHP_PWR_HW_RFM_PHY:
            BCHP_PWR_P_HW_RFM_PHY_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_HVD_CH0:
            BCHP_PWR_P_HW_PLL_HVD_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_HVD_CH1:
            BCHP_PWR_P_HW_PLL_HVD_CH1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_HVD_CH2:
            BCHP_PWR_P_HW_PLL_HVD_CH2_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_HVD_CH3:
            BCHP_PWR_P_HW_PLL_HVD_CH3_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_HVD:
            BCHP_PWR_P_HW_PLL_HVD_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AUD_PLL0:
            BCHP_PWR_P_HW_AUD_PLL0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AUD_PLL1:
            BCHP_PWR_P_HW_AUD_PLL1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_AUD_PLL2:
            BCHP_PWR_P_HW_AUD_PLL2_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL0_CH0:
            BCHP_PWR_P_HW_PLL_VCXO_PLL0_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL0_CH2:
            BCHP_PWR_P_HW_PLL_VCXO_PLL0_CH2_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL0:
            BCHP_PWR_P_HW_PLL_VCXO_PLL0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL1_CH0:
            BCHP_PWR_P_HW_PLL_VCXO_PLL1_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL1_CH2:
            BCHP_PWR_P_HW_PLL_VCXO_PLL1_CH2_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL1:
            BCHP_PWR_P_HW_PLL_VCXO_PLL1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL2_CH0:
            BCHP_PWR_P_HW_PLL_VCXO_PLL2_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL2_CH2:
            BCHP_PWR_P_HW_PLL_VCXO_PLL2_CH2_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_VCXO_PLL2:
            BCHP_PWR_P_HW_PLL_VCXO_PLL2_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_MOCA_CH3:
            BCHP_PWR_P_HW_PLL_MOCA_CH3_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_MOCA_CH4:
            BCHP_PWR_P_HW_PLL_MOCA_CH4_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_SCD0_CH0:
            BCHP_PWR_P_HW_PLL_SCD0_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_SCD0:
            BCHP_PWR_P_HW_PLL_SCD0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_SCD1_CH0:
            BCHP_PWR_P_HW_PLL_SCD1_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_SCD1:
            BCHP_PWR_P_HW_PLL_SCD1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_RAAGA_PLL_CH0:
            BCHP_PWR_P_HW_PLL_RAAGA_PLL_CH0_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_RAAGA_PLL_CH1:
            BCHP_PWR_P_HW_PLL_RAAGA_PLL_CH1_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_RAAGA_PLL_CH3:
            BCHP_PWR_P_HW_PLL_RAAGA_PLL_CH3_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_RAAGA_PLL_CH2:
            BCHP_PWR_P_HW_PLL_RAAGA_PLL_CH2_Control(handle, activate);
            break;
        case BCHP_PWR_HW_PLL_RAAGA:
            BCHP_PWR_P_HW_PLL_RAAGA_Control(handle, activate);
            break;
        default:
            BDBG_ASSERT(0);
            break;
    }
}

void BCHP_PWR_P_HW_Control(BCHP_Handle handle, const BCHP_PWR_P_Resource *resource, bool activate)
{
    BCHP_PWR_P_HW_ControlId(handle, resource->id, activate);
}

void BCHP_PWR_P_MUX_Control(BCHP_Handle handle, const BCHP_PWR_P_Resource *resource, unsigned *mux, bool set)
{
    BSTD_UNUSED(handle);
    BSTD_UNUSED(mux);
    BSTD_UNUSED(set);

    switch(resource->id) {
        default:
            BDBG_ASSERT(0);
            break;
    }
}

void BCHP_PWR_P_DIV_Control(BCHP_Handle handle, const BCHP_PWR_P_Resource *resource, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{

    switch(resource->id) {
        case BCHP_PWR_DV_PLL_HVD_CH0:
            BCHP_PWR_P_DV_PLL_HVD_CH0_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_HVD_CH1:
            BCHP_PWR_P_DV_PLL_HVD_CH1_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_HVD_CH2:
            BCHP_PWR_P_DV_PLL_HVD_CH2_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_HVD_CH3:
            BCHP_PWR_P_DV_PLL_HVD_CH3_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_MOCA_CH3:
            BCHP_PWR_P_DV_PLL_MOCA_CH3_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_MOCA_CH4:
            BCHP_PWR_P_DV_PLL_MOCA_CH4_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_RAAGA_PLL_CH0:
            BCHP_PWR_P_DV_PLL_RAAGA_PLL_CH0_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_RAAGA_PLL_CH1:
            BCHP_PWR_P_DV_PLL_RAAGA_PLL_CH1_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_RAAGA_PLL_CH2:
            BCHP_PWR_P_DV_PLL_RAAGA_PLL_CH2_Control(handle, mult, prediv, postdiv, set);
            break;
        case BCHP_PWR_DV_PLL_RAAGA_PLL_CH3:
            BCHP_PWR_P_DV_PLL_RAAGA_PLL_CH3_Control(handle, mult, prediv, postdiv, set);
            break;
        default:
            BDBG_ASSERT(0);
            break;
    }
}

const BCHP_PmapSettings BCHP_PWR_P_DefaultPMapSettings[BCHP_PWR_NUM_P_PMAPSETTINGS] = {
    PMAP(CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_0, MDIV_CH0, 8),
    PMAP(CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_1, MDIV_CH1, 6),
    PMAP(CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_2, MDIV_CH2, 8),
    PMAP(CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_3, MDIV_CH3, 6),
    PMAP(CLKGEN_PLL_HVD_PLL_DIV, NDIV_INT, 200),
    PMAP(CLKGEN_PLL_HVD_PLL_DIV, PDIV, 3),
    PMAP(CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_3, MDIV_CH3, 8),
    PMAP(CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_4, MDIV_CH4, 7),
    PMAP(CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0, MDIV_CH0, 6),
    PMAP(CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1, MDIV_CH1, 6),
    PMAP(CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2, MDIV_CH2, 11),
    PMAP(CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3, MDIV_CH3, 11),
    PMAP(CLKGEN_PLL_RAAGA_PLL_DIV, NDIV_INT, 143),
    PMAP(CLKGEN_PLL_RAAGA_PLL_DIV, PDIV, 2),
};

DIVTABLE(DV_PLL_HVD_CH0, 4, 5, 0);
DIVTABLE(DV_PLL_HVD_CH1, 4, 5, 1);
DIVTABLE(DV_PLL_HVD_CH2, 4, 5, 2);
DIVTABLE(DV_PLL_HVD_CH3, 4, 5, 3);
DIVTABLE(DV_PLL_MOCA_CH3, -1, -1, 6);
DIVTABLE(DV_PLL_MOCA_CH4, -1, -1, 7);
DIVTABLE(DV_PLL_RAAGA_PLL_CH0, 12, 13, 8);
DIVTABLE(DV_PLL_RAAGA_PLL_CH1, 12, 13, 9);
DIVTABLE(DV_PLL_RAAGA_PLL_CH2, 12, 13, 10);
DIVTABLE(DV_PLL_RAAGA_PLL_CH3, 12, 13, 11);

const BCHP_PWR_P_FreqMap BCHP_PWR_P_FreqMapList[BCHP_PWR_P_NUM_DIVS] = {
    FREQMAP(DV_PLL_HVD_CH0),
    FREQMAP(DV_PLL_HVD_CH1),
    FREQMAP(DV_PLL_HVD_CH2),
    FREQMAP(DV_PLL_HVD_CH3),
    FREQMAP(DV_PLL_MOCA_CH3),
    FREQMAP(DV_PLL_MOCA_CH4),
    FREQMAP(DV_PLL_RAAGA_PLL_CH0),
    FREQMAP(DV_PLL_RAAGA_PLL_CH1),
    FREQMAP(DV_PLL_RAAGA_PLL_CH2),
    FREQMAP(DV_PLL_RAAGA_PLL_CH3),
};
