{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714760561149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714760561153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 12:22:41 2024 " "Processing started: Fri May 03 12:22:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714760561153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714760561153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DATA_PATH -c DATA_PATH " "Command: quartus_map --read_settings_files=on --write_settings_files=off DATA_PATH -c DATA_PATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714760561153 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714760561373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714760561373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ricar/desktop/te2003b/processor/alu_8bits/alu_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ricar/desktop/te2003b/processor/alu_8bits/alu_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_8BITS-arc " "Found design unit 1: ALU_8BITS-arc" {  } { { "../ALU_8BITS/ALU_8BITS.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/ALU_8BITS/ALU_8BITS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714760566076 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_8BITS " "Found entity 1: ALU_8BITS" {  } { { "../ALU_8BITS/ALU_8BITS.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/ALU_8BITS/ALU_8BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714760566076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714760566076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ricar/desktop/te2003b/processor/bit_slice/bit_slice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ricar/desktop/te2003b/processor/bit_slice/bit_slice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIT_SLICE-arc " "Found design unit 1: BIT_SLICE-arc" {  } { { "../BIT_SLICE/BIT_SLICE.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/BIT_SLICE/BIT_SLICE.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714760566077 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIT_SLICE " "Found entity 1: BIT_SLICE" {  } { { "../BIT_SLICE/BIT_SLICE.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/BIT_SLICE/BIT_SLICE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714760566077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714760566077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ricar/desktop/te2003b/arith/ha/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ricar/desktop/te2003b/arith/ha/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-ARC " "Found design unit 1: HA-ARC" {  } { { "../../ARITH/HA/HA.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/ARITH/HA/HA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714760566079 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "../../ARITH/HA/HA.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/ARITH/HA/HA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714760566079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714760566079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_PATH-arc " "Found design unit 1: DATA_PATH-arc" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714760566081 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_PATH " "Found entity 1: DATA_PATH" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714760566081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714760566081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATA_PATH " "Elaborating entity \"DATA_PATH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714760566095 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MAR_REG DATA_PATH.vhd(32) " "Verilog HDL or VHDL warning at DATA_PATH.vhd(32): object \"MAR_REG\" assigned a value but never read" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714760566096 "|DATA_PATH"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAR DATA_PATH.vhd(73) " "VHDL Process Statement warning at DATA_PATH.vhd(73): inferring latch(es) for signal or variable \"MAR\", which holds its previous value in one or more paths through the process" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714760566096 "|DATA_PATH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[0\] DATA_PATH.vhd(73) " "Inferred latch for \"MAR\[0\]\" at DATA_PATH.vhd(73)" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714760566100 "|DATA_PATH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[1\] DATA_PATH.vhd(73) " "Inferred latch for \"MAR\[1\]\" at DATA_PATH.vhd(73)" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714760566100 "|DATA_PATH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[2\] DATA_PATH.vhd(73) " "Inferred latch for \"MAR\[2\]\" at DATA_PATH.vhd(73)" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714760566100 "|DATA_PATH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[3\] DATA_PATH.vhd(73) " "Inferred latch for \"MAR\[3\]\" at DATA_PATH.vhd(73)" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714760566100 "|DATA_PATH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[4\] DATA_PATH.vhd(73) " "Inferred latch for \"MAR\[4\]\" at DATA_PATH.vhd(73)" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714760566100 "|DATA_PATH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[5\] DATA_PATH.vhd(73) " "Inferred latch for \"MAR\[5\]\" at DATA_PATH.vhd(73)" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714760566100 "|DATA_PATH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[6\] DATA_PATH.vhd(73) " "Inferred latch for \"MAR\[6\]\" at DATA_PATH.vhd(73)" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714760566100 "|DATA_PATH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[7\] DATA_PATH.vhd(73) " "Inferred latch for \"MAR\[7\]\" at DATA_PATH.vhd(73)" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714760566100 "|DATA_PATH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_8BITS ALU_8BITS:ALU_UNIT " "Elaborating entity \"ALU_8BITS\" for hierarchy \"ALU_8BITS:ALU_UNIT\"" {  } { { "DATA_PATH.vhd" "ALU_UNIT" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714760566106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIT_SLICE ALU_8BITS:ALU_UNIT\|BIT_SLICE:I1 " "Elaborating entity \"BIT_SLICE\" for hierarchy \"ALU_8BITS:ALU_UNIT\|BIT_SLICE:I1\"" {  } { { "../ALU_8BITS/ALU_8BITS.vhd" "I1" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/ALU_8BITS/ALU_8BITS.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714760566110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA ALU_8BITS:ALU_UNIT\|BIT_SLICE:I1\|HA:I0 " "Elaborating entity \"HA\" for hierarchy \"ALU_8BITS:ALU_UNIT\|BIT_SLICE:I1\|HA:I0\"" {  } { { "../BIT_SLICE/BIT_SLICE.vhd" "I0" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/BIT_SLICE/BIT_SLICE.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714760566113 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "address\[0\] GND " "Pin \"address\[0\]\" is stuck at GND" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714760566322 "|DATA_PATH|address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[1\] GND " "Pin \"address\[1\]\" is stuck at GND" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714760566322 "|DATA_PATH|address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[2\] GND " "Pin \"address\[2\]\" is stuck at GND" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714760566322 "|DATA_PATH|address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[3\] GND " "Pin \"address\[3\]\" is stuck at GND" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714760566322 "|DATA_PATH|address[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[4\] GND " "Pin \"address\[4\]\" is stuck at GND" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714760566322 "|DATA_PATH|address[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[5\] GND " "Pin \"address\[5\]\" is stuck at GND" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714760566322 "|DATA_PATH|address[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[6\] GND " "Pin \"address\[6\]\" is stuck at GND" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714760566322 "|DATA_PATH|address[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[7\] GND " "Pin \"address\[7\]\" is stuck at GND" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714760566322 "|DATA_PATH|address[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714760566322 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAR_Load " "No output dependent on input pin \"MAR_Load\"" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714760566569 "|DATA_PATH|MAR_Load"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "from_memory\[0\] " "No output dependent on input pin \"from_memory\[0\]\"" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714760566569 "|DATA_PATH|from_memory[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "from_memory\[1\] " "No output dependent on input pin \"from_memory\[1\]\"" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714760566569 "|DATA_PATH|from_memory[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "from_memory\[2\] " "No output dependent on input pin \"from_memory\[2\]\"" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714760566569 "|DATA_PATH|from_memory[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "from_memory\[3\] " "No output dependent on input pin \"from_memory\[3\]\"" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714760566569 "|DATA_PATH|from_memory[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "from_memory\[4\] " "No output dependent on input pin \"from_memory\[4\]\"" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714760566569 "|DATA_PATH|from_memory[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "from_memory\[5\] " "No output dependent on input pin \"from_memory\[5\]\"" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714760566569 "|DATA_PATH|from_memory[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "from_memory\[6\] " "No output dependent on input pin \"from_memory\[6\]\"" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714760566569 "|DATA_PATH|from_memory[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "from_memory\[7\] " "No output dependent on input pin \"from_memory\[7\]\"" {  } { { "DATA_PATH.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/DATA_PATH/DATA_PATH.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714760566569 "|DATA_PATH|from_memory[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714760566569 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "207 " "Implemented 207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714760566569 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714760566569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Implemented 150 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714760566569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714760566569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714760566589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 12:22:46 2024 " "Processing ended: Fri May 03 12:22:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714760566589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714760566589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714760566589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714760566589 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714760582248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714760582251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 12:23:02 2024 " "Processing started: Fri May 03 12:23:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714760582251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1714760582251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp DATA_PATH -c DATA_PATH --netlist_type=sgate " "Command: quartus_npp DATA_PATH -c DATA_PATH --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1714760582252 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1714760582333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714760582342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 12:23:02 2024 " "Processing ended: Fri May 03 12:23:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714760582342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714760582342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714760582342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1714760582342 ""}
