// Seed: 76506297
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0][-1 'b0] id_6 = !-1;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_2 = 32'd35,
    parameter id_4 = 32'd47,
    parameter id_5 = 32'd48,
    parameter id_6 = 32'd75
) (
    id_1[id_4 : 1],
    _id_2,
    id_3,
    _id_4,
    _id_5[(id_6) : id_2],
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_3,
      id_10,
      id_3
  );
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire _id_6;
  inout logic [7:0] _id_5;
  input wire _id_4;
  inout wire id_3;
  inout wire _id_2;
  output logic [7:0] id_1;
  wire id_11;
  assign id_2 = id_3;
  wire id_12 = id_12, id_13;
  logic [7:0][1 'd0] id_14;
  wire [id_5 : {  id_6  {  -1  }  }] id_15, id_16;
endmodule
