0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Varada Govind/Documents/Coding/Verilog/Basic/AND Gate/AND_Gate.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/Varada Govind/Documents/Coding/Verilog/Basic/AND Gate/AND_Gate.srcs/sim_1/new/Test_Bench.v,1756843887,verilog,,,,Test_Bench,,,,,,,,
C:/Users/Varada Govind/Documents/Coding/Verilog/Basic/AND Gate/AND_Gate.srcs/sources_1/new/AND_Gate.v,1756843874,verilog,,C:/Users/Varada Govind/Documents/Coding/Verilog/Basic/AND Gate/AND_Gate.srcs/sim_1/new/Test_Bench.v,,AND_Gate,,,,,,,,
