ARM GAS  /tmp/ccKHZrGO.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_ll_utils.c"
  12              		.section	.text.UTILS_SetFlashLatency,"ax",%progbits
  13              		.align	1
  14              		.syntax unified
  15              		.thumb
  16              		.thumb_func
  17              		.fpu softvfp
  19              	UTILS_SetFlashLatency:
  20              		@ args = 0, pretend = 0, frame = 0
  21              		@ frame_needed = 0, uses_anonymous_args = 0
  22              		@ link register save eliminated.
  23 0000 C8B1     		cbz	r0, .L4
  24 0002 0E4A     		ldr	r2, .L9
  25 0004 9042     		cmp	r0, r2
  26 0006 04D8     		bhi	.L5
  27 0008 0D4A     		ldr	r2, .L9+4
  28 000a 9042     		cmp	r0, r2
  29 000c 0FD8     		bhi	.L6
  30 000e 0021     		movs	r1, #0
  31 0010 00E0     		b	.L3
  32              	.L5:
  33 0012 0221     		movs	r1, #2
  34              	.L3:
  35 0014 0B4A     		ldr	r2, .L9+8
  36 0016 1368     		ldr	r3, [r2]
  37 0018 23F00703 		bic	r3, r3, #7
  38 001c 0B43     		orrs	r3, r3, r1
  39 001e 1360     		str	r3, [r2]
  40 0020 1368     		ldr	r3, [r2]
  41 0022 03F00703 		and	r3, r3, #7
  42 0026 9942     		cmp	r1, r3
  43 0028 03D0     		beq	.L8
  44 002a 0120     		movs	r0, #1
  45 002c 7047     		bx	lr
  46              	.L6:
  47 002e 0121     		movs	r1, #1
  48 0030 F0E7     		b	.L3
  49              	.L8:
  50 0032 0020     		movs	r0, #0
  51 0034 7047     		bx	lr
  52              	.L4:
  53 0036 0120     		movs	r0, #1
  54 0038 7047     		bx	lr
  55              	.L10:
  56 003a 00BF     		.align	2
  57              	.L9:
  58 003c 006CDC02 		.word	48000000
ARM GAS  /tmp/ccKHZrGO.s 			page 2


  59 0040 00366E01 		.word	24000000
  60 0044 00200240 		.word	1073881088
  62              		.section	.text.UTILS_GetPLLOutputFrequency,"ax",%progbits
  63              		.align	1
  64              		.syntax unified
  65              		.thumb
  66              		.thumb_func
  67              		.fpu softvfp
  69              	UTILS_GetPLLOutputFrequency:
  70              		@ args = 0, pretend = 0, frame = 0
  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72              		@ link register save eliminated.
  73 0000 4B68     		ldr	r3, [r1, #4]
  74 0002 5B0C     		lsrs	r3, r3, #17
  75 0004 0133     		adds	r3, r3, #1
  76 0006 B0FBF3F3 		udiv	r3, r0, r3
  77 000a 0868     		ldr	r0, [r1]
  78 000c 800C     		lsrs	r0, r0, #18
  79 000e 0230     		adds	r0, r0, #2
  80 0010 00FB03F0 		mul	r0, r0, r3
  81 0014 7047     		bx	lr
  83              		.section	.text.UTILS_PLL_IsBusy,"ax",%progbits
  84              		.align	1
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  88              		.fpu softvfp
  90              	UTILS_PLL_IsBusy:
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		@ link register save eliminated.
  94 0000 044B     		ldr	r3, .L16
  95 0002 1B68     		ldr	r3, [r3]
  96 0004 13F0007F 		tst	r3, #33554432
  97 0008 01D0     		beq	.L15
  98 000a 0120     		movs	r0, #1
  99 000c 7047     		bx	lr
 100              	.L15:
 101 000e 0020     		movs	r0, #0
 102 0010 7047     		bx	lr
 103              	.L17:
 104 0012 00BF     		.align	2
 105              	.L16:
 106 0014 00100240 		.word	1073876992
 108              		.section	.text.LL_Init1msTick,"ax",%progbits
 109              		.align	1
 110              		.global	LL_Init1msTick
 111              		.syntax unified
 112              		.thumb
 113              		.thumb_func
 114              		.fpu softvfp
 116              	LL_Init1msTick:
 117              		@ args = 0, pretend = 0, frame = 0
 118              		@ frame_needed = 0, uses_anonymous_args = 0
 119              		@ link register save eliminated.
 120 0000 054B     		ldr	r3, .L19
 121 0002 A3FB0030 		umull	r3, r0, r3, r0
ARM GAS  /tmp/ccKHZrGO.s 			page 3


 122 0006 8009     		lsrs	r0, r0, #6
 123 0008 0138     		subs	r0, r0, #1
 124 000a 044B     		ldr	r3, .L19+4
 125 000c 5860     		str	r0, [r3, #4]
 126 000e 0022     		movs	r2, #0
 127 0010 9A60     		str	r2, [r3, #8]
 128 0012 0522     		movs	r2, #5
 129 0014 1A60     		str	r2, [r3]
 130 0016 7047     		bx	lr
 131              	.L20:
 132              		.align	2
 133              	.L19:
 134 0018 D34D6210 		.word	274877907
 135 001c 10E000E0 		.word	-536813552
 137              		.section	.text.LL_mDelay,"ax",%progbits
 138              		.align	1
 139              		.global	LL_mDelay
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 143              		.fpu softvfp
 145              	LL_mDelay:
 146              		@ args = 0, pretend = 0, frame = 8
 147              		@ frame_needed = 0, uses_anonymous_args = 0
 148              		@ link register save eliminated.
 149 0000 82B0     		sub	sp, sp, #8
 150 0002 094B     		ldr	r3, .L28
 151 0004 1B68     		ldr	r3, [r3]
 152 0006 0193     		str	r3, [sp, #4]
 153 0008 019B     		ldr	r3, [sp, #4]
 154 000a B0F1FF3F 		cmp	r0, #-1
 155 000e 00D0     		beq	.L24
 156 0010 0130     		adds	r0, r0, #1
 157              	.L24:
 158 0012 30B1     		cbz	r0, .L27
 159 0014 044B     		ldr	r3, .L28
 160 0016 1B68     		ldr	r3, [r3]
 161 0018 13F4803F 		tst	r3, #65536
 162 001c F9D0     		beq	.L24
 163 001e 0138     		subs	r0, r0, #1
 164 0020 F7E7     		b	.L24
 165              	.L27:
 166 0022 02B0     		add	sp, sp, #8
 167              		@ sp needed
 168 0024 7047     		bx	lr
 169              	.L29:
 170 0026 00BF     		.align	2
 171              	.L28:
 172 0028 10E000E0 		.word	-536813552
 174              		.section	.text.LL_SetSystemCoreClock,"ax",%progbits
 175              		.align	1
 176              		.global	LL_SetSystemCoreClock
 177              		.syntax unified
 178              		.thumb
 179              		.thumb_func
 180              		.fpu softvfp
 182              	LL_SetSystemCoreClock:
ARM GAS  /tmp/ccKHZrGO.s 			page 4


 183              		@ args = 0, pretend = 0, frame = 0
 184              		@ frame_needed = 0, uses_anonymous_args = 0
 185              		@ link register save eliminated.
 186 0000 014B     		ldr	r3, .L31
 187 0002 1860     		str	r0, [r3]
 188 0004 7047     		bx	lr
 189              	.L32:
 190 0006 00BF     		.align	2
 191              	.L31:
 192 0008 00000000 		.word	SystemCoreClock
 194              		.section	.text.UTILS_EnablePLLAndSwitchSystem,"ax",%progbits
 195              		.align	1
 196              		.syntax unified
 197              		.thumb
 198              		.thumb_func
 199              		.fpu softvfp
 201              	UTILS_EnablePLLAndSwitchSystem:
 202              		@ args = 0, pretend = 0, frame = 0
 203              		@ frame_needed = 0, uses_anonymous_args = 0
 204 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 205 0002 0646     		mov	r6, r0
 206 0004 0F46     		mov	r7, r1
 207 0006 274B     		ldr	r3, .L45
 208 0008 1C68     		ldr	r4, [r3]
 209 000a 274B     		ldr	r3, .L45+4
 210 000c 5B68     		ldr	r3, [r3, #4]
 211 000e C3F30313 		ubfx	r3, r3, #4, #4
 212 0012 264A     		ldr	r2, .L45+8
 213 0014 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 214 0016 9C40     		lsls	r4, r4, r3
 215 0018 8442     		cmp	r4, r0
 216 001a 30D3     		bcc	.L42
 217 001c 0025     		movs	r5, #0
 218              	.L34:
 219 001e 4DBB     		cbnz	r5, .L35
 220 0020 214A     		ldr	r2, .L45+4
 221 0022 1368     		ldr	r3, [r2]
 222 0024 43F08073 		orr	r3, r3, #16777216
 223 0028 1360     		str	r3, [r2]
 224              	.L36:
 225 002a 1F4B     		ldr	r3, .L45+4
 226 002c 1B68     		ldr	r3, [r3]
 227 002e 13F0007F 		tst	r3, #33554432
 228 0032 FAD0     		beq	.L36
 229 0034 3B68     		ldr	r3, [r7]
 230 0036 1C4A     		ldr	r2, .L45+4
 231 0038 5168     		ldr	r1, [r2, #4]
 232 003a 21F0F001 		bic	r1, r1, #240
 233 003e 0B43     		orrs	r3, r3, r1
 234 0040 5360     		str	r3, [r2, #4]
 235 0042 5368     		ldr	r3, [r2, #4]
 236 0044 23F00303 		bic	r3, r3, #3
 237 0048 43F00203 		orr	r3, r3, #2
 238 004c 5360     		str	r3, [r2, #4]
 239              	.L37:
 240 004e 164B     		ldr	r3, .L45+4
 241 0050 5B68     		ldr	r3, [r3, #4]
ARM GAS  /tmp/ccKHZrGO.s 			page 5


 242 0052 03F00C03 		and	r3, r3, #12
 243 0056 082B     		cmp	r3, #8
 244 0058 F9D1     		bne	.L37
 245 005a 7A68     		ldr	r2, [r7, #4]
 246 005c 124B     		ldr	r3, .L45+4
 247 005e 5968     		ldr	r1, [r3, #4]
 248 0060 21F4E061 		bic	r1, r1, #1792
 249 0064 0A43     		orrs	r2, r2, r1
 250 0066 5A60     		str	r2, [r3, #4]
 251 0068 BA68     		ldr	r2, [r7, #8]
 252 006a 5968     		ldr	r1, [r3, #4]
 253 006c 21F46051 		bic	r1, r1, #14336
 254 0070 0A43     		orrs	r2, r2, r1
 255 0072 5A60     		str	r2, [r3, #4]
 256              	.L35:
 257 0074 B442     		cmp	r4, r6
 258 0076 06D8     		bhi	.L43
 259              	.L38:
 260 0078 55B1     		cbz	r5, .L44
 261              	.L39:
 262 007a 2846     		mov	r0, r5
 263 007c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 264              	.L42:
 265 007e FFF7FEFF 		bl	UTILS_SetFlashLatency
 266 0082 0546     		mov	r5, r0
 267 0084 CBE7     		b	.L34
 268              	.L43:
 269 0086 3046     		mov	r0, r6
 270 0088 FFF7FEFF 		bl	UTILS_SetFlashLatency
 271 008c 0546     		mov	r5, r0
 272 008e F3E7     		b	.L38
 273              	.L44:
 274 0090 3B68     		ldr	r3, [r7]
 275 0092 C3F30313 		ubfx	r3, r3, #4, #4
 276 0096 054A     		ldr	r2, .L45+8
 277 0098 D05C     		ldrb	r0, [r2, r3]	@ zero_extendqisi2
 278 009a 26FA00F0 		lsr	r0, r6, r0
 279 009e FFF7FEFF 		bl	LL_SetSystemCoreClock
 280 00a2 EAE7     		b	.L39
 281              	.L46:
 282              		.align	2
 283              	.L45:
 284 00a4 00000000 		.word	SystemCoreClock
 285 00a8 00100240 		.word	1073876992
 286 00ac 00000000 		.word	AHBPrescTable
 288              		.section	.text.LL_PLL_ConfigSystemClock_HSI,"ax",%progbits
 289              		.align	1
 290              		.global	LL_PLL_ConfigSystemClock_HSI
 291              		.syntax unified
 292              		.thumb
 293              		.thumb_func
 294              		.fpu softvfp
 296              	LL_PLL_ConfigSystemClock_HSI:
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299 0000 38B5     		push	{r3, r4, r5, lr}
 300 0002 0446     		mov	r4, r0
ARM GAS  /tmp/ccKHZrGO.s 			page 6


 301 0004 0D46     		mov	r5, r1
 302 0006 FFF7FEFF 		bl	UTILS_PLL_IsBusy
 303 000a 00BB     		cbnz	r0, .L51
 304 000c 4FF40033 		mov	r3, #131072
 305 0010 6360     		str	r3, [r4, #4]
 306 0012 2146     		mov	r1, r4
 307 0014 0F48     		ldr	r0, .L53
 308 0016 FFF7FEFF 		bl	UTILS_GetPLLOutputFrequency
 309 001a 0F4B     		ldr	r3, .L53+4
 310 001c 1B68     		ldr	r3, [r3]
 311 001e 13F0020F 		tst	r3, #2
 312 0022 09D1     		bne	.L49
 313 0024 0C4A     		ldr	r2, .L53+4
 314 0026 1368     		ldr	r3, [r2]
 315 0028 43F00103 		orr	r3, r3, #1
 316 002c 1360     		str	r3, [r2]
 317              	.L50:
 318 002e 0A4B     		ldr	r3, .L53+4
 319 0030 1B68     		ldr	r3, [r3]
 320 0032 13F0020F 		tst	r3, #2
 321 0036 FAD0     		beq	.L50
 322              	.L49:
 323 0038 2368     		ldr	r3, [r4]
 324 003a 0749     		ldr	r1, .L53+4
 325 003c 4A68     		ldr	r2, [r1, #4]
 326 003e 22F47C12 		bic	r2, r2, #4128768
 327 0042 1343     		orrs	r3, r3, r2
 328 0044 4B60     		str	r3, [r1, #4]
 329 0046 2946     		mov	r1, r5
 330 0048 FFF7FEFF 		bl	UTILS_EnablePLLAndSwitchSystem
 331 004c 38BD     		pop	{r3, r4, r5, pc}
 332              	.L51:
 333 004e 0120     		movs	r0, #1
 334 0050 38BD     		pop	{r3, r4, r5, pc}
 335              	.L54:
 336 0052 00BF     		.align	2
 337              	.L53:
 338 0054 00127A00 		.word	8000000
 339 0058 00100240 		.word	1073876992
 341              		.section	.text.LL_PLL_ConfigSystemClock_HSE,"ax",%progbits
 342              		.align	1
 343              		.global	LL_PLL_ConfigSystemClock_HSE
 344              		.syntax unified
 345              		.thumb
 346              		.thumb_func
 347              		.fpu softvfp
 349              	LL_PLL_ConfigSystemClock_HSE:
 350              		@ args = 0, pretend = 0, frame = 0
 351              		@ frame_needed = 0, uses_anonymous_args = 0
 352 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 353 0002 0646     		mov	r6, r0
 354 0004 0F46     		mov	r7, r1
 355 0006 1546     		mov	r5, r2
 356 0008 1C46     		mov	r4, r3
 357 000a FFF7FEFF 		bl	UTILS_PLL_IsBusy
 358 000e 0028     		cmp	r0, #0
 359 0010 30D1     		bne	.L61
ARM GAS  /tmp/ccKHZrGO.s 			page 7


 360 0012 2946     		mov	r1, r5
 361 0014 3046     		mov	r0, r6
 362 0016 FFF7FEFF 		bl	UTILS_GetPLLOutputFrequency
 363 001a 174B     		ldr	r3, .L64
 364 001c 1B68     		ldr	r3, [r3]
 365 001e 13F4003F 		tst	r3, #131072
 366 0022 10D1     		bne	.L57
 367 0024 012F     		cmp	r7, #1
 368 0026 1FD0     		beq	.L63
 369 0028 134A     		ldr	r2, .L64
 370 002a 1368     		ldr	r3, [r2]
 371 002c 23F48023 		bic	r3, r3, #262144
 372 0030 1360     		str	r3, [r2]
 373              	.L59:
 374 0032 114A     		ldr	r2, .L64
 375 0034 1368     		ldr	r3, [r2]
 376 0036 43F48033 		orr	r3, r3, #65536
 377 003a 1360     		str	r3, [r2]
 378              	.L60:
 379 003c 0E4B     		ldr	r3, .L64
 380 003e 1B68     		ldr	r3, [r3]
 381 0040 13F4003F 		tst	r3, #131072
 382 0044 FAD0     		beq	.L60
 383              	.L57:
 384 0046 6A68     		ldr	r2, [r5, #4]
 385 0048 2968     		ldr	r1, [r5]
 386 004a 0B4D     		ldr	r5, .L64
 387 004c 6B68     		ldr	r3, [r5, #4]
 388 004e 23F47C13 		bic	r3, r3, #4128768
 389 0052 02F44032 		and	r2, r2, #196608
 390 0056 42F48032 		orr	r2, r2, #65536
 391 005a 0A43     		orrs	r2, r2, r1
 392 005c 1343     		orrs	r3, r3, r2
 393 005e 6B60     		str	r3, [r5, #4]
 394 0060 2146     		mov	r1, r4
 395 0062 FFF7FEFF 		bl	UTILS_EnablePLLAndSwitchSystem
 396 0066 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 397              	.L63:
 398 0068 034A     		ldr	r2, .L64
 399 006a 1368     		ldr	r3, [r2]
 400 006c 43F48023 		orr	r3, r3, #262144
 401 0070 1360     		str	r3, [r2]
 402 0072 DEE7     		b	.L59
 403              	.L61:
 404 0074 0120     		movs	r0, #1
 405 0076 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 406              	.L65:
 407              		.align	2
 408              	.L64:
 409 0078 00100240 		.word	1073876992
 411              		.ident	"GCC: (15:6.3.1+svn253039-1build1) 6.3.1 20170620"
ARM GAS  /tmp/ccKHZrGO.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_ll_utils.c
     /tmp/ccKHZrGO.s:13     .text.UTILS_SetFlashLatency:0000000000000000 $t
     /tmp/ccKHZrGO.s:19     .text.UTILS_SetFlashLatency:0000000000000000 UTILS_SetFlashLatency
     /tmp/ccKHZrGO.s:58     .text.UTILS_SetFlashLatency:000000000000003c $d
     /tmp/ccKHZrGO.s:63     .text.UTILS_GetPLLOutputFrequency:0000000000000000 $t
     /tmp/ccKHZrGO.s:69     .text.UTILS_GetPLLOutputFrequency:0000000000000000 UTILS_GetPLLOutputFrequency
     /tmp/ccKHZrGO.s:84     .text.UTILS_PLL_IsBusy:0000000000000000 $t
     /tmp/ccKHZrGO.s:90     .text.UTILS_PLL_IsBusy:0000000000000000 UTILS_PLL_IsBusy
     /tmp/ccKHZrGO.s:106    .text.UTILS_PLL_IsBusy:0000000000000014 $d
     /tmp/ccKHZrGO.s:109    .text.LL_Init1msTick:0000000000000000 $t
     /tmp/ccKHZrGO.s:116    .text.LL_Init1msTick:0000000000000000 LL_Init1msTick
     /tmp/ccKHZrGO.s:134    .text.LL_Init1msTick:0000000000000018 $d
     /tmp/ccKHZrGO.s:138    .text.LL_mDelay:0000000000000000 $t
     /tmp/ccKHZrGO.s:145    .text.LL_mDelay:0000000000000000 LL_mDelay
     /tmp/ccKHZrGO.s:172    .text.LL_mDelay:0000000000000028 $d
     /tmp/ccKHZrGO.s:175    .text.LL_SetSystemCoreClock:0000000000000000 $t
     /tmp/ccKHZrGO.s:182    .text.LL_SetSystemCoreClock:0000000000000000 LL_SetSystemCoreClock
     /tmp/ccKHZrGO.s:192    .text.LL_SetSystemCoreClock:0000000000000008 $d
     /tmp/ccKHZrGO.s:195    .text.UTILS_EnablePLLAndSwitchSystem:0000000000000000 $t
     /tmp/ccKHZrGO.s:201    .text.UTILS_EnablePLLAndSwitchSystem:0000000000000000 UTILS_EnablePLLAndSwitchSystem
     /tmp/ccKHZrGO.s:284    .text.UTILS_EnablePLLAndSwitchSystem:00000000000000a4 $d
     /tmp/ccKHZrGO.s:289    .text.LL_PLL_ConfigSystemClock_HSI:0000000000000000 $t
     /tmp/ccKHZrGO.s:296    .text.LL_PLL_ConfigSystemClock_HSI:0000000000000000 LL_PLL_ConfigSystemClock_HSI
     /tmp/ccKHZrGO.s:338    .text.LL_PLL_ConfigSystemClock_HSI:0000000000000054 $d
     /tmp/ccKHZrGO.s:342    .text.LL_PLL_ConfigSystemClock_HSE:0000000000000000 $t
     /tmp/ccKHZrGO.s:349    .text.LL_PLL_ConfigSystemClock_HSE:0000000000000000 LL_PLL_ConfigSystemClock_HSE
     /tmp/ccKHZrGO.s:409    .text.LL_PLL_ConfigSystemClock_HSE:0000000000000078 $d

UNDEFINED SYMBOLS
SystemCoreClock
AHBPrescTable
