Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/Users/Hamza/Desktop/CAN/can/ --output-directory=C:/Users/Hamza/Desktop/CAN/can/can/simulation/ --file-set=SIM_VHDL --report-file=html:C:/Users/Hamza/Desktop/CAN/can/can.html --report-file=sopcinfo:C:/Users/Hamza/Desktop/CAN/can/can.sopcinfo --report-file=csv:C:/Users/Hamza/Desktop/CAN/can/can.csv --report-file=spd:C:/Users/Hamza/Desktop/CAN/can/can.spd --report-file=sip:C:/Users/Hamza/Desktop/CAN/can/can/simulation/can.sip --report-file=cmp:C:/Users/Hamza/Desktop/CAN/can/can.cmp --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25F324C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Hamza/Desktop/CAN/can/can.qsys
Progress: Loading can/can.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding Can_controller_0 [Can_controller 1.0]
Progress: Parameterizing module Can_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: can: Generating can "can" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 15 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 4 modules, 14 connections
Info: merlin_translator_transform: After transform: 9 modules, 34 connections
Info: merlin_domain_transform: After transform: 18 modules, 92 connections
Info: merlin_router_transform: After transform: 23 modules, 112 connections
Info: merlin_burst_transform: After transform: 24 modules, 116 connections
Info: merlin_network_to_switch_transform: After transform: 33 modules, 141 connections
Info: merlin_width_transform: After transform: 35 modules, 149 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 37 modules, 185 connections
Info: merlin_hierarchy_transform: After transform: 5 modules, 18 connections
Info: merlin_mm_transform: After transform: 5 modules, 18 connections
Info: merlin_interrupt_mapper_transform: After transform: 6 modules, 22 connections
Info: reset_adaptation_transform: After transform: 8 modules, 24 connections
Info: nios2_qsys_0: Starting RTL generation for module 'can_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=can_nios2_qsys_0 --dir=C:/Users/Hamza/AppData/Local/Temp/alt7181_8609987527656141498.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --vhdl --config=C:/Users/Hamza/AppData/Local/Temp/alt7181_8609987527656141498.dir/0001_nios2_qsys_0_gen//can_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Hamza/AppData/Local/Temp/alt7181_8609987527656141498.dir/0001_nios2_qsys_0_gen/  ]
Info: nios2_qsys_0: # 2017.01.15 11:04:47 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2017.01.15 11:04:47 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2017.01.15 11:04:49 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2017.01.15 11:04:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2017.01.15 11:04:49 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2017.01.15 11:04:49 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2017.01.15 11:04:49 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2017.01.15 11:04:49 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2017.01.15 11:04:49 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2017.01.15 11:04:50 (*)   Creating 'C:/Users/Hamza/AppData/Local/Temp/alt7181_8609987527656141498.dir/0001_nios2_qsys_0_gen//can_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2017.01.15 11:04:50 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2017.01.15 11:04:50 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2017.01.15 11:04:54 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'can_nios2_qsys_0'
Info: nios2_qsys_0: "can" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'can_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=can_onchip_memory2_0 --dir=C:/Users/Hamza/AppData/Local/Temp/alt7181_8609987527656141498.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --vhdl --config=C:/Users/Hamza/AppData/Local/Temp/alt7181_8609987527656141498.dir/0002_onchip_memory2_0_gen//can_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Hamza/AppData/Local/Temp/alt7181_8609987527656141498.dir/0002_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'can_onchip_memory2_0'
Info: onchip_memory2_0: "can" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: Can_controller_0: "can" instantiated Can_controller "Can_controller_0"
Info: pipeline_bridge_swap_transform: After transform: 33 modules, 105 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: mm_interconnect_0: "can" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: Generating VHDL simulation model
Info: irq_mapper: Generated simulation model can_irq_mapper.vho
Info: irq_mapper: "can" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "can" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model can_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: Can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: Can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model can_mm_interconnect_0_Can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: Can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "Can_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: Generating VHDL simulation model
Info: cmd_xbar_demux: Generated simulation model can_mm_interconnect_0_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: Generating VHDL simulation model
Info: cmd_xbar_demux_001: Generated simulation model can_mm_interconnect_0_cmd_xbar_demux_001.vho
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: Generating VHDL simulation model
Info: cmd_xbar_mux: Generated simulation model can_mm_interconnect_0_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: Generating VHDL simulation model
Info: cmd_xbar_mux_002: Generated simulation model can_mm_interconnect_0_cmd_xbar_mux_002.vho
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: rsp_xbar_demux_002: Generating VHDL simulation model
Info: rsp_xbar_demux_002: Generated simulation model can_mm_interconnect_0_rsp_xbar_demux_002.vho
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: Generating VHDL simulation model
Info: rsp_xbar_mux: Generated simulation model can_mm_interconnect_0_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: rsp_xbar_mux_001: Generating VHDL simulation model
Info: rsp_xbar_mux_001: Generated simulation model can_mm_interconnect_0_rsp_xbar_mux_001.vho
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/Hamza/Desktop/CAN/can/can/simulation/submodules/mentor/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Hamza/Desktop/CAN/can/can/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Users/Hamza/Desktop/CAN/can/can/simulation/submodules/aldec/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Hamza/Desktop/CAN/can/can/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv
Info: can: Done "can" with 26 modules, 77 files, 2515261 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/Users/Hamza/Desktop/CAN/can/can.spd --output-directory=C:/Users/Hamza/Desktop/CAN/can/can/simulation/
Info: Doing: ip-make-simscript --spd=C:/Users/Hamza/Desktop/CAN/can/can.spd --output-directory=C:/Users/Hamza/Desktop/CAN/can/can/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Hamza/Desktop/CAN/can/can/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Hamza/Desktop/CAN/can/can/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Hamza/Desktop/CAN/can/can/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	18 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Hamza/Desktop/CAN/can/can/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/Hamza/Desktop/CAN/can/ --output-directory=C:/Users/Hamza/Desktop/CAN/can/can/ --report-file=bsf:C:/Users/Hamza/Desktop/CAN/can/can.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25F324C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Hamza/Desktop/CAN/can/can.qsys
Progress: Loading can/can.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding Can_controller_0 [Can_controller 1.0]
Progress: Parameterizing module Can_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Hamza/Desktop/CAN/can/ --output-directory=C:/Users/Hamza/Desktop/CAN/can/can/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/Hamza/Desktop/CAN/can/can.html --report-file=sopcinfo:C:/Users/Hamza/Desktop/CAN/can/can.sopcinfo --report-file=cmp:C:/Users/Hamza/Desktop/CAN/can/can.cmp --report-file=qip:C:/Users/Hamza/Desktop/CAN/can/can/synthesis/can.qip --report-file=svd --report-file=regmap:C:/Users/Hamza/Desktop/CAN/can/can/synthesis/can.regmap --report-file=debuginfo:C:/Users/Hamza/Desktop/CAN/can/can/synthesis/can.debuginfo --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25F324C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Hamza/Desktop/CAN/can/can.qsys --language=VHDL
Progress: Loading can/can.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding Can_controller_0 [Can_controller 1.0]
Progress: Parameterizing module Can_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: can: Generating can "can" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 15 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 4 modules, 14 connections
Info: merlin_translator_transform: After transform: 9 modules, 34 connections
Info: merlin_domain_transform: After transform: 18 modules, 92 connections
Info: merlin_router_transform: After transform: 23 modules, 112 connections
Info: merlin_burst_transform: After transform: 24 modules, 116 connections
Info: merlin_network_to_switch_transform: After transform: 33 modules, 141 connections
Info: merlin_width_transform: After transform: 35 modules, 149 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 37 modules, 185 connections
Info: merlin_hierarchy_transform: After transform: 5 modules, 18 connections
Info: merlin_mm_transform: After transform: 5 modules, 18 connections
Info: merlin_interrupt_mapper_transform: After transform: 6 modules, 22 connections
Info: reset_adaptation_transform: After transform: 8 modules, 24 connections
Info: nios2_qsys_0: Starting RTL generation for module 'can_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=can_nios2_qsys_0 --dir=C:/Users/Hamza/AppData/Local/Temp/alt7181_8609987527656141498.dir/0054_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Hamza/AppData/Local/Temp/alt7181_8609987527656141498.dir/0054_nios2_qsys_0_gen//can_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2017.01.15 11:05:31 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2017.01.15 11:05:31 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2017.01.15 11:05:33 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2017.01.15 11:05:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2017.01.15 11:05:33 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2017.01.15 11:05:33 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2017.01.15 11:05:33 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2017.01.15 11:05:33 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2017.01.15 11:05:33 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2017.01.15 11:05:34 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2017.01.15 11:05:34 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2017.01.15 11:05:36 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'can_nios2_qsys_0'
Info: nios2_qsys_0: "can" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'can_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=can_onchip_memory2_0 --dir=C:/Users/Hamza/AppData/Local/Temp/alt7181_8609987527656141498.dir/0055_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Hamza/AppData/Local/Temp/alt7181_8609987527656141498.dir/0055_onchip_memory2_0_gen//can_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'can_onchip_memory2_0'
Info: onchip_memory2_0: "can" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: Can_controller_0: "can" instantiated Can_controller "Can_controller_0"
Info: pipeline_bridge_swap_transform: After transform: 33 modules, 105 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info: mm_interconnect_0: "can" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "can" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "can" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file C:/Users/Hamza/Desktop/CAN/can/can/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Hamza/Desktop/CAN/can/can/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/Hamza/Desktop/CAN/can/can/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/Hamza/Desktop/CAN/can/can/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Hamza/Desktop/CAN/can/can/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: can: Done "can" with 25 modules, 52 files, 988303 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
