verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../nn_v2.gen/sources_1/bd/nn/ipshared/ec67/hdl" --include "../../../../nn_v2.gen/sources_1/bd/nn/ipshared/34f8/hdl" \
"../../../../nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_bbuf_V.v" \
"../../../../nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_control_s_axi.v" \
"../../../../nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_CRTL_BUS_s_axi.v" \
"../../../../nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_dbbuf_V.v" \
"../../../../nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_dwbuf_V.v" \
"../../../../nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_gmem_m_axi.v" \
"../../../../nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mac_muladd_10ns_11ns_20ns_20_4_1.v" \
"../../../../nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1.v" \
"../../../../nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mul_31ns_32ns_63_2_1.v" \
"../../../../nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mul_31s_31s_31_2_1.v" \
"../../../../nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mul_mul_10ns_11ns_20_4_1.v" \
"../../../../nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_mul_mul_16s_16s_23_4_1.v" \
"../../../../nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined_wbuf_V.v" \
"../../../../nn_v2.gen/sources_1/bd/nn/ipshared/5cce/hdl/verilog/fcc_combined.v" \
"../../../bd/nn/ip/nn_fcc_combined_0_0/sim/nn_fcc_combined_0_0.v" \
"../../../bd/nn/ip/nn_processing_system7_0_0/sim/nn_processing_system7_0_0.v" \
"../../../bd/nn/ip/nn_auto_pc_0/sim/nn_auto_pc_0.v" \
"../../../bd/nn/sim/nn.v" \

verilog xil_defaultlib "glbl.v"

nosort
