// Seed: 207439046
module module_0 (
    output tri0 id_0
    , id_6, id_7,
    output supply0 id_1,
    input tri id_2,
    output tri1 id_3,
    input supply1 id_4
);
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd25,
    parameter id_1 = 32'd88
) (
    input  tri1 _id_0,
    input  tri0 _id_1,
    input  tri  id_2,
    output tri  id_3
);
  wire ["" ==  id_0 : 1 'b0 ==  id_1] id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_2
  );
  wire id_6;
endmodule
module module_2 #(
    parameter id_5 = 32'd78
) (
    output wor id_0,
    output tri1 id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri id_4,
    input wor _id_5,
    output wor id_6,
    input supply1 id_7
);
  parameter id_9 = -1;
  logic [1 : id_5] id_10 = id_5;
  notif1 primCall (id_6, id_7, id_10);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3,
      id_0,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
