#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov 23 17:05:32 2020
# Process ID: 10428
# Current directory: C:/Users/alumno/Desktop/Practica2/Practica2/PS2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11012 C:\Users\alumno\Desktop\Practica2\Practica2\PS2\PS2.xpr
# Log file: C:/Users/alumno/Desktop/Practica2/Practica2/PS2/vivado.log
# Journal file: C:/Users/alumno/Desktop/Practica2/Practica2/PS2\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in C:/Users/alumno/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/alumno/AppData/Roaming/Xilinx/Vivado/init.tcl'
start_gui
open_project C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.xpr
INFO: [Project 1-313] Project file moved from '/home/diego/Escritorio/Practica2/PS2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 689.508 ; gain = 130.906
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Interfaz_ps2_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Interfaz_ps2_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Biestable_ps2_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Biestable_ps2_data'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Detector_paridad.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Detector_paridad'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Maquina_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Reg_parity.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Reg_parity'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unidad_Operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/contador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contador_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/detector_flancos.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'detector_flancos'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/interfaz_ps2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'interfaz_ps2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_desplazamiento'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sim_1/new/Interfaz_ps2_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Interfaz_ps2_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8c743ac7bfa44c6fa1d2051f2bac39fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Interfaz_ps2_TB_behav xil_defaultlib.Interfaz_ps2_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.Maquina_estados [maquina_estados_default]
Compiling architecture behavioral of entity xil_defaultlib.Biestable_ps2_data [biestable_ps2_data_default]
Compiling architecture behavioral of entity xil_defaultlib.detector_flancos [detector_flancos_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_desplazamiento [reg_desplazamiento_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_estados [contador_estados_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_parity [reg_parity_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector_paridad [detector_paridad_default]
Compiling architecture behavioral of entity xil_defaultlib.Unidad_Operativa [unidad_operativa_default]
Compiling architecture behavioral of entity xil_defaultlib.interfaz_ps2 [interfaz_ps2_default]
Compiling architecture behavioral of entity xil_defaultlib.interfaz_ps2_tb
Built simulation snapshot Interfaz_ps2_TB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.sim/sim_1/behav/xsim/xsim.dir/Interfaz_ps2_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 23 17:06:23 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Interfaz_ps2_TB_behav -key {Behavioral:sim_1:Functional:Interfaz_ps2_TB} -tclbatch {Interfaz_ps2_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Interfaz_ps2_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Interfaz_ps2_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 764.469 ; gain = 30.992
run 18 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 4
[Mon Nov 23 17:07:06 2020] Launched synth_1...
Run output will be captured here: C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.runs/synth_1/runme.log
[Mon Nov 23 17:07:06 2020] Launched impl_1...
Run output will be captured here: C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1647.766 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1647.766 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1647.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1776.180 ; gain = 957.277
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.sim/sim_1/impl/func/xsim/Interfaz_ps2_TB_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.sim/sim_1/impl/func/xsim/Interfaz_ps2_TB_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'Interfaz_ps2_TB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.sim/sim_1/impl/func/xsim'
"xvlog --incr --relax -prj Interfaz_ps2_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.sim/sim_1/impl/func/xsim/Interfaz_ps2_TB_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Biestable_ps2_data
INFO: [VRFC 10-311] analyzing module Detector_paridad
INFO: [VRFC 10-311] analyzing module Maquina_estados
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-311] analyzing module Reg_parity
INFO: [VRFC 10-311] analyzing module Unidad_Operativa
INFO: [VRFC 10-311] analyzing module contador_estados
INFO: [VRFC 10-311] analyzing module detector_flancos
INFO: [VRFC 10-311] analyzing module interfaz_ps2
INFO: [VRFC 10-311] analyzing module reg_desplazamiento
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj Interfaz_ps2_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sim_1/new/Interfaz_ps2_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Interfaz_ps2_TB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.sim/sim_1/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8c743ac7bfa44c6fa1d2051f2bac39fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Interfaz_ps2_TB_func_impl xil_defaultlib.Interfaz_ps2_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.Maquina_estados
Compiling module xil_defaultlib.Biestable_ps2_data
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.contador_estados
Compiling module xil_defaultlib.detector_flancos
Compiling module xil_defaultlib.Detector_paridad
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.reg_desplazamiento
Compiling module xil_defaultlib.Reg_parity
Compiling module xil_defaultlib.Unidad_Operativa
Compiling module xil_defaultlib.interfaz_ps2
Compiling architecture behavioral of entity xil_defaultlib.interfaz_ps2_tb
Built simulation snapshot Interfaz_ps2_TB_func_impl

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.sim/sim_1/impl/func/xsim/xsim.dir/Interfaz_ps2_TB_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 23 17:09:50 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Interfaz_ps2_TB_func_impl -key {Post-Implementation:sim_1:Functional:Interfaz_ps2_TB} -tclbatch {Interfaz_ps2_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Interfaz_ps2_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Interfaz_ps2_TB_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1781.801 ; gain = 962.898
run 4 ms
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: interfaz_ps2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1865.391 ; gain = 44.820
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'interfaz_ps2' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/interfaz_ps2.vhd:47]
INFO: [Synth 8-3491] module 'Maquina_estados' declared at 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd:34' bound to instance 'inst_maquina_estados' of component 'Maquina_estados' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/interfaz_ps2.vhd:86]
INFO: [Synth 8-638] synthesizing module 'Maquina_estados' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Maquina_estados' (1#1) [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd:50]
INFO: [Synth 8-3491] module 'Unidad_Operativa' declared at 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:34' bound to instance 'inst_unidad_operativa' of component 'Unidad_Operativa' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/interfaz_ps2.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Unidad_Operativa' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:52]
INFO: [Synth 8-3491] module 'Biestable_ps2_data' declared at 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Biestable_ps2_data.vhd:34' bound to instance 'inst_biestable_ps2_data' of component 'Biestable_ps2_data' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:121]
INFO: [Synth 8-638] synthesizing module 'Biestable_ps2_data' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Biestable_ps2_data.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Biestable_ps2_data' (2#1) [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Biestable_ps2_data.vhd:41]
INFO: [Synth 8-3491] module 'detector_flancos' declared at 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/detector_flancos.vhd:34' bound to instance 'inst_detector_flancos' of component 'detector_flancos' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:128]
INFO: [Synth 8-638] synthesizing module 'detector_flancos' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/detector_flancos.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'detector_flancos' (3#1) [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/detector_flancos.vhd:42]
INFO: [Synth 8-3491] module 'reg_desplazamiento' declared at 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd:34' bound to instance 'inst_reg_desplaza' of component 'reg_desplazamiento' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:134]
INFO: [Synth 8-638] synthesizing module 'reg_desplazamiento' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd:45]
WARNING: [Synth 8-614] signal 't_q_shift' is read in the process but is not in the sensitivity list [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'reg_desplazamiento' (4#1) [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd:45]
INFO: [Synth 8-3491] module 'contador_estados' declared at 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/contador.vhd:34' bound to instance 'inst_contador_estados' of component 'contador_estados' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:144]
INFO: [Synth 8-638] synthesizing module 'contador_estados' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/contador.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element tc_reg was removed.  [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/contador.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'contador_estados' (5#1) [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/contador.vhd:44]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Reg.vhd:34' bound to instance 'inst_reg' of component 'Reg' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:152]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (6#1) [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg_parity' declared at 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Reg_parity.vhd:34' bound to instance 'inst_reg_parity' of component 'Reg_parity' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:166]
INFO: [Synth 8-638] synthesizing module 'Reg_parity' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Reg_parity.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg_parity' (7#1) [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Reg_parity.vhd:42]
INFO: [Synth 8-3491] module 'Detector_paridad' declared at 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Detector_paridad.vhd:34' bound to instance 'inst_detector_paridad' of component 'Detector_paridad' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:175]
INFO: [Synth 8-638] synthesizing module 'Detector_paridad' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Detector_paridad.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Detector_paridad' (8#1) [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Detector_paridad.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Unidad_Operativa' (9#1) [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'interfaz_ps2' (10#1) [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/interfaz_ps2.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1905.770 ; gain = 85.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1905.770 ; gain = 85.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1905.770 ; gain = 85.199
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2060.254 ; gain = 239.684
32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.254 ; gain = 239.684
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 23 17:22:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2064.496 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BA49A
set_property PROGRAM.FILE {C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.runs/impl_1/interfaz_ps2.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.runs/impl_1/interfaz_ps2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 23 17:36:58 2020...
