netSpeedModels : 
{
  BUFGCE = "versal/data/timingdef/netspeedmodels/BUFGCE.v2.paspd";
  BUFGCE_DIV = "versal/data/timingdef/netspeedmodels/BUFGCE_DIV.v2.paspd";
  BUFGCTRL = "versal/data/timingdef/netspeedmodels/BUFGCTRL.v2.paspd";
  DSP58 = "versal/data/timingdef/netspeedmodels/DSP58.v2.paspd";
  DSP58_PRIMARY = "versal/data/timingdef/netspeedmodels/DSP58_PRIMARY.v2.paspd";
  DSPFP = "versal/data/timingdef/netspeedmodels/DSPFP.v2.paspd";
  HDIOLOGIC = "versal/data/timingdef/netspeedmodels/HDIOLOGIC.v2.paspd";
  IRI_QUAD_EVEN = "versal/data/timingdef/netspeedmodels/IRI_QUAD_EVEN.v2.paspd";
  IRI_QUAD_ODD = "versal/data/timingdef/netspeedmodels/IRI_QUAD_ODD.v2.paspd";
  RAMB18_L = "versal/data/timingdef/netspeedmodels/RAMB18_L.v2.paspd";
  RAMB18_U = "versal/data/timingdef/netspeedmodels/RAMB18_U.v2.paspd";
  RAMB36 = "versal/data/timingdef/netspeedmodels/RAMB36.v2.paspd";
  SLICEL = "versal/data/timingdef/netspeedmodels/SLICEL.v3.paspd";
  SLICEM = "versal/data/timingdef/netspeedmodels/SLICEM.v3.paspd";
  URAM288 = "versal/data/timingdef/netspeedmodels/URAM288.v2.paspd";
};
netTimingModels : 
{
  BLI_A_GRP0 = "versal/data/timingdef/arch/timing_model/sites/BLI_A_GRP0.v1.netTimingModels";
  BLI_A_GRP1 = "versal/data/timingdef/arch/timing_model/sites/BLI_A_GRP1.v1.netTimingModels";
  BLI_A_GRP2 = "versal/data/timingdef/arch/timing_model/sites/BLI_A_GRP2.v1.netTimingModels";
  BLI_B_GRP0 = "versal/data/timingdef/arch/timing_model/sites/BLI_B_GRP0.v1.netTimingModels";
  BLI_B_GRP1 = "versal/data/timingdef/arch/timing_model/sites/BLI_B_GRP1.v1.netTimingModels";
  BLI_B_GRP2 = "versal/data/timingdef/arch/timing_model/sites/BLI_B_GRP2.v1.netTimingModels";
  BLI_C_GRP0 = "versal/data/timingdef/arch/timing_model/sites/BLI_C_GRP0.v1.netTimingModels";
  BLI_C_GRP1 = "versal/data/timingdef/arch/timing_model/sites/BLI_C_GRP1.v1.netTimingModels";
  BLI_C_GRP2 = "versal/data/timingdef/arch/timing_model/sites/BLI_C_GRP2.v1.netTimingModels";
  BLI_D_GRP4 = "versal/data/timingdef/arch/timing_model/sites/BLI_D_GRP4.v1.netTimingModels";
  BLI_D_GRP5 = "versal/data/timingdef/arch/timing_model/sites/BLI_D_GRP5.v1.netTimingModels";
  BLI_D_GRP6 = "versal/data/timingdef/arch/timing_model/sites/BLI_D_GRP6.v1.netTimingModels";
  BLI_D_GRP7 = "versal/data/timingdef/arch/timing_model/sites/BLI_D_GRP7.v1.netTimingModels";
  BUFDIV_LEAF = "versal/data/timingdef/arch/timing_model/sites/BUFDIV_LEAF.v1.netTimingModels";
  BUFGCE = "versal/data/timingdef/arch/timing_model/sites/BUFGCE.v1.netTimingModels";
  BUFGCE_DIV = "versal/data/timingdef/arch/timing_model/sites/BUFGCE_DIV.v1.netTimingModels";
  BUFGCE_HDIO = "versal/data/timingdef/arch/timing_model/sites/BUFGCE_HDIO.v1.netTimingModels";
  BUFGCTRL = "versal/data/timingdef/arch/timing_model/sites/BUFGCTRL.v1.netTimingModels";
  BUFG_FABRIC = "versal/data/timingdef/arch/timing_model/sites/BUFG_FABRIC.v1.netTimingModels";
  BUFG_GT = "versal/data/timingdef/arch/timing_model/sites/BUFG_GT.v1.netTimingModels";
  BUFG_GT_SYNC = "versal/data/timingdef/arch/timing_model/sites/BUFG_GT_SYNC.v1.netTimingModels";
  BUFG_HSR_TEST = "versal/data/timingdef/arch/timing_model/sites/BUFG_HSR_TEST.v1.netTimingModels";
  BUFG_PS = "versal/data/timingdef/arch/timing_model/sites/BUFG_PS.v1.netTimingModels";
  CMPHY_DFX_HB = "versal/data/timingdef/arch/timing_model/sites/CMPHY_DFX_HB.v1.netTimingModels";
  CMPHY_OCTAD = "versal/data/timingdef/arch/timing_model/sites/CMPHY_OCTAD.v1.netTimingModels";
  DCMAC = "versal/data/timingdef/arch/timing_model/sites/DCMAC.v1.netTimingModels";
  DDRMC5C = "versal/data/timingdef/arch/timing_model/sites/DDRMC5C.v1.netTimingModels";
  DPLL = "versal/data/timingdef/arch/timing_model/sites/DPLL.v1.netTimingModels";
  DSP58 = "versal/data/timingdef/arch/timing_model/sites/DSP58.v1.netTimingModels";
  DSP58_CPLX = "versal/data/timingdef/arch/timing_model/sites/DSP58_CPLX.v1.netTimingModels";
  DSP58_PRIMARY = "versal/data/timingdef/arch/timing_model/sites/DSP58_PRIMARY.v1.netTimingModels";
  DSPFP = "versal/data/timingdef/arch/timing_model/sites/DSPFP.v1.netTimingModels";
  GCLK_DELAY_SSIT = "versal/data/timingdef/arch/timing_model/sites/GCLK_DELAY_SSIT.v1.netTimingModels";
  GCLK_PD = "versal/data/timingdef/arch/timing_model/sites/GCLK_PD.v1.netTimingModels";
  GCLK_TAPS_DECODE_GT = "versal/data/timingdef/arch/timing_model/sites/GCLK_TAPS_DECODE_GT.v1.netTimingModels";
  GCLK_TAPS_DECODE_VNOC = "versal/data/timingdef/arch/timing_model/sites/GCLK_TAPS_DECODE_VNOC.v1.netTimingModels";
  GCLK_TAPS_DECODE_VNOC_PS = "versal/data/timingdef/arch/timing_model/sites/GCLK_TAPS_DECODE_VNOC_PS.v1.netTimingModels";
  GCLK_TEST = "versal/data/timingdef/arch/timing_model/sites/GCLK_TEST.v1.netTimingModels";
  GCLK_TEST_RING = "versal/data/timingdef/arch/timing_model/sites/GCLK_TEST_RING.v1.netTimingModels";
  GTM_QUAD = "versal/data/timingdef/arch/timing_model/sites/GTM_QUAD.v1.netTimingModels";
  GTM_REFCLK = "versal/data/timingdef/arch/timing_model/sites/GTM_REFCLK.v1.netTimingModels";
  GTYP_QUAD = "versal/data/timingdef/arch/timing_model/sites/GTYP_QUAD.v1.netTimingModels";
  GTYP_REFCLK = "versal/data/timingdef/arch/timing_model/sites/GTYP_REFCLK.v1.netTimingModels";
  HDIOB = "versal/data/timingdef/arch/timing_model/sites/HDIOB.v1.netTimingModels";
  HDIOLOGIC = "versal/data/timingdef/arch/timing_model/sites/HDIOLOGIC.v1.netTimingModels";
  HDLOGIC_APB = "versal/data/timingdef/arch/timing_model/sites/HDLOGIC_APB.v1.netTimingModels";
  HSC = "versal/data/timingdef/arch/timing_model/sites/HSC.v1.netTimingModels";
  IRI_QUAD_EVEN = "versal/data/timingdef/arch/timing_model/sites/IRI_QUAD_EVEN.v1.netTimingModels";
  IRI_QUAD_ODD = "versal/data/timingdef/arch/timing_model/sites/IRI_QUAD_ODD.v1.netTimingModels";
  MISR = "versal/data/timingdef/arch/timing_model/sites/MISR.v1.netTimingModels";
  MMCM = "versal/data/timingdef/arch/timing_model/sites/MMCM.v1.netTimingModels";
  MRMAC = "versal/data/timingdef/arch/timing_model/sites/MRMAC.v1.netTimingModels";
  NOC2_NMU128 = "versal/data/timingdef/arch/timing_model/sites/NOC2_NMU128.v1.netTimingModels";
  NOC2_NMU512 = "versal/data/timingdef/arch/timing_model/sites/NOC2_NMU512.v1.netTimingModels";
  NOC2_NPS5555 = "versal/data/timingdef/arch/timing_model/sites/NOC2_NPS5555.v1.netTimingModels";
  NOC2_NSU128 = "versal/data/timingdef/arch/timing_model/sites/NOC2_NSU128.v1.netTimingModels";
  NOC2_NSU512 = "versal/data/timingdef/arch/timing_model/sites/NOC2_NSU512.v1.netTimingModels";
  NOC2_SCAN = "versal/data/timingdef/arch/timing_model/sites/NOC2_SCAN.v1.netTimingModels";
  NOC2_XBR4X2 = "versal/data/timingdef/arch/timing_model/sites/NOC2_XBR4X2.v1.netTimingModels";
  NPI_NIR = "versal/data/timingdef/arch/timing_model/sites/NPI_NIR.v1.netTimingModels";
  PCIE50 = "versal/data/timingdef/arch/timing_model/sites/PCIE50.v1.netTimingModels";
  PS9 = "versal/data/timingdef/arch/timing_model/sites/PS9.v1.netTimingModels";
  RAMB18_L = "versal/data/timingdef/arch/timing_model/sites/RAMB18_L.v1.netTimingModels";
  RAMB18_U = "versal/data/timingdef/arch/timing_model/sites/RAMB18_U.v1.netTimingModels";
  RAMB36 = "versal/data/timingdef/arch/timing_model/sites/RAMB36.v1.netTimingModels";
  RCLK_DFX_TEST = "versal/data/timingdef/arch/timing_model/sites/RCLK_DFX_TEST.v1.netTimingModels";
  RPI_HD_APB = "versal/data/timingdef/arch/timing_model/sites/RPI_HD_APB.v1.netTimingModels";
  SLICEL = "versal/data/timingdef/arch/timing_model/sites/SLICEL.v1.netTimingModels";
  SLICEM = "versal/data/timingdef/arch/timing_model/sites/SLICEM.v1.netTimingModels";
  SYSMON_SAT = "versal/data/timingdef/arch/timing_model/sites/SYSMON_SAT.v1.netTimingModels";
  URAM288 = "versal/data/timingdef/arch/timing_model/sites/URAM288.v1.netTimingModels";
  URAM_CAS_DLY = "versal/data/timingdef/arch/timing_model/sites/URAM_CAS_DLY.v1.netTimingModels";
  X5PHIO_CMUIF = "versal/data/timingdef/arch/timing_model/sites/X5PHIO_CMUIF.v1.netTimingModels";
  X5PHIO_CMU_X32 = "versal/data/timingdef/arch/timing_model/sites/X5PHIO_CMU_X32.v1.netTimingModels";
  X5PHIO_DCCIBUF = "versal/data/timingdef/arch/timing_model/sites/X5PHIO_DCCIBUF.v1.netTimingModels";
  X5PHIO_HARD_INV = "versal/data/timingdef/arch/timing_model/sites/X5PHIO_HARD_INV.v1.netTimingModels";
  X5PHIO_XCVR = "versal/data/timingdef/arch/timing_model/sites/X5PHIO_XCVR.v1.netTimingModels";
  X5PLL = "versal/data/timingdef/arch/timing_model/sites/X5PLL.v1.netTimingModels";
  X5PLL_INTF = "versal/data/timingdef/arch/timing_model/sites/X5PLL_INTF.v1.netTimingModels";
  X5PLL_S2P = "versal/data/timingdef/arch/timing_model/sites/X5PLL_S2P.v1.netTimingModels";
};
netTimingSet : 
{
  BLI_A_GRP0 = "versal/data/timingdef/arch/timing_set/sites/BLI_A_GRP0.v2.netTimingSet";
  BLI_A_GRP1 = "versal/data/timingdef/arch/timing_set/sites/BLI_A_GRP1.v2.netTimingSet";
  BLI_A_GRP2 = "versal/data/timingdef/arch/timing_set/sites/BLI_A_GRP2.v2.netTimingSet";
  BLI_B_GRP0 = "versal/data/timingdef/arch/timing_set/sites/BLI_B_GRP0.v2.netTimingSet";
  BLI_B_GRP1 = "versal/data/timingdef/arch/timing_set/sites/BLI_B_GRP1.v2.netTimingSet";
  BLI_B_GRP2 = "versal/data/timingdef/arch/timing_set/sites/BLI_B_GRP2.v2.netTimingSet";
  BLI_C_GRP0 = "versal/data/timingdef/arch/timing_set/sites/BLI_C_GRP0.v2.netTimingSet";
  BLI_C_GRP1 = "versal/data/timingdef/arch/timing_set/sites/BLI_C_GRP1.v2.netTimingSet";
  BLI_C_GRP2 = "versal/data/timingdef/arch/timing_set/sites/BLI_C_GRP2.v2.netTimingSet";
  BLI_D_GRP4 = "versal/data/timingdef/arch/timing_set/sites/BLI_D_GRP4.v2.netTimingSet";
  BLI_D_GRP5 = "versal/data/timingdef/arch/timing_set/sites/BLI_D_GRP5.v2.netTimingSet";
  BLI_D_GRP6 = "versal/data/timingdef/arch/timing_set/sites/BLI_D_GRP6.v2.netTimingSet";
  BLI_D_GRP7 = "versal/data/timingdef/arch/timing_set/sites/BLI_D_GRP7.v2.netTimingSet";
  BUFDIV_LEAF = "versal/data/timingdef/arch/timing_set/sites/BUFDIV_LEAF.v2.netTimingSet";
  BUFGCE = "versal/data/timingdef/arch/timing_set/sites/BUFGCE.v3.netTimingSet";
  BUFGCE_DIV = "versal/data/timingdef/arch/timing_set/sites/BUFGCE_DIV.v3.netTimingSet";
  BUFGCE_HDIO = "versal/data/timingdef/arch/timing_set/sites/BUFGCE_HDIO.v2.netTimingSet";
  BUFGCTRL = "versal/data/timingdef/arch/timing_set/sites/BUFGCTRL.v3.netTimingSet";
  BUFG_FABRIC = "versal/data/timingdef/arch/timing_set/sites/BUFG_FABRIC.v2.netTimingSet";
  BUFG_GT = "versal/data/timingdef/arch/timing_set/sites/BUFG_GT.v2.netTimingSet";
  BUFG_GT_SYNC = "versal/data/timingdef/arch/timing_set/sites/BUFG_GT_SYNC.v2.netTimingSet";
  BUFG_HSR_TEST = "versal/data/timingdef/arch/timing_set/sites/BUFG_HSR_TEST.v2.netTimingSet";
  BUFG_PS = "versal/data/timingdef/arch/timing_set/sites/BUFG_PS.v2.netTimingSet";
  CMPHY_DFX_HB = "versal/data/timingdef/arch/timing_set/sites/CMPHY_DFX_HB.v2.netTimingSet";
  CMPHY_OCTAD = "versal/data/timingdef/arch/timing_set/sites/CMPHY_OCTAD.v2.netTimingSet";
  DCMAC = "versal/data/timingdef/arch/timing_set/sites/DCMAC.v2.netTimingSet";
  DDRMC5C = "versal/data/timingdef/arch/timing_set/sites/DDRMC5C.v2.netTimingSet";
  DPLL = "versal/data/timingdef/arch/timing_set/sites/DPLL.v2.netTimingSet";
  DSP58 = "versal/data/timingdef/arch/timing_set/sites/DSP58.v3.netTimingSet";
  DSP58_CPLX = "versal/data/timingdef/arch/timing_set/sites/DSP58_CPLX.v2.netTimingSet";
  DSP58_PRIMARY = "versal/data/timingdef/arch/timing_set/sites/DSP58_PRIMARY.v3.netTimingSet";
  DSPFP = "versal/data/timingdef/arch/timing_set/sites/DSPFP.v3.netTimingSet";
  GCLK_DELAY_SSIT = "versal/data/timingdef/arch/timing_set/sites/GCLK_DELAY_SSIT.v2.netTimingSet";
  GCLK_PD = "versal/data/timingdef/arch/timing_set/sites/GCLK_PD.v2.netTimingSet";
  GCLK_TAPS_DECODE_GT = "versal/data/timingdef/arch/timing_set/sites/GCLK_TAPS_DECODE_GT.v2.netTimingSet";
  GCLK_TAPS_DECODE_VNOC = "versal/data/timingdef/arch/timing_set/sites/GCLK_TAPS_DECODE_VNOC.v2.netTimingSet";
  GCLK_TAPS_DECODE_VNOC_PS = "versal/data/timingdef/arch/timing_set/sites/GCLK_TAPS_DECODE_VNOC_PS.v2.netTimingSet";
  GCLK_TEST = "versal/data/timingdef/arch/timing_set/sites/GCLK_TEST.v2.netTimingSet";
  GCLK_TEST_RING = "versal/data/timingdef/arch/timing_set/sites/GCLK_TEST_RING.v2.netTimingSet";
  GTM_QUAD = "versal/data/timingdef/arch/timing_set/sites/GTM_QUAD.v2.netTimingSet";
  GTM_REFCLK = "versal/data/timingdef/arch/timing_set/sites/GTM_REFCLK.v2.netTimingSet";
  GTYP_QUAD = "versal/data/timingdef/arch/timing_set/sites/GTYP_QUAD.v2.netTimingSet";
  GTYP_REFCLK = "versal/data/timingdef/arch/timing_set/sites/GTYP_REFCLK.v2.netTimingSet";
  HDIOB = "versal/data/timingdef/arch/timing_set/sites/HDIOB.v2.netTimingSet";
  HDIOLOGIC = "versal/data/timingdef/arch/timing_set/sites/HDIOLOGIC.v3.netTimingSet";
  HDLOGIC_APB = "versal/data/timingdef/arch/timing_set/sites/HDLOGIC_APB.v2.netTimingSet";
  HSC = "versal/data/timingdef/arch/timing_set/sites/HSC.v2.netTimingSet";
  IRI_QUAD_EVEN = "versal/data/timingdef/arch/timing_set/sites/IRI_QUAD_EVEN.v3.netTimingSet";
  IRI_QUAD_ODD = "versal/data/timingdef/arch/timing_set/sites/IRI_QUAD_ODD.v3.netTimingSet";
  MISR = "versal/data/timingdef/arch/timing_set/sites/MISR.v2.netTimingSet";
  MMCM = "versal/data/timingdef/arch/timing_set/sites/MMCM.v2.netTimingSet";
  MRMAC = "versal/data/timingdef/arch/timing_set/sites/MRMAC.v2.netTimingSet";
  NOC2_NMU128 = "versal/data/timingdef/arch/timing_set/sites/NOC2_NMU128.v2.netTimingSet";
  NOC2_NMU512 = "versal/data/timingdef/arch/timing_set/sites/NOC2_NMU512.v2.netTimingSet";
  NOC2_NPS5555 = "versal/data/timingdef/arch/timing_set/sites/NOC2_NPS5555.v2.netTimingSet";
  NOC2_NSU128 = "versal/data/timingdef/arch/timing_set/sites/NOC2_NSU128.v2.netTimingSet";
  NOC2_NSU512 = "versal/data/timingdef/arch/timing_set/sites/NOC2_NSU512.v2.netTimingSet";
  NOC2_SCAN = "versal/data/timingdef/arch/timing_set/sites/NOC2_SCAN.v2.netTimingSet";
  NOC2_XBR4X2 = "versal/data/timingdef/arch/timing_set/sites/NOC2_XBR4X2.v2.netTimingSet";
  NPI_NIR = "versal/data/timingdef/arch/timing_set/sites/NPI_NIR.v2.netTimingSet";
  PCIE50 = "versal/data/timingdef/arch/timing_set/sites/PCIE50.v2.netTimingSet";
  PS9 = "versal/data/timingdef/arch/timing_set/sites/PS9.v2.netTimingSet";
  RAMB18_L = "versal/data/timingdef/arch/timing_set/sites/RAMB18_L.v3.netTimingSet";
  RAMB18_U = "versal/data/timingdef/arch/timing_set/sites/RAMB18_U.v3.netTimingSet";
  RAMB36 = "versal/data/timingdef/arch/timing_set/sites/RAMB36.v3.netTimingSet";
  RCLK_DFX_TEST = "versal/data/timingdef/arch/timing_set/sites/RCLK_DFX_TEST.v2.netTimingSet";
  RPI_HD_APB = "versal/data/timingdef/arch/timing_set/sites/RPI_HD_APB.v2.netTimingSet";
  SLICEL = "versal/data/timingdef/arch/timing_set/sites/SLICEL.v3.netTimingSet";
  SLICEM = "versal/data/timingdef/arch/timing_set/sites/SLICEM.v3.netTimingSet";
  SYSMON_SAT = "versal/data/timingdef/arch/timing_set/sites/SYSMON_SAT.v2.netTimingSet";
  URAM288 = "versal/data/timingdef/arch/timing_set/sites/URAM288.v3.netTimingSet";
  URAM_CAS_DLY = "versal/data/timingdef/arch/timing_set/sites/URAM_CAS_DLY.v2.netTimingSet";
  X5PHIO_CMUIF = "versal/data/timingdef/arch/timing_set/sites/X5PHIO_CMUIF.v2.netTimingSet";
  X5PHIO_CMU_X32 = "versal/data/timingdef/arch/timing_set/sites/X5PHIO_CMU_X32.v2.netTimingSet";
  X5PHIO_DCCIBUF = "versal/data/timingdef/arch/timing_set/sites/X5PHIO_DCCIBUF.v2.netTimingSet";
  X5PHIO_HARD_INV = "versal/data/timingdef/arch/timing_set/sites/X5PHIO_HARD_INV.v2.netTimingSet";
  X5PHIO_XCVR = "versal/data/timingdef/arch/timing_set/sites/X5PHIO_XCVR.v2.netTimingSet";
  X5PLL = "versal/data/timingdef/arch/timing_set/sites/X5PLL.v2.netTimingSet";
  X5PLL_INTF = "versal/data/timingdef/arch/timing_set/sites/X5PLL_INTF.v2.netTimingSet";
  X5PLL_S2P = "versal/data/timingdef/arch/timing_set/sites/X5PLL_S2P.v2.netTimingSet";
};
