{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726298310283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726298310283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 14 02:18:30 2024 " "Processing started: Sat Sep 14 02:18:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726298310283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726298310283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_fsm -c top_fsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_fsm -c top_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726298310283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726298310487 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726298310488 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top_fsm.v(97) " "Verilog HDL information at top_fsm.v(97): always construct contains both blocking and non-blocking assignments" {  } { { "top_fsm.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_fsm.v" 97 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726298315682 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top_fsm.v(148) " "Verilog HDL information at top_fsm.v(148): always construct contains both blocking and non-blocking assignments" {  } { { "top_fsm.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_fsm.v" 148 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726298315682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "death DEATH top_fsm.v(67) " "Verilog HDL Declaration information at top_fsm.v(67): object \"death\" differs only in case from object \"DEATH\" in the same scope" {  } { { "top_fsm.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_fsm.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726298315683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file top_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_fsm " "Found entity 1: top_fsm" {  } { { "top_fsm.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_fsm.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726298315683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726298315683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_ads1115.v 1 1 " "Found 1 design units, including 1 entities, in source file top_ads1115.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_ads1115 " "Found entity 1: top_ads1115" {  } { { "top_ads1115.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_ads1115.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726298315684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726298315684 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2c_ads1115.v(72) " "Verilog HDL information at i2c_ads1115.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "i2c_ads1115.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/i2c_ads1115.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726298315685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ads1115.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_ads1115.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ads1115 " "Found entity 1: i2c_ads1115" {  } { { "i2c_ads1115.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/i2c_ads1115.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726298315685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726298315685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads1115_master.v 1 1 " "Found 1 design units, including 1 entities, in source file ads1115_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 ads1115_master " "Found entity 1: ads1115_master" {  } { { "ads1115_master.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ads1115_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726298315686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726298315686 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "only_register top_ads1115.v(52) " "Verilog HDL Implicit Net warning at top_ads1115.v(52): created implicit net for \"only_register\"" {  } { { "top_ads1115.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_ads1115.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726298315686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_fsm " "Elaborating entity \"top_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726298315714 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "medicines top_fsm.v(65) " "Verilog HDL or VHDL warning at top_fsm.v(65): object \"medicines\" assigned a value but never read" {  } { { "top_fsm.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_fsm.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726298315715 "|top_fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "death top_fsm.v(67) " "Verilog HDL or VHDL warning at top_fsm.v(67): object \"death\" assigned a value but never read" {  } { { "top_fsm.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_fsm.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726298315715 "|top_fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable_btn_action top_fsm.v(238) " "Verilog HDL or VHDL warning at top_fsm.v(238): object \"enable_btn_action\" assigned a value but never read" {  } { { "top_fsm.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_fsm.v" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726298315715 "|top_fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cont_enable_btn_action top_fsm.v(239) " "Verilog HDL or VHDL warning at top_fsm.v(239): object \"cont_enable_btn_action\" assigned a value but never read" {  } { { "top_fsm.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_fsm.v" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726298315715 "|top_fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cont_enable_btn_cancel top_fsm.v(242) " "Verilog HDL or VHDL warning at top_fsm.v(242): object \"cont_enable_btn_cancel\" assigned a value but never read" {  } { { "top_fsm.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_fsm.v" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726298315715 "|top_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 top_fsm.v(279) " "Verilog HDL assignment warning at top_fsm.v(279): truncated value with size 32 to match size of target (27)" {  } { { "top_fsm.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_fsm.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726298315715 "|top_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_ads1115 top_ads1115:UTT_joystick " "Elaborating entity \"top_ads1115\" for hierarchy \"top_ads1115:UTT_joystick\"" {  } { { "top_fsm.v" "UTT_joystick" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_fsm.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726298315716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ads1115 top_ads1115:UTT_joystick\|i2c_ads1115:UTT_i2c " "Elaborating entity \"i2c_ads1115\" for hierarchy \"top_ads1115:UTT_joystick\|i2c_ads1115:UTT_i2c\"" {  } { { "top_ads1115.v" "UTT_i2c" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_ads1115.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726298315716 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "band i2c_ads1115.v(70) " "Verilog HDL or VHDL warning at i2c_ads1115.v(70): object \"band\" assigned a value but never read" {  } { { "i2c_ads1115.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/i2c_ads1115.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726298315717 "|top_fsm|top_ads1115:UTT_joystick|i2c_ads1115:UTT_i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ads1115_master top_ads1115:UTT_joystick\|ads1115_master:UUT_setup " "Elaborating entity \"ads1115_master\" for hierarchy \"top_ads1115:UTT_joystick\|ads1115_master:UUT_setup\"" {  } { { "top_ads1115.v" "UUT_setup" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_ads1115.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726298315718 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "block_sep ads1115_master.v(28) " "Verilog HDL or VHDL warning at ads1115_master.v(28): object \"block_sep\" assigned a value but never read" {  } { { "ads1115_master.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ads1115_master.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726298315718 "|top_fsm|top_ads1115:UTT_joystick|ads1115_master:UUT_setup"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top_hcsr04.v(17) " "Verilog HDL information at top_hcsr04.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "top_hcsr04.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_hcsr04.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726298315724 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top_hcsr04.v(27) " "Verilog HDL information at top_hcsr04.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "top_hcsr04.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_hcsr04.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726298315724 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top_hcsr04.v 1 1 " "Using design file top_hcsr04.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top_hcsr04 " "Found entity 1: top_hcsr04" {  } { { "top_hcsr04.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_hcsr04.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726298315724 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726298315724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_hcsr04 top_hcsr04:UTT_ultrasonido " "Elaborating entity \"top_hcsr04\" for hierarchy \"top_hcsr04:UTT_ultrasonido\"" {  } { { "top_fsm.v" "UTT_ultrasonido" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_fsm.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726298315724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top_hcsr04.v(19) " "Verilog HDL assignment warning at top_hcsr04.v(19): truncated value with size 32 to match size of target (20)" {  } { { "top_hcsr04.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_hcsr04.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726298315725 "|top_fsm|top_hcsr04:UTT_ultrasonido"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top_hcsr04.v(30) " "Verilog HDL assignment warning at top_hcsr04.v(30): truncated value with size 32 to match size of target (20)" {  } { { "top_hcsr04.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_hcsr04.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726298315725 "|top_fsm|top_hcsr04:UTT_ultrasonido"}
{ "Warning" "WSGN_SEARCH_FILE" "top_oled.v 1 1 " "Using design file top_oled.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top_oled " "Found entity 1: top_oled" {  } { { "top_oled.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_oled.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726298315731 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726298315731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_oled top_oled:UUT_oled " "Elaborating entity \"top_oled\" for hierarchy \"top_oled:UUT_oled\"" {  } { { "top_fsm.v" "UUT_oled" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_fsm.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726298315731 ""}
{ "Warning" "WSGN_SEARCH_FILE" "master_i2c_oled.v 1 1 " "Using design file master_i2c_oled.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 master_i2c_oled " "Found entity 1: master_i2c_oled" {  } { { "master_i2c_oled.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/master_i2c_oled.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726298315737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726298315737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_i2c_oled top_oled:UUT_oled\|master_i2c_oled:i2c " "Elaborating entity \"master_i2c_oled\" for hierarchy \"top_oled:UUT_oled\|master_i2c_oled:i2c\"" {  } { { "top_oled.v" "i2c" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_oled.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726298315738 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ssd1306_master.v 1 1 " "Using design file ssd1306_master.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ssd1306_master " "Found entity 1: ssd1306_master" {  } { { "ssd1306_master.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726298315745 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726298315745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssd1306_master top_oled:UUT_oled\|ssd1306_master:setup " "Elaborating entity \"ssd1306_master\" for hierarchy \"top_oled:UUT_oled\|ssd1306_master:setup\"" {  } { { "top_oled.v" "setup" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/top_oled.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726298315754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 SCREEN_EAT.men(384) " "Verilog HDL assignment warning at SCREEN_EAT.men(384): truncated value with size 12 to match size of target (8)" {  } { { "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/SCREEN_EAT.men" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/SCREEN_EAT.men" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726298315762 "|top_fsm|top_oled:UUT_oled|ssd1306_master:setup"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCREEN_START.data_a 0 ssd1306_master.v(42) " "Net \"SCREEN_START.data_a\" at ssd1306_master.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "ssd1306_master.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726298315890 "|top_fsm|top_oled:UUT_oled|ssd1306_master:setup"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCREEN_START.waddr_a 0 ssd1306_master.v(42) " "Net \"SCREEN_START.waddr_a\" at ssd1306_master.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "ssd1306_master.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726298315890 "|top_fsm|top_oled:UUT_oled|ssd1306_master:setup"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCREEN_EAT.data_a 0 ssd1306_master.v(44) " "Net \"SCREEN_EAT.data_a\" at ssd1306_master.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "ssd1306_master.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726298315892 "|top_fsm|top_oled:UUT_oled|ssd1306_master:setup"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCREEN_EAT.waddr_a 0 ssd1306_master.v(44) " "Net \"SCREEN_EAT.waddr_a\" at ssd1306_master.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "ssd1306_master.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726298315892 "|top_fsm|top_oled:UUT_oled|ssd1306_master:setup"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCREEN_PLAY.data_a 0 ssd1306_master.v(45) " "Net \"SCREEN_PLAY.data_a\" at ssd1306_master.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "ssd1306_master.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726298315892 "|top_fsm|top_oled:UUT_oled|ssd1306_master:setup"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCREEN_PLAY.waddr_a 0 ssd1306_master.v(45) " "Net \"SCREEN_PLAY.waddr_a\" at ssd1306_master.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "ssd1306_master.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726298315892 "|top_fsm|top_oled:UUT_oled|ssd1306_master:setup"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCREEN_HEAL.data_a 0 ssd1306_master.v(46) " "Net \"SCREEN_HEAL.data_a\" at ssd1306_master.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "ssd1306_master.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726298315892 "|top_fsm|top_oled:UUT_oled|ssd1306_master:setup"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCREEN_HEAL.waddr_a 0 ssd1306_master.v(46) " "Net \"SCREEN_HEAL.waddr_a\" at ssd1306_master.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "ssd1306_master.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726298315892 "|top_fsm|top_oled:UUT_oled|ssd1306_master:setup"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCREEN_SLEEP.data_a 0 ssd1306_master.v(47) " "Net \"SCREEN_SLEEP.data_a\" at ssd1306_master.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "ssd1306_master.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726298315892 "|top_fsm|top_oled:UUT_oled|ssd1306_master:setup"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCREEN_SLEEP.waddr_a 0 ssd1306_master.v(47) " "Net \"SCREEN_SLEEP.waddr_a\" at ssd1306_master.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "ssd1306_master.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726298315892 "|top_fsm|top_oled:UUT_oled|ssd1306_master:setup"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCREEN_DEATH.data_a 0 ssd1306_master.v(48) " "Net \"SCREEN_DEATH.data_a\" at ssd1306_master.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "ssd1306_master.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726298315892 "|top_fsm|top_oled:UUT_oled|ssd1306_master:setup"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCREEN_DEATH.waddr_a 0 ssd1306_master.v(48) " "Net \"SCREEN_DEATH.waddr_a\" at ssd1306_master.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "ssd1306_master.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726298315892 "|top_fsm|top_oled:UUT_oled|ssd1306_master:setup"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCREEN_START.we_a 0 ssd1306_master.v(42) " "Net \"SCREEN_START.we_a\" at ssd1306_master.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "ssd1306_master.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726298315892 "|top_fsm|top_oled:UUT_oled|ssd1306_master:setup"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCREEN_EAT.we_a 0 ssd1306_master.v(44) " "Net \"SCREEN_EAT.we_a\" at ssd1306_master.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "ssd1306_master.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726298315893 "|top_fsm|top_oled:UUT_oled|ssd1306_master:setup"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCREEN_PLAY.we_a 0 ssd1306_master.v(45) " "Net \"SCREEN_PLAY.we_a\" at ssd1306_master.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "ssd1306_master.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726298315893 "|top_fsm|top_oled:UUT_oled|ssd1306_master:setup"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCREEN_HEAL.we_a 0 ssd1306_master.v(46) " "Net \"SCREEN_HEAL.we_a\" at ssd1306_master.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "ssd1306_master.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726298315893 "|top_fsm|top_oled:UUT_oled|ssd1306_master:setup"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCREEN_SLEEP.we_a 0 ssd1306_master.v(47) " "Net \"SCREEN_SLEEP.we_a\" at ssd1306_master.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "ssd1306_master.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726298315893 "|top_fsm|top_oled:UUT_oled|ssd1306_master:setup"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SCREEN_DEATH.we_a 0 ssd1306_master.v(48) " "Net \"SCREEN_DEATH.we_a\" at ssd1306_master.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "ssd1306_master.v" "" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726298315893 "|top_fsm|top_oled:UUT_oled|ssd1306_master:setup"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top_oled:UUT_oled\|ssd1306_master:setup\|SCREEN_START " "RAM logic \"top_oled:UUT_oled\|ssd1306_master:setup\|SCREEN_START\" is uninferred due to asynchronous read logic" {  } { { "ssd1306_master.v" "SCREEN_START" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 42 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1726298316619 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top_oled:UUT_oled\|ssd1306_master:setup\|SCREEN_EAT " "RAM logic \"top_oled:UUT_oled\|ssd1306_master:setup\|SCREEN_EAT\" is uninferred due to asynchronous read logic" {  } { { "ssd1306_master.v" "SCREEN_EAT" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 44 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1726298316619 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top_oled:UUT_oled\|ssd1306_master:setup\|SCREEN_PLAY " "RAM logic \"top_oled:UUT_oled\|ssd1306_master:setup\|SCREEN_PLAY\" is uninferred due to asynchronous read logic" {  } { { "ssd1306_master.v" "SCREEN_PLAY" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1726298316619 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top_oled:UUT_oled\|ssd1306_master:setup\|SCREEN_DEATH " "RAM logic \"top_oled:UUT_oled\|ssd1306_master:setup\|SCREEN_DEATH\" is uninferred due to asynchronous read logic" {  } { { "ssd1306_master.v" "SCREEN_DEATH" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 48 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1726298316619 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top_oled:UUT_oled\|ssd1306_master:setup\|SCREEN_HEAL " "RAM logic \"top_oled:UUT_oled\|ssd1306_master:setup\|SCREEN_HEAL\" is uninferred due to asynchronous read logic" {  } { { "ssd1306_master.v" "SCREEN_HEAL" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 46 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1726298316619 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top_oled:UUT_oled\|ssd1306_master:setup\|SCREEN_SLEEP " "RAM logic \"top_oled:UUT_oled\|ssd1306_master:setup\|SCREEN_SLEEP\" is uninferred due to asynchronous read logic" {  } { { "ssd1306_master.v" "SCREEN_SLEEP" { Text "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/ssd1306_master.v" 47 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1726298316619 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1726298316619 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726298318554 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726298323193 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/output_files/top_fsm.map.smsg " "Generated suppressed messages file D:/Personal/1-Universidad nacional/Semestre 6/Digital 1/Github/entrega-1-proyecto-grupo03-2024-1/src/quartus/fsm/output_files/top_fsm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726298323247 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726298323349 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726298323349 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2414 " "Implemented 2414 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726298323426 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726298323426 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1726298323426 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2390 " "Implemented 2390 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726298323426 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726298323426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726298323448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 14 02:18:43 2024 " "Processing ended: Sat Sep 14 02:18:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726298323448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726298323448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726298323448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726298323448 ""}
