{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642029786151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642029786151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 13 06:23:04 2022 " "Processing started: Thu Jan 13 06:23:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642029786151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1642029786151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 16_bit_processor -c 16_bit_processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off 16_bit_processor -c 16_bit_processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1642029786151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1642029786716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1642029786716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-pc_arch " "Found design unit 1: pc-pc_arch" {  } { { "pc.vhd" "" { Text "E:/Process16bit/QuartusRTL/pc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801001 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "E:/Process16bit/QuartusRTL/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1642029801001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-ir_arch " "Found design unit 1: ir-ir_arch" {  } { { "ir.vhd" "" { Text "E:/Process16bit/QuartusRTL/ir.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801004 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.vhd" "" { Text "E:/Process16bit/QuartusRTL/ir.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1642029801004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-register_file_arch " "Found design unit 1: register_file-register_file_arch" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801006 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1642029801006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "alu.vhd" "" { Text "E:/Process16bit/QuartusRTL/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801009 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "E:/Process16bit/QuartusRTL/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1642029801009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_definition.vhd 2 0 " "Found 2 design units, including 0 entities, in source file sys_definition.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sys_Definition " "Found design unit 1: Sys_Definition" {  } { { "Sys_Definition.vhd" "" { Text "E:/Process16bit/QuartusRTL/Sys_Definition.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Sys_Definition-body " "Found design unit 2: Sys_Definition-body" {  } { { "Sys_Definition.vhd" "" { Text "E:/Process16bit/QuartusRTL/Sys_Definition.vhd" 172 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1642029801012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3to1-bev " "Found design unit 1: mux3to1-bev" {  } { { "mux3to1.vhd" "" { Text "E:/Process16bit/QuartusRTL/mux3to1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801014 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "mux3to1.vhd" "" { Text "E:/Process16bit/QuartusRTL/mux3to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1642029801014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dpmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpmem-dpmem_arch " "Found design unit 1: dpmem-dpmem_arch" {  } { { "dpmem.vhd" "" { Text "E:/Process16bit/QuartusRTL/dpmem.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801017 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpmem " "Found entity 1: dpmem" {  } { { "dpmem.vhd" "" { Text "E:/Process16bit/QuartusRTL/dpmem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1642029801017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-fsm " "Found design unit 1: controller-fsm" {  } { { "controller.vhd" "" { Text "E:/Process16bit/QuartusRTL/controller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801020 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "E:/Process16bit/QuartusRTL/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1642029801020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-beh " "Found design unit 1: control_unit-beh" {  } { { "control_unit.vhd" "" { Text "E:/Process16bit/QuartusRTL/control_unit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801023 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "E:/Process16bit/QuartusRTL/control_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1642029801023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "datapath.vhd" "" { Text "E:/Process16bit/QuartusRTL/datapath.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801026 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "E:/Process16bit/QuartusRTL/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1642029801026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-struc " "Found design unit 1: cpu-struc" {  } { { "cpu.vhd" "" { Text "E:/Process16bit/QuartusRTL/cpu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801028 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "E:/Process16bit/QuartusRTL/cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1642029801028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpmem_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dpmem_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpmem_tb-behavior " "Found design unit 1: dpmem_tb-behavior" {  } { { "dpmem_tb.vhd" "" { Text "E:/Process16bit/QuartusRTL/dpmem_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801031 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpmem_tb " "Found entity 1: dpmem_tb" {  } { { "dpmem_tb.vhd" "" { Text "E:/Process16bit/QuartusRTL/dpmem_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1642029801031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_tb-behavior " "Found design unit 1: cpu_tb-behavior" {  } { { "cpu_tb.vhd" "" { Text "E:/Process16bit/QuartusRTL/cpu_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801034 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.vhd" "" { Text "E:/Process16bit/QuartusRTL/cpu_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642029801034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1642029801034 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1642029801120 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "temp datapath.vhd(32) " "VHDL Signal Declaration warning at datapath.vhd(32): used implicit default value for signal \"temp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "E:/Process16bit/QuartusRTL/datapath.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1642029801138 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 mux3to1:MUX_U " "Elaborating entity \"mux3to1\" for hierarchy \"mux3to1:MUX_U\"" {  } { { "datapath.vhd" "MUX_U" { Text "E:/Process16bit/QuartusRTL/datapath.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1642029801183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:RF_U " "Elaborating entity \"register_file\" for hierarchy \"register_file:RF_U\"" {  } { { "datapath.vhd" "RF_U" { Text "E:/Process16bit/QuartusRTL/datapath.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1642029801188 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OPr1 register_file.vhd(27) " "VHDL Process Statement warning at register_file.vhd(27): inferring latch(es) for signal or variable \"OPr1\", which holds its previous value in one or more paths through the process" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1642029801191 "|datapath|register_file:RF_U"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OPr2 register_file.vhd(27) " "VHDL Process Statement warning at register_file.vhd(27): inferring latch(es) for signal or variable \"OPr2\", which holds its previous value in one or more paths through the process" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1642029801191 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr2\[0\] register_file.vhd(27) " "Inferred latch for \"OPr2\[0\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801191 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr2\[1\] register_file.vhd(27) " "Inferred latch for \"OPr2\[1\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801191 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr2\[2\] register_file.vhd(27) " "Inferred latch for \"OPr2\[2\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801192 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr2\[3\] register_file.vhd(27) " "Inferred latch for \"OPr2\[3\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801192 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr2\[4\] register_file.vhd(27) " "Inferred latch for \"OPr2\[4\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801192 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr2\[5\] register_file.vhd(27) " "Inferred latch for \"OPr2\[5\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801192 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr2\[6\] register_file.vhd(27) " "Inferred latch for \"OPr2\[6\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801192 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr2\[7\] register_file.vhd(27) " "Inferred latch for \"OPr2\[7\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801192 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr2\[8\] register_file.vhd(27) " "Inferred latch for \"OPr2\[8\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801192 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr2\[9\] register_file.vhd(27) " "Inferred latch for \"OPr2\[9\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801192 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr2\[10\] register_file.vhd(27) " "Inferred latch for \"OPr2\[10\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801192 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr2\[11\] register_file.vhd(27) " "Inferred latch for \"OPr2\[11\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801192 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr2\[12\] register_file.vhd(27) " "Inferred latch for \"OPr2\[12\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801192 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr2\[13\] register_file.vhd(27) " "Inferred latch for \"OPr2\[13\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801192 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr2\[14\] register_file.vhd(27) " "Inferred latch for \"OPr2\[14\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801192 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr2\[15\] register_file.vhd(27) " "Inferred latch for \"OPr2\[15\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801192 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr1\[0\] register_file.vhd(27) " "Inferred latch for \"OPr1\[0\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801192 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr1\[1\] register_file.vhd(27) " "Inferred latch for \"OPr1\[1\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801193 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr1\[2\] register_file.vhd(27) " "Inferred latch for \"OPr1\[2\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801193 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr1\[3\] register_file.vhd(27) " "Inferred latch for \"OPr1\[3\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801193 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr1\[4\] register_file.vhd(27) " "Inferred latch for \"OPr1\[4\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801193 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr1\[5\] register_file.vhd(27) " "Inferred latch for \"OPr1\[5\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801193 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr1\[6\] register_file.vhd(27) " "Inferred latch for \"OPr1\[6\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801193 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr1\[7\] register_file.vhd(27) " "Inferred latch for \"OPr1\[7\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801193 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr1\[8\] register_file.vhd(27) " "Inferred latch for \"OPr1\[8\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801193 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr1\[9\] register_file.vhd(27) " "Inferred latch for \"OPr1\[9\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801193 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr1\[10\] register_file.vhd(27) " "Inferred latch for \"OPr1\[10\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801193 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr1\[11\] register_file.vhd(27) " "Inferred latch for \"OPr1\[11\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801193 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr1\[12\] register_file.vhd(27) " "Inferred latch for \"OPr1\[12\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801193 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr1\[13\] register_file.vhd(27) " "Inferred latch for \"OPr1\[13\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801193 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr1\[14\] register_file.vhd(27) " "Inferred latch for \"OPr1\[14\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801193 "|datapath|register_file:RF_U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPr1\[15\] register_file.vhd(27) " "Inferred latch for \"OPr1\[15\]\" at register_file.vhd(27)" {  } { { "register_file.vhd" "" { Text "E:/Process16bit/QuartusRTL/register_file.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1642029801193 "|datapath|register_file:RF_U"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU_U " "Elaborating entity \"alu\" for hierarchy \"alu:ALU_U\"" {  } { { "datapath.vhd" "ALU_U" { Text "E:/Process16bit/QuartusRTL/datapath.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1642029801194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642029801407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 13 06:23:21 2022 " "Processing ended: Thu Jan 13 06:23:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642029801407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642029801407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642029801407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1642029801407 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642029809780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642029809781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 13 06:23:27 2022 " "Processing started: Thu Jan 13 06:23:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642029809781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1642029809781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp 16_bit_processor -c 16_bit_processor --netlist_type=sgate " "Command: quartus_npp 16_bit_processor -c 16_bit_processor --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1642029809781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1642029810067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642029810089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 13 06:23:30 2022 " "Processing ended: Thu Jan 13 06:23:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642029810089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642029810089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642029810089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1642029810089 ""}
