{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1570848724248 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1570848724270 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "nios2_SG_DMA_test EP4CE22E22C8 " "Selected device EP4CE22E22C8 for design \"nios2_SG_DMA_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1570848724525 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570848724891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570848724891 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 120 0 0 " "Implementing clock multiplication of 1, clock division of 120, and phase shift of 0 degrees (0 ps) for clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_gen_1_altpll.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/clk_gen_1_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 6193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1570848725039 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[1\] 1 960 0 0 " "Implementing clock multiplication of 1, clock division of 960, and phase shift of 0 degrees (0 ps) for clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_gen_1_altpll.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/clk_gen_1_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 6194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1570848725039 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[2\] 4 15 0 0 " "Implementing clock multiplication of 4, clock division of 15, and phase shift of 0 degrees (0 ps) for clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/clk_gen_1_altpll.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/clk_gen_1_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 6195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1570848725039 ""}  } { { "db/clk_gen_1_altpll.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/clk_gen_1_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 6193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1570848725039 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1570848725491 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570848726394 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570848726394 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570848726394 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1570848726394 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 18318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570848726440 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 18320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570848726440 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 18322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570848726440 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 18324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570848726440 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1570848726440 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1570848726447 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1570848727342 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_1hm1 " "Entity dcfifo_1hm1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7f9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7f9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570848729251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6f9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6f9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570848729251 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570848729251 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3hm1 " "Entity dcfifo_3hm1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5f9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5f9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570848729251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4f9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4f9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570848729251 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570848729251 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570848729251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570848729251 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570848729251 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1570848729251 ""}
{ "Info" "ISTA_SDC_FOUND" "src/nios2_SG_DMA_test.sdc " "Reading SDC File: 'src/nios2_SG_DMA_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1570848729366 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 41.666 -waveform \{0.000 20.833\} -name i_sys_clk i_sys_clk " "create_clock -period 41.666 -waveform \{0.000 20.833\} -name i_sys_clk i_sys_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570848729374 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 120 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 120 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570848729374 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 960 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 960 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570848729374 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 4 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 4 -duty_cycle 50.00 -name \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570848729374 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1570848729374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1570848729375 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "s_clk_16d " "Node: s_clk_16d was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|altsyncram_ev61:fifo_ram\|q_b\[0\] s_clk_16d " "Register fifo_tx:fifo_tx_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hm1:auto_generated\|altsyncram_ev61:fifo_ram\|q_b\[0\] is being clocked by s_clk_16d" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570848729406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1570848729406 "|nios2_SG_DMA_test|s_clk_16d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[3\] PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|RX_INTERFACE:m_rx_interface\|ASYNCFIFOGA:m_asyncfifo\|wptr_full_ga:wptr_full\|wptr\[3\] is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570848729406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1570848729406 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|data_s2p:data_s2p|parallel_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Node: PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " "Register PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk is being clocked by PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570848729406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1570848729406 "|nios2_SG_DMA_test|PCS_TOP:m_PCS_TOP|RX_TOP:m_rx_top|desyn:desyn|clk_div8"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1570848729474 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1570848729483 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570848729483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570848729483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570848729483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666    i_sys_clk " "  41.666    i_sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570848729483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "4999.920 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "4999.920 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570848729483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "39999.360 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "39999.360 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570848729483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 156.247 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\] " " 156.247 m_clk_gen\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570848729483 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1570848729483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3) " "Automatically promoted node clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570848730357 ""}  } { { "db/clk_gen_1_altpll.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/clk_gen_1_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 6193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570848730357 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_3) " "Automatically promoted node clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570848730357 ""}  } { { "db/clk_gen_1_altpll.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/clk_gen_1_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 6193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570848730357 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_3) " "Automatically promoted node clk_gen_1:m_clk_gen\|altpll:altpll_component\|clk_gen_1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570848730357 ""}  } { { "db/clk_gen_1_altpll.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/clk_gen_1_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 6193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570848730357 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk  " "Automatically promoted node PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570848730357 ""}  } { { "src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" 283 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 2957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570848730357 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s_clk_16d  " "Automatically promoted node s_clk_16d " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570848730357 ""}  } { { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 6260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570848730357 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570848730357 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 13027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570848730357 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8  " "Automatically promoted node PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|desyn:desyn\|clk_div8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570848730358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk " "Destination node PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|data_s2p:data_s2p\|parallel_clk" {  } { { "src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/data_s2p.vhd" 283 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 2957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570848730358 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1570848730358 ""}  } { { "src/trunk_MII_eth/rtl/manchester_sync/desyn.vhd" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/manchester_sync/desyn.vhd" 327 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 5203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570848730358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|r_quatus_rs_rst  " "Automatically promoted node PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|r_quatus_rs_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570848730358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|r_quatus_rs_rst~0 " "Destination node PCS_TOP:m_PCS_TOP\|RX_TOP:m_rx_top\|r_quatus_rs_rst~0" {  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 352 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 8509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570848730358 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1570848730358 ""}  } { { "src/trunk_MII_eth/rtl/rx/rx_top.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/trunk_MII_eth/rtl/rx/rx_top.v" 352 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 5205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570848730358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570848730358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 16088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570848730358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 16114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570848730358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 14018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570848730358 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1570848730358 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 14970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570848730358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570848730359 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 7575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570848730359 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~1  " "Automatically promoted node comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570848730359 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 7799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570848730359 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|dffe4  " "Automatically promoted node PCS_TOP:m_PCS_TOP\|TX_TOP:m_tx_top\|man_code:man_code_inst\|altshift_taps:data_coded_rtl_0\|shift_taps_hkm:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570848730359 ""}  } { { "db/shift_taps_hkm.tdf" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/db/shift_taps_hkm.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 6903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570848730359 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1570848731402 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570848731417 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570848731417 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570848731438 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570848731470 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1570848731498 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1570848731498 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1570848731511 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1570848731910 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Block RAM " "Packed 16 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1570848731927 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1570848731927 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570848732951 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1570848732985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1570848736183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570848742114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1570848742463 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1570848747789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570848747789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1570848750222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1570848757452 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1570848757452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1570848758389 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1570848758389 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1570848758389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570848758399 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.12 " "Total time spent on timing analysis during the Fitter is 4.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1570848758808 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570848758879 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570848760365 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570848760370 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570848761718 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570848763362 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1570848764392 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 Cyclone IV E " "8 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arm_tx 3.3-V LVCMOS 112 " "Pin arm_tx uses I/O standard 3.3-V LVCMOS at 112" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { arm_tx } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arm_tx" } } } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570848764432 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PB4 3.3-V LVCMOS 80 " "Pin PB4 uses I/O standard 3.3-V LVCMOS at 80" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PB4 } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PB4" } } } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570848764432 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PB3 3.3-V LVCMOS 83 " "Pin PB3 uses I/O standard 3.3-V LVCMOS at 83" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PB3 } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PB3" } } } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570848764432 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_LED1 3.3-V LVCMOS 76 " "Pin F_LED1 uses I/O standard 3.3-V LVCMOS at 76" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { F_LED1 } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_LED1" } } } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570848764432 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_LED2 3.3-V LVCMOS 77 " "Pin F_LED2 uses I/O standard 3.3-V LVCMOS at 77" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { F_LED2 } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_LED2" } } } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570848764432 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sys_clk 3.3-V LVCMOS 127 " "Pin i_sys_clk uses I/O standard 3.3-V LVCMOS at 127" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { i_sys_clk } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_sys_clk" } } } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570848764432 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVCMOS 98 " "Pin rx uses I/O standard 3.3-V LVCMOS at 98" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { rx } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570848764432 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vlc_rx 3.3-V LVCMOS 106 " "Pin vlc_rx uses I/O standard 3.3-V LVCMOS at 106" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { vlc_rx } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vlc_rx" } } } } { "src/nios2_SG_DMA_test.v" "" { Text "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/src/nios2_SG_DMA_test.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570848764432 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1570848764432 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/output_files/nios2_SG_DMA_test.fit.smsg " "Generated suppressed messages file C:/Users/winner/Desktop/vlc_m_8x_syn_uart_2/output_files/nios2_SG_DMA_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1570848765053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5451 " "Peak virtual memory: 5451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570848769680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 10:52:49 2019 " "Processing ended: Sat Oct 12 10:52:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570848769680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570848769680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570848769680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1570848769680 ""}
