// Seed: 1454576098
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input tri1 id_2
);
  wire id_4;
  parameter id_5 = -1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_10 = 32'd50,
    parameter id_12 = 32'd57
) (
    input wire id_0
    , _id_12,
    input uwire id_1,
    input wire id_2,
    output tri1 id_3,
    input wand id_4,
    output wire id_5,
    input uwire id_6,
    output tri1 id_7,
    output wire id_8,
    output supply1 id_9,
    input tri1 _id_10
);
  wire id_13;
  wire id_14 = id_0;
  wire [1 'b0 : id_12] id_15;
  logic id_16;
  ;
  wire id_17;
  wor  id_18;
  assign id_18 = -1;
  wire [id_10 : 1 'b0] id_19;
  wire id_20;
  always begin : LABEL_0
    return id_17;
  end
  module_0 modCall_1 (
      id_4,
      id_0,
      id_2
  );
endmodule
