
projet-exemple.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ba78  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000031e8  0800bc08  0800bc08  0001bc08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800edf0  0800edf0  0001edf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800edf4  0800edf4  0001edf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000b4  20000000  0800edf8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00009c64  200000b4  0800eeac  000200b4  2**2
                  ALLOC
  7 ._user_heap_stack 00008000  20009d18  0800eeac  00029d18  2**0
                  ALLOC
  8 .ARM.attributes 0000002a  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY
  9 .debug_info   00011e90  00000000  00000000  000200de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 0000366b  00000000  00000000  00031f6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001128  00000000  00000000  000355e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000f90  00000000  00000000  00036708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0001e219  00000000  00000000  00037698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0002055a  00000000  00000000  000558b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0009ab0c  00000000  00000000  00075e0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  00110917  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005124  00000000  00000000  00110968  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000b4 	.word	0x200000b4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bbf0 	.word	0x0800bbf0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000b8 	.word	0x200000b8
 80001cc:	0800bbf0 	.word	0x0800bbf0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <TIMER2_user_handler_it_1ms>:
/**
 * @brief	Fonction appelee automatiquemeent en interruption suite au debordement du timer 2, toutes les 1 ms.
 * @post	cette fonction est utilisee pour appeler periodiquement les routines d'interruption des modules logiciels qui en ont besoin.
 */
void TIMER2_user_handler_it_1ms(void)
{
 8000270:	b480      	push	{r7}
 8000272:	af00      	add	r7, sp, #0
	if(t)
 8000274:	4b07      	ldr	r3, [pc, #28]	; (8000294 <TIMER2_user_handler_it_1ms+0x24>)
 8000276:	781b      	ldrb	r3, [r3, #0]
 8000278:	b2db      	uxtb	r3, r3
 800027a:	2b00      	cmp	r3, #0
 800027c:	d006      	beq.n	800028c <TIMER2_user_handler_it_1ms+0x1c>
		t--;
 800027e:	4b05      	ldr	r3, [pc, #20]	; (8000294 <TIMER2_user_handler_it_1ms+0x24>)
 8000280:	781b      	ldrb	r3, [r3, #0]
 8000282:	b2db      	uxtb	r3, r3
 8000284:	3b01      	subs	r3, #1
 8000286:	b2da      	uxtb	r2, r3
 8000288:	4b02      	ldr	r3, [pc, #8]	; (8000294 <TIMER2_user_handler_it_1ms+0x24>)
 800028a:	701a      	strb	r2, [r3, #0]

	//Ces modules logiciels souhaitent etre appeles toutes les ms. (pour incrementer des compteurs, ou lever des flags)
	//ATTENTION, chacune de ces fonction appelees ici doit s'engager a ne pas durer "trop longtemps" (duree d'execution tres inferieur a 1ms !!!)
	//DEMO_matrix_keyboard_process_1ms();
}
 800028c:	bf00      	nop
 800028e:	46bd      	mov	sp, r7
 8000290:	bc80      	pop	{r7}
 8000292:	4770      	bx	lr
 8000294:	200000db 	.word	0x200000db

08000298 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000298:	b480      	push	{r7}
 800029a:	b083      	sub	sp, #12
 800029c:	af00      	add	r7, sp, #0
 800029e:	4603      	mov	r3, r0
 80002a0:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80002a2:	79fb      	ldrb	r3, [r7, #7]
 80002a4:	f003 031f 	and.w	r3, r3, #31
 80002a8:	2201      	movs	r2, #1
 80002aa:	fa02 f103 	lsl.w	r1, r2, r3
 80002ae:	4a05      	ldr	r2, [pc, #20]	; (80002c4 <NVIC_EnableIRQ+0x2c>)
 80002b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002b4:	095b      	lsrs	r3, r3, #5
 80002b6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80002ba:	bf00      	nop
 80002bc:	370c      	adds	r7, #12
 80002be:	46bd      	mov	sp, r7
 80002c0:	bc80      	pop	{r7}
 80002c2:	4770      	bx	lr
 80002c4:	e000e100 	.word	0xe000e100

080002c8 <Camera_init>:
  * @func int CameraToSRAM_init(void)
  * @param  None
  * @retval None
  */
static void Camera_init(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	af00      	add	r7, sp, #0
	Delay(10);
 80002cc:	200a      	movs	r0, #10
 80002ce:	f001 fc2f 	bl	8001b30 <Delay>
	DCMI_Control_IO_Init();
 80002d2:	f002 f861 	bl	8002398 <DCMI_Control_IO_Init>
	Delay(10);
 80002d6:	200a      	movs	r0, #10
 80002d8:	f001 fc2a 	bl	8001b30 <Delay>
}
 80002dc:	bf00      	nop
 80002de:	bd80      	pop	{r7, pc}

080002e0 <Camera_statemachine>:
  * @param  None
  * @retval
  */

running_e Camera_statemachine (bool_e ask_for_finish, CAMERA_mode_e mode)
{
 80002e0:	b590      	push	{r4, r7, lr}
 80002e2:	b08f      	sub	sp, #60	; 0x3c
 80002e4:	af02      	add	r7, sp, #8
 80002e6:	6078      	str	r0, [r7, #4]
 80002e8:	460b      	mov	r3, r1
 80002ea:	70fb      	strb	r3, [r7, #3]
		IDLE,
		CLOSE
	}state_e;
	static bool_e asked_for_finish = FALSE;
	static state_e state = INIT;
	running_e ret = IN_PROGRESS;
 80002ec:	2300      	movs	r3, #0
 80002ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	char text[30];

	if(ask_for_finish)
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d002      	beq.n	80002fe <Camera_statemachine+0x1e>
		asked_for_finish = TRUE;
 80002f8:	4ba2      	ldr	r3, [pc, #648]	; (8000584 <Camera_statemachine+0x2a4>)
 80002fa:	2201      	movs	r2, #1
 80002fc:	601a      	str	r2, [r3, #0]
	switch(state)
 80002fe:	4ba2      	ldr	r3, [pc, #648]	; (8000588 <Camera_statemachine+0x2a8>)
 8000300:	781b      	ldrb	r3, [r3, #0]
 8000302:	2b08      	cmp	r3, #8
 8000304:	f200 8131 	bhi.w	800056a <Camera_statemachine+0x28a>
 8000308:	a201      	add	r2, pc, #4	; (adr r2, 8000310 <Camera_statemachine+0x30>)
 800030a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800030e:	bf00      	nop
 8000310:	08000335 	.word	0x08000335
 8000314:	080003b7 	.word	0x080003b7
 8000318:	080003f9 	.word	0x080003f9
 800031c:	08000411 	.word	0x08000411
 8000320:	08000475 	.word	0x08000475
 8000324:	0800049b 	.word	0x0800049b
 8000328:	080004a9 	.word	0x080004a9
 800032c:	0800053f 	.word	0x0800053f
 8000330:	0800054f 	.word	0x0800054f
	{
		case INIT:
			asked_for_finish = FALSE;
 8000334:	4b93      	ldr	r3, [pc, #588]	; (8000584 <Camera_statemachine+0x2a4>)
 8000336:	2200      	movs	r2, #0
 8000338:	601a      	str	r2, [r3, #0]
			LCD_Clear(LCD_COLOR_WHITE);
 800033a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800033e:	f000 fb63 	bl	8000a08 <LCD_Clear>
			LCD_SetFont(&Font8x12);
 8000342:	4892      	ldr	r0, [pc, #584]	; (800058c <Camera_statemachine+0x2ac>)
 8000344:	f000 fb48 	bl	80009d8 <LCD_SetFont>
			sprintf(text,"Initialize camera...");
 8000348:	f107 0308 	add.w	r3, r7, #8
 800034c:	4990      	ldr	r1, [pc, #576]	; (8000590 <Camera_statemachine+0x2b0>)
 800034e:	4618      	mov	r0, r3
 8000350:	f00a fe4c 	bl	800afec <siprintf>

			LCD_DisplayStringLine(LINE(1),COLUMN(0),(uint8_t *)text,LCD_COLOR_BLACK,LCD_COLOR_WHITE,LCD_DISPLAY_ON_UART);
 8000354:	f000 fb4e 	bl	80009f4 <LCD_GetFont>
 8000358:	4603      	mov	r3, r0
 800035a:	88dc      	ldrh	r4, [r3, #6]
 800035c:	f000 fb4a 	bl	80009f4 <LCD_GetFont>
 8000360:	f107 0208 	add.w	r2, r7, #8
 8000364:	2301      	movs	r3, #1
 8000366:	9301      	str	r3, [sp, #4]
 8000368:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800036c:	9300      	str	r3, [sp, #0]
 800036e:	2300      	movs	r3, #0
 8000370:	2100      	movs	r1, #0
 8000372:	4620      	mov	r0, r4
 8000374:	f000 fc28 	bl	8000bc8 <LCD_DisplayStringLine>

//			DEMO_accelerometer_close();	//On initialise l'accéléromètre pour configurer ses sorties en opendrain... pour qu'elles n'entrent pas en conflit avec la caméra !
			Camera_init();
 8000378:	f7ff ffa6 	bl	80002c8 <Camera_init>
			if (DCMI_OV9655Config(mode) == 0x00)
 800037c:	78fb      	ldrb	r3, [r7, #3]
 800037e:	4618      	mov	r0, r3
 8000380:	f000 f914 	bl	80005ac <DCMI_OV9655Config>
 8000384:	4603      	mov	r3, r0
 8000386:	2b00      	cmp	r3, #0
 8000388:	d103      	bne.n	8000392 <Camera_statemachine+0xb2>
				state = CAMERA_ENABLE;
 800038a:	4b7f      	ldr	r3, [pc, #508]	; (8000588 <Camera_statemachine+0x2a8>)
 800038c:	2203      	movs	r2, #3
 800038e:	701a      	strb	r2, [r3, #0]
 8000390:	e002      	b.n	8000398 <Camera_statemachine+0xb8>
			else
				state = FAIL_TO_INIT_CAMERA;
 8000392:	4b7d      	ldr	r3, [pc, #500]	; (8000588 <Camera_statemachine+0x2a8>)
 8000394:	2201      	movs	r2, #1
 8000396:	701a      	strb	r2, [r3, #0]
			STM32f4_Discovery_LCD_Init();
 8000398:	f000 fda6 	bl	8000ee8 <STM32f4_Discovery_LCD_Init>
			if(mode == MODE_CAMERA_TO_LCD)
 800039c:	78fb      	ldrb	r3, [r7, #3]
 800039e:	2b01      	cmp	r3, #1
 80003a0:	d106      	bne.n	80003b0 <Camera_statemachine+0xd0>
			{
				LCD_SetDisplayWindow(0, 0, 320, 240);
 80003a2:	23f0      	movs	r3, #240	; 0xf0
 80003a4:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80003a8:	2100      	movs	r1, #0
 80003aa:	2000      	movs	r0, #0
 80003ac:	f000 feae 	bl	800110c <LCD_SetDisplayWindow>
			}

			LCD_WriteRAM_Prepare();
 80003b0:	f000 fe92 	bl	80010d8 <LCD_WriteRAM_Prepare>
			break;
 80003b4:	e0e0      	b.n	8000578 <Camera_statemachine+0x298>
		case FAIL_TO_INIT_CAMERA:
			sprintf(text,"Fail to initialize camera");
 80003b6:	f107 0308 	add.w	r3, r7, #8
 80003ba:	4976      	ldr	r1, [pc, #472]	; (8000594 <Camera_statemachine+0x2b4>)
 80003bc:	4618      	mov	r0, r3
 80003be:	f00a fe15 	bl	800afec <siprintf>
			LCD_DisplayStringLine(LINE(3),COLUMN(0),(uint8_t *)text,LCD_COLOR_RED,LCD_COLOR_WHITE,LCD_DISPLAY_ON_UART);
 80003c2:	f000 fb17 	bl	80009f4 <LCD_GetFont>
 80003c6:	4603      	mov	r3, r0
 80003c8:	88db      	ldrh	r3, [r3, #6]
 80003ca:	461a      	mov	r2, r3
 80003cc:	0052      	lsls	r2, r2, #1
 80003ce:	4413      	add	r3, r2
 80003d0:	b29c      	uxth	r4, r3
 80003d2:	f000 fb0f 	bl	80009f4 <LCD_GetFont>
 80003d6:	f107 0208 	add.w	r2, r7, #8
 80003da:	2301      	movs	r3, #1
 80003dc:	9301      	str	r3, [sp, #4]
 80003de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80003e2:	9300      	str	r3, [sp, #0]
 80003e4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80003e8:	2100      	movs	r1, #0
 80003ea:	4620      	mov	r0, r4
 80003ec:	f000 fbec 	bl	8000bc8 <LCD_DisplayStringLine>
			state = IDLE;
 80003f0:	4b65      	ldr	r3, [pc, #404]	; (8000588 <Camera_statemachine+0x2a8>)
 80003f2:	2207      	movs	r2, #7
 80003f4:	701a      	strb	r2, [r3, #0]
			break;
 80003f6:	e0bf      	b.n	8000578 <Camera_statemachine+0x298>
		case WAIT_DETECTION:
			if(asked_for_finish)
 80003f8:	4b62      	ldr	r3, [pc, #392]	; (8000584 <Camera_statemachine+0x2a4>)
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d003      	beq.n	8000408 <Camera_statemachine+0x128>
				state = CLOSE;
 8000400:	4b61      	ldr	r3, [pc, #388]	; (8000588 <Camera_statemachine+0x2a8>)
 8000402:	2208      	movs	r2, #8
 8000404:	701a      	strb	r2, [r3, #0]
			else
				state = CAMERA_ENABLE;
			break;
 8000406:	e0b7      	b.n	8000578 <Camera_statemachine+0x298>
				state = CAMERA_ENABLE;
 8000408:	4b5f      	ldr	r3, [pc, #380]	; (8000588 <Camera_statemachine+0x2a8>)
 800040a:	2203      	movs	r2, #3
 800040c:	701a      	strb	r2, [r3, #0]
			break;
 800040e:	e0b3      	b.n	8000578 <Camera_statemachine+0x298>

		case CAMERA_ENABLE:
			if(mode == MODE_CAMERA_TO_SRAM)
 8000410:	78fb      	ldrb	r3, [r7, #3]
 8000412:	2b00      	cmp	r3, #0
 8000414:	d102      	bne.n	800041c <Camera_statemachine+0x13c>
				NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000416:	2039      	movs	r0, #57	; 0x39
 8000418:	f7ff ff3e 	bl	8000298 <NVIC_EnableIRQ>

			__HAL_DCMI_ENABLE(&DCMI_HandleStructure);
 800041c:	4b5e      	ldr	r3, [pc, #376]	; (8000598 <Camera_statemachine+0x2b8>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	681a      	ldr	r2, [r3, #0]
 8000422:	4b5d      	ldr	r3, [pc, #372]	; (8000598 <Camera_statemachine+0x2b8>)
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800042a:	601a      	str	r2, [r3, #0]
			__HAL_DMA_ENABLE(&DMA_HandleStructure);
 800042c:	4b5b      	ldr	r3, [pc, #364]	; (800059c <Camera_statemachine+0x2bc>)
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	681a      	ldr	r2, [r3, #0]
 8000432:	4b5a      	ldr	r3, [pc, #360]	; (800059c <Camera_statemachine+0x2bc>)
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	f042 0201 	orr.w	r2, r2, #1
 800043a:	601a      	str	r2, [r3, #0]

			if(mode==MODE_CAMERA_TO_SRAM)
 800043c:	78fb      	ldrb	r3, [r7, #3]
 800043e:	2b00      	cmp	r3, #0
 8000440:	d107      	bne.n	8000452 <Camera_statemachine+0x172>
			{
				if(HAL_DCMI_Start_DMA(&DCMI_HandleStructure, DCMI_MODE_CONTINUOUS, (uint32_t)dma_buffer, SIZE_DMA_TAB/4) != HAL_OK)
 8000442:	4a57      	ldr	r2, [pc, #348]	; (80005a0 <Camera_statemachine+0x2c0>)
 8000444:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000448:	2100      	movs	r1, #0
 800044a:	4853      	ldr	r0, [pc, #332]	; (8000598 <Camera_statemachine+0x2b8>)
 800044c:	f003 faf4 	bl	8003a38 <HAL_DCMI_Start_DMA>
 8000450:	e005      	b.n	800045e <Camera_statemachine+0x17e>
					// Erreur à gérer
				}
			}
			else
			{
				if(HAL_DCMI_Start_DMA(&DCMI_HandleStructure, DCMI_MODE_CONTINUOUS, FSMC_LCD_ADDRESS, 1) != HAL_OK)
 8000452:	2301      	movs	r3, #1
 8000454:	4a53      	ldr	r2, [pc, #332]	; (80005a4 <Camera_statemachine+0x2c4>)
 8000456:	2100      	movs	r1, #0
 8000458:	484f      	ldr	r0, [pc, #316]	; (8000598 <Camera_statemachine+0x2b8>)
 800045a:	f003 faed 	bl	8003a38 <HAL_DCMI_Start_DMA>
				{
					// Erreur à gérer
				}
			}

			if(mode == MODE_CAMERA_TO_SRAM)
 800045e:	78fb      	ldrb	r3, [r7, #3]
 8000460:	2b00      	cmp	r3, #0
 8000462:	d103      	bne.n	800046c <Camera_statemachine+0x18c>
				state = WAIT_FULL_TAB;
 8000464:	4b48      	ldr	r3, [pc, #288]	; (8000588 <Camera_statemachine+0x2a8>)
 8000466:	2204      	movs	r2, #4
 8000468:	701a      	strb	r2, [r3, #0]
			else
				state = IDLE;

			break;
 800046a:	e085      	b.n	8000578 <Camera_statemachine+0x298>
				state = IDLE;
 800046c:	4b46      	ldr	r3, [pc, #280]	; (8000588 <Camera_statemachine+0x2a8>)
 800046e:	2207      	movs	r2, #7
 8000470:	701a      	strb	r2, [r3, #0]
			break;
 8000472:	e081      	b.n	8000578 <Camera_statemachine+0x298>

		case WAIT_FULL_TAB:
			if(asked_for_finish)
 8000474:	4b43      	ldr	r3, [pc, #268]	; (8000584 <Camera_statemachine+0x2a4>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	2b00      	cmp	r3, #0
 800047a:	d003      	beq.n	8000484 <Camera_statemachine+0x1a4>
			{
				state = CLOSE;
 800047c:	4b42      	ldr	r3, [pc, #264]	; (8000588 <Camera_statemachine+0x2a8>)
 800047e:	2208      	movs	r2, #8
 8000480:	701a      	strb	r2, [r3, #0]
			else if(img_ready)
			{
				img_ready = FALSE;
				state = CAMERA_DISABLE;
			}
			break;
 8000482:	e076      	b.n	8000572 <Camera_statemachine+0x292>
			else if(img_ready)
 8000484:	4b48      	ldr	r3, [pc, #288]	; (80005a8 <Camera_statemachine+0x2c8>)
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	2b00      	cmp	r3, #0
 800048a:	d072      	beq.n	8000572 <Camera_statemachine+0x292>
				img_ready = FALSE;
 800048c:	4b46      	ldr	r3, [pc, #280]	; (80005a8 <Camera_statemachine+0x2c8>)
 800048e:	2200      	movs	r2, #0
 8000490:	601a      	str	r2, [r3, #0]
				state = CAMERA_DISABLE;
 8000492:	4b3d      	ldr	r3, [pc, #244]	; (8000588 <Camera_statemachine+0x2a8>)
 8000494:	2205      	movs	r2, #5
 8000496:	701a      	strb	r2, [r3, #0]
			break;
 8000498:	e06b      	b.n	8000572 <Camera_statemachine+0x292>

		case CAMERA_DISABLE:
			HAL_DCMI_Stop(&DCMI_HandleStructure);
 800049a:	483f      	ldr	r0, [pc, #252]	; (8000598 <Camera_statemachine+0x2b8>)
 800049c:	f003 fb56 	bl	8003b4c <HAL_DCMI_Stop>
			state = DATA_SENDING;
 80004a0:	4b39      	ldr	r3, [pc, #228]	; (8000588 <Camera_statemachine+0x2a8>)
 80004a2:	2206      	movs	r2, #6
 80004a4:	701a      	strb	r2, [r3, #0]
			break;
 80004a6:	e067      	b.n	8000578 <Camera_statemachine+0x298>

		case DATA_SENDING:
			LCD_WriteReg(0x03, 0x1008);
 80004a8:	f241 0108 	movw	r1, #4104	; 0x1008
 80004ac:	2003      	movs	r0, #3
 80004ae:	f000 fdfb 	bl	80010a8 <LCD_WriteReg>
			LCD_SetCursor(0,0);
 80004b2:	2100      	movs	r1, #0
 80004b4:	2000      	movs	r0, #0
 80004b6:	f000 fde1 	bl	800107c <LCD_SetCursor>
			LCD_WriteRAM_Prepare();
 80004ba:	f000 fe0d 	bl	80010d8 <LCD_WriteRAM_Prepare>
			uint16_t x, y;
			uint16_t index;
			for(y=0; y<240; y++)
 80004be:	2300      	movs	r3, #0
 80004c0:	857b      	strh	r3, [r7, #42]	; 0x2a
 80004c2:	e02d      	b.n	8000520 <Camera_statemachine+0x240>
			{
				for(x=0;x<320;x++)
 80004c4:	2300      	movs	r3, #0
 80004c6:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80004c8:	e023      	b.n	8000512 <Camera_statemachine+0x232>
				{
					index = (y/2)*160 + (x/2);
 80004ca:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80004cc:	085b      	lsrs	r3, r3, #1
 80004ce:	b29b      	uxth	r3, r3
 80004d0:	461a      	mov	r2, r3
 80004d2:	0092      	lsls	r2, r2, #2
 80004d4:	4413      	add	r3, r2
 80004d6:	015b      	lsls	r3, r3, #5
 80004d8:	b29a      	uxth	r2, r3
 80004da:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80004dc:	085b      	lsrs	r3, r3, #1
 80004de:	b29b      	uxth	r3, r3
 80004e0:	4413      	add	r3, r2
 80004e2:	853b      	strh	r3, [r7, #40]	; 0x28
					LCD_WriteRAM(U16FROMU8(dma_buffer[2*index+1],dma_buffer[2*index]));
 80004e4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80004e6:	005b      	lsls	r3, r3, #1
 80004e8:	3301      	adds	r3, #1
 80004ea:	4a2d      	ldr	r2, [pc, #180]	; (80005a0 <Camera_statemachine+0x2c0>)
 80004ec:	5cd3      	ldrb	r3, [r2, r3]
 80004ee:	b2db      	uxtb	r3, r3
 80004f0:	021b      	lsls	r3, r3, #8
 80004f2:	b21a      	sxth	r2, r3
 80004f4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80004f6:	005b      	lsls	r3, r3, #1
 80004f8:	4929      	ldr	r1, [pc, #164]	; (80005a0 <Camera_statemachine+0x2c0>)
 80004fa:	5ccb      	ldrb	r3, [r1, r3]
 80004fc:	b2db      	uxtb	r3, r3
 80004fe:	b21b      	sxth	r3, r3
 8000500:	4313      	orrs	r3, r2
 8000502:	b21b      	sxth	r3, r3
 8000504:	b29b      	uxth	r3, r3
 8000506:	4618      	mov	r0, r3
 8000508:	f000 fdf0 	bl	80010ec <LCD_WriteRAM>
				for(x=0;x<320;x++)
 800050c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800050e:	3301      	adds	r3, #1
 8000510:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8000512:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000514:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000518:	d3d7      	bcc.n	80004ca <Camera_statemachine+0x1ea>
			for(y=0; y<240; y++)
 800051a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800051c:	3301      	adds	r3, #1
 800051e:	857b      	strh	r3, [r7, #42]	; 0x2a
 8000520:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000522:	2bef      	cmp	r3, #239	; 0xef
 8000524:	d9ce      	bls.n	80004c4 <Camera_statemachine+0x1e4>
				}
			}
			LCD_WriteReg(0x03, 0x1018);
 8000526:	f241 0118 	movw	r1, #4120	; 0x1018
 800052a:	2003      	movs	r0, #3
 800052c:	f000 fdbc 	bl	80010a8 <LCD_WriteReg>
			Delay(10);
 8000530:	200a      	movs	r0, #10
 8000532:	f001 fafd 	bl	8001b30 <Delay>
			state = WAIT_DETECTION;
 8000536:	4b14      	ldr	r3, [pc, #80]	; (8000588 <Camera_statemachine+0x2a8>)
 8000538:	2202      	movs	r2, #2
 800053a:	701a      	strb	r2, [r3, #0]
			break;
 800053c:	e01c      	b.n	8000578 <Camera_statemachine+0x298>
		case IDLE:
			if(asked_for_finish)
 800053e:	4b11      	ldr	r3, [pc, #68]	; (8000584 <Camera_statemachine+0x2a4>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	2b00      	cmp	r3, #0
 8000544:	d017      	beq.n	8000576 <Camera_statemachine+0x296>
				state = CLOSE;
 8000546:	4b10      	ldr	r3, [pc, #64]	; (8000588 <Camera_statemachine+0x2a8>)
 8000548:	2208      	movs	r2, #8
 800054a:	701a      	strb	r2, [r3, #0]
			break;
 800054c:	e013      	b.n	8000576 <Camera_statemachine+0x296>
		case CLOSE:
			HAL_DCMI_Stop(&DCMI_HandleStructure);
 800054e:	4812      	ldr	r0, [pc, #72]	; (8000598 <Camera_statemachine+0x2b8>)
 8000550:	f003 fafc 	bl	8003b4c <HAL_DCMI_Stop>
			LCD_Clear(LCD_COLOR_CYAN);
 8000554:	f647 70ff 	movw	r0, #32767	; 0x7fff
 8000558:	f000 fa56 	bl	8000a08 <LCD_Clear>
			ret = END_OK;
 800055c:	2301      	movs	r3, #1
 800055e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			state = INIT;
 8000562:	4b09      	ldr	r3, [pc, #36]	; (8000588 <Camera_statemachine+0x2a8>)
 8000564:	2200      	movs	r2, #0
 8000566:	701a      	strb	r2, [r3, #0]
			break;
 8000568:	e006      	b.n	8000578 <Camera_statemachine+0x298>
		default:
			state = INIT;
 800056a:	4b07      	ldr	r3, [pc, #28]	; (8000588 <Camera_statemachine+0x2a8>)
 800056c:	2200      	movs	r2, #0
 800056e:	701a      	strb	r2, [r3, #0]
			break;
 8000570:	e002      	b.n	8000578 <Camera_statemachine+0x298>
			break;
 8000572:	bf00      	nop
 8000574:	e000      	b.n	8000578 <Camera_statemachine+0x298>
			break;
 8000576:	bf00      	nop

	}
	return ret;
 8000578:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800057c:	4618      	mov	r0, r3
 800057e:	3734      	adds	r7, #52	; 0x34
 8000580:	46bd      	mov	sp, r7
 8000582:	bd90      	pop	{r4, r7, pc}
 8000584:	200097b8 	.word	0x200097b8
 8000588:	200097bc 	.word	0x200097bc
 800058c:	20000010 	.word	0x20000010
 8000590:	0800bc08 	.word	0x0800bc08
 8000594:	0800bc20 	.word	0x0800bc20
 8000598:	200096ec 	.word	0x200096ec
 800059c:	2000972c 	.word	0x2000972c
 80005a0:	200000e4 	.word	0x200000e4
 80005a4:	60100000 	.word	0x60100000
 80005a8:	200096e4 	.word	0x200096e4

080005ac <DCMI_OV9655Config>:
  * @param  None
  * @retval 0x00 Camera module configured correctly
  *         0xFF Camera module configuration failed
  */
uint8_t DCMI_OV9655Config(CAMERA_mode_e mode)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
	/* I2C1 will be used for OV9655 camera configuration */
	I2C1_Config();
 80005b6:	f000 f82b 	bl	8000610 <I2C1_Config>

	/* Reset and check the presence of the OV9655 camera module */
	if (DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x12, 0x80))
 80005ba:	2280      	movs	r2, #128	; 0x80
 80005bc:	2112      	movs	r1, #18
 80005be:	2060      	movs	r0, #96	; 0x60
 80005c0:	f000 f9bc 	bl	800093c <DCMI_SingleRandomWrite>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <DCMI_OV9655Config+0x22>
	{
    	return (0xFF);
 80005ca:	23ff      	movs	r3, #255	; 0xff
 80005cc:	e01b      	b.n	8000606 <DCMI_OV9655Config+0x5a>
	}

	/* OV9655 Camera size setup */
	if(mode == MODE_CAMERA_TO_LCD)
 80005ce:	79fb      	ldrb	r3, [r7, #7]
 80005d0:	2b01      	cmp	r3, #1
 80005d2:	d102      	bne.n	80005da <DCMI_OV9655Config+0x2e>
		DCMI_OV9655_QVGASizeSetup();	//240*320
 80005d4:	f001 ff20 	bl	8002418 <DCMI_OV9655_QVGASizeSetup>
 80005d8:	e001      	b.n	80005de <DCMI_OV9655Config+0x32>
	else
		DCMI_OV9655_QQVGASizeSetup();	//120*160
 80005da:	f002 fbca 	bl	8002d72 <DCMI_OV9655_QQVGASizeSetup>
	/* Set the RGB565 mode */
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, OV9655_COM7, 0x63);
 80005de:	2263      	movs	r2, #99	; 0x63
 80005e0:	2112      	movs	r1, #18
 80005e2:	2060      	movs	r0, #96	; 0x60
 80005e4:	f000 f9aa 	bl	800093c <DCMI_SingleRandomWrite>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, OV9655_COM15, 0x10);
 80005e8:	2210      	movs	r2, #16
 80005ea:	2140      	movs	r1, #64	; 0x40
 80005ec:	2060      	movs	r0, #96	; 0x60
 80005ee:	f000 f9a5 	bl	800093c <DCMI_SingleRandomWrite>

	/* Invert the HRef signal*/
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, OV9655_COM10, 0x08);
 80005f2:	2208      	movs	r2, #8
 80005f4:	2115      	movs	r1, #21
 80005f6:	2060      	movs	r0, #96	; 0x60
 80005f8:	f000 f9a0 	bl	800093c <DCMI_SingleRandomWrite>

	/* Configure the DCMI to interface with the OV9655 camera module */
	DCMI_Config(mode);
 80005fc:	79fb      	ldrb	r3, [r7, #7]
 80005fe:	4618      	mov	r0, r3
 8000600:	f000 f864 	bl	80006cc <DCMI_Config>

	return (0x00);
 8000604:	2300      	movs	r3, #0
}
 8000606:	4618      	mov	r0, r3
 8000608:	3708      	adds	r7, #8
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
	...

08000610 <I2C1_Config>:
  * @func void I2C1_Config(void)
  * @param  None
  * @retval None
  */
void I2C1_Config(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b084      	sub	sp, #16
 8000614:	af02      	add	r7, sp, #8
	
	I2C_HandleStructure.Instance = I2C1;
 8000616:	4b29      	ldr	r3, [pc, #164]	; (80006bc <I2C1_Config+0xac>)
 8000618:	4a29      	ldr	r2, [pc, #164]	; (80006c0 <I2C1_Config+0xb0>)
 800061a:	601a      	str	r2, [r3, #0]
	/* I2C1 clock enable */
	__HAL_RCC_I2C1_CLK_ENABLE();
 800061c:	4b29      	ldr	r3, [pc, #164]	; (80006c4 <I2C1_Config+0xb4>)
 800061e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000620:	4a28      	ldr	r2, [pc, #160]	; (80006c4 <I2C1_Config+0xb4>)
 8000622:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000626:	6413      	str	r3, [r2, #64]	; 0x40
 8000628:	4b26      	ldr	r3, [pc, #152]	; (80006c4 <I2C1_Config+0xb4>)
 800062a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800062c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000630:	607b      	str	r3, [r7, #4]
 8000632:	687b      	ldr	r3, [r7, #4]
	/* GPIOB clock enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000634:	4b23      	ldr	r3, [pc, #140]	; (80006c4 <I2C1_Config+0xb4>)
 8000636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000638:	4a22      	ldr	r2, [pc, #136]	; (80006c4 <I2C1_Config+0xb4>)
 800063a:	f043 0302 	orr.w	r3, r3, #2
 800063e:	6313      	str	r3, [r2, #48]	; 0x30
 8000640:	4b20      	ldr	r3, [pc, #128]	; (80006c4 <I2C1_Config+0xb4>)
 8000642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000644:	f003 0302 	and.w	r3, r3, #2
 8000648:	603b      	str	r3, [r7, #0]
 800064a:	683b      	ldr	r3, [r7, #0]
	
	/* Connect I2C1 pins to AF4 ************************************************/
	/* Configure I2C1 GPIOs *****************************************************/
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8 | GPIO_PIN_9, GPIO_MODE_AF_OD, GPIO_NOPULL, GPIO_SPEED_LOW, GPIO_AF4_I2C1);
 800064c:	2304      	movs	r3, #4
 800064e:	9301      	str	r3, [sp, #4]
 8000650:	2300      	movs	r3, #0
 8000652:	9300      	str	r3, [sp, #0]
 8000654:	2300      	movs	r3, #0
 8000656:	2212      	movs	r2, #18
 8000658:	f44f 7140 	mov.w	r1, #768	; 0x300
 800065c:	481a      	ldr	r0, [pc, #104]	; (80006c8 <I2C1_Config+0xb8>)
 800065e:	f000 fb4f 	bl	8000d00 <BSP_GPIO_PinCfg>


	/* Configure I2C1 ***********************************************************/
	/* I2C DeInit */
	if(HAL_I2C_DeInit(&I2C_HandleStructure) != HAL_OK)
 8000662:	4816      	ldr	r0, [pc, #88]	; (80006bc <I2C1_Config+0xac>)
 8000664:	f008 f8ac 	bl	80087c0 <HAL_I2C_DeInit>
	{
		// Erreur à gérer
	}
	/* Enable the I2C peripheral */
	__HAL_I2C_ENABLE(&I2C_HandleStructure);
 8000668:	4b14      	ldr	r3, [pc, #80]	; (80006bc <I2C1_Config+0xac>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	681a      	ldr	r2, [r3, #0]
 800066e:	4b13      	ldr	r3, [pc, #76]	; (80006bc <I2C1_Config+0xac>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	f042 0201 	orr.w	r2, r2, #1
 8000676:	601a      	str	r2, [r3, #0]

	/* Set the I2C structure parameters */
	I2C_HandleStructure.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000678:	4b10      	ldr	r3, [pc, #64]	; (80006bc <I2C1_Config+0xac>)
 800067a:	2200      	movs	r2, #0
 800067c:	615a      	str	r2, [r3, #20]
	I2C_HandleStructure.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800067e:	4b0f      	ldr	r3, [pc, #60]	; (80006bc <I2C1_Config+0xac>)
 8000680:	2200      	movs	r2, #0
 8000682:	609a      	str	r2, [r3, #8]
	I2C_HandleStructure.Init.OwnAddress1 = 0xFE;
 8000684:	4b0d      	ldr	r3, [pc, #52]	; (80006bc <I2C1_Config+0xac>)
 8000686:	22fe      	movs	r2, #254	; 0xfe
 8000688:	60da      	str	r2, [r3, #12]
	I2C_HandleStructure.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800068a:	4b0c      	ldr	r3, [pc, #48]	; (80006bc <I2C1_Config+0xac>)
 800068c:	2200      	movs	r2, #0
 800068e:	61da      	str	r2, [r3, #28]
	I2C_HandleStructure.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000690:	4b0a      	ldr	r3, [pc, #40]	; (80006bc <I2C1_Config+0xac>)
 8000692:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000696:	611a      	str	r2, [r3, #16]
	I2C_HandleStructure.Init.ClockSpeed = 30000;
 8000698:	4b08      	ldr	r3, [pc, #32]	; (80006bc <I2C1_Config+0xac>)
 800069a:	f247 5230 	movw	r2, #30000	; 0x7530
 800069e:	605a      	str	r2, [r3, #4]
	I2C_HandleStructure.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006a0:	4b06      	ldr	r3, [pc, #24]	; (80006bc <I2C1_Config+0xac>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	621a      	str	r2, [r3, #32]
	I2C_HandleStructure.Init.OwnAddress2 = 0xFE; ///----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 80006a6:	4b05      	ldr	r3, [pc, #20]	; (80006bc <I2C1_Config+0xac>)
 80006a8:	22fe      	movs	r2, #254	; 0xfe
 80006aa:	619a      	str	r2, [r3, #24]
  
	/* Initialize the I2C peripheral w/ selected parameters */
	if(HAL_I2C_Init(&I2C_HandleStructure) != HAL_OK)
 80006ac:	4803      	ldr	r0, [pc, #12]	; (80006bc <I2C1_Config+0xac>)
 80006ae:	f007 ffad 	bl	800860c <HAL_I2C_Init>
	{
		// Erreur à gérer
	}
}
 80006b2:	bf00      	nop
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	2000977c 	.word	0x2000977c
 80006c0:	40005400 	.word	0x40005400
 80006c4:	40023800 	.word	0x40023800
 80006c8:	40020400 	.word	0x40020400

080006cc <DCMI_Config>:
  * @func void DCMI_Config(void)
  * @param  None
  * @retval None
  */
void DCMI_Config(CAMERA_mode_e mode)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b08a      	sub	sp, #40	; 0x28
 80006d0:	af02      	add	r7, sp, #8
 80006d2:	4603      	mov	r3, r0
 80006d4:	71fb      	strb	r3, [r7, #7]
	/* Enable DCMI GPIOs clocks */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80006d6:	4b80      	ldr	r3, [pc, #512]	; (80008d8 <DCMI_Config+0x20c>)
 80006d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006da:	4a7f      	ldr	r2, [pc, #508]	; (80008d8 <DCMI_Config+0x20c>)
 80006dc:	f043 0301 	orr.w	r3, r3, #1
 80006e0:	6313      	str	r3, [r2, #48]	; 0x30
 80006e2:	4b7d      	ldr	r3, [pc, #500]	; (80008d8 <DCMI_Config+0x20c>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e6:	f003 0301 	and.w	r3, r3, #1
 80006ea:	61fb      	str	r3, [r7, #28]
 80006ec:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80006ee:	4b7a      	ldr	r3, [pc, #488]	; (80008d8 <DCMI_Config+0x20c>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f2:	4a79      	ldr	r2, [pc, #484]	; (80008d8 <DCMI_Config+0x20c>)
 80006f4:	f043 0302 	orr.w	r3, r3, #2
 80006f8:	6313      	str	r3, [r2, #48]	; 0x30
 80006fa:	4b77      	ldr	r3, [pc, #476]	; (80008d8 <DCMI_Config+0x20c>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fe:	f003 0302 	and.w	r3, r3, #2
 8000702:	61bb      	str	r3, [r7, #24]
 8000704:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000706:	4b74      	ldr	r3, [pc, #464]	; (80008d8 <DCMI_Config+0x20c>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070a:	4a73      	ldr	r2, [pc, #460]	; (80008d8 <DCMI_Config+0x20c>)
 800070c:	f043 0304 	orr.w	r3, r3, #4
 8000710:	6313      	str	r3, [r2, #48]	; 0x30
 8000712:	4b71      	ldr	r3, [pc, #452]	; (80008d8 <DCMI_Config+0x20c>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000716:	f003 0304 	and.w	r3, r3, #4
 800071a:	617b      	str	r3, [r7, #20]
 800071c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800071e:	4b6e      	ldr	r3, [pc, #440]	; (80008d8 <DCMI_Config+0x20c>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000722:	4a6d      	ldr	r2, [pc, #436]	; (80008d8 <DCMI_Config+0x20c>)
 8000724:	f043 0310 	orr.w	r3, r3, #16
 8000728:	6313      	str	r3, [r2, #48]	; 0x30
 800072a:	4b6b      	ldr	r3, [pc, #428]	; (80008d8 <DCMI_Config+0x20c>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072e:	f003 0310 	and.w	r3, r3, #16
 8000732:	613b      	str	r3, [r7, #16]
 8000734:	693b      	ldr	r3, [r7, #16]

	/* Enable DCMI clock */
	__HAL_RCC_DCMI_CLK_ENABLE();
 8000736:	4b68      	ldr	r3, [pc, #416]	; (80008d8 <DCMI_Config+0x20c>)
 8000738:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800073a:	4a67      	ldr	r2, [pc, #412]	; (80008d8 <DCMI_Config+0x20c>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	6353      	str	r3, [r2, #52]	; 0x34
 8000742:	4b65      	ldr	r3, [pc, #404]	; (80008d8 <DCMI_Config+0x20c>)
 8000744:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	60fb      	str	r3, [r7, #12]
 800074c:	68fb      	ldr	r3, [r7, #12]

  

	/* DCMI GPIO configuration **************************************************/
	/* D0 D1(PC6/7) */
	BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_6 | GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);
 800074e:	230d      	movs	r3, #13
 8000750:	9301      	str	r3, [sp, #4]
 8000752:	2303      	movs	r3, #3
 8000754:	9300      	str	r3, [sp, #0]
 8000756:	2301      	movs	r3, #1
 8000758:	2202      	movs	r2, #2
 800075a:	21c0      	movs	r1, #192	; 0xc0
 800075c:	485f      	ldr	r0, [pc, #380]	; (80008dc <DCMI_Config+0x210>)
 800075e:	f000 facf 	bl	8000d00 <BSP_GPIO_PinCfg>

	
	/* D2..D4(PE0/1/4) D6/D7(PE5/6) */
	BSP_GPIO_PinCfg(GPIOE, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);
 8000762:	230d      	movs	r3, #13
 8000764:	9301      	str	r3, [sp, #4]
 8000766:	2303      	movs	r3, #3
 8000768:	9300      	str	r3, [sp, #0]
 800076a:	2301      	movs	r3, #1
 800076c:	2202      	movs	r2, #2
 800076e:	2173      	movs	r1, #115	; 0x73
 8000770:	485b      	ldr	r0, [pc, #364]	; (80008e0 <DCMI_Config+0x214>)
 8000772:	f000 fac5 	bl	8000d00 <BSP_GPIO_PinCfg>

	
	/* D5(PB6), VSYNC(PB7) */
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6 | GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);
 8000776:	230d      	movs	r3, #13
 8000778:	9301      	str	r3, [sp, #4]
 800077a:	2303      	movs	r3, #3
 800077c:	9300      	str	r3, [sp, #0]
 800077e:	2301      	movs	r3, #1
 8000780:	2202      	movs	r2, #2
 8000782:	21c0      	movs	r1, #192	; 0xc0
 8000784:	4857      	ldr	r0, [pc, #348]	; (80008e4 <DCMI_Config+0x218>)
 8000786:	f000 fabb 	bl	8000d00 <BSP_GPIO_PinCfg>

	
	/* PCLK(PA6) HSYNC(PA4)*/
	BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_4 | GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);
 800078a:	230d      	movs	r3, #13
 800078c:	9301      	str	r3, [sp, #4]
 800078e:	2303      	movs	r3, #3
 8000790:	9300      	str	r3, [sp, #0]
 8000792:	2301      	movs	r3, #1
 8000794:	2202      	movs	r2, #2
 8000796:	2150      	movs	r1, #80	; 0x50
 8000798:	4853      	ldr	r0, [pc, #332]	; (80008e8 <DCMI_Config+0x21c>)
 800079a:	f000 fab1 	bl	8000d00 <BSP_GPIO_PinCfg>

	

  /* DCMI configuration *******************************************************/
	DCMI_HandleStructure.Instance = DCMI;
 800079e:	4b53      	ldr	r3, [pc, #332]	; (80008ec <DCMI_Config+0x220>)
 80007a0:	4a53      	ldr	r2, [pc, #332]	; (80008f0 <DCMI_Config+0x224>)
 80007a2:	601a      	str	r2, [r3, #0]

	HAL_DCMI_DeInit(&DCMI_HandleStructure);
 80007a4:	4851      	ldr	r0, [pc, #324]	; (80008ec <DCMI_Config+0x220>)
 80007a6:	f003 f91e 	bl	80039e6 <HAL_DCMI_DeInit>

	DCMI_HandleStructure.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 80007aa:	4b50      	ldr	r3, [pc, #320]	; (80008ec <DCMI_Config+0x220>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	605a      	str	r2, [r3, #4]
	DCMI_HandleStructure.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 80007b0:	4b4e      	ldr	r3, [pc, #312]	; (80008ec <DCMI_Config+0x220>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	609a      	str	r2, [r3, #8]
	DCMI_HandleStructure.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 80007b6:	4b4d      	ldr	r3, [pc, #308]	; (80008ec <DCMI_Config+0x220>)
 80007b8:	2280      	movs	r2, #128	; 0x80
 80007ba:	60da      	str	r2, [r3, #12]
	DCMI_HandleStructure.Init.HSPolarity = DCMI_HSPOLARITY_HIGH;
 80007bc:	4b4b      	ldr	r3, [pc, #300]	; (80008ec <DCMI_Config+0x220>)
 80007be:	2240      	movs	r2, #64	; 0x40
 80007c0:	611a      	str	r2, [r3, #16]
	DCMI_HandleStructure.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 80007c2:	4b4a      	ldr	r3, [pc, #296]	; (80008ec <DCMI_Config+0x220>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	615a      	str	r2, [r3, #20]
	DCMI_HandleStructure.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 80007c8:	4b48      	ldr	r3, [pc, #288]	; (80008ec <DCMI_Config+0x220>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	619a      	str	r2, [r3, #24]
	DCMI_HandleStructure.Init.JPEGMode = DCMI_JPEG_DISABLE;
 80007ce:	4b47      	ldr	r3, [pc, #284]	; (80008ec <DCMI_Config+0x220>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	621a      	str	r2, [r3, #32]
	
	if(HAL_DCMI_Init(&DCMI_HandleStructure) != HAL_OK)
 80007d4:	4845      	ldr	r0, [pc, #276]	; (80008ec <DCMI_Config+0x220>)
 80007d6:	f003 faad 	bl	8003d34 <HAL_DCMI_Init>
		// Erreur à gérer
	}

	/* Configures the DMA2 to transfer Data from DCMI to the LCD ****************/
	/* Enable DMA2 clock */
	__HAL_RCC_DMA2_CLK_ENABLE();
 80007da:	4b3f      	ldr	r3, [pc, #252]	; (80008d8 <DCMI_Config+0x20c>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007de:	4a3e      	ldr	r2, [pc, #248]	; (80008d8 <DCMI_Config+0x20c>)
 80007e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80007e4:	6313      	str	r3, [r2, #48]	; 0x30
 80007e6:	4b3c      	ldr	r3, [pc, #240]	; (80008d8 <DCMI_Config+0x20c>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80007ee:	60bb      	str	r3, [r7, #8]
 80007f0:	68bb      	ldr	r3, [r7, #8]
	
	DMA_HandleStructure.Instance = DMA2_Stream1;
 80007f2:	4b40      	ldr	r3, [pc, #256]	; (80008f4 <DCMI_Config+0x228>)
 80007f4:	4a40      	ldr	r2, [pc, #256]	; (80008f8 <DCMI_Config+0x22c>)
 80007f6:	601a      	str	r2, [r3, #0]
	
	/* DMA2 Stream1 Configuration */
	if(HAL_DMA_DeInit(&DMA_HandleStructure) != HAL_OK)
 80007f8:	483e      	ldr	r0, [pc, #248]	; (80008f4 <DCMI_Config+0x228>)
 80007fa:	f003 fb93 	bl	8003f24 <HAL_DMA_DeInit>
	{
		// Erreur à gérer
	}
	
	if(mode==MODE_CAMERA_TO_SRAM)
 80007fe:	79fb      	ldrb	r3, [r7, #7]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d12a      	bne.n	800085a <DCMI_Config+0x18e>
	{
		DMA_HandleStructure.Init.Channel = DMA_CHANNEL_1;
 8000804:	4b3b      	ldr	r3, [pc, #236]	; (80008f4 <DCMI_Config+0x228>)
 8000806:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800080a:	605a      	str	r2, [r3, #4]
		DMA_HandleStructure.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800080c:	4b39      	ldr	r3, [pc, #228]	; (80008f4 <DCMI_Config+0x228>)
 800080e:	2200      	movs	r2, #0
 8000810:	609a      	str	r2, [r3, #8]
		DMA_HandleStructure.Init.PeriphInc = DMA_PINC_DISABLE;
 8000812:	4b38      	ldr	r3, [pc, #224]	; (80008f4 <DCMI_Config+0x228>)
 8000814:	2200      	movs	r2, #0
 8000816:	60da      	str	r2, [r3, #12]
		DMA_HandleStructure.Init.MemInc = DMA_MINC_ENABLE;
 8000818:	4b36      	ldr	r3, [pc, #216]	; (80008f4 <DCMI_Config+0x228>)
 800081a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800081e:	611a      	str	r2, [r3, #16]
		DMA_HandleStructure.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000820:	4b34      	ldr	r3, [pc, #208]	; (80008f4 <DCMI_Config+0x228>)
 8000822:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000826:	615a      	str	r2, [r3, #20]
		DMA_HandleStructure.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000828:	4b32      	ldr	r3, [pc, #200]	; (80008f4 <DCMI_Config+0x228>)
 800082a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800082e:	619a      	str	r2, [r3, #24]
		DMA_HandleStructure.Init.Mode = DMA_CIRCULAR;
 8000830:	4b30      	ldr	r3, [pc, #192]	; (80008f4 <DCMI_Config+0x228>)
 8000832:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000836:	61da      	str	r2, [r3, #28]
		DMA_HandleStructure.Init.Priority = DMA_PRIORITY_HIGH;
 8000838:	4b2e      	ldr	r3, [pc, #184]	; (80008f4 <DCMI_Config+0x228>)
 800083a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800083e:	621a      	str	r2, [r3, #32]
		DMA_HandleStructure.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000840:	4b2c      	ldr	r3, [pc, #176]	; (80008f4 <DCMI_Config+0x228>)
 8000842:	2204      	movs	r2, #4
 8000844:	625a      	str	r2, [r3, #36]	; 0x24
		DMA_HandleStructure.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000846:	4b2b      	ldr	r3, [pc, #172]	; (80008f4 <DCMI_Config+0x228>)
 8000848:	2203      	movs	r2, #3
 800084a:	629a      	str	r2, [r3, #40]	; 0x28
		DMA_HandleStructure.Init.MemBurst = DMA_MBURST_SINGLE;
 800084c:	4b29      	ldr	r3, [pc, #164]	; (80008f4 <DCMI_Config+0x228>)
 800084e:	2200      	movs	r2, #0
 8000850:	62da      	str	r2, [r3, #44]	; 0x2c
		DMA_HandleStructure.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000852:	4b28      	ldr	r3, [pc, #160]	; (80008f4 <DCMI_Config+0x228>)
 8000854:	2200      	movs	r2, #0
 8000856:	631a      	str	r2, [r3, #48]	; 0x30
 8000858:	e028      	b.n	80008ac <DCMI_Config+0x1e0>
	}
	else	//MODE_CAMERA_TO_LCD
	{
		DMA_HandleStructure.Init.Channel = DMA_CHANNEL_1;
 800085a:	4b26      	ldr	r3, [pc, #152]	; (80008f4 <DCMI_Config+0x228>)
 800085c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000860:	605a      	str	r2, [r3, #4]
		DMA_HandleStructure.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000862:	4b24      	ldr	r3, [pc, #144]	; (80008f4 <DCMI_Config+0x228>)
 8000864:	2200      	movs	r2, #0
 8000866:	609a      	str	r2, [r3, #8]
		DMA_HandleStructure.Init.PeriphInc = DMA_PINC_DISABLE;
 8000868:	4b22      	ldr	r3, [pc, #136]	; (80008f4 <DCMI_Config+0x228>)
 800086a:	2200      	movs	r2, #0
 800086c:	60da      	str	r2, [r3, #12]
		DMA_HandleStructure.Init.MemInc = DMA_MINC_DISABLE;
 800086e:	4b21      	ldr	r3, [pc, #132]	; (80008f4 <DCMI_Config+0x228>)
 8000870:	2200      	movs	r2, #0
 8000872:	611a      	str	r2, [r3, #16]
		DMA_HandleStructure.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000874:	4b1f      	ldr	r3, [pc, #124]	; (80008f4 <DCMI_Config+0x228>)
 8000876:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800087a:	615a      	str	r2, [r3, #20]
		DMA_HandleStructure.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800087c:	4b1d      	ldr	r3, [pc, #116]	; (80008f4 <DCMI_Config+0x228>)
 800087e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000882:	619a      	str	r2, [r3, #24]
		DMA_HandleStructure.Init.Mode = DMA_CIRCULAR;
 8000884:	4b1b      	ldr	r3, [pc, #108]	; (80008f4 <DCMI_Config+0x228>)
 8000886:	f44f 7280 	mov.w	r2, #256	; 0x100
 800088a:	61da      	str	r2, [r3, #28]
		DMA_HandleStructure.Init.Priority = DMA_PRIORITY_HIGH;
 800088c:	4b19      	ldr	r3, [pc, #100]	; (80008f4 <DCMI_Config+0x228>)
 800088e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000892:	621a      	str	r2, [r3, #32]
		DMA_HandleStructure.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000894:	4b17      	ldr	r3, [pc, #92]	; (80008f4 <DCMI_Config+0x228>)
 8000896:	2204      	movs	r2, #4
 8000898:	625a      	str	r2, [r3, #36]	; 0x24
		DMA_HandleStructure.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800089a:	4b16      	ldr	r3, [pc, #88]	; (80008f4 <DCMI_Config+0x228>)
 800089c:	2203      	movs	r2, #3
 800089e:	629a      	str	r2, [r3, #40]	; 0x28
		DMA_HandleStructure.Init.MemBurst = DMA_MBURST_SINGLE;
 80008a0:	4b14      	ldr	r3, [pc, #80]	; (80008f4 <DCMI_Config+0x228>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	62da      	str	r2, [r3, #44]	; 0x2c
		DMA_HandleStructure.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80008a6:	4b13      	ldr	r3, [pc, #76]	; (80008f4 <DCMI_Config+0x228>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	631a      	str	r2, [r3, #48]	; 0x30
	}
	if(HAL_DMA_Init(&DMA_HandleStructure) != HAL_OK)
 80008ac:	4811      	ldr	r0, [pc, #68]	; (80008f4 <DCMI_Config+0x228>)
 80008ae:	f003 facf 	bl	8003e50 <HAL_DMA_Init>
	{
		// Erreur à gérer
	}
	__HAL_LINKDMA(&DCMI_HandleStructure, DMA_Handle, DMA_HandleStructure);
 80008b2:	4b0e      	ldr	r3, [pc, #56]	; (80008ec <DCMI_Config+0x220>)
 80008b4:	4a0f      	ldr	r2, [pc, #60]	; (80008f4 <DCMI_Config+0x228>)
 80008b6:	639a      	str	r2, [r3, #56]	; 0x38
 80008b8:	4b0e      	ldr	r3, [pc, #56]	; (80008f4 <DCMI_Config+0x228>)
 80008ba:	4a0c      	ldr	r2, [pc, #48]	; (80008ec <DCMI_Config+0x220>)
 80008bc:	639a      	str	r2, [r3, #56]	; 0x38




  if(mode == MODE_CAMERA_TO_SRAM)
 80008be:	79fb      	ldrb	r3, [r7, #7]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d104      	bne.n	80008ce <DCMI_Config+0x202>
  {
	/* configuration de l'interruption */
	/* activation de l'interruption du DMA */
	HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 1, 1);
 80008c4:	2201      	movs	r2, #1
 80008c6:	2101      	movs	r1, #1
 80008c8:	2039      	movs	r0, #57	; 0x39
 80008ca:	f003 f83c 	bl	8003946 <HAL_NVIC_SetPriority>
  }

}
 80008ce:	bf00      	nop
 80008d0:	3720      	adds	r7, #32
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	40023800 	.word	0x40023800
 80008dc:	40020800 	.word	0x40020800
 80008e0:	40021000 	.word	0x40021000
 80008e4:	40020400 	.word	0x40020400
 80008e8:	40020000 	.word	0x40020000
 80008ec:	200096ec 	.word	0x200096ec
 80008f0:	50050000 	.word	0x50050000
 80008f4:	2000972c 	.word	0x2000972c
 80008f8:	40026428 	.word	0x40026428

080008fc <DMA2_Stream1_IRQHandler>:
  * @func void DMA2_Stream1_IRQHandler(void)
  * @param  None
  * @retval None
  */
void DMA2_Stream1_IRQHandler(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&DMA_HandleStructure);
 8000900:	4802      	ldr	r0, [pc, #8]	; (800090c <DMA2_Stream1_IRQHandler+0x10>)
 8000902:	f004 fcb5 	bl	8005270 <HAL_DMA_IRQHandler>
}
 8000906:	bf00      	nop
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	2000972c 	.word	0x2000972c

08000910 <HAL_DCMI_FrameEventCallback>:
  * @func 	void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
  * @param  *hdcmi: Adresse du gestionnaire dcmi pour pouvoir le desactiver
  * @retval none
  */
void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
	img_ready = TRUE;
 8000918:	4b06      	ldr	r3, [pc, #24]	; (8000934 <HAL_DCMI_FrameEventCallback+0x24>)
 800091a:	2201      	movs	r2, #1
 800091c:	601a      	str	r2, [r3, #0]
	HAL_DCMI_Stop(&DCMI_HandleStructure);
 800091e:	4806      	ldr	r0, [pc, #24]	; (8000938 <HAL_DCMI_FrameEventCallback+0x28>)
 8000920:	f003 f914 	bl	8003b4c <HAL_DCMI_Stop>
	HAL_NVIC_DisableIRQ(DMA2_Stream1_IRQn);
 8000924:	2039      	movs	r0, #57	; 0x39
 8000926:	f003 f838 	bl	800399a <HAL_NVIC_DisableIRQ>
}
 800092a:	bf00      	nop
 800092c:	3708      	adds	r7, #8
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	200096e4 	.word	0x200096e4
 8000938:	200096ec 	.word	0x200096ec

0800093c <DCMI_SingleRandomWrite>:
  * @param  Data: data to be written to the specific register
  * @retval 0x00 if write operation is OK.
  *         0xFF if timeout condition occured (device not connected or bus error).
  */
uint8_t DCMI_SingleRandomWrite(uint8_t Device, uint16_t Addr, uint8_t Data)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b086      	sub	sp, #24
 8000940:	af04      	add	r7, sp, #16
 8000942:	4603      	mov	r3, r0
 8000944:	71fb      	strb	r3, [r7, #7]
 8000946:	460b      	mov	r3, r1
 8000948:	80bb      	strh	r3, [r7, #4]
 800094a:	4613      	mov	r3, r2
 800094c:	71bb      	strb	r3, [r7, #6]

	if(HAL_I2C_Mem_Write(&I2C_HandleStructure, (uint16_t)Device, Addr, I2C_MEMADD_SIZE_8BIT, &Data, 1, DCMI_TIMEOUT_MAX) != HAL_OK)
 800094e:	79fb      	ldrb	r3, [r7, #7]
 8000950:	b299      	uxth	r1, r3
 8000952:	88ba      	ldrh	r2, [r7, #4]
 8000954:	2364      	movs	r3, #100	; 0x64
 8000956:	9302      	str	r3, [sp, #8]
 8000958:	2301      	movs	r3, #1
 800095a:	9301      	str	r3, [sp, #4]
 800095c:	1dbb      	adds	r3, r7, #6
 800095e:	9300      	str	r3, [sp, #0]
 8000960:	2301      	movs	r3, #1
 8000962:	4807      	ldr	r0, [pc, #28]	; (8000980 <DCMI_SingleRandomWrite+0x44>)
 8000964:	f007 ff66 	bl	8008834 <HAL_I2C_Mem_Write>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d002      	beq.n	8000974 <DCMI_SingleRandomWrite+0x38>
	{
		HAL_DCMI_ErrorCallback(&DCMI_HandleStructure);
 800096e:	4805      	ldr	r0, [pc, #20]	; (8000984 <DCMI_SingleRandomWrite+0x48>)
 8000970:	f000 f80a 	bl	8000988 <HAL_DCMI_ErrorCallback>
		// Erreur à gérer
	}

	// If operation is OK, return 0 */
	return 0;
 8000974:	2300      	movs	r3, #0
}
 8000976:	4618      	mov	r0, r3
 8000978:	3708      	adds	r7, #8
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	2000977c 	.word	0x2000977c
 8000984:	200096ec 	.word	0x200096ec

08000988 <HAL_DCMI_ErrorCallback>:
 * @brief Permet de gerer une erreur dans le dcmi
 * @param *hdcmi: permet de recuperer l'erreur
 * @retval none
 */
void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 8000988:	b480      	push	{r7}
 800098a:	b083      	sub	sp, #12
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
	// A écrire selon les besoins...
}
 8000990:	bf00      	nop
 8000992:	370c      	adds	r7, #12
 8000994:	46bd      	mov	sp, r7
 8000996:	bc80      	pop	{r7}
 8000998:	4770      	bx	lr

0800099a <main>:
	  * @func int main(void)
	  * @param  None
	  * @retval None
	  */
	int main(void)
	{
 800099a:	b580      	push	{r7, lr}
 800099c:	af00      	add	r7, sp, #0
		HAL_Init();
 800099e:	f002 fe8f 	bl	80036c0 <HAL_Init>
		SYS_init();			//initialisation du systeme (horloge...)
 80009a2:	f000 fc19 	bl	80011d8 <SYS_init>
		GPIO_Configure();	//Configuration des broches d'entree-sortie.
 80009a6:	f000 f94d 	bl	8000c44 <GPIO_Configure>
		TIMER2_run_1ms();	//Lancement du timer 2 a une periode d'1ms.
 80009aa:	f001 f8f3 	bl	8001b94 <TIMER2_run_1ms>

		UART_init(UART2_ID,115200);	//Initialisation de l'USART2 (PA2=Tx, PA3=Rx, 115200 bauds/sec)
 80009ae:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80009b2:	2001      	movs	r0, #1
 80009b4:	f001 f95e 	bl	8001c74 <UART_init>
		UART_init(UART6_ID,115200);	//Initialisation de l'USART6 (PC6=Tx, PC7=Rx, 115200 bauds/sec)
 80009b8:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80009bc:	2005      	movs	r0, #5
 80009be:	f001 f959 	bl	8001c74 <UART_init>
		SYS_set_std_usart(UART6_ID,UART6_ID,UART6_ID);
 80009c2:	2205      	movs	r2, #5
 80009c4:	2105      	movs	r1, #5
 80009c6:	2005      	movs	r0, #5
 80009c8:	f000 fd48 	bl	800145c <SYS_set_std_usart>

		while (1)
		{
			//DEMO_USB_Host_Hid_state_machine(FALSE);
			Camera_statemachine(FALSE, MODE_CAMERA_TO_SRAM);
 80009cc:	2100      	movs	r1, #0
 80009ce:	2000      	movs	r0, #0
 80009d0:	f7ff fc86 	bl	80002e0 <Camera_statemachine>
 80009d4:	e7fa      	b.n	80009cc <main+0x32>
	...

080009d8 <LCD_SetFont>:
  * @brief  Sets the Text Font.
  * @param  fonts: specifies the font to be used.
  * @retval None
  */
void LCD_SetFont(sFONT *fonts)
{
 80009d8:	b480      	push	{r7}
 80009da:	b083      	sub	sp, #12
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
	LCD_Currentfonts = fonts;
 80009e0:	4a03      	ldr	r2, [pc, #12]	; (80009f0 <LCD_SetFont+0x18>)
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	6013      	str	r3, [r2, #0]
}
 80009e6:	bf00      	nop
 80009e8:	370c      	adds	r7, #12
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bc80      	pop	{r7}
 80009ee:	4770      	bx	lr
 80009f0:	200097c0 	.word	0x200097c0

080009f4 <LCD_GetFont>:
  * @brief  Gets the Text Font.
  * @param  None.
  * @retval the used font.
  */
sFONT *LCD_GetFont(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
	return LCD_Currentfonts;
 80009f8:	4b02      	ldr	r3, [pc, #8]	; (8000a04 <LCD_GetFont+0x10>)
 80009fa:	681b      	ldr	r3, [r3, #0]
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bc80      	pop	{r7}
 8000a02:	4770      	bx	lr
 8000a04:	200097c0 	.word	0x200097c0

08000a08 <LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  color: the color of the background.
  * @retval None
  */
void LCD_Clear(uint16_t color)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	4603      	mov	r3, r0
 8000a10:	80fb      	strh	r3, [r7, #6]
	uint32_t index = 0;
 8000a12:	2300      	movs	r3, #0
 8000a14:	60fb      	str	r3, [r7, #12]
	if(!LCD_is_initialized())
 8000a16:	f000 fb27 	bl	8001068 <LCD_is_initialized>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d013      	beq.n	8000a48 <LCD_Clear+0x40>
		return;
	LCD_SetCursor(0x00, 0x00);
 8000a20:	2100      	movs	r1, #0
 8000a22:	2000      	movs	r0, #0
 8000a24:	f000 fb2a 	bl	800107c <LCD_SetCursor>
	LCD_WriteRAM_Prepare(); /* Prepare to write GRAM */
 8000a28:	f000 fb56 	bl	80010d8 <LCD_WriteRAM_Prepare>
	for(index = 0; index < LCD_PIXEL_HEIGHT*LCD_PIXEL_WIDTH; index++)
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	60fb      	str	r3, [r7, #12]
 8000a30:	e005      	b.n	8000a3e <LCD_Clear+0x36>
	{
		LCD_Data = color;
 8000a32:	4a07      	ldr	r2, [pc, #28]	; (8000a50 <LCD_Clear+0x48>)
 8000a34:	88fb      	ldrh	r3, [r7, #6]
 8000a36:	8013      	strh	r3, [r2, #0]
	for(index = 0; index < LCD_PIXEL_HEIGHT*LCD_PIXEL_WIDTH; index++)
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	3301      	adds	r3, #1
 8000a3c:	60fb      	str	r3, [r7, #12]
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
 8000a44:	d3f5      	bcc.n	8000a32 <LCD_Clear+0x2a>
 8000a46:	e000      	b.n	8000a4a <LCD_Clear+0x42>
		return;
 8000a48:	bf00      	nop
	}
}
 8000a4a:	3710      	adds	r7, #16
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	60100000 	.word	0x60100000

08000a54 <LCD_DrawChar>:
  * @param	CharColor: color of the character
  * @param	BackColor: color of the background
  * @retval None
  */
void LCD_DrawChar(uint16_t Xpos, uint16_t Ypos, const uint16_t *c, uint16_t CharColor,  uint16_t BackColor)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b088      	sub	sp, #32
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	60ba      	str	r2, [r7, #8]
 8000a5c:	461a      	mov	r2, r3
 8000a5e:	4603      	mov	r3, r0
 8000a60:	81fb      	strh	r3, [r7, #14]
 8000a62:	460b      	mov	r3, r1
 8000a64:	81bb      	strh	r3, [r7, #12]
 8000a66:	4613      	mov	r3, r2
 8000a68:	80fb      	strh	r3, [r7, #6]
	uint32_t index = 0, i = 0;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	61fb      	str	r3, [r7, #28]
 8000a6e:	2300      	movs	r3, #0
 8000a70:	61bb      	str	r3, [r7, #24]
	uint16_t  Xaddress = 0;
 8000a72:	2300      	movs	r3, #0
 8000a74:	82fb      	strh	r3, [r7, #22]
	Xaddress = Xpos;
 8000a76:	89fb      	ldrh	r3, [r7, #14]
 8000a78:	82fb      	strh	r3, [r7, #22]
	assert(LCD_Currentfonts);
 8000a7a:	4b38      	ldr	r3, [pc, #224]	; (8000b5c <LCD_DrawChar+0x108>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d105      	bne.n	8000a8e <LCD_DrawChar+0x3a>
 8000a82:	4b37      	ldr	r3, [pc, #220]	; (8000b60 <LCD_DrawChar+0x10c>)
 8000a84:	4a37      	ldr	r2, [pc, #220]	; (8000b64 <LCD_DrawChar+0x110>)
 8000a86:	2170      	movs	r1, #112	; 0x70
 8000a88:	4837      	ldr	r0, [pc, #220]	; (8000b68 <LCD_DrawChar+0x114>)
 8000a8a:	f009 fd37 	bl	800a4fc <__assert_func>
	LCD_SetCursor(Ypos, Xaddress);
 8000a8e:	8afa      	ldrh	r2, [r7, #22]
 8000a90:	89bb      	ldrh	r3, [r7, #12]
 8000a92:	4611      	mov	r1, r2
 8000a94:	4618      	mov	r0, r3
 8000a96:	f000 faf1 	bl	800107c <LCD_SetCursor>

	for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	61fb      	str	r3, [r7, #28]
 8000a9e:	e051      	b.n	8000b44 <LCD_DrawChar+0xf0>
	{
		LCD_WriteRAM_Prepare(); /* Prepare to write GRAM */
 8000aa0:	f000 fb1a 	bl	80010d8 <LCD_WriteRAM_Prepare>
		for(i = 0; i < LCD_Currentfonts->Width; i++)
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	61bb      	str	r3, [r7, #24]
 8000aa8:	e039      	b.n	8000b1e <LCD_DrawChar+0xca>
		{
			if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> i)) == 0x00) &&(LCD_Currentfonts->Width <= 12))||
 8000aaa:	69fb      	ldr	r3, [r7, #28]
 8000aac:	005b      	lsls	r3, r3, #1
 8000aae:	68ba      	ldr	r2, [r7, #8]
 8000ab0:	4413      	add	r3, r2
 8000ab2:	881b      	ldrh	r3, [r3, #0]
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	4b29      	ldr	r3, [pc, #164]	; (8000b5c <LCD_DrawChar+0x108>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	889b      	ldrh	r3, [r3, #4]
 8000abc:	4a2b      	ldr	r2, [pc, #172]	; (8000b6c <LCD_DrawChar+0x118>)
 8000abe:	fba2 2303 	umull	r2, r3, r2, r3
 8000ac2:	08db      	lsrs	r3, r3, #3
 8000ac4:	b29b      	uxth	r3, r3
 8000ac6:	00db      	lsls	r3, r3, #3
 8000ac8:	2280      	movs	r2, #128	; 0x80
 8000aca:	409a      	lsls	r2, r3
 8000acc:	69bb      	ldr	r3, [r7, #24]
 8000ace:	fa42 f303 	asr.w	r3, r2, r3
 8000ad2:	400b      	ands	r3, r1
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d104      	bne.n	8000ae2 <LCD_DrawChar+0x8e>
 8000ad8:	4b20      	ldr	r3, [pc, #128]	; (8000b5c <LCD_DrawChar+0x108>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	889b      	ldrh	r3, [r3, #4]
 8000ade:	2b0c      	cmp	r3, #12
 8000ae0:	d911      	bls.n	8000b06 <LCD_DrawChar+0xb2>
					(((c[index] & (0x1 << i)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 8000ae2:	69fb      	ldr	r3, [r7, #28]
 8000ae4:	005b      	lsls	r3, r3, #1
 8000ae6:	68ba      	ldr	r2, [r7, #8]
 8000ae8:	4413      	add	r3, r2
 8000aea:	881b      	ldrh	r3, [r3, #0]
 8000aec:	461a      	mov	r2, r3
 8000aee:	69bb      	ldr	r3, [r7, #24]
 8000af0:	fa42 f303 	asr.w	r3, r2, r3
 8000af4:	f003 0301 	and.w	r3, r3, #1
			if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> i)) == 0x00) &&(LCD_Currentfonts->Width <= 12))||
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d109      	bne.n	8000b10 <LCD_DrawChar+0xbc>
					(((c[index] & (0x1 << i)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 8000afc:	4b17      	ldr	r3, [pc, #92]	; (8000b5c <LCD_DrawChar+0x108>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	889b      	ldrh	r3, [r3, #4]
 8000b02:	2b0c      	cmp	r3, #12
 8000b04:	d904      	bls.n	8000b10 <LCD_DrawChar+0xbc>
			{
				LCD_WriteRAM(BackColor);
 8000b06:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f000 faef 	bl	80010ec <LCD_WriteRAM>
 8000b0e:	e003      	b.n	8000b18 <LCD_DrawChar+0xc4>
			}
			else
			{
				LCD_WriteRAM(CharColor);
 8000b10:	88fb      	ldrh	r3, [r7, #6]
 8000b12:	4618      	mov	r0, r3
 8000b14:	f000 faea 	bl	80010ec <LCD_WriteRAM>
		for(i = 0; i < LCD_Currentfonts->Width; i++)
 8000b18:	69bb      	ldr	r3, [r7, #24]
 8000b1a:	3301      	adds	r3, #1
 8000b1c:	61bb      	str	r3, [r7, #24]
 8000b1e:	4b0f      	ldr	r3, [pc, #60]	; (8000b5c <LCD_DrawChar+0x108>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	889b      	ldrh	r3, [r3, #4]
 8000b24:	461a      	mov	r2, r3
 8000b26:	69bb      	ldr	r3, [r7, #24]
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d3be      	bcc.n	8000aaa <LCD_DrawChar+0x56>
			}
		}
		Xaddress++;
 8000b2c:	8afb      	ldrh	r3, [r7, #22]
 8000b2e:	3301      	adds	r3, #1
 8000b30:	82fb      	strh	r3, [r7, #22]
		LCD_SetCursor(Ypos, Xaddress);
 8000b32:	8afa      	ldrh	r2, [r7, #22]
 8000b34:	89bb      	ldrh	r3, [r7, #12]
 8000b36:	4611      	mov	r1, r2
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f000 fa9f 	bl	800107c <LCD_SetCursor>
	for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000b3e:	69fb      	ldr	r3, [r7, #28]
 8000b40:	3301      	adds	r3, #1
 8000b42:	61fb      	str	r3, [r7, #28]
 8000b44:	4b05      	ldr	r3, [pc, #20]	; (8000b5c <LCD_DrawChar+0x108>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	88db      	ldrh	r3, [r3, #6]
 8000b4a:	461a      	mov	r2, r3
 8000b4c:	69fb      	ldr	r3, [r7, #28]
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d3a6      	bcc.n	8000aa0 <LCD_DrawChar+0x4c>
	}
}
 8000b52:	bf00      	nop
 8000b54:	bf00      	nop
 8000b56:	3720      	adds	r7, #32
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	200097c0 	.word	0x200097c0
 8000b60:	0800bc3c 	.word	0x0800bc3c
 8000b64:	0800bcec 	.word	0x0800bcec
 8000b68:	0800bc50 	.word	0x0800bc50
 8000b6c:	aaaaaaab 	.word	0xaaaaaaab

08000b70 <LCD_DisplayChar>:
  * @param	color: color of the character
  * @param	back_color: color of the background
  * @retval None
  */
void LCD_DisplayChar(uint16_t Line, uint16_t Column, uint8_t Ascii, uint16_t color, uint16_t back_color)
{
 8000b70:	b590      	push	{r4, r7, lr}
 8000b72:	b085      	sub	sp, #20
 8000b74:	af02      	add	r7, sp, #8
 8000b76:	4604      	mov	r4, r0
 8000b78:	4608      	mov	r0, r1
 8000b7a:	4611      	mov	r1, r2
 8000b7c:	461a      	mov	r2, r3
 8000b7e:	4623      	mov	r3, r4
 8000b80:	80fb      	strh	r3, [r7, #6]
 8000b82:	4603      	mov	r3, r0
 8000b84:	80bb      	strh	r3, [r7, #4]
 8000b86:	460b      	mov	r3, r1
 8000b88:	70fb      	strb	r3, [r7, #3]
 8000b8a:	4613      	mov	r3, r2
 8000b8c:	803b      	strh	r3, [r7, #0]
	Ascii -= 32;
 8000b8e:	78fb      	ldrb	r3, [r7, #3]
 8000b90:	3b20      	subs	r3, #32
 8000b92:	70fb      	strb	r3, [r7, #3]
	LCD_DrawChar(Line, Column, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height],color,back_color);
 8000b94:	4b0b      	ldr	r3, [pc, #44]	; (8000bc4 <LCD_DisplayChar+0x54>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	681a      	ldr	r2, [r3, #0]
 8000b9a:	78fb      	ldrb	r3, [r7, #3]
 8000b9c:	4909      	ldr	r1, [pc, #36]	; (8000bc4 <LCD_DisplayChar+0x54>)
 8000b9e:	6809      	ldr	r1, [r1, #0]
 8000ba0:	88c9      	ldrh	r1, [r1, #6]
 8000ba2:	fb01 f303 	mul.w	r3, r1, r3
 8000ba6:	005b      	lsls	r3, r3, #1
 8000ba8:	441a      	add	r2, r3
 8000baa:	883c      	ldrh	r4, [r7, #0]
 8000bac:	88b9      	ldrh	r1, [r7, #4]
 8000bae:	88f8      	ldrh	r0, [r7, #6]
 8000bb0:	8b3b      	ldrh	r3, [r7, #24]
 8000bb2:	9300      	str	r3, [sp, #0]
 8000bb4:	4623      	mov	r3, r4
 8000bb6:	f7ff ff4d 	bl	8000a54 <LCD_DrawChar>
}
 8000bba:	bf00      	nop
 8000bbc:	370c      	adds	r7, #12
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd90      	pop	{r4, r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	200097c0 	.word	0x200097c0

08000bc8 <LCD_DisplayStringLine>:
  * @param	display_on_uart: can have LCD_DISPLAY_ON_UART or LCD_NO_DISPLAY_ON_UART that define whether or not the string will be sent 
							 through UART.
  * @retval None
  */
void LCD_DisplayStringLine(uint16_t Line, uint16_t Column, uint8_t *ptr, uint16_t color, uint16_t back_color, LCD_display_on_uart_e display_on_uart)
{
 8000bc8:	b590      	push	{r4, r7, lr}
 8000bca:	b087      	sub	sp, #28
 8000bcc:	af02      	add	r7, sp, #8
 8000bce:	60ba      	str	r2, [r7, #8]
 8000bd0:	461a      	mov	r2, r3
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	81fb      	strh	r3, [r7, #14]
 8000bd6:	460b      	mov	r3, r1
 8000bd8:	81bb      	strh	r3, [r7, #12]
 8000bda:	4613      	mov	r3, r2
 8000bdc:	80fb      	strh	r3, [r7, #6]
	if(display_on_uart == LCD_DISPLAY_ON_UART)
 8000bde:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000be2:	2b01      	cmp	r3, #1
 8000be4:	d105      	bne.n	8000bf2 <LCD_DisplayStringLine+0x2a>
	{
		lcd_to_uart_printf((char*)ptr);
 8000be6:	68b8      	ldr	r0, [r7, #8]
 8000be8:	f00a f898 	bl	800ad1c <iprintf>
		lcd_to_uart_printf("\n");
 8000bec:	200a      	movs	r0, #10
 8000bee:	f00a f8ad 	bl	800ad4c <putchar>
	}

	/* Send the string character by character on lCD */
	if(LCD_is_initialized())
 8000bf2:	f000 fa39 	bl	8001068 <LCD_is_initialized>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d01d      	beq.n	8000c38 <LCD_DisplayStringLine+0x70>
	{
		while (*ptr != 0)
 8000bfc:	e016      	b.n	8000c2c <LCD_DisplayStringLine+0x64>
		{
			/* Display one character on LCD */
			LCD_DisplayChar(Line, Column, *ptr, color, back_color);
 8000bfe:	68bb      	ldr	r3, [r7, #8]
 8000c00:	781a      	ldrb	r2, [r3, #0]
 8000c02:	88fc      	ldrh	r4, [r7, #6]
 8000c04:	89b9      	ldrh	r1, [r7, #12]
 8000c06:	89f8      	ldrh	r0, [r7, #14]
 8000c08:	8c3b      	ldrh	r3, [r7, #32]
 8000c0a:	9300      	str	r3, [sp, #0]
 8000c0c:	4623      	mov	r3, r4
 8000c0e:	f7ff ffaf 	bl	8000b70 <LCD_DisplayChar>
			/* Decrement the column position by 16 */
			Column += LCD_Currentfonts->Width;
 8000c12:	4b0b      	ldr	r3, [pc, #44]	; (8000c40 <LCD_DisplayStringLine+0x78>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	889a      	ldrh	r2, [r3, #4]
 8000c18:	89bb      	ldrh	r3, [r7, #12]
 8000c1a:	4413      	add	r3, r2
 8000c1c:	81bb      	strh	r3, [r7, #12]
			if (Column >= LCD_PIXEL_WIDTH)
 8000c1e:	89bb      	ldrh	r3, [r7, #12]
 8000c20:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000c24:	d207      	bcs.n	8000c36 <LCD_DisplayStringLine+0x6e>
			{
				break;
			}
			/* Point on the next character */
			ptr++;
 8000c26:	68bb      	ldr	r3, [r7, #8]
 8000c28:	3301      	adds	r3, #1
 8000c2a:	60bb      	str	r3, [r7, #8]
		while (*ptr != 0)
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d1e4      	bne.n	8000bfe <LCD_DisplayStringLine+0x36>
		}
	}
}
 8000c34:	e000      	b.n	8000c38 <LCD_DisplayStringLine+0x70>
				break;
 8000c36:	bf00      	nop
}
 8000c38:	bf00      	nop
 8000c3a:	3714      	adds	r7, #20
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd90      	pop	{r4, r7, pc}
 8000c40:	200097c0 	.word	0x200097c0

08000c44 <GPIO_Configure>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void GPIO_COnfigure(void)
 * @post	Activation des horloges des peripheriques GPIO, configuration en entree ou en sortie des broches choisies.
 */
void GPIO_Configure(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b088      	sub	sp, #32
 8000c48:	af02      	add	r7, sp, #8
	//Activation des horloges des peropheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f4_hal_rcc.h (417)
 8000c4a:	4b2a      	ldr	r3, [pc, #168]	; (8000cf4 <GPIO_Configure+0xb0>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4e:	4a29      	ldr	r2, [pc, #164]	; (8000cf4 <GPIO_Configure+0xb0>)
 8000c50:	f043 0301 	orr.w	r3, r3, #1
 8000c54:	6313      	str	r3, [r2, #48]	; 0x30
 8000c56:	4b27      	ldr	r3, [pc, #156]	; (8000cf4 <GPIO_Configure+0xb0>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5a:	f003 0301 	and.w	r3, r3, #1
 8000c5e:	617b      	str	r3, [r7, #20]
 8000c60:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000c62:	4b24      	ldr	r3, [pc, #144]	; (8000cf4 <GPIO_Configure+0xb0>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c66:	4a23      	ldr	r2, [pc, #140]	; (8000cf4 <GPIO_Configure+0xb0>)
 8000c68:	f043 0302 	orr.w	r3, r3, #2
 8000c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c6e:	4b21      	ldr	r3, [pc, #132]	; (8000cf4 <GPIO_Configure+0xb0>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c72:	f003 0302 	and.w	r3, r3, #2
 8000c76:	613b      	str	r3, [r7, #16]
 8000c78:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000c7a:	4b1e      	ldr	r3, [pc, #120]	; (8000cf4 <GPIO_Configure+0xb0>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7e:	4a1d      	ldr	r2, [pc, #116]	; (8000cf4 <GPIO_Configure+0xb0>)
 8000c80:	f043 0304 	orr.w	r3, r3, #4
 8000c84:	6313      	str	r3, [r2, #48]	; 0x30
 8000c86:	4b1b      	ldr	r3, [pc, #108]	; (8000cf4 <GPIO_Configure+0xb0>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8a:	f003 0304 	and.w	r3, r3, #4
 8000c8e:	60fb      	str	r3, [r7, #12]
 8000c90:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000c92:	4b18      	ldr	r3, [pc, #96]	; (8000cf4 <GPIO_Configure+0xb0>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	4a17      	ldr	r2, [pc, #92]	; (8000cf4 <GPIO_Configure+0xb0>)
 8000c98:	f043 0308 	orr.w	r3, r3, #8
 8000c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c9e:	4b15      	ldr	r3, [pc, #84]	; (8000cf4 <GPIO_Configure+0xb0>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca2:	f003 0308 	and.w	r3, r3, #8
 8000ca6:	60bb      	str	r3, [r7, #8]
 8000ca8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000caa:	4b12      	ldr	r3, [pc, #72]	; (8000cf4 <GPIO_Configure+0xb0>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cae:	4a11      	ldr	r2, [pc, #68]	; (8000cf4 <GPIO_Configure+0xb0>)
 8000cb0:	f043 0310 	orr.w	r3, r3, #16
 8000cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb6:	4b0f      	ldr	r3, [pc, #60]	; (8000cf4 <GPIO_Configure+0xb0>)
 8000cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cba:	f003 0310 	and.w	r3, r3, #16
 8000cbe:	607b      	str	r3, [r7, #4]
 8000cc0:	687b      	ldr	r3, [r7, #4]

	//BOUTON
	BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_0, GPIO_MODE_INPUT, GPIO_NOPULL, GPIO_SPEED_FAST, 0);
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	9301      	str	r3, [sp, #4]
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	9300      	str	r3, [sp, #0]
 8000cca:	2300      	movs	r3, #0
 8000ccc:	2200      	movs	r2, #0
 8000cce:	2101      	movs	r1, #1
 8000cd0:	4809      	ldr	r0, [pc, #36]	; (8000cf8 <GPIO_Configure+0xb4>)
 8000cd2:	f000 f815 	bl	8000d00 <BSP_GPIO_PinCfg>
	
	BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_0, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FAST, 0);
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	9301      	str	r3, [sp, #4]
 8000cda:	2302      	movs	r3, #2
 8000cdc:	9300      	str	r3, [sp, #0]
 8000cde:	2300      	movs	r3, #0
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	4805      	ldr	r0, [pc, #20]	; (8000cfc <GPIO_Configure+0xb8>)
 8000ce6:	f000 f80b 	bl	8000d00 <BSP_GPIO_PinCfg>
}
 8000cea:	bf00      	nop
 8000cec:	3718      	adds	r7, #24
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40023800 	.word	0x40023800
 8000cf8:	40020000 	.word	0x40020000
 8000cfc:	40020800 	.word	0x40020800

08000d00 <BSP_GPIO_PinCfg>:
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_FAST (50MHz), GPIO_SPEED_HIGH (100MHz)
 * @param GPIO_Alternate : voir stm32f4xx_hal_gpio_ex.h (Uniquement pour GPIO_Mode = GPIO_MODE_AF_PP ou GPIO_MODE_AF_OD, mettre à 0 sinon
 */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed, uint32_t GPIO_Alternate)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b08a      	sub	sp, #40	; 0x28
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	60f8      	str	r0, [r7, #12]
 8000d08:	60b9      	str	r1, [r7, #8]
 8000d0a:	607a      	str	r2, [r7, #4]
 8000d0c:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init

	GPIO_InitStructure.Pin = GPIO_Pin;
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	61fb      	str	r3, [r7, #28]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8000d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d1c:	623b      	str	r3, [r7, #32]
	GPIO_InitStructure.Alternate = GPIO_Alternate;
 8000d1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d20:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8000d22:	f107 0314 	add.w	r3, r7, #20
 8000d26:	4619      	mov	r1, r3
 8000d28:	68f8      	ldr	r0, [r7, #12]
 8000d2a:	f007 faa5 	bl	8008278 <HAL_GPIO_Init>
}
 8000d2e:	bf00      	nop
 8000d30:	3728      	adds	r7, #40	; 0x28
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
	...

08000d38 <LCD_CtrlLinesConfig>:
  * @brief  Configures LCD Control lines (FSMC Pins) in alternate function mode.
  * @param  None
  * @retval None
  */
void LCD_CtrlLinesConfig(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b086      	sub	sp, #24
 8000d3c:	af02      	add	r7, sp, #8
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000d3e:	4b3c      	ldr	r3, [pc, #240]	; (8000e30 <LCD_CtrlLinesConfig+0xf8>)
 8000d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d42:	4a3b      	ldr	r2, [pc, #236]	; (8000e30 <LCD_CtrlLinesConfig+0xf8>)
 8000d44:	f043 0302 	orr.w	r3, r3, #2
 8000d48:	6313      	str	r3, [r2, #48]	; 0x30
 8000d4a:	4b39      	ldr	r3, [pc, #228]	; (8000e30 <LCD_CtrlLinesConfig+0xf8>)
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4e:	f003 0302 	and.w	r3, r3, #2
 8000d52:	60fb      	str	r3, [r7, #12]
 8000d54:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000d56:	4b36      	ldr	r3, [pc, #216]	; (8000e30 <LCD_CtrlLinesConfig+0xf8>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d5a:	4a35      	ldr	r2, [pc, #212]	; (8000e30 <LCD_CtrlLinesConfig+0xf8>)
 8000d5c:	f043 0308 	orr.w	r3, r3, #8
 8000d60:	6313      	str	r3, [r2, #48]	; 0x30
 8000d62:	4b33      	ldr	r3, [pc, #204]	; (8000e30 <LCD_CtrlLinesConfig+0xf8>)
 8000d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d66:	f003 0308 	and.w	r3, r3, #8
 8000d6a:	60bb      	str	r3, [r7, #8]
 8000d6c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000d6e:	4b30      	ldr	r3, [pc, #192]	; (8000e30 <LCD_CtrlLinesConfig+0xf8>)
 8000d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d72:	4a2f      	ldr	r2, [pc, #188]	; (8000e30 <LCD_CtrlLinesConfig+0xf8>)
 8000d74:	f043 0310 	orr.w	r3, r3, #16
 8000d78:	6313      	str	r3, [r2, #48]	; 0x30
 8000d7a:	4b2d      	ldr	r3, [pc, #180]	; (8000e30 <LCD_CtrlLinesConfig+0xf8>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7e:	f003 0310 	and.w	r3, r3, #16
 8000d82:	607b      	str	r3, [r7, #4]
 8000d84:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000d86:	4b2a      	ldr	r3, [pc, #168]	; (8000e30 <LCD_CtrlLinesConfig+0xf8>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8a:	4a29      	ldr	r2, [pc, #164]	; (8000e30 <LCD_CtrlLinesConfig+0xf8>)
 8000d8c:	f043 0320 	orr.w	r3, r3, #32
 8000d90:	6313      	str	r3, [r2, #48]	; 0x30
 8000d92:	4b27      	ldr	r3, [pc, #156]	; (8000e30 <LCD_CtrlLinesConfig+0xf8>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d96:	f003 0320 	and.w	r3, r3, #32
 8000d9a:	603b      	str	r3, [r7, #0]
 8000d9c:	683b      	ldr	r3, [r7, #0]
	//__HAL_RCC_GPIOG_CLK_ENABLE();

	/*-- GPIO Configuration ------------------------------------------------------*/
	/* SRAM Data lines,  NOE and NWE configuration */
	BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_4 | GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FAST, GPIO_AF12_FSMC);
 8000d9e:	230c      	movs	r3, #12
 8000da0:	9301      	str	r3, [sp, #4]
 8000da2:	2302      	movs	r3, #2
 8000da4:	9300      	str	r3, [sp, #0]
 8000da6:	2300      	movs	r3, #0
 8000da8:	2202      	movs	r2, #2
 8000daa:	f24c 7133 	movw	r1, #50995	; 0xc733
 8000dae:	4821      	ldr	r0, [pc, #132]	; (8000e34 <LCD_CtrlLinesConfig+0xfc>)
 8000db0:	f7ff ffa6 	bl	8000d00 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(GPIOE, GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FAST, GPIO_AF12_FSMC);
 8000db4:	230c      	movs	r3, #12
 8000db6:	9301      	str	r3, [sp, #4]
 8000db8:	2302      	movs	r3, #2
 8000dba:	9300      	str	r3, [sp, #0]
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	2202      	movs	r2, #2
 8000dc0:	f64f 7180 	movw	r1, #65408	; 0xff80
 8000dc4:	481c      	ldr	r0, [pc, #112]	; (8000e38 <LCD_CtrlLinesConfig+0x100>)
 8000dc6:	f7ff ff9b 	bl	8000d00 <BSP_GPIO_PinCfg>

	/* SRAM Address lines configuration LCD-DC */
	BSP_GPIO_PinCfg(GPIOE, GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FAST, GPIO_AF12_FSMC);
 8000dca:	230c      	movs	r3, #12
 8000dcc:	9301      	str	r3, [sp, #4]
 8000dce:	2302      	movs	r3, #2
 8000dd0:	9300      	str	r3, [sp, #0]
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	2202      	movs	r2, #2
 8000dd6:	2108      	movs	r1, #8
 8000dd8:	4817      	ldr	r0, [pc, #92]	; (8000e38 <LCD_CtrlLinesConfig+0x100>)
 8000dda:	f7ff ff91 	bl	8000d00 <BSP_GPIO_PinCfg>

	/* NE3 configuration */
	BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FAST, GPIO_AF12_FSMC);
 8000dde:	230c      	movs	r3, #12
 8000de0:	9301      	str	r3, [sp, #4]
 8000de2:	2302      	movs	r3, #2
 8000de4:	9300      	str	r3, [sp, #0]
 8000de6:	2300      	movs	r3, #0
 8000de8:	2202      	movs	r2, #2
 8000dea:	2180      	movs	r1, #128	; 0x80
 8000dec:	4811      	ldr	r0, [pc, #68]	; (8000e34 <LCD_CtrlLinesConfig+0xfc>)
 8000dee:	f7ff ff87 	bl	8000d00 <BSP_GPIO_PinCfg>

	/* LCD RST configuration */
	BSP_GPIO_PinCfg(LCD_RST_PORT, LCD_RST_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_LOW, GPIO_AF12_FSMC);
 8000df2:	230c      	movs	r3, #12
 8000df4:	9301      	str	r3, [sp, #4]
 8000df6:	2300      	movs	r3, #0
 8000df8:	9300      	str	r3, [sp, #0]
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	2108      	movs	r1, #8
 8000e00:	480c      	ldr	r0, [pc, #48]	; (8000e34 <LCD_CtrlLinesConfig+0xfc>)
 8000e02:	f7ff ff7d 	bl	8000d00 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(LCD_PWM_PORT, LCD_PWM_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_MEDIUM, GPIO_AF12_FSMC);
 8000e06:	230c      	movs	r3, #12
 8000e08:	9301      	str	r3, [sp, #4]
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	9300      	str	r3, [sp, #0]
 8000e0e:	2300      	movs	r3, #0
 8000e10:	2201      	movs	r2, #1
 8000e12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e16:	4807      	ldr	r0, [pc, #28]	; (8000e34 <LCD_CtrlLinesConfig+0xfc>)
 8000e18:	f7ff ff72 	bl	8000d00 <BSP_GPIO_PinCfg>


	HAL_GPIO_WritePin(LCD_PWM_PORT, LCD_PWM_PIN, GPIO_PIN_SET);
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e22:	4804      	ldr	r0, [pc, #16]	; (8000e34 <LCD_CtrlLinesConfig+0xfc>)
 8000e24:	f007 fbc8 	bl	80085b8 <HAL_GPIO_WritePin>
}
 8000e28:	bf00      	nop
 8000e2a:	3710      	adds	r7, #16
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	40023800 	.word	0x40023800
 8000e34:	40020c00 	.word	0x40020c00
 8000e38:	40021000 	.word	0x40021000

08000e3c <LCD_FSMCConfig>:
  * @brief  Configures the Parallel interface (FSMC) for LCD(Parallel mode)
  * @param  None
  * @retval None
  */
void LCD_FSMCConfig(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b096      	sub	sp, #88	; 0x58
 8000e40:	af00      	add	r7, sp, #0
	FSMC_NORSRAM_InitTypeDef FSMC_NORSRAM_InitStructure;
	FSMC_NORSRAM_TimingTypeDef p;
   
	/* Enable FSMC clock */
	__HAL_RCC_FSMC_CLK_ENABLE();
 8000e42:	4b28      	ldr	r3, [pc, #160]	; (8000ee4 <LCD_FSMCConfig+0xa8>)
 8000e44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e46:	4a27      	ldr	r2, [pc, #156]	; (8000ee4 <LCD_FSMCConfig+0xa8>)
 8000e48:	f043 0301 	orr.w	r3, r3, #1
 8000e4c:	6393      	str	r3, [r2, #56]	; 0x38
 8000e4e:	4b25      	ldr	r3, [pc, #148]	; (8000ee4 <LCD_FSMCConfig+0xa8>)
 8000e50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e52:	f003 0301 	and.w	r3, r3, #1
 8000e56:	607b      	str	r3, [r7, #4]
 8000e58:	687b      	ldr	r3, [r7, #4]
  
	/*-- FSMC Configuration ------------------------------------------------------*/
	/*----------------------- SRAM Bank 1 ----------------------------------------*/
	/* FSMC_Bank1_NORSRAM4 configuration */
	p.AddressSetupTime = 1;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	60bb      	str	r3, [r7, #8]
	p.AddressHoldTime = 0;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	60fb      	str	r3, [r7, #12]
	p.DataSetupTime = 9;
 8000e62:	2309      	movs	r3, #9
 8000e64:	613b      	str	r3, [r7, #16]
	p.BusTurnAroundDuration = 0;
 8000e66:	2300      	movs	r3, #0
 8000e68:	617b      	str	r3, [r7, #20]
	p.CLKDivision = 0;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	61bb      	str	r3, [r7, #24]
	p.DataLatency = 0;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	61fb      	str	r3, [r7, #28]
	p.AccessMode = FSMC_ACCESS_MODE_A;
 8000e72:	2300      	movs	r3, #0
 8000e74:	623b      	str	r3, [r7, #32]
  
	if(FSMC_NORSRAM_Timing_Init(FSMC_Bank1, &p, FSMC_NORSRAM_BANK1) != HAL_OK)
 8000e76:	f107 0308 	add.w	r3, r7, #8
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	f04f 4020 	mov.w	r0, #2684354560	; 0xa0000000
 8000e82:	f009 fa2b 	bl	800a2dc <FSMC_NORSRAM_Timing_Init>
        - Data Width = 16bit
        - Write Operation = Enable
        - Extended Mode = Enable
        - Asynchronous Wait = Disable */

    FSMC_NORSRAM_InitStructure.NSBank = FSMC_NORSRAM_BANK1;
 8000e86:	2300      	movs	r3, #0
 8000e88:	627b      	str	r3, [r7, #36]	; 0x24
	FSMC_NORSRAM_InitStructure.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	62bb      	str	r3, [r7, #40]	; 0x28
	FSMC_NORSRAM_InitStructure.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	62fb      	str	r3, [r7, #44]	; 0x2c
	FSMC_NORSRAM_InitStructure.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000e92:	2310      	movs	r3, #16
 8000e94:	633b      	str	r3, [r7, #48]	; 0x30
	FSMC_NORSRAM_InitStructure.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000e96:	2300      	movs	r3, #0
 8000e98:	637b      	str	r3, [r7, #52]	; 0x34
	FSMC_NORSRAM_InitStructure.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	63bb      	str	r3, [r7, #56]	; 0x38
	FSMC_NORSRAM_InitStructure.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	63fb      	str	r3, [r7, #60]	; 0x3c
	FSMC_NORSRAM_InitStructure.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	643b      	str	r3, [r7, #64]	; 0x40
	FSMC_NORSRAM_InitStructure.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000ea6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eaa:	647b      	str	r3, [r7, #68]	; 0x44
	FSMC_NORSRAM_InitStructure.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000eac:	2300      	movs	r3, #0
 8000eae:	64bb      	str	r3, [r7, #72]	; 0x48
	FSMC_NORSRAM_InitStructure.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	64fb      	str	r3, [r7, #76]	; 0x4c
	FSMC_NORSRAM_InitStructure.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	653b      	str	r3, [r7, #80]	; 0x50
	FSMC_NORSRAM_InitStructure.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	657b      	str	r3, [r7, #84]	; 0x54
	
	if(FSMC_NORSRAM_Init(FSMC_Bank1, &FSMC_NORSRAM_InitStructure) != HAL_OK)
 8000ebc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	f04f 4020 	mov.w	r0, #2684354560	; 0xa0000000
 8000ec6:	f009 f9bb 	bl	800a240 <FSMC_NORSRAM_Init>
	{
		// Erreur à gérer
	}

	/* Enable FSMC NOR/SRAM Bank1 */
	__FSMC_NORSRAM_ENABLE(FSMC_Bank1, FSMC_NORSRAM_BANK1);
 8000eca:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000ed4:	f043 0301 	orr.w	r3, r3, #1
 8000ed8:	6013      	str	r3, [r2, #0]
}
 8000eda:	bf00      	nop
 8000edc:	3758      	adds	r7, #88	; 0x58
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	40023800 	.word	0x40023800

08000ee8 <STM32f4_Discovery_LCD_Init>:
/**
  * @brief  LCD Init.
  * @retval None
  */
void STM32f4_Discovery_LCD_Init(void)
{ 
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
	unsigned long ulCount;
	
	/* Configure the LCD Control pins */
	LCD_CtrlLinesConfig();
 8000eee:	f7ff ff23 	bl	8000d38 <LCD_CtrlLinesConfig>
	
	/* Configure the FSMC Parallel interface */
	LCD_FSMCConfig();
 8000ef2:	f7ff ffa3 	bl	8000e3c <LCD_FSMCConfig>
	
	_delay_(5);
 8000ef6:	2005      	movs	r0, #5
 8000ef8:	f000 f954 	bl	80011a4 <delay>
	
	/* Reset LCD */
	//GPIO_ResetBits(LCD_RST_PORT, LCD_RST_PIN);
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8000efc:	2200      	movs	r2, #0
 8000efe:	2108      	movs	r1, #8
 8000f00:	4856      	ldr	r0, [pc, #344]	; (800105c <STM32f4_Discovery_LCD_Init+0x174>)
 8000f02:	f007 fb59 	bl	80085b8 <HAL_GPIO_WritePin>
	_delay_(10);
 8000f06:	200a      	movs	r0, #10
 8000f08:	f000 f94c 	bl	80011a4 <delay>
	//GPIO_SetBits(LCD_RST_PORT, LCD_RST_PIN);
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	2108      	movs	r1, #8
 8000f10:	4852      	ldr	r0, [pc, #328]	; (800105c <STM32f4_Discovery_LCD_Init+0x174>)
 8000f12:	f007 fb51 	bl	80085b8 <HAL_GPIO_WritePin>

	/*
  	  SSD2119Init(void)
	 */
	/* Enter sleep mode (if we are not already there).*/
	LCD_WriteReg(SSD2119_SLEEP_MODE_1_REG, 0x0001);
 8000f16:	2101      	movs	r1, #1
 8000f18:	2010      	movs	r0, #16
 8000f1a:	f000 f8c5 	bl	80010a8 <LCD_WriteReg>

	/* Set initial power parameters. */
	LCD_WriteReg(SSD2119_PWR_CTRL_5_REG, 0x00B2);
 8000f1e:	21b2      	movs	r1, #178	; 0xb2
 8000f20:	201e      	movs	r0, #30
 8000f22:	f000 f8c1 	bl	80010a8 <LCD_WriteReg>
	LCD_WriteReg(SSD2119_VCOM_OTP_1_REG, 0x0006);
 8000f26:	2106      	movs	r1, #6
 8000f28:	2028      	movs	r0, #40	; 0x28
 8000f2a:	f000 f8bd 	bl	80010a8 <LCD_WriteReg>
  
	/* Start the oscillator.*/
	LCD_WriteReg(SSD2119_OSC_START_REG, 0x0001);
 8000f2e:	2101      	movs	r1, #1
 8000f30:	2000      	movs	r0, #0
 8000f32:	f000 f8b9 	bl	80010a8 <LCD_WriteReg>

	/* Set pixel format and basic display orientation (scanning direction).*/
	LCD_WriteReg(SSD2119_OUTPUT_CTRL_REG, 0x30EF);
 8000f36:	f243 01ef 	movw	r1, #12527	; 0x30ef
 8000f3a:	2001      	movs	r0, #1
 8000f3c:	f000 f8b4 	bl	80010a8 <LCD_WriteReg>
	LCD_WriteReg(SSD2119_LCD_DRIVE_AC_CTRL_REG, 0x0600);
 8000f40:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8000f44:	2002      	movs	r0, #2
 8000f46:	f000 f8af 	bl	80010a8 <LCD_WriteReg>

	/* Exit sleep mode.*/
	LCD_WriteReg(SSD2119_SLEEP_MODE_1_REG, 0x0000);
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	2010      	movs	r0, #16
 8000f4e:	f000 f8ab 	bl	80010a8 <LCD_WriteReg>
	_delay_(5);
 8000f52:	2005      	movs	r0, #5
 8000f54:	f000 f926 	bl	80011a4 <delay>

	/* Configure pixel color format and MCU interface parameters.*/
	LCD_WriteReg(SSD2119_ENTRY_MODE_REG, ENTRY_MODE_DEFAULT);
 8000f58:	f646 0130 	movw	r1, #26672	; 0x6830
 8000f5c:	2011      	movs	r0, #17
 8000f5e:	f000 f8a3 	bl	80010a8 <LCD_WriteReg>

	/* Set analog parameters */
	LCD_WriteReg(SSD2119_SLEEP_MODE_2_REG, 0x0999);
 8000f62:	f640 1199 	movw	r1, #2457	; 0x999
 8000f66:	2012      	movs	r0, #18
 8000f68:	f000 f89e 	bl	80010a8 <LCD_WriteReg>
	LCD_WriteReg(SSD2119_ANALOG_SET_REG, 0x3800);
 8000f6c:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8000f70:	2026      	movs	r0, #38	; 0x26
 8000f72:	f000 f899 	bl	80010a8 <LCD_WriteReg>

	/* Enable the display */
	LCD_WriteReg(SSD2119_DISPLAY_CTRL_REG, 0x0033);
 8000f76:	2133      	movs	r1, #51	; 0x33
 8000f78:	2007      	movs	r0, #7
 8000f7a:	f000 f895 	bl	80010a8 <LCD_WriteReg>

	/* Set VCIX2 voltage to 6.1V.*/
	LCD_WriteReg(SSD2119_PWR_CTRL_2_REG, 0x0005);
 8000f7e:	2105      	movs	r1, #5
 8000f80:	200c      	movs	r0, #12
 8000f82:	f000 f891 	bl	80010a8 <LCD_WriteReg>

	/* Configure gamma correction.*/
	LCD_WriteReg(SSD2119_GAMMA_CTRL_1_REG, 0x0000);
 8000f86:	2100      	movs	r1, #0
 8000f88:	2030      	movs	r0, #48	; 0x30
 8000f8a:	f000 f88d 	bl	80010a8 <LCD_WriteReg>
	LCD_WriteReg(SSD2119_GAMMA_CTRL_2_REG, 0x0303);
 8000f8e:	f240 3103 	movw	r1, #771	; 0x303
 8000f92:	2031      	movs	r0, #49	; 0x31
 8000f94:	f000 f888 	bl	80010a8 <LCD_WriteReg>
	LCD_WriteReg(SSD2119_GAMMA_CTRL_3_REG, 0x0407);
 8000f98:	f240 4107 	movw	r1, #1031	; 0x407
 8000f9c:	2032      	movs	r0, #50	; 0x32
 8000f9e:	f000 f883 	bl	80010a8 <LCD_WriteReg>
	LCD_WriteReg(SSD2119_GAMMA_CTRL_4_REG, 0x0301);
 8000fa2:	f240 3101 	movw	r1, #769	; 0x301
 8000fa6:	2033      	movs	r0, #51	; 0x33
 8000fa8:	f000 f87e 	bl	80010a8 <LCD_WriteReg>
	LCD_WriteReg(SSD2119_GAMMA_CTRL_5_REG, 0x0301);
 8000fac:	f240 3101 	movw	r1, #769	; 0x301
 8000fb0:	2034      	movs	r0, #52	; 0x34
 8000fb2:	f000 f879 	bl	80010a8 <LCD_WriteReg>
	LCD_WriteReg(SSD2119_GAMMA_CTRL_6_REG, 0x0403);
 8000fb6:	f240 4103 	movw	r1, #1027	; 0x403
 8000fba:	2035      	movs	r0, #53	; 0x35
 8000fbc:	f000 f874 	bl	80010a8 <LCD_WriteReg>
	LCD_WriteReg(SSD2119_GAMMA_CTRL_7_REG, 0x0707);
 8000fc0:	f240 7107 	movw	r1, #1799	; 0x707
 8000fc4:	2036      	movs	r0, #54	; 0x36
 8000fc6:	f000 f86f 	bl	80010a8 <LCD_WriteReg>
	LCD_WriteReg(SSD2119_GAMMA_CTRL_8_REG, 0x0400);
 8000fca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fce:	2037      	movs	r0, #55	; 0x37
 8000fd0:	f000 f86a 	bl	80010a8 <LCD_WriteReg>
	LCD_WriteReg(SSD2119_GAMMA_CTRL_9_REG, 0x0a00);
 8000fd4:	f44f 6120 	mov.w	r1, #2560	; 0xa00
 8000fd8:	203a      	movs	r0, #58	; 0x3a
 8000fda:	f000 f865 	bl	80010a8 <LCD_WriteReg>
	LCD_WriteReg(SSD2119_GAMMA_CTRL_10_REG, 0x1000);
 8000fde:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fe2:	203b      	movs	r0, #59	; 0x3b
 8000fe4:	f000 f860 	bl	80010a8 <LCD_WriteReg>

	/* Configure Vlcd63 and VCOMl */
	LCD_WriteReg(SSD2119_PWR_CTRL_3_REG, 0x000A);
 8000fe8:	210a      	movs	r1, #10
 8000fea:	200d      	movs	r0, #13
 8000fec:	f000 f85c 	bl	80010a8 <LCD_WriteReg>
	LCD_WriteReg(SSD2119_PWR_CTRL_4_REG, 0x2E00);
 8000ff0:	f44f 5138 	mov.w	r1, #11776	; 0x2e00
 8000ff4:	200e      	movs	r0, #14
 8000ff6:	f000 f857 	bl	80010a8 <LCD_WriteReg>

	/* Set the display size and ensure that the GRAM window is set to allow
     access to the full display buffer.*/
	LCD_WriteReg(SSD2119_V_RAM_POS_REG, (LCD_PIXEL_HEIGHT-1) << 8);
 8000ffa:	f44f 416f 	mov.w	r1, #61184	; 0xef00
 8000ffe:	2044      	movs	r0, #68	; 0x44
 8001000:	f000 f852 	bl	80010a8 <LCD_WriteReg>
	LCD_WriteReg(SSD2119_H_RAM_START_REG, 0x0000);
 8001004:	2100      	movs	r1, #0
 8001006:	2045      	movs	r0, #69	; 0x45
 8001008:	f000 f84e 	bl	80010a8 <LCD_WriteReg>
	LCD_WriteReg(SSD2119_H_RAM_END_REG, LCD_PIXEL_WIDTH-1);
 800100c:	f240 113f 	movw	r1, #319	; 0x13f
 8001010:	2046      	movs	r0, #70	; 0x46
 8001012:	f000 f849 	bl	80010a8 <LCD_WriteReg>

	LCD_WriteReg(SSD2119_X_RAM_ADDR_REG, 0x00);
 8001016:	2100      	movs	r1, #0
 8001018:	204e      	movs	r0, #78	; 0x4e
 800101a:	f000 f845 	bl	80010a8 <LCD_WriteReg>
	LCD_WriteReg(SSD2119_Y_RAM_ADDR_REG, 0x00);
 800101e:	2100      	movs	r1, #0
 8001020:	204f      	movs	r0, #79	; 0x4f
 8001022:	f000 f841 	bl	80010a8 <LCD_WriteReg>
  
	/* clear the lcd  */
	LCD_WriteReg(SSD2119_RAM_DATA_REG, 0x0000);
 8001026:	2100      	movs	r1, #0
 8001028:	2022      	movs	r0, #34	; 0x22
 800102a:	f000 f83d 	bl	80010a8 <LCD_WriteReg>
	for(ulCount = 0; ulCount < (LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT); ulCount++)
 800102e:	2300      	movs	r3, #0
 8001030:	607b      	str	r3, [r7, #4]
 8001032:	e005      	b.n	8001040 <STM32f4_Discovery_LCD_Init+0x158>
	{
		LCD_WriteRAM(0x0000);
 8001034:	2000      	movs	r0, #0
 8001036:	f000 f859 	bl	80010ec <LCD_WriteRAM>
	for(ulCount = 0; ulCount < (LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT); ulCount++)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	3301      	adds	r3, #1
 800103e:	607b      	str	r3, [r7, #4]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
 8001046:	d3f5      	bcc.n	8001034 <STM32f4_Discovery_LCD_Init+0x14c>
	}
	LCD_SetFont(&LCD_DEFAULT_FONT);
 8001048:	4805      	ldr	r0, [pc, #20]	; (8001060 <STM32f4_Discovery_LCD_Init+0x178>)
 800104a:	f7ff fcc5 	bl	80009d8 <LCD_SetFont>
	initialized = TRUE;
 800104e:	4b05      	ldr	r3, [pc, #20]	; (8001064 <STM32f4_Discovery_LCD_Init+0x17c>)
 8001050:	2201      	movs	r2, #1
 8001052:	601a      	str	r2, [r3, #0]
}
 8001054:	bf00      	nop
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	40020c00 	.word	0x40020c00
 8001060:	20000000 	.word	0x20000000
 8001064:	200097c4 	.word	0x200097c4

08001068 <LCD_is_initialized>:



bool_e LCD_is_initialized(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
	return initialized;
 800106c:	4b02      	ldr	r3, [pc, #8]	; (8001078 <LCD_is_initialized+0x10>)
 800106e:	681b      	ldr	r3, [r3, #0]
}
 8001070:	4618      	mov	r0, r3
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr
 8001078:	200097c4 	.word	0x200097c4

0800107c <LCD_SetCursor>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position. 
  * @retval None
  */
void LCD_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	460a      	mov	r2, r1
 8001086:	80fb      	strh	r3, [r7, #6]
 8001088:	4613      	mov	r3, r2
 800108a:	80bb      	strh	r3, [r7, #4]
	/* Set the X address of the display cursor.*/
	LCD_WriteReg(SSD2119_X_RAM_ADDR_REG, Xpos);
 800108c:	88fb      	ldrh	r3, [r7, #6]
 800108e:	4619      	mov	r1, r3
 8001090:	204e      	movs	r0, #78	; 0x4e
 8001092:	f000 f809 	bl	80010a8 <LCD_WriteReg>
	
	/* Set the Y address of the display cursor.*/
	LCD_WriteReg(SSD2119_Y_RAM_ADDR_REG, Ypos);
 8001096:	88bb      	ldrh	r3, [r7, #4]
 8001098:	4619      	mov	r1, r3
 800109a:	204f      	movs	r0, #79	; 0x4f
 800109c:	f000 f804 	bl	80010a8 <LCD_WriteReg>
}
 80010a0:	bf00      	nop
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <LCD_WriteReg>:
  * @param  LCD_Reg: address of the selected register.
  * @param  LCD_RegValue: value to write to the selected register.
  * @retval None
  */
void LCD_WriteReg(uint8_t LCD_Reg, uint16_t LCD_RegValue)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	4603      	mov	r3, r0
 80010b0:	460a      	mov	r2, r1
 80010b2:	71fb      	strb	r3, [r7, #7]
 80010b4:	4613      	mov	r3, r2
 80010b6:	80bb      	strh	r3, [r7, #4]
	/* Write 16-bit Index, then Write Reg */
	LCD_CMD = LCD_Reg;
 80010b8:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 80010bc:	79fa      	ldrb	r2, [r7, #7]
 80010be:	b292      	uxth	r2, r2
 80010c0:	801a      	strh	r2, [r3, #0]
	/* Write 16-bit Reg */
	LCD_Data = LCD_RegValue;
 80010c2:	4a04      	ldr	r2, [pc, #16]	; (80010d4 <LCD_WriteReg+0x2c>)
 80010c4:	88bb      	ldrh	r3, [r7, #4]
 80010c6:	8013      	strh	r3, [r2, #0]
}
 80010c8:	bf00      	nop
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bc80      	pop	{r7}
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	60100000 	.word	0x60100000

080010d8 <LCD_WriteRAM_Prepare>:
  * @brief  Prepare to write to the LCD RAM.
  * @param  None
  * @retval None
  */
void LCD_WriteRAM_Prepare(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
	LCD_CMD = SSD2119_RAM_DATA_REG;
 80010dc:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 80010e0:	2222      	movs	r2, #34	; 0x22
 80010e2:	801a      	strh	r2, [r3, #0]
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bc80      	pop	{r7}
 80010ea:	4770      	bx	lr

080010ec <LCD_WriteRAM>:
  * @brief  Writes to the LCD RAM.
  * @param  RGB_Code: the pixel color in RGB mode (5-6-5).
  * @retval None
  */
void LCD_WriteRAM(uint16_t RGB_Code)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	80fb      	strh	r3, [r7, #6]
	/* Write 16-bit GRAM Reg */
	LCD_Data = RGB_Code;
 80010f6:	4a04      	ldr	r2, [pc, #16]	; (8001108 <LCD_WriteRAM+0x1c>)
 80010f8:	88fb      	ldrh	r3, [r7, #6]
 80010fa:	8013      	strh	r3, [r2, #0]
}
 80010fc:	bf00      	nop
 80010fe:	370c      	adds	r7, #12
 8001100:	46bd      	mov	sp, r7
 8001102:	bc80      	pop	{r7}
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	60100000 	.word	0x60100000

0800110c <LCD_SetDisplayWindow>:
  * @param  Height: display window width.
  * @param  Width: display window Height.
  * @retval None
  */
void LCD_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t width, uint16_t Height)
{
 800110c:	b590      	push	{r4, r7, lr}
 800110e:	b085      	sub	sp, #20
 8001110:	af00      	add	r7, sp, #0
 8001112:	4604      	mov	r4, r0
 8001114:	4608      	mov	r0, r1
 8001116:	4611      	mov	r1, r2
 8001118:	461a      	mov	r2, r3
 800111a:	4623      	mov	r3, r4
 800111c:	80fb      	strh	r3, [r7, #6]
 800111e:	4603      	mov	r3, r0
 8001120:	80bb      	strh	r3, [r7, #4]
 8001122:	460b      	mov	r3, r1
 8001124:	807b      	strh	r3, [r7, #2]
 8001126:	4613      	mov	r3, r2
 8001128:	803b      	strh	r3, [r7, #0]
	uint32_t value = 0;
 800112a:	2300      	movs	r3, #0
 800112c:	60fb      	str	r3, [r7, #12]

	LCD_WriteReg(SSD2119_H_RAM_START_REG, Xpos);
 800112e:	88fb      	ldrh	r3, [r7, #6]
 8001130:	4619      	mov	r1, r3
 8001132:	2045      	movs	r0, #69	; 0x45
 8001134:	f7ff ffb8 	bl	80010a8 <LCD_WriteReg>

	if ((Xpos+width) >= LCD_PIXEL_WIDTH) {
 8001138:	88fa      	ldrh	r2, [r7, #6]
 800113a:	887b      	ldrh	r3, [r7, #2]
 800113c:	4413      	add	r3, r2
 800113e:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001142:	db05      	blt.n	8001150 <LCD_SetDisplayWindow+0x44>
		LCD_WriteReg(SSD2119_H_RAM_END_REG, LCD_PIXEL_WIDTH-1);
 8001144:	f240 113f 	movw	r1, #319	; 0x13f
 8001148:	2046      	movs	r0, #70	; 0x46
 800114a:	f7ff ffad 	bl	80010a8 <LCD_WriteReg>
 800114e:	e007      	b.n	8001160 <LCD_SetDisplayWindow+0x54>
	} else {
		LCD_WriteReg(SSD2119_H_RAM_END_REG, Xpos+width);
 8001150:	88fa      	ldrh	r2, [r7, #6]
 8001152:	887b      	ldrh	r3, [r7, #2]
 8001154:	4413      	add	r3, r2
 8001156:	b29b      	uxth	r3, r3
 8001158:	4619      	mov	r1, r3
 800115a:	2046      	movs	r0, #70	; 0x46
 800115c:	f7ff ffa4 	bl	80010a8 <LCD_WriteReg>
	}

	if ((Ypos+Height) >= LCD_PIXEL_HEIGHT) {
 8001160:	88ba      	ldrh	r2, [r7, #4]
 8001162:	883b      	ldrh	r3, [r7, #0]
 8001164:	4413      	add	r3, r2
 8001166:	2bef      	cmp	r3, #239	; 0xef
 8001168:	dd03      	ble.n	8001172 <LCD_SetDisplayWindow+0x66>
		value = (LCD_PIXEL_HEIGHT-1) << 8;
 800116a:	f44f 436f 	mov.w	r3, #61184	; 0xef00
 800116e:	60fb      	str	r3, [r7, #12]
 8001170:	e004      	b.n	800117c <LCD_SetDisplayWindow+0x70>
	} else {
		value = (Ypos+Height) << 8;
 8001172:	88ba      	ldrh	r2, [r7, #4]
 8001174:	883b      	ldrh	r3, [r7, #0]
 8001176:	4413      	add	r3, r2
 8001178:	021b      	lsls	r3, r3, #8
 800117a:	60fb      	str	r3, [r7, #12]
	}
	value |= Xpos;
 800117c:	88fb      	ldrh	r3, [r7, #6]
 800117e:	68fa      	ldr	r2, [r7, #12]
 8001180:	4313      	orrs	r3, r2
 8001182:	60fb      	str	r3, [r7, #12]
	LCD_WriteReg(SSD2119_V_RAM_POS_REG, value);
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	b29b      	uxth	r3, r3
 8001188:	4619      	mov	r1, r3
 800118a:	2044      	movs	r0, #68	; 0x44
 800118c:	f7ff ff8c 	bl	80010a8 <LCD_WriteReg>
	LCD_SetCursor(Xpos, Ypos);
 8001190:	88ba      	ldrh	r2, [r7, #4]
 8001192:	88fb      	ldrh	r3, [r7, #6]
 8001194:	4611      	mov	r1, r2
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff ff70 	bl	800107c <LCD_SetCursor>
}
 800119c:	bf00      	nop
 800119e:	3714      	adds	r7, #20
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd90      	pop	{r4, r7, pc}

080011a4 <delay>:
  * @brief  Inserts a delay time.
  * @param  nCount: specifies the delay time length.
  * @retval None
  */
static void delay(__IO uint32_t nCount)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b085      	sub	sp, #20
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
	__IO uint32_t index = 0;
 80011ac:	2300      	movs	r3, #0
 80011ae:	60fb      	str	r3, [r7, #12]
	for(index = (10000 * nCount); index != 0; index--)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f242 7210 	movw	r2, #10000	; 0x2710
 80011b6:	fb02 f303 	mul.w	r3, r2, r3
 80011ba:	60fb      	str	r3, [r7, #12]
 80011bc:	e002      	b.n	80011c4 <delay+0x20>
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	3b01      	subs	r3, #1
 80011c2:	60fb      	str	r3, [r7, #12]
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d1f9      	bne.n	80011be <delay+0x1a>
	{
	}
}
 80011ca:	bf00      	nop
 80011cc:	bf00      	nop
 80011ce:	3714      	adds	r7, #20
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bc80      	pop	{r7}
 80011d4:	4770      	bx	lr
	...

080011d8 <SYS_init>:
/*
 * @func SYS_init(void)
 * @brief	initialise les horloges du microcontroleur selon les fréquences indiquées en macro.
 */
void SYS_init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b094      	sub	sp, #80	; 0x50
 80011dc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStructure;
	RCC_ClkInitTypeDef RCC_ClkInitStructure;

	__HAL_RCC_PWR_CLK_ENABLE();
 80011de:	4b38      	ldr	r3, [pc, #224]	; (80012c0 <SYS_init+0xe8>)
 80011e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e2:	4a37      	ldr	r2, [pc, #220]	; (80012c0 <SYS_init+0xe8>)
 80011e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011e8:	6413      	str	r3, [r2, #64]	; 0x40
 80011ea:	4b35      	ldr	r3, [pc, #212]	; (80012c0 <SYS_init+0xe8>)
 80011ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011f2:	60bb      	str	r3, [r7, #8]
 80011f4:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011f6:	4b33      	ldr	r3, [pc, #204]	; (80012c4 <SYS_init+0xec>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a32      	ldr	r2, [pc, #200]	; (80012c4 <SYS_init+0xec>)
 80011fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001200:	6013      	str	r3, [r2, #0]
 8001202:	4b30      	ldr	r3, [pc, #192]	; (80012c4 <SYS_init+0xec>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800120a:	607b      	str	r3, [r7, #4]
 800120c:	687b      	ldr	r3, [r7, #4]

	HAL_RCC_DeInit();
 800120e:	f007 fd33 	bl	8008c78 <HAL_RCC_DeInit>
	/* Oscillateur externe */
	//ErrorStatus HSEStartUpStatus;
	//RCC_HSEConfig(RCC_HSE_ON);
	//HSEStartUpStatus = RCC_WaitForHSEStartUp();

	RCC_OscInitStructure.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001212:	2301      	movs	r3, #1
 8001214:	623b      	str	r3, [r7, #32]
	RCC_OscInitStructure.HSEState = RCC_HSE_ON;
 8001216:	2301      	movs	r3, #1
 8001218:	627b      	str	r3, [r7, #36]	; 0x24

	RCC_OscInitStructure.PLL.PLLState = RCC_PLL_ON;
 800121a:	2302      	movs	r3, #2
 800121c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStructure.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800121e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001222:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStructure.PLL.PLLM = PLLM1;
 8001224:	2308      	movs	r3, #8
 8001226:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStructure.PLL.PLLN = PLLN1;
 8001228:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800122c:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStructure.PLL.PLLP = PLLP1;
 800122e:	2302      	movs	r3, #2
 8001230:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStructure.PLL.PLLQ = PLLQ1;
 8001232:	2307      	movs	r3, #7
 8001234:	64fb      	str	r3, [r7, #76]	; 0x4c

	if(HAL_RCC_OscConfig(&RCC_OscInitStructure) != HAL_OK)
 8001236:	f107 0320 	add.w	r3, r7, #32
 800123a:	4618      	mov	r0, r3
 800123c:	f007 fd66 	bl	8008d0c <HAL_RCC_OscConfig>
	}


	//Voir page 60 du manuel de reference
	//FLASH_SetLatency(FLASH_WAIT_CYCLES);
	__HAL_FLASH_SET_LATENCY(FLASH_WAIT_CYCLES);
 8001240:	4b21      	ldr	r3, [pc, #132]	; (80012c8 <SYS_init+0xf0>)
 8001242:	2205      	movs	r2, #5
 8001244:	701a      	strb	r2, [r3, #0]

	//Défini la clock HSE pour avoir des valeurs correcte pour RCC_GetClocksFreq()
	RCC_SetHSEFreq(CPU_EXTERNAL_CLOCK_HZ);
 8001246:	4821      	ldr	r0, [pc, #132]	; (80012cc <SYS_init+0xf4>)
 8001248:	f007 fd52 	bl	8008cf0 <RCC_SetHSEFreq>
	//Pour savoir si les valeurs sont correctes, veuillez changer HCLK_CHOOSEN_DIV, PCLK1_CHOOSEN_DIV et PCLK2_CHOOSEN_DIV. Une erreur de précompilation indiquera s'il y a un problème
	//RCC_HCLKConfig(RCC_SYSCLK_Div1);
	//RCC_PCLK1Config(RCC_HCLK_Div4);
	//RCC_PCLK2Config(RCC_HCLK_Div2);

	RCC_ClkInitStructure.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_SYSCLK;
 800124c:	230f      	movs	r3, #15
 800124e:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStructure.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001250:	2300      	movs	r3, #0
 8001252:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStructure.APB1CLKDivider = RCC_HCLK_DIV4;
 8001254:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001258:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStructure.APB2CLKDivider = RCC_HCLK_DIV2;
 800125a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800125e:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStructure.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001260:	2302      	movs	r3, #2
 8001262:	613b      	str	r3, [r7, #16]
	if(HAL_RCC_ClockConfig(&RCC_ClkInitStructure, FLASH_WAIT_CYCLES) != HAL_OK)
 8001264:	f107 030c 	add.w	r3, r7, #12
 8001268:	2105      	movs	r1, #5
 800126a:	4618      	mov	r0, r3
 800126c:	f007 ffa8 	bl	80091c0 <HAL_RCC_ClockConfig>
	/* Select PLL as system clock source */
	//RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
	//while (RCC_GetSYSCLKSource() != 0x08){}


	SystemCoreClockUpdate();
 8001270:	f009 f89e 	bl	800a3b0 <SystemCoreClockUpdate>

	//Pas de subpriority sur les interruptions
	//NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001274:	2003      	movs	r0, #3
 8001276:	f002 fb5b 	bl	8003930 <HAL_NVIC_SetPriorityGrouping>

	//Activation de l'exception Division par 0
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;	//
 800127a:	4b15      	ldr	r3, [pc, #84]	; (80012d0 <SYS_init+0xf8>)
 800127c:	695b      	ldr	r3, [r3, #20]
 800127e:	4a14      	ldr	r2, [pc, #80]	; (80012d0 <SYS_init+0xf8>)
 8001280:	f043 0310 	orr.w	r3, r3, #16
 8001284:	6153      	str	r3, [r2, #20]

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8001286:	4b13      	ldr	r3, [pc, #76]	; (80012d4 <SYS_init+0xfc>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	6898      	ldr	r0, [r3, #8]
 800128c:	2300      	movs	r3, #0
 800128e:	2202      	movs	r2, #2
 8001290:	2100      	movs	r1, #0
 8001292:	f009 fde5 	bl	800ae60 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8001296:	4b0f      	ldr	r3, [pc, #60]	; (80012d4 <SYS_init+0xfc>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	68d8      	ldr	r0, [r3, #12]
 800129c:	2300      	movs	r3, #0
 800129e:	2202      	movs	r2, #2
 80012a0:	2100      	movs	r1, #0
 80012a2:	f009 fddd 	bl	800ae60 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 80012a6:	4b0b      	ldr	r3, [pc, #44]	; (80012d4 <SYS_init+0xfc>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	6858      	ldr	r0, [r3, #4]
 80012ac:	2300      	movs	r3, #0
 80012ae:	2202      	movs	r2, #2
 80012b0:	2100      	movs	r1, #0
 80012b2:	f009 fdd5 	bl	800ae60 <setvbuf>
}
 80012b6:	bf00      	nop
 80012b8:	3750      	adds	r7, #80	; 0x50
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40023800 	.word	0x40023800
 80012c4:	40007000 	.word	0x40007000
 80012c8:	40023c00 	.word	0x40023c00
 80012cc:	007a1200 	.word	0x007a1200
 80012d0:	e000ed00 	.word	0xe000ed00
 80012d4:	20000050 	.word	0x20000050

080012d8 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 80012e0:	2204      	movs	r2, #4
 80012e2:	4902      	ldr	r1, [pc, #8]	; (80012ec <_exit+0x14>)
 80012e4:	2001      	movs	r0, #1
 80012e6:	f000 f915 	bl	8001514 <_write>
	while (1) {
 80012ea:	e7fe      	b.n	80012ea <_exit+0x12>
 80012ec:	0800e6cc 	.word	0x0800e6cc

080012f0 <_close>:
		;
	}
}

__attribute__((weak))
int _close(int file) {
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
	return -1;
 80012f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	370c      	adds	r7, #12
 8001300:	46bd      	mov	sp, r7
 8001302:	bc80      	pop	{r7}
 8001304:	4770      	bx	lr

08001306 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file, struct stat *st) {
 8001306:	b480      	push	{r7}
 8001308:	b083      	sub	sp, #12
 800130a:	af00      	add	r7, sp, #0
 800130c:	6078      	str	r0, [r7, #4]
 800130e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001316:	605a      	str	r2, [r3, #4]
	return 0;
 8001318:	2300      	movs	r3, #0
}
 800131a:	4618      	mov	r0, r3
 800131c:	370c      	adds	r7, #12
 800131e:	46bd      	mov	sp, r7
 8001320:	bc80      	pop	{r7}
 8001322:	4770      	bx	lr

08001324 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
	return 1;
 8001328:	2301      	movs	r3, #1
}
 800132a:	4618      	mov	r0, r3
 800132c:	46bd      	mov	sp, r7
 800132e:	bc80      	pop	{r7}
 8001330:	4770      	bx	lr

08001332 <_isatty>:
/*
 isatty
 Query whether output stream is a terminal. For consistency with the other minimal implementations,
 */
__attribute__((weak))
int _isatty(int file) {
 8001332:	b580      	push	{r7, lr}
 8001334:	b082      	sub	sp, #8
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
 800133a:	687b      	ldr	r3, [r7, #4]
	switch (file){
 800133c:	2b02      	cmp	r3, #2
 800133e:	d801      	bhi.n	8001344 <_isatty+0x12>
		case STDOUT_FILENO:
		case STDERR_FILENO:
		case STDIN_FILENO:
			return 1;
 8001340:	2301      	movs	r3, #1
 8001342:	e005      	b.n	8001350 <_isatty+0x1e>
		default:
			//errno = ENOTTY;
			errno = EBADF;
 8001344:	f009 f8f8 	bl	800a538 <__errno>
 8001348:	4603      	mov	r3, r0
 800134a:	2209      	movs	r2, #9
 800134c:	601a      	str	r2, [r3, #0]
			return 0;
 800134e:	2300      	movs	r3, #0
	}
}
 8001350:	4618      	mov	r0, r3
 8001352:	3708      	adds	r7, #8
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}

08001358 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid, int sig) {
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001362:	f009 f8e9 	bl	800a538 <__errno>
 8001366:	4603      	mov	r3, r0
 8001368:	2216      	movs	r2, #22
 800136a:	601a      	str	r2, [r3, #0]
	return (-1);
 800136c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001370:	4618      	mov	r0, r3
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <_lseek>:
/*
 lseek
 Set position in a file. Minimal implementation:
 */
__attribute__((weak))
int _lseek(int file, int ptr, int dir) {
 8001378:	b480      	push	{r7}
 800137a:	b085      	sub	sp, #20
 800137c:	af00      	add	r7, sp, #0
 800137e:	60f8      	str	r0, [r7, #12]
 8001380:	60b9      	str	r1, [r7, #8]
 8001382:	607a      	str	r2, [r7, #4]
	return 0;
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	3714      	adds	r7, #20
 800138a:	46bd      	mov	sp, r7
 800138c:	bc80      	pop	{r7}
 800138e:	4770      	bx	lr

08001390 <_sbrk>:
 sbrk
 Increase program data space.
 Malloc and related functions depend on this
 */
__attribute__((weak))
caddr_t _sbrk(int incr) {
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
	static int * heap_current = 0;
	static int * heap_end_address = 0;

	int *prev_heap_end;

	if (heap_current == 0)
 8001398:	4b19      	ldr	r3, [pc, #100]	; (8001400 <_sbrk+0x70>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d102      	bne.n	80013a6 <_sbrk+0x16>
		heap_current = &heap_start;
 80013a0:	4b17      	ldr	r3, [pc, #92]	; (8001400 <_sbrk+0x70>)
 80013a2:	4a18      	ldr	r2, [pc, #96]	; (8001404 <_sbrk+0x74>)
 80013a4:	601a      	str	r2, [r3, #0]

	if(heap_end_address == 0)
 80013a6:	4b18      	ldr	r3, [pc, #96]	; (8001408 <_sbrk+0x78>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d102      	bne.n	80013b4 <_sbrk+0x24>
		heap_end_address = &heap_end;
 80013ae:	4b16      	ldr	r3, [pc, #88]	; (8001408 <_sbrk+0x78>)
 80013b0:	4a16      	ldr	r2, [pc, #88]	; (800140c <_sbrk+0x7c>)
 80013b2:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_current;
 80013b4:	4b12      	ldr	r3, [pc, #72]	; (8001400 <_sbrk+0x70>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	60fb      	str	r3, [r7, #12]

	//char * stack = (char*) __get_MSP();

	if (heap_current + incr >  heap_end_address)
 80013ba:	4b11      	ldr	r3, [pc, #68]	; (8001400 <_sbrk+0x70>)
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	441a      	add	r2, r3
 80013c4:	4b10      	ldr	r3, [pc, #64]	; (8001408 <_sbrk+0x78>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d90c      	bls.n	80013e6 <_sbrk+0x56>
	{
		_write (STDERR_FILENO, "Heap overflow\n", 25);
 80013cc:	2219      	movs	r2, #25
 80013ce:	4910      	ldr	r1, [pc, #64]	; (8001410 <_sbrk+0x80>)
 80013d0:	2002      	movs	r0, #2
 80013d2:	f000 f89f 	bl	8001514 <_write>
		errno = ENOMEM;
 80013d6:	f009 f8af 	bl	800a538 <__errno>
 80013da:	4603      	mov	r3, r0
 80013dc:	220c      	movs	r2, #12
 80013de:	601a      	str	r2, [r3, #0]
		return  (caddr_t) -1;
 80013e0:	f04f 33ff 	mov.w	r3, #4294967295
 80013e4:	e007      	b.n	80013f6 <_sbrk+0x66>
	}

	heap_current += incr;
 80013e6:	4b06      	ldr	r3, [pc, #24]	; (8001400 <_sbrk+0x70>)
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	4413      	add	r3, r2
 80013f0:	4a03      	ldr	r2, [pc, #12]	; (8001400 <_sbrk+0x70>)
 80013f2:	6013      	str	r3, [r2, #0]
	return (caddr_t) prev_heap_end;
 80013f4:	68fb      	ldr	r3, [r7, #12]
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3710      	adds	r7, #16
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	200097d0 	.word	0x200097d0
 8001404:	20009d18 	.word	0x20009d18
 8001408:	200097d8 	.word	0x200097d8
 800140c:	2000dd18 	.word	0x2000dd18
 8001410:	0800e6d4 	.word	0x0800e6d4

08001414 <_sbrk_r>:



void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b084      	sub	sp, #16
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 800141e:	f009 f88b 	bl	800a538 <__errno>
 8001422:	4603      	mov	r3, r0
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8001428:	6838      	ldr	r0, [r7, #0]
 800142a:	f7ff ffb1 	bl	8001390 <_sbrk>
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001436:	d10b      	bne.n	8001450 <_sbrk_r+0x3c>
 8001438:	f009 f87e 	bl	800a538 <__errno>
 800143c:	4603      	mov	r3, r0
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d005      	beq.n	8001450 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8001444:	f009 f878 	bl	800a538 <__errno>
 8001448:	4603      	mov	r3, r0
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	601a      	str	r2, [r3, #0]
  return ret;
 8001450:	68fb      	ldr	r3, [r7, #12]
}
 8001452:	4618      	mov	r0, r3
 8001454:	3710      	adds	r7, #16
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
	...

0800145c <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	71fb      	strb	r3, [r7, #7]
 8001466:	460b      	mov	r3, r1
 8001468:	71bb      	strb	r3, [r7, #6]
 800146a:	4613      	mov	r3, r2
 800146c:	717b      	strb	r3, [r7, #5]
	stdin_usart = in;
 800146e:	4a07      	ldr	r2, [pc, #28]	; (800148c <SYS_set_std_usart+0x30>)
 8001470:	79fb      	ldrb	r3, [r7, #7]
 8001472:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8001474:	4a06      	ldr	r2, [pc, #24]	; (8001490 <SYS_set_std_usart+0x34>)
 8001476:	79bb      	ldrb	r3, [r7, #6]
 8001478:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 800147a:	4a06      	ldr	r2, [pc, #24]	; (8001494 <SYS_set_std_usart+0x38>)
 800147c:	797b      	ldrb	r3, [r7, #5]
 800147e:	7013      	strb	r3, [r2, #0]
}
 8001480:	bf00      	nop
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	bc80      	pop	{r7}
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	200097ca 	.word	0x200097ca
 8001490:	200097c8 	.word	0x200097c8
 8001494:	200097c9 	.word	0x200097c9

08001498 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8001498:	b580      	push	{r7, lr}
 800149a:	b088      	sub	sp, #32
 800149c:	af00      	add	r7, sp, #0
 800149e:	60f8      	str	r0, [r7, #12]
 80014a0:	60b9      	str	r1, [r7, #8]
 80014a2:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 80014a4:	2300      	movs	r3, #0
 80014a6:	61bb      	str	r3, [r7, #24]
	switch (file) {
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d122      	bne.n	80014f4 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 80014ae:	2300      	movs	r3, #0
 80014b0:	61fb      	str	r3, [r7, #28]
 80014b2:	e01a      	b.n	80014ea <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 80014b4:	bf00      	nop
 80014b6:	4b16      	ldr	r3, [pc, #88]	; (8001510 <_read+0x78>)
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f000 fc76 	bl	8001dac <UART_data_ready>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d0f7      	beq.n	80014b6 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 80014c6:	4b12      	ldr	r3, [pc, #72]	; (8001510 <_read+0x78>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	4618      	mov	r0, r3
 80014cc:	f000 fc8c 	bl	8001de8 <UART_get_next_byte>
 80014d0:	4603      	mov	r3, r0
 80014d2:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	1c5a      	adds	r2, r3, #1
 80014d8:	60ba      	str	r2, [r7, #8]
 80014da:	7dfa      	ldrb	r2, [r7, #23]
 80014dc:	701a      	strb	r2, [r3, #0]
				num++;
 80014de:	69bb      	ldr	r3, [r7, #24]
 80014e0:	3301      	adds	r3, #1
 80014e2:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 80014e4:	69fb      	ldr	r3, [r7, #28]
 80014e6:	3301      	adds	r3, #1
 80014e8:	61fb      	str	r3, [r7, #28]
 80014ea:	69fa      	ldr	r2, [r7, #28]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	429a      	cmp	r2, r3
 80014f0:	dbe0      	blt.n	80014b4 <_read+0x1c>
			}
			break;
 80014f2:	e007      	b.n	8001504 <_read+0x6c>
		default:
			errno = EBADF;
 80014f4:	f009 f820 	bl	800a538 <__errno>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2209      	movs	r2, #9
 80014fc:	601a      	str	r2, [r3, #0]
			return -1;
 80014fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001502:	e000      	b.n	8001506 <_read+0x6e>
	}
	return num;
 8001504:	69bb      	ldr	r3, [r7, #24]
}
 8001506:	4618      	mov	r0, r3
 8001508:	3720      	adds	r7, #32
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	200097ca 	.word	0x200097ca

08001514 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8001514:	b580      	push	{r7, lr}
 8001516:	b086      	sub	sp, #24
 8001518:	af00      	add	r7, sp, #0
 800151a:	60f8      	str	r0, [r7, #12]
 800151c:	60b9      	str	r1, [r7, #8]
 800151e:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	2b01      	cmp	r3, #1
 8001524:	d003      	beq.n	800152e <_write+0x1a>
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	2b02      	cmp	r3, #2
 800152a:	d014      	beq.n	8001556 <_write+0x42>
 800152c:	e027      	b.n	800157e <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			for (n = 0; n < len; n++)
 800152e:	2300      	movs	r3, #0
 8001530:	617b      	str	r3, [r7, #20]
 8001532:	e00b      	b.n	800154c <_write+0x38>
			{
				//while ((stdout_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stdout_usart->DR = (*ptr++ & (uint16_t)0x01FF);
				UART_putc(stdout_usart,*ptr++);
 8001534:	4b18      	ldr	r3, [pc, #96]	; (8001598 <_write+0x84>)
 8001536:	7818      	ldrb	r0, [r3, #0]
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	1c5a      	adds	r2, r3, #1
 800153c:	60ba      	str	r2, [r7, #8]
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	4619      	mov	r1, r3
 8001542:	f000 fcaf 	bl	8001ea4 <UART_putc>
			for (n = 0; n < len; n++)
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	3301      	adds	r3, #1
 800154a:	617b      	str	r3, [r7, #20]
 800154c:	697a      	ldr	r2, [r7, #20]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	429a      	cmp	r2, r3
 8001552:	dbef      	blt.n	8001534 <_write+0x20>
			}
			break;
 8001554:	e01b      	b.n	800158e <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8001556:	2300      	movs	r3, #0
 8001558:	617b      	str	r3, [r7, #20]
 800155a:	e00b      	b.n	8001574 <_write+0x60>
			{
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
				UART_putc(stderr_usart,*ptr++);
 800155c:	4b0f      	ldr	r3, [pc, #60]	; (800159c <_write+0x88>)
 800155e:	7818      	ldrb	r0, [r3, #0]
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	1c5a      	adds	r2, r3, #1
 8001564:	60ba      	str	r2, [r7, #8]
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	4619      	mov	r1, r3
 800156a:	f000 fc9b 	bl	8001ea4 <UART_putc>
			for (n = 0; n < len; n++)
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	3301      	adds	r3, #1
 8001572:	617b      	str	r3, [r7, #20]
 8001574:	697a      	ldr	r2, [r7, #20]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	429a      	cmp	r2, r3
 800157a:	dbef      	blt.n	800155c <_write+0x48>
			}
			break;
 800157c:	e007      	b.n	800158e <_write+0x7a>
		default:
			errno = EBADF;
 800157e:	f008 ffdb 	bl	800a538 <__errno>
 8001582:	4603      	mov	r3, r0
 8001584:	2209      	movs	r2, #9
 8001586:	601a      	str	r2, [r3, #0]
			return -1;
 8001588:	f04f 33ff 	mov.w	r3, #4294967295
 800158c:	e000      	b.n	8001590 <_write+0x7c>
	}
	return len;
 800158e:	687b      	ldr	r3, [r7, #4]
}
 8001590:	4618      	mov	r0, r3
 8001592:	3718      	adds	r7, #24
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	200097c8 	.word	0x200097c8
 800159c:	200097c9 	.word	0x200097c9

080015a0 <dump_trap_info>:
	debug_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 80015a0:	b590      	push	{r4, r7, lr}
 80015a2:	b08d      	sub	sp, #52	; 0x34
 80015a4:	af02      	add	r7, sp, #8
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	6039      	str	r1, [r7, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80015aa:	f3ef 8305 	mrs	r3, IPSR
 80015ae:	61fb      	str	r3, [r7, #28]
  return(result);
 80015b0:	69fb      	ldr	r3, [r7, #28]
	extern char _estack;	//Defined by the linker, end of stack

	debug_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	4619      	mov	r1, r3
 80015b6:	4880      	ldr	r0, [pc, #512]	; (80017b8 <dump_trap_info+0x218>)
 80015b8:	f009 fbb0 	bl	800ad1c <iprintf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	f003 0308 	and.w	r3, r3, #8
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d003      	beq.n	80015ce <dump_trap_info+0x2e>
		debug_printf("CPU was in thread mode\n");
 80015c6:	487d      	ldr	r0, [pc, #500]	; (80017bc <dump_trap_info+0x21c>)
 80015c8:	f009 fc42 	bl	800ae50 <puts>
 80015cc:	e002      	b.n	80015d4 <dump_trap_info+0x34>
	else debug_printf("CPU was in handler mode\n");
 80015ce:	487c      	ldr	r0, [pc, #496]	; (80017c0 <dump_trap_info+0x220>)
 80015d0:	f009 fc3e 	bl	800ae50 <puts>

	int offset, i;
	offset = 0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	627b      	str	r3, [r7, #36]	; 0x24

	debug_printf("CPU status was:\n");
 80015d8:	487a      	ldr	r0, [pc, #488]	; (80017c4 <dump_trap_info+0x224>)
 80015da:	f009 fc39 	bl	800ae50 <puts>
	debug_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80015de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	687a      	ldr	r2, [r7, #4]
 80015e4:	4413      	add	r3, r2
 80015e6:	6819      	ldr	r1, [r3, #0]
 80015e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ea:	3301      	adds	r3, #1
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	687a      	ldr	r2, [r7, #4]
 80015f0:	4413      	add	r3, r2
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	461a      	mov	r2, r3
 80015f6:	4874      	ldr	r0, [pc, #464]	; (80017c8 <dump_trap_info+0x228>)
 80015f8:	f009 fb90 	bl	800ad1c <iprintf>
 80015fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015fe:	3302      	adds	r3, #2
 8001600:	627b      	str	r3, [r7, #36]	; 0x24
	debug_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	4413      	add	r3, r2
 800160a:	6819      	ldr	r1, [r3, #0]
 800160c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800160e:	3301      	adds	r3, #1
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	687a      	ldr	r2, [r7, #4]
 8001614:	4413      	add	r3, r2
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	461a      	mov	r2, r3
 800161a:	486c      	ldr	r0, [pc, #432]	; (80017cc <dump_trap_info+0x22c>)
 800161c:	f009 fb7e 	bl	800ad1c <iprintf>
 8001620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001622:	3302      	adds	r3, #2
 8001624:	627b      	str	r3, [r7, #36]	; 0x24
	debug_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001628:	1c5a      	adds	r2, r3, #1
 800162a:	627a      	str	r2, [r7, #36]	; 0x24
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	687a      	ldr	r2, [r7, #4]
 8001630:	4413      	add	r3, r2
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4619      	mov	r1, r3
 8001636:	4866      	ldr	r0, [pc, #408]	; (80017d0 <dump_trap_info+0x230>)
 8001638:	f009 fb70 	bl	800ad1c <iprintf>
	debug_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 800163c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800163e:	1c5a      	adds	r2, r3, #1
 8001640:	627a      	str	r2, [r7, #36]	; 0x24
 8001642:	009b      	lsls	r3, r3, #2
 8001644:	687a      	ldr	r2, [r7, #4]
 8001646:	4413      	add	r3, r2
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4619      	mov	r1, r3
 800164c:	4861      	ldr	r0, [pc, #388]	; (80017d4 <dump_trap_info+0x234>)
 800164e:	f009 fb65 	bl	800ad1c <iprintf>
	debug_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8001652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001654:	1c5a      	adds	r2, r3, #1
 8001656:	627a      	str	r2, [r7, #36]	; 0x24
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	687a      	ldr	r2, [r7, #4]
 800165c:	4413      	add	r3, r2
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4619      	mov	r1, r3
 8001662:	485d      	ldr	r0, [pc, #372]	; (80017d8 <dump_trap_info+0x238>)
 8001664:	f009 fb5a 	bl	800ad1c <iprintf>
	debug_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8001668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800166a:	1c5a      	adds	r2, r3, #1
 800166c:	627a      	str	r2, [r7, #36]	; 0x24
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	687a      	ldr	r2, [r7, #4]
 8001672:	4413      	add	r3, r2
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4619      	mov	r1, r3
 8001678:	4858      	ldr	r0, [pc, #352]	; (80017dc <dump_trap_info+0x23c>)
 800167a:	f009 fb4f 	bl	800ad1c <iprintf>
	if(lr & 0x00000010) {
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	f003 0310 	and.w	r3, r3, #16
 8001684:	2b00      	cmp	r3, #0
 8001686:	f000 8091 	beq.w	80017ac <dump_trap_info+0x20c>
		debug_printf("FPU status was:\n");
 800168a:	4855      	ldr	r0, [pc, #340]	; (80017e0 <dump_trap_info+0x240>)
 800168c:	f009 fbe0 	bl	800ae50 <puts>
		debug_printf("-  S0: 0x%08lX   S1: 0x%08lX   S2: 0x%08lX   S3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2], stack_ptr[offset + 3]); offset += 4;
 8001690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	4413      	add	r3, r2
 8001698:	6819      	ldr	r1, [r3, #0]
 800169a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800169c:	3301      	adds	r3, #1
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	687a      	ldr	r2, [r7, #4]
 80016a2:	4413      	add	r3, r2
 80016a4:	6818      	ldr	r0, [r3, #0]
 80016a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016a8:	3302      	adds	r3, #2
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	687a      	ldr	r2, [r7, #4]
 80016ae:	4413      	add	r3, r2
 80016b0:	681c      	ldr	r4, [r3, #0]
 80016b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b4:	3303      	adds	r3, #3
 80016b6:	009b      	lsls	r3, r3, #2
 80016b8:	687a      	ldr	r2, [r7, #4]
 80016ba:	4413      	add	r3, r2
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	9300      	str	r3, [sp, #0]
 80016c0:	4623      	mov	r3, r4
 80016c2:	4602      	mov	r2, r0
 80016c4:	4847      	ldr	r0, [pc, #284]	; (80017e4 <dump_trap_info+0x244>)
 80016c6:	f009 fb29 	bl	800ad1c <iprintf>
 80016ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016cc:	3304      	adds	r3, #4
 80016ce:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf("-  S4: 0x%08lX   S5: 0x%08lX   S6: 0x%08lX   S7: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2], stack_ptr[offset + 3]); offset += 4;
 80016d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	4413      	add	r3, r2
 80016d8:	6819      	ldr	r1, [r3, #0]
 80016da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016dc:	3301      	adds	r3, #1
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	687a      	ldr	r2, [r7, #4]
 80016e2:	4413      	add	r3, r2
 80016e4:	6818      	ldr	r0, [r3, #0]
 80016e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e8:	3302      	adds	r3, #2
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	4413      	add	r3, r2
 80016f0:	681c      	ldr	r4, [r3, #0]
 80016f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f4:	3303      	adds	r3, #3
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	4413      	add	r3, r2
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	9300      	str	r3, [sp, #0]
 8001700:	4623      	mov	r3, r4
 8001702:	4602      	mov	r2, r0
 8001704:	4838      	ldr	r0, [pc, #224]	; (80017e8 <dump_trap_info+0x248>)
 8001706:	f009 fb09 	bl	800ad1c <iprintf>
 800170a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800170c:	3304      	adds	r3, #4
 800170e:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf("-  S8: 0x%08lX   S9: 0x%08lX  S10: 0x%08lX  S11: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2], stack_ptr[offset + 3]); offset += 4;
 8001710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	4413      	add	r3, r2
 8001718:	6819      	ldr	r1, [r3, #0]
 800171a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800171c:	3301      	adds	r3, #1
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	4413      	add	r3, r2
 8001724:	6818      	ldr	r0, [r3, #0]
 8001726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001728:	3302      	adds	r3, #2
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	4413      	add	r3, r2
 8001730:	681c      	ldr	r4, [r3, #0]
 8001732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001734:	3303      	adds	r3, #3
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	687a      	ldr	r2, [r7, #4]
 800173a:	4413      	add	r3, r2
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	9300      	str	r3, [sp, #0]
 8001740:	4623      	mov	r3, r4
 8001742:	4602      	mov	r2, r0
 8001744:	4829      	ldr	r0, [pc, #164]	; (80017ec <dump_trap_info+0x24c>)
 8001746:	f009 fae9 	bl	800ad1c <iprintf>
 800174a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800174c:	3304      	adds	r3, #4
 800174e:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf("- S12: 0x%08lX  S13: 0x%08lX  S14: 0x%08lX  S15: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2], stack_ptr[offset + 3]); offset += 4;
 8001750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	687a      	ldr	r2, [r7, #4]
 8001756:	4413      	add	r3, r2
 8001758:	6819      	ldr	r1, [r3, #0]
 800175a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800175c:	3301      	adds	r3, #1
 800175e:	009b      	lsls	r3, r3, #2
 8001760:	687a      	ldr	r2, [r7, #4]
 8001762:	4413      	add	r3, r2
 8001764:	6818      	ldr	r0, [r3, #0]
 8001766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001768:	3302      	adds	r3, #2
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	4413      	add	r3, r2
 8001770:	681c      	ldr	r4, [r3, #0]
 8001772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001774:	3303      	adds	r3, #3
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	687a      	ldr	r2, [r7, #4]
 800177a:	4413      	add	r3, r2
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	9300      	str	r3, [sp, #0]
 8001780:	4623      	mov	r3, r4
 8001782:	4602      	mov	r2, r0
 8001784:	481a      	ldr	r0, [pc, #104]	; (80017f0 <dump_trap_info+0x250>)
 8001786:	f009 fac9 	bl	800ad1c <iprintf>
 800178a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800178c:	3304      	adds	r3, #4
 800178e:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
 8001790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001792:	1c5a      	adds	r2, r3, #1
 8001794:	627a      	str	r2, [r7, #36]	; 0x24
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	687a      	ldr	r2, [r7, #4]
 800179a:	4413      	add	r3, r2
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4619      	mov	r1, r3
 80017a0:	4814      	ldr	r0, [pc, #80]	; (80017f4 <dump_trap_info+0x254>)
 80017a2:	f009 fabb 	bl	800ad1c <iprintf>
		offset++; //empty value at end
 80017a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a8:	3301      	adds	r3, #1
 80017aa:	627b      	str	r3, [r7, #36]	; 0x24
	}

	debug_printf("Stack was: \n");
 80017ac:	4812      	ldr	r0, [pc, #72]	; (80017f8 <dump_trap_info+0x258>)
 80017ae:	f009 fb4f 	bl	800ae50 <puts>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80017b2:	2300      	movs	r3, #0
 80017b4:	623b      	str	r3, [r7, #32]
 80017b6:	e03b      	b.n	8001830 <dump_trap_info+0x290>
 80017b8:	0800e720 	.word	0x0800e720
 80017bc:	0800e740 	.word	0x0800e740
 80017c0:	0800e758 	.word	0x0800e758
 80017c4:	0800e770 	.word	0x0800e770
 80017c8:	0800e780 	.word	0x0800e780
 80017cc:	0800e7a0 	.word	0x0800e7a0
 80017d0:	0800e7c0 	.word	0x0800e7c0
 80017d4:	0800e7d0 	.word	0x0800e7d0
 80017d8:	0800e7e4 	.word	0x0800e7e4
 80017dc:	0800e7f8 	.word	0x0800e7f8
 80017e0:	0800e80c 	.word	0x0800e80c
 80017e4:	0800e81c 	.word	0x0800e81c
 80017e8:	0800e858 	.word	0x0800e858
 80017ec:	0800e894 	.word	0x0800e894
 80017f0:	0800e8d0 	.word	0x0800e8d0
 80017f4:	0800e90c 	.word	0x0800e90c
 80017f8:	0800e920 	.word	0x0800e920
		if(!((i + 1) % 4) && i)
 80017fc:	6a3b      	ldr	r3, [r7, #32]
 80017fe:	3301      	adds	r3, #1
 8001800:	f003 0303 	and.w	r3, r3, #3
 8001804:	2b00      	cmp	r3, #0
 8001806:	d105      	bne.n	8001814 <dump_trap_info+0x274>
 8001808:	6a3b      	ldr	r3, [r7, #32]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d002      	beq.n	8001814 <dump_trap_info+0x274>
			debug_printf("\n");
 800180e:	200a      	movs	r0, #10
 8001810:	f009 fa9c 	bl	800ad4c <putchar>
		debug_printf("0x%08lX ", stack_ptr[offset++]);
 8001814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001816:	1c5a      	adds	r2, r3, #1
 8001818:	627a      	str	r2, [r7, #36]	; 0x24
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	4413      	add	r3, r2
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4619      	mov	r1, r3
 8001824:	488f      	ldr	r0, [pc, #572]	; (8001a64 <dump_trap_info+0x4c4>)
 8001826:	f009 fa79 	bl	800ad1c <iprintf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800182a:	6a3b      	ldr	r3, [r7, #32]
 800182c:	3301      	adds	r3, #1
 800182e:	623b      	str	r3, [r7, #32]
 8001830:	6a3b      	ldr	r3, [r7, #32]
 8001832:	2b1f      	cmp	r3, #31
 8001834:	dc06      	bgt.n	8001844 <dump_trap_info+0x2a4>
 8001836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	687a      	ldr	r2, [r7, #4]
 800183c:	4413      	add	r3, r2
 800183e:	4a8a      	ldr	r2, [pc, #552]	; (8001a68 <dump_trap_info+0x4c8>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d3db      	bcc.n	80017fc <dump_trap_info+0x25c>
	}
	debug_printf("\n");
 8001844:	200a      	movs	r0, #10
 8001846:	f009 fa81 	bl	800ad4c <putchar>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800184a:	f3ef 8305 	mrs	r3, IPSR
 800184e:	61bb      	str	r3, [r7, #24]
  return(result);
 8001850:	69bb      	ldr	r3, [r7, #24]


	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihdjcfc.html

	if((__get_IPSR() & 0xFF) == 3) {
 8001852:	b2db      	uxtb	r3, r3
 8001854:	2b03      	cmp	r3, #3
 8001856:	d11b      	bne.n	8001890 <dump_trap_info+0x2f0>
		debug_printf("HardFault reason:\n");
 8001858:	4884      	ldr	r0, [pc, #528]	; (8001a6c <dump_trap_info+0x4cc>)
 800185a:	f009 faf9 	bl	800ae50 <puts>
		if(SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk)
 800185e:	4b84      	ldr	r3, [pc, #528]	; (8001a70 <dump_trap_info+0x4d0>)
 8001860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001862:	2b00      	cmp	r3, #0
 8001864:	da02      	bge.n	800186c <dump_trap_info+0x2cc>
			debug_printf("- DEBUGEVT\n");
 8001866:	4883      	ldr	r0, [pc, #524]	; (8001a74 <dump_trap_info+0x4d4>)
 8001868:	f009 faf2 	bl	800ae50 <puts>
		if(SCB->HFSR & SCB_HFSR_FORCED_Msk)
 800186c:	4b80      	ldr	r3, [pc, #512]	; (8001a70 <dump_trap_info+0x4d0>)
 800186e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001870:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001874:	2b00      	cmp	r3, #0
 8001876:	d002      	beq.n	800187e <dump_trap_info+0x2de>
			debug_printf("- Fault escalated to a hard fault\n");
 8001878:	487f      	ldr	r0, [pc, #508]	; (8001a78 <dump_trap_info+0x4d8>)
 800187a:	f009 fae9 	bl	800ae50 <puts>
		if(SCB->HFSR & SCB_HFSR_VECTTBL_Msk)
 800187e:	4b7c      	ldr	r3, [pc, #496]	; (8001a70 <dump_trap_info+0x4d0>)
 8001880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	2b00      	cmp	r3, #0
 8001888:	d002      	beq.n	8001890 <dump_trap_info+0x2f0>
			debug_printf("- Bus error on a vector read\n");
 800188a:	487c      	ldr	r0, [pc, #496]	; (8001a7c <dump_trap_info+0x4dc>)
 800188c:	f009 fae0 	bl	800ae50 <puts>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001890:	f3ef 8305 	mrs	r3, IPSR
 8001894:	617b      	str	r3, [r7, #20]
  return(result);
 8001896:	697b      	ldr	r3, [r7, #20]
	}


	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihcfefj.html#Cihgghei

	if((__get_IPSR() & 0xFF) == 4) {
 8001898:	b2db      	uxtb	r3, r3
 800189a:	2b04      	cmp	r3, #4
 800189c:	d13c      	bne.n	8001918 <dump_trap_info+0x378>
		if((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x80)
 800189e:	4b74      	ldr	r3, [pc, #464]	; (8001a70 <dump_trap_info+0x4d0>)
 80018a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d006      	beq.n	80018b8 <dump_trap_info+0x318>
			debug_printf("MemManage fault at address 0x%08lX\n", SCB->MMFAR);
 80018aa:	4b71      	ldr	r3, [pc, #452]	; (8001a70 <dump_trap_info+0x4d0>)
 80018ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018ae:	4619      	mov	r1, r3
 80018b0:	4873      	ldr	r0, [pc, #460]	; (8001a80 <dump_trap_info+0x4e0>)
 80018b2:	f009 fa33 	bl	800ad1c <iprintf>
 80018b6:	e002      	b.n	80018be <dump_trap_info+0x31e>
		else
			debug_printf("MemManage fault\n");
 80018b8:	4872      	ldr	r0, [pc, #456]	; (8001a84 <dump_trap_info+0x4e4>)
 80018ba:	f009 fac9 	bl	800ae50 <puts>

		if((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x01)
 80018be:	4b6c      	ldr	r3, [pc, #432]	; (8001a70 <dump_trap_info+0x4d0>)
 80018c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018c2:	f003 0301 	and.w	r3, r3, #1
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d002      	beq.n	80018d0 <dump_trap_info+0x330>
			debug_printf("- Memory is not executable\n");
 80018ca:	486f      	ldr	r0, [pc, #444]	; (8001a88 <dump_trap_info+0x4e8>)
 80018cc:	f009 fac0 	bl	800ae50 <puts>
		if((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x02)
 80018d0:	4b67      	ldr	r3, [pc, #412]	; (8001a70 <dump_trap_info+0x4d0>)
 80018d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d002      	beq.n	80018e2 <dump_trap_info+0x342>
			debug_printf("- Memory is not readable/writable\n");
 80018dc:	486b      	ldr	r0, [pc, #428]	; (8001a8c <dump_trap_info+0x4ec>)
 80018de:	f009 fab7 	bl	800ae50 <puts>
		if((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x08)
 80018e2:	4b63      	ldr	r3, [pc, #396]	; (8001a70 <dump_trap_info+0x4d0>)
 80018e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018e6:	f003 0308 	and.w	r3, r3, #8
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d002      	beq.n	80018f4 <dump_trap_info+0x354>
			debug_printf("- Exception when unstacking from exception\n");
 80018ee:	4868      	ldr	r0, [pc, #416]	; (8001a90 <dump_trap_info+0x4f0>)
 80018f0:	f009 faae 	bl	800ae50 <puts>
		if((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x10)
 80018f4:	4b5e      	ldr	r3, [pc, #376]	; (8001a70 <dump_trap_info+0x4d0>)
 80018f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018f8:	f003 0310 	and.w	r3, r3, #16
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d002      	beq.n	8001906 <dump_trap_info+0x366>
			debug_printf("- Exception when stacking for an exception\n");
 8001900:	4864      	ldr	r0, [pc, #400]	; (8001a94 <dump_trap_info+0x4f4>)
 8001902:	f009 faa5 	bl	800ae50 <puts>
		if((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x20)
 8001906:	4b5a      	ldr	r3, [pc, #360]	; (8001a70 <dump_trap_info+0x4d0>)
 8001908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800190a:	f003 0320 	and.w	r3, r3, #32
 800190e:	2b00      	cmp	r3, #0
 8001910:	d002      	beq.n	8001918 <dump_trap_info+0x378>
			debug_printf("- Fault when floating-point lazy state preservation\n");
 8001912:	4861      	ldr	r0, [pc, #388]	; (8001a98 <dump_trap_info+0x4f8>)
 8001914:	f009 fa9c 	bl	800ae50 <puts>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001918:	f3ef 8305 	mrs	r3, IPSR
 800191c:	613b      	str	r3, [r7, #16]
  return(result);
 800191e:	693b      	ldr	r3, [r7, #16]
	}


	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihcfefj.html#Cihbeigb

	if((__get_IPSR() & 0xFF) == 5) {
 8001920:	b2db      	uxtb	r3, r3
 8001922:	2b05      	cmp	r3, #5
 8001924:	d14c      	bne.n	80019c0 <dump_trap_info+0x420>
		if((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x80)
 8001926:	4b52      	ldr	r3, [pc, #328]	; (8001a70 <dump_trap_info+0x4d0>)
 8001928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800192a:	0a1b      	lsrs	r3, r3, #8
 800192c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001930:	2b00      	cmp	r3, #0
 8001932:	d006      	beq.n	8001942 <dump_trap_info+0x3a2>
			debug_printf("BusFault fault at address 0x%08lX\n", SCB->BFAR);
 8001934:	4b4e      	ldr	r3, [pc, #312]	; (8001a70 <dump_trap_info+0x4d0>)
 8001936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001938:	4619      	mov	r1, r3
 800193a:	4858      	ldr	r0, [pc, #352]	; (8001a9c <dump_trap_info+0x4fc>)
 800193c:	f009 f9ee 	bl	800ad1c <iprintf>
 8001940:	e002      	b.n	8001948 <dump_trap_info+0x3a8>
		else
			debug_printf("BusFault fault\n");
 8001942:	4857      	ldr	r0, [pc, #348]	; (8001aa0 <dump_trap_info+0x500>)
 8001944:	f009 fa84 	bl	800ae50 <puts>

		if((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x01)
 8001948:	4b49      	ldr	r3, [pc, #292]	; (8001a70 <dump_trap_info+0x4d0>)
 800194a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800194c:	0a1b      	lsrs	r3, r3, #8
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	2b00      	cmp	r3, #0
 8001954:	d002      	beq.n	800195c <dump_trap_info+0x3bc>
			debug_printf("- Instruction bus error\n");
 8001956:	4853      	ldr	r0, [pc, #332]	; (8001aa4 <dump_trap_info+0x504>)
 8001958:	f009 fa7a 	bl	800ae50 <puts>
		if((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x02)
 800195c:	4b44      	ldr	r3, [pc, #272]	; (8001a70 <dump_trap_info+0x4d0>)
 800195e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001960:	0a1b      	lsrs	r3, r3, #8
 8001962:	f003 0302 	and.w	r3, r3, #2
 8001966:	2b00      	cmp	r3, #0
 8001968:	d002      	beq.n	8001970 <dump_trap_info+0x3d0>
			debug_printf("- Precise Data bus error\n");
 800196a:	484f      	ldr	r0, [pc, #316]	; (8001aa8 <dump_trap_info+0x508>)
 800196c:	f009 fa70 	bl	800ae50 <puts>
		if((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x04)
 8001970:	4b3f      	ldr	r3, [pc, #252]	; (8001a70 <dump_trap_info+0x4d0>)
 8001972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001974:	0a1b      	lsrs	r3, r3, #8
 8001976:	f003 0304 	and.w	r3, r3, #4
 800197a:	2b00      	cmp	r3, #0
 800197c:	d002      	beq.n	8001984 <dump_trap_info+0x3e4>
			debug_printf("- Imprecise Data bus error\n");
 800197e:	484b      	ldr	r0, [pc, #300]	; (8001aac <dump_trap_info+0x50c>)
 8001980:	f009 fa66 	bl	800ae50 <puts>
		if((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x08)
 8001984:	4b3a      	ldr	r3, [pc, #232]	; (8001a70 <dump_trap_info+0x4d0>)
 8001986:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001988:	0a1b      	lsrs	r3, r3, #8
 800198a:	f003 0308 	and.w	r3, r3, #8
 800198e:	2b00      	cmp	r3, #0
 8001990:	d002      	beq.n	8001998 <dump_trap_info+0x3f8>
			debug_printf("- Exception when unstacking from exception\n");
 8001992:	483f      	ldr	r0, [pc, #252]	; (8001a90 <dump_trap_info+0x4f0>)
 8001994:	f009 fa5c 	bl	800ae50 <puts>
		if((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x10)
 8001998:	4b35      	ldr	r3, [pc, #212]	; (8001a70 <dump_trap_info+0x4d0>)
 800199a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800199c:	0a1b      	lsrs	r3, r3, #8
 800199e:	f003 0310 	and.w	r3, r3, #16
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d002      	beq.n	80019ac <dump_trap_info+0x40c>
			debug_printf("- Exception when stacking for an exception\n");
 80019a6:	483b      	ldr	r0, [pc, #236]	; (8001a94 <dump_trap_info+0x4f4>)
 80019a8:	f009 fa52 	bl	800ae50 <puts>
		if((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x20)
 80019ac:	4b30      	ldr	r3, [pc, #192]	; (8001a70 <dump_trap_info+0x4d0>)
 80019ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019b0:	0a1b      	lsrs	r3, r3, #8
 80019b2:	f003 0320 	and.w	r3, r3, #32
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d002      	beq.n	80019c0 <dump_trap_info+0x420>
			debug_printf("- Fault when floating-point lazy state preservation\n");
 80019ba:	4837      	ldr	r0, [pc, #220]	; (8001a98 <dump_trap_info+0x4f8>)
 80019bc:	f009 fa48 	bl	800ae50 <puts>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80019c0:	f3ef 8305 	mrs	r3, IPSR
 80019c4:	60fb      	str	r3, [r7, #12]
  return(result);
 80019c6:	68fb      	ldr	r3, [r7, #12]
	}

	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihcfefj.html#Cihgbdbi

	if((__get_IPSR() & 0xFF) == 6) {
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	2b06      	cmp	r3, #6
 80019cc:	d142      	bne.n	8001a54 <dump_trap_info+0x4b4>
		debug_printf("UsageFault fault, return address: 0x%08lX\n", stack_ptr[6]);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	3318      	adds	r3, #24
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4619      	mov	r1, r3
 80019d6:	4836      	ldr	r0, [pc, #216]	; (8001ab0 <dump_trap_info+0x510>)
 80019d8:	f009 f9a0 	bl	800ad1c <iprintf>

		if((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x001)
 80019dc:	4b24      	ldr	r3, [pc, #144]	; (8001a70 <dump_trap_info+0x4d0>)
 80019de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019e0:	0c1b      	lsrs	r3, r3, #16
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d002      	beq.n	80019f0 <dump_trap_info+0x450>
			debug_printf("- Undefined instruction\n");
 80019ea:	4832      	ldr	r0, [pc, #200]	; (8001ab4 <dump_trap_info+0x514>)
 80019ec:	f009 fa30 	bl	800ae50 <puts>
		if((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x002)
 80019f0:	4b1f      	ldr	r3, [pc, #124]	; (8001a70 <dump_trap_info+0x4d0>)
 80019f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019f4:	0c1b      	lsrs	r3, r3, #16
 80019f6:	f003 0302 	and.w	r3, r3, #2
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d002      	beq.n	8001a04 <dump_trap_info+0x464>
			debug_printf("- Illegal use of the EPSR\n");
 80019fe:	482e      	ldr	r0, [pc, #184]	; (8001ab8 <dump_trap_info+0x518>)
 8001a00:	f009 fa26 	bl	800ae50 <puts>
		if((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x004)
 8001a04:	4b1a      	ldr	r3, [pc, #104]	; (8001a70 <dump_trap_info+0x4d0>)
 8001a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a08:	0c1b      	lsrs	r3, r3, #16
 8001a0a:	f003 0304 	and.w	r3, r3, #4
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d002      	beq.n	8001a18 <dump_trap_info+0x478>
			debug_printf("- Illegal load of the PC\n");
 8001a12:	482a      	ldr	r0, [pc, #168]	; (8001abc <dump_trap_info+0x51c>)
 8001a14:	f009 fa1c 	bl	800ae50 <puts>
		if((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x008)
 8001a18:	4b15      	ldr	r3, [pc, #84]	; (8001a70 <dump_trap_info+0x4d0>)
 8001a1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a1c:	0c1b      	lsrs	r3, r3, #16
 8001a1e:	f003 0308 	and.w	r3, r3, #8
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d002      	beq.n	8001a2c <dump_trap_info+0x48c>
			debug_printf("- Attempt to access a coprocessor but not present\n");
 8001a26:	4826      	ldr	r0, [pc, #152]	; (8001ac0 <dump_trap_info+0x520>)
 8001a28:	f009 fa12 	bl	800ae50 <puts>
		if((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x100)
 8001a2c:	4b10      	ldr	r3, [pc, #64]	; (8001a70 <dump_trap_info+0x4d0>)
 8001a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a30:	0c1b      	lsrs	r3, r3, #16
 8001a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d002      	beq.n	8001a40 <dump_trap_info+0x4a0>
			debug_printf("- Unaligned memory access\n");
 8001a3a:	4822      	ldr	r0, [pc, #136]	; (8001ac4 <dump_trap_info+0x524>)
 8001a3c:	f009 fa08 	bl	800ae50 <puts>
		if((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x200)
 8001a40:	4b0b      	ldr	r3, [pc, #44]	; (8001a70 <dump_trap_info+0x4d0>)
 8001a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a44:	0c1b      	lsrs	r3, r3, #16
 8001a46:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d002      	beq.n	8001a54 <dump_trap_info+0x4b4>
			debug_printf("- Divide by zero\n");
 8001a4e:	481e      	ldr	r0, [pc, #120]	; (8001ac8 <dump_trap_info+0x528>)
 8001a50:	f009 f9fe 	bl	800ae50 <puts>
	}
	debug_printf("END of Fault Handler\n");
 8001a54:	481d      	ldr	r0, [pc, #116]	; (8001acc <dump_trap_info+0x52c>)
 8001a56:	f009 f9fb 	bl	800ae50 <puts>
}
 8001a5a:	bf00      	nop
 8001a5c:	372c      	adds	r7, #44	; 0x2c
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd90      	pop	{r4, r7, pc}
 8001a62:	bf00      	nop
 8001a64:	0800e92c 	.word	0x0800e92c
 8001a68:	20011d18 	.word	0x20011d18
 8001a6c:	0800e938 	.word	0x0800e938
 8001a70:	e000ed00 	.word	0xe000ed00
 8001a74:	0800e94c 	.word	0x0800e94c
 8001a78:	0800e958 	.word	0x0800e958
 8001a7c:	0800e97c 	.word	0x0800e97c
 8001a80:	0800e99c 	.word	0x0800e99c
 8001a84:	0800e9c0 	.word	0x0800e9c0
 8001a88:	0800e9d0 	.word	0x0800e9d0
 8001a8c:	0800e9ec 	.word	0x0800e9ec
 8001a90:	0800ea10 	.word	0x0800ea10
 8001a94:	0800ea3c 	.word	0x0800ea3c
 8001a98:	0800ea68 	.word	0x0800ea68
 8001a9c:	0800ea9c 	.word	0x0800ea9c
 8001aa0:	0800eac0 	.word	0x0800eac0
 8001aa4:	0800ead0 	.word	0x0800ead0
 8001aa8:	0800eae8 	.word	0x0800eae8
 8001aac:	0800eb04 	.word	0x0800eb04
 8001ab0:	0800eb20 	.word	0x0800eb20
 8001ab4:	0800eb4c 	.word	0x0800eb4c
 8001ab8:	0800eb64 	.word	0x0800eb64
 8001abc:	0800eb80 	.word	0x0800eb80
 8001ac0:	0800eb9c 	.word	0x0800eb9c
 8001ac4:	0800ebd0 	.word	0x0800ebd0
 8001ac8:	0800ebec 	.word	0x0800ebec
 8001acc:	0800ec00 	.word	0x0800ec00

08001ad0 <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void)
{
	//On ne veux pas perdre l'état des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue générés par GCC
	__asm volatile
 8001ad0:	f01e 0f04 	tst.w	lr, #4
 8001ad4:	bf0c      	ite	eq
 8001ad6:	f3ef 8008 	mrseq	r0, MSP
 8001ada:	f3ef 8009 	mrsne	r0, PSP
 8001ade:	4671      	mov	r1, lr
 8001ae0:	f7ff bd5e 	b.w	80015a0 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8001ae4:	bf00      	nop

08001ae6 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	af00      	add	r7, sp, #0
}
 8001aea:	bf00      	nop
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bc80      	pop	{r7}
 8001af0:	4770      	bx	lr
	...

08001af4 <SVC_Handler>:

void SVC_Handler(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
	debug_printf("SVC interrupt: unimplemented\n");
 8001af8:	4802      	ldr	r0, [pc, #8]	; (8001b04 <SVC_Handler+0x10>)
 8001afa:	f009 f9a9 	bl	800ae50 <puts>
}
 8001afe:	bf00      	nop
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	0800ec18 	.word	0x0800ec18

08001b08 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
	debug_printf("DebugMon: unimplemented\n");
 8001b0c:	4802      	ldr	r0, [pc, #8]	; (8001b18 <DebugMon_Handler+0x10>)
 8001b0e:	f009 f99f 	bl	800ae50 <puts>
}
 8001b12:	bf00      	nop
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	0800ec38 	.word	0x0800ec38

08001b1c <PendSV_Handler>:

void PendSV_Handler(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
	debug_printf("Pending SVC interrupt: unimplemented\n");
 8001b20:	4802      	ldr	r0, [pc, #8]	; (8001b2c <PendSV_Handler+0x10>)
 8001b22:	f009 f995 	bl	800ae50 <puts>
}
 8001b26:	bf00      	nop
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	0800ec50 	.word	0x0800ec50

08001b30 <Delay>:
  * @func void Delay(uint32_t wait_duration_ms)
  * @param  wait_duration_ms: specifies the delay time length, in milliseconds
  * @retval None
  */
void Delay(uint32_t wait_duration_ms)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
	uint32_t tick;
	tick = HAL_GetTick();
 8001b38:	f001 fe0e 	bl	8003758 <HAL_GetTick>
 8001b3c:	60f8      	str	r0, [r7, #12]
	while(HAL_GetTick() - tick < wait_duration_ms);
 8001b3e:	bf00      	nop
 8001b40:	f001 fe0a 	bl	8003758 <HAL_GetTick>
 8001b44:	4602      	mov	r2, r0
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	687a      	ldr	r2, [r7, #4]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d8f7      	bhi.n	8001b40 <Delay+0x10>
}
 8001b50:	bf00      	nop
 8001b52:	bf00      	nop
 8001b54:	3710      	adds	r7, #16
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
	...

08001b5c <TIM2_IRQHandler>:
 * @func 	void TIM2_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS être appelée directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER2_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme ça qu'elle est nommée dans le fichier startup.s !
 */
void TIM2_IRQHandler(void){
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&Tim2_Handle, TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 8001b60:	4b0a      	ldr	r3, [pc, #40]	; (8001b8c <TIM2_IRQHandler+0x30>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	68db      	ldr	r3, [r3, #12]
 8001b66:	f003 0301 	and.w	r3, r3, #1
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d106      	bne.n	8001b7c <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&Tim2_Handle, TIM_IT_UPDATE);				//...On l'acquitte...
 8001b6e:	4b07      	ldr	r3, [pc, #28]	; (8001b8c <TIM2_IRQHandler+0x30>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f06f 0201 	mvn.w	r2, #1
 8001b76:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it_1ms();									//...Et on appelle la fonction qui nous intéresse
 8001b78:	f7fe fb7a 	bl	8000270 <TIMER2_user_handler_it_1ms>
	}
	HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_15);
 8001b7c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b80:	4803      	ldr	r0, [pc, #12]	; (8001b90 <TIM2_IRQHandler+0x34>)
 8001b82:	f006 fd31 	bl	80085e8 <HAL_GPIO_TogglePin>
}
 8001b86:	bf00      	nop
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	200097dc 	.word	0x200097dc
 8001b90:	40020c00 	.word	0x40020c00

08001b94 <TIMER2_run_1ms>:
 * 			Cette fonction lance de timer 2 et le configure pour qu'il déclenche sa routine d'interruption toutes les ms.
 * @func 	void TIMER2_run_1ms(void)
 * @post	Le timer 2 et son horloge sont activés, ses interruptions autorisées, et son décompte lancé.
 */
void TIMER2_run_1ms(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
	// On active l'horloge du TIM2
	__HAL_RCC_TIM2_CLK_ENABLE();
 8001b9a:	4b1b      	ldr	r3, [pc, #108]	; (8001c08 <TIMER2_run_1ms+0x74>)
 8001b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9e:	4a1a      	ldr	r2, [pc, #104]	; (8001c08 <TIMER2_run_1ms+0x74>)
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ba6:	4b18      	ldr	r3, [pc, #96]	; (8001c08 <TIMER2_run_1ms+0x74>)
 8001ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	607b      	str	r3, [r7, #4]
 8001bb0:	687b      	ldr	r3, [r7, #4]
	
	// On fixe les priorités des interruptions du timer2 PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(TIM2_IRQn , 0, 1);
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	201c      	movs	r0, #28
 8001bb8:	f001 fec5 	bl	8003946 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM2_IRQn); 
 8001bbc:	201c      	movs	r0, #28
 8001bbe:	f001 fede 	bl	800397e <HAL_NVIC_EnableIRQ>
	
	// Time base configuration
	Tim2_Handle.Instance = TIM2; //On donne le timer 2 en instance à notre gestionnaire (Handle)
 8001bc2:	4b12      	ldr	r3, [pc, #72]	; (8001c0c <TIMER2_run_1ms+0x78>)
 8001bc4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001bc8:	601a      	str	r2, [r3, #0]
	Tim2_Handle.Init.Period = 1000; //period_us - période choisie en us : Min = 1us, Max = 65535 us
 8001bca:	4b10      	ldr	r3, [pc, #64]	; (8001c0c <TIMER2_run_1ms+0x78>)
 8001bcc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001bd0:	60da      	str	r2, [r3, #12]
	Tim2_Handle.Init.Prescaler = TIM2_3_4_5_6_7_12_13_14_CLK / (1000000) - 1; //divise notre clock de timer par 84 (afin d'augmenter la période maximale)
 8001bd2:	4b0e      	ldr	r3, [pc, #56]	; (8001c0c <TIMER2_run_1ms+0x78>)
 8001bd4:	2253      	movs	r2, #83	; 0x53
 8001bd6:	605a      	str	r2, [r3, #4]
	Tim2_Handle.Init.ClockDivision = 0;
 8001bd8:	4b0c      	ldr	r3, [pc, #48]	; (8001c0c <TIMER2_run_1ms+0x78>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	611a      	str	r2, [r3, #16]
	Tim2_Handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bde:	4b0b      	ldr	r3, [pc, #44]	; (8001c0c <TIMER2_run_1ms+0x78>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	609a      	str	r2, [r3, #8]

	// On applique les paramètres d'initialisation
	HAL_TIM_Base_Init(&Tim2_Handle);
 8001be4:	4809      	ldr	r0, [pc, #36]	; (8001c0c <TIMER2_run_1ms+0x78>)
 8001be6:	f007 fd83 	bl	80096f0 <HAL_TIM_Base_Init>
	
	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&Tim2_Handle);
 8001bea:	4808      	ldr	r0, [pc, #32]	; (8001c0c <TIMER2_run_1ms+0x78>)
 8001bec:	f007 fdb4 	bl	8009758 <HAL_TIM_Base_Start_IT>
	
	// On lance le timer2
	__HAL_TIM_ENABLE(&Tim2_Handle);
 8001bf0:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <TIMER2_run_1ms+0x78>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	4b05      	ldr	r3, [pc, #20]	; (8001c0c <TIMER2_run_1ms+0x78>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f042 0201 	orr.w	r2, r2, #1
 8001bfe:	601a      	str	r2, [r3, #0]
}
 8001c00:	bf00      	nop
 8001c02:	3708      	adds	r7, #8
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	200097dc 	.word	0x200097dc

08001c10 <NVIC_EnableIRQ>:
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	4603      	mov	r3, r0
 8001c18:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001c1a:	79fb      	ldrb	r3, [r7, #7]
 8001c1c:	f003 031f 	and.w	r3, r3, #31
 8001c20:	2201      	movs	r2, #1
 8001c22:	fa02 f103 	lsl.w	r1, r2, r3
 8001c26:	4a05      	ldr	r2, [pc, #20]	; (8001c3c <NVIC_EnableIRQ+0x2c>)
 8001c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c2c:	095b      	lsrs	r3, r3, #5
 8001c2e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001c32:	bf00      	nop
 8001c34:	370c      	adds	r7, #12
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bc80      	pop	{r7}
 8001c3a:	4770      	bx	lr
 8001c3c:	e000e100 	.word	0xe000e100

08001c40 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	4603      	mov	r3, r0
 8001c48:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 8001c4a:	79fb      	ldrb	r3, [r7, #7]
 8001c4c:	f003 031f 	and.w	r3, r3, #31
 8001c50:	2201      	movs	r2, #1
 8001c52:	fa02 f103 	lsl.w	r1, r2, r3
 8001c56:	4a06      	ldr	r2, [pc, #24]	; (8001c70 <NVIC_DisableIRQ+0x30>)
 8001c58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c5c:	095b      	lsrs	r3, r3, #5
 8001c5e:	3320      	adds	r3, #32
 8001c60:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001c64:	bf00      	nop
 8001c66:	370c      	adds	r7, #12
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bc80      	pop	{r7}
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	e000e100 	.word	0xe000e100

08001c74 <UART_init>:
 * 				USART6 : Rx=PC7 et Tx=PC6, 		init des horloges du GPIOC et de l'USART6.
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	6039      	str	r1, [r7, #0]
 8001c7e:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001c86:	d805      	bhi.n	8001c94 <UART_init+0x20>
 8001c88:	4b3e      	ldr	r3, [pc, #248]	; (8001d84 <UART_init+0x110>)
 8001c8a:	4a3f      	ldr	r2, [pc, #252]	; (8001d88 <UART_init+0x114>)
 8001c8c:	215f      	movs	r1, #95	; 0x5f
 8001c8e:	483f      	ldr	r0, [pc, #252]	; (8001d8c <UART_init+0x118>)
 8001c90:	f008 fc34 	bl	800a4fc <__assert_func>
	assert(uart_id < UART_ID_NB);
 8001c94:	79fb      	ldrb	r3, [r7, #7]
 8001c96:	2b05      	cmp	r3, #5
 8001c98:	d905      	bls.n	8001ca6 <UART_init+0x32>
 8001c9a:	4b3d      	ldr	r3, [pc, #244]	; (8001d90 <UART_init+0x11c>)
 8001c9c:	4a3a      	ldr	r2, [pc, #232]	; (8001d88 <UART_init+0x114>)
 8001c9e:	2160      	movs	r1, #96	; 0x60
 8001ca0:	483a      	ldr	r0, [pc, #232]	; (8001d8c <UART_init+0x118>)
 8001ca2:	f008 fc2b 	bl	800a4fc <__assert_func>

	buffer_rx_read_index[uart_id] = 0;
 8001ca6:	79fb      	ldrb	r3, [r7, #7]
 8001ca8:	4a3a      	ldr	r2, [pc, #232]	; (8001d94 <UART_init+0x120>)
 8001caa:	2100      	movs	r1, #0
 8001cac:	54d1      	strb	r1, [r2, r3]
	buffer_rx_write_index[uart_id] = 0;
 8001cae:	79fb      	ldrb	r3, [r7, #7]
 8001cb0:	4a39      	ldr	r2, [pc, #228]	; (8001d98 <UART_init+0x124>)
 8001cb2:	2100      	movs	r1, #0
 8001cb4:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8001cb6:	79fb      	ldrb	r3, [r7, #7]
 8001cb8:	4a38      	ldr	r2, [pc, #224]	; (8001d9c <UART_init+0x128>)
 8001cba:	2100      	movs	r1, #0
 8001cbc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8001cc0:	79fa      	ldrb	r2, [r7, #7]
 8001cc2:	79fb      	ldrb	r3, [r7, #7]
 8001cc4:	4936      	ldr	r1, [pc, #216]	; (8001da0 <UART_init+0x12c>)
 8001cc6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001cca:	4936      	ldr	r1, [pc, #216]	; (8001da4 <UART_init+0x130>)
 8001ccc:	019b      	lsls	r3, r3, #6
 8001cce:	440b      	add	r3, r1
 8001cd0:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8001cd2:	79fb      	ldrb	r3, [r7, #7]
 8001cd4:	4a33      	ldr	r2, [pc, #204]	; (8001da4 <UART_init+0x130>)
 8001cd6:	019b      	lsls	r3, r3, #6
 8001cd8:	4413      	add	r3, r2
 8001cda:	3304      	adds	r3, #4
 8001cdc:	683a      	ldr	r2, [r7, #0]
 8001cde:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8001ce0:	79fb      	ldrb	r3, [r7, #7]
 8001ce2:	4a30      	ldr	r2, [pc, #192]	; (8001da4 <UART_init+0x130>)
 8001ce4:	019b      	lsls	r3, r3, #6
 8001ce6:	4413      	add	r3, r2
 8001ce8:	3308      	adds	r3, #8
 8001cea:	2200      	movs	r2, #0
 8001cec:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8001cee:	79fb      	ldrb	r3, [r7, #7]
 8001cf0:	4a2c      	ldr	r2, [pc, #176]	; (8001da4 <UART_init+0x130>)
 8001cf2:	019b      	lsls	r3, r3, #6
 8001cf4:	4413      	add	r3, r2
 8001cf6:	330c      	adds	r3, #12
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8001cfc:	79fb      	ldrb	r3, [r7, #7]
 8001cfe:	4a29      	ldr	r2, [pc, #164]	; (8001da4 <UART_init+0x130>)
 8001d00:	019b      	lsls	r3, r3, #6
 8001d02:	4413      	add	r3, r2
 8001d04:	3310      	adds	r3, #16
 8001d06:	2200      	movs	r2, #0
 8001d08:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8001d0a:	79fb      	ldrb	r3, [r7, #7]
 8001d0c:	4a25      	ldr	r2, [pc, #148]	; (8001da4 <UART_init+0x130>)
 8001d0e:	019b      	lsls	r3, r3, #6
 8001d10:	4413      	add	r3, r2
 8001d12:	3318      	adds	r3, #24
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8001d18:	79fb      	ldrb	r3, [r7, #7]
 8001d1a:	4a22      	ldr	r2, [pc, #136]	; (8001da4 <UART_init+0x130>)
 8001d1c:	019b      	lsls	r3, r3, #6
 8001d1e:	4413      	add	r3, r2
 8001d20:	3314      	adds	r3, #20
 8001d22:	220c      	movs	r2, #12
 8001d24:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_8;//
 8001d26:	79fb      	ldrb	r3, [r7, #7]
 8001d28:	4a1e      	ldr	r2, [pc, #120]	; (8001da4 <UART_init+0x130>)
 8001d2a:	019b      	lsls	r3, r3, #6
 8001d2c:	4413      	add	r3, r2
 8001d2e:	331c      	adds	r3, #28
 8001d30:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001d34:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8001d36:	79fb      	ldrb	r3, [r7, #7]
 8001d38:	019b      	lsls	r3, r3, #6
 8001d3a:	4a1a      	ldr	r2, [pc, #104]	; (8001da4 <UART_init+0x130>)
 8001d3c:	4413      	add	r3, r2
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f007 fdcc 	bl	80098dc <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8001d44:	79fb      	ldrb	r3, [r7, #7]
 8001d46:	4a17      	ldr	r2, [pc, #92]	; (8001da4 <UART_init+0x130>)
 8001d48:	019b      	lsls	r3, r3, #6
 8001d4a:	4413      	add	r3, r2
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	68da      	ldr	r2, [r3, #12]
 8001d50:	79fb      	ldrb	r3, [r7, #7]
 8001d52:	4914      	ldr	r1, [pc, #80]	; (8001da4 <UART_init+0x130>)
 8001d54:	019b      	lsls	r3, r3, #6
 8001d56:	440b      	add	r3, r1
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001d5e:	60da      	str	r2, [r3, #12]

	// On fixe les priorités des interruptions de usart6 PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 0, 1);
 8001d60:	79fb      	ldrb	r3, [r7, #7]
 8001d62:	4a11      	ldr	r2, [pc, #68]	; (8001da8 <UART_init+0x134>)
 8001d64:	56d3      	ldrsb	r3, [r2, r3]
 8001d66:	2201      	movs	r2, #1
 8001d68:	2100      	movs	r1, #0
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f001 fdeb 	bl	8003946 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8001d70:	79fb      	ldrb	r3, [r7, #7]
 8001d72:	4a0d      	ldr	r2, [pc, #52]	; (8001da8 <UART_init+0x134>)
 8001d74:	56d3      	ldrsb	r3, [r2, r3]
 8001d76:	4618      	mov	r0, r3
 8001d78:	f001 fe01 	bl	800397e <HAL_NVIC_EnableIRQ>
	//HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la réception d'un caractère
}
 8001d7c:	bf00      	nop
 8001d7e:	3708      	adds	r7, #8
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	0800ec80 	.word	0x0800ec80
 8001d88:	0800ecc4 	.word	0x0800ecc4
 8001d8c:	0800ec90 	.word	0x0800ec90
 8001d90:	0800ecac 	.word	0x0800ecac
 8001d94:	20009ca0 	.word	0x20009ca0
 8001d98:	20009c98 	.word	0x20009c98
 8001d9c:	20009ca8 	.word	0x20009ca8
 8001da0:	20000020 	.word	0x20000020
 8001da4:	20009818 	.word	0x20009818
 8001da8:	0800ec78 	.word	0x0800ec78

08001dac <UART_data_ready>:
/*
 * Retourne VRAI si un ou des caractères sont disponibles dans le buffer.
 * Retourne FAUX si aucun caractère n'est disponible dans le buffer (le buffer est vide)
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8001db6:	79fb      	ldrb	r3, [r7, #7]
 8001db8:	2b05      	cmp	r3, #5
 8001dba:	d905      	bls.n	8001dc8 <UART_data_ready+0x1c>
 8001dbc:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <UART_data_ready+0x2c>)
 8001dbe:	4a07      	ldr	r2, [pc, #28]	; (8001ddc <UART_data_ready+0x30>)
 8001dc0:	2190      	movs	r1, #144	; 0x90
 8001dc2:	4807      	ldr	r0, [pc, #28]	; (8001de0 <UART_data_ready+0x34>)
 8001dc4:	f008 fb9a 	bl	800a4fc <__assert_func>
	return buffer_rx_data_ready[uart_id];
 8001dc8:	79fb      	ldrb	r3, [r7, #7]
 8001dca:	4a06      	ldr	r2, [pc, #24]	; (8001de4 <UART_data_ready+0x38>)
 8001dcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3708      	adds	r7, #8
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	0800ecac 	.word	0x0800ecac
 8001ddc:	0800ecdc 	.word	0x0800ecdc
 8001de0:	0800ec90 	.word	0x0800ec90
 8001de4:	20009ca8 	.word	0x20009ca8

08001de8 <UART_get_next_byte>:
/*
 * @ret Retourne le prochain caractère reçu. Ou 0 si rien n'a été reçu.
 * @post 	Le caractère renvoyé par cette fonction ne sera plus renvoyé.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	4603      	mov	r3, r0
 8001df0:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8001df2:	79fb      	ldrb	r3, [r7, #7]
 8001df4:	2b05      	cmp	r3, #5
 8001df6:	d905      	bls.n	8001e04 <UART_get_next_byte+0x1c>
 8001df8:	4b22      	ldr	r3, [pc, #136]	; (8001e84 <UART_get_next_byte+0x9c>)
 8001dfa:	4a23      	ldr	r2, [pc, #140]	; (8001e88 <UART_get_next_byte+0xa0>)
 8001dfc:	219b      	movs	r1, #155	; 0x9b
 8001dfe:	4823      	ldr	r0, [pc, #140]	; (8001e8c <UART_get_next_byte+0xa4>)
 8001e00:	f008 fb7c 	bl	800a4fc <__assert_func>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sensé se produire si l'utilisateur vérifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8001e04:	79fb      	ldrb	r3, [r7, #7]
 8001e06:	4a22      	ldr	r2, [pc, #136]	; (8001e90 <UART_get_next_byte+0xa8>)
 8001e08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d101      	bne.n	8001e14 <UART_get_next_byte+0x2c>
		return 0;
 8001e10:	2300      	movs	r3, #0
 8001e12:	e033      	b.n	8001e7c <UART_get_next_byte+0x94>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8001e14:	79fb      	ldrb	r3, [r7, #7]
 8001e16:	79fa      	ldrb	r2, [r7, #7]
 8001e18:	491e      	ldr	r1, [pc, #120]	; (8001e94 <UART_get_next_byte+0xac>)
 8001e1a:	5c8a      	ldrb	r2, [r1, r2]
 8001e1c:	4611      	mov	r1, r2
 8001e1e:	4a1e      	ldr	r2, [pc, #120]	; (8001e98 <UART_get_next_byte+0xb0>)
 8001e20:	01db      	lsls	r3, r3, #7
 8001e22:	4413      	add	r3, r2
 8001e24:	440b      	add	r3, r1
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8001e2a:	79fb      	ldrb	r3, [r7, #7]
 8001e2c:	4a19      	ldr	r2, [pc, #100]	; (8001e94 <UART_get_next_byte+0xac>)
 8001e2e:	5cd3      	ldrb	r3, [r2, r3]
 8001e30:	3301      	adds	r3, #1
 8001e32:	425a      	negs	r2, r3
 8001e34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e38:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001e3c:	bf58      	it	pl
 8001e3e:	4253      	negpl	r3, r2
 8001e40:	79fa      	ldrb	r2, [r7, #7]
 8001e42:	b2d9      	uxtb	r1, r3
 8001e44:	4b13      	ldr	r3, [pc, #76]	; (8001e94 <UART_get_next_byte+0xac>)
 8001e46:	5499      	strb	r1, [r3, r2]

	//Section critique durant laquelle on désactive les interruptions... pour éviter une mauvaise préemption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8001e48:	79fb      	ldrb	r3, [r7, #7]
 8001e4a:	4a14      	ldr	r2, [pc, #80]	; (8001e9c <UART_get_next_byte+0xb4>)
 8001e4c:	56d3      	ldrsb	r3, [r2, r3]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7ff fef6 	bl	8001c40 <NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8001e54:	79fb      	ldrb	r3, [r7, #7]
 8001e56:	4a12      	ldr	r2, [pc, #72]	; (8001ea0 <UART_get_next_byte+0xb8>)
 8001e58:	5cd2      	ldrb	r2, [r2, r3]
 8001e5a:	79fb      	ldrb	r3, [r7, #7]
 8001e5c:	490d      	ldr	r1, [pc, #52]	; (8001e94 <UART_get_next_byte+0xac>)
 8001e5e:	5ccb      	ldrb	r3, [r1, r3]
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d104      	bne.n	8001e6e <UART_get_next_byte+0x86>
		buffer_rx_data_ready[uart_id] = FALSE;
 8001e64:	79fb      	ldrb	r3, [r7, #7]
 8001e66:	4a0a      	ldr	r2, [pc, #40]	; (8001e90 <UART_get_next_byte+0xa8>)
 8001e68:	2100      	movs	r1, #0
 8001e6a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8001e6e:	79fb      	ldrb	r3, [r7, #7]
 8001e70:	4a0a      	ldr	r2, [pc, #40]	; (8001e9c <UART_get_next_byte+0xb4>)
 8001e72:	56d3      	ldrsb	r3, [r2, r3]
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7ff fecb 	bl	8001c10 <NVIC_EnableIRQ>
	return ret;
 8001e7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3710      	adds	r7, #16
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	0800ecac 	.word	0x0800ecac
 8001e88:	0800ecec 	.word	0x0800ecec
 8001e8c:	0800ec90 	.word	0x0800ec90
 8001e90:	20009ca8 	.word	0x20009ca8
 8001e94:	20009ca0 	.word	0x20009ca0
 8001e98:	20009998 	.word	0x20009998
 8001e9c:	0800ec78 	.word	0x0800ec78
 8001ea0:	20009c98 	.word	0x20009c98

08001ea4 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b084      	sub	sp, #16
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	4603      	mov	r3, r0
 8001eac:	460a      	mov	r2, r1
 8001eae:	71fb      	strb	r3, [r7, #7]
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8001eb4:	79fb      	ldrb	r3, [r7, #7]
 8001eb6:	2b05      	cmp	r3, #5
 8001eb8:	d905      	bls.n	8001ec6 <UART_putc+0x22>
 8001eba:	4b0c      	ldr	r3, [pc, #48]	; (8001eec <UART_putc+0x48>)
 8001ebc:	4a0c      	ldr	r2, [pc, #48]	; (8001ef0 <UART_putc+0x4c>)
 8001ebe:	21c6      	movs	r1, #198	; 0xc6
 8001ec0:	480c      	ldr	r0, [pc, #48]	; (8001ef4 <UART_putc+0x50>)
 8001ec2:	f008 fb1b 	bl	800a4fc <__assert_func>
	do
	{
		state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8001ec6:	79fb      	ldrb	r3, [r7, #7]
 8001ec8:	019b      	lsls	r3, r3, #6
 8001eca:	4a0b      	ldr	r2, [pc, #44]	; (8001ef8 <UART_putc+0x54>)
 8001ecc:	4413      	add	r3, r2
 8001ece:	1db9      	adds	r1, r7, #6
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f007 fd4b 	bl	800996e <HAL_UART_Transmit_IT>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	73fb      	strb	r3, [r7, #15]
	}while(state == HAL_BUSY);
 8001edc:	7bfb      	ldrb	r3, [r7, #15]
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d0f1      	beq.n	8001ec6 <UART_putc+0x22>
}
 8001ee2:	bf00      	nop
 8001ee4:	bf00      	nop
 8001ee6:	3710      	adds	r7, #16
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	0800ecac 	.word	0x0800ecac
 8001ef0:	0800ed00 	.word	0x0800ed00
 8001ef4:	0800ec90 	.word	0x0800ec90
 8001ef8:	20009818 	.word	0x20009818

08001efc <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8001f00:	4802      	ldr	r0, [pc, #8]	; (8001f0c <USART1_IRQHandler+0x10>)
 8001f02:	f007 fe00 	bl	8009b06 <HAL_UART_IRQHandler>
}
 8001f06:	bf00      	nop
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	20009818 	.word	0x20009818

08001f10 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8001f14:	4802      	ldr	r0, [pc, #8]	; (8001f20 <USART2_IRQHandler+0x10>)
 8001f16:	f007 fdf6 	bl	8009b06 <HAL_UART_IRQHandler>
}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	20009858 	.word	0x20009858

08001f24 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8001f28:	4802      	ldr	r0, [pc, #8]	; (8001f34 <USART3_IRQHandler+0x10>)
 8001f2a:	f007 fdec 	bl	8009b06 <HAL_UART_IRQHandler>
}
 8001f2e:	bf00      	nop
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	20009898 	.word	0x20009898

08001f38 <UART4_IRQHandler>:

void UART4_IRQHandler(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART4_ID]);
 8001f3c:	4802      	ldr	r0, [pc, #8]	; (8001f48 <UART4_IRQHandler+0x10>)
 8001f3e:	f007 fde2 	bl	8009b06 <HAL_UART_IRQHandler>
}
 8001f42:	bf00      	nop
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	200098d8 	.word	0x200098d8

08001f4c <UART5_IRQHandler>:

void UART5_IRQHandler(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART5_ID]);
 8001f50:	4802      	ldr	r0, [pc, #8]	; (8001f5c <UART5_IRQHandler+0x10>)
 8001f52:	f007 fdd8 	bl	8009b06 <HAL_UART_IRQHandler>
}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	20009918 	.word	0x20009918

08001f60 <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART6_ID]);
 8001f64:	4802      	ldr	r0, [pc, #8]	; (8001f70 <USART6_IRQHandler+0x10>)
 8001f66:	f007 fdce 	bl	8009b06 <HAL_UART_IRQHandler>
}
 8001f6a:	bf00      	nop
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	20009958 	.word	0x20009958

08001f74 <HAL_UART_RxCpltCallback>:



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b084      	sub	sp, #16
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a2a      	ldr	r2, [pc, #168]	; (800202c <HAL_UART_RxCpltCallback+0xb8>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d102      	bne.n	8001f8c <HAL_UART_RxCpltCallback+0x18>
 8001f86:	2300      	movs	r3, #0
 8001f88:	73fb      	strb	r3, [r7, #15]
 8001f8a:	e026      	b.n	8001fda <HAL_UART_RxCpltCallback+0x66>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a27      	ldr	r2, [pc, #156]	; (8002030 <HAL_UART_RxCpltCallback+0xbc>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d102      	bne.n	8001f9c <HAL_UART_RxCpltCallback+0x28>
 8001f96:	2301      	movs	r3, #1
 8001f98:	73fb      	strb	r3, [r7, #15]
 8001f9a:	e01e      	b.n	8001fda <HAL_UART_RxCpltCallback+0x66>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a24      	ldr	r2, [pc, #144]	; (8002034 <HAL_UART_RxCpltCallback+0xc0>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d102      	bne.n	8001fac <HAL_UART_RxCpltCallback+0x38>
 8001fa6:	2302      	movs	r3, #2
 8001fa8:	73fb      	strb	r3, [r7, #15]
 8001faa:	e016      	b.n	8001fda <HAL_UART_RxCpltCallback+0x66>
	else if(huart->Instance == UART4)	uart_id = UART4_ID;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a21      	ldr	r2, [pc, #132]	; (8002038 <HAL_UART_RxCpltCallback+0xc4>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d102      	bne.n	8001fbc <HAL_UART_RxCpltCallback+0x48>
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	73fb      	strb	r3, [r7, #15]
 8001fba:	e00e      	b.n	8001fda <HAL_UART_RxCpltCallback+0x66>
	else if(huart->Instance == UART5)	uart_id = UART5_ID;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a1e      	ldr	r2, [pc, #120]	; (800203c <HAL_UART_RxCpltCallback+0xc8>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d102      	bne.n	8001fcc <HAL_UART_RxCpltCallback+0x58>
 8001fc6:	2304      	movs	r3, #4
 8001fc8:	73fb      	strb	r3, [r7, #15]
 8001fca:	e006      	b.n	8001fda <HAL_UART_RxCpltCallback+0x66>
	else if(huart->Instance == USART6)	uart_id = UART6_ID;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a1b      	ldr	r2, [pc, #108]	; (8002040 <HAL_UART_RxCpltCallback+0xcc>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d126      	bne.n	8002024 <HAL_UART_RxCpltCallback+0xb0>
 8001fd6:	2305      	movs	r3, #5
 8001fd8:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8001fda:	7bfb      	ldrb	r3, [r7, #15]
 8001fdc:	4a19      	ldr	r2, [pc, #100]	; (8002044 <HAL_UART_RxCpltCallback+0xd0>)
 8001fde:	2101      	movs	r1, #1
 8001fe0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE;						//Déplacement pointeur en écriture
 8001fe4:	7bfb      	ldrb	r3, [r7, #15]
 8001fe6:	4a18      	ldr	r2, [pc, #96]	; (8002048 <HAL_UART_RxCpltCallback+0xd4>)
 8001fe8:	5cd3      	ldrb	r3, [r2, r3]
 8001fea:	3301      	adds	r3, #1
 8001fec:	425a      	negs	r2, r3
 8001fee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ff2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001ff6:	bf58      	it	pl
 8001ff8:	4253      	negpl	r3, r2
 8001ffa:	7bfa      	ldrb	r2, [r7, #15]
 8001ffc:	b2d9      	uxtb	r1, r3
 8001ffe:	4b12      	ldr	r3, [pc, #72]	; (8002048 <HAL_UART_RxCpltCallback+0xd4>)
 8002000:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Réactivation de la réception d'un caractère
 8002002:	7bfb      	ldrb	r3, [r7, #15]
 8002004:	019b      	lsls	r3, r3, #6
 8002006:	4a11      	ldr	r2, [pc, #68]	; (800204c <HAL_UART_RxCpltCallback+0xd8>)
 8002008:	1898      	adds	r0, r3, r2
 800200a:	7bfb      	ldrb	r3, [r7, #15]
 800200c:	7bfa      	ldrb	r2, [r7, #15]
 800200e:	490e      	ldr	r1, [pc, #56]	; (8002048 <HAL_UART_RxCpltCallback+0xd4>)
 8002010:	5c8a      	ldrb	r2, [r1, r2]
 8002012:	01db      	lsls	r3, r3, #7
 8002014:	4413      	add	r3, r2
 8002016:	4a0e      	ldr	r2, [pc, #56]	; (8002050 <HAL_UART_RxCpltCallback+0xdc>)
 8002018:	4413      	add	r3, r2
 800201a:	2201      	movs	r2, #1
 800201c:	4619      	mov	r1, r3
 800201e:	f007 fd0c 	bl	8009a3a <HAL_UART_Receive_IT>
 8002022:	e000      	b.n	8002026 <HAL_UART_RxCpltCallback+0xb2>
	else return;
 8002024:	bf00      	nop
}
 8002026:	3710      	adds	r7, #16
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	40011000 	.word	0x40011000
 8002030:	40004400 	.word	0x40004400
 8002034:	40004800 	.word	0x40004800
 8002038:	40004c00 	.word	0x40004c00
 800203c:	40005000 	.word	0x40005000
 8002040:	40011400 	.word	0x40011400
 8002044:	20009ca8 	.word	0x20009ca8
 8002048:	20009c98 	.word	0x20009c98
 800204c:	20009818 	.word	0x20009818
 8002050:	20009998 	.word	0x20009998

08002054 <HAL_UART_MspInit>:
/*Selon l'instance de l'UART, on defini les broches qui vont bien (voir la doc)*/
/* Remarque : pour la plupart des UART, plusieurs combinaisons de broches sont disponible. En cas de besoin, cette fonction peut être modifiée.
 * -> consultez le classeur Ports_STM32F4.
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b092      	sub	sp, #72	; 0x48
 8002058:	af02      	add	r7, sp, #8
 800205a:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a9e      	ldr	r2, [pc, #632]	; (80022dc <HAL_UART_MspInit+0x288>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d12c      	bne.n	80020c0 <HAL_UART_MspInit+0x6c>
	{
		__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8002066:	4b9e      	ldr	r3, [pc, #632]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206a:	4a9d      	ldr	r2, [pc, #628]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 800206c:	f043 0302 	orr.w	r3, r3, #2
 8002070:	6313      	str	r3, [r2, #48]	; 0x30
 8002072:	4b9b      	ldr	r3, [pc, #620]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 8002074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002076:	f003 0302 	and.w	r3, r3, #2
 800207a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800207c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FAST, GPIO_AF7_USART1); //Configure Tx as AF
 800207e:	2307      	movs	r3, #7
 8002080:	9301      	str	r3, [sp, #4]
 8002082:	2302      	movs	r3, #2
 8002084:	9300      	str	r3, [sp, #0]
 8002086:	2301      	movs	r3, #1
 8002088:	2202      	movs	r2, #2
 800208a:	2140      	movs	r1, #64	; 0x40
 800208c:	4895      	ldr	r0, [pc, #596]	; (80022e4 <HAL_UART_MspInit+0x290>)
 800208e:	f7fe fe37 	bl	8000d00 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FAST, GPIO_AF7_USART1); //Configure Rx as AF
 8002092:	2307      	movs	r3, #7
 8002094:	9301      	str	r3, [sp, #4]
 8002096:	2302      	movs	r3, #2
 8002098:	9300      	str	r3, [sp, #0]
 800209a:	2301      	movs	r3, #1
 800209c:	2202      	movs	r2, #2
 800209e:	2180      	movs	r1, #128	; 0x80
 80020a0:	4890      	ldr	r0, [pc, #576]	; (80022e4 <HAL_UART_MspInit+0x290>)
 80020a2:	f7fe fe2d 	bl	8000d00 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 80020a6:	4b8e      	ldr	r3, [pc, #568]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 80020a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020aa:	4a8d      	ldr	r2, [pc, #564]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 80020ac:	f043 0310 	orr.w	r3, r3, #16
 80020b0:	6453      	str	r3, [r2, #68]	; 0x44
 80020b2:	4b8b      	ldr	r3, [pc, #556]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 80020b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020b6:	f003 0310 	and.w	r3, r3, #16
 80020ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80020bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
		__HAL_RCC_GPIOC_CLK_ENABLE();		//Horloge des broches a utiliser
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FAST, GPIO_AF8_USART6); //Configure Tx as AF
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FAST, GPIO_AF8_USART6); //Configure Rx as AF
		__HAL_RCC_USART6_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 80020be:	e109      	b.n	80022d4 <HAL_UART_MspInit+0x280>
	else if(huart->Instance == USART2)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a88      	ldr	r2, [pc, #544]	; (80022e8 <HAL_UART_MspInit+0x294>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d12c      	bne.n	8002124 <HAL_UART_MspInit+0xd0>
		__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 80020ca:	4b85      	ldr	r3, [pc, #532]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ce:	4a84      	ldr	r2, [pc, #528]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 80020d0:	f043 0301 	orr.w	r3, r3, #1
 80020d4:	6313      	str	r3, [r2, #48]	; 0x30
 80020d6:	4b82      	ldr	r3, [pc, #520]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020da:	f003 0301 	and.w	r3, r3, #1
 80020de:	637b      	str	r3, [r7, #52]	; 0x34
 80020e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FAST, GPIO_AF7_USART2);	//Configure Tx as AF
 80020e2:	2307      	movs	r3, #7
 80020e4:	9301      	str	r3, [sp, #4]
 80020e6:	2302      	movs	r3, #2
 80020e8:	9300      	str	r3, [sp, #0]
 80020ea:	2301      	movs	r3, #1
 80020ec:	2202      	movs	r2, #2
 80020ee:	2104      	movs	r1, #4
 80020f0:	487e      	ldr	r0, [pc, #504]	; (80022ec <HAL_UART_MspInit+0x298>)
 80020f2:	f7fe fe05 	bl	8000d00 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FAST, GPIO_AF7_USART2); //Configure Rx as AF
 80020f6:	2307      	movs	r3, #7
 80020f8:	9301      	str	r3, [sp, #4]
 80020fa:	2302      	movs	r3, #2
 80020fc:	9300      	str	r3, [sp, #0]
 80020fe:	2301      	movs	r3, #1
 8002100:	2202      	movs	r2, #2
 8002102:	2108      	movs	r1, #8
 8002104:	4879      	ldr	r0, [pc, #484]	; (80022ec <HAL_UART_MspInit+0x298>)
 8002106:	f7fe fdfb 	bl	8000d00 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 800210a:	4b75      	ldr	r3, [pc, #468]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 800210c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210e:	4a74      	ldr	r2, [pc, #464]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 8002110:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002114:	6413      	str	r3, [r2, #64]	; 0x40
 8002116:	4b72      	ldr	r3, [pc, #456]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 8002118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800211e:	633b      	str	r3, [r7, #48]	; 0x30
 8002120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002122:	e0d7      	b.n	80022d4 <HAL_UART_MspInit+0x280>
	else if(huart->Instance == USART3)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a71      	ldr	r2, [pc, #452]	; (80022f0 <HAL_UART_MspInit+0x29c>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d12e      	bne.n	800218c <HAL_UART_MspInit+0x138>
		__HAL_RCC_GPIOD_CLK_ENABLE();		//Horloge des broches a utiliser
 800212e:	4b6c      	ldr	r3, [pc, #432]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002132:	4a6b      	ldr	r2, [pc, #428]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 8002134:	f043 0308 	orr.w	r3, r3, #8
 8002138:	6313      	str	r3, [r2, #48]	; 0x30
 800213a:	4b69      	ldr	r3, [pc, #420]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213e:	f003 0308 	and.w	r3, r3, #8
 8002142:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
		BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_8, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FAST, GPIO_AF7_USART2);	//Configure Tx as AF
 8002146:	2307      	movs	r3, #7
 8002148:	9301      	str	r3, [sp, #4]
 800214a:	2302      	movs	r3, #2
 800214c:	9300      	str	r3, [sp, #0]
 800214e:	2301      	movs	r3, #1
 8002150:	2202      	movs	r2, #2
 8002152:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002156:	4867      	ldr	r0, [pc, #412]	; (80022f4 <HAL_UART_MspInit+0x2a0>)
 8002158:	f7fe fdd2 	bl	8000d00 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FAST, GPIO_AF7_USART2); //Configure Rx as AF
 800215c:	2307      	movs	r3, #7
 800215e:	9301      	str	r3, [sp, #4]
 8002160:	2302      	movs	r3, #2
 8002162:	9300      	str	r3, [sp, #0]
 8002164:	2301      	movs	r3, #1
 8002166:	2202      	movs	r2, #2
 8002168:	f44f 7100 	mov.w	r1, #512	; 0x200
 800216c:	4861      	ldr	r0, [pc, #388]	; (80022f4 <HAL_UART_MspInit+0x2a0>)
 800216e:	f7fe fdc7 	bl	8000d00 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8002172:	4b5b      	ldr	r3, [pc, #364]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 8002174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002176:	4a5a      	ldr	r2, [pc, #360]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 8002178:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800217c:	6413      	str	r3, [r2, #64]	; 0x40
 800217e:	4b58      	ldr	r3, [pc, #352]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 8002180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002182:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002186:	62bb      	str	r3, [r7, #40]	; 0x28
 8002188:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800218a:	e0a3      	b.n	80022d4 <HAL_UART_MspInit+0x280>
	else if(huart->Instance == UART4)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a59      	ldr	r2, [pc, #356]	; (80022f8 <HAL_UART_MspInit+0x2a4>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d12e      	bne.n	80021f4 <HAL_UART_MspInit+0x1a0>
		__HAL_RCC_GPIOC_CLK_ENABLE();		//Horloge des broches a utiliser
 8002196:	4b52      	ldr	r3, [pc, #328]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 8002198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219a:	4a51      	ldr	r2, [pc, #324]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 800219c:	f043 0304 	orr.w	r3, r3, #4
 80021a0:	6313      	str	r3, [r2, #48]	; 0x30
 80021a2:	4b4f      	ldr	r3, [pc, #316]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 80021a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a6:	f003 0304 	and.w	r3, r3, #4
 80021aa:	627b      	str	r3, [r7, #36]	; 0x24
 80021ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FAST, GPIO_AF7_USART2);	//Configure Tx as AF
 80021ae:	2307      	movs	r3, #7
 80021b0:	9301      	str	r3, [sp, #4]
 80021b2:	2302      	movs	r3, #2
 80021b4:	9300      	str	r3, [sp, #0]
 80021b6:	2301      	movs	r3, #1
 80021b8:	2202      	movs	r2, #2
 80021ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021be:	484f      	ldr	r0, [pc, #316]	; (80022fc <HAL_UART_MspInit+0x2a8>)
 80021c0:	f7fe fd9e 	bl	8000d00 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_11, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FAST, GPIO_AF7_USART2); //Configure Rx as AF
 80021c4:	2307      	movs	r3, #7
 80021c6:	9301      	str	r3, [sp, #4]
 80021c8:	2302      	movs	r3, #2
 80021ca:	9300      	str	r3, [sp, #0]
 80021cc:	2301      	movs	r3, #1
 80021ce:	2202      	movs	r2, #2
 80021d0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021d4:	4849      	ldr	r0, [pc, #292]	; (80022fc <HAL_UART_MspInit+0x2a8>)
 80021d6:	f7fe fd93 	bl	8000d00 <BSP_GPIO_PinCfg>
		__HAL_RCC_UART4_CLK_ENABLE();		//Horloge du peripherique UART
 80021da:	4b41      	ldr	r3, [pc, #260]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 80021dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021de:	4a40      	ldr	r2, [pc, #256]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 80021e0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80021e4:	6413      	str	r3, [r2, #64]	; 0x40
 80021e6:	4b3e      	ldr	r3, [pc, #248]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 80021e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021ee:	623b      	str	r3, [r7, #32]
 80021f0:	6a3b      	ldr	r3, [r7, #32]
}
 80021f2:	e06f      	b.n	80022d4 <HAL_UART_MspInit+0x280>
	else if(huart->Instance == UART5)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a41      	ldr	r2, [pc, #260]	; (8002300 <HAL_UART_MspInit+0x2ac>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d139      	bne.n	8002272 <HAL_UART_MspInit+0x21e>
		__HAL_RCC_GPIOC_CLK_ENABLE();		//Horloge des broches a utiliser
 80021fe:	4b38      	ldr	r3, [pc, #224]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 8002200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002202:	4a37      	ldr	r2, [pc, #220]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 8002204:	f043 0304 	orr.w	r3, r3, #4
 8002208:	6313      	str	r3, [r2, #48]	; 0x30
 800220a:	4b35      	ldr	r3, [pc, #212]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 800220c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220e:	f003 0304 	and.w	r3, r3, #4
 8002212:	61fb      	str	r3, [r7, #28]
 8002214:	69fb      	ldr	r3, [r7, #28]
		__HAL_RCC_GPIOD_CLK_ENABLE();		//Horloge des broches a utiliser
 8002216:	4b32      	ldr	r3, [pc, #200]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221a:	4a31      	ldr	r2, [pc, #196]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 800221c:	f043 0308 	orr.w	r3, r3, #8
 8002220:	6313      	str	r3, [r2, #48]	; 0x30
 8002222:	4b2f      	ldr	r3, [pc, #188]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 8002224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002226:	f003 0308 	and.w	r3, r3, #8
 800222a:	61bb      	str	r3, [r7, #24]
 800222c:	69bb      	ldr	r3, [r7, #24]
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_12, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FAST, GPIO_AF7_USART2);	//Configure Tx as AF
 800222e:	2307      	movs	r3, #7
 8002230:	9301      	str	r3, [sp, #4]
 8002232:	2302      	movs	r3, #2
 8002234:	9300      	str	r3, [sp, #0]
 8002236:	2301      	movs	r3, #1
 8002238:	2202      	movs	r2, #2
 800223a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800223e:	482f      	ldr	r0, [pc, #188]	; (80022fc <HAL_UART_MspInit+0x2a8>)
 8002240:	f7fe fd5e 	bl	8000d00 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FAST, GPIO_AF7_USART2); //Configure Rx as AF
 8002244:	2307      	movs	r3, #7
 8002246:	9301      	str	r3, [sp, #4]
 8002248:	2302      	movs	r3, #2
 800224a:	9300      	str	r3, [sp, #0]
 800224c:	2301      	movs	r3, #1
 800224e:	2202      	movs	r2, #2
 8002250:	2104      	movs	r1, #4
 8002252:	4828      	ldr	r0, [pc, #160]	; (80022f4 <HAL_UART_MspInit+0x2a0>)
 8002254:	f7fe fd54 	bl	8000d00 <BSP_GPIO_PinCfg>
		__HAL_RCC_UART5_CLK_ENABLE();		//Horloge du peripherique UART
 8002258:	4b21      	ldr	r3, [pc, #132]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 800225a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225c:	4a20      	ldr	r2, [pc, #128]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 800225e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002262:	6413      	str	r3, [r2, #64]	; 0x40
 8002264:	4b1e      	ldr	r3, [pc, #120]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 8002266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002268:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800226c:	617b      	str	r3, [r7, #20]
 800226e:	697b      	ldr	r3, [r7, #20]
}
 8002270:	e030      	b.n	80022d4 <HAL_UART_MspInit+0x280>
	else if (huart->Instance == USART6)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a23      	ldr	r2, [pc, #140]	; (8002304 <HAL_UART_MspInit+0x2b0>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d12b      	bne.n	80022d4 <HAL_UART_MspInit+0x280>
		__HAL_RCC_GPIOC_CLK_ENABLE();		//Horloge des broches a utiliser
 800227c:	4b18      	ldr	r3, [pc, #96]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 800227e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002280:	4a17      	ldr	r2, [pc, #92]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 8002282:	f043 0304 	orr.w	r3, r3, #4
 8002286:	6313      	str	r3, [r2, #48]	; 0x30
 8002288:	4b15      	ldr	r3, [pc, #84]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 800228a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228c:	f003 0304 	and.w	r3, r3, #4
 8002290:	613b      	str	r3, [r7, #16]
 8002292:	693b      	ldr	r3, [r7, #16]
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FAST, GPIO_AF8_USART6); //Configure Tx as AF
 8002294:	2308      	movs	r3, #8
 8002296:	9301      	str	r3, [sp, #4]
 8002298:	2302      	movs	r3, #2
 800229a:	9300      	str	r3, [sp, #0]
 800229c:	2301      	movs	r3, #1
 800229e:	2202      	movs	r2, #2
 80022a0:	2140      	movs	r1, #64	; 0x40
 80022a2:	4816      	ldr	r0, [pc, #88]	; (80022fc <HAL_UART_MspInit+0x2a8>)
 80022a4:	f7fe fd2c 	bl	8000d00 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FAST, GPIO_AF8_USART6); //Configure Rx as AF
 80022a8:	2308      	movs	r3, #8
 80022aa:	9301      	str	r3, [sp, #4]
 80022ac:	2302      	movs	r3, #2
 80022ae:	9300      	str	r3, [sp, #0]
 80022b0:	2301      	movs	r3, #1
 80022b2:	2202      	movs	r2, #2
 80022b4:	2180      	movs	r1, #128	; 0x80
 80022b6:	4811      	ldr	r0, [pc, #68]	; (80022fc <HAL_UART_MspInit+0x2a8>)
 80022b8:	f7fe fd22 	bl	8000d00 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART6_CLK_ENABLE();		//Horloge du peripherique UART
 80022bc:	4b08      	ldr	r3, [pc, #32]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 80022be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c0:	4a07      	ldr	r2, [pc, #28]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 80022c2:	f043 0320 	orr.w	r3, r3, #32
 80022c6:	6453      	str	r3, [r2, #68]	; 0x44
 80022c8:	4b05      	ldr	r3, [pc, #20]	; (80022e0 <HAL_UART_MspInit+0x28c>)
 80022ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022cc:	f003 0320 	and.w	r3, r3, #32
 80022d0:	60fb      	str	r3, [r7, #12]
 80022d2:	68fb      	ldr	r3, [r7, #12]
}
 80022d4:	bf00      	nop
 80022d6:	3740      	adds	r7, #64	; 0x40
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	40011000 	.word	0x40011000
 80022e0:	40023800 	.word	0x40023800
 80022e4:	40020400 	.word	0x40020400
 80022e8:	40004400 	.word	0x40004400
 80022ec:	40020000 	.word	0x40020000
 80022f0:	40004800 	.word	0x40004800
 80022f4:	40020c00 	.word	0x40020c00
 80022f8:	40004c00 	.word	0x40004c00
 80022fc:	40020800 	.word	0x40020800
 8002300:	40005000 	.word	0x40005000
 8002304:	40011400 	.word	0x40011400

08002308 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent être appelées périodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800230e:	2300      	movs	r3, #0
 8002310:	71fb      	strb	r3, [r7, #7]
 8002312:	e007      	b.n	8002324 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8002314:	79fb      	ldrb	r3, [r7, #7]
 8002316:	4a09      	ldr	r2, [pc, #36]	; (800233c <Systick_init+0x34>)
 8002318:	2100      	movs	r1, #0
 800231a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800231e:	79fb      	ldrb	r3, [r7, #7]
 8002320:	3301      	adds	r3, #1
 8002322:	71fb      	strb	r3, [r7, #7]
 8002324:	79fb      	ldrb	r3, [r7, #7]
 8002326:	2b0f      	cmp	r3, #15
 8002328:	d9f4      	bls.n	8002314 <Systick_init+0xc>
	initialized = TRUE;
 800232a:	4b05      	ldr	r3, [pc, #20]	; (8002340 <Systick_init+0x38>)
 800232c:	2201      	movs	r2, #1
 800232e:	601a      	str	r2, [r3, #0]
}
 8002330:	bf00      	nop
 8002332:	370c      	adds	r7, #12
 8002334:	46bd      	mov	sp, r7
 8002336:	bc80      	pop	{r7}
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop
 800233c:	20009cc0 	.word	0x20009cc0
 8002340:	20009d00 	.word	0x20009d00

08002344 <SysTick_Handler>:

//Routine d'interruption appelée automatiquement à chaque ms.
void SysTick_Handler(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 800234a:	f001 f9f7 	bl	800373c <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 800234e:	f001 fb3e 	bl	80039ce <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8002352:	4b0f      	ldr	r3, [pc, #60]	; (8002390 <SysTick_Handler+0x4c>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d101      	bne.n	800235e <SysTick_Handler+0x1a>
		Systick_init();
 800235a:	f7ff ffd5 	bl	8002308 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800235e:	2300      	movs	r3, #0
 8002360:	71fb      	strb	r3, [r7, #7]
 8002362:	e00d      	b.n	8002380 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8002364:	79fb      	ldrb	r3, [r7, #7]
 8002366:	4a0b      	ldr	r2, [pc, #44]	; (8002394 <SysTick_Handler+0x50>)
 8002368:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d004      	beq.n	800237a <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8002370:	79fb      	ldrb	r3, [r7, #7]
 8002372:	4a08      	ldr	r2, [pc, #32]	; (8002394 <SysTick_Handler+0x50>)
 8002374:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002378:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800237a:	79fb      	ldrb	r3, [r7, #7]
 800237c:	3301      	adds	r3, #1
 800237e:	71fb      	strb	r3, [r7, #7]
 8002380:	79fb      	ldrb	r3, [r7, #7]
 8002382:	2b0f      	cmp	r3, #15
 8002384:	d9ee      	bls.n	8002364 <SysTick_Handler+0x20>
	}
}
 8002386:	bf00      	nop
 8002388:	bf00      	nop
 800238a:	3708      	adds	r7, #8
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	20009d00 	.word	0x20009d00
 8002394:	20009cc0 	.word	0x20009cc0

08002398 <DCMI_Control_IO_Init>:
 * @func	void DCMI_Control_IO_Init(void)
 * @param 	none
 * @retval	none
 */
void DCMI_Control_IO_Init(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af02      	add	r7, sp, #8
	/* Enable GPIOD clocks */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800239e:	4b1c      	ldr	r3, [pc, #112]	; (8002410 <DCMI_Control_IO_Init+0x78>)
 80023a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a2:	4a1b      	ldr	r2, [pc, #108]	; (8002410 <DCMI_Control_IO_Init+0x78>)
 80023a4:	f043 0308 	orr.w	r3, r3, #8
 80023a8:	6313      	str	r3, [r2, #48]	; 0x30
 80023aa:	4b19      	ldr	r3, [pc, #100]	; (8002410 <DCMI_Control_IO_Init+0x78>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ae:	f003 0308 	and.w	r3, r3, #8
 80023b2:	607b      	str	r3, [r7, #4]
 80023b4:	687b      	ldr	r3, [r7, #4]

	/* camera RST pin configuration */
	BSP_GPIO_PinCfg(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_LOW, 0);
 80023b6:	2300      	movs	r3, #0
 80023b8:	9301      	str	r3, [sp, #4]
 80023ba:	2300      	movs	r3, #0
 80023bc:	9300      	str	r3, [sp, #0]
 80023be:	2300      	movs	r3, #0
 80023c0:	2201      	movs	r2, #1
 80023c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023c6:	4813      	ldr	r0, [pc, #76]	; (8002414 <DCMI_Control_IO_Init+0x7c>)
 80023c8:	f7fe fc9a 	bl	8000d00 <BSP_GPIO_PinCfg>

	/*Reset camera*/
	HAL_GPIO_WritePin(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_PIN_RESET);
 80023cc:	2200      	movs	r2, #0
 80023ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023d2:	4810      	ldr	r0, [pc, #64]	; (8002414 <DCMI_Control_IO_Init+0x7c>)
 80023d4:	f006 f8f0 	bl	80085b8 <HAL_GPIO_WritePin>
	Delay(10);
 80023d8:	200a      	movs	r0, #10
 80023da:	f7ff fba9 	bl	8001b30 <Delay>
	HAL_GPIO_WritePin(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_PIN_SET);
 80023de:	2201      	movs	r2, #1
 80023e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023e4:	480b      	ldr	r0, [pc, #44]	; (8002414 <DCMI_Control_IO_Init+0x7c>)
 80023e6:	f006 f8e7 	bl	80085b8 <HAL_GPIO_WritePin>
  
	/* camera PWR EN pin configuration */
	BSP_GPIO_PinCfg(CAMERA_PWR_EN_PORT, CAMERA_PWR_EN_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_LOW, 0);
 80023ea:	2300      	movs	r3, #0
 80023ec:	9301      	str	r3, [sp, #4]
 80023ee:	2300      	movs	r3, #0
 80023f0:	9300      	str	r3, [sp, #0]
 80023f2:	2300      	movs	r3, #0
 80023f4:	2201      	movs	r2, #1
 80023f6:	2140      	movs	r1, #64	; 0x40
 80023f8:	4806      	ldr	r0, [pc, #24]	; (8002414 <DCMI_Control_IO_Init+0x7c>)
 80023fa:	f7fe fc81 	bl	8000d00 <BSP_GPIO_PinCfg>

	HAL_GPIO_WritePin(CAMERA_PWR_EN_PORT, CAMERA_PWR_EN_PIN, GPIO_PIN_RESET);
 80023fe:	2200      	movs	r2, #0
 8002400:	2140      	movs	r1, #64	; 0x40
 8002402:	4804      	ldr	r0, [pc, #16]	; (8002414 <DCMI_Control_IO_Init+0x7c>)
 8002404:	f006 f8d8 	bl	80085b8 <HAL_GPIO_WritePin>
}
 8002408:	bf00      	nop
 800240a:	3708      	adds	r7, #8
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	40023800 	.word	0x40023800
 8002414:	40020c00 	.word	0x40020c00

08002418 <DCMI_OV9655_QVGASizeSetup>:
  * @brief  Set the QVGA size(240*320).
  * @param  None
  * @retval None
  */
void DCMI_OV9655_QVGASizeSetup(void)
{  
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  Delay(TIMEOUT);
 800241c:	2002      	movs	r0, #2
 800241e:	f7ff fb87 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x00, 0x00);
 8002422:	2200      	movs	r2, #0
 8002424:	2100      	movs	r1, #0
 8002426:	2060      	movs	r0, #96	; 0x60
 8002428:	f7fe fa88 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800242c:	2002      	movs	r0, #2
 800242e:	f7ff fb7f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x01, 0x80);
 8002432:	2280      	movs	r2, #128	; 0x80
 8002434:	2101      	movs	r1, #1
 8002436:	2060      	movs	r0, #96	; 0x60
 8002438:	f7fe fa80 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800243c:	2002      	movs	r0, #2
 800243e:	f7ff fb77 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x02, 0x80);
 8002442:	2280      	movs	r2, #128	; 0x80
 8002444:	2102      	movs	r1, #2
 8002446:	2060      	movs	r0, #96	; 0x60
 8002448:	f7fe fa78 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800244c:	2002      	movs	r0, #2
 800244e:	f7ff fb6f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x03, 0x02);
 8002452:	2202      	movs	r2, #2
 8002454:	2103      	movs	r1, #3
 8002456:	2060      	movs	r0, #96	; 0x60
 8002458:	f7fe fa70 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800245c:	2002      	movs	r0, #2
 800245e:	f7ff fb67 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x04, 0x03);
 8002462:	2203      	movs	r2, #3
 8002464:	2104      	movs	r1, #4
 8002466:	2060      	movs	r0, #96	; 0x60
 8002468:	f7fe fa68 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800246c:	2002      	movs	r0, #2
 800246e:	f7ff fb5f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x09, 0x01);
 8002472:	2201      	movs	r2, #1
 8002474:	2109      	movs	r1, #9
 8002476:	2060      	movs	r0, #96	; 0x60
 8002478:	f7fe fa60 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800247c:	2002      	movs	r0, #2
 800247e:	f7ff fb57 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x0b, 0x57);
 8002482:	2257      	movs	r2, #87	; 0x57
 8002484:	210b      	movs	r1, #11
 8002486:	2060      	movs	r0, #96	; 0x60
 8002488:	f7fe fa58 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800248c:	2002      	movs	r0, #2
 800248e:	f7ff fb4f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x0e, 0x61);
 8002492:	2261      	movs	r2, #97	; 0x61
 8002494:	210e      	movs	r1, #14
 8002496:	2060      	movs	r0, #96	; 0x60
 8002498:	f7fe fa50 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800249c:	2002      	movs	r0, #2
 800249e:	f7ff fb47 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x0f, 0x40);
 80024a2:	2240      	movs	r2, #64	; 0x40
 80024a4:	210f      	movs	r1, #15
 80024a6:	2060      	movs	r0, #96	; 0x60
 80024a8:	f7fe fa48 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80024ac:	2002      	movs	r0, #2
 80024ae:	f7ff fb3f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x11, 0x01);
 80024b2:	2201      	movs	r2, #1
 80024b4:	2111      	movs	r1, #17
 80024b6:	2060      	movs	r0, #96	; 0x60
 80024b8:	f7fe fa40 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80024bc:	2002      	movs	r0, #2
 80024be:	f7ff fb37 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x12, 0x62);
 80024c2:	2262      	movs	r2, #98	; 0x62
 80024c4:	2112      	movs	r1, #18
 80024c6:	2060      	movs	r0, #96	; 0x60
 80024c8:	f7fe fa38 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80024cc:	2002      	movs	r0, #2
 80024ce:	f7ff fb2f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x13, 0xc7);
 80024d2:	22c7      	movs	r2, #199	; 0xc7
 80024d4:	2113      	movs	r1, #19
 80024d6:	2060      	movs	r0, #96	; 0x60
 80024d8:	f7fe fa30 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80024dc:	2002      	movs	r0, #2
 80024de:	f7ff fb27 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x14, 0x3a);
 80024e2:	223a      	movs	r2, #58	; 0x3a
 80024e4:	2114      	movs	r1, #20
 80024e6:	2060      	movs	r0, #96	; 0x60
 80024e8:	f7fe fa28 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80024ec:	2002      	movs	r0, #2
 80024ee:	f7ff fb1f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x16, 0x24);
 80024f2:	2224      	movs	r2, #36	; 0x24
 80024f4:	2116      	movs	r1, #22
 80024f6:	2060      	movs	r0, #96	; 0x60
 80024f8:	f7fe fa20 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80024fc:	2002      	movs	r0, #2
 80024fe:	f7ff fb17 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x17, 0x18);
 8002502:	2218      	movs	r2, #24
 8002504:	2117      	movs	r1, #23
 8002506:	2060      	movs	r0, #96	; 0x60
 8002508:	f7fe fa18 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800250c:	2002      	movs	r0, #2
 800250e:	f7ff fb0f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x18, 0x04);
 8002512:	2204      	movs	r2, #4
 8002514:	2118      	movs	r1, #24
 8002516:	2060      	movs	r0, #96	; 0x60
 8002518:	f7fe fa10 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800251c:	2002      	movs	r0, #2
 800251e:	f7ff fb07 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x19, 0x01);
 8002522:	2201      	movs	r2, #1
 8002524:	2119      	movs	r1, #25
 8002526:	2060      	movs	r0, #96	; 0x60
 8002528:	f7fe fa08 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800252c:	2002      	movs	r0, #2
 800252e:	f7ff faff 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x1a, 0x81);
 8002532:	2281      	movs	r2, #129	; 0x81
 8002534:	211a      	movs	r1, #26
 8002536:	2060      	movs	r0, #96	; 0x60
 8002538:	f7fe fa00 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800253c:	2002      	movs	r0, #2
 800253e:	f7ff faf7 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x1e, 0x00); /*0x20*/
 8002542:	2200      	movs	r2, #0
 8002544:	211e      	movs	r1, #30
 8002546:	2060      	movs	r0, #96	; 0x60
 8002548:	f7fe f9f8 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800254c:	2002      	movs	r0, #2
 800254e:	f7ff faef 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x24, 0x3c);
 8002552:	223c      	movs	r2, #60	; 0x3c
 8002554:	2124      	movs	r1, #36	; 0x24
 8002556:	2060      	movs	r0, #96	; 0x60
 8002558:	f7fe f9f0 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800255c:	2002      	movs	r0, #2
 800255e:	f7ff fae7 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x25, 0x36);
 8002562:	2236      	movs	r2, #54	; 0x36
 8002564:	2125      	movs	r1, #37	; 0x25
 8002566:	2060      	movs	r0, #96	; 0x60
 8002568:	f7fe f9e8 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800256c:	2002      	movs	r0, #2
 800256e:	f7ff fadf 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x26, 0x72);
 8002572:	2272      	movs	r2, #114	; 0x72
 8002574:	2126      	movs	r1, #38	; 0x26
 8002576:	2060      	movs	r0, #96	; 0x60
 8002578:	f7fe f9e0 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800257c:	2002      	movs	r0, #2
 800257e:	f7ff fad7 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x27, 0x08);
 8002582:	2208      	movs	r2, #8
 8002584:	2127      	movs	r1, #39	; 0x27
 8002586:	2060      	movs	r0, #96	; 0x60
 8002588:	f7fe f9d8 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800258c:	2002      	movs	r0, #2
 800258e:	f7ff facf 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x28, 0x08);
 8002592:	2208      	movs	r2, #8
 8002594:	2128      	movs	r1, #40	; 0x28
 8002596:	2060      	movs	r0, #96	; 0x60
 8002598:	f7fe f9d0 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800259c:	2002      	movs	r0, #2
 800259e:	f7ff fac7 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x29, 0x15);
 80025a2:	2215      	movs	r2, #21
 80025a4:	2129      	movs	r1, #41	; 0x29
 80025a6:	2060      	movs	r0, #96	; 0x60
 80025a8:	f7fe f9c8 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80025ac:	2002      	movs	r0, #2
 80025ae:	f7ff fabf 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x2a, 0x00);
 80025b2:	2200      	movs	r2, #0
 80025b4:	212a      	movs	r1, #42	; 0x2a
 80025b6:	2060      	movs	r0, #96	; 0x60
 80025b8:	f7fe f9c0 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80025bc:	2002      	movs	r0, #2
 80025be:	f7ff fab7 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x2b, 0x00);
 80025c2:	2200      	movs	r2, #0
 80025c4:	212b      	movs	r1, #43	; 0x2b
 80025c6:	2060      	movs	r0, #96	; 0x60
 80025c8:	f7fe f9b8 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80025cc:	2002      	movs	r0, #2
 80025ce:	f7ff faaf 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x2c, 0x08);
 80025d2:	2208      	movs	r2, #8
 80025d4:	212c      	movs	r1, #44	; 0x2c
 80025d6:	2060      	movs	r0, #96	; 0x60
 80025d8:	f7fe f9b0 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80025dc:	2002      	movs	r0, #2
 80025de:	f7ff faa7 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x32, 0x12);
 80025e2:	2212      	movs	r2, #18
 80025e4:	2132      	movs	r1, #50	; 0x32
 80025e6:	2060      	movs	r0, #96	; 0x60
 80025e8:	f7fe f9a8 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80025ec:	2002      	movs	r0, #2
 80025ee:	f7ff fa9f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x33, 0x00);
 80025f2:	2200      	movs	r2, #0
 80025f4:	2133      	movs	r1, #51	; 0x33
 80025f6:	2060      	movs	r0, #96	; 0x60
 80025f8:	f7fe f9a0 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80025fc:	2002      	movs	r0, #2
 80025fe:	f7ff fa97 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x34, 0x3f);
 8002602:	223f      	movs	r2, #63	; 0x3f
 8002604:	2134      	movs	r1, #52	; 0x34
 8002606:	2060      	movs	r0, #96	; 0x60
 8002608:	f7fe f998 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800260c:	2002      	movs	r0, #2
 800260e:	f7ff fa8f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x35, 0x00);
 8002612:	2200      	movs	r2, #0
 8002614:	2135      	movs	r1, #53	; 0x35
 8002616:	2060      	movs	r0, #96	; 0x60
 8002618:	f7fe f990 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800261c:	2002      	movs	r0, #2
 800261e:	f7ff fa87 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x36, 0x3a);
 8002622:	223a      	movs	r2, #58	; 0x3a
 8002624:	2136      	movs	r1, #54	; 0x36
 8002626:	2060      	movs	r0, #96	; 0x60
 8002628:	f7fe f988 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800262c:	2002      	movs	r0, #2
 800262e:	f7ff fa7f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x38, 0x72);
 8002632:	2272      	movs	r2, #114	; 0x72
 8002634:	2138      	movs	r1, #56	; 0x38
 8002636:	2060      	movs	r0, #96	; 0x60
 8002638:	f7fe f980 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800263c:	2002      	movs	r0, #2
 800263e:	f7ff fa77 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x39, 0x57);
 8002642:	2257      	movs	r2, #87	; 0x57
 8002644:	2139      	movs	r1, #57	; 0x39
 8002646:	2060      	movs	r0, #96	; 0x60
 8002648:	f7fe f978 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800264c:	2002      	movs	r0, #2
 800264e:	f7ff fa6f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x3a, 0xcc);
 8002652:	22cc      	movs	r2, #204	; 0xcc
 8002654:	213a      	movs	r1, #58	; 0x3a
 8002656:	2060      	movs	r0, #96	; 0x60
 8002658:	f7fe f970 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800265c:	2002      	movs	r0, #2
 800265e:	f7ff fa67 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x3b, 0x04);
 8002662:	2204      	movs	r2, #4
 8002664:	213b      	movs	r1, #59	; 0x3b
 8002666:	2060      	movs	r0, #96	; 0x60
 8002668:	f7fe f968 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800266c:	2002      	movs	r0, #2
 800266e:	f7ff fa5f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x3d, 0x99);
 8002672:	2299      	movs	r2, #153	; 0x99
 8002674:	213d      	movs	r1, #61	; 0x3d
 8002676:	2060      	movs	r0, #96	; 0x60
 8002678:	f7fe f960 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800267c:	2002      	movs	r0, #2
 800267e:	f7ff fa57 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x3e, 0x02); 
 8002682:	2202      	movs	r2, #2
 8002684:	213e      	movs	r1, #62	; 0x3e
 8002686:	2060      	movs	r0, #96	; 0x60
 8002688:	f7fe f958 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800268c:	2002      	movs	r0, #2
 800268e:	f7ff fa4f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x3f, 0xc1);
 8002692:	22c1      	movs	r2, #193	; 0xc1
 8002694:	213f      	movs	r1, #63	; 0x3f
 8002696:	2060      	movs	r0, #96	; 0x60
 8002698:	f7fe f950 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800269c:	2002      	movs	r0, #2
 800269e:	f7ff fa47 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x40, 0xc0);
 80026a2:	22c0      	movs	r2, #192	; 0xc0
 80026a4:	2140      	movs	r1, #64	; 0x40
 80026a6:	2060      	movs	r0, #96	; 0x60
 80026a8:	f7fe f948 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80026ac:	2002      	movs	r0, #2
 80026ae:	f7ff fa3f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x41, 0x41);
 80026b2:	2241      	movs	r2, #65	; 0x41
 80026b4:	2141      	movs	r1, #65	; 0x41
 80026b6:	2060      	movs	r0, #96	; 0x60
 80026b8:	f7fe f940 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80026bc:	2002      	movs	r0, #2
 80026be:	f7ff fa37 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x42, 0xc0);
 80026c2:	22c0      	movs	r2, #192	; 0xc0
 80026c4:	2142      	movs	r1, #66	; 0x42
 80026c6:	2060      	movs	r0, #96	; 0x60
 80026c8:	f7fe f938 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80026cc:	2002      	movs	r0, #2
 80026ce:	f7ff fa2f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x43, 0x0a);
 80026d2:	220a      	movs	r2, #10
 80026d4:	2143      	movs	r1, #67	; 0x43
 80026d6:	2060      	movs	r0, #96	; 0x60
 80026d8:	f7fe f930 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80026dc:	2002      	movs	r0, #2
 80026de:	f7ff fa27 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x44, 0xf0);
 80026e2:	22f0      	movs	r2, #240	; 0xf0
 80026e4:	2144      	movs	r1, #68	; 0x44
 80026e6:	2060      	movs	r0, #96	; 0x60
 80026e8:	f7fe f928 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80026ec:	2002      	movs	r0, #2
 80026ee:	f7ff fa1f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x45, 0x46);
 80026f2:	2246      	movs	r2, #70	; 0x46
 80026f4:	2145      	movs	r1, #69	; 0x45
 80026f6:	2060      	movs	r0, #96	; 0x60
 80026f8:	f7fe f920 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80026fc:	2002      	movs	r0, #2
 80026fe:	f7ff fa17 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x46, 0x62);
 8002702:	2262      	movs	r2, #98	; 0x62
 8002704:	2146      	movs	r1, #70	; 0x46
 8002706:	2060      	movs	r0, #96	; 0x60
 8002708:	f7fe f918 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800270c:	2002      	movs	r0, #2
 800270e:	f7ff fa0f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x47, 0x2a);
 8002712:	222a      	movs	r2, #42	; 0x2a
 8002714:	2147      	movs	r1, #71	; 0x47
 8002716:	2060      	movs	r0, #96	; 0x60
 8002718:	f7fe f910 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800271c:	2002      	movs	r0, #2
 800271e:	f7ff fa07 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x48, 0x3c);
 8002722:	223c      	movs	r2, #60	; 0x3c
 8002724:	2148      	movs	r1, #72	; 0x48
 8002726:	2060      	movs	r0, #96	; 0x60
 8002728:	f7fe f908 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800272c:	2002      	movs	r0, #2
 800272e:	f7ff f9ff 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x4a, 0xfc);
 8002732:	22fc      	movs	r2, #252	; 0xfc
 8002734:	214a      	movs	r1, #74	; 0x4a
 8002736:	2060      	movs	r0, #96	; 0x60
 8002738:	f7fe f900 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800273c:	2002      	movs	r0, #2
 800273e:	f7ff f9f7 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x4b, 0xfc);
 8002742:	22fc      	movs	r2, #252	; 0xfc
 8002744:	214b      	movs	r1, #75	; 0x4b
 8002746:	2060      	movs	r0, #96	; 0x60
 8002748:	f7fe f8f8 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800274c:	2002      	movs	r0, #2
 800274e:	f7ff f9ef 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x4c, 0x7f);
 8002752:	227f      	movs	r2, #127	; 0x7f
 8002754:	214c      	movs	r1, #76	; 0x4c
 8002756:	2060      	movs	r0, #96	; 0x60
 8002758:	f7fe f8f0 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800275c:	2002      	movs	r0, #2
 800275e:	f7ff f9e7 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x4d, 0x7f);
 8002762:	227f      	movs	r2, #127	; 0x7f
 8002764:	214d      	movs	r1, #77	; 0x4d
 8002766:	2060      	movs	r0, #96	; 0x60
 8002768:	f7fe f8e8 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800276c:	2002      	movs	r0, #2
 800276e:	f7ff f9df 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x4e, 0x7f);
 8002772:	227f      	movs	r2, #127	; 0x7f
 8002774:	214e      	movs	r1, #78	; 0x4e
 8002776:	2060      	movs	r0, #96	; 0x60
 8002778:	f7fe f8e0 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800277c:	2002      	movs	r0, #2
 800277e:	f7ff f9d7 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x4f, 0x98);
 8002782:	2298      	movs	r2, #152	; 0x98
 8002784:	214f      	movs	r1, #79	; 0x4f
 8002786:	2060      	movs	r0, #96	; 0x60
 8002788:	f7fe f8d8 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800278c:	2002      	movs	r0, #2
 800278e:	f7ff f9cf 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x50, 0x98);
 8002792:	2298      	movs	r2, #152	; 0x98
 8002794:	2150      	movs	r1, #80	; 0x50
 8002796:	2060      	movs	r0, #96	; 0x60
 8002798:	f7fe f8d0 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800279c:	2002      	movs	r0, #2
 800279e:	f7ff f9c7 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x51, 0x00);
 80027a2:	2200      	movs	r2, #0
 80027a4:	2151      	movs	r1, #81	; 0x51
 80027a6:	2060      	movs	r0, #96	; 0x60
 80027a8:	f7fe f8c8 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80027ac:	2002      	movs	r0, #2
 80027ae:	f7ff f9bf 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x52, 0x28);
 80027b2:	2228      	movs	r2, #40	; 0x28
 80027b4:	2152      	movs	r1, #82	; 0x52
 80027b6:	2060      	movs	r0, #96	; 0x60
 80027b8:	f7fe f8c0 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80027bc:	2002      	movs	r0, #2
 80027be:	f7ff f9b7 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x53, 0x70);
 80027c2:	2270      	movs	r2, #112	; 0x70
 80027c4:	2153      	movs	r1, #83	; 0x53
 80027c6:	2060      	movs	r0, #96	; 0x60
 80027c8:	f7fe f8b8 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80027cc:	2002      	movs	r0, #2
 80027ce:	f7ff f9af 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x54, 0x98);
 80027d2:	2298      	movs	r2, #152	; 0x98
 80027d4:	2154      	movs	r1, #84	; 0x54
 80027d6:	2060      	movs	r0, #96	; 0x60
 80027d8:	f7fe f8b0 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80027dc:	2002      	movs	r0, #2
 80027de:	f7ff f9a7 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x58, 0x1a);
 80027e2:	221a      	movs	r2, #26
 80027e4:	2158      	movs	r1, #88	; 0x58
 80027e6:	2060      	movs	r0, #96	; 0x60
 80027e8:	f7fe f8a8 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80027ec:	2002      	movs	r0, #2
 80027ee:	f7ff f99f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x59, 0x85);
 80027f2:	2285      	movs	r2, #133	; 0x85
 80027f4:	2159      	movs	r1, #89	; 0x59
 80027f6:	2060      	movs	r0, #96	; 0x60
 80027f8:	f7fe f8a0 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80027fc:	2002      	movs	r0, #2
 80027fe:	f7ff f997 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x5a, 0xa9);
 8002802:	22a9      	movs	r2, #169	; 0xa9
 8002804:	215a      	movs	r1, #90	; 0x5a
 8002806:	2060      	movs	r0, #96	; 0x60
 8002808:	f7fe f898 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800280c:	2002      	movs	r0, #2
 800280e:	f7ff f98f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x5b, 0x64);
 8002812:	2264      	movs	r2, #100	; 0x64
 8002814:	215b      	movs	r1, #91	; 0x5b
 8002816:	2060      	movs	r0, #96	; 0x60
 8002818:	f7fe f890 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800281c:	2002      	movs	r0, #2
 800281e:	f7ff f987 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x5c, 0x84);
 8002822:	2284      	movs	r2, #132	; 0x84
 8002824:	215c      	movs	r1, #92	; 0x5c
 8002826:	2060      	movs	r0, #96	; 0x60
 8002828:	f7fe f888 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800282c:	2002      	movs	r0, #2
 800282e:	f7ff f97f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x5d, 0x53);
 8002832:	2253      	movs	r2, #83	; 0x53
 8002834:	215d      	movs	r1, #93	; 0x5d
 8002836:	2060      	movs	r0, #96	; 0x60
 8002838:	f7fe f880 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800283c:	2002      	movs	r0, #2
 800283e:	f7ff f977 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x5e, 0x0e);
 8002842:	220e      	movs	r2, #14
 8002844:	215e      	movs	r1, #94	; 0x5e
 8002846:	2060      	movs	r0, #96	; 0x60
 8002848:	f7fe f878 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800284c:	2002      	movs	r0, #2
 800284e:	f7ff f96f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x5f, 0xf0);
 8002852:	22f0      	movs	r2, #240	; 0xf0
 8002854:	215f      	movs	r1, #95	; 0x5f
 8002856:	2060      	movs	r0, #96	; 0x60
 8002858:	f7fe f870 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800285c:	2002      	movs	r0, #2
 800285e:	f7ff f967 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x60, 0xf0);
 8002862:	22f0      	movs	r2, #240	; 0xf0
 8002864:	2160      	movs	r1, #96	; 0x60
 8002866:	2060      	movs	r0, #96	; 0x60
 8002868:	f7fe f868 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800286c:	2002      	movs	r0, #2
 800286e:	f7ff f95f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x61, 0xf0);
 8002872:	22f0      	movs	r2, #240	; 0xf0
 8002874:	2161      	movs	r1, #97	; 0x61
 8002876:	2060      	movs	r0, #96	; 0x60
 8002878:	f7fe f860 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800287c:	2002      	movs	r0, #2
 800287e:	f7ff f957 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x62, 0x00);
 8002882:	2200      	movs	r2, #0
 8002884:	2162      	movs	r1, #98	; 0x62
 8002886:	2060      	movs	r0, #96	; 0x60
 8002888:	f7fe f858 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800288c:	2002      	movs	r0, #2
 800288e:	f7ff f94f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x63, 0x00);
 8002892:	2200      	movs	r2, #0
 8002894:	2163      	movs	r1, #99	; 0x63
 8002896:	2060      	movs	r0, #96	; 0x60
 8002898:	f7fe f850 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800289c:	2002      	movs	r0, #2
 800289e:	f7ff f947 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x64, 0x02);
 80028a2:	2202      	movs	r2, #2
 80028a4:	2164      	movs	r1, #100	; 0x64
 80028a6:	2060      	movs	r0, #96	; 0x60
 80028a8:	f7fe f848 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80028ac:	2002      	movs	r0, #2
 80028ae:	f7ff f93f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x65, 0x20);
 80028b2:	2220      	movs	r2, #32
 80028b4:	2165      	movs	r1, #101	; 0x65
 80028b6:	2060      	movs	r0, #96	; 0x60
 80028b8:	f7fe f840 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80028bc:	2002      	movs	r0, #2
 80028be:	f7ff f937 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x66, 0x00);
 80028c2:	2200      	movs	r2, #0
 80028c4:	2166      	movs	r1, #102	; 0x66
 80028c6:	2060      	movs	r0, #96	; 0x60
 80028c8:	f7fe f838 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80028cc:	2002      	movs	r0, #2
 80028ce:	f7ff f92f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x69, 0x0a);
 80028d2:	220a      	movs	r2, #10
 80028d4:	2169      	movs	r1, #105	; 0x69
 80028d6:	2060      	movs	r0, #96	; 0x60
 80028d8:	f7fe f830 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80028dc:	2002      	movs	r0, #2
 80028de:	f7ff f927 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x6b, 0x5a);
 80028e2:	225a      	movs	r2, #90	; 0x5a
 80028e4:	216b      	movs	r1, #107	; 0x6b
 80028e6:	2060      	movs	r0, #96	; 0x60
 80028e8:	f7fe f828 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80028ec:	2002      	movs	r0, #2
 80028ee:	f7ff f91f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x6c, 0x04);
 80028f2:	2204      	movs	r2, #4
 80028f4:	216c      	movs	r1, #108	; 0x6c
 80028f6:	2060      	movs	r0, #96	; 0x60
 80028f8:	f7fe f820 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80028fc:	2002      	movs	r0, #2
 80028fe:	f7ff f917 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x6d, 0x55);
 8002902:	2255      	movs	r2, #85	; 0x55
 8002904:	216d      	movs	r1, #109	; 0x6d
 8002906:	2060      	movs	r0, #96	; 0x60
 8002908:	f7fe f818 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800290c:	2002      	movs	r0, #2
 800290e:	f7ff f90f 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x6e, 0x00);
 8002912:	2200      	movs	r2, #0
 8002914:	216e      	movs	r1, #110	; 0x6e
 8002916:	2060      	movs	r0, #96	; 0x60
 8002918:	f7fe f810 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800291c:	2002      	movs	r0, #2
 800291e:	f7ff f907 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x6f, 0x9d);
 8002922:	229d      	movs	r2, #157	; 0x9d
 8002924:	216f      	movs	r1, #111	; 0x6f
 8002926:	2060      	movs	r0, #96	; 0x60
 8002928:	f7fe f808 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800292c:	2002      	movs	r0, #2
 800292e:	f7ff f8ff 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x70, 0x21);
 8002932:	2221      	movs	r2, #33	; 0x21
 8002934:	2170      	movs	r1, #112	; 0x70
 8002936:	2060      	movs	r0, #96	; 0x60
 8002938:	f7fe f800 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800293c:	2002      	movs	r0, #2
 800293e:	f7ff f8f7 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x71, 0x78);
 8002942:	2278      	movs	r2, #120	; 0x78
 8002944:	2171      	movs	r1, #113	; 0x71
 8002946:	2060      	movs	r0, #96	; 0x60
 8002948:	f7fd fff8 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 800294c:	2002      	movs	r0, #2
 800294e:	f7ff f8ef 	bl	8001b30 <Delay>
  Delay(TIMEOUT);  
 8002952:	2002      	movs	r0, #2
 8002954:	f7ff f8ec 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x72, 0x11); 
 8002958:	2211      	movs	r2, #17
 800295a:	2172      	movs	r1, #114	; 0x72
 800295c:	2060      	movs	r0, #96	; 0x60
 800295e:	f7fd ffed 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002962:	2002      	movs	r0, #2
 8002964:	f7ff f8e4 	bl	8001b30 <Delay>
  Delay(TIMEOUT);
 8002968:	2002      	movs	r0, #2
 800296a:	f7ff f8e1 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x73, 0x01);
 800296e:	2201      	movs	r2, #1
 8002970:	2173      	movs	r1, #115	; 0x73
 8002972:	2060      	movs	r0, #96	; 0x60
 8002974:	f7fd ffe2 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002978:	2002      	movs	r0, #2
 800297a:	f7ff f8d9 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x74, 0x10); 
 800297e:	2210      	movs	r2, #16
 8002980:	2174      	movs	r1, #116	; 0x74
 8002982:	2060      	movs	r0, #96	; 0x60
 8002984:	f7fd ffda 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002988:	2002      	movs	r0, #2
 800298a:	f7ff f8d1 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x75, 0x10); 
 800298e:	2210      	movs	r2, #16
 8002990:	2175      	movs	r1, #117	; 0x75
 8002992:	2060      	movs	r0, #96	; 0x60
 8002994:	f7fd ffd2 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002998:	2002      	movs	r0, #2
 800299a:	f7ff f8c9 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x76, 0x01);
 800299e:	2201      	movs	r2, #1
 80029a0:	2176      	movs	r1, #118	; 0x76
 80029a2:	2060      	movs	r0, #96	; 0x60
 80029a4:	f7fd ffca 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80029a8:	2002      	movs	r0, #2
 80029aa:	f7ff f8c1 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x77, 0x02);
 80029ae:	2202      	movs	r2, #2
 80029b0:	2177      	movs	r1, #119	; 0x77
 80029b2:	2060      	movs	r0, #96	; 0x60
 80029b4:	f7fd ffc2 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80029b8:	2002      	movs	r0, #2
 80029ba:	f7ff f8b9 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x7A, 0x12);
 80029be:	2212      	movs	r2, #18
 80029c0:	217a      	movs	r1, #122	; 0x7a
 80029c2:	2060      	movs	r0, #96	; 0x60
 80029c4:	f7fd ffba 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80029c8:	2002      	movs	r0, #2
 80029ca:	f7ff f8b1 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x7B, 0x08);
 80029ce:	2208      	movs	r2, #8
 80029d0:	217b      	movs	r1, #123	; 0x7b
 80029d2:	2060      	movs	r0, #96	; 0x60
 80029d4:	f7fd ffb2 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80029d8:	2002      	movs	r0, #2
 80029da:	f7ff f8a9 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x7C, 0x16);
 80029de:	2216      	movs	r2, #22
 80029e0:	217c      	movs	r1, #124	; 0x7c
 80029e2:	2060      	movs	r0, #96	; 0x60
 80029e4:	f7fd ffaa 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80029e8:	2002      	movs	r0, #2
 80029ea:	f7ff f8a1 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x7D, 0x30);
 80029ee:	2230      	movs	r2, #48	; 0x30
 80029f0:	217d      	movs	r1, #125	; 0x7d
 80029f2:	2060      	movs	r0, #96	; 0x60
 80029f4:	f7fd ffa2 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80029f8:	2002      	movs	r0, #2
 80029fa:	f7ff f899 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x7E, 0x5e);
 80029fe:	225e      	movs	r2, #94	; 0x5e
 8002a00:	217e      	movs	r1, #126	; 0x7e
 8002a02:	2060      	movs	r0, #96	; 0x60
 8002a04:	f7fd ff9a 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002a08:	2002      	movs	r0, #2
 8002a0a:	f7ff f891 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x7F, 0x72);
 8002a0e:	2272      	movs	r2, #114	; 0x72
 8002a10:	217f      	movs	r1, #127	; 0x7f
 8002a12:	2060      	movs	r0, #96	; 0x60
 8002a14:	f7fd ff92 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002a18:	2002      	movs	r0, #2
 8002a1a:	f7ff f889 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x80, 0x82);
 8002a1e:	2282      	movs	r2, #130	; 0x82
 8002a20:	2180      	movs	r1, #128	; 0x80
 8002a22:	2060      	movs	r0, #96	; 0x60
 8002a24:	f7fd ff8a 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002a28:	2002      	movs	r0, #2
 8002a2a:	f7ff f881 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x81, 0x8e);
 8002a2e:	228e      	movs	r2, #142	; 0x8e
 8002a30:	2181      	movs	r1, #129	; 0x81
 8002a32:	2060      	movs	r0, #96	; 0x60
 8002a34:	f7fd ff82 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002a38:	2002      	movs	r0, #2
 8002a3a:	f7ff f879 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x82, 0x9a);
 8002a3e:	229a      	movs	r2, #154	; 0x9a
 8002a40:	2182      	movs	r1, #130	; 0x82
 8002a42:	2060      	movs	r0, #96	; 0x60
 8002a44:	f7fd ff7a 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002a48:	2002      	movs	r0, #2
 8002a4a:	f7ff f871 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x83, 0xa4);
 8002a4e:	22a4      	movs	r2, #164	; 0xa4
 8002a50:	2183      	movs	r1, #131	; 0x83
 8002a52:	2060      	movs	r0, #96	; 0x60
 8002a54:	f7fd ff72 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002a58:	2002      	movs	r0, #2
 8002a5a:	f7ff f869 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x84, 0xac);
 8002a5e:	22ac      	movs	r2, #172	; 0xac
 8002a60:	2184      	movs	r1, #132	; 0x84
 8002a62:	2060      	movs	r0, #96	; 0x60
 8002a64:	f7fd ff6a 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002a68:	2002      	movs	r0, #2
 8002a6a:	f7ff f861 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x85, 0xb8);
 8002a6e:	22b8      	movs	r2, #184	; 0xb8
 8002a70:	2185      	movs	r1, #133	; 0x85
 8002a72:	2060      	movs	r0, #96	; 0x60
 8002a74:	f7fd ff62 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002a78:	2002      	movs	r0, #2
 8002a7a:	f7ff f859 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x86, 0xc3);
 8002a7e:	22c3      	movs	r2, #195	; 0xc3
 8002a80:	2186      	movs	r1, #134	; 0x86
 8002a82:	2060      	movs	r0, #96	; 0x60
 8002a84:	f7fd ff5a 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002a88:	2002      	movs	r0, #2
 8002a8a:	f7ff f851 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x87, 0xd6);
 8002a8e:	22d6      	movs	r2, #214	; 0xd6
 8002a90:	2187      	movs	r1, #135	; 0x87
 8002a92:	2060      	movs	r0, #96	; 0x60
 8002a94:	f7fd ff52 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002a98:	2002      	movs	r0, #2
 8002a9a:	f7ff f849 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x88, 0xe6);
 8002a9e:	22e6      	movs	r2, #230	; 0xe6
 8002aa0:	2188      	movs	r1, #136	; 0x88
 8002aa2:	2060      	movs	r0, #96	; 0x60
 8002aa4:	f7fd ff4a 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002aa8:	2002      	movs	r0, #2
 8002aaa:	f7ff f841 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x89, 0xf2);
 8002aae:	22f2      	movs	r2, #242	; 0xf2
 8002ab0:	2189      	movs	r1, #137	; 0x89
 8002ab2:	2060      	movs	r0, #96	; 0x60
 8002ab4:	f7fd ff42 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002ab8:	2002      	movs	r0, #2
 8002aba:	f7ff f839 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x8a, 0x24);
 8002abe:	2224      	movs	r2, #36	; 0x24
 8002ac0:	218a      	movs	r1, #138	; 0x8a
 8002ac2:	2060      	movs	r0, #96	; 0x60
 8002ac4:	f7fd ff3a 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002ac8:	2002      	movs	r0, #2
 8002aca:	f7ff f831 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x8c, 0x80);
 8002ace:	2280      	movs	r2, #128	; 0x80
 8002ad0:	218c      	movs	r1, #140	; 0x8c
 8002ad2:	2060      	movs	r0, #96	; 0x60
 8002ad4:	f7fd ff32 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002ad8:	2002      	movs	r0, #2
 8002ada:	f7ff f829 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x90, 0x7d);
 8002ade:	227d      	movs	r2, #125	; 0x7d
 8002ae0:	2190      	movs	r1, #144	; 0x90
 8002ae2:	2060      	movs	r0, #96	; 0x60
 8002ae4:	f7fd ff2a 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002ae8:	2002      	movs	r0, #2
 8002aea:	f7ff f821 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x91, 0x7b);
 8002aee:	227b      	movs	r2, #123	; 0x7b
 8002af0:	2191      	movs	r1, #145	; 0x91
 8002af2:	2060      	movs	r0, #96	; 0x60
 8002af4:	f7fd ff22 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002af8:	2002      	movs	r0, #2
 8002afa:	f7ff f819 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x9d, 0x02);
 8002afe:	2202      	movs	r2, #2
 8002b00:	219d      	movs	r1, #157	; 0x9d
 8002b02:	2060      	movs	r0, #96	; 0x60
 8002b04:	f7fd ff1a 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002b08:	2002      	movs	r0, #2
 8002b0a:	f7ff f811 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x9e, 0x02);
 8002b0e:	2202      	movs	r2, #2
 8002b10:	219e      	movs	r1, #158	; 0x9e
 8002b12:	2060      	movs	r0, #96	; 0x60
 8002b14:	f7fd ff12 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002b18:	2002      	movs	r0, #2
 8002b1a:	f7ff f809 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x9f, 0x7a);
 8002b1e:	227a      	movs	r2, #122	; 0x7a
 8002b20:	219f      	movs	r1, #159	; 0x9f
 8002b22:	2060      	movs	r0, #96	; 0x60
 8002b24:	f7fd ff0a 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002b28:	2002      	movs	r0, #2
 8002b2a:	f7ff f801 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xa0, 0x79);
 8002b2e:	2279      	movs	r2, #121	; 0x79
 8002b30:	21a0      	movs	r1, #160	; 0xa0
 8002b32:	2060      	movs	r0, #96	; 0x60
 8002b34:	f7fd ff02 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002b38:	2002      	movs	r0, #2
 8002b3a:	f7fe fff9 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xa1, 0x40);
 8002b3e:	2240      	movs	r2, #64	; 0x40
 8002b40:	21a1      	movs	r1, #161	; 0xa1
 8002b42:	2060      	movs	r0, #96	; 0x60
 8002b44:	f7fd fefa 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002b48:	2002      	movs	r0, #2
 8002b4a:	f7fe fff1 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xa4, 0x50);
 8002b4e:	2250      	movs	r2, #80	; 0x50
 8002b50:	21a4      	movs	r1, #164	; 0xa4
 8002b52:	2060      	movs	r0, #96	; 0x60
 8002b54:	f7fd fef2 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002b58:	2002      	movs	r0, #2
 8002b5a:	f7fe ffe9 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xa5, 0x68);
 8002b5e:	2268      	movs	r2, #104	; 0x68
 8002b60:	21a5      	movs	r1, #165	; 0xa5
 8002b62:	2060      	movs	r0, #96	; 0x60
 8002b64:	f7fd feea 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002b68:	2002      	movs	r0, #2
 8002b6a:	f7fe ffe1 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xa6, 0x4a);
 8002b6e:	224a      	movs	r2, #74	; 0x4a
 8002b70:	21a6      	movs	r1, #166	; 0xa6
 8002b72:	2060      	movs	r0, #96	; 0x60
 8002b74:	f7fd fee2 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002b78:	2002      	movs	r0, #2
 8002b7a:	f7fe ffd9 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xa8, 0xc1);
 8002b7e:	22c1      	movs	r2, #193	; 0xc1
 8002b80:	21a8      	movs	r1, #168	; 0xa8
 8002b82:	2060      	movs	r0, #96	; 0x60
 8002b84:	f7fd feda 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002b88:	2002      	movs	r0, #2
 8002b8a:	f7fe ffd1 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xa9, 0xef);
 8002b8e:	22ef      	movs	r2, #239	; 0xef
 8002b90:	21a9      	movs	r1, #169	; 0xa9
 8002b92:	2060      	movs	r0, #96	; 0x60
 8002b94:	f7fd fed2 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002b98:	2002      	movs	r0, #2
 8002b9a:	f7fe ffc9 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xaa, 0x92);
 8002b9e:	2292      	movs	r2, #146	; 0x92
 8002ba0:	21aa      	movs	r1, #170	; 0xaa
 8002ba2:	2060      	movs	r0, #96	; 0x60
 8002ba4:	f7fd feca 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002ba8:	2002      	movs	r0, #2
 8002baa:	f7fe ffc1 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xab, 0x04);
 8002bae:	2204      	movs	r2, #4
 8002bb0:	21ab      	movs	r1, #171	; 0xab
 8002bb2:	2060      	movs	r0, #96	; 0x60
 8002bb4:	f7fd fec2 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002bb8:	2002      	movs	r0, #2
 8002bba:	f7fe ffb9 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xac, 0x80);
 8002bbe:	2280      	movs	r2, #128	; 0x80
 8002bc0:	21ac      	movs	r1, #172	; 0xac
 8002bc2:	2060      	movs	r0, #96	; 0x60
 8002bc4:	f7fd feba 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002bc8:	2002      	movs	r0, #2
 8002bca:	f7fe ffb1 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xad, 0x80);
 8002bce:	2280      	movs	r2, #128	; 0x80
 8002bd0:	21ad      	movs	r1, #173	; 0xad
 8002bd2:	2060      	movs	r0, #96	; 0x60
 8002bd4:	f7fd feb2 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002bd8:	2002      	movs	r0, #2
 8002bda:	f7fe ffa9 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xae, 0x80);
 8002bde:	2280      	movs	r2, #128	; 0x80
 8002be0:	21ae      	movs	r1, #174	; 0xae
 8002be2:	2060      	movs	r0, #96	; 0x60
 8002be4:	f7fd feaa 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002be8:	2002      	movs	r0, #2
 8002bea:	f7fe ffa1 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xaf, 0x80);
 8002bee:	2280      	movs	r2, #128	; 0x80
 8002bf0:	21af      	movs	r1, #175	; 0xaf
 8002bf2:	2060      	movs	r0, #96	; 0x60
 8002bf4:	f7fd fea2 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002bf8:	2002      	movs	r0, #2
 8002bfa:	f7fe ff99 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xb2, 0xf2);
 8002bfe:	22f2      	movs	r2, #242	; 0xf2
 8002c00:	21b2      	movs	r1, #178	; 0xb2
 8002c02:	2060      	movs	r0, #96	; 0x60
 8002c04:	f7fd fe9a 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002c08:	2002      	movs	r0, #2
 8002c0a:	f7fe ff91 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xb3, 0x20);
 8002c0e:	2220      	movs	r2, #32
 8002c10:	21b3      	movs	r1, #179	; 0xb3
 8002c12:	2060      	movs	r0, #96	; 0x60
 8002c14:	f7fd fe92 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002c18:	2002      	movs	r0, #2
 8002c1a:	f7fe ff89 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xb4, 0x20);
 8002c1e:	2220      	movs	r2, #32
 8002c20:	21b4      	movs	r1, #180	; 0xb4
 8002c22:	2060      	movs	r0, #96	; 0x60
 8002c24:	f7fd fe8a 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002c28:	2002      	movs	r0, #2
 8002c2a:	f7fe ff81 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xb5, 0x00);
 8002c2e:	2200      	movs	r2, #0
 8002c30:	21b5      	movs	r1, #181	; 0xb5
 8002c32:	2060      	movs	r0, #96	; 0x60
 8002c34:	f7fd fe82 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002c38:	2002      	movs	r0, #2
 8002c3a:	f7fe ff79 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xb6, 0xaf);
 8002c3e:	22af      	movs	r2, #175	; 0xaf
 8002c40:	21b6      	movs	r1, #182	; 0xb6
 8002c42:	2060      	movs	r0, #96	; 0x60
 8002c44:	f7fd fe7a 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002c48:	2002      	movs	r0, #2
 8002c4a:	f7fe ff71 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xb6, 0xaf);
 8002c4e:	22af      	movs	r2, #175	; 0xaf
 8002c50:	21b6      	movs	r1, #182	; 0xb6
 8002c52:	2060      	movs	r0, #96	; 0x60
 8002c54:	f7fd fe72 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002c58:	2002      	movs	r0, #2
 8002c5a:	f7fe ff69 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xbb, 0xae);
 8002c5e:	22ae      	movs	r2, #174	; 0xae
 8002c60:	21bb      	movs	r1, #187	; 0xbb
 8002c62:	2060      	movs	r0, #96	; 0x60
 8002c64:	f7fd fe6a 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002c68:	2002      	movs	r0, #2
 8002c6a:	f7fe ff61 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xbc, 0x7f);
 8002c6e:	227f      	movs	r2, #127	; 0x7f
 8002c70:	21bc      	movs	r1, #188	; 0xbc
 8002c72:	2060      	movs	r0, #96	; 0x60
 8002c74:	f7fd fe62 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002c78:	2002      	movs	r0, #2
 8002c7a:	f7fe ff59 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xbd, 0x7f);
 8002c7e:	227f      	movs	r2, #127	; 0x7f
 8002c80:	21bd      	movs	r1, #189	; 0xbd
 8002c82:	2060      	movs	r0, #96	; 0x60
 8002c84:	f7fd fe5a 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002c88:	2002      	movs	r0, #2
 8002c8a:	f7fe ff51 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xbe, 0x7f);
 8002c8e:	227f      	movs	r2, #127	; 0x7f
 8002c90:	21be      	movs	r1, #190	; 0xbe
 8002c92:	2060      	movs	r0, #96	; 0x60
 8002c94:	f7fd fe52 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002c98:	2002      	movs	r0, #2
 8002c9a:	f7fe ff49 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xbf, 0x7f);
 8002c9e:	227f      	movs	r2, #127	; 0x7f
 8002ca0:	21bf      	movs	r1, #191	; 0xbf
 8002ca2:	2060      	movs	r0, #96	; 0x60
 8002ca4:	f7fd fe4a 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002ca8:	2002      	movs	r0, #2
 8002caa:	f7fe ff41 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xbf, 0x7f);
 8002cae:	227f      	movs	r2, #127	; 0x7f
 8002cb0:	21bf      	movs	r1, #191	; 0xbf
 8002cb2:	2060      	movs	r0, #96	; 0x60
 8002cb4:	f7fd fe42 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002cb8:	2002      	movs	r0, #2
 8002cba:	f7fe ff39 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xc0, 0xaa);
 8002cbe:	22aa      	movs	r2, #170	; 0xaa
 8002cc0:	21c0      	movs	r1, #192	; 0xc0
 8002cc2:	2060      	movs	r0, #96	; 0x60
 8002cc4:	f7fd fe3a 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002cc8:	2002      	movs	r0, #2
 8002cca:	f7fe ff31 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xc1, 0xc0);
 8002cce:	22c0      	movs	r2, #192	; 0xc0
 8002cd0:	21c1      	movs	r1, #193	; 0xc1
 8002cd2:	2060      	movs	r0, #96	; 0x60
 8002cd4:	f7fd fe32 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002cd8:	2002      	movs	r0, #2
 8002cda:	f7fe ff29 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xc2, 0x01);
 8002cde:	2201      	movs	r2, #1
 8002ce0:	21c2      	movs	r1, #194	; 0xc2
 8002ce2:	2060      	movs	r0, #96	; 0x60
 8002ce4:	f7fd fe2a 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002ce8:	2002      	movs	r0, #2
 8002cea:	f7fe ff21 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xc3, 0x4e);
 8002cee:	224e      	movs	r2, #78	; 0x4e
 8002cf0:	21c3      	movs	r1, #195	; 0xc3
 8002cf2:	2060      	movs	r0, #96	; 0x60
 8002cf4:	f7fd fe22 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002cf8:	2002      	movs	r0, #2
 8002cfa:	f7fe ff19 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xc6, 0x05);
 8002cfe:	2205      	movs	r2, #5
 8002d00:	21c6      	movs	r1, #198	; 0xc6
 8002d02:	2060      	movs	r0, #96	; 0x60
 8002d04:	f7fd fe1a 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002d08:	2002      	movs	r0, #2
 8002d0a:	f7fe ff11 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xc7, 0x81);
 8002d0e:	2281      	movs	r2, #129	; 0x81
 8002d10:	21c7      	movs	r1, #199	; 0xc7
 8002d12:	2060      	movs	r0, #96	; 0x60
 8002d14:	f7fd fe12 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002d18:	2002      	movs	r0, #2
 8002d1a:	f7fe ff09 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xc9, 0xe0);
 8002d1e:	22e0      	movs	r2, #224	; 0xe0
 8002d20:	21c9      	movs	r1, #201	; 0xc9
 8002d22:	2060      	movs	r0, #96	; 0x60
 8002d24:	f7fd fe0a 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002d28:	2002      	movs	r0, #2
 8002d2a:	f7fe ff01 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xca, 0xe8);
 8002d2e:	22e8      	movs	r2, #232	; 0xe8
 8002d30:	21ca      	movs	r1, #202	; 0xca
 8002d32:	2060      	movs	r0, #96	; 0x60
 8002d34:	f7fd fe02 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002d38:	2002      	movs	r0, #2
 8002d3a:	f7fe fef9 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xcb, 0xf0);
 8002d3e:	22f0      	movs	r2, #240	; 0xf0
 8002d40:	21cb      	movs	r1, #203	; 0xcb
 8002d42:	2060      	movs	r0, #96	; 0x60
 8002d44:	f7fd fdfa 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002d48:	2002      	movs	r0, #2
 8002d4a:	f7fe fef1 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xcc, 0xd8);
 8002d4e:	22d8      	movs	r2, #216	; 0xd8
 8002d50:	21cc      	movs	r1, #204	; 0xcc
 8002d52:	2060      	movs	r0, #96	; 0x60
 8002d54:	f7fd fdf2 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002d58:	2002      	movs	r0, #2
 8002d5a:	f7fe fee9 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xcd, 0x93);
 8002d5e:	2293      	movs	r2, #147	; 0x93
 8002d60:	21cd      	movs	r1, #205	; 0xcd
 8002d62:	2060      	movs	r0, #96	; 0x60
 8002d64:	f7fd fdea 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002d68:	2002      	movs	r0, #2
 8002d6a:	f7fe fee1 	bl	8001b30 <Delay>
}
 8002d6e:	bf00      	nop
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <DCMI_OV9655_QQVGASizeSetup>:
  * @brief  Set the QQVGA size(120*160).
  * @param  None
  * @retval None
  */
void DCMI_OV9655_QQVGASizeSetup(void)
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	af00      	add	r7, sp, #0
  Delay(TIMEOUT);
 8002d76:	2002      	movs	r0, #2
 8002d78:	f7fe feda 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x00, 0x00);
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	2100      	movs	r1, #0
 8002d80:	2060      	movs	r0, #96	; 0x60
 8002d82:	f7fd fddb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002d86:	2002      	movs	r0, #2
 8002d88:	f7fe fed2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x01, 0x80);
 8002d8c:	2280      	movs	r2, #128	; 0x80
 8002d8e:	2101      	movs	r1, #1
 8002d90:	2060      	movs	r0, #96	; 0x60
 8002d92:	f7fd fdd3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002d96:	2002      	movs	r0, #2
 8002d98:	f7fe feca 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x02, 0x80);
 8002d9c:	2280      	movs	r2, #128	; 0x80
 8002d9e:	2102      	movs	r1, #2
 8002da0:	2060      	movs	r0, #96	; 0x60
 8002da2:	f7fd fdcb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002da6:	2002      	movs	r0, #2
 8002da8:	f7fe fec2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x03, 0x02);
 8002dac:	2202      	movs	r2, #2
 8002dae:	2103      	movs	r1, #3
 8002db0:	2060      	movs	r0, #96	; 0x60
 8002db2:	f7fd fdc3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002db6:	2002      	movs	r0, #2
 8002db8:	f7fe feba 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x04, 0x03);
 8002dbc:	2203      	movs	r2, #3
 8002dbe:	2104      	movs	r1, #4
 8002dc0:	2060      	movs	r0, #96	; 0x60
 8002dc2:	f7fd fdbb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002dc6:	2002      	movs	r0, #2
 8002dc8:	f7fe feb2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x09, 0x01);
 8002dcc:	2201      	movs	r2, #1
 8002dce:	2109      	movs	r1, #9
 8002dd0:	2060      	movs	r0, #96	; 0x60
 8002dd2:	f7fd fdb3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002dd6:	2002      	movs	r0, #2
 8002dd8:	f7fe feaa 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x0b, 0x57);
 8002ddc:	2257      	movs	r2, #87	; 0x57
 8002dde:	210b      	movs	r1, #11
 8002de0:	2060      	movs	r0, #96	; 0x60
 8002de2:	f7fd fdab 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002de6:	2002      	movs	r0, #2
 8002de8:	f7fe fea2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x0e, 0x61);
 8002dec:	2261      	movs	r2, #97	; 0x61
 8002dee:	210e      	movs	r1, #14
 8002df0:	2060      	movs	r0, #96	; 0x60
 8002df2:	f7fd fda3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002df6:	2002      	movs	r0, #2
 8002df8:	f7fe fe9a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x0f, 0x40);
 8002dfc:	2240      	movs	r2, #64	; 0x40
 8002dfe:	210f      	movs	r1, #15
 8002e00:	2060      	movs	r0, #96	; 0x60
 8002e02:	f7fd fd9b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002e06:	2002      	movs	r0, #2
 8002e08:	f7fe fe92 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x11, 0x01);
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	2111      	movs	r1, #17
 8002e10:	2060      	movs	r0, #96	; 0x60
 8002e12:	f7fd fd93 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002e16:	2002      	movs	r0, #2
 8002e18:	f7fe fe8a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x12, 0x62);
 8002e1c:	2262      	movs	r2, #98	; 0x62
 8002e1e:	2112      	movs	r1, #18
 8002e20:	2060      	movs	r0, #96	; 0x60
 8002e22:	f7fd fd8b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002e26:	2002      	movs	r0, #2
 8002e28:	f7fe fe82 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x13, 0xc7);
 8002e2c:	22c7      	movs	r2, #199	; 0xc7
 8002e2e:	2113      	movs	r1, #19
 8002e30:	2060      	movs	r0, #96	; 0x60
 8002e32:	f7fd fd83 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002e36:	2002      	movs	r0, #2
 8002e38:	f7fe fe7a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x14, 0x3a);
 8002e3c:	223a      	movs	r2, #58	; 0x3a
 8002e3e:	2114      	movs	r1, #20
 8002e40:	2060      	movs	r0, #96	; 0x60
 8002e42:	f7fd fd7b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002e46:	2002      	movs	r0, #2
 8002e48:	f7fe fe72 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x16, 0x24);
 8002e4c:	2224      	movs	r2, #36	; 0x24
 8002e4e:	2116      	movs	r1, #22
 8002e50:	2060      	movs	r0, #96	; 0x60
 8002e52:	f7fd fd73 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002e56:	2002      	movs	r0, #2
 8002e58:	f7fe fe6a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x17, 0x18);
 8002e5c:	2218      	movs	r2, #24
 8002e5e:	2117      	movs	r1, #23
 8002e60:	2060      	movs	r0, #96	; 0x60
 8002e62:	f7fd fd6b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002e66:	2002      	movs	r0, #2
 8002e68:	f7fe fe62 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x18, 0x04);
 8002e6c:	2204      	movs	r2, #4
 8002e6e:	2118      	movs	r1, #24
 8002e70:	2060      	movs	r0, #96	; 0x60
 8002e72:	f7fd fd63 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002e76:	2002      	movs	r0, #2
 8002e78:	f7fe fe5a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x19, 0x01);
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	2119      	movs	r1, #25
 8002e80:	2060      	movs	r0, #96	; 0x60
 8002e82:	f7fd fd5b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002e86:	2002      	movs	r0, #2
 8002e88:	f7fe fe52 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x1a, 0x81);
 8002e8c:	2281      	movs	r2, #129	; 0x81
 8002e8e:	211a      	movs	r1, #26
 8002e90:	2060      	movs	r0, #96	; 0x60
 8002e92:	f7fd fd53 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002e96:	2002      	movs	r0, #2
 8002e98:	f7fe fe4a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x1e, 0x20);
 8002e9c:	2220      	movs	r2, #32
 8002e9e:	211e      	movs	r1, #30
 8002ea0:	2060      	movs	r0, #96	; 0x60
 8002ea2:	f7fd fd4b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002ea6:	2002      	movs	r0, #2
 8002ea8:	f7fe fe42 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x24, 0x3c);
 8002eac:	223c      	movs	r2, #60	; 0x3c
 8002eae:	2124      	movs	r1, #36	; 0x24
 8002eb0:	2060      	movs	r0, #96	; 0x60
 8002eb2:	f7fd fd43 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002eb6:	2002      	movs	r0, #2
 8002eb8:	f7fe fe3a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x25, 0x36);
 8002ebc:	2236      	movs	r2, #54	; 0x36
 8002ebe:	2125      	movs	r1, #37	; 0x25
 8002ec0:	2060      	movs	r0, #96	; 0x60
 8002ec2:	f7fd fd3b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002ec6:	2002      	movs	r0, #2
 8002ec8:	f7fe fe32 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x26, 0x72);
 8002ecc:	2272      	movs	r2, #114	; 0x72
 8002ece:	2126      	movs	r1, #38	; 0x26
 8002ed0:	2060      	movs	r0, #96	; 0x60
 8002ed2:	f7fd fd33 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002ed6:	2002      	movs	r0, #2
 8002ed8:	f7fe fe2a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x27, 0x08);
 8002edc:	2208      	movs	r2, #8
 8002ede:	2127      	movs	r1, #39	; 0x27
 8002ee0:	2060      	movs	r0, #96	; 0x60
 8002ee2:	f7fd fd2b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002ee6:	2002      	movs	r0, #2
 8002ee8:	f7fe fe22 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x28, 0x08);
 8002eec:	2208      	movs	r2, #8
 8002eee:	2128      	movs	r1, #40	; 0x28
 8002ef0:	2060      	movs	r0, #96	; 0x60
 8002ef2:	f7fd fd23 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002ef6:	2002      	movs	r0, #2
 8002ef8:	f7fe fe1a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x29, 0x15);
 8002efc:	2215      	movs	r2, #21
 8002efe:	2129      	movs	r1, #41	; 0x29
 8002f00:	2060      	movs	r0, #96	; 0x60
 8002f02:	f7fd fd1b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002f06:	2002      	movs	r0, #2
 8002f08:	f7fe fe12 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x2a, 0x00);
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	212a      	movs	r1, #42	; 0x2a
 8002f10:	2060      	movs	r0, #96	; 0x60
 8002f12:	f7fd fd13 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002f16:	2002      	movs	r0, #2
 8002f18:	f7fe fe0a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x2b, 0x00);
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	212b      	movs	r1, #43	; 0x2b
 8002f20:	2060      	movs	r0, #96	; 0x60
 8002f22:	f7fd fd0b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002f26:	2002      	movs	r0, #2
 8002f28:	f7fe fe02 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x2c, 0x08);
 8002f2c:	2208      	movs	r2, #8
 8002f2e:	212c      	movs	r1, #44	; 0x2c
 8002f30:	2060      	movs	r0, #96	; 0x60
 8002f32:	f7fd fd03 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002f36:	2002      	movs	r0, #2
 8002f38:	f7fe fdfa 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x32, 0xa4);
 8002f3c:	22a4      	movs	r2, #164	; 0xa4
 8002f3e:	2132      	movs	r1, #50	; 0x32
 8002f40:	2060      	movs	r0, #96	; 0x60
 8002f42:	f7fd fcfb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002f46:	2002      	movs	r0, #2
 8002f48:	f7fe fdf2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x33, 0x00);
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	2133      	movs	r1, #51	; 0x33
 8002f50:	2060      	movs	r0, #96	; 0x60
 8002f52:	f7fd fcf3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002f56:	2002      	movs	r0, #2
 8002f58:	f7fe fdea 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x34, 0x3f);
 8002f5c:	223f      	movs	r2, #63	; 0x3f
 8002f5e:	2134      	movs	r1, #52	; 0x34
 8002f60:	2060      	movs	r0, #96	; 0x60
 8002f62:	f7fd fceb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002f66:	2002      	movs	r0, #2
 8002f68:	f7fe fde2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x35, 0x00);
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	2135      	movs	r1, #53	; 0x35
 8002f70:	2060      	movs	r0, #96	; 0x60
 8002f72:	f7fd fce3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002f76:	2002      	movs	r0, #2
 8002f78:	f7fe fdda 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x36, 0x3a);
 8002f7c:	223a      	movs	r2, #58	; 0x3a
 8002f7e:	2136      	movs	r1, #54	; 0x36
 8002f80:	2060      	movs	r0, #96	; 0x60
 8002f82:	f7fd fcdb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002f86:	2002      	movs	r0, #2
 8002f88:	f7fe fdd2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x38, 0x72);
 8002f8c:	2272      	movs	r2, #114	; 0x72
 8002f8e:	2138      	movs	r1, #56	; 0x38
 8002f90:	2060      	movs	r0, #96	; 0x60
 8002f92:	f7fd fcd3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002f96:	2002      	movs	r0, #2
 8002f98:	f7fe fdca 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x39, 0x57);
 8002f9c:	2257      	movs	r2, #87	; 0x57
 8002f9e:	2139      	movs	r1, #57	; 0x39
 8002fa0:	2060      	movs	r0, #96	; 0x60
 8002fa2:	f7fd fccb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002fa6:	2002      	movs	r0, #2
 8002fa8:	f7fe fdc2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x3a, 0xcc);
 8002fac:	22cc      	movs	r2, #204	; 0xcc
 8002fae:	213a      	movs	r1, #58	; 0x3a
 8002fb0:	2060      	movs	r0, #96	; 0x60
 8002fb2:	f7fd fcc3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002fb6:	2002      	movs	r0, #2
 8002fb8:	f7fe fdba 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x3b, 0x04);
 8002fbc:	2204      	movs	r2, #4
 8002fbe:	213b      	movs	r1, #59	; 0x3b
 8002fc0:	2060      	movs	r0, #96	; 0x60
 8002fc2:	f7fd fcbb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002fc6:	2002      	movs	r0, #2
 8002fc8:	f7fe fdb2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x3d, 0x99);
 8002fcc:	2299      	movs	r2, #153	; 0x99
 8002fce:	213d      	movs	r1, #61	; 0x3d
 8002fd0:	2060      	movs	r0, #96	; 0x60
 8002fd2:	f7fd fcb3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002fd6:	2002      	movs	r0, #2
 8002fd8:	f7fe fdaa 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x3e, 0x0e); 
 8002fdc:	220e      	movs	r2, #14
 8002fde:	213e      	movs	r1, #62	; 0x3e
 8002fe0:	2060      	movs	r0, #96	; 0x60
 8002fe2:	f7fd fcab 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002fe6:	2002      	movs	r0, #2
 8002fe8:	f7fe fda2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x3f, 0xc1);
 8002fec:	22c1      	movs	r2, #193	; 0xc1
 8002fee:	213f      	movs	r1, #63	; 0x3f
 8002ff0:	2060      	movs	r0, #96	; 0x60
 8002ff2:	f7fd fca3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8002ff6:	2002      	movs	r0, #2
 8002ff8:	f7fe fd9a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x40, 0xc0);
 8002ffc:	22c0      	movs	r2, #192	; 0xc0
 8002ffe:	2140      	movs	r1, #64	; 0x40
 8003000:	2060      	movs	r0, #96	; 0x60
 8003002:	f7fd fc9b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003006:	2002      	movs	r0, #2
 8003008:	f7fe fd92 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x41, 0x41);
 800300c:	2241      	movs	r2, #65	; 0x41
 800300e:	2141      	movs	r1, #65	; 0x41
 8003010:	2060      	movs	r0, #96	; 0x60
 8003012:	f7fd fc93 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003016:	2002      	movs	r0, #2
 8003018:	f7fe fd8a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x42, 0xc0);
 800301c:	22c0      	movs	r2, #192	; 0xc0
 800301e:	2142      	movs	r1, #66	; 0x42
 8003020:	2060      	movs	r0, #96	; 0x60
 8003022:	f7fd fc8b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003026:	2002      	movs	r0, #2
 8003028:	f7fe fd82 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x43, 0x0a);
 800302c:	220a      	movs	r2, #10
 800302e:	2143      	movs	r1, #67	; 0x43
 8003030:	2060      	movs	r0, #96	; 0x60
 8003032:	f7fd fc83 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003036:	2002      	movs	r0, #2
 8003038:	f7fe fd7a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x44, 0xf0);
 800303c:	22f0      	movs	r2, #240	; 0xf0
 800303e:	2144      	movs	r1, #68	; 0x44
 8003040:	2060      	movs	r0, #96	; 0x60
 8003042:	f7fd fc7b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003046:	2002      	movs	r0, #2
 8003048:	f7fe fd72 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x45, 0x46);
 800304c:	2246      	movs	r2, #70	; 0x46
 800304e:	2145      	movs	r1, #69	; 0x45
 8003050:	2060      	movs	r0, #96	; 0x60
 8003052:	f7fd fc73 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003056:	2002      	movs	r0, #2
 8003058:	f7fe fd6a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x46, 0x62);
 800305c:	2262      	movs	r2, #98	; 0x62
 800305e:	2146      	movs	r1, #70	; 0x46
 8003060:	2060      	movs	r0, #96	; 0x60
 8003062:	f7fd fc6b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003066:	2002      	movs	r0, #2
 8003068:	f7fe fd62 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x47, 0x2a);
 800306c:	222a      	movs	r2, #42	; 0x2a
 800306e:	2147      	movs	r1, #71	; 0x47
 8003070:	2060      	movs	r0, #96	; 0x60
 8003072:	f7fd fc63 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003076:	2002      	movs	r0, #2
 8003078:	f7fe fd5a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x48, 0x3c);
 800307c:	223c      	movs	r2, #60	; 0x3c
 800307e:	2148      	movs	r1, #72	; 0x48
 8003080:	2060      	movs	r0, #96	; 0x60
 8003082:	f7fd fc5b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003086:	2002      	movs	r0, #2
 8003088:	f7fe fd52 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x4a, 0xfc);
 800308c:	22fc      	movs	r2, #252	; 0xfc
 800308e:	214a      	movs	r1, #74	; 0x4a
 8003090:	2060      	movs	r0, #96	; 0x60
 8003092:	f7fd fc53 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003096:	2002      	movs	r0, #2
 8003098:	f7fe fd4a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x4b, 0xfc);
 800309c:	22fc      	movs	r2, #252	; 0xfc
 800309e:	214b      	movs	r1, #75	; 0x4b
 80030a0:	2060      	movs	r0, #96	; 0x60
 80030a2:	f7fd fc4b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80030a6:	2002      	movs	r0, #2
 80030a8:	f7fe fd42 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x4c, 0x7f);
 80030ac:	227f      	movs	r2, #127	; 0x7f
 80030ae:	214c      	movs	r1, #76	; 0x4c
 80030b0:	2060      	movs	r0, #96	; 0x60
 80030b2:	f7fd fc43 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80030b6:	2002      	movs	r0, #2
 80030b8:	f7fe fd3a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x4d, 0x7f);
 80030bc:	227f      	movs	r2, #127	; 0x7f
 80030be:	214d      	movs	r1, #77	; 0x4d
 80030c0:	2060      	movs	r0, #96	; 0x60
 80030c2:	f7fd fc3b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80030c6:	2002      	movs	r0, #2
 80030c8:	f7fe fd32 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x4e, 0x7f);
 80030cc:	227f      	movs	r2, #127	; 0x7f
 80030ce:	214e      	movs	r1, #78	; 0x4e
 80030d0:	2060      	movs	r0, #96	; 0x60
 80030d2:	f7fd fc33 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80030d6:	2002      	movs	r0, #2
 80030d8:	f7fe fd2a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x4f, 0x98);
 80030dc:	2298      	movs	r2, #152	; 0x98
 80030de:	214f      	movs	r1, #79	; 0x4f
 80030e0:	2060      	movs	r0, #96	; 0x60
 80030e2:	f7fd fc2b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80030e6:	2002      	movs	r0, #2
 80030e8:	f7fe fd22 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x50, 0x98);
 80030ec:	2298      	movs	r2, #152	; 0x98
 80030ee:	2150      	movs	r1, #80	; 0x50
 80030f0:	2060      	movs	r0, #96	; 0x60
 80030f2:	f7fd fc23 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80030f6:	2002      	movs	r0, #2
 80030f8:	f7fe fd1a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x51, 0x00);
 80030fc:	2200      	movs	r2, #0
 80030fe:	2151      	movs	r1, #81	; 0x51
 8003100:	2060      	movs	r0, #96	; 0x60
 8003102:	f7fd fc1b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003106:	2002      	movs	r0, #2
 8003108:	f7fe fd12 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x52, 0x28);
 800310c:	2228      	movs	r2, #40	; 0x28
 800310e:	2152      	movs	r1, #82	; 0x52
 8003110:	2060      	movs	r0, #96	; 0x60
 8003112:	f7fd fc13 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003116:	2002      	movs	r0, #2
 8003118:	f7fe fd0a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x53, 0x70);
 800311c:	2270      	movs	r2, #112	; 0x70
 800311e:	2153      	movs	r1, #83	; 0x53
 8003120:	2060      	movs	r0, #96	; 0x60
 8003122:	f7fd fc0b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003126:	2002      	movs	r0, #2
 8003128:	f7fe fd02 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x54, 0x98);
 800312c:	2298      	movs	r2, #152	; 0x98
 800312e:	2154      	movs	r1, #84	; 0x54
 8003130:	2060      	movs	r0, #96	; 0x60
 8003132:	f7fd fc03 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003136:	2002      	movs	r0, #2
 8003138:	f7fe fcfa 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x58, 0x1a);
 800313c:	221a      	movs	r2, #26
 800313e:	2158      	movs	r1, #88	; 0x58
 8003140:	2060      	movs	r0, #96	; 0x60
 8003142:	f7fd fbfb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003146:	2002      	movs	r0, #2
 8003148:	f7fe fcf2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x59, 0x85);
 800314c:	2285      	movs	r2, #133	; 0x85
 800314e:	2159      	movs	r1, #89	; 0x59
 8003150:	2060      	movs	r0, #96	; 0x60
 8003152:	f7fd fbf3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003156:	2002      	movs	r0, #2
 8003158:	f7fe fcea 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x5a, 0xa9);
 800315c:	22a9      	movs	r2, #169	; 0xa9
 800315e:	215a      	movs	r1, #90	; 0x5a
 8003160:	2060      	movs	r0, #96	; 0x60
 8003162:	f7fd fbeb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003166:	2002      	movs	r0, #2
 8003168:	f7fe fce2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x5b, 0x64);
 800316c:	2264      	movs	r2, #100	; 0x64
 800316e:	215b      	movs	r1, #91	; 0x5b
 8003170:	2060      	movs	r0, #96	; 0x60
 8003172:	f7fd fbe3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003176:	2002      	movs	r0, #2
 8003178:	f7fe fcda 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x5c, 0x84);
 800317c:	2284      	movs	r2, #132	; 0x84
 800317e:	215c      	movs	r1, #92	; 0x5c
 8003180:	2060      	movs	r0, #96	; 0x60
 8003182:	f7fd fbdb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003186:	2002      	movs	r0, #2
 8003188:	f7fe fcd2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x5d, 0x53);
 800318c:	2253      	movs	r2, #83	; 0x53
 800318e:	215d      	movs	r1, #93	; 0x5d
 8003190:	2060      	movs	r0, #96	; 0x60
 8003192:	f7fd fbd3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003196:	2002      	movs	r0, #2
 8003198:	f7fe fcca 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x5e, 0x0e);
 800319c:	220e      	movs	r2, #14
 800319e:	215e      	movs	r1, #94	; 0x5e
 80031a0:	2060      	movs	r0, #96	; 0x60
 80031a2:	f7fd fbcb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80031a6:	2002      	movs	r0, #2
 80031a8:	f7fe fcc2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x5f, 0xf0);
 80031ac:	22f0      	movs	r2, #240	; 0xf0
 80031ae:	215f      	movs	r1, #95	; 0x5f
 80031b0:	2060      	movs	r0, #96	; 0x60
 80031b2:	f7fd fbc3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80031b6:	2002      	movs	r0, #2
 80031b8:	f7fe fcba 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x60, 0xf0);
 80031bc:	22f0      	movs	r2, #240	; 0xf0
 80031be:	2160      	movs	r1, #96	; 0x60
 80031c0:	2060      	movs	r0, #96	; 0x60
 80031c2:	f7fd fbbb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80031c6:	2002      	movs	r0, #2
 80031c8:	f7fe fcb2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x61, 0xf0);
 80031cc:	22f0      	movs	r2, #240	; 0xf0
 80031ce:	2161      	movs	r1, #97	; 0x61
 80031d0:	2060      	movs	r0, #96	; 0x60
 80031d2:	f7fd fbb3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80031d6:	2002      	movs	r0, #2
 80031d8:	f7fe fcaa 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x62, 0x00);
 80031dc:	2200      	movs	r2, #0
 80031de:	2162      	movs	r1, #98	; 0x62
 80031e0:	2060      	movs	r0, #96	; 0x60
 80031e2:	f7fd fbab 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80031e6:	2002      	movs	r0, #2
 80031e8:	f7fe fca2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x63, 0x00);
 80031ec:	2200      	movs	r2, #0
 80031ee:	2163      	movs	r1, #99	; 0x63
 80031f0:	2060      	movs	r0, #96	; 0x60
 80031f2:	f7fd fba3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80031f6:	2002      	movs	r0, #2
 80031f8:	f7fe fc9a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x64, 0x02);
 80031fc:	2202      	movs	r2, #2
 80031fe:	2164      	movs	r1, #100	; 0x64
 8003200:	2060      	movs	r0, #96	; 0x60
 8003202:	f7fd fb9b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003206:	2002      	movs	r0, #2
 8003208:	f7fe fc92 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x65, 0x20);
 800320c:	2220      	movs	r2, #32
 800320e:	2165      	movs	r1, #101	; 0x65
 8003210:	2060      	movs	r0, #96	; 0x60
 8003212:	f7fd fb93 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003216:	2002      	movs	r0, #2
 8003218:	f7fe fc8a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x66, 0x00);
 800321c:	2200      	movs	r2, #0
 800321e:	2166      	movs	r1, #102	; 0x66
 8003220:	2060      	movs	r0, #96	; 0x60
 8003222:	f7fd fb8b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003226:	2002      	movs	r0, #2
 8003228:	f7fe fc82 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x69, 0x0a);
 800322c:	220a      	movs	r2, #10
 800322e:	2169      	movs	r1, #105	; 0x69
 8003230:	2060      	movs	r0, #96	; 0x60
 8003232:	f7fd fb83 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003236:	2002      	movs	r0, #2
 8003238:	f7fe fc7a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x6b, 0x5a);
 800323c:	225a      	movs	r2, #90	; 0x5a
 800323e:	216b      	movs	r1, #107	; 0x6b
 8003240:	2060      	movs	r0, #96	; 0x60
 8003242:	f7fd fb7b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003246:	2002      	movs	r0, #2
 8003248:	f7fe fc72 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x6c, 0x04);
 800324c:	2204      	movs	r2, #4
 800324e:	216c      	movs	r1, #108	; 0x6c
 8003250:	2060      	movs	r0, #96	; 0x60
 8003252:	f7fd fb73 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003256:	2002      	movs	r0, #2
 8003258:	f7fe fc6a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x6d, 0x55);
 800325c:	2255      	movs	r2, #85	; 0x55
 800325e:	216d      	movs	r1, #109	; 0x6d
 8003260:	2060      	movs	r0, #96	; 0x60
 8003262:	f7fd fb6b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003266:	2002      	movs	r0, #2
 8003268:	f7fe fc62 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x6e, 0x00);
 800326c:	2200      	movs	r2, #0
 800326e:	216e      	movs	r1, #110	; 0x6e
 8003270:	2060      	movs	r0, #96	; 0x60
 8003272:	f7fd fb63 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003276:	2002      	movs	r0, #2
 8003278:	f7fe fc5a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x6f, 0x9d);
 800327c:	229d      	movs	r2, #157	; 0x9d
 800327e:	216f      	movs	r1, #111	; 0x6f
 8003280:	2060      	movs	r0, #96	; 0x60
 8003282:	f7fd fb5b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003286:	2002      	movs	r0, #2
 8003288:	f7fe fc52 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x70, 0x21);
 800328c:	2221      	movs	r2, #33	; 0x21
 800328e:	2170      	movs	r1, #112	; 0x70
 8003290:	2060      	movs	r0, #96	; 0x60
 8003292:	f7fd fb53 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003296:	2002      	movs	r0, #2
 8003298:	f7fe fc4a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x71, 0x78);
 800329c:	2278      	movs	r2, #120	; 0x78
 800329e:	2171      	movs	r1, #113	; 0x71
 80032a0:	2060      	movs	r0, #96	; 0x60
 80032a2:	f7fd fb4b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80032a6:	2002      	movs	r0, #2
 80032a8:	f7fe fc42 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x72, 0x22); 
 80032ac:	2222      	movs	r2, #34	; 0x22
 80032ae:	2172      	movs	r1, #114	; 0x72
 80032b0:	2060      	movs	r0, #96	; 0x60
 80032b2:	f7fd fb43 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80032b6:	2002      	movs	r0, #2
 80032b8:	f7fe fc3a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x73, 0x02);
 80032bc:	2202      	movs	r2, #2
 80032be:	2173      	movs	r1, #115	; 0x73
 80032c0:	2060      	movs	r0, #96	; 0x60
 80032c2:	f7fd fb3b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80032c6:	2002      	movs	r0, #2
 80032c8:	f7fe fc32 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x74, 0x10);
 80032cc:	2210      	movs	r2, #16
 80032ce:	2174      	movs	r1, #116	; 0x74
 80032d0:	2060      	movs	r0, #96	; 0x60
 80032d2:	f7fd fb33 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80032d6:	2002      	movs	r0, #2
 80032d8:	f7fe fc2a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x75, 0x10); 
 80032dc:	2210      	movs	r2, #16
 80032de:	2175      	movs	r1, #117	; 0x75
 80032e0:	2060      	movs	r0, #96	; 0x60
 80032e2:	f7fd fb2b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80032e6:	2002      	movs	r0, #2
 80032e8:	f7fe fc22 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x76, 0x01);
 80032ec:	2201      	movs	r2, #1
 80032ee:	2176      	movs	r1, #118	; 0x76
 80032f0:	2060      	movs	r0, #96	; 0x60
 80032f2:	f7fd fb23 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80032f6:	2002      	movs	r0, #2
 80032f8:	f7fe fc1a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x77, 0x02);
 80032fc:	2202      	movs	r2, #2
 80032fe:	2177      	movs	r1, #119	; 0x77
 8003300:	2060      	movs	r0, #96	; 0x60
 8003302:	f7fd fb1b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003306:	2002      	movs	r0, #2
 8003308:	f7fe fc12 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x7A, 0x12);
 800330c:	2212      	movs	r2, #18
 800330e:	217a      	movs	r1, #122	; 0x7a
 8003310:	2060      	movs	r0, #96	; 0x60
 8003312:	f7fd fb13 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003316:	2002      	movs	r0, #2
 8003318:	f7fe fc0a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x7B, 0x08);
 800331c:	2208      	movs	r2, #8
 800331e:	217b      	movs	r1, #123	; 0x7b
 8003320:	2060      	movs	r0, #96	; 0x60
 8003322:	f7fd fb0b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003326:	2002      	movs	r0, #2
 8003328:	f7fe fc02 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x7C, 0x16);
 800332c:	2216      	movs	r2, #22
 800332e:	217c      	movs	r1, #124	; 0x7c
 8003330:	2060      	movs	r0, #96	; 0x60
 8003332:	f7fd fb03 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003336:	2002      	movs	r0, #2
 8003338:	f7fe fbfa 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x7D, 0x30);
 800333c:	2230      	movs	r2, #48	; 0x30
 800333e:	217d      	movs	r1, #125	; 0x7d
 8003340:	2060      	movs	r0, #96	; 0x60
 8003342:	f7fd fafb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003346:	2002      	movs	r0, #2
 8003348:	f7fe fbf2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x7E, 0x5e);
 800334c:	225e      	movs	r2, #94	; 0x5e
 800334e:	217e      	movs	r1, #126	; 0x7e
 8003350:	2060      	movs	r0, #96	; 0x60
 8003352:	f7fd faf3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003356:	2002      	movs	r0, #2
 8003358:	f7fe fbea 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x7F, 0x72);
 800335c:	2272      	movs	r2, #114	; 0x72
 800335e:	217f      	movs	r1, #127	; 0x7f
 8003360:	2060      	movs	r0, #96	; 0x60
 8003362:	f7fd faeb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003366:	2002      	movs	r0, #2
 8003368:	f7fe fbe2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x80, 0x82);
 800336c:	2282      	movs	r2, #130	; 0x82
 800336e:	2180      	movs	r1, #128	; 0x80
 8003370:	2060      	movs	r0, #96	; 0x60
 8003372:	f7fd fae3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003376:	2002      	movs	r0, #2
 8003378:	f7fe fbda 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x81, 0x8e);
 800337c:	228e      	movs	r2, #142	; 0x8e
 800337e:	2181      	movs	r1, #129	; 0x81
 8003380:	2060      	movs	r0, #96	; 0x60
 8003382:	f7fd fadb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003386:	2002      	movs	r0, #2
 8003388:	f7fe fbd2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x82, 0x9a);
 800338c:	229a      	movs	r2, #154	; 0x9a
 800338e:	2182      	movs	r1, #130	; 0x82
 8003390:	2060      	movs	r0, #96	; 0x60
 8003392:	f7fd fad3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003396:	2002      	movs	r0, #2
 8003398:	f7fe fbca 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x83, 0xa4);
 800339c:	22a4      	movs	r2, #164	; 0xa4
 800339e:	2183      	movs	r1, #131	; 0x83
 80033a0:	2060      	movs	r0, #96	; 0x60
 80033a2:	f7fd facb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80033a6:	2002      	movs	r0, #2
 80033a8:	f7fe fbc2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x84, 0xac);
 80033ac:	22ac      	movs	r2, #172	; 0xac
 80033ae:	2184      	movs	r1, #132	; 0x84
 80033b0:	2060      	movs	r0, #96	; 0x60
 80033b2:	f7fd fac3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80033b6:	2002      	movs	r0, #2
 80033b8:	f7fe fbba 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x85, 0xb8);
 80033bc:	22b8      	movs	r2, #184	; 0xb8
 80033be:	2185      	movs	r1, #133	; 0x85
 80033c0:	2060      	movs	r0, #96	; 0x60
 80033c2:	f7fd fabb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80033c6:	2002      	movs	r0, #2
 80033c8:	f7fe fbb2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x86, 0xc3);
 80033cc:	22c3      	movs	r2, #195	; 0xc3
 80033ce:	2186      	movs	r1, #134	; 0x86
 80033d0:	2060      	movs	r0, #96	; 0x60
 80033d2:	f7fd fab3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80033d6:	2002      	movs	r0, #2
 80033d8:	f7fe fbaa 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x87, 0xd6);
 80033dc:	22d6      	movs	r2, #214	; 0xd6
 80033de:	2187      	movs	r1, #135	; 0x87
 80033e0:	2060      	movs	r0, #96	; 0x60
 80033e2:	f7fd faab 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80033e6:	2002      	movs	r0, #2
 80033e8:	f7fe fba2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x88, 0xe6);
 80033ec:	22e6      	movs	r2, #230	; 0xe6
 80033ee:	2188      	movs	r1, #136	; 0x88
 80033f0:	2060      	movs	r0, #96	; 0x60
 80033f2:	f7fd faa3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80033f6:	2002      	movs	r0, #2
 80033f8:	f7fe fb9a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x89, 0xf2);
 80033fc:	22f2      	movs	r2, #242	; 0xf2
 80033fe:	2189      	movs	r1, #137	; 0x89
 8003400:	2060      	movs	r0, #96	; 0x60
 8003402:	f7fd fa9b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003406:	2002      	movs	r0, #2
 8003408:	f7fe fb92 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x8a, 0x24);
 800340c:	2224      	movs	r2, #36	; 0x24
 800340e:	218a      	movs	r1, #138	; 0x8a
 8003410:	2060      	movs	r0, #96	; 0x60
 8003412:	f7fd fa93 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003416:	2002      	movs	r0, #2
 8003418:	f7fe fb8a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x8c, 0x80);
 800341c:	2280      	movs	r2, #128	; 0x80
 800341e:	218c      	movs	r1, #140	; 0x8c
 8003420:	2060      	movs	r0, #96	; 0x60
 8003422:	f7fd fa8b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003426:	2002      	movs	r0, #2
 8003428:	f7fe fb82 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x90, 0x7d);
 800342c:	227d      	movs	r2, #125	; 0x7d
 800342e:	2190      	movs	r1, #144	; 0x90
 8003430:	2060      	movs	r0, #96	; 0x60
 8003432:	f7fd fa83 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003436:	2002      	movs	r0, #2
 8003438:	f7fe fb7a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x91, 0x7b);
 800343c:	227b      	movs	r2, #123	; 0x7b
 800343e:	2191      	movs	r1, #145	; 0x91
 8003440:	2060      	movs	r0, #96	; 0x60
 8003442:	f7fd fa7b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003446:	2002      	movs	r0, #2
 8003448:	f7fe fb72 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x9d, 0x02);
 800344c:	2202      	movs	r2, #2
 800344e:	219d      	movs	r1, #157	; 0x9d
 8003450:	2060      	movs	r0, #96	; 0x60
 8003452:	f7fd fa73 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003456:	2002      	movs	r0, #2
 8003458:	f7fe fb6a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x9e, 0x02);
 800345c:	2202      	movs	r2, #2
 800345e:	219e      	movs	r1, #158	; 0x9e
 8003460:	2060      	movs	r0, #96	; 0x60
 8003462:	f7fd fa6b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003466:	2002      	movs	r0, #2
 8003468:	f7fe fb62 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0x9f, 0x7a);
 800346c:	227a      	movs	r2, #122	; 0x7a
 800346e:	219f      	movs	r1, #159	; 0x9f
 8003470:	2060      	movs	r0, #96	; 0x60
 8003472:	f7fd fa63 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003476:	2002      	movs	r0, #2
 8003478:	f7fe fb5a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xa0, 0x79);
 800347c:	2279      	movs	r2, #121	; 0x79
 800347e:	21a0      	movs	r1, #160	; 0xa0
 8003480:	2060      	movs	r0, #96	; 0x60
 8003482:	f7fd fa5b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003486:	2002      	movs	r0, #2
 8003488:	f7fe fb52 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xa1, 0x40);
 800348c:	2240      	movs	r2, #64	; 0x40
 800348e:	21a1      	movs	r1, #161	; 0xa1
 8003490:	2060      	movs	r0, #96	; 0x60
 8003492:	f7fd fa53 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003496:	2002      	movs	r0, #2
 8003498:	f7fe fb4a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xa4, 0x50);
 800349c:	2250      	movs	r2, #80	; 0x50
 800349e:	21a4      	movs	r1, #164	; 0xa4
 80034a0:	2060      	movs	r0, #96	; 0x60
 80034a2:	f7fd fa4b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80034a6:	2002      	movs	r0, #2
 80034a8:	f7fe fb42 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xa5, 0x68);
 80034ac:	2268      	movs	r2, #104	; 0x68
 80034ae:	21a5      	movs	r1, #165	; 0xa5
 80034b0:	2060      	movs	r0, #96	; 0x60
 80034b2:	f7fd fa43 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80034b6:	2002      	movs	r0, #2
 80034b8:	f7fe fb3a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xa6, 0x4a);
 80034bc:	224a      	movs	r2, #74	; 0x4a
 80034be:	21a6      	movs	r1, #166	; 0xa6
 80034c0:	2060      	movs	r0, #96	; 0x60
 80034c2:	f7fd fa3b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80034c6:	2002      	movs	r0, #2
 80034c8:	f7fe fb32 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xa8, 0xc1);
 80034cc:	22c1      	movs	r2, #193	; 0xc1
 80034ce:	21a8      	movs	r1, #168	; 0xa8
 80034d0:	2060      	movs	r0, #96	; 0x60
 80034d2:	f7fd fa33 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80034d6:	2002      	movs	r0, #2
 80034d8:	f7fe fb2a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xa9, 0xef);
 80034dc:	22ef      	movs	r2, #239	; 0xef
 80034de:	21a9      	movs	r1, #169	; 0xa9
 80034e0:	2060      	movs	r0, #96	; 0x60
 80034e2:	f7fd fa2b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80034e6:	2002      	movs	r0, #2
 80034e8:	f7fe fb22 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xaa, 0x92);
 80034ec:	2292      	movs	r2, #146	; 0x92
 80034ee:	21aa      	movs	r1, #170	; 0xaa
 80034f0:	2060      	movs	r0, #96	; 0x60
 80034f2:	f7fd fa23 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80034f6:	2002      	movs	r0, #2
 80034f8:	f7fe fb1a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xab, 0x04);
 80034fc:	2204      	movs	r2, #4
 80034fe:	21ab      	movs	r1, #171	; 0xab
 8003500:	2060      	movs	r0, #96	; 0x60
 8003502:	f7fd fa1b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003506:	2002      	movs	r0, #2
 8003508:	f7fe fb12 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xac, 0x80);
 800350c:	2280      	movs	r2, #128	; 0x80
 800350e:	21ac      	movs	r1, #172	; 0xac
 8003510:	2060      	movs	r0, #96	; 0x60
 8003512:	f7fd fa13 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003516:	2002      	movs	r0, #2
 8003518:	f7fe fb0a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xad, 0x80);
 800351c:	2280      	movs	r2, #128	; 0x80
 800351e:	21ad      	movs	r1, #173	; 0xad
 8003520:	2060      	movs	r0, #96	; 0x60
 8003522:	f7fd fa0b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003526:	2002      	movs	r0, #2
 8003528:	f7fe fb02 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xae, 0x80);
 800352c:	2280      	movs	r2, #128	; 0x80
 800352e:	21ae      	movs	r1, #174	; 0xae
 8003530:	2060      	movs	r0, #96	; 0x60
 8003532:	f7fd fa03 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003536:	2002      	movs	r0, #2
 8003538:	f7fe fafa 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xaf, 0x80);
 800353c:	2280      	movs	r2, #128	; 0x80
 800353e:	21af      	movs	r1, #175	; 0xaf
 8003540:	2060      	movs	r0, #96	; 0x60
 8003542:	f7fd f9fb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003546:	2002      	movs	r0, #2
 8003548:	f7fe faf2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xb2, 0xf2);
 800354c:	22f2      	movs	r2, #242	; 0xf2
 800354e:	21b2      	movs	r1, #178	; 0xb2
 8003550:	2060      	movs	r0, #96	; 0x60
 8003552:	f7fd f9f3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003556:	2002      	movs	r0, #2
 8003558:	f7fe faea 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xb3, 0x20);
 800355c:	2220      	movs	r2, #32
 800355e:	21b3      	movs	r1, #179	; 0xb3
 8003560:	2060      	movs	r0, #96	; 0x60
 8003562:	f7fd f9eb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003566:	2002      	movs	r0, #2
 8003568:	f7fe fae2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xb4, 0x20);
 800356c:	2220      	movs	r2, #32
 800356e:	21b4      	movs	r1, #180	; 0xb4
 8003570:	2060      	movs	r0, #96	; 0x60
 8003572:	f7fd f9e3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003576:	2002      	movs	r0, #2
 8003578:	f7fe fada 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xb5, 0x00);
 800357c:	2200      	movs	r2, #0
 800357e:	21b5      	movs	r1, #181	; 0xb5
 8003580:	2060      	movs	r0, #96	; 0x60
 8003582:	f7fd f9db 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003586:	2002      	movs	r0, #2
 8003588:	f7fe fad2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xb6, 0xaf);
 800358c:	22af      	movs	r2, #175	; 0xaf
 800358e:	21b6      	movs	r1, #182	; 0xb6
 8003590:	2060      	movs	r0, #96	; 0x60
 8003592:	f7fd f9d3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003596:	2002      	movs	r0, #2
 8003598:	f7fe faca 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xb6, 0xaf);
 800359c:	22af      	movs	r2, #175	; 0xaf
 800359e:	21b6      	movs	r1, #182	; 0xb6
 80035a0:	2060      	movs	r0, #96	; 0x60
 80035a2:	f7fd f9cb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80035a6:	2002      	movs	r0, #2
 80035a8:	f7fe fac2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xbb, 0xae);
 80035ac:	22ae      	movs	r2, #174	; 0xae
 80035ae:	21bb      	movs	r1, #187	; 0xbb
 80035b0:	2060      	movs	r0, #96	; 0x60
 80035b2:	f7fd f9c3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80035b6:	2002      	movs	r0, #2
 80035b8:	f7fe faba 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xbc, 0x7f);
 80035bc:	227f      	movs	r2, #127	; 0x7f
 80035be:	21bc      	movs	r1, #188	; 0xbc
 80035c0:	2060      	movs	r0, #96	; 0x60
 80035c2:	f7fd f9bb 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80035c6:	2002      	movs	r0, #2
 80035c8:	f7fe fab2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xbd, 0x7f);
 80035cc:	227f      	movs	r2, #127	; 0x7f
 80035ce:	21bd      	movs	r1, #189	; 0xbd
 80035d0:	2060      	movs	r0, #96	; 0x60
 80035d2:	f7fd f9b3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80035d6:	2002      	movs	r0, #2
 80035d8:	f7fe faaa 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xbe, 0x7f);
 80035dc:	227f      	movs	r2, #127	; 0x7f
 80035de:	21be      	movs	r1, #190	; 0xbe
 80035e0:	2060      	movs	r0, #96	; 0x60
 80035e2:	f7fd f9ab 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80035e6:	2002      	movs	r0, #2
 80035e8:	f7fe faa2 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xbf, 0x7f);
 80035ec:	227f      	movs	r2, #127	; 0x7f
 80035ee:	21bf      	movs	r1, #191	; 0xbf
 80035f0:	2060      	movs	r0, #96	; 0x60
 80035f2:	f7fd f9a3 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80035f6:	2002      	movs	r0, #2
 80035f8:	f7fe fa9a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xbf, 0x7f);
 80035fc:	227f      	movs	r2, #127	; 0x7f
 80035fe:	21bf      	movs	r1, #191	; 0xbf
 8003600:	2060      	movs	r0, #96	; 0x60
 8003602:	f7fd f99b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003606:	2002      	movs	r0, #2
 8003608:	f7fe fa92 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xc0, 0xaa);
 800360c:	22aa      	movs	r2, #170	; 0xaa
 800360e:	21c0      	movs	r1, #192	; 0xc0
 8003610:	2060      	movs	r0, #96	; 0x60
 8003612:	f7fd f993 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003616:	2002      	movs	r0, #2
 8003618:	f7fe fa8a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xc1, 0xc0);
 800361c:	22c0      	movs	r2, #192	; 0xc0
 800361e:	21c1      	movs	r1, #193	; 0xc1
 8003620:	2060      	movs	r0, #96	; 0x60
 8003622:	f7fd f98b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003626:	2002      	movs	r0, #2
 8003628:	f7fe fa82 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xc2, 0x01);
 800362c:	2201      	movs	r2, #1
 800362e:	21c2      	movs	r1, #194	; 0xc2
 8003630:	2060      	movs	r0, #96	; 0x60
 8003632:	f7fd f983 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003636:	2002      	movs	r0, #2
 8003638:	f7fe fa7a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xc3, 0x4e);
 800363c:	224e      	movs	r2, #78	; 0x4e
 800363e:	21c3      	movs	r1, #195	; 0xc3
 8003640:	2060      	movs	r0, #96	; 0x60
 8003642:	f7fd f97b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003646:	2002      	movs	r0, #2
 8003648:	f7fe fa72 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xc6, 0x05);
 800364c:	2205      	movs	r2, #5
 800364e:	21c6      	movs	r1, #198	; 0xc6
 8003650:	2060      	movs	r0, #96	; 0x60
 8003652:	f7fd f973 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003656:	2002      	movs	r0, #2
 8003658:	f7fe fa6a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xc7, 0x82);
 800365c:	2282      	movs	r2, #130	; 0x82
 800365e:	21c7      	movs	r1, #199	; 0xc7
 8003660:	2060      	movs	r0, #96	; 0x60
 8003662:	f7fd f96b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003666:	2002      	movs	r0, #2
 8003668:	f7fe fa62 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xc9, 0xe0);
 800366c:	22e0      	movs	r2, #224	; 0xe0
 800366e:	21c9      	movs	r1, #201	; 0xc9
 8003670:	2060      	movs	r0, #96	; 0x60
 8003672:	f7fd f963 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003676:	2002      	movs	r0, #2
 8003678:	f7fe fa5a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xca, 0xe8);
 800367c:	22e8      	movs	r2, #232	; 0xe8
 800367e:	21ca      	movs	r1, #202	; 0xca
 8003680:	2060      	movs	r0, #96	; 0x60
 8003682:	f7fd f95b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003686:	2002      	movs	r0, #2
 8003688:	f7fe fa52 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xcb, 0xf0);
 800368c:	22f0      	movs	r2, #240	; 0xf0
 800368e:	21cb      	movs	r1, #203	; 0xcb
 8003690:	2060      	movs	r0, #96	; 0x60
 8003692:	f7fd f953 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 8003696:	2002      	movs	r0, #2
 8003698:	f7fe fa4a 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xcc, 0xd8);
 800369c:	22d8      	movs	r2, #216	; 0xd8
 800369e:	21cc      	movs	r1, #204	; 0xcc
 80036a0:	2060      	movs	r0, #96	; 0x60
 80036a2:	f7fd f94b 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80036a6:	2002      	movs	r0, #2
 80036a8:	f7fe fa42 	bl	8001b30 <Delay>
  DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS,0xcd, 0x93);
 80036ac:	2293      	movs	r2, #147	; 0x93
 80036ae:	21cd      	movs	r1, #205	; 0xcd
 80036b0:	2060      	movs	r0, #96	; 0x60
 80036b2:	f7fd f943 	bl	800093c <DCMI_SingleRandomWrite>
  Delay(TIMEOUT);
 80036b6:	2002      	movs	r0, #2
 80036b8:	f7fe fa3a 	bl	8001b30 <Delay>
}
 80036bc:	bf00      	nop
 80036be:	bd80      	pop	{r7, pc}

080036c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80036c4:	4b0e      	ldr	r3, [pc, #56]	; (8003700 <HAL_Init+0x40>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a0d      	ldr	r2, [pc, #52]	; (8003700 <HAL_Init+0x40>)
 80036ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80036ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80036d0:	4b0b      	ldr	r3, [pc, #44]	; (8003700 <HAL_Init+0x40>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a0a      	ldr	r2, [pc, #40]	; (8003700 <HAL_Init+0x40>)
 80036d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80036da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80036dc:	4b08      	ldr	r3, [pc, #32]	; (8003700 <HAL_Init+0x40>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a07      	ldr	r2, [pc, #28]	; (8003700 <HAL_Init+0x40>)
 80036e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036e8:	2003      	movs	r0, #3
 80036ea:	f000 f921 	bl	8003930 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80036ee:	200f      	movs	r0, #15
 80036f0:	f000 f808 	bl	8003704 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80036f4:	f005 fab9 	bl	8008c6a <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80036f8:	2300      	movs	r3, #0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	40023c00 	.word	0x40023c00

08003704 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800370c:	f005 ff78 	bl	8009600 <HAL_RCC_GetHCLKFreq>
 8003710:	4603      	mov	r3, r0
 8003712:	4a09      	ldr	r2, [pc, #36]	; (8003738 <HAL_InitTick+0x34>)
 8003714:	fba2 2303 	umull	r2, r3, r2, r3
 8003718:	099b      	lsrs	r3, r3, #6
 800371a:	4618      	mov	r0, r3
 800371c:	f000 f94b 	bl	80039b6 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8003720:	2200      	movs	r2, #0
 8003722:	6879      	ldr	r1, [r7, #4]
 8003724:	f04f 30ff 	mov.w	r0, #4294967295
 8003728:	f000 f90d 	bl	8003946 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 800372c:	2300      	movs	r3, #0
}
 800372e:	4618      	mov	r0, r3
 8003730:	3708      	adds	r7, #8
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	10624dd3 	.word	0x10624dd3

0800373c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800373c:	b480      	push	{r7}
 800373e:	af00      	add	r7, sp, #0
  uwTick++;
 8003740:	4b04      	ldr	r3, [pc, #16]	; (8003754 <HAL_IncTick+0x18>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	3301      	adds	r3, #1
 8003746:	4a03      	ldr	r2, [pc, #12]	; (8003754 <HAL_IncTick+0x18>)
 8003748:	6013      	str	r3, [r2, #0]
}
 800374a:	bf00      	nop
 800374c:	46bd      	mov	sp, r7
 800374e:	bc80      	pop	{r7}
 8003750:	4770      	bx	lr
 8003752:	bf00      	nop
 8003754:	20009d04 	.word	0x20009d04

08003758 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003758:	b480      	push	{r7}
 800375a:	af00      	add	r7, sp, #0
  return uwTick;
 800375c:	4b02      	ldr	r3, [pc, #8]	; (8003768 <HAL_GetTick+0x10>)
 800375e:	681b      	ldr	r3, [r3, #0]
}
 8003760:	4618      	mov	r0, r3
 8003762:	46bd      	mov	sp, r7
 8003764:	bc80      	pop	{r7}
 8003766:	4770      	bx	lr
 8003768:	20009d04 	.word	0x20009d04

0800376c <NVIC_SetPriorityGrouping>:
{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f003 0307 	and.w	r3, r3, #7
 800377a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800377c:	4b0c      	ldr	r3, [pc, #48]	; (80037b0 <NVIC_SetPriorityGrouping+0x44>)
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8003782:	68ba      	ldr	r2, [r7, #8]
 8003784:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003788:	4013      	ands	r3, r2
 800378a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                 |
 8003794:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003798:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800379c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800379e:	4a04      	ldr	r2, [pc, #16]	; (80037b0 <NVIC_SetPriorityGrouping+0x44>)
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	60d3      	str	r3, [r2, #12]
}
 80037a4:	bf00      	nop
 80037a6:	3714      	adds	r7, #20
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bc80      	pop	{r7}
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	e000ed00 	.word	0xe000ed00

080037b4 <NVIC_GetPriorityGrouping>:
{
 80037b4:	b480      	push	{r7}
 80037b6:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 80037b8:	4b04      	ldr	r3, [pc, #16]	; (80037cc <NVIC_GetPriorityGrouping+0x18>)
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	0a1b      	lsrs	r3, r3, #8
 80037be:	f003 0307 	and.w	r3, r3, #7
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bc80      	pop	{r7}
 80037c8:	4770      	bx	lr
 80037ca:	bf00      	nop
 80037cc:	e000ed00 	.word	0xe000ed00

080037d0 <NVIC_EnableIRQ>:
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	4603      	mov	r3, r0
 80037d8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80037da:	79fb      	ldrb	r3, [r7, #7]
 80037dc:	f003 031f 	and.w	r3, r3, #31
 80037e0:	2201      	movs	r2, #1
 80037e2:	fa02 f103 	lsl.w	r1, r2, r3
 80037e6:	4a05      	ldr	r2, [pc, #20]	; (80037fc <NVIC_EnableIRQ+0x2c>)
 80037e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ec:	095b      	lsrs	r3, r3, #5
 80037ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80037f2:	bf00      	nop
 80037f4:	370c      	adds	r7, #12
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bc80      	pop	{r7}
 80037fa:	4770      	bx	lr
 80037fc:	e000e100 	.word	0xe000e100

08003800 <NVIC_DisableIRQ>:
{
 8003800:	b480      	push	{r7}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
 8003806:	4603      	mov	r3, r0
 8003808:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 800380a:	79fb      	ldrb	r3, [r7, #7]
 800380c:	f003 031f 	and.w	r3, r3, #31
 8003810:	2201      	movs	r2, #1
 8003812:	fa02 f103 	lsl.w	r1, r2, r3
 8003816:	4a06      	ldr	r2, [pc, #24]	; (8003830 <NVIC_DisableIRQ+0x30>)
 8003818:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800381c:	095b      	lsrs	r3, r3, #5
 800381e:	3320      	adds	r3, #32
 8003820:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8003824:	bf00      	nop
 8003826:	370c      	adds	r7, #12
 8003828:	46bd      	mov	sp, r7
 800382a:	bc80      	pop	{r7}
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop
 8003830:	e000e100 	.word	0xe000e100

08003834 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003834:	b480      	push	{r7}
 8003836:	b083      	sub	sp, #12
 8003838:	af00      	add	r7, sp, #0
 800383a:	4603      	mov	r3, r0
 800383c:	6039      	str	r1, [r7, #0]
 800383e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8003840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003844:	2b00      	cmp	r3, #0
 8003846:	da0b      	bge.n	8003860 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	b2da      	uxtb	r2, r3
 800384c:	490c      	ldr	r1, [pc, #48]	; (8003880 <NVIC_SetPriority+0x4c>)
 800384e:	79fb      	ldrb	r3, [r7, #7]
 8003850:	f003 030f 	and.w	r3, r3, #15
 8003854:	3b04      	subs	r3, #4
 8003856:	0112      	lsls	r2, r2, #4
 8003858:	b2d2      	uxtb	r2, r2
 800385a:	440b      	add	r3, r1
 800385c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800385e:	e009      	b.n	8003874 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	b2da      	uxtb	r2, r3
 8003864:	4907      	ldr	r1, [pc, #28]	; (8003884 <NVIC_SetPriority+0x50>)
 8003866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800386a:	0112      	lsls	r2, r2, #4
 800386c:	b2d2      	uxtb	r2, r2
 800386e:	440b      	add	r3, r1
 8003870:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003874:	bf00      	nop
 8003876:	370c      	adds	r7, #12
 8003878:	46bd      	mov	sp, r7
 800387a:	bc80      	pop	{r7}
 800387c:	4770      	bx	lr
 800387e:	bf00      	nop
 8003880:	e000ed00 	.word	0xe000ed00
 8003884:	e000e100 	.word	0xe000e100

08003888 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003888:	b480      	push	{r7}
 800388a:	b089      	sub	sp, #36	; 0x24
 800388c:	af00      	add	r7, sp, #0
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	60b9      	str	r1, [r7, #8]
 8003892:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f003 0307 	and.w	r3, r3, #7
 800389a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	f1c3 0307 	rsb	r3, r3, #7
 80038a2:	2b04      	cmp	r3, #4
 80038a4:	bf28      	it	cs
 80038a6:	2304      	movcs	r3, #4
 80038a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	3304      	adds	r3, #4
 80038ae:	2b06      	cmp	r3, #6
 80038b0:	d902      	bls.n	80038b8 <NVIC_EncodePriority+0x30>
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	3b03      	subs	r3, #3
 80038b6:	e000      	b.n	80038ba <NVIC_EncodePriority+0x32>
 80038b8:	2300      	movs	r3, #0
 80038ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 80038bc:	2201      	movs	r2, #1
 80038be:	69bb      	ldr	r3, [r7, #24]
 80038c0:	fa02 f303 	lsl.w	r3, r2, r3
 80038c4:	3b01      	subs	r3, #1
 80038c6:	461a      	mov	r2, r3
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	401a      	ands	r2, r3
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	409a      	lsls	r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 80038d0:	2101      	movs	r1, #1
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	fa01 f303 	lsl.w	r3, r1, r3
 80038d8:	3b01      	subs	r3, #1
 80038da:	4619      	mov	r1, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	400b      	ands	r3, r1
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 80038e0:	4313      	orrs	r3, r2
         );
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3724      	adds	r7, #36	; 0x24
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bc80      	pop	{r7}
 80038ea:	4770      	bx	lr

080038ec <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b082      	sub	sp, #8
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	3b01      	subs	r3, #1
 80038f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038fc:	d301      	bcc.n	8003902 <SysTick_Config+0x16>
 80038fe:	2301      	movs	r3, #1
 8003900:	e00f      	b.n	8003922 <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8003902:	4a0a      	ldr	r2, [pc, #40]	; (800392c <SysTick_Config+0x40>)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	3b01      	subs	r3, #1
 8003908:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 800390a:	210f      	movs	r1, #15
 800390c:	f04f 30ff 	mov.w	r0, #4294967295
 8003910:	f7ff ff90 	bl	8003834 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8003914:	4b05      	ldr	r3, [pc, #20]	; (800392c <SysTick_Config+0x40>)
 8003916:	2200      	movs	r2, #0
 8003918:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800391a:	4b04      	ldr	r3, [pc, #16]	; (800392c <SysTick_Config+0x40>)
 800391c:	2207      	movs	r2, #7
 800391e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8003920:	2300      	movs	r3, #0
}
 8003922:	4618      	mov	r0, r3
 8003924:	3708      	adds	r7, #8
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	e000e010 	.word	0xe000e010

08003930 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b082      	sub	sp, #8
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	f7ff ff17 	bl	800376c <NVIC_SetPriorityGrouping>
}
 800393e:	bf00      	nop
 8003940:	3708      	adds	r7, #8
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}

08003946 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003946:	b580      	push	{r7, lr}
 8003948:	b086      	sub	sp, #24
 800394a:	af00      	add	r7, sp, #0
 800394c:	4603      	mov	r3, r0
 800394e:	60b9      	str	r1, [r7, #8]
 8003950:	607a      	str	r2, [r7, #4]
 8003952:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003954:	2300      	movs	r3, #0
 8003956:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003958:	f7ff ff2c 	bl	80037b4 <NVIC_GetPriorityGrouping>
 800395c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	68b9      	ldr	r1, [r7, #8]
 8003962:	6978      	ldr	r0, [r7, #20]
 8003964:	f7ff ff90 	bl	8003888 <NVIC_EncodePriority>
 8003968:	4602      	mov	r2, r0
 800396a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800396e:	4611      	mov	r1, r2
 8003970:	4618      	mov	r0, r3
 8003972:	f7ff ff5f 	bl	8003834 <NVIC_SetPriority>
}
 8003976:	bf00      	nop
 8003978:	3718      	adds	r7, #24
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}

0800397e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800397e:	b580      	push	{r7, lr}
 8003980:	b082      	sub	sp, #8
 8003982:	af00      	add	r7, sp, #0
 8003984:	4603      	mov	r3, r0
 8003986:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003988:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800398c:	4618      	mov	r0, r3
 800398e:	f7ff ff1f 	bl	80037d0 <NVIC_EnableIRQ>
}
 8003992:	bf00      	nop
 8003994:	3708      	adds	r7, #8
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}

0800399a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800399a:	b580      	push	{r7, lr}
 800399c:	b082      	sub	sp, #8
 800399e:	af00      	add	r7, sp, #0
 80039a0:	4603      	mov	r3, r0
 80039a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80039a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039a8:	4618      	mov	r0, r3
 80039aa:	f7ff ff29 	bl	8003800 <NVIC_DisableIRQ>
}
 80039ae:	bf00      	nop
 80039b0:	3708      	adds	r7, #8
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}

080039b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039b6:	b580      	push	{r7, lr}
 80039b8:	b082      	sub	sp, #8
 80039ba:	af00      	add	r7, sp, #0
 80039bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f7ff ff94 	bl	80038ec <SysTick_Config>
 80039c4:	4603      	mov	r3, r0
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3708      	adds	r7, #8
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}

080039ce <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80039ce:	b580      	push	{r7, lr}
 80039d0:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80039d2:	f000 f802 	bl	80039da <HAL_SYSTICK_Callback>
}
 80039d6:	bf00      	nop
 80039d8:	bd80      	pop	{r7, pc}

080039da <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80039da:	b480      	push	{r7}
 80039dc:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80039de:	bf00      	nop
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bc80      	pop	{r7}
 80039e4:	4770      	bx	lr

080039e6 <HAL_DCMI_DeInit>:
  *                the configuration information for DCMI.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DCMI_DeInit(DCMI_HandleTypeDef *hdcmi)
{
 80039e6:	b580      	push	{r7, lr}
 80039e8:	b082      	sub	sp, #8
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	6078      	str	r0, [r7, #4]
  /* DeInit the low level hardware */
  HAL_DCMI_MspDeInit(hdcmi);
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f000 f819 	bl	8003a26 <HAL_DCMI_MspDeInit>

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DCMI state*/
  hdcmi->State = HAL_DCMI_STATE_RESET;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003a0a:	2300      	movs	r3, #0
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3708      	adds	r7, #8
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <HAL_DCMI_MspInit>:
  * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b083      	sub	sp, #12
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_MspInit could be implemented in the user file
   */ 
}
 8003a1c:	bf00      	nop
 8003a1e:	370c      	adds	r7, #12
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bc80      	pop	{r7}
 8003a24:	4770      	bx	lr

08003a26 <HAL_DCMI_MspDeInit>:
  * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_MspDeInit(DCMI_HandleTypeDef* hdcmi)
{
 8003a26:	b480      	push	{r7}
 8003a28:	b083      	sub	sp, #12
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_MspDeInit could be implemented in the user file
   */
}
 8003a2e:	bf00      	nop
 8003a30:	370c      	adds	r7, #12
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bc80      	pop	{r7}
 8003a36:	4770      	bx	lr

08003a38 <HAL_DCMI_Start_DMA>:
  * @param  pData:     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length:    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef* hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{  
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b088      	sub	sp, #32
 8003a3c:	af02      	add	r7, sp, #8
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	607a      	str	r2, [r7, #4]
 8003a44:	603b      	str	r3, [r7, #0]
  /* Initialize the second memory address */
  uint32_t SecondMemAddress = 0;
 8003a46:	2300      	movs	r3, #0
 8003a48:	617b      	str	r3, [r7, #20]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d101      	bne.n	8003a58 <HAL_DCMI_Start_DMA+0x20>
 8003a54:	2302      	movs	r3, #2
 8003a56:	e06e      	b.n	8003b36 <HAL_DCMI_Start_DMA+0xfe>
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2202      	movs	r2, #2
 8003a64:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Check the parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f022 0202 	bic.w	r2, r2, #2
 8003a76:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |=  (uint32_t)(DCMI_Mode);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	6819      	ldr	r1, [r3, #0]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	68ba      	ldr	r2, [r7, #8]
 8003a84:	430a      	orrs	r2, r1
 8003a86:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAConvCplt;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a8c:	4a2c      	ldr	r2, [pc, #176]	; (8003b40 <HAL_DCMI_Start_DMA+0x108>)
 8003a8e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a94:	4a2b      	ldr	r2, [pc, #172]	; (8003b44 <HAL_DCMI_Start_DMA+0x10c>)
 8003a96:	649a      	str	r2, [r3, #72]	; 0x48

  if(Length <= 0xFFFF)
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a9e:	d20a      	bcs.n	8003ab6 <HAL_DCMI_Start_DMA+0x7e>
  {
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	3328      	adds	r3, #40	; 0x28
 8003aaa:	4619      	mov	r1, r3
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	f001 fb46 	bl	8005140 <HAL_DMA_Start_IT>
 8003ab4:	e038      	b.n	8003b28 <HAL_DCMI_Start_DMA+0xf0>
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAConvCplt; 
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aba:	4a21      	ldr	r2, [pc, #132]	; (8003b40 <HAL_DCMI_Start_DMA+0x108>)
 8003abc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	629a      	str	r2, [r3, #40]	; 0x28
    hdcmi->XferSize = Length;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	683a      	ldr	r2, [r7, #0]
 8003ac8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdcmi->pBuffPtr = pData;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	687a      	ldr	r2, [r7, #4]
 8003ace:	635a      	str	r2, [r3, #52]	; 0x34
      
    /* Get the number of buffer */
    while(hdcmi->XferSize > 0xFFFF)
 8003ad0:	e009      	b.n	8003ae6 <HAL_DCMI_Start_DMA+0xae>
    {
      hdcmi->XferSize = (hdcmi->XferSize/2);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ad6:	085a      	lsrs	r2, r3, #1
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	62da      	str	r2, [r3, #44]	; 0x2c
      hdcmi->XferCount = hdcmi->XferCount*2;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ae0:	005a      	lsls	r2, r3, #1
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	629a      	str	r2, [r3, #40]	; 0x28
    while(hdcmi->XferSize > 0xFFFF)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003aee:	d2f0      	bcs.n	8003ad2 <HAL_DCMI_Start_DMA+0x9a>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003af4:	1e9a      	subs	r2, r3, #2
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	629a      	str	r2, [r3, #40]	; 0x28
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	631a      	str	r2, [r3, #48]	; 0x30

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4*hdcmi->XferSize));
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	4413      	add	r3, r2
 8003b0c:	617b      	str	r3, [r7, #20]

    /* Start DMA multi buffer transfer */
    HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	3328      	adds	r3, #40	; 0x28
 8003b18:	4619      	mov	r1, r3
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b1e:	9300      	str	r3, [sp, #0]
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	f004 faf1 	bl	800810a <HAL_DMAEx_MultiBufferStart_IT>
  }

  /* Enable Capture */
  DCMI->CR |= DCMI_CR_CAPTURE;
 8003b28:	4b07      	ldr	r3, [pc, #28]	; (8003b48 <HAL_DCMI_Start_DMA+0x110>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a06      	ldr	r2, [pc, #24]	; (8003b48 <HAL_DCMI_Start_DMA+0x110>)
 8003b2e:	f043 0301 	orr.w	r3, r3, #1
 8003b32:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003b34:	2300      	movs	r3, #0
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3718      	adds	r7, #24
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	08003bf5 	.word	0x08003bf5
 8003b44:	08003d11 	.word	0x08003d11
 8003b48:	50050000 	.word	0x50050000

08003b4c <HAL_DCMI_Stop>:
  * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI. 
  * @retval HAL status     
  */
HAL_StatusTypeDef HAL_DCMI_Stop(DCMI_HandleTypeDef* hdcmi)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003b54:	2300      	movs	r3, #0
 8003b56:	60fb      	str	r3, [r7, #12]

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2202      	movs	r2, #2
 8003b5c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  __HAL_DCMI_DISABLE(hdcmi);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003b6e:	601a      	str	r2, [r3, #0]

  /* Disable Capture */
  DCMI->CR &= ~(DCMI_CR_CAPTURE);
 8003b70:	4b1f      	ldr	r3, [pc, #124]	; (8003bf0 <HAL_DCMI_Stop+0xa4>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a1e      	ldr	r2, [pc, #120]	; (8003bf0 <HAL_DCMI_Stop+0xa4>)
 8003b76:	f023 0301 	bic.w	r3, r3, #1
 8003b7a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b7c:	f7ff fdec 	bl	8003758 <HAL_GetTick>
 8003b80:	60f8      	str	r0, [r7, #12]

  /* Check if the DCMI capture effectively disabled */
  while((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0)
 8003b82:	e017      	b.n	8003bb4 <HAL_DCMI_Stop+0x68>
  {
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DCMI_STOP)
 8003b84:	f7ff fde8 	bl	8003758 <HAL_GetTick>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b92:	d90f      	bls.n	8003bb4 <HAL_DCMI_Stop+0x68>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdcmi);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2200      	movs	r2, #0
 8003b98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Update error code */
      hdcmi->ErrorCode |= HAL_DCMI_ERROR_TIMEOUT;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ba0:	f043 0220 	orr.w	r2, r3, #32
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Change DCMI state */
      hdcmi->State = HAL_DCMI_STATE_TIMEOUT;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2203      	movs	r2, #3
 8003bac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      
      return HAL_TIMEOUT;
 8003bb0:	2303      	movs	r3, #3
 8003bb2:	e018      	b.n	8003be6 <HAL_DCMI_Stop+0x9a>
  while((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 0301 	and.w	r3, r3, #1
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d1e0      	bne.n	8003b84 <HAL_DCMI_Stop+0x38>
    }
  }

  /* Disable the DMA */
  HAL_DMA_Abort(hdcmi->DMA_Handle);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f001 fb13 	bl	80051f2 <HAL_DMA_Abort>

  /* Update error code */
  hdcmi->ErrorCode |= HAL_DCMI_ERROR_NONE;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Change DCMI state */
  hdcmi->State = HAL_DCMI_STATE_READY;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Return function status */
  return HAL_OK;
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	50050000 	.word	0x50050000

08003bf4 <DCMI_DMAConvCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	60fb      	str	r3, [r7, #12]
 
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c04:	60bb      	str	r3, [r7, #8]
  hdcmi->State= HAL_DCMI_STATE_READY;
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	2201      	movs	r2, #1
 8003c0a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  if(hdcmi->XferCount != 0)
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d043      	beq.n	8003c9e <DCMI_DMAConvCplt+0xaa>
  {
    /* Update memory 0 address location */
    tmp = ((hdcmi->DMA_Handle->Instance->CR) & DMA_SxCR_CT);
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c22:	60fb      	str	r3, [r7, #12]
    if(((hdcmi->XferCount % 2) == 0) && (tmp != 0))
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c28:	f003 0301 	and.w	r3, r3, #1
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d118      	bne.n	8003c62 <DCMI_DMAConvCplt+0x6e>
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d015      	beq.n	8003c62 <DCMI_DMAConvCplt+0x6e>
    {
      tmp = hdcmi->DMA_Handle->Instance->M0AR;
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	68db      	ldr	r3, [r3, #12]
 8003c3e:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8*hdcmi->XferSize)), MEMORY0);
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c48:	00da      	lsls	r2, r3, #3
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	4413      	add	r3, r2
 8003c4e:	2200      	movs	r2, #0
 8003c50:	4619      	mov	r1, r3
 8003c52:	f004 fad2 	bl	80081fa <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c5a:	1e5a      	subs	r2, r3, #1
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	629a      	str	r2, [r3, #40]	; 0x28
 8003c60:	e044      	b.n	8003cec <DCMI_DMAConvCplt+0xf8>
    }
    /* Update memory 1 address location */
    else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0)
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d13c      	bne.n	8003cec <DCMI_DMAConvCplt+0xf8>
    {
      tmp = hdcmi->DMA_Handle->Instance->M1AR;
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	691b      	ldr	r3, [r3, #16]
 8003c7a:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8*hdcmi->XferSize)), MEMORY1);
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c84:	00da      	lsls	r2, r3, #3
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	4413      	add	r3, r2
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	4619      	mov	r1, r3
 8003c8e:	f004 fab4 	bl	80081fa <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c96:	1e5a      	subs	r2, r3, #1
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	629a      	str	r2, [r3, #40]	; 0x28
 8003c9c:	e026      	b.n	8003cec <DCMI_DMAConvCplt+0xf8>
    }
  }
  /* Update memory 0 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) != 0)
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d006      	beq.n	8003cbc <DCMI_DMAConvCplt+0xc8>
  {
    hdcmi->DMA_Handle->Instance->M0AR = hdcmi->pBuffPtr;
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	68ba      	ldr	r2, [r7, #8]
 8003cb6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003cb8:	60da      	str	r2, [r3, #12]
 8003cba:	e017      	b.n	8003cec <DCMI_DMAConvCplt+0xf8>
  }
  /* Update memory 1 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0)
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d10f      	bne.n	8003cec <DCMI_DMAConvCplt+0xf8>
  {
    tmp = hdcmi->pBuffPtr;
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cd0:	60fb      	str	r3, [r7, #12]
    hdcmi->DMA_Handle->Instance->M1AR = (tmp + (4*hdcmi->XferSize));
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cd6:	0099      	lsls	r1, r3, #2
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	440a      	add	r2, r1
 8003ce2:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	629a      	str	r2, [r3, #40]	; 0x28
  }

  if(__HAL_DCMI_GET_FLAG(hdcmi, DCMI_FLAG_FRAMERI) != RESET)
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	f003 0301 	and.w	r3, r3, #1
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d006      	beq.n	8003d08 <DCMI_DMAConvCplt+0x114>
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdcmi);
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* FRAME Callback */
    HAL_DCMI_FrameEventCallback(hdcmi);
 8003d02:	68b8      	ldr	r0, [r7, #8]
 8003d04:	f7fc fe04 	bl	8000910 <HAL_DCMI_FrameEventCallback>
  }
}
 8003d08:	bf00      	nop
 8003d0a:	3710      	adds	r7, #16
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <DCMI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
    DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;     
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d1c:	60fb      	str	r3, [r7, #12]
    hdcmi->State= HAL_DCMI_STATE_READY;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2201      	movs	r2, #1
 8003d22:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    HAL_DCMI_ErrorCallback(hdcmi);
 8003d26:	68f8      	ldr	r0, [r7, #12]
 8003d28:	f7fc fe2e 	bl	8000988 <HAL_DCMI_ErrorCallback>
}
 8003d2c:	bf00      	nop
 8003d2e:	3710      	adds	r7, #16
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}

08003d34 <HAL_DCMI_Init>:
  * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{     
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b082      	sub	sp, #8
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d101      	bne.n	8003d46 <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e07e      	b.n	8003e44 <HAL_DCMI_Init+0x110>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif                 
  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d102      	bne.n	8003d58 <HAL_DCMI_Init+0x24>
  {
    /* Init the low level hardware */
    HAL_DCMI_MspInit(hdcmi);
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f7ff fe5e 	bl	8003a14 <HAL_DCMI_MspInit>
  } 
  
  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY; 
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
                          /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	687a      	ldr	r2, [r7, #4]
 8003d68:	6812      	ldr	r2, [r2, #0]
 8003d6a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003d6e:	f023 0308 	bic.w	r3, r3, #8
 8003d72:	6013      	str	r3, [r2, #0]
#if defined(STM32F446xx)                           
                           | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS
#endif                           
                           );
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	6819      	ldr	r1, [r3, #0]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	685a      	ldr	r2, [r3, #4]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	695b      	ldr	r3, [r3, #20]
 8003d82:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8003d88:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	691b      	ldr	r3, [r3, #16]
 8003d8e:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8003d94:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	699b      	ldr	r3, [r3, #24]
 8003d9a:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode 
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8003da0:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	430a      	orrs	r2, r1
 8003da8:	601a      	str	r2, [r3, #0]
                                     | hdcmi->Init.ByteSelectMode |\
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
                                     hdcmi->Init.LineSelectStart
#endif
                                     );
  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	2b10      	cmp	r3, #16
 8003db0:	d110      	bne.n	8003dd4 <HAL_DCMI_Init+0xa0>
  {
    DCMI->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	7f1b      	ldrb	r3, [r3, #28]
 8003db6:	461a      	mov	r2, r3
                  ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << 8)|
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	7f5b      	ldrb	r3, [r3, #29]
 8003dbc:	021b      	lsls	r3, r3, #8
    DCMI->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8003dbe:	431a      	orrs	r2, r3
                  ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << 16) |
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	7f9b      	ldrb	r3, [r3, #30]
 8003dc4:	041b      	lsls	r3, r3, #16
                  ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << 8)|
 8003dc6:	431a      	orrs	r2, r3
                  ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << 24));
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	7fdb      	ldrb	r3, [r3, #31]
 8003dcc:	061b      	lsls	r3, r3, #24
    DCMI->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8003dce:	491f      	ldr	r1, [pc, #124]	; (8003e4c <HAL_DCMI_Init+0x118>)
                  ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << 16) |
 8003dd0:	4313      	orrs	r3, r2
    DCMI->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8003dd2:	618b      	str	r3, [r1, #24]

  }

  /* Enable the Line interrupt */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	68da      	ldr	r2, [r3, #12]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f042 0210 	orr.w	r2, r2, #16
 8003de2:	60da      	str	r2, [r3, #12]

  /* Enable the VSYNC interrupt */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_VSYNC);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	68da      	ldr	r2, [r3, #12]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f042 0208 	orr.w	r2, r2, #8
 8003df2:	60da      	str	r2, [r3, #12]

  /* Enable the Frame capture complete interrupt */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	68da      	ldr	r2, [r3, #12]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f042 0201 	orr.w	r2, r2, #1
 8003e02:	60da      	str	r2, [r3, #12]

  /* Enable the Synchronization error interrupt */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_ERR);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	68da      	ldr	r2, [r3, #12]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f042 0204 	orr.w	r2, r2, #4
 8003e12:	60da      	str	r2, [r3, #12]

  /* Enable the Overflow interrupt */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_OVF);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	68da      	ldr	r2, [r3, #12]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f042 0202 	orr.w	r2, r2, #2
 8003e22:	60da      	str	r2, [r3, #12]

  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e32:	601a      	str	r2, [r3, #0]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2200      	movs	r2, #0
 8003e38:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  return HAL_OK;
 8003e42:	2300      	movs	r3, #0
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3708      	adds	r7, #8
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	50050000 	.word	0x50050000

08003e50 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003e50:	b480      	push	{r7}
 8003e52:	b085      	sub	sp, #20
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d101      	bne.n	8003e66 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e057      	b.n	8003f16 <HAL_DMA_Init+0xc6>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2202      	movs	r2, #2
 8003e6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003e76:	68fa      	ldr	r2, [r7, #12]
 8003e78:	4b29      	ldr	r3, [pc, #164]	; (8003f20 <HAL_DMA_Init+0xd0>)
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	60fb      	str	r3, [r7, #12]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	685a      	ldr	r2, [r3, #4]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	691b      	ldr	r3, [r3, #16]
 8003e92:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	699b      	ldr	r3, [r3, #24]
 8003e9e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ea4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a1b      	ldr	r3, [r3, #32]
 8003eaa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003eac:	68fa      	ldr	r2, [r7, #12]
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	60fb      	str	r3, [r7, #12]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb6:	2b04      	cmp	r3, #4
 8003eb8:	d107      	bne.n	8003eca <HAL_DMA_Init+0x7a>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	68fa      	ldr	r2, [r7, #12]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	68fa      	ldr	r2, [r7, #12]
 8003ed0:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	695b      	ldr	r3, [r3, #20]
 8003ed8:	60fb      	str	r3, [r7, #12]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	f023 0307 	bic.w	r3, r3, #7
 8003ee0:	60fb      	str	r3, [r7, #12]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee6:	68fa      	ldr	r2, [r7, #12]
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	60fb      	str	r3, [r7, #12]

  /* the FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef0:	2b04      	cmp	r3, #4
 8003ef2:	d104      	bne.n	8003efe <HAL_DMA_Init+0xae>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ef8:	68fa      	ldr	r2, [r7, #12]
 8003efa:	4313      	orrs	r3, r2
 8003efc:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	68fa      	ldr	r2, [r7, #12]
 8003f04:	615a      	str	r2, [r3, #20]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3714      	adds	r7, #20
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bc80      	pop	{r7}
 8003f1e:	4770      	bx	lr
 8003f20:	f010803f 	.word	0xf010803f

08003f24 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d102      	bne.n	8003f38 <HAL_DMA_DeInit+0x14>
  {
    return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	f001 b8fc 	b.w	8005130 <HAL_DMA_DeInit+0x120c>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d102      	bne.n	8003f4a <HAL_DMA_DeInit+0x26>
  {
     return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	f001 b8f3 	b.w	8005130 <HAL_DMA_DeInit+0x120c>
  }

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f022 0201 	bic.w	r2, r2, #1
 8003f58:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	2200      	movs	r2, #0
 8003f68:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2200      	movs	r2, #0
 8003f78:	60da      	str	r2, [r3, #12]

  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	611a      	str	r2, [r3, #16]

  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	2221      	movs	r2, #33	; 0x21
 8003f88:	615a      	str	r2, [r3, #20]

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	461a      	mov	r2, r3
 8003f90:	4b89      	ldr	r3, [pc, #548]	; (80041b8 <HAL_DMA_DeInit+0x294>)
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d960      	bls.n	8004058 <HAL_DMA_DeInit+0x134>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a88      	ldr	r2, [pc, #544]	; (80041bc <HAL_DMA_DeInit+0x298>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d057      	beq.n	8004050 <HAL_DMA_DeInit+0x12c>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a86      	ldr	r2, [pc, #536]	; (80041c0 <HAL_DMA_DeInit+0x29c>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d050      	beq.n	800404c <HAL_DMA_DeInit+0x128>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a85      	ldr	r2, [pc, #532]	; (80041c4 <HAL_DMA_DeInit+0x2a0>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d049      	beq.n	8004048 <HAL_DMA_DeInit+0x124>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a83      	ldr	r2, [pc, #524]	; (80041c8 <HAL_DMA_DeInit+0x2a4>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d042      	beq.n	8004044 <HAL_DMA_DeInit+0x120>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a82      	ldr	r2, [pc, #520]	; (80041cc <HAL_DMA_DeInit+0x2a8>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d03a      	beq.n	800403e <HAL_DMA_DeInit+0x11a>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a80      	ldr	r2, [pc, #512]	; (80041d0 <HAL_DMA_DeInit+0x2ac>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d032      	beq.n	8004038 <HAL_DMA_DeInit+0x114>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a7f      	ldr	r2, [pc, #508]	; (80041d4 <HAL_DMA_DeInit+0x2b0>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d02a      	beq.n	8004032 <HAL_DMA_DeInit+0x10e>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a7d      	ldr	r2, [pc, #500]	; (80041d8 <HAL_DMA_DeInit+0x2b4>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d022      	beq.n	800402c <HAL_DMA_DeInit+0x108>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a7c      	ldr	r2, [pc, #496]	; (80041dc <HAL_DMA_DeInit+0x2b8>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d01a      	beq.n	8004026 <HAL_DMA_DeInit+0x102>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a7a      	ldr	r2, [pc, #488]	; (80041e0 <HAL_DMA_DeInit+0x2bc>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d012      	beq.n	8004020 <HAL_DMA_DeInit+0xfc>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a79      	ldr	r2, [pc, #484]	; (80041e4 <HAL_DMA_DeInit+0x2c0>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d00a      	beq.n	800401a <HAL_DMA_DeInit+0xf6>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a77      	ldr	r2, [pc, #476]	; (80041e8 <HAL_DMA_DeInit+0x2c4>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d102      	bne.n	8004014 <HAL_DMA_DeInit+0xf0>
 800400e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004012:	e01e      	b.n	8004052 <HAL_DMA_DeInit+0x12e>
 8004014:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004018:	e01b      	b.n	8004052 <HAL_DMA_DeInit+0x12e>
 800401a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800401e:	e018      	b.n	8004052 <HAL_DMA_DeInit+0x12e>
 8004020:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004024:	e015      	b.n	8004052 <HAL_DMA_DeInit+0x12e>
 8004026:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800402a:	e012      	b.n	8004052 <HAL_DMA_DeInit+0x12e>
 800402c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004030:	e00f      	b.n	8004052 <HAL_DMA_DeInit+0x12e>
 8004032:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004036:	e00c      	b.n	8004052 <HAL_DMA_DeInit+0x12e>
 8004038:	f44f 7380 	mov.w	r3, #256	; 0x100
 800403c:	e009      	b.n	8004052 <HAL_DMA_DeInit+0x12e>
 800403e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004042:	e006      	b.n	8004052 <HAL_DMA_DeInit+0x12e>
 8004044:	4b69      	ldr	r3, [pc, #420]	; (80041ec <HAL_DMA_DeInit+0x2c8>)
 8004046:	e004      	b.n	8004052 <HAL_DMA_DeInit+0x12e>
 8004048:	4b68      	ldr	r3, [pc, #416]	; (80041ec <HAL_DMA_DeInit+0x2c8>)
 800404a:	e002      	b.n	8004052 <HAL_DMA_DeInit+0x12e>
 800404c:	4b67      	ldr	r3, [pc, #412]	; (80041ec <HAL_DMA_DeInit+0x2c8>)
 800404e:	e000      	b.n	8004052 <HAL_DMA_DeInit+0x12e>
 8004050:	4b66      	ldr	r3, [pc, #408]	; (80041ec <HAL_DMA_DeInit+0x2c8>)
 8004052:	4a67      	ldr	r2, [pc, #412]	; (80041f0 <HAL_DMA_DeInit+0x2cc>)
 8004054:	60d3      	str	r3, [r2, #12]
 8004056:	e150      	b.n	80042fa <HAL_DMA_DeInit+0x3d6>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	461a      	mov	r2, r3
 800405e:	4b65      	ldr	r3, [pc, #404]	; (80041f4 <HAL_DMA_DeInit+0x2d0>)
 8004060:	429a      	cmp	r2, r3
 8004062:	d960      	bls.n	8004126 <HAL_DMA_DeInit+0x202>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a54      	ldr	r2, [pc, #336]	; (80041bc <HAL_DMA_DeInit+0x298>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d057      	beq.n	800411e <HAL_DMA_DeInit+0x1fa>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a53      	ldr	r2, [pc, #332]	; (80041c0 <HAL_DMA_DeInit+0x29c>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d050      	beq.n	800411a <HAL_DMA_DeInit+0x1f6>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a51      	ldr	r2, [pc, #324]	; (80041c4 <HAL_DMA_DeInit+0x2a0>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d049      	beq.n	8004116 <HAL_DMA_DeInit+0x1f2>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a50      	ldr	r2, [pc, #320]	; (80041c8 <HAL_DMA_DeInit+0x2a4>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d042      	beq.n	8004112 <HAL_DMA_DeInit+0x1ee>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a4e      	ldr	r2, [pc, #312]	; (80041cc <HAL_DMA_DeInit+0x2a8>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d03a      	beq.n	800410c <HAL_DMA_DeInit+0x1e8>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a4d      	ldr	r2, [pc, #308]	; (80041d0 <HAL_DMA_DeInit+0x2ac>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d032      	beq.n	8004106 <HAL_DMA_DeInit+0x1e2>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a4b      	ldr	r2, [pc, #300]	; (80041d4 <HAL_DMA_DeInit+0x2b0>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d02a      	beq.n	8004100 <HAL_DMA_DeInit+0x1dc>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a4a      	ldr	r2, [pc, #296]	; (80041d8 <HAL_DMA_DeInit+0x2b4>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d022      	beq.n	80040fa <HAL_DMA_DeInit+0x1d6>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a48      	ldr	r2, [pc, #288]	; (80041dc <HAL_DMA_DeInit+0x2b8>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d01a      	beq.n	80040f4 <HAL_DMA_DeInit+0x1d0>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a47      	ldr	r2, [pc, #284]	; (80041e0 <HAL_DMA_DeInit+0x2bc>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d012      	beq.n	80040ee <HAL_DMA_DeInit+0x1ca>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a45      	ldr	r2, [pc, #276]	; (80041e4 <HAL_DMA_DeInit+0x2c0>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d00a      	beq.n	80040e8 <HAL_DMA_DeInit+0x1c4>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a44      	ldr	r2, [pc, #272]	; (80041e8 <HAL_DMA_DeInit+0x2c4>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d102      	bne.n	80040e2 <HAL_DMA_DeInit+0x1be>
 80040dc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040e0:	e01e      	b.n	8004120 <HAL_DMA_DeInit+0x1fc>
 80040e2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80040e6:	e01b      	b.n	8004120 <HAL_DMA_DeInit+0x1fc>
 80040e8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040ec:	e018      	b.n	8004120 <HAL_DMA_DeInit+0x1fc>
 80040ee:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040f2:	e015      	b.n	8004120 <HAL_DMA_DeInit+0x1fc>
 80040f4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040f8:	e012      	b.n	8004120 <HAL_DMA_DeInit+0x1fc>
 80040fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040fe:	e00f      	b.n	8004120 <HAL_DMA_DeInit+0x1fc>
 8004100:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004104:	e00c      	b.n	8004120 <HAL_DMA_DeInit+0x1fc>
 8004106:	f44f 7380 	mov.w	r3, #256	; 0x100
 800410a:	e009      	b.n	8004120 <HAL_DMA_DeInit+0x1fc>
 800410c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004110:	e006      	b.n	8004120 <HAL_DMA_DeInit+0x1fc>
 8004112:	4b36      	ldr	r3, [pc, #216]	; (80041ec <HAL_DMA_DeInit+0x2c8>)
 8004114:	e004      	b.n	8004120 <HAL_DMA_DeInit+0x1fc>
 8004116:	4b35      	ldr	r3, [pc, #212]	; (80041ec <HAL_DMA_DeInit+0x2c8>)
 8004118:	e002      	b.n	8004120 <HAL_DMA_DeInit+0x1fc>
 800411a:	4b34      	ldr	r3, [pc, #208]	; (80041ec <HAL_DMA_DeInit+0x2c8>)
 800411c:	e000      	b.n	8004120 <HAL_DMA_DeInit+0x1fc>
 800411e:	4b33      	ldr	r3, [pc, #204]	; (80041ec <HAL_DMA_DeInit+0x2c8>)
 8004120:	4a33      	ldr	r2, [pc, #204]	; (80041f0 <HAL_DMA_DeInit+0x2cc>)
 8004122:	6093      	str	r3, [r2, #8]
 8004124:	e0e9      	b.n	80042fa <HAL_DMA_DeInit+0x3d6>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	461a      	mov	r2, r3
 800412c:	4b32      	ldr	r3, [pc, #200]	; (80041f8 <HAL_DMA_DeInit+0x2d4>)
 800412e:	429a      	cmp	r2, r3
 8004130:	f240 8083 	bls.w	800423a <HAL_DMA_DeInit+0x316>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a20      	ldr	r2, [pc, #128]	; (80041bc <HAL_DMA_DeInit+0x298>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d079      	beq.n	8004232 <HAL_DMA_DeInit+0x30e>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a1f      	ldr	r2, [pc, #124]	; (80041c0 <HAL_DMA_DeInit+0x29c>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d072      	beq.n	800422e <HAL_DMA_DeInit+0x30a>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a1d      	ldr	r2, [pc, #116]	; (80041c4 <HAL_DMA_DeInit+0x2a0>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d06b      	beq.n	800422a <HAL_DMA_DeInit+0x306>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a1c      	ldr	r2, [pc, #112]	; (80041c8 <HAL_DMA_DeInit+0x2a4>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d064      	beq.n	8004226 <HAL_DMA_DeInit+0x302>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a1a      	ldr	r2, [pc, #104]	; (80041cc <HAL_DMA_DeInit+0x2a8>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d05c      	beq.n	8004220 <HAL_DMA_DeInit+0x2fc>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a19      	ldr	r2, [pc, #100]	; (80041d0 <HAL_DMA_DeInit+0x2ac>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d054      	beq.n	800421a <HAL_DMA_DeInit+0x2f6>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a17      	ldr	r2, [pc, #92]	; (80041d4 <HAL_DMA_DeInit+0x2b0>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d04c      	beq.n	8004214 <HAL_DMA_DeInit+0x2f0>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a16      	ldr	r2, [pc, #88]	; (80041d8 <HAL_DMA_DeInit+0x2b4>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d044      	beq.n	800420e <HAL_DMA_DeInit+0x2ea>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a14      	ldr	r2, [pc, #80]	; (80041dc <HAL_DMA_DeInit+0x2b8>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d03c      	beq.n	8004208 <HAL_DMA_DeInit+0x2e4>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a13      	ldr	r2, [pc, #76]	; (80041e0 <HAL_DMA_DeInit+0x2bc>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d034      	beq.n	8004202 <HAL_DMA_DeInit+0x2de>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a11      	ldr	r2, [pc, #68]	; (80041e4 <HAL_DMA_DeInit+0x2c0>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d02c      	beq.n	80041fc <HAL_DMA_DeInit+0x2d8>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a10      	ldr	r2, [pc, #64]	; (80041e8 <HAL_DMA_DeInit+0x2c4>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d102      	bne.n	80041b2 <HAL_DMA_DeInit+0x28e>
 80041ac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041b0:	e040      	b.n	8004234 <HAL_DMA_DeInit+0x310>
 80041b2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041b6:	e03d      	b.n	8004234 <HAL_DMA_DeInit+0x310>
 80041b8:	40026458 	.word	0x40026458
 80041bc:	40026010 	.word	0x40026010
 80041c0:	40026410 	.word	0x40026410
 80041c4:	40026070 	.word	0x40026070
 80041c8:	40026470 	.word	0x40026470
 80041cc:	40026028 	.word	0x40026028
 80041d0:	40026428 	.word	0x40026428
 80041d4:	40026088 	.word	0x40026088
 80041d8:	40026488 	.word	0x40026488
 80041dc:	40026040 	.word	0x40026040
 80041e0:	40026440 	.word	0x40026440
 80041e4:	400260a0 	.word	0x400260a0
 80041e8:	400264a0 	.word	0x400264a0
 80041ec:	00800004 	.word	0x00800004
 80041f0:	40026400 	.word	0x40026400
 80041f4:	400260b8 	.word	0x400260b8
 80041f8:	40026058 	.word	0x40026058
 80041fc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004200:	e018      	b.n	8004234 <HAL_DMA_DeInit+0x310>
 8004202:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004206:	e015      	b.n	8004234 <HAL_DMA_DeInit+0x310>
 8004208:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800420c:	e012      	b.n	8004234 <HAL_DMA_DeInit+0x310>
 800420e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004212:	e00f      	b.n	8004234 <HAL_DMA_DeInit+0x310>
 8004214:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004218:	e00c      	b.n	8004234 <HAL_DMA_DeInit+0x310>
 800421a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800421e:	e009      	b.n	8004234 <HAL_DMA_DeInit+0x310>
 8004220:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004224:	e006      	b.n	8004234 <HAL_DMA_DeInit+0x310>
 8004226:	4b69      	ldr	r3, [pc, #420]	; (80043cc <HAL_DMA_DeInit+0x4a8>)
 8004228:	e004      	b.n	8004234 <HAL_DMA_DeInit+0x310>
 800422a:	4b68      	ldr	r3, [pc, #416]	; (80043cc <HAL_DMA_DeInit+0x4a8>)
 800422c:	e002      	b.n	8004234 <HAL_DMA_DeInit+0x310>
 800422e:	4b67      	ldr	r3, [pc, #412]	; (80043cc <HAL_DMA_DeInit+0x4a8>)
 8004230:	e000      	b.n	8004234 <HAL_DMA_DeInit+0x310>
 8004232:	4b66      	ldr	r3, [pc, #408]	; (80043cc <HAL_DMA_DeInit+0x4a8>)
 8004234:	4a66      	ldr	r2, [pc, #408]	; (80043d0 <HAL_DMA_DeInit+0x4ac>)
 8004236:	60d3      	str	r3, [r2, #12]
 8004238:	e05f      	b.n	80042fa <HAL_DMA_DeInit+0x3d6>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a65      	ldr	r2, [pc, #404]	; (80043d4 <HAL_DMA_DeInit+0x4b0>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d057      	beq.n	80042f4 <HAL_DMA_DeInit+0x3d0>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a63      	ldr	r2, [pc, #396]	; (80043d8 <HAL_DMA_DeInit+0x4b4>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d050      	beq.n	80042f0 <HAL_DMA_DeInit+0x3cc>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a62      	ldr	r2, [pc, #392]	; (80043dc <HAL_DMA_DeInit+0x4b8>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d049      	beq.n	80042ec <HAL_DMA_DeInit+0x3c8>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a60      	ldr	r2, [pc, #384]	; (80043e0 <HAL_DMA_DeInit+0x4bc>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d042      	beq.n	80042e8 <HAL_DMA_DeInit+0x3c4>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a5f      	ldr	r2, [pc, #380]	; (80043e4 <HAL_DMA_DeInit+0x4c0>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d03a      	beq.n	80042e2 <HAL_DMA_DeInit+0x3be>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a5d      	ldr	r2, [pc, #372]	; (80043e8 <HAL_DMA_DeInit+0x4c4>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d032      	beq.n	80042dc <HAL_DMA_DeInit+0x3b8>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a5c      	ldr	r2, [pc, #368]	; (80043ec <HAL_DMA_DeInit+0x4c8>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d02a      	beq.n	80042d6 <HAL_DMA_DeInit+0x3b2>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a5a      	ldr	r2, [pc, #360]	; (80043f0 <HAL_DMA_DeInit+0x4cc>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d022      	beq.n	80042d0 <HAL_DMA_DeInit+0x3ac>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a59      	ldr	r2, [pc, #356]	; (80043f4 <HAL_DMA_DeInit+0x4d0>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d01a      	beq.n	80042ca <HAL_DMA_DeInit+0x3a6>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a57      	ldr	r2, [pc, #348]	; (80043f8 <HAL_DMA_DeInit+0x4d4>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d012      	beq.n	80042c4 <HAL_DMA_DeInit+0x3a0>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a56      	ldr	r2, [pc, #344]	; (80043fc <HAL_DMA_DeInit+0x4d8>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d00a      	beq.n	80042be <HAL_DMA_DeInit+0x39a>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a54      	ldr	r2, [pc, #336]	; (8004400 <HAL_DMA_DeInit+0x4dc>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d102      	bne.n	80042b8 <HAL_DMA_DeInit+0x394>
 80042b2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80042b6:	e01e      	b.n	80042f6 <HAL_DMA_DeInit+0x3d2>
 80042b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80042bc:	e01b      	b.n	80042f6 <HAL_DMA_DeInit+0x3d2>
 80042be:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80042c2:	e018      	b.n	80042f6 <HAL_DMA_DeInit+0x3d2>
 80042c4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80042c8:	e015      	b.n	80042f6 <HAL_DMA_DeInit+0x3d2>
 80042ca:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80042ce:	e012      	b.n	80042f6 <HAL_DMA_DeInit+0x3d2>
 80042d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042d4:	e00f      	b.n	80042f6 <HAL_DMA_DeInit+0x3d2>
 80042d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042da:	e00c      	b.n	80042f6 <HAL_DMA_DeInit+0x3d2>
 80042dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042e0:	e009      	b.n	80042f6 <HAL_DMA_DeInit+0x3d2>
 80042e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042e6:	e006      	b.n	80042f6 <HAL_DMA_DeInit+0x3d2>
 80042e8:	4b38      	ldr	r3, [pc, #224]	; (80043cc <HAL_DMA_DeInit+0x4a8>)
 80042ea:	e004      	b.n	80042f6 <HAL_DMA_DeInit+0x3d2>
 80042ec:	4b37      	ldr	r3, [pc, #220]	; (80043cc <HAL_DMA_DeInit+0x4a8>)
 80042ee:	e002      	b.n	80042f6 <HAL_DMA_DeInit+0x3d2>
 80042f0:	4b36      	ldr	r3, [pc, #216]	; (80043cc <HAL_DMA_DeInit+0x4a8>)
 80042f2:	e000      	b.n	80042f6 <HAL_DMA_DeInit+0x3d2>
 80042f4:	4b35      	ldr	r3, [pc, #212]	; (80043cc <HAL_DMA_DeInit+0x4a8>)
 80042f6:	4a36      	ldr	r2, [pc, #216]	; (80043d0 <HAL_DMA_DeInit+0x4ac>)
 80042f8:	6093      	str	r3, [r2, #8]
  __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	461a      	mov	r2, r3
 8004300:	4b40      	ldr	r3, [pc, #256]	; (8004404 <HAL_DMA_DeInit+0x4e0>)
 8004302:	429a      	cmp	r2, r3
 8004304:	f240 8082 	bls.w	800440c <HAL_DMA_DeInit+0x4e8>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a31      	ldr	r2, [pc, #196]	; (80043d4 <HAL_DMA_DeInit+0x4b0>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d057      	beq.n	80043c2 <HAL_DMA_DeInit+0x49e>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a30      	ldr	r2, [pc, #192]	; (80043d8 <HAL_DMA_DeInit+0x4b4>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d050      	beq.n	80043be <HAL_DMA_DeInit+0x49a>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a2e      	ldr	r2, [pc, #184]	; (80043dc <HAL_DMA_DeInit+0x4b8>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d049      	beq.n	80043ba <HAL_DMA_DeInit+0x496>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a2d      	ldr	r2, [pc, #180]	; (80043e0 <HAL_DMA_DeInit+0x4bc>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d042      	beq.n	80043b6 <HAL_DMA_DeInit+0x492>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a2b      	ldr	r2, [pc, #172]	; (80043e4 <HAL_DMA_DeInit+0x4c0>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d03a      	beq.n	80043b0 <HAL_DMA_DeInit+0x48c>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a2a      	ldr	r2, [pc, #168]	; (80043e8 <HAL_DMA_DeInit+0x4c4>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d032      	beq.n	80043aa <HAL_DMA_DeInit+0x486>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a28      	ldr	r2, [pc, #160]	; (80043ec <HAL_DMA_DeInit+0x4c8>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d02a      	beq.n	80043a4 <HAL_DMA_DeInit+0x480>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a27      	ldr	r2, [pc, #156]	; (80043f0 <HAL_DMA_DeInit+0x4cc>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d022      	beq.n	800439e <HAL_DMA_DeInit+0x47a>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a25      	ldr	r2, [pc, #148]	; (80043f4 <HAL_DMA_DeInit+0x4d0>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d01a      	beq.n	8004398 <HAL_DMA_DeInit+0x474>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a24      	ldr	r2, [pc, #144]	; (80043f8 <HAL_DMA_DeInit+0x4d4>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d012      	beq.n	8004392 <HAL_DMA_DeInit+0x46e>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a22      	ldr	r2, [pc, #136]	; (80043fc <HAL_DMA_DeInit+0x4d8>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d00a      	beq.n	800438c <HAL_DMA_DeInit+0x468>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a21      	ldr	r2, [pc, #132]	; (8004400 <HAL_DMA_DeInit+0x4dc>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d102      	bne.n	8004386 <HAL_DMA_DeInit+0x462>
 8004380:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004384:	e01e      	b.n	80043c4 <HAL_DMA_DeInit+0x4a0>
 8004386:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800438a:	e01b      	b.n	80043c4 <HAL_DMA_DeInit+0x4a0>
 800438c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004390:	e018      	b.n	80043c4 <HAL_DMA_DeInit+0x4a0>
 8004392:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004396:	e015      	b.n	80043c4 <HAL_DMA_DeInit+0x4a0>
 8004398:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800439c:	e012      	b.n	80043c4 <HAL_DMA_DeInit+0x4a0>
 800439e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80043a2:	e00f      	b.n	80043c4 <HAL_DMA_DeInit+0x4a0>
 80043a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80043a8:	e00c      	b.n	80043c4 <HAL_DMA_DeInit+0x4a0>
 80043aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80043ae:	e009      	b.n	80043c4 <HAL_DMA_DeInit+0x4a0>
 80043b0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80043b4:	e006      	b.n	80043c4 <HAL_DMA_DeInit+0x4a0>
 80043b6:	2320      	movs	r3, #32
 80043b8:	e004      	b.n	80043c4 <HAL_DMA_DeInit+0x4a0>
 80043ba:	2320      	movs	r3, #32
 80043bc:	e002      	b.n	80043c4 <HAL_DMA_DeInit+0x4a0>
 80043be:	2320      	movs	r3, #32
 80043c0:	e000      	b.n	80043c4 <HAL_DMA_DeInit+0x4a0>
 80043c2:	2320      	movs	r3, #32
 80043c4:	4a10      	ldr	r2, [pc, #64]	; (8004408 <HAL_DMA_DeInit+0x4e4>)
 80043c6:	60d3      	str	r3, [r2, #12]
 80043c8:	e16e      	b.n	80046a8 <HAL_DMA_DeInit+0x784>
 80043ca:	bf00      	nop
 80043cc:	00800004 	.word	0x00800004
 80043d0:	40026000 	.word	0x40026000
 80043d4:	40026010 	.word	0x40026010
 80043d8:	40026410 	.word	0x40026410
 80043dc:	40026070 	.word	0x40026070
 80043e0:	40026470 	.word	0x40026470
 80043e4:	40026028 	.word	0x40026028
 80043e8:	40026428 	.word	0x40026428
 80043ec:	40026088 	.word	0x40026088
 80043f0:	40026488 	.word	0x40026488
 80043f4:	40026040 	.word	0x40026040
 80043f8:	40026440 	.word	0x40026440
 80043fc:	400260a0 	.word	0x400260a0
 8004400:	400264a0 	.word	0x400264a0
 8004404:	40026458 	.word	0x40026458
 8004408:	40026400 	.word	0x40026400
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	461a      	mov	r2, r3
 8004412:	4b8c      	ldr	r3, [pc, #560]	; (8004644 <HAL_DMA_DeInit+0x720>)
 8004414:	429a      	cmp	r2, r3
 8004416:	d960      	bls.n	80044da <HAL_DMA_DeInit+0x5b6>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a8a      	ldr	r2, [pc, #552]	; (8004648 <HAL_DMA_DeInit+0x724>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d057      	beq.n	80044d2 <HAL_DMA_DeInit+0x5ae>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a89      	ldr	r2, [pc, #548]	; (800464c <HAL_DMA_DeInit+0x728>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d050      	beq.n	80044ce <HAL_DMA_DeInit+0x5aa>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a87      	ldr	r2, [pc, #540]	; (8004650 <HAL_DMA_DeInit+0x72c>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d049      	beq.n	80044ca <HAL_DMA_DeInit+0x5a6>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a86      	ldr	r2, [pc, #536]	; (8004654 <HAL_DMA_DeInit+0x730>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d042      	beq.n	80044c6 <HAL_DMA_DeInit+0x5a2>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a84      	ldr	r2, [pc, #528]	; (8004658 <HAL_DMA_DeInit+0x734>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d03a      	beq.n	80044c0 <HAL_DMA_DeInit+0x59c>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a83      	ldr	r2, [pc, #524]	; (800465c <HAL_DMA_DeInit+0x738>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d032      	beq.n	80044ba <HAL_DMA_DeInit+0x596>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a81      	ldr	r2, [pc, #516]	; (8004660 <HAL_DMA_DeInit+0x73c>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d02a      	beq.n	80044b4 <HAL_DMA_DeInit+0x590>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a80      	ldr	r2, [pc, #512]	; (8004664 <HAL_DMA_DeInit+0x740>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d022      	beq.n	80044ae <HAL_DMA_DeInit+0x58a>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a7e      	ldr	r2, [pc, #504]	; (8004668 <HAL_DMA_DeInit+0x744>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d01a      	beq.n	80044a8 <HAL_DMA_DeInit+0x584>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a7d      	ldr	r2, [pc, #500]	; (800466c <HAL_DMA_DeInit+0x748>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d012      	beq.n	80044a2 <HAL_DMA_DeInit+0x57e>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a7b      	ldr	r2, [pc, #492]	; (8004670 <HAL_DMA_DeInit+0x74c>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d00a      	beq.n	800449c <HAL_DMA_DeInit+0x578>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a7a      	ldr	r2, [pc, #488]	; (8004674 <HAL_DMA_DeInit+0x750>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d102      	bne.n	8004496 <HAL_DMA_DeInit+0x572>
 8004490:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004494:	e01e      	b.n	80044d4 <HAL_DMA_DeInit+0x5b0>
 8004496:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800449a:	e01b      	b.n	80044d4 <HAL_DMA_DeInit+0x5b0>
 800449c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80044a0:	e018      	b.n	80044d4 <HAL_DMA_DeInit+0x5b0>
 80044a2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80044a6:	e015      	b.n	80044d4 <HAL_DMA_DeInit+0x5b0>
 80044a8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80044ac:	e012      	b.n	80044d4 <HAL_DMA_DeInit+0x5b0>
 80044ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80044b2:	e00f      	b.n	80044d4 <HAL_DMA_DeInit+0x5b0>
 80044b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80044b8:	e00c      	b.n	80044d4 <HAL_DMA_DeInit+0x5b0>
 80044ba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80044be:	e009      	b.n	80044d4 <HAL_DMA_DeInit+0x5b0>
 80044c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80044c4:	e006      	b.n	80044d4 <HAL_DMA_DeInit+0x5b0>
 80044c6:	2320      	movs	r3, #32
 80044c8:	e004      	b.n	80044d4 <HAL_DMA_DeInit+0x5b0>
 80044ca:	2320      	movs	r3, #32
 80044cc:	e002      	b.n	80044d4 <HAL_DMA_DeInit+0x5b0>
 80044ce:	2320      	movs	r3, #32
 80044d0:	e000      	b.n	80044d4 <HAL_DMA_DeInit+0x5b0>
 80044d2:	2320      	movs	r3, #32
 80044d4:	4a68      	ldr	r2, [pc, #416]	; (8004678 <HAL_DMA_DeInit+0x754>)
 80044d6:	6093      	str	r3, [r2, #8]
 80044d8:	e0e6      	b.n	80046a8 <HAL_DMA_DeInit+0x784>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	461a      	mov	r2, r3
 80044e0:	4b66      	ldr	r3, [pc, #408]	; (800467c <HAL_DMA_DeInit+0x758>)
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d960      	bls.n	80045a8 <HAL_DMA_DeInit+0x684>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a57      	ldr	r2, [pc, #348]	; (8004648 <HAL_DMA_DeInit+0x724>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d057      	beq.n	80045a0 <HAL_DMA_DeInit+0x67c>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a55      	ldr	r2, [pc, #340]	; (800464c <HAL_DMA_DeInit+0x728>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d050      	beq.n	800459c <HAL_DMA_DeInit+0x678>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a54      	ldr	r2, [pc, #336]	; (8004650 <HAL_DMA_DeInit+0x72c>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d049      	beq.n	8004598 <HAL_DMA_DeInit+0x674>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a52      	ldr	r2, [pc, #328]	; (8004654 <HAL_DMA_DeInit+0x730>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d042      	beq.n	8004594 <HAL_DMA_DeInit+0x670>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a51      	ldr	r2, [pc, #324]	; (8004658 <HAL_DMA_DeInit+0x734>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d03a      	beq.n	800458e <HAL_DMA_DeInit+0x66a>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a4f      	ldr	r2, [pc, #316]	; (800465c <HAL_DMA_DeInit+0x738>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d032      	beq.n	8004588 <HAL_DMA_DeInit+0x664>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a4e      	ldr	r2, [pc, #312]	; (8004660 <HAL_DMA_DeInit+0x73c>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d02a      	beq.n	8004582 <HAL_DMA_DeInit+0x65e>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a4c      	ldr	r2, [pc, #304]	; (8004664 <HAL_DMA_DeInit+0x740>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d022      	beq.n	800457c <HAL_DMA_DeInit+0x658>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a4b      	ldr	r2, [pc, #300]	; (8004668 <HAL_DMA_DeInit+0x744>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d01a      	beq.n	8004576 <HAL_DMA_DeInit+0x652>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a49      	ldr	r2, [pc, #292]	; (800466c <HAL_DMA_DeInit+0x748>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d012      	beq.n	8004570 <HAL_DMA_DeInit+0x64c>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a48      	ldr	r2, [pc, #288]	; (8004670 <HAL_DMA_DeInit+0x74c>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d00a      	beq.n	800456a <HAL_DMA_DeInit+0x646>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a46      	ldr	r2, [pc, #280]	; (8004674 <HAL_DMA_DeInit+0x750>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d102      	bne.n	8004564 <HAL_DMA_DeInit+0x640>
 800455e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004562:	e01e      	b.n	80045a2 <HAL_DMA_DeInit+0x67e>
 8004564:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004568:	e01b      	b.n	80045a2 <HAL_DMA_DeInit+0x67e>
 800456a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800456e:	e018      	b.n	80045a2 <HAL_DMA_DeInit+0x67e>
 8004570:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004574:	e015      	b.n	80045a2 <HAL_DMA_DeInit+0x67e>
 8004576:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800457a:	e012      	b.n	80045a2 <HAL_DMA_DeInit+0x67e>
 800457c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004580:	e00f      	b.n	80045a2 <HAL_DMA_DeInit+0x67e>
 8004582:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004586:	e00c      	b.n	80045a2 <HAL_DMA_DeInit+0x67e>
 8004588:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800458c:	e009      	b.n	80045a2 <HAL_DMA_DeInit+0x67e>
 800458e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004592:	e006      	b.n	80045a2 <HAL_DMA_DeInit+0x67e>
 8004594:	2320      	movs	r3, #32
 8004596:	e004      	b.n	80045a2 <HAL_DMA_DeInit+0x67e>
 8004598:	2320      	movs	r3, #32
 800459a:	e002      	b.n	80045a2 <HAL_DMA_DeInit+0x67e>
 800459c:	2320      	movs	r3, #32
 800459e:	e000      	b.n	80045a2 <HAL_DMA_DeInit+0x67e>
 80045a0:	2320      	movs	r3, #32
 80045a2:	4a37      	ldr	r2, [pc, #220]	; (8004680 <HAL_DMA_DeInit+0x75c>)
 80045a4:	60d3      	str	r3, [r2, #12]
 80045a6:	e07f      	b.n	80046a8 <HAL_DMA_DeInit+0x784>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a26      	ldr	r2, [pc, #152]	; (8004648 <HAL_DMA_DeInit+0x724>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d077      	beq.n	80046a2 <HAL_DMA_DeInit+0x77e>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a25      	ldr	r2, [pc, #148]	; (800464c <HAL_DMA_DeInit+0x728>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d070      	beq.n	800469e <HAL_DMA_DeInit+0x77a>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a23      	ldr	r2, [pc, #140]	; (8004650 <HAL_DMA_DeInit+0x72c>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d069      	beq.n	800469a <HAL_DMA_DeInit+0x776>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a22      	ldr	r2, [pc, #136]	; (8004654 <HAL_DMA_DeInit+0x730>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d062      	beq.n	8004696 <HAL_DMA_DeInit+0x772>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a20      	ldr	r2, [pc, #128]	; (8004658 <HAL_DMA_DeInit+0x734>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d05a      	beq.n	8004690 <HAL_DMA_DeInit+0x76c>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a1f      	ldr	r2, [pc, #124]	; (800465c <HAL_DMA_DeInit+0x738>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d052      	beq.n	800468a <HAL_DMA_DeInit+0x766>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a1d      	ldr	r2, [pc, #116]	; (8004660 <HAL_DMA_DeInit+0x73c>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d04a      	beq.n	8004684 <HAL_DMA_DeInit+0x760>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a1c      	ldr	r2, [pc, #112]	; (8004664 <HAL_DMA_DeInit+0x740>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d022      	beq.n	800463e <HAL_DMA_DeInit+0x71a>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a1a      	ldr	r2, [pc, #104]	; (8004668 <HAL_DMA_DeInit+0x744>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d01a      	beq.n	8004638 <HAL_DMA_DeInit+0x714>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a19      	ldr	r2, [pc, #100]	; (800466c <HAL_DMA_DeInit+0x748>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d012      	beq.n	8004632 <HAL_DMA_DeInit+0x70e>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a17      	ldr	r2, [pc, #92]	; (8004670 <HAL_DMA_DeInit+0x74c>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d00a      	beq.n	800462c <HAL_DMA_DeInit+0x708>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a16      	ldr	r2, [pc, #88]	; (8004674 <HAL_DMA_DeInit+0x750>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d102      	bne.n	8004626 <HAL_DMA_DeInit+0x702>
 8004620:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004624:	e03e      	b.n	80046a4 <HAL_DMA_DeInit+0x780>
 8004626:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800462a:	e03b      	b.n	80046a4 <HAL_DMA_DeInit+0x780>
 800462c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004630:	e038      	b.n	80046a4 <HAL_DMA_DeInit+0x780>
 8004632:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004636:	e035      	b.n	80046a4 <HAL_DMA_DeInit+0x780>
 8004638:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800463c:	e032      	b.n	80046a4 <HAL_DMA_DeInit+0x780>
 800463e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004642:	e02f      	b.n	80046a4 <HAL_DMA_DeInit+0x780>
 8004644:	400260b8 	.word	0x400260b8
 8004648:	40026010 	.word	0x40026010
 800464c:	40026410 	.word	0x40026410
 8004650:	40026070 	.word	0x40026070
 8004654:	40026470 	.word	0x40026470
 8004658:	40026028 	.word	0x40026028
 800465c:	40026428 	.word	0x40026428
 8004660:	40026088 	.word	0x40026088
 8004664:	40026488 	.word	0x40026488
 8004668:	40026040 	.word	0x40026040
 800466c:	40026440 	.word	0x40026440
 8004670:	400260a0 	.word	0x400260a0
 8004674:	400264a0 	.word	0x400264a0
 8004678:	40026400 	.word	0x40026400
 800467c:	40026058 	.word	0x40026058
 8004680:	40026000 	.word	0x40026000
 8004684:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004688:	e00c      	b.n	80046a4 <HAL_DMA_DeInit+0x780>
 800468a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800468e:	e009      	b.n	80046a4 <HAL_DMA_DeInit+0x780>
 8004690:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004694:	e006      	b.n	80046a4 <HAL_DMA_DeInit+0x780>
 8004696:	2320      	movs	r3, #32
 8004698:	e004      	b.n	80046a4 <HAL_DMA_DeInit+0x780>
 800469a:	2320      	movs	r3, #32
 800469c:	e002      	b.n	80046a4 <HAL_DMA_DeInit+0x780>
 800469e:	2320      	movs	r3, #32
 80046a0:	e000      	b.n	80046a4 <HAL_DMA_DeInit+0x780>
 80046a2:	2320      	movs	r3, #32
 80046a4:	4a8a      	ldr	r2, [pc, #552]	; (80048d0 <HAL_DMA_DeInit+0x9ac>)
 80046a6:	6093      	str	r3, [r2, #8]
  __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	461a      	mov	r2, r3
 80046ae:	4b89      	ldr	r3, [pc, #548]	; (80048d4 <HAL_DMA_DeInit+0x9b0>)
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d960      	bls.n	8004776 <HAL_DMA_DeInit+0x852>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a87      	ldr	r2, [pc, #540]	; (80048d8 <HAL_DMA_DeInit+0x9b4>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d057      	beq.n	800476e <HAL_DMA_DeInit+0x84a>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a86      	ldr	r2, [pc, #536]	; (80048dc <HAL_DMA_DeInit+0x9b8>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d050      	beq.n	800476a <HAL_DMA_DeInit+0x846>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a84      	ldr	r2, [pc, #528]	; (80048e0 <HAL_DMA_DeInit+0x9bc>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d049      	beq.n	8004766 <HAL_DMA_DeInit+0x842>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a83      	ldr	r2, [pc, #524]	; (80048e4 <HAL_DMA_DeInit+0x9c0>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d042      	beq.n	8004762 <HAL_DMA_DeInit+0x83e>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a81      	ldr	r2, [pc, #516]	; (80048e8 <HAL_DMA_DeInit+0x9c4>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d03a      	beq.n	800475c <HAL_DMA_DeInit+0x838>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a80      	ldr	r2, [pc, #512]	; (80048ec <HAL_DMA_DeInit+0x9c8>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d032      	beq.n	8004756 <HAL_DMA_DeInit+0x832>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a7e      	ldr	r2, [pc, #504]	; (80048f0 <HAL_DMA_DeInit+0x9cc>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d02a      	beq.n	8004750 <HAL_DMA_DeInit+0x82c>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a7d      	ldr	r2, [pc, #500]	; (80048f4 <HAL_DMA_DeInit+0x9d0>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d022      	beq.n	800474a <HAL_DMA_DeInit+0x826>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a7b      	ldr	r2, [pc, #492]	; (80048f8 <HAL_DMA_DeInit+0x9d4>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d01a      	beq.n	8004744 <HAL_DMA_DeInit+0x820>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a7a      	ldr	r2, [pc, #488]	; (80048fc <HAL_DMA_DeInit+0x9d8>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d012      	beq.n	800473e <HAL_DMA_DeInit+0x81a>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a78      	ldr	r2, [pc, #480]	; (8004900 <HAL_DMA_DeInit+0x9dc>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d00a      	beq.n	8004738 <HAL_DMA_DeInit+0x814>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a77      	ldr	r2, [pc, #476]	; (8004904 <HAL_DMA_DeInit+0x9e0>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d102      	bne.n	8004732 <HAL_DMA_DeInit+0x80e>
 800472c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004730:	e01e      	b.n	8004770 <HAL_DMA_DeInit+0x84c>
 8004732:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004736:	e01b      	b.n	8004770 <HAL_DMA_DeInit+0x84c>
 8004738:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800473c:	e018      	b.n	8004770 <HAL_DMA_DeInit+0x84c>
 800473e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004742:	e015      	b.n	8004770 <HAL_DMA_DeInit+0x84c>
 8004744:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004748:	e012      	b.n	8004770 <HAL_DMA_DeInit+0x84c>
 800474a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800474e:	e00f      	b.n	8004770 <HAL_DMA_DeInit+0x84c>
 8004750:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004754:	e00c      	b.n	8004770 <HAL_DMA_DeInit+0x84c>
 8004756:	f44f 7300 	mov.w	r3, #512	; 0x200
 800475a:	e009      	b.n	8004770 <HAL_DMA_DeInit+0x84c>
 800475c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004760:	e006      	b.n	8004770 <HAL_DMA_DeInit+0x84c>
 8004762:	2308      	movs	r3, #8
 8004764:	e004      	b.n	8004770 <HAL_DMA_DeInit+0x84c>
 8004766:	2308      	movs	r3, #8
 8004768:	e002      	b.n	8004770 <HAL_DMA_DeInit+0x84c>
 800476a:	2308      	movs	r3, #8
 800476c:	e000      	b.n	8004770 <HAL_DMA_DeInit+0x84c>
 800476e:	2308      	movs	r3, #8
 8004770:	4a65      	ldr	r2, [pc, #404]	; (8004908 <HAL_DMA_DeInit+0x9e4>)
 8004772:	60d3      	str	r3, [r2, #12]
 8004774:	e150      	b.n	8004a18 <HAL_DMA_DeInit+0xaf4>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	461a      	mov	r2, r3
 800477c:	4b63      	ldr	r3, [pc, #396]	; (800490c <HAL_DMA_DeInit+0x9e8>)
 800477e:	429a      	cmp	r2, r3
 8004780:	d960      	bls.n	8004844 <HAL_DMA_DeInit+0x920>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4a54      	ldr	r2, [pc, #336]	; (80048d8 <HAL_DMA_DeInit+0x9b4>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d057      	beq.n	800483c <HAL_DMA_DeInit+0x918>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a52      	ldr	r2, [pc, #328]	; (80048dc <HAL_DMA_DeInit+0x9b8>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d050      	beq.n	8004838 <HAL_DMA_DeInit+0x914>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a51      	ldr	r2, [pc, #324]	; (80048e0 <HAL_DMA_DeInit+0x9bc>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d049      	beq.n	8004834 <HAL_DMA_DeInit+0x910>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a4f      	ldr	r2, [pc, #316]	; (80048e4 <HAL_DMA_DeInit+0x9c0>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d042      	beq.n	8004830 <HAL_DMA_DeInit+0x90c>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a4e      	ldr	r2, [pc, #312]	; (80048e8 <HAL_DMA_DeInit+0x9c4>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d03a      	beq.n	800482a <HAL_DMA_DeInit+0x906>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a4c      	ldr	r2, [pc, #304]	; (80048ec <HAL_DMA_DeInit+0x9c8>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d032      	beq.n	8004824 <HAL_DMA_DeInit+0x900>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a4b      	ldr	r2, [pc, #300]	; (80048f0 <HAL_DMA_DeInit+0x9cc>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d02a      	beq.n	800481e <HAL_DMA_DeInit+0x8fa>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a49      	ldr	r2, [pc, #292]	; (80048f4 <HAL_DMA_DeInit+0x9d0>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d022      	beq.n	8004818 <HAL_DMA_DeInit+0x8f4>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a48      	ldr	r2, [pc, #288]	; (80048f8 <HAL_DMA_DeInit+0x9d4>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d01a      	beq.n	8004812 <HAL_DMA_DeInit+0x8ee>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a46      	ldr	r2, [pc, #280]	; (80048fc <HAL_DMA_DeInit+0x9d8>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d012      	beq.n	800480c <HAL_DMA_DeInit+0x8e8>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a45      	ldr	r2, [pc, #276]	; (8004900 <HAL_DMA_DeInit+0x9dc>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d00a      	beq.n	8004806 <HAL_DMA_DeInit+0x8e2>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a43      	ldr	r2, [pc, #268]	; (8004904 <HAL_DMA_DeInit+0x9e0>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d102      	bne.n	8004800 <HAL_DMA_DeInit+0x8dc>
 80047fa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80047fe:	e01e      	b.n	800483e <HAL_DMA_DeInit+0x91a>
 8004800:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004804:	e01b      	b.n	800483e <HAL_DMA_DeInit+0x91a>
 8004806:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800480a:	e018      	b.n	800483e <HAL_DMA_DeInit+0x91a>
 800480c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004810:	e015      	b.n	800483e <HAL_DMA_DeInit+0x91a>
 8004812:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004816:	e012      	b.n	800483e <HAL_DMA_DeInit+0x91a>
 8004818:	f44f 7300 	mov.w	r3, #512	; 0x200
 800481c:	e00f      	b.n	800483e <HAL_DMA_DeInit+0x91a>
 800481e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004822:	e00c      	b.n	800483e <HAL_DMA_DeInit+0x91a>
 8004824:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004828:	e009      	b.n	800483e <HAL_DMA_DeInit+0x91a>
 800482a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800482e:	e006      	b.n	800483e <HAL_DMA_DeInit+0x91a>
 8004830:	2308      	movs	r3, #8
 8004832:	e004      	b.n	800483e <HAL_DMA_DeInit+0x91a>
 8004834:	2308      	movs	r3, #8
 8004836:	e002      	b.n	800483e <HAL_DMA_DeInit+0x91a>
 8004838:	2308      	movs	r3, #8
 800483a:	e000      	b.n	800483e <HAL_DMA_DeInit+0x91a>
 800483c:	2308      	movs	r3, #8
 800483e:	4a32      	ldr	r2, [pc, #200]	; (8004908 <HAL_DMA_DeInit+0x9e4>)
 8004840:	6093      	str	r3, [r2, #8]
 8004842:	e0e9      	b.n	8004a18 <HAL_DMA_DeInit+0xaf4>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	461a      	mov	r2, r3
 800484a:	4b31      	ldr	r3, [pc, #196]	; (8004910 <HAL_DMA_DeInit+0x9ec>)
 800484c:	429a      	cmp	r2, r3
 800484e:	f240 8083 	bls.w	8004958 <HAL_DMA_DeInit+0xa34>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a20      	ldr	r2, [pc, #128]	; (80048d8 <HAL_DMA_DeInit+0x9b4>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d079      	beq.n	8004950 <HAL_DMA_DeInit+0xa2c>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a1e      	ldr	r2, [pc, #120]	; (80048dc <HAL_DMA_DeInit+0x9b8>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d072      	beq.n	800494c <HAL_DMA_DeInit+0xa28>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a1d      	ldr	r2, [pc, #116]	; (80048e0 <HAL_DMA_DeInit+0x9bc>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d06b      	beq.n	8004948 <HAL_DMA_DeInit+0xa24>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a1b      	ldr	r2, [pc, #108]	; (80048e4 <HAL_DMA_DeInit+0x9c0>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d064      	beq.n	8004944 <HAL_DMA_DeInit+0xa20>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a1a      	ldr	r2, [pc, #104]	; (80048e8 <HAL_DMA_DeInit+0x9c4>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d05c      	beq.n	800493e <HAL_DMA_DeInit+0xa1a>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a18      	ldr	r2, [pc, #96]	; (80048ec <HAL_DMA_DeInit+0x9c8>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d054      	beq.n	8004938 <HAL_DMA_DeInit+0xa14>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a17      	ldr	r2, [pc, #92]	; (80048f0 <HAL_DMA_DeInit+0x9cc>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d04c      	beq.n	8004932 <HAL_DMA_DeInit+0xa0e>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a15      	ldr	r2, [pc, #84]	; (80048f4 <HAL_DMA_DeInit+0x9d0>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d044      	beq.n	800492c <HAL_DMA_DeInit+0xa08>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a14      	ldr	r2, [pc, #80]	; (80048f8 <HAL_DMA_DeInit+0x9d4>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d03c      	beq.n	8004926 <HAL_DMA_DeInit+0xa02>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a12      	ldr	r2, [pc, #72]	; (80048fc <HAL_DMA_DeInit+0x9d8>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d034      	beq.n	8004920 <HAL_DMA_DeInit+0x9fc>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a11      	ldr	r2, [pc, #68]	; (8004900 <HAL_DMA_DeInit+0x9dc>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d02c      	beq.n	800491a <HAL_DMA_DeInit+0x9f6>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a0f      	ldr	r2, [pc, #60]	; (8004904 <HAL_DMA_DeInit+0x9e0>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d124      	bne.n	8004914 <HAL_DMA_DeInit+0x9f0>
 80048ca:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80048ce:	e040      	b.n	8004952 <HAL_DMA_DeInit+0xa2e>
 80048d0:	40026000 	.word	0x40026000
 80048d4:	40026458 	.word	0x40026458
 80048d8:	40026010 	.word	0x40026010
 80048dc:	40026410 	.word	0x40026410
 80048e0:	40026070 	.word	0x40026070
 80048e4:	40026470 	.word	0x40026470
 80048e8:	40026028 	.word	0x40026028
 80048ec:	40026428 	.word	0x40026428
 80048f0:	40026088 	.word	0x40026088
 80048f4:	40026488 	.word	0x40026488
 80048f8:	40026040 	.word	0x40026040
 80048fc:	40026440 	.word	0x40026440
 8004900:	400260a0 	.word	0x400260a0
 8004904:	400264a0 	.word	0x400264a0
 8004908:	40026400 	.word	0x40026400
 800490c:	400260b8 	.word	0x400260b8
 8004910:	40026058 	.word	0x40026058
 8004914:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004918:	e01b      	b.n	8004952 <HAL_DMA_DeInit+0xa2e>
 800491a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800491e:	e018      	b.n	8004952 <HAL_DMA_DeInit+0xa2e>
 8004920:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004924:	e015      	b.n	8004952 <HAL_DMA_DeInit+0xa2e>
 8004926:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800492a:	e012      	b.n	8004952 <HAL_DMA_DeInit+0xa2e>
 800492c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004930:	e00f      	b.n	8004952 <HAL_DMA_DeInit+0xa2e>
 8004932:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004936:	e00c      	b.n	8004952 <HAL_DMA_DeInit+0xa2e>
 8004938:	f44f 7300 	mov.w	r3, #512	; 0x200
 800493c:	e009      	b.n	8004952 <HAL_DMA_DeInit+0xa2e>
 800493e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004942:	e006      	b.n	8004952 <HAL_DMA_DeInit+0xa2e>
 8004944:	2308      	movs	r3, #8
 8004946:	e004      	b.n	8004952 <HAL_DMA_DeInit+0xa2e>
 8004948:	2308      	movs	r3, #8
 800494a:	e002      	b.n	8004952 <HAL_DMA_DeInit+0xa2e>
 800494c:	2308      	movs	r3, #8
 800494e:	e000      	b.n	8004952 <HAL_DMA_DeInit+0xa2e>
 8004950:	2308      	movs	r3, #8
 8004952:	4a8a      	ldr	r2, [pc, #552]	; (8004b7c <HAL_DMA_DeInit+0xc58>)
 8004954:	60d3      	str	r3, [r2, #12]
 8004956:	e05f      	b.n	8004a18 <HAL_DMA_DeInit+0xaf4>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a88      	ldr	r2, [pc, #544]	; (8004b80 <HAL_DMA_DeInit+0xc5c>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d057      	beq.n	8004a12 <HAL_DMA_DeInit+0xaee>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a87      	ldr	r2, [pc, #540]	; (8004b84 <HAL_DMA_DeInit+0xc60>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d050      	beq.n	8004a0e <HAL_DMA_DeInit+0xaea>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a85      	ldr	r2, [pc, #532]	; (8004b88 <HAL_DMA_DeInit+0xc64>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d049      	beq.n	8004a0a <HAL_DMA_DeInit+0xae6>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a84      	ldr	r2, [pc, #528]	; (8004b8c <HAL_DMA_DeInit+0xc68>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d042      	beq.n	8004a06 <HAL_DMA_DeInit+0xae2>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a82      	ldr	r2, [pc, #520]	; (8004b90 <HAL_DMA_DeInit+0xc6c>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d03a      	beq.n	8004a00 <HAL_DMA_DeInit+0xadc>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a81      	ldr	r2, [pc, #516]	; (8004b94 <HAL_DMA_DeInit+0xc70>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d032      	beq.n	80049fa <HAL_DMA_DeInit+0xad6>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a7f      	ldr	r2, [pc, #508]	; (8004b98 <HAL_DMA_DeInit+0xc74>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d02a      	beq.n	80049f4 <HAL_DMA_DeInit+0xad0>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a7e      	ldr	r2, [pc, #504]	; (8004b9c <HAL_DMA_DeInit+0xc78>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d022      	beq.n	80049ee <HAL_DMA_DeInit+0xaca>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a7c      	ldr	r2, [pc, #496]	; (8004ba0 <HAL_DMA_DeInit+0xc7c>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d01a      	beq.n	80049e8 <HAL_DMA_DeInit+0xac4>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a7b      	ldr	r2, [pc, #492]	; (8004ba4 <HAL_DMA_DeInit+0xc80>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d012      	beq.n	80049e2 <HAL_DMA_DeInit+0xabe>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a79      	ldr	r2, [pc, #484]	; (8004ba8 <HAL_DMA_DeInit+0xc84>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d00a      	beq.n	80049dc <HAL_DMA_DeInit+0xab8>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a78      	ldr	r2, [pc, #480]	; (8004bac <HAL_DMA_DeInit+0xc88>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d102      	bne.n	80049d6 <HAL_DMA_DeInit+0xab2>
 80049d0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80049d4:	e01e      	b.n	8004a14 <HAL_DMA_DeInit+0xaf0>
 80049d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80049da:	e01b      	b.n	8004a14 <HAL_DMA_DeInit+0xaf0>
 80049dc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80049e0:	e018      	b.n	8004a14 <HAL_DMA_DeInit+0xaf0>
 80049e2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80049e6:	e015      	b.n	8004a14 <HAL_DMA_DeInit+0xaf0>
 80049e8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80049ec:	e012      	b.n	8004a14 <HAL_DMA_DeInit+0xaf0>
 80049ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 80049f2:	e00f      	b.n	8004a14 <HAL_DMA_DeInit+0xaf0>
 80049f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80049f8:	e00c      	b.n	8004a14 <HAL_DMA_DeInit+0xaf0>
 80049fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80049fe:	e009      	b.n	8004a14 <HAL_DMA_DeInit+0xaf0>
 8004a00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004a04:	e006      	b.n	8004a14 <HAL_DMA_DeInit+0xaf0>
 8004a06:	2308      	movs	r3, #8
 8004a08:	e004      	b.n	8004a14 <HAL_DMA_DeInit+0xaf0>
 8004a0a:	2308      	movs	r3, #8
 8004a0c:	e002      	b.n	8004a14 <HAL_DMA_DeInit+0xaf0>
 8004a0e:	2308      	movs	r3, #8
 8004a10:	e000      	b.n	8004a14 <HAL_DMA_DeInit+0xaf0>
 8004a12:	2308      	movs	r3, #8
 8004a14:	4a59      	ldr	r2, [pc, #356]	; (8004b7c <HAL_DMA_DeInit+0xc58>)
 8004a16:	6093      	str	r3, [r2, #8]
  __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	461a      	mov	r2, r3
 8004a1e:	4b64      	ldr	r3, [pc, #400]	; (8004bb0 <HAL_DMA_DeInit+0xc8c>)
 8004a20:	429a      	cmp	r2, r3
 8004a22:	d95c      	bls.n	8004ade <HAL_DMA_DeInit+0xbba>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a55      	ldr	r2, [pc, #340]	; (8004b80 <HAL_DMA_DeInit+0xc5c>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d053      	beq.n	8004ad6 <HAL_DMA_DeInit+0xbb2>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a54      	ldr	r2, [pc, #336]	; (8004b84 <HAL_DMA_DeInit+0xc60>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d04c      	beq.n	8004ad2 <HAL_DMA_DeInit+0xbae>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a52      	ldr	r2, [pc, #328]	; (8004b88 <HAL_DMA_DeInit+0xc64>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d045      	beq.n	8004ace <HAL_DMA_DeInit+0xbaa>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a51      	ldr	r2, [pc, #324]	; (8004b8c <HAL_DMA_DeInit+0xc68>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d03e      	beq.n	8004aca <HAL_DMA_DeInit+0xba6>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a4f      	ldr	r2, [pc, #316]	; (8004b90 <HAL_DMA_DeInit+0xc6c>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d037      	beq.n	8004ac6 <HAL_DMA_DeInit+0xba2>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a4e      	ldr	r2, [pc, #312]	; (8004b94 <HAL_DMA_DeInit+0xc70>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d030      	beq.n	8004ac2 <HAL_DMA_DeInit+0xb9e>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a4c      	ldr	r2, [pc, #304]	; (8004b98 <HAL_DMA_DeInit+0xc74>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d029      	beq.n	8004abe <HAL_DMA_DeInit+0xb9a>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a4b      	ldr	r2, [pc, #300]	; (8004b9c <HAL_DMA_DeInit+0xc78>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d022      	beq.n	8004aba <HAL_DMA_DeInit+0xb96>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a49      	ldr	r2, [pc, #292]	; (8004ba0 <HAL_DMA_DeInit+0xc7c>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d01a      	beq.n	8004ab4 <HAL_DMA_DeInit+0xb90>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a48      	ldr	r2, [pc, #288]	; (8004ba4 <HAL_DMA_DeInit+0xc80>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d012      	beq.n	8004aae <HAL_DMA_DeInit+0xb8a>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a46      	ldr	r2, [pc, #280]	; (8004ba8 <HAL_DMA_DeInit+0xc84>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d00a      	beq.n	8004aa8 <HAL_DMA_DeInit+0xb84>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a45      	ldr	r2, [pc, #276]	; (8004bac <HAL_DMA_DeInit+0xc88>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d102      	bne.n	8004aa2 <HAL_DMA_DeInit+0xb7e>
 8004a9c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004aa0:	e01a      	b.n	8004ad8 <HAL_DMA_DeInit+0xbb4>
 8004aa2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004aa6:	e017      	b.n	8004ad8 <HAL_DMA_DeInit+0xbb4>
 8004aa8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004aac:	e014      	b.n	8004ad8 <HAL_DMA_DeInit+0xbb4>
 8004aae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004ab2:	e011      	b.n	8004ad8 <HAL_DMA_DeInit+0xbb4>
 8004ab4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004ab8:	e00e      	b.n	8004ad8 <HAL_DMA_DeInit+0xbb4>
 8004aba:	2340      	movs	r3, #64	; 0x40
 8004abc:	e00c      	b.n	8004ad8 <HAL_DMA_DeInit+0xbb4>
 8004abe:	2340      	movs	r3, #64	; 0x40
 8004ac0:	e00a      	b.n	8004ad8 <HAL_DMA_DeInit+0xbb4>
 8004ac2:	2340      	movs	r3, #64	; 0x40
 8004ac4:	e008      	b.n	8004ad8 <HAL_DMA_DeInit+0xbb4>
 8004ac6:	2340      	movs	r3, #64	; 0x40
 8004ac8:	e006      	b.n	8004ad8 <HAL_DMA_DeInit+0xbb4>
 8004aca:	4b3a      	ldr	r3, [pc, #232]	; (8004bb4 <HAL_DMA_DeInit+0xc90>)
 8004acc:	e004      	b.n	8004ad8 <HAL_DMA_DeInit+0xbb4>
 8004ace:	4b39      	ldr	r3, [pc, #228]	; (8004bb4 <HAL_DMA_DeInit+0xc90>)
 8004ad0:	e002      	b.n	8004ad8 <HAL_DMA_DeInit+0xbb4>
 8004ad2:	4b38      	ldr	r3, [pc, #224]	; (8004bb4 <HAL_DMA_DeInit+0xc90>)
 8004ad4:	e000      	b.n	8004ad8 <HAL_DMA_DeInit+0xbb4>
 8004ad6:	4b37      	ldr	r3, [pc, #220]	; (8004bb4 <HAL_DMA_DeInit+0xc90>)
 8004ad8:	4a37      	ldr	r2, [pc, #220]	; (8004bb8 <HAL_DMA_DeInit+0xc94>)
 8004ada:	60d3      	str	r3, [r2, #12]
 8004adc:	e144      	b.n	8004d68 <HAL_DMA_DeInit+0xe44>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	461a      	mov	r2, r3
 8004ae4:	4b35      	ldr	r3, [pc, #212]	; (8004bbc <HAL_DMA_DeInit+0xc98>)
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d97f      	bls.n	8004bea <HAL_DMA_DeInit+0xcc6>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a24      	ldr	r2, [pc, #144]	; (8004b80 <HAL_DMA_DeInit+0xc5c>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d076      	beq.n	8004be2 <HAL_DMA_DeInit+0xcbe>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a22      	ldr	r2, [pc, #136]	; (8004b84 <HAL_DMA_DeInit+0xc60>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d06f      	beq.n	8004bde <HAL_DMA_DeInit+0xcba>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a21      	ldr	r2, [pc, #132]	; (8004b88 <HAL_DMA_DeInit+0xc64>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d068      	beq.n	8004bda <HAL_DMA_DeInit+0xcb6>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a1f      	ldr	r2, [pc, #124]	; (8004b8c <HAL_DMA_DeInit+0xc68>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d061      	beq.n	8004bd6 <HAL_DMA_DeInit+0xcb2>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a1e      	ldr	r2, [pc, #120]	; (8004b90 <HAL_DMA_DeInit+0xc6c>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d05a      	beq.n	8004bd2 <HAL_DMA_DeInit+0xcae>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a1c      	ldr	r2, [pc, #112]	; (8004b94 <HAL_DMA_DeInit+0xc70>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d053      	beq.n	8004bce <HAL_DMA_DeInit+0xcaa>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a1b      	ldr	r2, [pc, #108]	; (8004b98 <HAL_DMA_DeInit+0xc74>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d04c      	beq.n	8004bca <HAL_DMA_DeInit+0xca6>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a19      	ldr	r2, [pc, #100]	; (8004b9c <HAL_DMA_DeInit+0xc78>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d045      	beq.n	8004bc6 <HAL_DMA_DeInit+0xca2>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a18      	ldr	r2, [pc, #96]	; (8004ba0 <HAL_DMA_DeInit+0xc7c>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d03d      	beq.n	8004bc0 <HAL_DMA_DeInit+0xc9c>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a16      	ldr	r2, [pc, #88]	; (8004ba4 <HAL_DMA_DeInit+0xc80>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d012      	beq.n	8004b74 <HAL_DMA_DeInit+0xc50>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a15      	ldr	r2, [pc, #84]	; (8004ba8 <HAL_DMA_DeInit+0xc84>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d00a      	beq.n	8004b6e <HAL_DMA_DeInit+0xc4a>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a13      	ldr	r2, [pc, #76]	; (8004bac <HAL_DMA_DeInit+0xc88>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d102      	bne.n	8004b68 <HAL_DMA_DeInit+0xc44>
 8004b62:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004b66:	e03d      	b.n	8004be4 <HAL_DMA_DeInit+0xcc0>
 8004b68:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004b6c:	e03a      	b.n	8004be4 <HAL_DMA_DeInit+0xcc0>
 8004b6e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004b72:	e037      	b.n	8004be4 <HAL_DMA_DeInit+0xcc0>
 8004b74:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004b78:	e034      	b.n	8004be4 <HAL_DMA_DeInit+0xcc0>
 8004b7a:	bf00      	nop
 8004b7c:	40026000 	.word	0x40026000
 8004b80:	40026010 	.word	0x40026010
 8004b84:	40026410 	.word	0x40026410
 8004b88:	40026070 	.word	0x40026070
 8004b8c:	40026470 	.word	0x40026470
 8004b90:	40026028 	.word	0x40026028
 8004b94:	40026428 	.word	0x40026428
 8004b98:	40026088 	.word	0x40026088
 8004b9c:	40026488 	.word	0x40026488
 8004ba0:	40026040 	.word	0x40026040
 8004ba4:	40026440 	.word	0x40026440
 8004ba8:	400260a0 	.word	0x400260a0
 8004bac:	400264a0 	.word	0x400264a0
 8004bb0:	40026458 	.word	0x40026458
 8004bb4:	00800001 	.word	0x00800001
 8004bb8:	40026400 	.word	0x40026400
 8004bbc:	400260b8 	.word	0x400260b8
 8004bc0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004bc4:	e00e      	b.n	8004be4 <HAL_DMA_DeInit+0xcc0>
 8004bc6:	2340      	movs	r3, #64	; 0x40
 8004bc8:	e00c      	b.n	8004be4 <HAL_DMA_DeInit+0xcc0>
 8004bca:	2340      	movs	r3, #64	; 0x40
 8004bcc:	e00a      	b.n	8004be4 <HAL_DMA_DeInit+0xcc0>
 8004bce:	2340      	movs	r3, #64	; 0x40
 8004bd0:	e008      	b.n	8004be4 <HAL_DMA_DeInit+0xcc0>
 8004bd2:	2340      	movs	r3, #64	; 0x40
 8004bd4:	e006      	b.n	8004be4 <HAL_DMA_DeInit+0xcc0>
 8004bd6:	4b87      	ldr	r3, [pc, #540]	; (8004df4 <HAL_DMA_DeInit+0xed0>)
 8004bd8:	e004      	b.n	8004be4 <HAL_DMA_DeInit+0xcc0>
 8004bda:	4b86      	ldr	r3, [pc, #536]	; (8004df4 <HAL_DMA_DeInit+0xed0>)
 8004bdc:	e002      	b.n	8004be4 <HAL_DMA_DeInit+0xcc0>
 8004bde:	4b85      	ldr	r3, [pc, #532]	; (8004df4 <HAL_DMA_DeInit+0xed0>)
 8004be0:	e000      	b.n	8004be4 <HAL_DMA_DeInit+0xcc0>
 8004be2:	4b84      	ldr	r3, [pc, #528]	; (8004df4 <HAL_DMA_DeInit+0xed0>)
 8004be4:	4a84      	ldr	r2, [pc, #528]	; (8004df8 <HAL_DMA_DeInit+0xed4>)
 8004be6:	6093      	str	r3, [r2, #8]
 8004be8:	e0be      	b.n	8004d68 <HAL_DMA_DeInit+0xe44>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	461a      	mov	r2, r3
 8004bf0:	4b82      	ldr	r3, [pc, #520]	; (8004dfc <HAL_DMA_DeInit+0xed8>)
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	d95c      	bls.n	8004cb0 <HAL_DMA_DeInit+0xd8c>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a81      	ldr	r2, [pc, #516]	; (8004e00 <HAL_DMA_DeInit+0xedc>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d053      	beq.n	8004ca8 <HAL_DMA_DeInit+0xd84>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a7f      	ldr	r2, [pc, #508]	; (8004e04 <HAL_DMA_DeInit+0xee0>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d04c      	beq.n	8004ca4 <HAL_DMA_DeInit+0xd80>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a7e      	ldr	r2, [pc, #504]	; (8004e08 <HAL_DMA_DeInit+0xee4>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d045      	beq.n	8004ca0 <HAL_DMA_DeInit+0xd7c>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a7c      	ldr	r2, [pc, #496]	; (8004e0c <HAL_DMA_DeInit+0xee8>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d03e      	beq.n	8004c9c <HAL_DMA_DeInit+0xd78>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a7b      	ldr	r2, [pc, #492]	; (8004e10 <HAL_DMA_DeInit+0xeec>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d037      	beq.n	8004c98 <HAL_DMA_DeInit+0xd74>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a79      	ldr	r2, [pc, #484]	; (8004e14 <HAL_DMA_DeInit+0xef0>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d030      	beq.n	8004c94 <HAL_DMA_DeInit+0xd70>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a78      	ldr	r2, [pc, #480]	; (8004e18 <HAL_DMA_DeInit+0xef4>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d029      	beq.n	8004c90 <HAL_DMA_DeInit+0xd6c>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a76      	ldr	r2, [pc, #472]	; (8004e1c <HAL_DMA_DeInit+0xef8>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d022      	beq.n	8004c8c <HAL_DMA_DeInit+0xd68>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a75      	ldr	r2, [pc, #468]	; (8004e20 <HAL_DMA_DeInit+0xefc>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d01a      	beq.n	8004c86 <HAL_DMA_DeInit+0xd62>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a73      	ldr	r2, [pc, #460]	; (8004e24 <HAL_DMA_DeInit+0xf00>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d012      	beq.n	8004c80 <HAL_DMA_DeInit+0xd5c>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a72      	ldr	r2, [pc, #456]	; (8004e28 <HAL_DMA_DeInit+0xf04>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d00a      	beq.n	8004c7a <HAL_DMA_DeInit+0xd56>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a70      	ldr	r2, [pc, #448]	; (8004e2c <HAL_DMA_DeInit+0xf08>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d102      	bne.n	8004c74 <HAL_DMA_DeInit+0xd50>
 8004c6e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004c72:	e01a      	b.n	8004caa <HAL_DMA_DeInit+0xd86>
 8004c74:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004c78:	e017      	b.n	8004caa <HAL_DMA_DeInit+0xd86>
 8004c7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004c7e:	e014      	b.n	8004caa <HAL_DMA_DeInit+0xd86>
 8004c80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004c84:	e011      	b.n	8004caa <HAL_DMA_DeInit+0xd86>
 8004c86:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004c8a:	e00e      	b.n	8004caa <HAL_DMA_DeInit+0xd86>
 8004c8c:	2340      	movs	r3, #64	; 0x40
 8004c8e:	e00c      	b.n	8004caa <HAL_DMA_DeInit+0xd86>
 8004c90:	2340      	movs	r3, #64	; 0x40
 8004c92:	e00a      	b.n	8004caa <HAL_DMA_DeInit+0xd86>
 8004c94:	2340      	movs	r3, #64	; 0x40
 8004c96:	e008      	b.n	8004caa <HAL_DMA_DeInit+0xd86>
 8004c98:	2340      	movs	r3, #64	; 0x40
 8004c9a:	e006      	b.n	8004caa <HAL_DMA_DeInit+0xd86>
 8004c9c:	4b55      	ldr	r3, [pc, #340]	; (8004df4 <HAL_DMA_DeInit+0xed0>)
 8004c9e:	e004      	b.n	8004caa <HAL_DMA_DeInit+0xd86>
 8004ca0:	4b54      	ldr	r3, [pc, #336]	; (8004df4 <HAL_DMA_DeInit+0xed0>)
 8004ca2:	e002      	b.n	8004caa <HAL_DMA_DeInit+0xd86>
 8004ca4:	4b53      	ldr	r3, [pc, #332]	; (8004df4 <HAL_DMA_DeInit+0xed0>)
 8004ca6:	e000      	b.n	8004caa <HAL_DMA_DeInit+0xd86>
 8004ca8:	4b52      	ldr	r3, [pc, #328]	; (8004df4 <HAL_DMA_DeInit+0xed0>)
 8004caa:	4a61      	ldr	r2, [pc, #388]	; (8004e30 <HAL_DMA_DeInit+0xf0c>)
 8004cac:	60d3      	str	r3, [r2, #12]
 8004cae:	e05b      	b.n	8004d68 <HAL_DMA_DeInit+0xe44>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a52      	ldr	r2, [pc, #328]	; (8004e00 <HAL_DMA_DeInit+0xedc>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d053      	beq.n	8004d62 <HAL_DMA_DeInit+0xe3e>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a51      	ldr	r2, [pc, #324]	; (8004e04 <HAL_DMA_DeInit+0xee0>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d04c      	beq.n	8004d5e <HAL_DMA_DeInit+0xe3a>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a4f      	ldr	r2, [pc, #316]	; (8004e08 <HAL_DMA_DeInit+0xee4>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d045      	beq.n	8004d5a <HAL_DMA_DeInit+0xe36>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a4e      	ldr	r2, [pc, #312]	; (8004e0c <HAL_DMA_DeInit+0xee8>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d03e      	beq.n	8004d56 <HAL_DMA_DeInit+0xe32>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a4c      	ldr	r2, [pc, #304]	; (8004e10 <HAL_DMA_DeInit+0xeec>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d037      	beq.n	8004d52 <HAL_DMA_DeInit+0xe2e>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a4b      	ldr	r2, [pc, #300]	; (8004e14 <HAL_DMA_DeInit+0xef0>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d030      	beq.n	8004d4e <HAL_DMA_DeInit+0xe2a>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a49      	ldr	r2, [pc, #292]	; (8004e18 <HAL_DMA_DeInit+0xef4>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d029      	beq.n	8004d4a <HAL_DMA_DeInit+0xe26>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a48      	ldr	r2, [pc, #288]	; (8004e1c <HAL_DMA_DeInit+0xef8>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d022      	beq.n	8004d46 <HAL_DMA_DeInit+0xe22>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a46      	ldr	r2, [pc, #280]	; (8004e20 <HAL_DMA_DeInit+0xefc>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d01a      	beq.n	8004d40 <HAL_DMA_DeInit+0xe1c>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a45      	ldr	r2, [pc, #276]	; (8004e24 <HAL_DMA_DeInit+0xf00>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d012      	beq.n	8004d3a <HAL_DMA_DeInit+0xe16>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a43      	ldr	r2, [pc, #268]	; (8004e28 <HAL_DMA_DeInit+0xf04>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d00a      	beq.n	8004d34 <HAL_DMA_DeInit+0xe10>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a42      	ldr	r2, [pc, #264]	; (8004e2c <HAL_DMA_DeInit+0xf08>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d102      	bne.n	8004d2e <HAL_DMA_DeInit+0xe0a>
 8004d28:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004d2c:	e01a      	b.n	8004d64 <HAL_DMA_DeInit+0xe40>
 8004d2e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004d32:	e017      	b.n	8004d64 <HAL_DMA_DeInit+0xe40>
 8004d34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004d38:	e014      	b.n	8004d64 <HAL_DMA_DeInit+0xe40>
 8004d3a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004d3e:	e011      	b.n	8004d64 <HAL_DMA_DeInit+0xe40>
 8004d40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004d44:	e00e      	b.n	8004d64 <HAL_DMA_DeInit+0xe40>
 8004d46:	2340      	movs	r3, #64	; 0x40
 8004d48:	e00c      	b.n	8004d64 <HAL_DMA_DeInit+0xe40>
 8004d4a:	2340      	movs	r3, #64	; 0x40
 8004d4c:	e00a      	b.n	8004d64 <HAL_DMA_DeInit+0xe40>
 8004d4e:	2340      	movs	r3, #64	; 0x40
 8004d50:	e008      	b.n	8004d64 <HAL_DMA_DeInit+0xe40>
 8004d52:	2340      	movs	r3, #64	; 0x40
 8004d54:	e006      	b.n	8004d64 <HAL_DMA_DeInit+0xe40>
 8004d56:	4b27      	ldr	r3, [pc, #156]	; (8004df4 <HAL_DMA_DeInit+0xed0>)
 8004d58:	e004      	b.n	8004d64 <HAL_DMA_DeInit+0xe40>
 8004d5a:	4b26      	ldr	r3, [pc, #152]	; (8004df4 <HAL_DMA_DeInit+0xed0>)
 8004d5c:	e002      	b.n	8004d64 <HAL_DMA_DeInit+0xe40>
 8004d5e:	4b25      	ldr	r3, [pc, #148]	; (8004df4 <HAL_DMA_DeInit+0xed0>)
 8004d60:	e000      	b.n	8004d64 <HAL_DMA_DeInit+0xe40>
 8004d62:	4b24      	ldr	r3, [pc, #144]	; (8004df4 <HAL_DMA_DeInit+0xed0>)
 8004d64:	4a32      	ldr	r2, [pc, #200]	; (8004e30 <HAL_DMA_DeInit+0xf0c>)
 8004d66:	6093      	str	r3, [r2, #8]
  __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	461a      	mov	r2, r3
 8004d6e:	4b31      	ldr	r3, [pc, #196]	; (8004e34 <HAL_DMA_DeInit+0xf10>)
 8004d70:	429a      	cmp	r2, r3
 8004d72:	f240 8083 	bls.w	8004e7c <HAL_DMA_DeInit+0xf58>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a21      	ldr	r2, [pc, #132]	; (8004e00 <HAL_DMA_DeInit+0xedc>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d079      	beq.n	8004e74 <HAL_DMA_DeInit+0xf50>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a1f      	ldr	r2, [pc, #124]	; (8004e04 <HAL_DMA_DeInit+0xee0>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d072      	beq.n	8004e70 <HAL_DMA_DeInit+0xf4c>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a1e      	ldr	r2, [pc, #120]	; (8004e08 <HAL_DMA_DeInit+0xee4>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d06b      	beq.n	8004e6c <HAL_DMA_DeInit+0xf48>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a1c      	ldr	r2, [pc, #112]	; (8004e0c <HAL_DMA_DeInit+0xee8>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d064      	beq.n	8004e68 <HAL_DMA_DeInit+0xf44>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a1b      	ldr	r2, [pc, #108]	; (8004e10 <HAL_DMA_DeInit+0xeec>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d05c      	beq.n	8004e62 <HAL_DMA_DeInit+0xf3e>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a19      	ldr	r2, [pc, #100]	; (8004e14 <HAL_DMA_DeInit+0xef0>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d054      	beq.n	8004e5c <HAL_DMA_DeInit+0xf38>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a18      	ldr	r2, [pc, #96]	; (8004e18 <HAL_DMA_DeInit+0xef4>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d04c      	beq.n	8004e56 <HAL_DMA_DeInit+0xf32>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a16      	ldr	r2, [pc, #88]	; (8004e1c <HAL_DMA_DeInit+0xef8>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d044      	beq.n	8004e50 <HAL_DMA_DeInit+0xf2c>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a15      	ldr	r2, [pc, #84]	; (8004e20 <HAL_DMA_DeInit+0xefc>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d03c      	beq.n	8004e4a <HAL_DMA_DeInit+0xf26>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a13      	ldr	r2, [pc, #76]	; (8004e24 <HAL_DMA_DeInit+0xf00>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d034      	beq.n	8004e44 <HAL_DMA_DeInit+0xf20>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a12      	ldr	r2, [pc, #72]	; (8004e28 <HAL_DMA_DeInit+0xf04>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d02c      	beq.n	8004e3e <HAL_DMA_DeInit+0xf1a>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a10      	ldr	r2, [pc, #64]	; (8004e2c <HAL_DMA_DeInit+0xf08>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d124      	bne.n	8004e38 <HAL_DMA_DeInit+0xf14>
 8004dee:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004df2:	e040      	b.n	8004e76 <HAL_DMA_DeInit+0xf52>
 8004df4:	00800001 	.word	0x00800001
 8004df8:	40026400 	.word	0x40026400
 8004dfc:	40026058 	.word	0x40026058
 8004e00:	40026010 	.word	0x40026010
 8004e04:	40026410 	.word	0x40026410
 8004e08:	40026070 	.word	0x40026070
 8004e0c:	40026470 	.word	0x40026470
 8004e10:	40026028 	.word	0x40026028
 8004e14:	40026428 	.word	0x40026428
 8004e18:	40026088 	.word	0x40026088
 8004e1c:	40026488 	.word	0x40026488
 8004e20:	40026040 	.word	0x40026040
 8004e24:	40026440 	.word	0x40026440
 8004e28:	400260a0 	.word	0x400260a0
 8004e2c:	400264a0 	.word	0x400264a0
 8004e30:	40026000 	.word	0x40026000
 8004e34:	40026458 	.word	0x40026458
 8004e38:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004e3c:	e01b      	b.n	8004e76 <HAL_DMA_DeInit+0xf52>
 8004e3e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004e42:	e018      	b.n	8004e76 <HAL_DMA_DeInit+0xf52>
 8004e44:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004e48:	e015      	b.n	8004e76 <HAL_DMA_DeInit+0xf52>
 8004e4a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004e4e:	e012      	b.n	8004e76 <HAL_DMA_DeInit+0xf52>
 8004e50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e54:	e00f      	b.n	8004e76 <HAL_DMA_DeInit+0xf52>
 8004e56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e5a:	e00c      	b.n	8004e76 <HAL_DMA_DeInit+0xf52>
 8004e5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e60:	e009      	b.n	8004e76 <HAL_DMA_DeInit+0xf52>
 8004e62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e66:	e006      	b.n	8004e76 <HAL_DMA_DeInit+0xf52>
 8004e68:	2310      	movs	r3, #16
 8004e6a:	e004      	b.n	8004e76 <HAL_DMA_DeInit+0xf52>
 8004e6c:	2310      	movs	r3, #16
 8004e6e:	e002      	b.n	8004e76 <HAL_DMA_DeInit+0xf52>
 8004e70:	2310      	movs	r3, #16
 8004e72:	e000      	b.n	8004e76 <HAL_DMA_DeInit+0xf52>
 8004e74:	2310      	movs	r3, #16
 8004e76:	4a8c      	ldr	r2, [pc, #560]	; (80050a8 <HAL_DMA_DeInit+0x1184>)
 8004e78:	60d3      	str	r3, [r2, #12]
 8004e7a:	e14d      	b.n	8005118 <HAL_DMA_DeInit+0x11f4>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	461a      	mov	r2, r3
 8004e82:	4b8a      	ldr	r3, [pc, #552]	; (80050ac <HAL_DMA_DeInit+0x1188>)
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d960      	bls.n	8004f4a <HAL_DMA_DeInit+0x1026>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a88      	ldr	r2, [pc, #544]	; (80050b0 <HAL_DMA_DeInit+0x118c>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d057      	beq.n	8004f42 <HAL_DMA_DeInit+0x101e>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a87      	ldr	r2, [pc, #540]	; (80050b4 <HAL_DMA_DeInit+0x1190>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d050      	beq.n	8004f3e <HAL_DMA_DeInit+0x101a>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a85      	ldr	r2, [pc, #532]	; (80050b8 <HAL_DMA_DeInit+0x1194>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d049      	beq.n	8004f3a <HAL_DMA_DeInit+0x1016>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4a84      	ldr	r2, [pc, #528]	; (80050bc <HAL_DMA_DeInit+0x1198>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d042      	beq.n	8004f36 <HAL_DMA_DeInit+0x1012>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a82      	ldr	r2, [pc, #520]	; (80050c0 <HAL_DMA_DeInit+0x119c>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d03a      	beq.n	8004f30 <HAL_DMA_DeInit+0x100c>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a81      	ldr	r2, [pc, #516]	; (80050c4 <HAL_DMA_DeInit+0x11a0>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d032      	beq.n	8004f2a <HAL_DMA_DeInit+0x1006>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a7f      	ldr	r2, [pc, #508]	; (80050c8 <HAL_DMA_DeInit+0x11a4>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d02a      	beq.n	8004f24 <HAL_DMA_DeInit+0x1000>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a7e      	ldr	r2, [pc, #504]	; (80050cc <HAL_DMA_DeInit+0x11a8>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d022      	beq.n	8004f1e <HAL_DMA_DeInit+0xffa>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a7c      	ldr	r2, [pc, #496]	; (80050d0 <HAL_DMA_DeInit+0x11ac>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d01a      	beq.n	8004f18 <HAL_DMA_DeInit+0xff4>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a7b      	ldr	r2, [pc, #492]	; (80050d4 <HAL_DMA_DeInit+0x11b0>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d012      	beq.n	8004f12 <HAL_DMA_DeInit+0xfee>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a79      	ldr	r2, [pc, #484]	; (80050d8 <HAL_DMA_DeInit+0x11b4>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d00a      	beq.n	8004f0c <HAL_DMA_DeInit+0xfe8>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a78      	ldr	r2, [pc, #480]	; (80050dc <HAL_DMA_DeInit+0x11b8>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d102      	bne.n	8004f06 <HAL_DMA_DeInit+0xfe2>
 8004f00:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004f04:	e01e      	b.n	8004f44 <HAL_DMA_DeInit+0x1020>
 8004f06:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004f0a:	e01b      	b.n	8004f44 <HAL_DMA_DeInit+0x1020>
 8004f0c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004f10:	e018      	b.n	8004f44 <HAL_DMA_DeInit+0x1020>
 8004f12:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004f16:	e015      	b.n	8004f44 <HAL_DMA_DeInit+0x1020>
 8004f18:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004f1c:	e012      	b.n	8004f44 <HAL_DMA_DeInit+0x1020>
 8004f1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f22:	e00f      	b.n	8004f44 <HAL_DMA_DeInit+0x1020>
 8004f24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f28:	e00c      	b.n	8004f44 <HAL_DMA_DeInit+0x1020>
 8004f2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f2e:	e009      	b.n	8004f44 <HAL_DMA_DeInit+0x1020>
 8004f30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f34:	e006      	b.n	8004f44 <HAL_DMA_DeInit+0x1020>
 8004f36:	2310      	movs	r3, #16
 8004f38:	e004      	b.n	8004f44 <HAL_DMA_DeInit+0x1020>
 8004f3a:	2310      	movs	r3, #16
 8004f3c:	e002      	b.n	8004f44 <HAL_DMA_DeInit+0x1020>
 8004f3e:	2310      	movs	r3, #16
 8004f40:	e000      	b.n	8004f44 <HAL_DMA_DeInit+0x1020>
 8004f42:	2310      	movs	r3, #16
 8004f44:	4a58      	ldr	r2, [pc, #352]	; (80050a8 <HAL_DMA_DeInit+0x1184>)
 8004f46:	6093      	str	r3, [r2, #8]
 8004f48:	e0e6      	b.n	8005118 <HAL_DMA_DeInit+0x11f4>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	461a      	mov	r2, r3
 8004f50:	4b63      	ldr	r3, [pc, #396]	; (80050e0 <HAL_DMA_DeInit+0x11bc>)
 8004f52:	429a      	cmp	r2, r3
 8004f54:	d960      	bls.n	8005018 <HAL_DMA_DeInit+0x10f4>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a55      	ldr	r2, [pc, #340]	; (80050b0 <HAL_DMA_DeInit+0x118c>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d057      	beq.n	8005010 <HAL_DMA_DeInit+0x10ec>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a53      	ldr	r2, [pc, #332]	; (80050b4 <HAL_DMA_DeInit+0x1190>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d050      	beq.n	800500c <HAL_DMA_DeInit+0x10e8>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a52      	ldr	r2, [pc, #328]	; (80050b8 <HAL_DMA_DeInit+0x1194>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d049      	beq.n	8005008 <HAL_DMA_DeInit+0x10e4>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a50      	ldr	r2, [pc, #320]	; (80050bc <HAL_DMA_DeInit+0x1198>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d042      	beq.n	8005004 <HAL_DMA_DeInit+0x10e0>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a4f      	ldr	r2, [pc, #316]	; (80050c0 <HAL_DMA_DeInit+0x119c>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d03a      	beq.n	8004ffe <HAL_DMA_DeInit+0x10da>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a4d      	ldr	r2, [pc, #308]	; (80050c4 <HAL_DMA_DeInit+0x11a0>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d032      	beq.n	8004ff8 <HAL_DMA_DeInit+0x10d4>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a4c      	ldr	r2, [pc, #304]	; (80050c8 <HAL_DMA_DeInit+0x11a4>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d02a      	beq.n	8004ff2 <HAL_DMA_DeInit+0x10ce>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a4a      	ldr	r2, [pc, #296]	; (80050cc <HAL_DMA_DeInit+0x11a8>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d022      	beq.n	8004fec <HAL_DMA_DeInit+0x10c8>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a49      	ldr	r2, [pc, #292]	; (80050d0 <HAL_DMA_DeInit+0x11ac>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d01a      	beq.n	8004fe6 <HAL_DMA_DeInit+0x10c2>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a47      	ldr	r2, [pc, #284]	; (80050d4 <HAL_DMA_DeInit+0x11b0>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d012      	beq.n	8004fe0 <HAL_DMA_DeInit+0x10bc>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a46      	ldr	r2, [pc, #280]	; (80050d8 <HAL_DMA_DeInit+0x11b4>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d00a      	beq.n	8004fda <HAL_DMA_DeInit+0x10b6>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a44      	ldr	r2, [pc, #272]	; (80050dc <HAL_DMA_DeInit+0x11b8>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d102      	bne.n	8004fd4 <HAL_DMA_DeInit+0x10b0>
 8004fce:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004fd2:	e01e      	b.n	8005012 <HAL_DMA_DeInit+0x10ee>
 8004fd4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004fd8:	e01b      	b.n	8005012 <HAL_DMA_DeInit+0x10ee>
 8004fda:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004fde:	e018      	b.n	8005012 <HAL_DMA_DeInit+0x10ee>
 8004fe0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004fe4:	e015      	b.n	8005012 <HAL_DMA_DeInit+0x10ee>
 8004fe6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004fea:	e012      	b.n	8005012 <HAL_DMA_DeInit+0x10ee>
 8004fec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ff0:	e00f      	b.n	8005012 <HAL_DMA_DeInit+0x10ee>
 8004ff2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ff6:	e00c      	b.n	8005012 <HAL_DMA_DeInit+0x10ee>
 8004ff8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ffc:	e009      	b.n	8005012 <HAL_DMA_DeInit+0x10ee>
 8004ffe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005002:	e006      	b.n	8005012 <HAL_DMA_DeInit+0x10ee>
 8005004:	2310      	movs	r3, #16
 8005006:	e004      	b.n	8005012 <HAL_DMA_DeInit+0x10ee>
 8005008:	2310      	movs	r3, #16
 800500a:	e002      	b.n	8005012 <HAL_DMA_DeInit+0x10ee>
 800500c:	2310      	movs	r3, #16
 800500e:	e000      	b.n	8005012 <HAL_DMA_DeInit+0x10ee>
 8005010:	2310      	movs	r3, #16
 8005012:	4a34      	ldr	r2, [pc, #208]	; (80050e4 <HAL_DMA_DeInit+0x11c0>)
 8005014:	60d3      	str	r3, [r2, #12]
 8005016:	e07f      	b.n	8005118 <HAL_DMA_DeInit+0x11f4>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a24      	ldr	r2, [pc, #144]	; (80050b0 <HAL_DMA_DeInit+0x118c>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d077      	beq.n	8005112 <HAL_DMA_DeInit+0x11ee>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a23      	ldr	r2, [pc, #140]	; (80050b4 <HAL_DMA_DeInit+0x1190>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d070      	beq.n	800510e <HAL_DMA_DeInit+0x11ea>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a21      	ldr	r2, [pc, #132]	; (80050b8 <HAL_DMA_DeInit+0x1194>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d069      	beq.n	800510a <HAL_DMA_DeInit+0x11e6>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a20      	ldr	r2, [pc, #128]	; (80050bc <HAL_DMA_DeInit+0x1198>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d062      	beq.n	8005106 <HAL_DMA_DeInit+0x11e2>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a1e      	ldr	r2, [pc, #120]	; (80050c0 <HAL_DMA_DeInit+0x119c>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d05a      	beq.n	8005100 <HAL_DMA_DeInit+0x11dc>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a1d      	ldr	r2, [pc, #116]	; (80050c4 <HAL_DMA_DeInit+0x11a0>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d052      	beq.n	80050fa <HAL_DMA_DeInit+0x11d6>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a1b      	ldr	r2, [pc, #108]	; (80050c8 <HAL_DMA_DeInit+0x11a4>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d04a      	beq.n	80050f4 <HAL_DMA_DeInit+0x11d0>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a1a      	ldr	r2, [pc, #104]	; (80050cc <HAL_DMA_DeInit+0x11a8>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d042      	beq.n	80050ee <HAL_DMA_DeInit+0x11ca>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a18      	ldr	r2, [pc, #96]	; (80050d0 <HAL_DMA_DeInit+0x11ac>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d03a      	beq.n	80050e8 <HAL_DMA_DeInit+0x11c4>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a17      	ldr	r2, [pc, #92]	; (80050d4 <HAL_DMA_DeInit+0x11b0>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d012      	beq.n	80050a2 <HAL_DMA_DeInit+0x117e>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a15      	ldr	r2, [pc, #84]	; (80050d8 <HAL_DMA_DeInit+0x11b4>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d00a      	beq.n	800509c <HAL_DMA_DeInit+0x1178>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a14      	ldr	r2, [pc, #80]	; (80050dc <HAL_DMA_DeInit+0x11b8>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d102      	bne.n	8005096 <HAL_DMA_DeInit+0x1172>
 8005090:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005094:	e03e      	b.n	8005114 <HAL_DMA_DeInit+0x11f0>
 8005096:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800509a:	e03b      	b.n	8005114 <HAL_DMA_DeInit+0x11f0>
 800509c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80050a0:	e038      	b.n	8005114 <HAL_DMA_DeInit+0x11f0>
 80050a2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80050a6:	e035      	b.n	8005114 <HAL_DMA_DeInit+0x11f0>
 80050a8:	40026400 	.word	0x40026400
 80050ac:	400260b8 	.word	0x400260b8
 80050b0:	40026010 	.word	0x40026010
 80050b4:	40026410 	.word	0x40026410
 80050b8:	40026070 	.word	0x40026070
 80050bc:	40026470 	.word	0x40026470
 80050c0:	40026028 	.word	0x40026028
 80050c4:	40026428 	.word	0x40026428
 80050c8:	40026088 	.word	0x40026088
 80050cc:	40026488 	.word	0x40026488
 80050d0:	40026040 	.word	0x40026040
 80050d4:	40026440 	.word	0x40026440
 80050d8:	400260a0 	.word	0x400260a0
 80050dc:	400264a0 	.word	0x400264a0
 80050e0:	40026058 	.word	0x40026058
 80050e4:	40026000 	.word	0x40026000
 80050e8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80050ec:	e012      	b.n	8005114 <HAL_DMA_DeInit+0x11f0>
 80050ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80050f2:	e00f      	b.n	8005114 <HAL_DMA_DeInit+0x11f0>
 80050f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80050f8:	e00c      	b.n	8005114 <HAL_DMA_DeInit+0x11f0>
 80050fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80050fe:	e009      	b.n	8005114 <HAL_DMA_DeInit+0x11f0>
 8005100:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005104:	e006      	b.n	8005114 <HAL_DMA_DeInit+0x11f0>
 8005106:	2310      	movs	r3, #16
 8005108:	e004      	b.n	8005114 <HAL_DMA_DeInit+0x11f0>
 800510a:	2310      	movs	r3, #16
 800510c:	e002      	b.n	8005114 <HAL_DMA_DeInit+0x11f0>
 800510e:	2310      	movs	r3, #16
 8005110:	e000      	b.n	8005114 <HAL_DMA_DeInit+0x11f0>
 8005112:	2310      	movs	r3, #16
 8005114:	4a09      	ldr	r2, [pc, #36]	; (800513c <HAL_DMA_DeInit+0x1218>)
 8005116:	6093      	str	r3, [r2, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2200      	movs	r2, #0
 800511c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2200      	movs	r2, #0
 800512a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800512e:	2300      	movs	r3, #0
}
 8005130:	4618      	mov	r0, r3
 8005132:	370c      	adds	r7, #12
 8005134:	46bd      	mov	sp, r7
 8005136:	bc80      	pop	{r7}
 8005138:	4770      	bx	lr
 800513a:	bf00      	nop
 800513c:	40026000 	.word	0x40026000

08005140 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b084      	sub	sp, #16
 8005144:	af00      	add	r7, sp, #0
 8005146:	60f8      	str	r0, [r7, #12]
 8005148:	60b9      	str	r1, [r7, #8]
 800514a:	607a      	str	r2, [r7, #4]
 800514c:	603b      	str	r3, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdma);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005154:	2b01      	cmp	r3, #1
 8005156:	d101      	bne.n	800515c <HAL_DMA_Start_IT+0x1c>
 8005158:	2302      	movs	r3, #2
 800515a:	e046      	b.n	80051ea <HAL_DMA_Start_IT+0xaa>
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2201      	movs	r2, #1
 8005160:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2202      	movs	r2, #2
 8005168:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

   /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f022 0201 	bic.w	r2, r2, #1
 800517a:	601a      	str	r2, [r3, #0]

  /* Configure the source, destination address and the data length */
  DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	687a      	ldr	r2, [r7, #4]
 8005180:	68b9      	ldr	r1, [r7, #8]
 8005182:	68f8      	ldr	r0, [r7, #12]
 8005184:	f002 ff94 	bl	80080b0 <DMA_SetConfig>

  /* Enable the transfer complete interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f042 0210 	orr.w	r2, r2, #16
 8005196:	601a      	str	r2, [r3, #0]

  /* Enable the Half transfer complete interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);  
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f042 0208 	orr.w	r2, r2, #8
 80051a6:	601a      	str	r2, [r3, #0]

  /* Enable the transfer Error interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f042 0204 	orr.w	r2, r2, #4
 80051b6:	601a      	str	r2, [r3, #0]

  /* Enable the FIFO Error interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_FE);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	695a      	ldr	r2, [r3, #20]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80051c6:	615a      	str	r2, [r3, #20]

  /* Enable the direct mode Error interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_DME);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f042 0202 	orr.w	r2, r2, #2
 80051d6:	601a      	str	r2, [r3, #0]

   /* Enable the Peripheral */
  __HAL_DMA_ENABLE(hdma);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f042 0201 	orr.w	r2, r2, #1
 80051e6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80051e8:	2300      	movs	r3, #0
} 
 80051ea:	4618      	mov	r0, r3
 80051ec:	3710      	adds	r7, #16
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}

080051f2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80051f2:	b580      	push	{r7, lr}
 80051f4:	b084      	sub	sp, #16
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80051fa:	2300      	movs	r3, #0
 80051fc:	60fb      	str	r3, [r7, #12]

  /* Disable the stream */
  __HAL_DMA_DISABLE(hdma);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f022 0201 	bic.w	r2, r2, #1
 800520c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800520e:	f7fe faa3 	bl	8003758 <HAL_GetTick>
 8005212:	60f8      	str	r0, [r7, #12]

  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != 0)
 8005214:	e017      	b.n	8005246 <HAL_DMA_Abort+0x54>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005216:	f7fe fa9f 	bl	8003758 <HAL_GetTick>
 800521a:	4602      	mov	r2, r0
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	1ad3      	subs	r3, r2, r3
 8005220:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005224:	d90f      	bls.n	8005246 <HAL_DMA_Abort+0x54>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800522a:	f043 0220 	orr.w	r2, r3, #32
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2200      	movs	r2, #0
 8005236:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2203      	movs	r2, #3
 800523e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005242:	2303      	movs	r3, #3
 8005244:	e00f      	b.n	8005266 <HAL_DMA_Abort+0x74>
  while((hdma->Instance->CR & DMA_SxCR_EN) != 0)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f003 0301 	and.w	r3, r3, #1
 8005250:	2b00      	cmp	r3, #0
 8005252:	d1e0      	bne.n	8005216 <HAL_DMA_Abort+0x24>
    }
  }
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2201      	movs	r2, #1
 8005260:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005264:	2300      	movs	r3, #0
}
 8005266:	4618      	mov	r0, r3
 8005268:	3710      	adds	r7, #16
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
	...

08005270 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b082      	sub	sp, #8
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	461a      	mov	r2, r3
 800527e:	4b6c      	ldr	r3, [pc, #432]	; (8005430 <HAL_DMA_IRQHandler+0x1c0>)
 8005280:	429a      	cmp	r2, r3
 8005282:	d966      	bls.n	8005352 <HAL_DMA_IRQHandler+0xe2>
 8005284:	4b6b      	ldr	r3, [pc, #428]	; (8005434 <HAL_DMA_IRQHandler+0x1c4>)
 8005286:	685a      	ldr	r2, [r3, #4]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	496a      	ldr	r1, [pc, #424]	; (8005438 <HAL_DMA_IRQHandler+0x1c8>)
 800528e:	428b      	cmp	r3, r1
 8005290:	d057      	beq.n	8005342 <HAL_DMA_IRQHandler+0xd2>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4969      	ldr	r1, [pc, #420]	; (800543c <HAL_DMA_IRQHandler+0x1cc>)
 8005298:	428b      	cmp	r3, r1
 800529a:	d050      	beq.n	800533e <HAL_DMA_IRQHandler+0xce>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4967      	ldr	r1, [pc, #412]	; (8005440 <HAL_DMA_IRQHandler+0x1d0>)
 80052a2:	428b      	cmp	r3, r1
 80052a4:	d049      	beq.n	800533a <HAL_DMA_IRQHandler+0xca>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4966      	ldr	r1, [pc, #408]	; (8005444 <HAL_DMA_IRQHandler+0x1d4>)
 80052ac:	428b      	cmp	r3, r1
 80052ae:	d042      	beq.n	8005336 <HAL_DMA_IRQHandler+0xc6>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4964      	ldr	r1, [pc, #400]	; (8005448 <HAL_DMA_IRQHandler+0x1d8>)
 80052b6:	428b      	cmp	r3, r1
 80052b8:	d03a      	beq.n	8005330 <HAL_DMA_IRQHandler+0xc0>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4963      	ldr	r1, [pc, #396]	; (800544c <HAL_DMA_IRQHandler+0x1dc>)
 80052c0:	428b      	cmp	r3, r1
 80052c2:	d032      	beq.n	800532a <HAL_DMA_IRQHandler+0xba>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4961      	ldr	r1, [pc, #388]	; (8005450 <HAL_DMA_IRQHandler+0x1e0>)
 80052ca:	428b      	cmp	r3, r1
 80052cc:	d02a      	beq.n	8005324 <HAL_DMA_IRQHandler+0xb4>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4960      	ldr	r1, [pc, #384]	; (8005454 <HAL_DMA_IRQHandler+0x1e4>)
 80052d4:	428b      	cmp	r3, r1
 80052d6:	d022      	beq.n	800531e <HAL_DMA_IRQHandler+0xae>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	495e      	ldr	r1, [pc, #376]	; (8005458 <HAL_DMA_IRQHandler+0x1e8>)
 80052de:	428b      	cmp	r3, r1
 80052e0:	d01a      	beq.n	8005318 <HAL_DMA_IRQHandler+0xa8>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	495d      	ldr	r1, [pc, #372]	; (800545c <HAL_DMA_IRQHandler+0x1ec>)
 80052e8:	428b      	cmp	r3, r1
 80052ea:	d012      	beq.n	8005312 <HAL_DMA_IRQHandler+0xa2>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	495b      	ldr	r1, [pc, #364]	; (8005460 <HAL_DMA_IRQHandler+0x1f0>)
 80052f2:	428b      	cmp	r3, r1
 80052f4:	d00a      	beq.n	800530c <HAL_DMA_IRQHandler+0x9c>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	495a      	ldr	r1, [pc, #360]	; (8005464 <HAL_DMA_IRQHandler+0x1f4>)
 80052fc:	428b      	cmp	r3, r1
 80052fe:	d102      	bne.n	8005306 <HAL_DMA_IRQHandler+0x96>
 8005300:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005304:	e01e      	b.n	8005344 <HAL_DMA_IRQHandler+0xd4>
 8005306:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800530a:	e01b      	b.n	8005344 <HAL_DMA_IRQHandler+0xd4>
 800530c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005310:	e018      	b.n	8005344 <HAL_DMA_IRQHandler+0xd4>
 8005312:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005316:	e015      	b.n	8005344 <HAL_DMA_IRQHandler+0xd4>
 8005318:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800531c:	e012      	b.n	8005344 <HAL_DMA_IRQHandler+0xd4>
 800531e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005322:	e00f      	b.n	8005344 <HAL_DMA_IRQHandler+0xd4>
 8005324:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005328:	e00c      	b.n	8005344 <HAL_DMA_IRQHandler+0xd4>
 800532a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800532e:	e009      	b.n	8005344 <HAL_DMA_IRQHandler+0xd4>
 8005330:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005334:	e006      	b.n	8005344 <HAL_DMA_IRQHandler+0xd4>
 8005336:	2308      	movs	r3, #8
 8005338:	e004      	b.n	8005344 <HAL_DMA_IRQHandler+0xd4>
 800533a:	2308      	movs	r3, #8
 800533c:	e002      	b.n	8005344 <HAL_DMA_IRQHandler+0xd4>
 800533e:	2308      	movs	r3, #8
 8005340:	e000      	b.n	8005344 <HAL_DMA_IRQHandler+0xd4>
 8005342:	2308      	movs	r3, #8
 8005344:	4013      	ands	r3, r2
 8005346:	2b00      	cmp	r3, #0
 8005348:	bf14      	ite	ne
 800534a:	2301      	movne	r3, #1
 800534c:	2300      	moveq	r3, #0
 800534e:	b2db      	uxtb	r3, r3
 8005350:	e17b      	b.n	800564a <HAL_DMA_IRQHandler+0x3da>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	461a      	mov	r2, r3
 8005358:	4b43      	ldr	r3, [pc, #268]	; (8005468 <HAL_DMA_IRQHandler+0x1f8>)
 800535a:	429a      	cmp	r2, r3
 800535c:	f240 8086 	bls.w	800546c <HAL_DMA_IRQHandler+0x1fc>
 8005360:	4b34      	ldr	r3, [pc, #208]	; (8005434 <HAL_DMA_IRQHandler+0x1c4>)
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4933      	ldr	r1, [pc, #204]	; (8005438 <HAL_DMA_IRQHandler+0x1c8>)
 800536a:	428b      	cmp	r3, r1
 800536c:	d057      	beq.n	800541e <HAL_DMA_IRQHandler+0x1ae>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4932      	ldr	r1, [pc, #200]	; (800543c <HAL_DMA_IRQHandler+0x1cc>)
 8005374:	428b      	cmp	r3, r1
 8005376:	d050      	beq.n	800541a <HAL_DMA_IRQHandler+0x1aa>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4930      	ldr	r1, [pc, #192]	; (8005440 <HAL_DMA_IRQHandler+0x1d0>)
 800537e:	428b      	cmp	r3, r1
 8005380:	d049      	beq.n	8005416 <HAL_DMA_IRQHandler+0x1a6>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	492f      	ldr	r1, [pc, #188]	; (8005444 <HAL_DMA_IRQHandler+0x1d4>)
 8005388:	428b      	cmp	r3, r1
 800538a:	d042      	beq.n	8005412 <HAL_DMA_IRQHandler+0x1a2>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	492d      	ldr	r1, [pc, #180]	; (8005448 <HAL_DMA_IRQHandler+0x1d8>)
 8005392:	428b      	cmp	r3, r1
 8005394:	d03a      	beq.n	800540c <HAL_DMA_IRQHandler+0x19c>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	492c      	ldr	r1, [pc, #176]	; (800544c <HAL_DMA_IRQHandler+0x1dc>)
 800539c:	428b      	cmp	r3, r1
 800539e:	d032      	beq.n	8005406 <HAL_DMA_IRQHandler+0x196>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	492a      	ldr	r1, [pc, #168]	; (8005450 <HAL_DMA_IRQHandler+0x1e0>)
 80053a6:	428b      	cmp	r3, r1
 80053a8:	d02a      	beq.n	8005400 <HAL_DMA_IRQHandler+0x190>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4929      	ldr	r1, [pc, #164]	; (8005454 <HAL_DMA_IRQHandler+0x1e4>)
 80053b0:	428b      	cmp	r3, r1
 80053b2:	d022      	beq.n	80053fa <HAL_DMA_IRQHandler+0x18a>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4927      	ldr	r1, [pc, #156]	; (8005458 <HAL_DMA_IRQHandler+0x1e8>)
 80053ba:	428b      	cmp	r3, r1
 80053bc:	d01a      	beq.n	80053f4 <HAL_DMA_IRQHandler+0x184>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4926      	ldr	r1, [pc, #152]	; (800545c <HAL_DMA_IRQHandler+0x1ec>)
 80053c4:	428b      	cmp	r3, r1
 80053c6:	d012      	beq.n	80053ee <HAL_DMA_IRQHandler+0x17e>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4924      	ldr	r1, [pc, #144]	; (8005460 <HAL_DMA_IRQHandler+0x1f0>)
 80053ce:	428b      	cmp	r3, r1
 80053d0:	d00a      	beq.n	80053e8 <HAL_DMA_IRQHandler+0x178>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4923      	ldr	r1, [pc, #140]	; (8005464 <HAL_DMA_IRQHandler+0x1f4>)
 80053d8:	428b      	cmp	r3, r1
 80053da:	d102      	bne.n	80053e2 <HAL_DMA_IRQHandler+0x172>
 80053dc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80053e0:	e01e      	b.n	8005420 <HAL_DMA_IRQHandler+0x1b0>
 80053e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80053e6:	e01b      	b.n	8005420 <HAL_DMA_IRQHandler+0x1b0>
 80053e8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80053ec:	e018      	b.n	8005420 <HAL_DMA_IRQHandler+0x1b0>
 80053ee:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80053f2:	e015      	b.n	8005420 <HAL_DMA_IRQHandler+0x1b0>
 80053f4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80053f8:	e012      	b.n	8005420 <HAL_DMA_IRQHandler+0x1b0>
 80053fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80053fe:	e00f      	b.n	8005420 <HAL_DMA_IRQHandler+0x1b0>
 8005400:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005404:	e00c      	b.n	8005420 <HAL_DMA_IRQHandler+0x1b0>
 8005406:	f44f 7300 	mov.w	r3, #512	; 0x200
 800540a:	e009      	b.n	8005420 <HAL_DMA_IRQHandler+0x1b0>
 800540c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005410:	e006      	b.n	8005420 <HAL_DMA_IRQHandler+0x1b0>
 8005412:	2308      	movs	r3, #8
 8005414:	e004      	b.n	8005420 <HAL_DMA_IRQHandler+0x1b0>
 8005416:	2308      	movs	r3, #8
 8005418:	e002      	b.n	8005420 <HAL_DMA_IRQHandler+0x1b0>
 800541a:	2308      	movs	r3, #8
 800541c:	e000      	b.n	8005420 <HAL_DMA_IRQHandler+0x1b0>
 800541e:	2308      	movs	r3, #8
 8005420:	4013      	ands	r3, r2
 8005422:	2b00      	cmp	r3, #0
 8005424:	bf14      	ite	ne
 8005426:	2301      	movne	r3, #1
 8005428:	2300      	moveq	r3, #0
 800542a:	b2db      	uxtb	r3, r3
 800542c:	e10d      	b.n	800564a <HAL_DMA_IRQHandler+0x3da>
 800542e:	bf00      	nop
 8005430:	40026458 	.word	0x40026458
 8005434:	40026400 	.word	0x40026400
 8005438:	40026010 	.word	0x40026010
 800543c:	40026410 	.word	0x40026410
 8005440:	40026070 	.word	0x40026070
 8005444:	40026470 	.word	0x40026470
 8005448:	40026028 	.word	0x40026028
 800544c:	40026428 	.word	0x40026428
 8005450:	40026088 	.word	0x40026088
 8005454:	40026488 	.word	0x40026488
 8005458:	40026040 	.word	0x40026040
 800545c:	40026440 	.word	0x40026440
 8005460:	400260a0 	.word	0x400260a0
 8005464:	400264a0 	.word	0x400264a0
 8005468:	400260b8 	.word	0x400260b8
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	461a      	mov	r2, r3
 8005472:	4b64      	ldr	r3, [pc, #400]	; (8005604 <HAL_DMA_IRQHandler+0x394>)
 8005474:	429a      	cmp	r2, r3
 8005476:	d966      	bls.n	8005546 <HAL_DMA_IRQHandler+0x2d6>
 8005478:	4b63      	ldr	r3, [pc, #396]	; (8005608 <HAL_DMA_IRQHandler+0x398>)
 800547a:	685a      	ldr	r2, [r3, #4]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4962      	ldr	r1, [pc, #392]	; (800560c <HAL_DMA_IRQHandler+0x39c>)
 8005482:	428b      	cmp	r3, r1
 8005484:	d057      	beq.n	8005536 <HAL_DMA_IRQHandler+0x2c6>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4961      	ldr	r1, [pc, #388]	; (8005610 <HAL_DMA_IRQHandler+0x3a0>)
 800548c:	428b      	cmp	r3, r1
 800548e:	d050      	beq.n	8005532 <HAL_DMA_IRQHandler+0x2c2>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	495f      	ldr	r1, [pc, #380]	; (8005614 <HAL_DMA_IRQHandler+0x3a4>)
 8005496:	428b      	cmp	r3, r1
 8005498:	d049      	beq.n	800552e <HAL_DMA_IRQHandler+0x2be>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	495e      	ldr	r1, [pc, #376]	; (8005618 <HAL_DMA_IRQHandler+0x3a8>)
 80054a0:	428b      	cmp	r3, r1
 80054a2:	d042      	beq.n	800552a <HAL_DMA_IRQHandler+0x2ba>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	495c      	ldr	r1, [pc, #368]	; (800561c <HAL_DMA_IRQHandler+0x3ac>)
 80054aa:	428b      	cmp	r3, r1
 80054ac:	d03a      	beq.n	8005524 <HAL_DMA_IRQHandler+0x2b4>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	495b      	ldr	r1, [pc, #364]	; (8005620 <HAL_DMA_IRQHandler+0x3b0>)
 80054b4:	428b      	cmp	r3, r1
 80054b6:	d032      	beq.n	800551e <HAL_DMA_IRQHandler+0x2ae>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4959      	ldr	r1, [pc, #356]	; (8005624 <HAL_DMA_IRQHandler+0x3b4>)
 80054be:	428b      	cmp	r3, r1
 80054c0:	d02a      	beq.n	8005518 <HAL_DMA_IRQHandler+0x2a8>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4958      	ldr	r1, [pc, #352]	; (8005628 <HAL_DMA_IRQHandler+0x3b8>)
 80054c8:	428b      	cmp	r3, r1
 80054ca:	d022      	beq.n	8005512 <HAL_DMA_IRQHandler+0x2a2>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4956      	ldr	r1, [pc, #344]	; (800562c <HAL_DMA_IRQHandler+0x3bc>)
 80054d2:	428b      	cmp	r3, r1
 80054d4:	d01a      	beq.n	800550c <HAL_DMA_IRQHandler+0x29c>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4955      	ldr	r1, [pc, #340]	; (8005630 <HAL_DMA_IRQHandler+0x3c0>)
 80054dc:	428b      	cmp	r3, r1
 80054de:	d012      	beq.n	8005506 <HAL_DMA_IRQHandler+0x296>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4953      	ldr	r1, [pc, #332]	; (8005634 <HAL_DMA_IRQHandler+0x3c4>)
 80054e6:	428b      	cmp	r3, r1
 80054e8:	d00a      	beq.n	8005500 <HAL_DMA_IRQHandler+0x290>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4952      	ldr	r1, [pc, #328]	; (8005638 <HAL_DMA_IRQHandler+0x3c8>)
 80054f0:	428b      	cmp	r3, r1
 80054f2:	d102      	bne.n	80054fa <HAL_DMA_IRQHandler+0x28a>
 80054f4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80054f8:	e01e      	b.n	8005538 <HAL_DMA_IRQHandler+0x2c8>
 80054fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80054fe:	e01b      	b.n	8005538 <HAL_DMA_IRQHandler+0x2c8>
 8005500:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005504:	e018      	b.n	8005538 <HAL_DMA_IRQHandler+0x2c8>
 8005506:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800550a:	e015      	b.n	8005538 <HAL_DMA_IRQHandler+0x2c8>
 800550c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005510:	e012      	b.n	8005538 <HAL_DMA_IRQHandler+0x2c8>
 8005512:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005516:	e00f      	b.n	8005538 <HAL_DMA_IRQHandler+0x2c8>
 8005518:	f44f 7300 	mov.w	r3, #512	; 0x200
 800551c:	e00c      	b.n	8005538 <HAL_DMA_IRQHandler+0x2c8>
 800551e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005522:	e009      	b.n	8005538 <HAL_DMA_IRQHandler+0x2c8>
 8005524:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005528:	e006      	b.n	8005538 <HAL_DMA_IRQHandler+0x2c8>
 800552a:	2308      	movs	r3, #8
 800552c:	e004      	b.n	8005538 <HAL_DMA_IRQHandler+0x2c8>
 800552e:	2308      	movs	r3, #8
 8005530:	e002      	b.n	8005538 <HAL_DMA_IRQHandler+0x2c8>
 8005532:	2308      	movs	r3, #8
 8005534:	e000      	b.n	8005538 <HAL_DMA_IRQHandler+0x2c8>
 8005536:	2308      	movs	r3, #8
 8005538:	4013      	ands	r3, r2
 800553a:	2b00      	cmp	r3, #0
 800553c:	bf14      	ite	ne
 800553e:	2301      	movne	r3, #1
 8005540:	2300      	moveq	r3, #0
 8005542:	b2db      	uxtb	r3, r3
 8005544:	e081      	b.n	800564a <HAL_DMA_IRQHandler+0x3da>
 8005546:	4b30      	ldr	r3, [pc, #192]	; (8005608 <HAL_DMA_IRQHandler+0x398>)
 8005548:	681a      	ldr	r2, [r3, #0]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	492f      	ldr	r1, [pc, #188]	; (800560c <HAL_DMA_IRQHandler+0x39c>)
 8005550:	428b      	cmp	r3, r1
 8005552:	d073      	beq.n	800563c <HAL_DMA_IRQHandler+0x3cc>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	492d      	ldr	r1, [pc, #180]	; (8005610 <HAL_DMA_IRQHandler+0x3a0>)
 800555a:	428b      	cmp	r3, r1
 800555c:	d050      	beq.n	8005600 <HAL_DMA_IRQHandler+0x390>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	492c      	ldr	r1, [pc, #176]	; (8005614 <HAL_DMA_IRQHandler+0x3a4>)
 8005564:	428b      	cmp	r3, r1
 8005566:	d049      	beq.n	80055fc <HAL_DMA_IRQHandler+0x38c>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	492a      	ldr	r1, [pc, #168]	; (8005618 <HAL_DMA_IRQHandler+0x3a8>)
 800556e:	428b      	cmp	r3, r1
 8005570:	d042      	beq.n	80055f8 <HAL_DMA_IRQHandler+0x388>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4929      	ldr	r1, [pc, #164]	; (800561c <HAL_DMA_IRQHandler+0x3ac>)
 8005578:	428b      	cmp	r3, r1
 800557a:	d03a      	beq.n	80055f2 <HAL_DMA_IRQHandler+0x382>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4927      	ldr	r1, [pc, #156]	; (8005620 <HAL_DMA_IRQHandler+0x3b0>)
 8005582:	428b      	cmp	r3, r1
 8005584:	d032      	beq.n	80055ec <HAL_DMA_IRQHandler+0x37c>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4926      	ldr	r1, [pc, #152]	; (8005624 <HAL_DMA_IRQHandler+0x3b4>)
 800558c:	428b      	cmp	r3, r1
 800558e:	d02a      	beq.n	80055e6 <HAL_DMA_IRQHandler+0x376>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4924      	ldr	r1, [pc, #144]	; (8005628 <HAL_DMA_IRQHandler+0x3b8>)
 8005596:	428b      	cmp	r3, r1
 8005598:	d022      	beq.n	80055e0 <HAL_DMA_IRQHandler+0x370>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4923      	ldr	r1, [pc, #140]	; (800562c <HAL_DMA_IRQHandler+0x3bc>)
 80055a0:	428b      	cmp	r3, r1
 80055a2:	d01a      	beq.n	80055da <HAL_DMA_IRQHandler+0x36a>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4921      	ldr	r1, [pc, #132]	; (8005630 <HAL_DMA_IRQHandler+0x3c0>)
 80055aa:	428b      	cmp	r3, r1
 80055ac:	d012      	beq.n	80055d4 <HAL_DMA_IRQHandler+0x364>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4920      	ldr	r1, [pc, #128]	; (8005634 <HAL_DMA_IRQHandler+0x3c4>)
 80055b4:	428b      	cmp	r3, r1
 80055b6:	d00a      	beq.n	80055ce <HAL_DMA_IRQHandler+0x35e>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	491e      	ldr	r1, [pc, #120]	; (8005638 <HAL_DMA_IRQHandler+0x3c8>)
 80055be:	428b      	cmp	r3, r1
 80055c0:	d102      	bne.n	80055c8 <HAL_DMA_IRQHandler+0x358>
 80055c2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80055c6:	e03a      	b.n	800563e <HAL_DMA_IRQHandler+0x3ce>
 80055c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055cc:	e037      	b.n	800563e <HAL_DMA_IRQHandler+0x3ce>
 80055ce:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80055d2:	e034      	b.n	800563e <HAL_DMA_IRQHandler+0x3ce>
 80055d4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80055d8:	e031      	b.n	800563e <HAL_DMA_IRQHandler+0x3ce>
 80055da:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80055de:	e02e      	b.n	800563e <HAL_DMA_IRQHandler+0x3ce>
 80055e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80055e4:	e02b      	b.n	800563e <HAL_DMA_IRQHandler+0x3ce>
 80055e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80055ea:	e028      	b.n	800563e <HAL_DMA_IRQHandler+0x3ce>
 80055ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80055f0:	e025      	b.n	800563e <HAL_DMA_IRQHandler+0x3ce>
 80055f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80055f6:	e022      	b.n	800563e <HAL_DMA_IRQHandler+0x3ce>
 80055f8:	2308      	movs	r3, #8
 80055fa:	e020      	b.n	800563e <HAL_DMA_IRQHandler+0x3ce>
 80055fc:	2308      	movs	r3, #8
 80055fe:	e01e      	b.n	800563e <HAL_DMA_IRQHandler+0x3ce>
 8005600:	2308      	movs	r3, #8
 8005602:	e01c      	b.n	800563e <HAL_DMA_IRQHandler+0x3ce>
 8005604:	40026058 	.word	0x40026058
 8005608:	40026000 	.word	0x40026000
 800560c:	40026010 	.word	0x40026010
 8005610:	40026410 	.word	0x40026410
 8005614:	40026070 	.word	0x40026070
 8005618:	40026470 	.word	0x40026470
 800561c:	40026028 	.word	0x40026028
 8005620:	40026428 	.word	0x40026428
 8005624:	40026088 	.word	0x40026088
 8005628:	40026488 	.word	0x40026488
 800562c:	40026040 	.word	0x40026040
 8005630:	40026440 	.word	0x40026440
 8005634:	400260a0 	.word	0x400260a0
 8005638:	400264a0 	.word	0x400264a0
 800563c:	2308      	movs	r3, #8
 800563e:	4013      	ands	r3, r2
 8005640:	2b00      	cmp	r3, #0
 8005642:	bf14      	ite	ne
 8005644:	2301      	movne	r3, #1
 8005646:	2300      	moveq	r3, #0
 8005648:	b2db      	uxtb	r3, r3
 800564a:	2b00      	cmp	r3, #0
 800564c:	f000 81dd 	beq.w	8005a0a <HAL_DMA_IRQHandler+0x79a>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 0304 	and.w	r3, r3, #4
 800565a:	2b00      	cmp	r3, #0
 800565c:	f000 81d5 	beq.w	8005a0a <HAL_DMA_IRQHandler+0x79a>
    {
      /* Disable the transfer error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f022 0204 	bic.w	r2, r2, #4
 800566e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	461a      	mov	r2, r3
 8005676:	4b8d      	ldr	r3, [pc, #564]	; (80058ac <HAL_DMA_IRQHandler+0x63c>)
 8005678:	429a      	cmp	r2, r3
 800567a:	d960      	bls.n	800573e <HAL_DMA_IRQHandler+0x4ce>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a8b      	ldr	r2, [pc, #556]	; (80058b0 <HAL_DMA_IRQHandler+0x640>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d057      	beq.n	8005736 <HAL_DMA_IRQHandler+0x4c6>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4a8a      	ldr	r2, [pc, #552]	; (80058b4 <HAL_DMA_IRQHandler+0x644>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d050      	beq.n	8005732 <HAL_DMA_IRQHandler+0x4c2>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a88      	ldr	r2, [pc, #544]	; (80058b8 <HAL_DMA_IRQHandler+0x648>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d049      	beq.n	800572e <HAL_DMA_IRQHandler+0x4be>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a87      	ldr	r2, [pc, #540]	; (80058bc <HAL_DMA_IRQHandler+0x64c>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d042      	beq.n	800572a <HAL_DMA_IRQHandler+0x4ba>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a85      	ldr	r2, [pc, #532]	; (80058c0 <HAL_DMA_IRQHandler+0x650>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d03a      	beq.n	8005724 <HAL_DMA_IRQHandler+0x4b4>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a84      	ldr	r2, [pc, #528]	; (80058c4 <HAL_DMA_IRQHandler+0x654>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d032      	beq.n	800571e <HAL_DMA_IRQHandler+0x4ae>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a82      	ldr	r2, [pc, #520]	; (80058c8 <HAL_DMA_IRQHandler+0x658>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d02a      	beq.n	8005718 <HAL_DMA_IRQHandler+0x4a8>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a81      	ldr	r2, [pc, #516]	; (80058cc <HAL_DMA_IRQHandler+0x65c>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d022      	beq.n	8005712 <HAL_DMA_IRQHandler+0x4a2>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a7f      	ldr	r2, [pc, #508]	; (80058d0 <HAL_DMA_IRQHandler+0x660>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d01a      	beq.n	800570c <HAL_DMA_IRQHandler+0x49c>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a7e      	ldr	r2, [pc, #504]	; (80058d4 <HAL_DMA_IRQHandler+0x664>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d012      	beq.n	8005706 <HAL_DMA_IRQHandler+0x496>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a7c      	ldr	r2, [pc, #496]	; (80058d8 <HAL_DMA_IRQHandler+0x668>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d00a      	beq.n	8005700 <HAL_DMA_IRQHandler+0x490>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a7b      	ldr	r2, [pc, #492]	; (80058dc <HAL_DMA_IRQHandler+0x66c>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d102      	bne.n	80056fa <HAL_DMA_IRQHandler+0x48a>
 80056f4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80056f8:	e01e      	b.n	8005738 <HAL_DMA_IRQHandler+0x4c8>
 80056fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80056fe:	e01b      	b.n	8005738 <HAL_DMA_IRQHandler+0x4c8>
 8005700:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005704:	e018      	b.n	8005738 <HAL_DMA_IRQHandler+0x4c8>
 8005706:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800570a:	e015      	b.n	8005738 <HAL_DMA_IRQHandler+0x4c8>
 800570c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005710:	e012      	b.n	8005738 <HAL_DMA_IRQHandler+0x4c8>
 8005712:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005716:	e00f      	b.n	8005738 <HAL_DMA_IRQHandler+0x4c8>
 8005718:	f44f 7300 	mov.w	r3, #512	; 0x200
 800571c:	e00c      	b.n	8005738 <HAL_DMA_IRQHandler+0x4c8>
 800571e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005722:	e009      	b.n	8005738 <HAL_DMA_IRQHandler+0x4c8>
 8005724:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005728:	e006      	b.n	8005738 <HAL_DMA_IRQHandler+0x4c8>
 800572a:	2308      	movs	r3, #8
 800572c:	e004      	b.n	8005738 <HAL_DMA_IRQHandler+0x4c8>
 800572e:	2308      	movs	r3, #8
 8005730:	e002      	b.n	8005738 <HAL_DMA_IRQHandler+0x4c8>
 8005732:	2308      	movs	r3, #8
 8005734:	e000      	b.n	8005738 <HAL_DMA_IRQHandler+0x4c8>
 8005736:	2308      	movs	r3, #8
 8005738:	4a69      	ldr	r2, [pc, #420]	; (80058e0 <HAL_DMA_IRQHandler+0x670>)
 800573a:	60d3      	str	r3, [r2, #12]
 800573c:	e14f      	b.n	80059de <HAL_DMA_IRQHandler+0x76e>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	461a      	mov	r2, r3
 8005744:	4b67      	ldr	r3, [pc, #412]	; (80058e4 <HAL_DMA_IRQHandler+0x674>)
 8005746:	429a      	cmp	r2, r3
 8005748:	d960      	bls.n	800580c <HAL_DMA_IRQHandler+0x59c>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a58      	ldr	r2, [pc, #352]	; (80058b0 <HAL_DMA_IRQHandler+0x640>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d057      	beq.n	8005804 <HAL_DMA_IRQHandler+0x594>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a56      	ldr	r2, [pc, #344]	; (80058b4 <HAL_DMA_IRQHandler+0x644>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d050      	beq.n	8005800 <HAL_DMA_IRQHandler+0x590>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a55      	ldr	r2, [pc, #340]	; (80058b8 <HAL_DMA_IRQHandler+0x648>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d049      	beq.n	80057fc <HAL_DMA_IRQHandler+0x58c>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a53      	ldr	r2, [pc, #332]	; (80058bc <HAL_DMA_IRQHandler+0x64c>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d042      	beq.n	80057f8 <HAL_DMA_IRQHandler+0x588>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a52      	ldr	r2, [pc, #328]	; (80058c0 <HAL_DMA_IRQHandler+0x650>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d03a      	beq.n	80057f2 <HAL_DMA_IRQHandler+0x582>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a50      	ldr	r2, [pc, #320]	; (80058c4 <HAL_DMA_IRQHandler+0x654>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d032      	beq.n	80057ec <HAL_DMA_IRQHandler+0x57c>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a4f      	ldr	r2, [pc, #316]	; (80058c8 <HAL_DMA_IRQHandler+0x658>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d02a      	beq.n	80057e6 <HAL_DMA_IRQHandler+0x576>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a4d      	ldr	r2, [pc, #308]	; (80058cc <HAL_DMA_IRQHandler+0x65c>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d022      	beq.n	80057e0 <HAL_DMA_IRQHandler+0x570>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a4c      	ldr	r2, [pc, #304]	; (80058d0 <HAL_DMA_IRQHandler+0x660>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d01a      	beq.n	80057da <HAL_DMA_IRQHandler+0x56a>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a4a      	ldr	r2, [pc, #296]	; (80058d4 <HAL_DMA_IRQHandler+0x664>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d012      	beq.n	80057d4 <HAL_DMA_IRQHandler+0x564>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a49      	ldr	r2, [pc, #292]	; (80058d8 <HAL_DMA_IRQHandler+0x668>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d00a      	beq.n	80057ce <HAL_DMA_IRQHandler+0x55e>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a47      	ldr	r2, [pc, #284]	; (80058dc <HAL_DMA_IRQHandler+0x66c>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d102      	bne.n	80057c8 <HAL_DMA_IRQHandler+0x558>
 80057c2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80057c6:	e01e      	b.n	8005806 <HAL_DMA_IRQHandler+0x596>
 80057c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80057cc:	e01b      	b.n	8005806 <HAL_DMA_IRQHandler+0x596>
 80057ce:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80057d2:	e018      	b.n	8005806 <HAL_DMA_IRQHandler+0x596>
 80057d4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80057d8:	e015      	b.n	8005806 <HAL_DMA_IRQHandler+0x596>
 80057da:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80057de:	e012      	b.n	8005806 <HAL_DMA_IRQHandler+0x596>
 80057e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057e4:	e00f      	b.n	8005806 <HAL_DMA_IRQHandler+0x596>
 80057e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057ea:	e00c      	b.n	8005806 <HAL_DMA_IRQHandler+0x596>
 80057ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057f0:	e009      	b.n	8005806 <HAL_DMA_IRQHandler+0x596>
 80057f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057f6:	e006      	b.n	8005806 <HAL_DMA_IRQHandler+0x596>
 80057f8:	2308      	movs	r3, #8
 80057fa:	e004      	b.n	8005806 <HAL_DMA_IRQHandler+0x596>
 80057fc:	2308      	movs	r3, #8
 80057fe:	e002      	b.n	8005806 <HAL_DMA_IRQHandler+0x596>
 8005800:	2308      	movs	r3, #8
 8005802:	e000      	b.n	8005806 <HAL_DMA_IRQHandler+0x596>
 8005804:	2308      	movs	r3, #8
 8005806:	4a36      	ldr	r2, [pc, #216]	; (80058e0 <HAL_DMA_IRQHandler+0x670>)
 8005808:	6093      	str	r3, [r2, #8]
 800580a:	e0e8      	b.n	80059de <HAL_DMA_IRQHandler+0x76e>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	461a      	mov	r2, r3
 8005812:	4b35      	ldr	r3, [pc, #212]	; (80058e8 <HAL_DMA_IRQHandler+0x678>)
 8005814:	429a      	cmp	r2, r3
 8005816:	f240 8082 	bls.w	800591e <HAL_DMA_IRQHandler+0x6ae>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a24      	ldr	r2, [pc, #144]	; (80058b0 <HAL_DMA_IRQHandler+0x640>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d078      	beq.n	8005916 <HAL_DMA_IRQHandler+0x6a6>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a22      	ldr	r2, [pc, #136]	; (80058b4 <HAL_DMA_IRQHandler+0x644>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d071      	beq.n	8005912 <HAL_DMA_IRQHandler+0x6a2>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a21      	ldr	r2, [pc, #132]	; (80058b8 <HAL_DMA_IRQHandler+0x648>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d06a      	beq.n	800590e <HAL_DMA_IRQHandler+0x69e>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a1f      	ldr	r2, [pc, #124]	; (80058bc <HAL_DMA_IRQHandler+0x64c>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d063      	beq.n	800590a <HAL_DMA_IRQHandler+0x69a>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a1e      	ldr	r2, [pc, #120]	; (80058c0 <HAL_DMA_IRQHandler+0x650>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d05b      	beq.n	8005904 <HAL_DMA_IRQHandler+0x694>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a1c      	ldr	r2, [pc, #112]	; (80058c4 <HAL_DMA_IRQHandler+0x654>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d053      	beq.n	80058fe <HAL_DMA_IRQHandler+0x68e>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a1b      	ldr	r2, [pc, #108]	; (80058c8 <HAL_DMA_IRQHandler+0x658>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d04b      	beq.n	80058f8 <HAL_DMA_IRQHandler+0x688>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a19      	ldr	r2, [pc, #100]	; (80058cc <HAL_DMA_IRQHandler+0x65c>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d043      	beq.n	80058f2 <HAL_DMA_IRQHandler+0x682>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a18      	ldr	r2, [pc, #96]	; (80058d0 <HAL_DMA_IRQHandler+0x660>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d03b      	beq.n	80058ec <HAL_DMA_IRQHandler+0x67c>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a16      	ldr	r2, [pc, #88]	; (80058d4 <HAL_DMA_IRQHandler+0x664>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d012      	beq.n	80058a4 <HAL_DMA_IRQHandler+0x634>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a15      	ldr	r2, [pc, #84]	; (80058d8 <HAL_DMA_IRQHandler+0x668>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d00a      	beq.n	800589e <HAL_DMA_IRQHandler+0x62e>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a13      	ldr	r2, [pc, #76]	; (80058dc <HAL_DMA_IRQHandler+0x66c>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d102      	bne.n	8005898 <HAL_DMA_IRQHandler+0x628>
 8005892:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005896:	e03f      	b.n	8005918 <HAL_DMA_IRQHandler+0x6a8>
 8005898:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800589c:	e03c      	b.n	8005918 <HAL_DMA_IRQHandler+0x6a8>
 800589e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80058a2:	e039      	b.n	8005918 <HAL_DMA_IRQHandler+0x6a8>
 80058a4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80058a8:	e036      	b.n	8005918 <HAL_DMA_IRQHandler+0x6a8>
 80058aa:	bf00      	nop
 80058ac:	40026458 	.word	0x40026458
 80058b0:	40026010 	.word	0x40026010
 80058b4:	40026410 	.word	0x40026410
 80058b8:	40026070 	.word	0x40026070
 80058bc:	40026470 	.word	0x40026470
 80058c0:	40026028 	.word	0x40026028
 80058c4:	40026428 	.word	0x40026428
 80058c8:	40026088 	.word	0x40026088
 80058cc:	40026488 	.word	0x40026488
 80058d0:	40026040 	.word	0x40026040
 80058d4:	40026440 	.word	0x40026440
 80058d8:	400260a0 	.word	0x400260a0
 80058dc:	400264a0 	.word	0x400264a0
 80058e0:	40026400 	.word	0x40026400
 80058e4:	400260b8 	.word	0x400260b8
 80058e8:	40026058 	.word	0x40026058
 80058ec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80058f0:	e012      	b.n	8005918 <HAL_DMA_IRQHandler+0x6a8>
 80058f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80058f6:	e00f      	b.n	8005918 <HAL_DMA_IRQHandler+0x6a8>
 80058f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80058fc:	e00c      	b.n	8005918 <HAL_DMA_IRQHandler+0x6a8>
 80058fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005902:	e009      	b.n	8005918 <HAL_DMA_IRQHandler+0x6a8>
 8005904:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005908:	e006      	b.n	8005918 <HAL_DMA_IRQHandler+0x6a8>
 800590a:	2308      	movs	r3, #8
 800590c:	e004      	b.n	8005918 <HAL_DMA_IRQHandler+0x6a8>
 800590e:	2308      	movs	r3, #8
 8005910:	e002      	b.n	8005918 <HAL_DMA_IRQHandler+0x6a8>
 8005912:	2308      	movs	r3, #8
 8005914:	e000      	b.n	8005918 <HAL_DMA_IRQHandler+0x6a8>
 8005916:	2308      	movs	r3, #8
 8005918:	4a71      	ldr	r2, [pc, #452]	; (8005ae0 <HAL_DMA_IRQHandler+0x870>)
 800591a:	60d3      	str	r3, [r2, #12]
 800591c:	e05f      	b.n	80059de <HAL_DMA_IRQHandler+0x76e>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a70      	ldr	r2, [pc, #448]	; (8005ae4 <HAL_DMA_IRQHandler+0x874>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d057      	beq.n	80059d8 <HAL_DMA_IRQHandler+0x768>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a6e      	ldr	r2, [pc, #440]	; (8005ae8 <HAL_DMA_IRQHandler+0x878>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d050      	beq.n	80059d4 <HAL_DMA_IRQHandler+0x764>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a6d      	ldr	r2, [pc, #436]	; (8005aec <HAL_DMA_IRQHandler+0x87c>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d049      	beq.n	80059d0 <HAL_DMA_IRQHandler+0x760>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a6b      	ldr	r2, [pc, #428]	; (8005af0 <HAL_DMA_IRQHandler+0x880>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d042      	beq.n	80059cc <HAL_DMA_IRQHandler+0x75c>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a6a      	ldr	r2, [pc, #424]	; (8005af4 <HAL_DMA_IRQHandler+0x884>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d03a      	beq.n	80059c6 <HAL_DMA_IRQHandler+0x756>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a68      	ldr	r2, [pc, #416]	; (8005af8 <HAL_DMA_IRQHandler+0x888>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d032      	beq.n	80059c0 <HAL_DMA_IRQHandler+0x750>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4a67      	ldr	r2, [pc, #412]	; (8005afc <HAL_DMA_IRQHandler+0x88c>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d02a      	beq.n	80059ba <HAL_DMA_IRQHandler+0x74a>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a65      	ldr	r2, [pc, #404]	; (8005b00 <HAL_DMA_IRQHandler+0x890>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d022      	beq.n	80059b4 <HAL_DMA_IRQHandler+0x744>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a64      	ldr	r2, [pc, #400]	; (8005b04 <HAL_DMA_IRQHandler+0x894>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d01a      	beq.n	80059ae <HAL_DMA_IRQHandler+0x73e>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a62      	ldr	r2, [pc, #392]	; (8005b08 <HAL_DMA_IRQHandler+0x898>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d012      	beq.n	80059a8 <HAL_DMA_IRQHandler+0x738>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4a61      	ldr	r2, [pc, #388]	; (8005b0c <HAL_DMA_IRQHandler+0x89c>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d00a      	beq.n	80059a2 <HAL_DMA_IRQHandler+0x732>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a5f      	ldr	r2, [pc, #380]	; (8005b10 <HAL_DMA_IRQHandler+0x8a0>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d102      	bne.n	800599c <HAL_DMA_IRQHandler+0x72c>
 8005996:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800599a:	e01e      	b.n	80059da <HAL_DMA_IRQHandler+0x76a>
 800599c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80059a0:	e01b      	b.n	80059da <HAL_DMA_IRQHandler+0x76a>
 80059a2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80059a6:	e018      	b.n	80059da <HAL_DMA_IRQHandler+0x76a>
 80059a8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80059ac:	e015      	b.n	80059da <HAL_DMA_IRQHandler+0x76a>
 80059ae:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80059b2:	e012      	b.n	80059da <HAL_DMA_IRQHandler+0x76a>
 80059b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80059b8:	e00f      	b.n	80059da <HAL_DMA_IRQHandler+0x76a>
 80059ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 80059be:	e00c      	b.n	80059da <HAL_DMA_IRQHandler+0x76a>
 80059c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80059c4:	e009      	b.n	80059da <HAL_DMA_IRQHandler+0x76a>
 80059c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80059ca:	e006      	b.n	80059da <HAL_DMA_IRQHandler+0x76a>
 80059cc:	2308      	movs	r3, #8
 80059ce:	e004      	b.n	80059da <HAL_DMA_IRQHandler+0x76a>
 80059d0:	2308      	movs	r3, #8
 80059d2:	e002      	b.n	80059da <HAL_DMA_IRQHandler+0x76a>
 80059d4:	2308      	movs	r3, #8
 80059d6:	e000      	b.n	80059da <HAL_DMA_IRQHandler+0x76a>
 80059d8:	2308      	movs	r3, #8
 80059da:	4a41      	ldr	r2, [pc, #260]	; (8005ae0 <HAL_DMA_IRQHandler+0x870>)
 80059dc:	6093      	str	r3, [r2, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059e2:	f043 0201 	orr.w	r2, r3, #1
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2204      	movs	r2, #4
 80059ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma); 
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if(hdma->XferErrorCallback != NULL)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d003      	beq.n	8005a0a <HAL_DMA_IRQHandler+0x79a>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	4798      	blx	r3
      }
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma)) != RESET)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	461a      	mov	r2, r3
 8005a10:	4b40      	ldr	r3, [pc, #256]	; (8005b14 <HAL_DMA_IRQHandler+0x8a4>)
 8005a12:	429a      	cmp	r2, r3
 8005a14:	f240 8084 	bls.w	8005b20 <HAL_DMA_IRQHandler+0x8b0>
 8005a18:	4b3f      	ldr	r3, [pc, #252]	; (8005b18 <HAL_DMA_IRQHandler+0x8a8>)
 8005a1a:	685a      	ldr	r2, [r3, #4]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4930      	ldr	r1, [pc, #192]	; (8005ae4 <HAL_DMA_IRQHandler+0x874>)
 8005a22:	428b      	cmp	r3, r1
 8005a24:	d053      	beq.n	8005ace <HAL_DMA_IRQHandler+0x85e>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	492f      	ldr	r1, [pc, #188]	; (8005ae8 <HAL_DMA_IRQHandler+0x878>)
 8005a2c:	428b      	cmp	r3, r1
 8005a2e:	d04c      	beq.n	8005aca <HAL_DMA_IRQHandler+0x85a>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	492d      	ldr	r1, [pc, #180]	; (8005aec <HAL_DMA_IRQHandler+0x87c>)
 8005a36:	428b      	cmp	r3, r1
 8005a38:	d045      	beq.n	8005ac6 <HAL_DMA_IRQHandler+0x856>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	492c      	ldr	r1, [pc, #176]	; (8005af0 <HAL_DMA_IRQHandler+0x880>)
 8005a40:	428b      	cmp	r3, r1
 8005a42:	d03e      	beq.n	8005ac2 <HAL_DMA_IRQHandler+0x852>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	492a      	ldr	r1, [pc, #168]	; (8005af4 <HAL_DMA_IRQHandler+0x884>)
 8005a4a:	428b      	cmp	r3, r1
 8005a4c:	d037      	beq.n	8005abe <HAL_DMA_IRQHandler+0x84e>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4929      	ldr	r1, [pc, #164]	; (8005af8 <HAL_DMA_IRQHandler+0x888>)
 8005a54:	428b      	cmp	r3, r1
 8005a56:	d030      	beq.n	8005aba <HAL_DMA_IRQHandler+0x84a>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4927      	ldr	r1, [pc, #156]	; (8005afc <HAL_DMA_IRQHandler+0x88c>)
 8005a5e:	428b      	cmp	r3, r1
 8005a60:	d029      	beq.n	8005ab6 <HAL_DMA_IRQHandler+0x846>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4926      	ldr	r1, [pc, #152]	; (8005b00 <HAL_DMA_IRQHandler+0x890>)
 8005a68:	428b      	cmp	r3, r1
 8005a6a:	d022      	beq.n	8005ab2 <HAL_DMA_IRQHandler+0x842>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4924      	ldr	r1, [pc, #144]	; (8005b04 <HAL_DMA_IRQHandler+0x894>)
 8005a72:	428b      	cmp	r3, r1
 8005a74:	d01a      	beq.n	8005aac <HAL_DMA_IRQHandler+0x83c>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4923      	ldr	r1, [pc, #140]	; (8005b08 <HAL_DMA_IRQHandler+0x898>)
 8005a7c:	428b      	cmp	r3, r1
 8005a7e:	d012      	beq.n	8005aa6 <HAL_DMA_IRQHandler+0x836>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4921      	ldr	r1, [pc, #132]	; (8005b0c <HAL_DMA_IRQHandler+0x89c>)
 8005a86:	428b      	cmp	r3, r1
 8005a88:	d00a      	beq.n	8005aa0 <HAL_DMA_IRQHandler+0x830>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4920      	ldr	r1, [pc, #128]	; (8005b10 <HAL_DMA_IRQHandler+0x8a0>)
 8005a90:	428b      	cmp	r3, r1
 8005a92:	d102      	bne.n	8005a9a <HAL_DMA_IRQHandler+0x82a>
 8005a94:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a98:	e01a      	b.n	8005ad0 <HAL_DMA_IRQHandler+0x860>
 8005a9a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005a9e:	e017      	b.n	8005ad0 <HAL_DMA_IRQHandler+0x860>
 8005aa0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005aa4:	e014      	b.n	8005ad0 <HAL_DMA_IRQHandler+0x860>
 8005aa6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005aaa:	e011      	b.n	8005ad0 <HAL_DMA_IRQHandler+0x860>
 8005aac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005ab0:	e00e      	b.n	8005ad0 <HAL_DMA_IRQHandler+0x860>
 8005ab2:	2340      	movs	r3, #64	; 0x40
 8005ab4:	e00c      	b.n	8005ad0 <HAL_DMA_IRQHandler+0x860>
 8005ab6:	2340      	movs	r3, #64	; 0x40
 8005ab8:	e00a      	b.n	8005ad0 <HAL_DMA_IRQHandler+0x860>
 8005aba:	2340      	movs	r3, #64	; 0x40
 8005abc:	e008      	b.n	8005ad0 <HAL_DMA_IRQHandler+0x860>
 8005abe:	2340      	movs	r3, #64	; 0x40
 8005ac0:	e006      	b.n	8005ad0 <HAL_DMA_IRQHandler+0x860>
 8005ac2:	4b16      	ldr	r3, [pc, #88]	; (8005b1c <HAL_DMA_IRQHandler+0x8ac>)
 8005ac4:	e004      	b.n	8005ad0 <HAL_DMA_IRQHandler+0x860>
 8005ac6:	4b15      	ldr	r3, [pc, #84]	; (8005b1c <HAL_DMA_IRQHandler+0x8ac>)
 8005ac8:	e002      	b.n	8005ad0 <HAL_DMA_IRQHandler+0x860>
 8005aca:	4b14      	ldr	r3, [pc, #80]	; (8005b1c <HAL_DMA_IRQHandler+0x8ac>)
 8005acc:	e000      	b.n	8005ad0 <HAL_DMA_IRQHandler+0x860>
 8005ace:	4b13      	ldr	r3, [pc, #76]	; (8005b1c <HAL_DMA_IRQHandler+0x8ac>)
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	bf14      	ite	ne
 8005ad6:	2301      	movne	r3, #1
 8005ad8:	2300      	moveq	r3, #0
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	e178      	b.n	8005dd0 <HAL_DMA_IRQHandler+0xb60>
 8005ade:	bf00      	nop
 8005ae0:	40026000 	.word	0x40026000
 8005ae4:	40026010 	.word	0x40026010
 8005ae8:	40026410 	.word	0x40026410
 8005aec:	40026070 	.word	0x40026070
 8005af0:	40026470 	.word	0x40026470
 8005af4:	40026028 	.word	0x40026028
 8005af8:	40026428 	.word	0x40026428
 8005afc:	40026088 	.word	0x40026088
 8005b00:	40026488 	.word	0x40026488
 8005b04:	40026040 	.word	0x40026040
 8005b08:	40026440 	.word	0x40026440
 8005b0c:	400260a0 	.word	0x400260a0
 8005b10:	400264a0 	.word	0x400264a0
 8005b14:	40026458 	.word	0x40026458
 8005b18:	40026400 	.word	0x40026400
 8005b1c:	00800001 	.word	0x00800001
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	461a      	mov	r2, r3
 8005b26:	4b68      	ldr	r3, [pc, #416]	; (8005cc8 <HAL_DMA_IRQHandler+0xa58>)
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d962      	bls.n	8005bf2 <HAL_DMA_IRQHandler+0x982>
 8005b2c:	4b67      	ldr	r3, [pc, #412]	; (8005ccc <HAL_DMA_IRQHandler+0xa5c>)
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4966      	ldr	r1, [pc, #408]	; (8005cd0 <HAL_DMA_IRQHandler+0xa60>)
 8005b36:	428b      	cmp	r3, r1
 8005b38:	d053      	beq.n	8005be2 <HAL_DMA_IRQHandler+0x972>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4965      	ldr	r1, [pc, #404]	; (8005cd4 <HAL_DMA_IRQHandler+0xa64>)
 8005b40:	428b      	cmp	r3, r1
 8005b42:	d04c      	beq.n	8005bde <HAL_DMA_IRQHandler+0x96e>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4963      	ldr	r1, [pc, #396]	; (8005cd8 <HAL_DMA_IRQHandler+0xa68>)
 8005b4a:	428b      	cmp	r3, r1
 8005b4c:	d045      	beq.n	8005bda <HAL_DMA_IRQHandler+0x96a>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4962      	ldr	r1, [pc, #392]	; (8005cdc <HAL_DMA_IRQHandler+0xa6c>)
 8005b54:	428b      	cmp	r3, r1
 8005b56:	d03e      	beq.n	8005bd6 <HAL_DMA_IRQHandler+0x966>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4960      	ldr	r1, [pc, #384]	; (8005ce0 <HAL_DMA_IRQHandler+0xa70>)
 8005b5e:	428b      	cmp	r3, r1
 8005b60:	d037      	beq.n	8005bd2 <HAL_DMA_IRQHandler+0x962>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	495f      	ldr	r1, [pc, #380]	; (8005ce4 <HAL_DMA_IRQHandler+0xa74>)
 8005b68:	428b      	cmp	r3, r1
 8005b6a:	d030      	beq.n	8005bce <HAL_DMA_IRQHandler+0x95e>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	495d      	ldr	r1, [pc, #372]	; (8005ce8 <HAL_DMA_IRQHandler+0xa78>)
 8005b72:	428b      	cmp	r3, r1
 8005b74:	d029      	beq.n	8005bca <HAL_DMA_IRQHandler+0x95a>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	495c      	ldr	r1, [pc, #368]	; (8005cec <HAL_DMA_IRQHandler+0xa7c>)
 8005b7c:	428b      	cmp	r3, r1
 8005b7e:	d022      	beq.n	8005bc6 <HAL_DMA_IRQHandler+0x956>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	495a      	ldr	r1, [pc, #360]	; (8005cf0 <HAL_DMA_IRQHandler+0xa80>)
 8005b86:	428b      	cmp	r3, r1
 8005b88:	d01a      	beq.n	8005bc0 <HAL_DMA_IRQHandler+0x950>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4959      	ldr	r1, [pc, #356]	; (8005cf4 <HAL_DMA_IRQHandler+0xa84>)
 8005b90:	428b      	cmp	r3, r1
 8005b92:	d012      	beq.n	8005bba <HAL_DMA_IRQHandler+0x94a>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4957      	ldr	r1, [pc, #348]	; (8005cf8 <HAL_DMA_IRQHandler+0xa88>)
 8005b9a:	428b      	cmp	r3, r1
 8005b9c:	d00a      	beq.n	8005bb4 <HAL_DMA_IRQHandler+0x944>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4956      	ldr	r1, [pc, #344]	; (8005cfc <HAL_DMA_IRQHandler+0xa8c>)
 8005ba4:	428b      	cmp	r3, r1
 8005ba6:	d102      	bne.n	8005bae <HAL_DMA_IRQHandler+0x93e>
 8005ba8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005bac:	e01a      	b.n	8005be4 <HAL_DMA_IRQHandler+0x974>
 8005bae:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005bb2:	e017      	b.n	8005be4 <HAL_DMA_IRQHandler+0x974>
 8005bb4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005bb8:	e014      	b.n	8005be4 <HAL_DMA_IRQHandler+0x974>
 8005bba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005bbe:	e011      	b.n	8005be4 <HAL_DMA_IRQHandler+0x974>
 8005bc0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005bc4:	e00e      	b.n	8005be4 <HAL_DMA_IRQHandler+0x974>
 8005bc6:	2340      	movs	r3, #64	; 0x40
 8005bc8:	e00c      	b.n	8005be4 <HAL_DMA_IRQHandler+0x974>
 8005bca:	2340      	movs	r3, #64	; 0x40
 8005bcc:	e00a      	b.n	8005be4 <HAL_DMA_IRQHandler+0x974>
 8005bce:	2340      	movs	r3, #64	; 0x40
 8005bd0:	e008      	b.n	8005be4 <HAL_DMA_IRQHandler+0x974>
 8005bd2:	2340      	movs	r3, #64	; 0x40
 8005bd4:	e006      	b.n	8005be4 <HAL_DMA_IRQHandler+0x974>
 8005bd6:	4b4a      	ldr	r3, [pc, #296]	; (8005d00 <HAL_DMA_IRQHandler+0xa90>)
 8005bd8:	e004      	b.n	8005be4 <HAL_DMA_IRQHandler+0x974>
 8005bda:	4b49      	ldr	r3, [pc, #292]	; (8005d00 <HAL_DMA_IRQHandler+0xa90>)
 8005bdc:	e002      	b.n	8005be4 <HAL_DMA_IRQHandler+0x974>
 8005bde:	4b48      	ldr	r3, [pc, #288]	; (8005d00 <HAL_DMA_IRQHandler+0xa90>)
 8005be0:	e000      	b.n	8005be4 <HAL_DMA_IRQHandler+0x974>
 8005be2:	4b47      	ldr	r3, [pc, #284]	; (8005d00 <HAL_DMA_IRQHandler+0xa90>)
 8005be4:	4013      	ands	r3, r2
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	bf14      	ite	ne
 8005bea:	2301      	movne	r3, #1
 8005bec:	2300      	moveq	r3, #0
 8005bee:	b2db      	uxtb	r3, r3
 8005bf0:	e0ee      	b.n	8005dd0 <HAL_DMA_IRQHandler+0xb60>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	4b42      	ldr	r3, [pc, #264]	; (8005d04 <HAL_DMA_IRQHandler+0xa94>)
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	f240 8086 	bls.w	8005d0c <HAL_DMA_IRQHandler+0xa9c>
 8005c00:	4b41      	ldr	r3, [pc, #260]	; (8005d08 <HAL_DMA_IRQHandler+0xa98>)
 8005c02:	685a      	ldr	r2, [r3, #4]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4931      	ldr	r1, [pc, #196]	; (8005cd0 <HAL_DMA_IRQHandler+0xa60>)
 8005c0a:	428b      	cmp	r3, r1
 8005c0c:	d053      	beq.n	8005cb6 <HAL_DMA_IRQHandler+0xa46>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4930      	ldr	r1, [pc, #192]	; (8005cd4 <HAL_DMA_IRQHandler+0xa64>)
 8005c14:	428b      	cmp	r3, r1
 8005c16:	d04c      	beq.n	8005cb2 <HAL_DMA_IRQHandler+0xa42>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	492e      	ldr	r1, [pc, #184]	; (8005cd8 <HAL_DMA_IRQHandler+0xa68>)
 8005c1e:	428b      	cmp	r3, r1
 8005c20:	d045      	beq.n	8005cae <HAL_DMA_IRQHandler+0xa3e>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	492d      	ldr	r1, [pc, #180]	; (8005cdc <HAL_DMA_IRQHandler+0xa6c>)
 8005c28:	428b      	cmp	r3, r1
 8005c2a:	d03e      	beq.n	8005caa <HAL_DMA_IRQHandler+0xa3a>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	492b      	ldr	r1, [pc, #172]	; (8005ce0 <HAL_DMA_IRQHandler+0xa70>)
 8005c32:	428b      	cmp	r3, r1
 8005c34:	d037      	beq.n	8005ca6 <HAL_DMA_IRQHandler+0xa36>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	492a      	ldr	r1, [pc, #168]	; (8005ce4 <HAL_DMA_IRQHandler+0xa74>)
 8005c3c:	428b      	cmp	r3, r1
 8005c3e:	d030      	beq.n	8005ca2 <HAL_DMA_IRQHandler+0xa32>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4928      	ldr	r1, [pc, #160]	; (8005ce8 <HAL_DMA_IRQHandler+0xa78>)
 8005c46:	428b      	cmp	r3, r1
 8005c48:	d029      	beq.n	8005c9e <HAL_DMA_IRQHandler+0xa2e>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4927      	ldr	r1, [pc, #156]	; (8005cec <HAL_DMA_IRQHandler+0xa7c>)
 8005c50:	428b      	cmp	r3, r1
 8005c52:	d022      	beq.n	8005c9a <HAL_DMA_IRQHandler+0xa2a>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4925      	ldr	r1, [pc, #148]	; (8005cf0 <HAL_DMA_IRQHandler+0xa80>)
 8005c5a:	428b      	cmp	r3, r1
 8005c5c:	d01a      	beq.n	8005c94 <HAL_DMA_IRQHandler+0xa24>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	4924      	ldr	r1, [pc, #144]	; (8005cf4 <HAL_DMA_IRQHandler+0xa84>)
 8005c64:	428b      	cmp	r3, r1
 8005c66:	d012      	beq.n	8005c8e <HAL_DMA_IRQHandler+0xa1e>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4922      	ldr	r1, [pc, #136]	; (8005cf8 <HAL_DMA_IRQHandler+0xa88>)
 8005c6e:	428b      	cmp	r3, r1
 8005c70:	d00a      	beq.n	8005c88 <HAL_DMA_IRQHandler+0xa18>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4921      	ldr	r1, [pc, #132]	; (8005cfc <HAL_DMA_IRQHandler+0xa8c>)
 8005c78:	428b      	cmp	r3, r1
 8005c7a:	d102      	bne.n	8005c82 <HAL_DMA_IRQHandler+0xa12>
 8005c7c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005c80:	e01a      	b.n	8005cb8 <HAL_DMA_IRQHandler+0xa48>
 8005c82:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005c86:	e017      	b.n	8005cb8 <HAL_DMA_IRQHandler+0xa48>
 8005c88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005c8c:	e014      	b.n	8005cb8 <HAL_DMA_IRQHandler+0xa48>
 8005c8e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005c92:	e011      	b.n	8005cb8 <HAL_DMA_IRQHandler+0xa48>
 8005c94:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005c98:	e00e      	b.n	8005cb8 <HAL_DMA_IRQHandler+0xa48>
 8005c9a:	2340      	movs	r3, #64	; 0x40
 8005c9c:	e00c      	b.n	8005cb8 <HAL_DMA_IRQHandler+0xa48>
 8005c9e:	2340      	movs	r3, #64	; 0x40
 8005ca0:	e00a      	b.n	8005cb8 <HAL_DMA_IRQHandler+0xa48>
 8005ca2:	2340      	movs	r3, #64	; 0x40
 8005ca4:	e008      	b.n	8005cb8 <HAL_DMA_IRQHandler+0xa48>
 8005ca6:	2340      	movs	r3, #64	; 0x40
 8005ca8:	e006      	b.n	8005cb8 <HAL_DMA_IRQHandler+0xa48>
 8005caa:	4b15      	ldr	r3, [pc, #84]	; (8005d00 <HAL_DMA_IRQHandler+0xa90>)
 8005cac:	e004      	b.n	8005cb8 <HAL_DMA_IRQHandler+0xa48>
 8005cae:	4b14      	ldr	r3, [pc, #80]	; (8005d00 <HAL_DMA_IRQHandler+0xa90>)
 8005cb0:	e002      	b.n	8005cb8 <HAL_DMA_IRQHandler+0xa48>
 8005cb2:	4b13      	ldr	r3, [pc, #76]	; (8005d00 <HAL_DMA_IRQHandler+0xa90>)
 8005cb4:	e000      	b.n	8005cb8 <HAL_DMA_IRQHandler+0xa48>
 8005cb6:	4b12      	ldr	r3, [pc, #72]	; (8005d00 <HAL_DMA_IRQHandler+0xa90>)
 8005cb8:	4013      	ands	r3, r2
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	bf14      	ite	ne
 8005cbe:	2301      	movne	r3, #1
 8005cc0:	2300      	moveq	r3, #0
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	e084      	b.n	8005dd0 <HAL_DMA_IRQHandler+0xb60>
 8005cc6:	bf00      	nop
 8005cc8:	400260b8 	.word	0x400260b8
 8005ccc:	40026400 	.word	0x40026400
 8005cd0:	40026010 	.word	0x40026010
 8005cd4:	40026410 	.word	0x40026410
 8005cd8:	40026070 	.word	0x40026070
 8005cdc:	40026470 	.word	0x40026470
 8005ce0:	40026028 	.word	0x40026028
 8005ce4:	40026428 	.word	0x40026428
 8005ce8:	40026088 	.word	0x40026088
 8005cec:	40026488 	.word	0x40026488
 8005cf0:	40026040 	.word	0x40026040
 8005cf4:	40026440 	.word	0x40026440
 8005cf8:	400260a0 	.word	0x400260a0
 8005cfc:	400264a0 	.word	0x400264a0
 8005d00:	00800001 	.word	0x00800001
 8005d04:	40026058 	.word	0x40026058
 8005d08:	40026000 	.word	0x40026000
 8005d0c:	4b6b      	ldr	r3, [pc, #428]	; (8005ebc <HAL_DMA_IRQHandler+0xc4c>)
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	496a      	ldr	r1, [pc, #424]	; (8005ec0 <HAL_DMA_IRQHandler+0xc50>)
 8005d16:	428b      	cmp	r3, r1
 8005d18:	d053      	beq.n	8005dc2 <HAL_DMA_IRQHandler+0xb52>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4969      	ldr	r1, [pc, #420]	; (8005ec4 <HAL_DMA_IRQHandler+0xc54>)
 8005d20:	428b      	cmp	r3, r1
 8005d22:	d04c      	beq.n	8005dbe <HAL_DMA_IRQHandler+0xb4e>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4967      	ldr	r1, [pc, #412]	; (8005ec8 <HAL_DMA_IRQHandler+0xc58>)
 8005d2a:	428b      	cmp	r3, r1
 8005d2c:	d045      	beq.n	8005dba <HAL_DMA_IRQHandler+0xb4a>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4966      	ldr	r1, [pc, #408]	; (8005ecc <HAL_DMA_IRQHandler+0xc5c>)
 8005d34:	428b      	cmp	r3, r1
 8005d36:	d03e      	beq.n	8005db6 <HAL_DMA_IRQHandler+0xb46>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4964      	ldr	r1, [pc, #400]	; (8005ed0 <HAL_DMA_IRQHandler+0xc60>)
 8005d3e:	428b      	cmp	r3, r1
 8005d40:	d037      	beq.n	8005db2 <HAL_DMA_IRQHandler+0xb42>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4963      	ldr	r1, [pc, #396]	; (8005ed4 <HAL_DMA_IRQHandler+0xc64>)
 8005d48:	428b      	cmp	r3, r1
 8005d4a:	d030      	beq.n	8005dae <HAL_DMA_IRQHandler+0xb3e>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4961      	ldr	r1, [pc, #388]	; (8005ed8 <HAL_DMA_IRQHandler+0xc68>)
 8005d52:	428b      	cmp	r3, r1
 8005d54:	d029      	beq.n	8005daa <HAL_DMA_IRQHandler+0xb3a>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4960      	ldr	r1, [pc, #384]	; (8005edc <HAL_DMA_IRQHandler+0xc6c>)
 8005d5c:	428b      	cmp	r3, r1
 8005d5e:	d022      	beq.n	8005da6 <HAL_DMA_IRQHandler+0xb36>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	495e      	ldr	r1, [pc, #376]	; (8005ee0 <HAL_DMA_IRQHandler+0xc70>)
 8005d66:	428b      	cmp	r3, r1
 8005d68:	d01a      	beq.n	8005da0 <HAL_DMA_IRQHandler+0xb30>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	495d      	ldr	r1, [pc, #372]	; (8005ee4 <HAL_DMA_IRQHandler+0xc74>)
 8005d70:	428b      	cmp	r3, r1
 8005d72:	d012      	beq.n	8005d9a <HAL_DMA_IRQHandler+0xb2a>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	495b      	ldr	r1, [pc, #364]	; (8005ee8 <HAL_DMA_IRQHandler+0xc78>)
 8005d7a:	428b      	cmp	r3, r1
 8005d7c:	d00a      	beq.n	8005d94 <HAL_DMA_IRQHandler+0xb24>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	495a      	ldr	r1, [pc, #360]	; (8005eec <HAL_DMA_IRQHandler+0xc7c>)
 8005d84:	428b      	cmp	r3, r1
 8005d86:	d102      	bne.n	8005d8e <HAL_DMA_IRQHandler+0xb1e>
 8005d88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005d8c:	e01a      	b.n	8005dc4 <HAL_DMA_IRQHandler+0xb54>
 8005d8e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005d92:	e017      	b.n	8005dc4 <HAL_DMA_IRQHandler+0xb54>
 8005d94:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005d98:	e014      	b.n	8005dc4 <HAL_DMA_IRQHandler+0xb54>
 8005d9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005d9e:	e011      	b.n	8005dc4 <HAL_DMA_IRQHandler+0xb54>
 8005da0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005da4:	e00e      	b.n	8005dc4 <HAL_DMA_IRQHandler+0xb54>
 8005da6:	2340      	movs	r3, #64	; 0x40
 8005da8:	e00c      	b.n	8005dc4 <HAL_DMA_IRQHandler+0xb54>
 8005daa:	2340      	movs	r3, #64	; 0x40
 8005dac:	e00a      	b.n	8005dc4 <HAL_DMA_IRQHandler+0xb54>
 8005dae:	2340      	movs	r3, #64	; 0x40
 8005db0:	e008      	b.n	8005dc4 <HAL_DMA_IRQHandler+0xb54>
 8005db2:	2340      	movs	r3, #64	; 0x40
 8005db4:	e006      	b.n	8005dc4 <HAL_DMA_IRQHandler+0xb54>
 8005db6:	4b4e      	ldr	r3, [pc, #312]	; (8005ef0 <HAL_DMA_IRQHandler+0xc80>)
 8005db8:	e004      	b.n	8005dc4 <HAL_DMA_IRQHandler+0xb54>
 8005dba:	4b4d      	ldr	r3, [pc, #308]	; (8005ef0 <HAL_DMA_IRQHandler+0xc80>)
 8005dbc:	e002      	b.n	8005dc4 <HAL_DMA_IRQHandler+0xb54>
 8005dbe:	4b4c      	ldr	r3, [pc, #304]	; (8005ef0 <HAL_DMA_IRQHandler+0xc80>)
 8005dc0:	e000      	b.n	8005dc4 <HAL_DMA_IRQHandler+0xb54>
 8005dc2:	4b4b      	ldr	r3, [pc, #300]	; (8005ef0 <HAL_DMA_IRQHandler+0xc80>)
 8005dc4:	4013      	ands	r3, r2
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	bf14      	ite	ne
 8005dca:	2301      	movne	r3, #1
 8005dcc:	2300      	moveq	r3, #0
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	f000 81ee 	beq.w	80061b2 <HAL_DMA_IRQHandler+0xf42>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	695b      	ldr	r3, [r3, #20]
 8005ddc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	f000 81e6 	beq.w	80061b2 <HAL_DMA_IRQHandler+0xf42>
    {
      /* Disable the FIFO Error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_FE);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	695a      	ldr	r2, [r3, #20]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005df4:	615a      	str	r2, [r3, #20]

      /* Clear the FIFO error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	461a      	mov	r2, r3
 8005dfc:	4b3d      	ldr	r3, [pc, #244]	; (8005ef4 <HAL_DMA_IRQHandler+0xc84>)
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	d97c      	bls.n	8005efc <HAL_DMA_IRQHandler+0xc8c>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a2e      	ldr	r2, [pc, #184]	; (8005ec0 <HAL_DMA_IRQHandler+0xc50>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d053      	beq.n	8005eb4 <HAL_DMA_IRQHandler+0xc44>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a2c      	ldr	r2, [pc, #176]	; (8005ec4 <HAL_DMA_IRQHandler+0xc54>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d04c      	beq.n	8005eb0 <HAL_DMA_IRQHandler+0xc40>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a2b      	ldr	r2, [pc, #172]	; (8005ec8 <HAL_DMA_IRQHandler+0xc58>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d045      	beq.n	8005eac <HAL_DMA_IRQHandler+0xc3c>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a29      	ldr	r2, [pc, #164]	; (8005ecc <HAL_DMA_IRQHandler+0xc5c>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d03e      	beq.n	8005ea8 <HAL_DMA_IRQHandler+0xc38>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a28      	ldr	r2, [pc, #160]	; (8005ed0 <HAL_DMA_IRQHandler+0xc60>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d037      	beq.n	8005ea4 <HAL_DMA_IRQHandler+0xc34>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a26      	ldr	r2, [pc, #152]	; (8005ed4 <HAL_DMA_IRQHandler+0xc64>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d030      	beq.n	8005ea0 <HAL_DMA_IRQHandler+0xc30>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a25      	ldr	r2, [pc, #148]	; (8005ed8 <HAL_DMA_IRQHandler+0xc68>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d029      	beq.n	8005e9c <HAL_DMA_IRQHandler+0xc2c>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a23      	ldr	r2, [pc, #140]	; (8005edc <HAL_DMA_IRQHandler+0xc6c>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d022      	beq.n	8005e98 <HAL_DMA_IRQHandler+0xc28>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a22      	ldr	r2, [pc, #136]	; (8005ee0 <HAL_DMA_IRQHandler+0xc70>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d01a      	beq.n	8005e92 <HAL_DMA_IRQHandler+0xc22>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a20      	ldr	r2, [pc, #128]	; (8005ee4 <HAL_DMA_IRQHandler+0xc74>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d012      	beq.n	8005e8c <HAL_DMA_IRQHandler+0xc1c>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a1f      	ldr	r2, [pc, #124]	; (8005ee8 <HAL_DMA_IRQHandler+0xc78>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d00a      	beq.n	8005e86 <HAL_DMA_IRQHandler+0xc16>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a1d      	ldr	r2, [pc, #116]	; (8005eec <HAL_DMA_IRQHandler+0xc7c>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d102      	bne.n	8005e80 <HAL_DMA_IRQHandler+0xc10>
 8005e7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005e7e:	e01a      	b.n	8005eb6 <HAL_DMA_IRQHandler+0xc46>
 8005e80:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005e84:	e017      	b.n	8005eb6 <HAL_DMA_IRQHandler+0xc46>
 8005e86:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005e8a:	e014      	b.n	8005eb6 <HAL_DMA_IRQHandler+0xc46>
 8005e8c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005e90:	e011      	b.n	8005eb6 <HAL_DMA_IRQHandler+0xc46>
 8005e92:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005e96:	e00e      	b.n	8005eb6 <HAL_DMA_IRQHandler+0xc46>
 8005e98:	2340      	movs	r3, #64	; 0x40
 8005e9a:	e00c      	b.n	8005eb6 <HAL_DMA_IRQHandler+0xc46>
 8005e9c:	2340      	movs	r3, #64	; 0x40
 8005e9e:	e00a      	b.n	8005eb6 <HAL_DMA_IRQHandler+0xc46>
 8005ea0:	2340      	movs	r3, #64	; 0x40
 8005ea2:	e008      	b.n	8005eb6 <HAL_DMA_IRQHandler+0xc46>
 8005ea4:	2340      	movs	r3, #64	; 0x40
 8005ea6:	e006      	b.n	8005eb6 <HAL_DMA_IRQHandler+0xc46>
 8005ea8:	4b11      	ldr	r3, [pc, #68]	; (8005ef0 <HAL_DMA_IRQHandler+0xc80>)
 8005eaa:	e004      	b.n	8005eb6 <HAL_DMA_IRQHandler+0xc46>
 8005eac:	4b10      	ldr	r3, [pc, #64]	; (8005ef0 <HAL_DMA_IRQHandler+0xc80>)
 8005eae:	e002      	b.n	8005eb6 <HAL_DMA_IRQHandler+0xc46>
 8005eb0:	4b0f      	ldr	r3, [pc, #60]	; (8005ef0 <HAL_DMA_IRQHandler+0xc80>)
 8005eb2:	e000      	b.n	8005eb6 <HAL_DMA_IRQHandler+0xc46>
 8005eb4:	4b0e      	ldr	r3, [pc, #56]	; (8005ef0 <HAL_DMA_IRQHandler+0xc80>)
 8005eb6:	4a10      	ldr	r2, [pc, #64]	; (8005ef8 <HAL_DMA_IRQHandler+0xc88>)
 8005eb8:	60d3      	str	r3, [r2, #12]
 8005eba:	e164      	b.n	8006186 <HAL_DMA_IRQHandler+0xf16>
 8005ebc:	40026000 	.word	0x40026000
 8005ec0:	40026010 	.word	0x40026010
 8005ec4:	40026410 	.word	0x40026410
 8005ec8:	40026070 	.word	0x40026070
 8005ecc:	40026470 	.word	0x40026470
 8005ed0:	40026028 	.word	0x40026028
 8005ed4:	40026428 	.word	0x40026428
 8005ed8:	40026088 	.word	0x40026088
 8005edc:	40026488 	.word	0x40026488
 8005ee0:	40026040 	.word	0x40026040
 8005ee4:	40026440 	.word	0x40026440
 8005ee8:	400260a0 	.word	0x400260a0
 8005eec:	400264a0 	.word	0x400264a0
 8005ef0:	00800001 	.word	0x00800001
 8005ef4:	40026458 	.word	0x40026458
 8005ef8:	40026400 	.word	0x40026400
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	461a      	mov	r2, r3
 8005f02:	4b89      	ldr	r3, [pc, #548]	; (8006128 <HAL_DMA_IRQHandler+0xeb8>)
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d95c      	bls.n	8005fc2 <HAL_DMA_IRQHandler+0xd52>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a87      	ldr	r2, [pc, #540]	; (800612c <HAL_DMA_IRQHandler+0xebc>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d053      	beq.n	8005fba <HAL_DMA_IRQHandler+0xd4a>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a86      	ldr	r2, [pc, #536]	; (8006130 <HAL_DMA_IRQHandler+0xec0>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d04c      	beq.n	8005fb6 <HAL_DMA_IRQHandler+0xd46>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a84      	ldr	r2, [pc, #528]	; (8006134 <HAL_DMA_IRQHandler+0xec4>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d045      	beq.n	8005fb2 <HAL_DMA_IRQHandler+0xd42>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a83      	ldr	r2, [pc, #524]	; (8006138 <HAL_DMA_IRQHandler+0xec8>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d03e      	beq.n	8005fae <HAL_DMA_IRQHandler+0xd3e>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a81      	ldr	r2, [pc, #516]	; (800613c <HAL_DMA_IRQHandler+0xecc>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d037      	beq.n	8005faa <HAL_DMA_IRQHandler+0xd3a>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a80      	ldr	r2, [pc, #512]	; (8006140 <HAL_DMA_IRQHandler+0xed0>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d030      	beq.n	8005fa6 <HAL_DMA_IRQHandler+0xd36>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a7e      	ldr	r2, [pc, #504]	; (8006144 <HAL_DMA_IRQHandler+0xed4>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d029      	beq.n	8005fa2 <HAL_DMA_IRQHandler+0xd32>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4a7d      	ldr	r2, [pc, #500]	; (8006148 <HAL_DMA_IRQHandler+0xed8>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d022      	beq.n	8005f9e <HAL_DMA_IRQHandler+0xd2e>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a7b      	ldr	r2, [pc, #492]	; (800614c <HAL_DMA_IRQHandler+0xedc>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d01a      	beq.n	8005f98 <HAL_DMA_IRQHandler+0xd28>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a7a      	ldr	r2, [pc, #488]	; (8006150 <HAL_DMA_IRQHandler+0xee0>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d012      	beq.n	8005f92 <HAL_DMA_IRQHandler+0xd22>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a78      	ldr	r2, [pc, #480]	; (8006154 <HAL_DMA_IRQHandler+0xee4>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d00a      	beq.n	8005f8c <HAL_DMA_IRQHandler+0xd1c>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a77      	ldr	r2, [pc, #476]	; (8006158 <HAL_DMA_IRQHandler+0xee8>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d102      	bne.n	8005f86 <HAL_DMA_IRQHandler+0xd16>
 8005f80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005f84:	e01a      	b.n	8005fbc <HAL_DMA_IRQHandler+0xd4c>
 8005f86:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005f8a:	e017      	b.n	8005fbc <HAL_DMA_IRQHandler+0xd4c>
 8005f8c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005f90:	e014      	b.n	8005fbc <HAL_DMA_IRQHandler+0xd4c>
 8005f92:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005f96:	e011      	b.n	8005fbc <HAL_DMA_IRQHandler+0xd4c>
 8005f98:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005f9c:	e00e      	b.n	8005fbc <HAL_DMA_IRQHandler+0xd4c>
 8005f9e:	2340      	movs	r3, #64	; 0x40
 8005fa0:	e00c      	b.n	8005fbc <HAL_DMA_IRQHandler+0xd4c>
 8005fa2:	2340      	movs	r3, #64	; 0x40
 8005fa4:	e00a      	b.n	8005fbc <HAL_DMA_IRQHandler+0xd4c>
 8005fa6:	2340      	movs	r3, #64	; 0x40
 8005fa8:	e008      	b.n	8005fbc <HAL_DMA_IRQHandler+0xd4c>
 8005faa:	2340      	movs	r3, #64	; 0x40
 8005fac:	e006      	b.n	8005fbc <HAL_DMA_IRQHandler+0xd4c>
 8005fae:	4b6b      	ldr	r3, [pc, #428]	; (800615c <HAL_DMA_IRQHandler+0xeec>)
 8005fb0:	e004      	b.n	8005fbc <HAL_DMA_IRQHandler+0xd4c>
 8005fb2:	4b6a      	ldr	r3, [pc, #424]	; (800615c <HAL_DMA_IRQHandler+0xeec>)
 8005fb4:	e002      	b.n	8005fbc <HAL_DMA_IRQHandler+0xd4c>
 8005fb6:	4b69      	ldr	r3, [pc, #420]	; (800615c <HAL_DMA_IRQHandler+0xeec>)
 8005fb8:	e000      	b.n	8005fbc <HAL_DMA_IRQHandler+0xd4c>
 8005fba:	4b68      	ldr	r3, [pc, #416]	; (800615c <HAL_DMA_IRQHandler+0xeec>)
 8005fbc:	4a68      	ldr	r2, [pc, #416]	; (8006160 <HAL_DMA_IRQHandler+0xef0>)
 8005fbe:	6093      	str	r3, [r2, #8]
 8005fc0:	e0e1      	b.n	8006186 <HAL_DMA_IRQHandler+0xf16>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	4b66      	ldr	r3, [pc, #408]	; (8006164 <HAL_DMA_IRQHandler+0xef4>)
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d95c      	bls.n	8006088 <HAL_DMA_IRQHandler+0xe18>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a56      	ldr	r2, [pc, #344]	; (800612c <HAL_DMA_IRQHandler+0xebc>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d053      	beq.n	8006080 <HAL_DMA_IRQHandler+0xe10>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a54      	ldr	r2, [pc, #336]	; (8006130 <HAL_DMA_IRQHandler+0xec0>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d04c      	beq.n	800607c <HAL_DMA_IRQHandler+0xe0c>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a53      	ldr	r2, [pc, #332]	; (8006134 <HAL_DMA_IRQHandler+0xec4>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d045      	beq.n	8006078 <HAL_DMA_IRQHandler+0xe08>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a51      	ldr	r2, [pc, #324]	; (8006138 <HAL_DMA_IRQHandler+0xec8>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d03e      	beq.n	8006074 <HAL_DMA_IRQHandler+0xe04>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a50      	ldr	r2, [pc, #320]	; (800613c <HAL_DMA_IRQHandler+0xecc>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d037      	beq.n	8006070 <HAL_DMA_IRQHandler+0xe00>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a4e      	ldr	r2, [pc, #312]	; (8006140 <HAL_DMA_IRQHandler+0xed0>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d030      	beq.n	800606c <HAL_DMA_IRQHandler+0xdfc>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a4d      	ldr	r2, [pc, #308]	; (8006144 <HAL_DMA_IRQHandler+0xed4>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d029      	beq.n	8006068 <HAL_DMA_IRQHandler+0xdf8>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a4b      	ldr	r2, [pc, #300]	; (8006148 <HAL_DMA_IRQHandler+0xed8>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d022      	beq.n	8006064 <HAL_DMA_IRQHandler+0xdf4>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a4a      	ldr	r2, [pc, #296]	; (800614c <HAL_DMA_IRQHandler+0xedc>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d01a      	beq.n	800605e <HAL_DMA_IRQHandler+0xdee>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a48      	ldr	r2, [pc, #288]	; (8006150 <HAL_DMA_IRQHandler+0xee0>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d012      	beq.n	8006058 <HAL_DMA_IRQHandler+0xde8>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a47      	ldr	r2, [pc, #284]	; (8006154 <HAL_DMA_IRQHandler+0xee4>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d00a      	beq.n	8006052 <HAL_DMA_IRQHandler+0xde2>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a45      	ldr	r2, [pc, #276]	; (8006158 <HAL_DMA_IRQHandler+0xee8>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d102      	bne.n	800604c <HAL_DMA_IRQHandler+0xddc>
 8006046:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800604a:	e01a      	b.n	8006082 <HAL_DMA_IRQHandler+0xe12>
 800604c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006050:	e017      	b.n	8006082 <HAL_DMA_IRQHandler+0xe12>
 8006052:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006056:	e014      	b.n	8006082 <HAL_DMA_IRQHandler+0xe12>
 8006058:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800605c:	e011      	b.n	8006082 <HAL_DMA_IRQHandler+0xe12>
 800605e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006062:	e00e      	b.n	8006082 <HAL_DMA_IRQHandler+0xe12>
 8006064:	2340      	movs	r3, #64	; 0x40
 8006066:	e00c      	b.n	8006082 <HAL_DMA_IRQHandler+0xe12>
 8006068:	2340      	movs	r3, #64	; 0x40
 800606a:	e00a      	b.n	8006082 <HAL_DMA_IRQHandler+0xe12>
 800606c:	2340      	movs	r3, #64	; 0x40
 800606e:	e008      	b.n	8006082 <HAL_DMA_IRQHandler+0xe12>
 8006070:	2340      	movs	r3, #64	; 0x40
 8006072:	e006      	b.n	8006082 <HAL_DMA_IRQHandler+0xe12>
 8006074:	4b39      	ldr	r3, [pc, #228]	; (800615c <HAL_DMA_IRQHandler+0xeec>)
 8006076:	e004      	b.n	8006082 <HAL_DMA_IRQHandler+0xe12>
 8006078:	4b38      	ldr	r3, [pc, #224]	; (800615c <HAL_DMA_IRQHandler+0xeec>)
 800607a:	e002      	b.n	8006082 <HAL_DMA_IRQHandler+0xe12>
 800607c:	4b37      	ldr	r3, [pc, #220]	; (800615c <HAL_DMA_IRQHandler+0xeec>)
 800607e:	e000      	b.n	8006082 <HAL_DMA_IRQHandler+0xe12>
 8006080:	4b36      	ldr	r3, [pc, #216]	; (800615c <HAL_DMA_IRQHandler+0xeec>)
 8006082:	4a39      	ldr	r2, [pc, #228]	; (8006168 <HAL_DMA_IRQHandler+0xef8>)
 8006084:	60d3      	str	r3, [r2, #12]
 8006086:	e07e      	b.n	8006186 <HAL_DMA_IRQHandler+0xf16>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a27      	ldr	r2, [pc, #156]	; (800612c <HAL_DMA_IRQHandler+0xebc>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d076      	beq.n	8006180 <HAL_DMA_IRQHandler+0xf10>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a26      	ldr	r2, [pc, #152]	; (8006130 <HAL_DMA_IRQHandler+0xec0>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d06f      	beq.n	800617c <HAL_DMA_IRQHandler+0xf0c>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a24      	ldr	r2, [pc, #144]	; (8006134 <HAL_DMA_IRQHandler+0xec4>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d068      	beq.n	8006178 <HAL_DMA_IRQHandler+0xf08>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a23      	ldr	r2, [pc, #140]	; (8006138 <HAL_DMA_IRQHandler+0xec8>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d061      	beq.n	8006174 <HAL_DMA_IRQHandler+0xf04>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a21      	ldr	r2, [pc, #132]	; (800613c <HAL_DMA_IRQHandler+0xecc>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d05a      	beq.n	8006170 <HAL_DMA_IRQHandler+0xf00>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a20      	ldr	r2, [pc, #128]	; (8006140 <HAL_DMA_IRQHandler+0xed0>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d053      	beq.n	800616c <HAL_DMA_IRQHandler+0xefc>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a1e      	ldr	r2, [pc, #120]	; (8006144 <HAL_DMA_IRQHandler+0xed4>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d029      	beq.n	8006122 <HAL_DMA_IRQHandler+0xeb2>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a1d      	ldr	r2, [pc, #116]	; (8006148 <HAL_DMA_IRQHandler+0xed8>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d022      	beq.n	800611e <HAL_DMA_IRQHandler+0xeae>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a1b      	ldr	r2, [pc, #108]	; (800614c <HAL_DMA_IRQHandler+0xedc>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d01a      	beq.n	8006118 <HAL_DMA_IRQHandler+0xea8>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a1a      	ldr	r2, [pc, #104]	; (8006150 <HAL_DMA_IRQHandler+0xee0>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d012      	beq.n	8006112 <HAL_DMA_IRQHandler+0xea2>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a18      	ldr	r2, [pc, #96]	; (8006154 <HAL_DMA_IRQHandler+0xee4>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d00a      	beq.n	800610c <HAL_DMA_IRQHandler+0xe9c>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4a17      	ldr	r2, [pc, #92]	; (8006158 <HAL_DMA_IRQHandler+0xee8>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d102      	bne.n	8006106 <HAL_DMA_IRQHandler+0xe96>
 8006100:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006104:	e03d      	b.n	8006182 <HAL_DMA_IRQHandler+0xf12>
 8006106:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800610a:	e03a      	b.n	8006182 <HAL_DMA_IRQHandler+0xf12>
 800610c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006110:	e037      	b.n	8006182 <HAL_DMA_IRQHandler+0xf12>
 8006112:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006116:	e034      	b.n	8006182 <HAL_DMA_IRQHandler+0xf12>
 8006118:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800611c:	e031      	b.n	8006182 <HAL_DMA_IRQHandler+0xf12>
 800611e:	2340      	movs	r3, #64	; 0x40
 8006120:	e02f      	b.n	8006182 <HAL_DMA_IRQHandler+0xf12>
 8006122:	2340      	movs	r3, #64	; 0x40
 8006124:	e02d      	b.n	8006182 <HAL_DMA_IRQHandler+0xf12>
 8006126:	bf00      	nop
 8006128:	400260b8 	.word	0x400260b8
 800612c:	40026010 	.word	0x40026010
 8006130:	40026410 	.word	0x40026410
 8006134:	40026070 	.word	0x40026070
 8006138:	40026470 	.word	0x40026470
 800613c:	40026028 	.word	0x40026028
 8006140:	40026428 	.word	0x40026428
 8006144:	40026088 	.word	0x40026088
 8006148:	40026488 	.word	0x40026488
 800614c:	40026040 	.word	0x40026040
 8006150:	40026440 	.word	0x40026440
 8006154:	400260a0 	.word	0x400260a0
 8006158:	400264a0 	.word	0x400264a0
 800615c:	00800001 	.word	0x00800001
 8006160:	40026400 	.word	0x40026400
 8006164:	40026058 	.word	0x40026058
 8006168:	40026000 	.word	0x40026000
 800616c:	2340      	movs	r3, #64	; 0x40
 800616e:	e008      	b.n	8006182 <HAL_DMA_IRQHandler+0xf12>
 8006170:	2340      	movs	r3, #64	; 0x40
 8006172:	e006      	b.n	8006182 <HAL_DMA_IRQHandler+0xf12>
 8006174:	4b7c      	ldr	r3, [pc, #496]	; (8006368 <HAL_DMA_IRQHandler+0x10f8>)
 8006176:	e004      	b.n	8006182 <HAL_DMA_IRQHandler+0xf12>
 8006178:	4b7b      	ldr	r3, [pc, #492]	; (8006368 <HAL_DMA_IRQHandler+0x10f8>)
 800617a:	e002      	b.n	8006182 <HAL_DMA_IRQHandler+0xf12>
 800617c:	4b7a      	ldr	r3, [pc, #488]	; (8006368 <HAL_DMA_IRQHandler+0x10f8>)
 800617e:	e000      	b.n	8006182 <HAL_DMA_IRQHandler+0xf12>
 8006180:	4b79      	ldr	r3, [pc, #484]	; (8006368 <HAL_DMA_IRQHandler+0x10f8>)
 8006182:	4a7a      	ldr	r2, [pc, #488]	; (800636c <HAL_DMA_IRQHandler+0x10fc>)
 8006184:	6093      	str	r3, [r2, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800618a:	f043 0202 	orr.w	r2, r3, #2
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2204      	movs	r2, #4
 8006196:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if(hdma->XferErrorCallback != NULL)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d003      	beq.n	80061b2 <HAL_DMA_IRQHandler+0xf42>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	4798      	blx	r3
      }
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma)) != RESET)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	461a      	mov	r2, r3
 80061b8:	4b6d      	ldr	r3, [pc, #436]	; (8006370 <HAL_DMA_IRQHandler+0x1100>)
 80061ba:	429a      	cmp	r2, r3
 80061bc:	d966      	bls.n	800628c <HAL_DMA_IRQHandler+0x101c>
 80061be:	4b6d      	ldr	r3, [pc, #436]	; (8006374 <HAL_DMA_IRQHandler+0x1104>)
 80061c0:	685a      	ldr	r2, [r3, #4]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	496c      	ldr	r1, [pc, #432]	; (8006378 <HAL_DMA_IRQHandler+0x1108>)
 80061c8:	428b      	cmp	r3, r1
 80061ca:	d057      	beq.n	800627c <HAL_DMA_IRQHandler+0x100c>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	496a      	ldr	r1, [pc, #424]	; (800637c <HAL_DMA_IRQHandler+0x110c>)
 80061d2:	428b      	cmp	r3, r1
 80061d4:	d050      	beq.n	8006278 <HAL_DMA_IRQHandler+0x1008>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4969      	ldr	r1, [pc, #420]	; (8006380 <HAL_DMA_IRQHandler+0x1110>)
 80061dc:	428b      	cmp	r3, r1
 80061de:	d049      	beq.n	8006274 <HAL_DMA_IRQHandler+0x1004>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4967      	ldr	r1, [pc, #412]	; (8006384 <HAL_DMA_IRQHandler+0x1114>)
 80061e6:	428b      	cmp	r3, r1
 80061e8:	d042      	beq.n	8006270 <HAL_DMA_IRQHandler+0x1000>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4966      	ldr	r1, [pc, #408]	; (8006388 <HAL_DMA_IRQHandler+0x1118>)
 80061f0:	428b      	cmp	r3, r1
 80061f2:	d03a      	beq.n	800626a <HAL_DMA_IRQHandler+0xffa>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4964      	ldr	r1, [pc, #400]	; (800638c <HAL_DMA_IRQHandler+0x111c>)
 80061fa:	428b      	cmp	r3, r1
 80061fc:	d032      	beq.n	8006264 <HAL_DMA_IRQHandler+0xff4>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4963      	ldr	r1, [pc, #396]	; (8006390 <HAL_DMA_IRQHandler+0x1120>)
 8006204:	428b      	cmp	r3, r1
 8006206:	d02a      	beq.n	800625e <HAL_DMA_IRQHandler+0xfee>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4961      	ldr	r1, [pc, #388]	; (8006394 <HAL_DMA_IRQHandler+0x1124>)
 800620e:	428b      	cmp	r3, r1
 8006210:	d022      	beq.n	8006258 <HAL_DMA_IRQHandler+0xfe8>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4960      	ldr	r1, [pc, #384]	; (8006398 <HAL_DMA_IRQHandler+0x1128>)
 8006218:	428b      	cmp	r3, r1
 800621a:	d01a      	beq.n	8006252 <HAL_DMA_IRQHandler+0xfe2>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	495e      	ldr	r1, [pc, #376]	; (800639c <HAL_DMA_IRQHandler+0x112c>)
 8006222:	428b      	cmp	r3, r1
 8006224:	d012      	beq.n	800624c <HAL_DMA_IRQHandler+0xfdc>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	495d      	ldr	r1, [pc, #372]	; (80063a0 <HAL_DMA_IRQHandler+0x1130>)
 800622c:	428b      	cmp	r3, r1
 800622e:	d00a      	beq.n	8006246 <HAL_DMA_IRQHandler+0xfd6>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	495b      	ldr	r1, [pc, #364]	; (80063a4 <HAL_DMA_IRQHandler+0x1134>)
 8006236:	428b      	cmp	r3, r1
 8006238:	d102      	bne.n	8006240 <HAL_DMA_IRQHandler+0xfd0>
 800623a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800623e:	e01e      	b.n	800627e <HAL_DMA_IRQHandler+0x100e>
 8006240:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006244:	e01b      	b.n	800627e <HAL_DMA_IRQHandler+0x100e>
 8006246:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800624a:	e018      	b.n	800627e <HAL_DMA_IRQHandler+0x100e>
 800624c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006250:	e015      	b.n	800627e <HAL_DMA_IRQHandler+0x100e>
 8006252:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006256:	e012      	b.n	800627e <HAL_DMA_IRQHandler+0x100e>
 8006258:	f44f 7380 	mov.w	r3, #256	; 0x100
 800625c:	e00f      	b.n	800627e <HAL_DMA_IRQHandler+0x100e>
 800625e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006262:	e00c      	b.n	800627e <HAL_DMA_IRQHandler+0x100e>
 8006264:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006268:	e009      	b.n	800627e <HAL_DMA_IRQHandler+0x100e>
 800626a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800626e:	e006      	b.n	800627e <HAL_DMA_IRQHandler+0x100e>
 8006270:	4b4d      	ldr	r3, [pc, #308]	; (80063a8 <HAL_DMA_IRQHandler+0x1138>)
 8006272:	e004      	b.n	800627e <HAL_DMA_IRQHandler+0x100e>
 8006274:	4b4c      	ldr	r3, [pc, #304]	; (80063a8 <HAL_DMA_IRQHandler+0x1138>)
 8006276:	e002      	b.n	800627e <HAL_DMA_IRQHandler+0x100e>
 8006278:	4b4b      	ldr	r3, [pc, #300]	; (80063a8 <HAL_DMA_IRQHandler+0x1138>)
 800627a:	e000      	b.n	800627e <HAL_DMA_IRQHandler+0x100e>
 800627c:	4b4a      	ldr	r3, [pc, #296]	; (80063a8 <HAL_DMA_IRQHandler+0x1138>)
 800627e:	4013      	ands	r3, r2
 8006280:	2b00      	cmp	r3, #0
 8006282:	bf14      	ite	ne
 8006284:	2301      	movne	r3, #1
 8006286:	2300      	moveq	r3, #0
 8006288:	b2db      	uxtb	r3, r3
 800628a:	e182      	b.n	8006592 <HAL_DMA_IRQHandler+0x1322>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	461a      	mov	r2, r3
 8006292:	4b46      	ldr	r3, [pc, #280]	; (80063ac <HAL_DMA_IRQHandler+0x113c>)
 8006294:	429a      	cmp	r2, r3
 8006296:	f240 808b 	bls.w	80063b0 <HAL_DMA_IRQHandler+0x1140>
 800629a:	4b36      	ldr	r3, [pc, #216]	; (8006374 <HAL_DMA_IRQHandler+0x1104>)
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4935      	ldr	r1, [pc, #212]	; (8006378 <HAL_DMA_IRQHandler+0x1108>)
 80062a4:	428b      	cmp	r3, r1
 80062a6:	d057      	beq.n	8006358 <HAL_DMA_IRQHandler+0x10e8>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4933      	ldr	r1, [pc, #204]	; (800637c <HAL_DMA_IRQHandler+0x110c>)
 80062ae:	428b      	cmp	r3, r1
 80062b0:	d050      	beq.n	8006354 <HAL_DMA_IRQHandler+0x10e4>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4932      	ldr	r1, [pc, #200]	; (8006380 <HAL_DMA_IRQHandler+0x1110>)
 80062b8:	428b      	cmp	r3, r1
 80062ba:	d049      	beq.n	8006350 <HAL_DMA_IRQHandler+0x10e0>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4930      	ldr	r1, [pc, #192]	; (8006384 <HAL_DMA_IRQHandler+0x1114>)
 80062c2:	428b      	cmp	r3, r1
 80062c4:	d042      	beq.n	800634c <HAL_DMA_IRQHandler+0x10dc>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	492f      	ldr	r1, [pc, #188]	; (8006388 <HAL_DMA_IRQHandler+0x1118>)
 80062cc:	428b      	cmp	r3, r1
 80062ce:	d03a      	beq.n	8006346 <HAL_DMA_IRQHandler+0x10d6>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	492d      	ldr	r1, [pc, #180]	; (800638c <HAL_DMA_IRQHandler+0x111c>)
 80062d6:	428b      	cmp	r3, r1
 80062d8:	d032      	beq.n	8006340 <HAL_DMA_IRQHandler+0x10d0>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	492c      	ldr	r1, [pc, #176]	; (8006390 <HAL_DMA_IRQHandler+0x1120>)
 80062e0:	428b      	cmp	r3, r1
 80062e2:	d02a      	beq.n	800633a <HAL_DMA_IRQHandler+0x10ca>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	492a      	ldr	r1, [pc, #168]	; (8006394 <HAL_DMA_IRQHandler+0x1124>)
 80062ea:	428b      	cmp	r3, r1
 80062ec:	d022      	beq.n	8006334 <HAL_DMA_IRQHandler+0x10c4>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4929      	ldr	r1, [pc, #164]	; (8006398 <HAL_DMA_IRQHandler+0x1128>)
 80062f4:	428b      	cmp	r3, r1
 80062f6:	d01a      	beq.n	800632e <HAL_DMA_IRQHandler+0x10be>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4927      	ldr	r1, [pc, #156]	; (800639c <HAL_DMA_IRQHandler+0x112c>)
 80062fe:	428b      	cmp	r3, r1
 8006300:	d012      	beq.n	8006328 <HAL_DMA_IRQHandler+0x10b8>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4926      	ldr	r1, [pc, #152]	; (80063a0 <HAL_DMA_IRQHandler+0x1130>)
 8006308:	428b      	cmp	r3, r1
 800630a:	d00a      	beq.n	8006322 <HAL_DMA_IRQHandler+0x10b2>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4924      	ldr	r1, [pc, #144]	; (80063a4 <HAL_DMA_IRQHandler+0x1134>)
 8006312:	428b      	cmp	r3, r1
 8006314:	d102      	bne.n	800631c <HAL_DMA_IRQHandler+0x10ac>
 8006316:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800631a:	e01e      	b.n	800635a <HAL_DMA_IRQHandler+0x10ea>
 800631c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006320:	e01b      	b.n	800635a <HAL_DMA_IRQHandler+0x10ea>
 8006322:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006326:	e018      	b.n	800635a <HAL_DMA_IRQHandler+0x10ea>
 8006328:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800632c:	e015      	b.n	800635a <HAL_DMA_IRQHandler+0x10ea>
 800632e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006332:	e012      	b.n	800635a <HAL_DMA_IRQHandler+0x10ea>
 8006334:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006338:	e00f      	b.n	800635a <HAL_DMA_IRQHandler+0x10ea>
 800633a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800633e:	e00c      	b.n	800635a <HAL_DMA_IRQHandler+0x10ea>
 8006340:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006344:	e009      	b.n	800635a <HAL_DMA_IRQHandler+0x10ea>
 8006346:	f44f 7380 	mov.w	r3, #256	; 0x100
 800634a:	e006      	b.n	800635a <HAL_DMA_IRQHandler+0x10ea>
 800634c:	4b16      	ldr	r3, [pc, #88]	; (80063a8 <HAL_DMA_IRQHandler+0x1138>)
 800634e:	e004      	b.n	800635a <HAL_DMA_IRQHandler+0x10ea>
 8006350:	4b15      	ldr	r3, [pc, #84]	; (80063a8 <HAL_DMA_IRQHandler+0x1138>)
 8006352:	e002      	b.n	800635a <HAL_DMA_IRQHandler+0x10ea>
 8006354:	4b14      	ldr	r3, [pc, #80]	; (80063a8 <HAL_DMA_IRQHandler+0x1138>)
 8006356:	e000      	b.n	800635a <HAL_DMA_IRQHandler+0x10ea>
 8006358:	4b13      	ldr	r3, [pc, #76]	; (80063a8 <HAL_DMA_IRQHandler+0x1138>)
 800635a:	4013      	ands	r3, r2
 800635c:	2b00      	cmp	r3, #0
 800635e:	bf14      	ite	ne
 8006360:	2301      	movne	r3, #1
 8006362:	2300      	moveq	r3, #0
 8006364:	b2db      	uxtb	r3, r3
 8006366:	e114      	b.n	8006592 <HAL_DMA_IRQHandler+0x1322>
 8006368:	00800001 	.word	0x00800001
 800636c:	40026000 	.word	0x40026000
 8006370:	40026458 	.word	0x40026458
 8006374:	40026400 	.word	0x40026400
 8006378:	40026010 	.word	0x40026010
 800637c:	40026410 	.word	0x40026410
 8006380:	40026070 	.word	0x40026070
 8006384:	40026470 	.word	0x40026470
 8006388:	40026028 	.word	0x40026028
 800638c:	40026428 	.word	0x40026428
 8006390:	40026088 	.word	0x40026088
 8006394:	40026488 	.word	0x40026488
 8006398:	40026040 	.word	0x40026040
 800639c:	40026440 	.word	0x40026440
 80063a0:	400260a0 	.word	0x400260a0
 80063a4:	400264a0 	.word	0x400264a0
 80063a8:	00800004 	.word	0x00800004
 80063ac:	400260b8 	.word	0x400260b8
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	461a      	mov	r2, r3
 80063b6:	4b64      	ldr	r3, [pc, #400]	; (8006548 <HAL_DMA_IRQHandler+0x12d8>)
 80063b8:	429a      	cmp	r2, r3
 80063ba:	d966      	bls.n	800648a <HAL_DMA_IRQHandler+0x121a>
 80063bc:	4b63      	ldr	r3, [pc, #396]	; (800654c <HAL_DMA_IRQHandler+0x12dc>)
 80063be:	685a      	ldr	r2, [r3, #4]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4962      	ldr	r1, [pc, #392]	; (8006550 <HAL_DMA_IRQHandler+0x12e0>)
 80063c6:	428b      	cmp	r3, r1
 80063c8:	d057      	beq.n	800647a <HAL_DMA_IRQHandler+0x120a>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4961      	ldr	r1, [pc, #388]	; (8006554 <HAL_DMA_IRQHandler+0x12e4>)
 80063d0:	428b      	cmp	r3, r1
 80063d2:	d050      	beq.n	8006476 <HAL_DMA_IRQHandler+0x1206>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	495f      	ldr	r1, [pc, #380]	; (8006558 <HAL_DMA_IRQHandler+0x12e8>)
 80063da:	428b      	cmp	r3, r1
 80063dc:	d049      	beq.n	8006472 <HAL_DMA_IRQHandler+0x1202>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	495e      	ldr	r1, [pc, #376]	; (800655c <HAL_DMA_IRQHandler+0x12ec>)
 80063e4:	428b      	cmp	r3, r1
 80063e6:	d042      	beq.n	800646e <HAL_DMA_IRQHandler+0x11fe>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	495c      	ldr	r1, [pc, #368]	; (8006560 <HAL_DMA_IRQHandler+0x12f0>)
 80063ee:	428b      	cmp	r3, r1
 80063f0:	d03a      	beq.n	8006468 <HAL_DMA_IRQHandler+0x11f8>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	495b      	ldr	r1, [pc, #364]	; (8006564 <HAL_DMA_IRQHandler+0x12f4>)
 80063f8:	428b      	cmp	r3, r1
 80063fa:	d032      	beq.n	8006462 <HAL_DMA_IRQHandler+0x11f2>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4959      	ldr	r1, [pc, #356]	; (8006568 <HAL_DMA_IRQHandler+0x12f8>)
 8006402:	428b      	cmp	r3, r1
 8006404:	d02a      	beq.n	800645c <HAL_DMA_IRQHandler+0x11ec>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4958      	ldr	r1, [pc, #352]	; (800656c <HAL_DMA_IRQHandler+0x12fc>)
 800640c:	428b      	cmp	r3, r1
 800640e:	d022      	beq.n	8006456 <HAL_DMA_IRQHandler+0x11e6>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4956      	ldr	r1, [pc, #344]	; (8006570 <HAL_DMA_IRQHandler+0x1300>)
 8006416:	428b      	cmp	r3, r1
 8006418:	d01a      	beq.n	8006450 <HAL_DMA_IRQHandler+0x11e0>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4955      	ldr	r1, [pc, #340]	; (8006574 <HAL_DMA_IRQHandler+0x1304>)
 8006420:	428b      	cmp	r3, r1
 8006422:	d012      	beq.n	800644a <HAL_DMA_IRQHandler+0x11da>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4953      	ldr	r1, [pc, #332]	; (8006578 <HAL_DMA_IRQHandler+0x1308>)
 800642a:	428b      	cmp	r3, r1
 800642c:	d00a      	beq.n	8006444 <HAL_DMA_IRQHandler+0x11d4>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4952      	ldr	r1, [pc, #328]	; (800657c <HAL_DMA_IRQHandler+0x130c>)
 8006434:	428b      	cmp	r3, r1
 8006436:	d102      	bne.n	800643e <HAL_DMA_IRQHandler+0x11ce>
 8006438:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800643c:	e01e      	b.n	800647c <HAL_DMA_IRQHandler+0x120c>
 800643e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006442:	e01b      	b.n	800647c <HAL_DMA_IRQHandler+0x120c>
 8006444:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006448:	e018      	b.n	800647c <HAL_DMA_IRQHandler+0x120c>
 800644a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800644e:	e015      	b.n	800647c <HAL_DMA_IRQHandler+0x120c>
 8006450:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006454:	e012      	b.n	800647c <HAL_DMA_IRQHandler+0x120c>
 8006456:	f44f 7380 	mov.w	r3, #256	; 0x100
 800645a:	e00f      	b.n	800647c <HAL_DMA_IRQHandler+0x120c>
 800645c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006460:	e00c      	b.n	800647c <HAL_DMA_IRQHandler+0x120c>
 8006462:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006466:	e009      	b.n	800647c <HAL_DMA_IRQHandler+0x120c>
 8006468:	f44f 7380 	mov.w	r3, #256	; 0x100
 800646c:	e006      	b.n	800647c <HAL_DMA_IRQHandler+0x120c>
 800646e:	4b44      	ldr	r3, [pc, #272]	; (8006580 <HAL_DMA_IRQHandler+0x1310>)
 8006470:	e004      	b.n	800647c <HAL_DMA_IRQHandler+0x120c>
 8006472:	4b43      	ldr	r3, [pc, #268]	; (8006580 <HAL_DMA_IRQHandler+0x1310>)
 8006474:	e002      	b.n	800647c <HAL_DMA_IRQHandler+0x120c>
 8006476:	4b42      	ldr	r3, [pc, #264]	; (8006580 <HAL_DMA_IRQHandler+0x1310>)
 8006478:	e000      	b.n	800647c <HAL_DMA_IRQHandler+0x120c>
 800647a:	4b41      	ldr	r3, [pc, #260]	; (8006580 <HAL_DMA_IRQHandler+0x1310>)
 800647c:	4013      	ands	r3, r2
 800647e:	2b00      	cmp	r3, #0
 8006480:	bf14      	ite	ne
 8006482:	2301      	movne	r3, #1
 8006484:	2300      	moveq	r3, #0
 8006486:	b2db      	uxtb	r3, r3
 8006488:	e083      	b.n	8006592 <HAL_DMA_IRQHandler+0x1322>
 800648a:	4b30      	ldr	r3, [pc, #192]	; (800654c <HAL_DMA_IRQHandler+0x12dc>)
 800648c:	681a      	ldr	r2, [r3, #0]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	492f      	ldr	r1, [pc, #188]	; (8006550 <HAL_DMA_IRQHandler+0x12e0>)
 8006494:	428b      	cmp	r3, r1
 8006496:	d075      	beq.n	8006584 <HAL_DMA_IRQHandler+0x1314>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	492d      	ldr	r1, [pc, #180]	; (8006554 <HAL_DMA_IRQHandler+0x12e4>)
 800649e:	428b      	cmp	r3, r1
 80064a0:	d050      	beq.n	8006544 <HAL_DMA_IRQHandler+0x12d4>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	492c      	ldr	r1, [pc, #176]	; (8006558 <HAL_DMA_IRQHandler+0x12e8>)
 80064a8:	428b      	cmp	r3, r1
 80064aa:	d049      	beq.n	8006540 <HAL_DMA_IRQHandler+0x12d0>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	492a      	ldr	r1, [pc, #168]	; (800655c <HAL_DMA_IRQHandler+0x12ec>)
 80064b2:	428b      	cmp	r3, r1
 80064b4:	d042      	beq.n	800653c <HAL_DMA_IRQHandler+0x12cc>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4929      	ldr	r1, [pc, #164]	; (8006560 <HAL_DMA_IRQHandler+0x12f0>)
 80064bc:	428b      	cmp	r3, r1
 80064be:	d03a      	beq.n	8006536 <HAL_DMA_IRQHandler+0x12c6>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4927      	ldr	r1, [pc, #156]	; (8006564 <HAL_DMA_IRQHandler+0x12f4>)
 80064c6:	428b      	cmp	r3, r1
 80064c8:	d032      	beq.n	8006530 <HAL_DMA_IRQHandler+0x12c0>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4926      	ldr	r1, [pc, #152]	; (8006568 <HAL_DMA_IRQHandler+0x12f8>)
 80064d0:	428b      	cmp	r3, r1
 80064d2:	d02a      	beq.n	800652a <HAL_DMA_IRQHandler+0x12ba>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4924      	ldr	r1, [pc, #144]	; (800656c <HAL_DMA_IRQHandler+0x12fc>)
 80064da:	428b      	cmp	r3, r1
 80064dc:	d022      	beq.n	8006524 <HAL_DMA_IRQHandler+0x12b4>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4923      	ldr	r1, [pc, #140]	; (8006570 <HAL_DMA_IRQHandler+0x1300>)
 80064e4:	428b      	cmp	r3, r1
 80064e6:	d01a      	beq.n	800651e <HAL_DMA_IRQHandler+0x12ae>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4921      	ldr	r1, [pc, #132]	; (8006574 <HAL_DMA_IRQHandler+0x1304>)
 80064ee:	428b      	cmp	r3, r1
 80064f0:	d012      	beq.n	8006518 <HAL_DMA_IRQHandler+0x12a8>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4920      	ldr	r1, [pc, #128]	; (8006578 <HAL_DMA_IRQHandler+0x1308>)
 80064f8:	428b      	cmp	r3, r1
 80064fa:	d00a      	beq.n	8006512 <HAL_DMA_IRQHandler+0x12a2>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	491e      	ldr	r1, [pc, #120]	; (800657c <HAL_DMA_IRQHandler+0x130c>)
 8006502:	428b      	cmp	r3, r1
 8006504:	d102      	bne.n	800650c <HAL_DMA_IRQHandler+0x129c>
 8006506:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800650a:	e03c      	b.n	8006586 <HAL_DMA_IRQHandler+0x1316>
 800650c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006510:	e039      	b.n	8006586 <HAL_DMA_IRQHandler+0x1316>
 8006512:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006516:	e036      	b.n	8006586 <HAL_DMA_IRQHandler+0x1316>
 8006518:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800651c:	e033      	b.n	8006586 <HAL_DMA_IRQHandler+0x1316>
 800651e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006522:	e030      	b.n	8006586 <HAL_DMA_IRQHandler+0x1316>
 8006524:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006528:	e02d      	b.n	8006586 <HAL_DMA_IRQHandler+0x1316>
 800652a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800652e:	e02a      	b.n	8006586 <HAL_DMA_IRQHandler+0x1316>
 8006530:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006534:	e027      	b.n	8006586 <HAL_DMA_IRQHandler+0x1316>
 8006536:	f44f 7380 	mov.w	r3, #256	; 0x100
 800653a:	e024      	b.n	8006586 <HAL_DMA_IRQHandler+0x1316>
 800653c:	4b10      	ldr	r3, [pc, #64]	; (8006580 <HAL_DMA_IRQHandler+0x1310>)
 800653e:	e022      	b.n	8006586 <HAL_DMA_IRQHandler+0x1316>
 8006540:	4b0f      	ldr	r3, [pc, #60]	; (8006580 <HAL_DMA_IRQHandler+0x1310>)
 8006542:	e020      	b.n	8006586 <HAL_DMA_IRQHandler+0x1316>
 8006544:	4b0e      	ldr	r3, [pc, #56]	; (8006580 <HAL_DMA_IRQHandler+0x1310>)
 8006546:	e01e      	b.n	8006586 <HAL_DMA_IRQHandler+0x1316>
 8006548:	40026058 	.word	0x40026058
 800654c:	40026000 	.word	0x40026000
 8006550:	40026010 	.word	0x40026010
 8006554:	40026410 	.word	0x40026410
 8006558:	40026070 	.word	0x40026070
 800655c:	40026470 	.word	0x40026470
 8006560:	40026028 	.word	0x40026028
 8006564:	40026428 	.word	0x40026428
 8006568:	40026088 	.word	0x40026088
 800656c:	40026488 	.word	0x40026488
 8006570:	40026040 	.word	0x40026040
 8006574:	40026440 	.word	0x40026440
 8006578:	400260a0 	.word	0x400260a0
 800657c:	400264a0 	.word	0x400264a0
 8006580:	00800004 	.word	0x00800004
 8006584:	4b74      	ldr	r3, [pc, #464]	; (8006758 <HAL_DMA_IRQHandler+0x14e8>)
 8006586:	4013      	ands	r3, r2
 8006588:	2b00      	cmp	r3, #0
 800658a:	bf14      	ite	ne
 800658c:	2301      	movne	r3, #1
 800658e:	2300      	moveq	r3, #0
 8006590:	b2db      	uxtb	r3, r3
 8006592:	2b00      	cmp	r3, #0
 8006594:	f000 81fb 	beq.w	800698e <HAL_DMA_IRQHandler+0x171e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f003 0302 	and.w	r3, r3, #2
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	f000 81f3 	beq.w	800698e <HAL_DMA_IRQHandler+0x171e>
    {
      /* Disable the direct mode Error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_DME);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f022 0202 	bic.w	r2, r2, #2
 80065b6:	601a      	str	r2, [r3, #0]

      /* Clear the direct mode error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	461a      	mov	r2, r3
 80065be:	4b67      	ldr	r3, [pc, #412]	; (800675c <HAL_DMA_IRQHandler+0x14ec>)
 80065c0:	429a      	cmp	r2, r3
 80065c2:	d960      	bls.n	8006686 <HAL_DMA_IRQHandler+0x1416>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a65      	ldr	r2, [pc, #404]	; (8006760 <HAL_DMA_IRQHandler+0x14f0>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d057      	beq.n	800667e <HAL_DMA_IRQHandler+0x140e>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	4a64      	ldr	r2, [pc, #400]	; (8006764 <HAL_DMA_IRQHandler+0x14f4>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d050      	beq.n	800667a <HAL_DMA_IRQHandler+0x140a>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4a62      	ldr	r2, [pc, #392]	; (8006768 <HAL_DMA_IRQHandler+0x14f8>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d049      	beq.n	8006676 <HAL_DMA_IRQHandler+0x1406>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4a61      	ldr	r2, [pc, #388]	; (800676c <HAL_DMA_IRQHandler+0x14fc>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d042      	beq.n	8006672 <HAL_DMA_IRQHandler+0x1402>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a5f      	ldr	r2, [pc, #380]	; (8006770 <HAL_DMA_IRQHandler+0x1500>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d03a      	beq.n	800666c <HAL_DMA_IRQHandler+0x13fc>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a5e      	ldr	r2, [pc, #376]	; (8006774 <HAL_DMA_IRQHandler+0x1504>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d032      	beq.n	8006666 <HAL_DMA_IRQHandler+0x13f6>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4a5c      	ldr	r2, [pc, #368]	; (8006778 <HAL_DMA_IRQHandler+0x1508>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d02a      	beq.n	8006660 <HAL_DMA_IRQHandler+0x13f0>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4a5b      	ldr	r2, [pc, #364]	; (800677c <HAL_DMA_IRQHandler+0x150c>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d022      	beq.n	800665a <HAL_DMA_IRQHandler+0x13ea>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a59      	ldr	r2, [pc, #356]	; (8006780 <HAL_DMA_IRQHandler+0x1510>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d01a      	beq.n	8006654 <HAL_DMA_IRQHandler+0x13e4>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a58      	ldr	r2, [pc, #352]	; (8006784 <HAL_DMA_IRQHandler+0x1514>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d012      	beq.n	800664e <HAL_DMA_IRQHandler+0x13de>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a56      	ldr	r2, [pc, #344]	; (8006788 <HAL_DMA_IRQHandler+0x1518>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d00a      	beq.n	8006648 <HAL_DMA_IRQHandler+0x13d8>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a55      	ldr	r2, [pc, #340]	; (800678c <HAL_DMA_IRQHandler+0x151c>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d102      	bne.n	8006642 <HAL_DMA_IRQHandler+0x13d2>
 800663c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006640:	e01e      	b.n	8006680 <HAL_DMA_IRQHandler+0x1410>
 8006642:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006646:	e01b      	b.n	8006680 <HAL_DMA_IRQHandler+0x1410>
 8006648:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800664c:	e018      	b.n	8006680 <HAL_DMA_IRQHandler+0x1410>
 800664e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006652:	e015      	b.n	8006680 <HAL_DMA_IRQHandler+0x1410>
 8006654:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006658:	e012      	b.n	8006680 <HAL_DMA_IRQHandler+0x1410>
 800665a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800665e:	e00f      	b.n	8006680 <HAL_DMA_IRQHandler+0x1410>
 8006660:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006664:	e00c      	b.n	8006680 <HAL_DMA_IRQHandler+0x1410>
 8006666:	f44f 7380 	mov.w	r3, #256	; 0x100
 800666a:	e009      	b.n	8006680 <HAL_DMA_IRQHandler+0x1410>
 800666c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006670:	e006      	b.n	8006680 <HAL_DMA_IRQHandler+0x1410>
 8006672:	4b39      	ldr	r3, [pc, #228]	; (8006758 <HAL_DMA_IRQHandler+0x14e8>)
 8006674:	e004      	b.n	8006680 <HAL_DMA_IRQHandler+0x1410>
 8006676:	4b38      	ldr	r3, [pc, #224]	; (8006758 <HAL_DMA_IRQHandler+0x14e8>)
 8006678:	e002      	b.n	8006680 <HAL_DMA_IRQHandler+0x1410>
 800667a:	4b37      	ldr	r3, [pc, #220]	; (8006758 <HAL_DMA_IRQHandler+0x14e8>)
 800667c:	e000      	b.n	8006680 <HAL_DMA_IRQHandler+0x1410>
 800667e:	4b36      	ldr	r3, [pc, #216]	; (8006758 <HAL_DMA_IRQHandler+0x14e8>)
 8006680:	4a43      	ldr	r2, [pc, #268]	; (8006790 <HAL_DMA_IRQHandler+0x1520>)
 8006682:	60d3      	str	r3, [r2, #12]
 8006684:	e16d      	b.n	8006962 <HAL_DMA_IRQHandler+0x16f2>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	461a      	mov	r2, r3
 800668c:	4b41      	ldr	r3, [pc, #260]	; (8006794 <HAL_DMA_IRQHandler+0x1524>)
 800668e:	429a      	cmp	r2, r3
 8006690:	f240 8082 	bls.w	8006798 <HAL_DMA_IRQHandler+0x1528>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a31      	ldr	r2, [pc, #196]	; (8006760 <HAL_DMA_IRQHandler+0x14f0>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d057      	beq.n	800674e <HAL_DMA_IRQHandler+0x14de>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a30      	ldr	r2, [pc, #192]	; (8006764 <HAL_DMA_IRQHandler+0x14f4>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d050      	beq.n	800674a <HAL_DMA_IRQHandler+0x14da>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a2e      	ldr	r2, [pc, #184]	; (8006768 <HAL_DMA_IRQHandler+0x14f8>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d049      	beq.n	8006746 <HAL_DMA_IRQHandler+0x14d6>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a2d      	ldr	r2, [pc, #180]	; (800676c <HAL_DMA_IRQHandler+0x14fc>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d042      	beq.n	8006742 <HAL_DMA_IRQHandler+0x14d2>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a2b      	ldr	r2, [pc, #172]	; (8006770 <HAL_DMA_IRQHandler+0x1500>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d03a      	beq.n	800673c <HAL_DMA_IRQHandler+0x14cc>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4a2a      	ldr	r2, [pc, #168]	; (8006774 <HAL_DMA_IRQHandler+0x1504>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d032      	beq.n	8006736 <HAL_DMA_IRQHandler+0x14c6>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a28      	ldr	r2, [pc, #160]	; (8006778 <HAL_DMA_IRQHandler+0x1508>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d02a      	beq.n	8006730 <HAL_DMA_IRQHandler+0x14c0>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a27      	ldr	r2, [pc, #156]	; (800677c <HAL_DMA_IRQHandler+0x150c>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d022      	beq.n	800672a <HAL_DMA_IRQHandler+0x14ba>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a25      	ldr	r2, [pc, #148]	; (8006780 <HAL_DMA_IRQHandler+0x1510>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d01a      	beq.n	8006724 <HAL_DMA_IRQHandler+0x14b4>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	4a24      	ldr	r2, [pc, #144]	; (8006784 <HAL_DMA_IRQHandler+0x1514>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d012      	beq.n	800671e <HAL_DMA_IRQHandler+0x14ae>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4a22      	ldr	r2, [pc, #136]	; (8006788 <HAL_DMA_IRQHandler+0x1518>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d00a      	beq.n	8006718 <HAL_DMA_IRQHandler+0x14a8>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a21      	ldr	r2, [pc, #132]	; (800678c <HAL_DMA_IRQHandler+0x151c>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d102      	bne.n	8006712 <HAL_DMA_IRQHandler+0x14a2>
 800670c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006710:	e01e      	b.n	8006750 <HAL_DMA_IRQHandler+0x14e0>
 8006712:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006716:	e01b      	b.n	8006750 <HAL_DMA_IRQHandler+0x14e0>
 8006718:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800671c:	e018      	b.n	8006750 <HAL_DMA_IRQHandler+0x14e0>
 800671e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006722:	e015      	b.n	8006750 <HAL_DMA_IRQHandler+0x14e0>
 8006724:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006728:	e012      	b.n	8006750 <HAL_DMA_IRQHandler+0x14e0>
 800672a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800672e:	e00f      	b.n	8006750 <HAL_DMA_IRQHandler+0x14e0>
 8006730:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006734:	e00c      	b.n	8006750 <HAL_DMA_IRQHandler+0x14e0>
 8006736:	f44f 7380 	mov.w	r3, #256	; 0x100
 800673a:	e009      	b.n	8006750 <HAL_DMA_IRQHandler+0x14e0>
 800673c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006740:	e006      	b.n	8006750 <HAL_DMA_IRQHandler+0x14e0>
 8006742:	4b05      	ldr	r3, [pc, #20]	; (8006758 <HAL_DMA_IRQHandler+0x14e8>)
 8006744:	e004      	b.n	8006750 <HAL_DMA_IRQHandler+0x14e0>
 8006746:	4b04      	ldr	r3, [pc, #16]	; (8006758 <HAL_DMA_IRQHandler+0x14e8>)
 8006748:	e002      	b.n	8006750 <HAL_DMA_IRQHandler+0x14e0>
 800674a:	4b03      	ldr	r3, [pc, #12]	; (8006758 <HAL_DMA_IRQHandler+0x14e8>)
 800674c:	e000      	b.n	8006750 <HAL_DMA_IRQHandler+0x14e0>
 800674e:	4b02      	ldr	r3, [pc, #8]	; (8006758 <HAL_DMA_IRQHandler+0x14e8>)
 8006750:	4a0f      	ldr	r2, [pc, #60]	; (8006790 <HAL_DMA_IRQHandler+0x1520>)
 8006752:	6093      	str	r3, [r2, #8]
 8006754:	e105      	b.n	8006962 <HAL_DMA_IRQHandler+0x16f2>
 8006756:	bf00      	nop
 8006758:	00800004 	.word	0x00800004
 800675c:	40026458 	.word	0x40026458
 8006760:	40026010 	.word	0x40026010
 8006764:	40026410 	.word	0x40026410
 8006768:	40026070 	.word	0x40026070
 800676c:	40026470 	.word	0x40026470
 8006770:	40026028 	.word	0x40026028
 8006774:	40026428 	.word	0x40026428
 8006778:	40026088 	.word	0x40026088
 800677c:	40026488 	.word	0x40026488
 8006780:	40026040 	.word	0x40026040
 8006784:	40026440 	.word	0x40026440
 8006788:	400260a0 	.word	0x400260a0
 800678c:	400264a0 	.word	0x400264a0
 8006790:	40026400 	.word	0x40026400
 8006794:	400260b8 	.word	0x400260b8
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	461a      	mov	r2, r3
 800679e:	4b60      	ldr	r3, [pc, #384]	; (8006920 <HAL_DMA_IRQHandler+0x16b0>)
 80067a0:	429a      	cmp	r2, r3
 80067a2:	d960      	bls.n	8006866 <HAL_DMA_IRQHandler+0x15f6>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a5e      	ldr	r2, [pc, #376]	; (8006924 <HAL_DMA_IRQHandler+0x16b4>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d057      	beq.n	800685e <HAL_DMA_IRQHandler+0x15ee>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a5d      	ldr	r2, [pc, #372]	; (8006928 <HAL_DMA_IRQHandler+0x16b8>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d050      	beq.n	800685a <HAL_DMA_IRQHandler+0x15ea>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a5b      	ldr	r2, [pc, #364]	; (800692c <HAL_DMA_IRQHandler+0x16bc>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d049      	beq.n	8006856 <HAL_DMA_IRQHandler+0x15e6>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a5a      	ldr	r2, [pc, #360]	; (8006930 <HAL_DMA_IRQHandler+0x16c0>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d042      	beq.n	8006852 <HAL_DMA_IRQHandler+0x15e2>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a58      	ldr	r2, [pc, #352]	; (8006934 <HAL_DMA_IRQHandler+0x16c4>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d03a      	beq.n	800684c <HAL_DMA_IRQHandler+0x15dc>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a57      	ldr	r2, [pc, #348]	; (8006938 <HAL_DMA_IRQHandler+0x16c8>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d032      	beq.n	8006846 <HAL_DMA_IRQHandler+0x15d6>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a55      	ldr	r2, [pc, #340]	; (800693c <HAL_DMA_IRQHandler+0x16cc>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d02a      	beq.n	8006840 <HAL_DMA_IRQHandler+0x15d0>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a54      	ldr	r2, [pc, #336]	; (8006940 <HAL_DMA_IRQHandler+0x16d0>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d022      	beq.n	800683a <HAL_DMA_IRQHandler+0x15ca>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a52      	ldr	r2, [pc, #328]	; (8006944 <HAL_DMA_IRQHandler+0x16d4>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d01a      	beq.n	8006834 <HAL_DMA_IRQHandler+0x15c4>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a51      	ldr	r2, [pc, #324]	; (8006948 <HAL_DMA_IRQHandler+0x16d8>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d012      	beq.n	800682e <HAL_DMA_IRQHandler+0x15be>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a4f      	ldr	r2, [pc, #316]	; (800694c <HAL_DMA_IRQHandler+0x16dc>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d00a      	beq.n	8006828 <HAL_DMA_IRQHandler+0x15b8>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a4e      	ldr	r2, [pc, #312]	; (8006950 <HAL_DMA_IRQHandler+0x16e0>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d102      	bne.n	8006822 <HAL_DMA_IRQHandler+0x15b2>
 800681c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006820:	e01e      	b.n	8006860 <HAL_DMA_IRQHandler+0x15f0>
 8006822:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006826:	e01b      	b.n	8006860 <HAL_DMA_IRQHandler+0x15f0>
 8006828:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800682c:	e018      	b.n	8006860 <HAL_DMA_IRQHandler+0x15f0>
 800682e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006832:	e015      	b.n	8006860 <HAL_DMA_IRQHandler+0x15f0>
 8006834:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006838:	e012      	b.n	8006860 <HAL_DMA_IRQHandler+0x15f0>
 800683a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800683e:	e00f      	b.n	8006860 <HAL_DMA_IRQHandler+0x15f0>
 8006840:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006844:	e00c      	b.n	8006860 <HAL_DMA_IRQHandler+0x15f0>
 8006846:	f44f 7380 	mov.w	r3, #256	; 0x100
 800684a:	e009      	b.n	8006860 <HAL_DMA_IRQHandler+0x15f0>
 800684c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006850:	e006      	b.n	8006860 <HAL_DMA_IRQHandler+0x15f0>
 8006852:	4b40      	ldr	r3, [pc, #256]	; (8006954 <HAL_DMA_IRQHandler+0x16e4>)
 8006854:	e004      	b.n	8006860 <HAL_DMA_IRQHandler+0x15f0>
 8006856:	4b3f      	ldr	r3, [pc, #252]	; (8006954 <HAL_DMA_IRQHandler+0x16e4>)
 8006858:	e002      	b.n	8006860 <HAL_DMA_IRQHandler+0x15f0>
 800685a:	4b3e      	ldr	r3, [pc, #248]	; (8006954 <HAL_DMA_IRQHandler+0x16e4>)
 800685c:	e000      	b.n	8006860 <HAL_DMA_IRQHandler+0x15f0>
 800685e:	4b3d      	ldr	r3, [pc, #244]	; (8006954 <HAL_DMA_IRQHandler+0x16e4>)
 8006860:	4a3d      	ldr	r2, [pc, #244]	; (8006958 <HAL_DMA_IRQHandler+0x16e8>)
 8006862:	60d3      	str	r3, [r2, #12]
 8006864:	e07d      	b.n	8006962 <HAL_DMA_IRQHandler+0x16f2>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a2e      	ldr	r2, [pc, #184]	; (8006924 <HAL_DMA_IRQHandler+0x16b4>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d075      	beq.n	800695c <HAL_DMA_IRQHandler+0x16ec>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4a2c      	ldr	r2, [pc, #176]	; (8006928 <HAL_DMA_IRQHandler+0x16b8>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d050      	beq.n	800691c <HAL_DMA_IRQHandler+0x16ac>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	4a2b      	ldr	r2, [pc, #172]	; (800692c <HAL_DMA_IRQHandler+0x16bc>)
 8006880:	4293      	cmp	r3, r2
 8006882:	d049      	beq.n	8006918 <HAL_DMA_IRQHandler+0x16a8>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a29      	ldr	r2, [pc, #164]	; (8006930 <HAL_DMA_IRQHandler+0x16c0>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d042      	beq.n	8006914 <HAL_DMA_IRQHandler+0x16a4>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4a28      	ldr	r2, [pc, #160]	; (8006934 <HAL_DMA_IRQHandler+0x16c4>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d03a      	beq.n	800690e <HAL_DMA_IRQHandler+0x169e>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a26      	ldr	r2, [pc, #152]	; (8006938 <HAL_DMA_IRQHandler+0x16c8>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d032      	beq.n	8006908 <HAL_DMA_IRQHandler+0x1698>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4a25      	ldr	r2, [pc, #148]	; (800693c <HAL_DMA_IRQHandler+0x16cc>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d02a      	beq.n	8006902 <HAL_DMA_IRQHandler+0x1692>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a23      	ldr	r2, [pc, #140]	; (8006940 <HAL_DMA_IRQHandler+0x16d0>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d022      	beq.n	80068fc <HAL_DMA_IRQHandler+0x168c>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a22      	ldr	r2, [pc, #136]	; (8006944 <HAL_DMA_IRQHandler+0x16d4>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d01a      	beq.n	80068f6 <HAL_DMA_IRQHandler+0x1686>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a20      	ldr	r2, [pc, #128]	; (8006948 <HAL_DMA_IRQHandler+0x16d8>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d012      	beq.n	80068f0 <HAL_DMA_IRQHandler+0x1680>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a1f      	ldr	r2, [pc, #124]	; (800694c <HAL_DMA_IRQHandler+0x16dc>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d00a      	beq.n	80068ea <HAL_DMA_IRQHandler+0x167a>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a1d      	ldr	r2, [pc, #116]	; (8006950 <HAL_DMA_IRQHandler+0x16e0>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d102      	bne.n	80068e4 <HAL_DMA_IRQHandler+0x1674>
 80068de:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80068e2:	e03c      	b.n	800695e <HAL_DMA_IRQHandler+0x16ee>
 80068e4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80068e8:	e039      	b.n	800695e <HAL_DMA_IRQHandler+0x16ee>
 80068ea:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80068ee:	e036      	b.n	800695e <HAL_DMA_IRQHandler+0x16ee>
 80068f0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80068f4:	e033      	b.n	800695e <HAL_DMA_IRQHandler+0x16ee>
 80068f6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80068fa:	e030      	b.n	800695e <HAL_DMA_IRQHandler+0x16ee>
 80068fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006900:	e02d      	b.n	800695e <HAL_DMA_IRQHandler+0x16ee>
 8006902:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006906:	e02a      	b.n	800695e <HAL_DMA_IRQHandler+0x16ee>
 8006908:	f44f 7380 	mov.w	r3, #256	; 0x100
 800690c:	e027      	b.n	800695e <HAL_DMA_IRQHandler+0x16ee>
 800690e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006912:	e024      	b.n	800695e <HAL_DMA_IRQHandler+0x16ee>
 8006914:	4b0f      	ldr	r3, [pc, #60]	; (8006954 <HAL_DMA_IRQHandler+0x16e4>)
 8006916:	e022      	b.n	800695e <HAL_DMA_IRQHandler+0x16ee>
 8006918:	4b0e      	ldr	r3, [pc, #56]	; (8006954 <HAL_DMA_IRQHandler+0x16e4>)
 800691a:	e020      	b.n	800695e <HAL_DMA_IRQHandler+0x16ee>
 800691c:	4b0d      	ldr	r3, [pc, #52]	; (8006954 <HAL_DMA_IRQHandler+0x16e4>)
 800691e:	e01e      	b.n	800695e <HAL_DMA_IRQHandler+0x16ee>
 8006920:	40026058 	.word	0x40026058
 8006924:	40026010 	.word	0x40026010
 8006928:	40026410 	.word	0x40026410
 800692c:	40026070 	.word	0x40026070
 8006930:	40026470 	.word	0x40026470
 8006934:	40026028 	.word	0x40026028
 8006938:	40026428 	.word	0x40026428
 800693c:	40026088 	.word	0x40026088
 8006940:	40026488 	.word	0x40026488
 8006944:	40026040 	.word	0x40026040
 8006948:	40026440 	.word	0x40026440
 800694c:	400260a0 	.word	0x400260a0
 8006950:	400264a0 	.word	0x400264a0
 8006954:	00800004 	.word	0x00800004
 8006958:	40026000 	.word	0x40026000
 800695c:	4b79      	ldr	r3, [pc, #484]	; (8006b44 <HAL_DMA_IRQHandler+0x18d4>)
 800695e:	4a7a      	ldr	r2, [pc, #488]	; (8006b48 <HAL_DMA_IRQHandler+0x18d8>)
 8006960:	6093      	str	r3, [r2, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006966:	f043 0204 	orr.w	r2, r3, #4
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2204      	movs	r2, #4
 8006972:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2200      	movs	r2, #0
 800697a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if(hdma->XferErrorCallback != NULL)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006982:	2b00      	cmp	r3, #0
 8006984:	d003      	beq.n	800698e <HAL_DMA_IRQHandler+0x171e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	4798      	blx	r3
      }
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	461a      	mov	r2, r3
 8006994:	4b6d      	ldr	r3, [pc, #436]	; (8006b4c <HAL_DMA_IRQHandler+0x18dc>)
 8006996:	429a      	cmp	r2, r3
 8006998:	d966      	bls.n	8006a68 <HAL_DMA_IRQHandler+0x17f8>
 800699a:	4b6d      	ldr	r3, [pc, #436]	; (8006b50 <HAL_DMA_IRQHandler+0x18e0>)
 800699c:	685a      	ldr	r2, [r3, #4]
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	496c      	ldr	r1, [pc, #432]	; (8006b54 <HAL_DMA_IRQHandler+0x18e4>)
 80069a4:	428b      	cmp	r3, r1
 80069a6:	d057      	beq.n	8006a58 <HAL_DMA_IRQHandler+0x17e8>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	496a      	ldr	r1, [pc, #424]	; (8006b58 <HAL_DMA_IRQHandler+0x18e8>)
 80069ae:	428b      	cmp	r3, r1
 80069b0:	d050      	beq.n	8006a54 <HAL_DMA_IRQHandler+0x17e4>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4969      	ldr	r1, [pc, #420]	; (8006b5c <HAL_DMA_IRQHandler+0x18ec>)
 80069b8:	428b      	cmp	r3, r1
 80069ba:	d049      	beq.n	8006a50 <HAL_DMA_IRQHandler+0x17e0>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4967      	ldr	r1, [pc, #412]	; (8006b60 <HAL_DMA_IRQHandler+0x18f0>)
 80069c2:	428b      	cmp	r3, r1
 80069c4:	d042      	beq.n	8006a4c <HAL_DMA_IRQHandler+0x17dc>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4966      	ldr	r1, [pc, #408]	; (8006b64 <HAL_DMA_IRQHandler+0x18f4>)
 80069cc:	428b      	cmp	r3, r1
 80069ce:	d03a      	beq.n	8006a46 <HAL_DMA_IRQHandler+0x17d6>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4964      	ldr	r1, [pc, #400]	; (8006b68 <HAL_DMA_IRQHandler+0x18f8>)
 80069d6:	428b      	cmp	r3, r1
 80069d8:	d032      	beq.n	8006a40 <HAL_DMA_IRQHandler+0x17d0>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4963      	ldr	r1, [pc, #396]	; (8006b6c <HAL_DMA_IRQHandler+0x18fc>)
 80069e0:	428b      	cmp	r3, r1
 80069e2:	d02a      	beq.n	8006a3a <HAL_DMA_IRQHandler+0x17ca>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4961      	ldr	r1, [pc, #388]	; (8006b70 <HAL_DMA_IRQHandler+0x1900>)
 80069ea:	428b      	cmp	r3, r1
 80069ec:	d022      	beq.n	8006a34 <HAL_DMA_IRQHandler+0x17c4>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4960      	ldr	r1, [pc, #384]	; (8006b74 <HAL_DMA_IRQHandler+0x1904>)
 80069f4:	428b      	cmp	r3, r1
 80069f6:	d01a      	beq.n	8006a2e <HAL_DMA_IRQHandler+0x17be>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	495e      	ldr	r1, [pc, #376]	; (8006b78 <HAL_DMA_IRQHandler+0x1908>)
 80069fe:	428b      	cmp	r3, r1
 8006a00:	d012      	beq.n	8006a28 <HAL_DMA_IRQHandler+0x17b8>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	495d      	ldr	r1, [pc, #372]	; (8006b7c <HAL_DMA_IRQHandler+0x190c>)
 8006a08:	428b      	cmp	r3, r1
 8006a0a:	d00a      	beq.n	8006a22 <HAL_DMA_IRQHandler+0x17b2>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	495b      	ldr	r1, [pc, #364]	; (8006b80 <HAL_DMA_IRQHandler+0x1910>)
 8006a12:	428b      	cmp	r3, r1
 8006a14:	d102      	bne.n	8006a1c <HAL_DMA_IRQHandler+0x17ac>
 8006a16:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006a1a:	e01e      	b.n	8006a5a <HAL_DMA_IRQHandler+0x17ea>
 8006a1c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006a20:	e01b      	b.n	8006a5a <HAL_DMA_IRQHandler+0x17ea>
 8006a22:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006a26:	e018      	b.n	8006a5a <HAL_DMA_IRQHandler+0x17ea>
 8006a28:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006a2c:	e015      	b.n	8006a5a <HAL_DMA_IRQHandler+0x17ea>
 8006a2e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006a32:	e012      	b.n	8006a5a <HAL_DMA_IRQHandler+0x17ea>
 8006a34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a38:	e00f      	b.n	8006a5a <HAL_DMA_IRQHandler+0x17ea>
 8006a3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a3e:	e00c      	b.n	8006a5a <HAL_DMA_IRQHandler+0x17ea>
 8006a40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a44:	e009      	b.n	8006a5a <HAL_DMA_IRQHandler+0x17ea>
 8006a46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a4a:	e006      	b.n	8006a5a <HAL_DMA_IRQHandler+0x17ea>
 8006a4c:	2310      	movs	r3, #16
 8006a4e:	e004      	b.n	8006a5a <HAL_DMA_IRQHandler+0x17ea>
 8006a50:	2310      	movs	r3, #16
 8006a52:	e002      	b.n	8006a5a <HAL_DMA_IRQHandler+0x17ea>
 8006a54:	2310      	movs	r3, #16
 8006a56:	e000      	b.n	8006a5a <HAL_DMA_IRQHandler+0x17ea>
 8006a58:	2310      	movs	r3, #16
 8006a5a:	4013      	ands	r3, r2
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	bf14      	ite	ne
 8006a60:	2301      	movne	r3, #1
 8006a62:	2300      	moveq	r3, #0
 8006a64:	b2db      	uxtb	r3, r3
 8006a66:	e17e      	b.n	8006d66 <HAL_DMA_IRQHandler+0x1af6>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	461a      	mov	r2, r3
 8006a6e:	4b45      	ldr	r3, [pc, #276]	; (8006b84 <HAL_DMA_IRQHandler+0x1914>)
 8006a70:	429a      	cmp	r2, r3
 8006a72:	f240 8089 	bls.w	8006b88 <HAL_DMA_IRQHandler+0x1918>
 8006a76:	4b36      	ldr	r3, [pc, #216]	; (8006b50 <HAL_DMA_IRQHandler+0x18e0>)
 8006a78:	681a      	ldr	r2, [r3, #0]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4935      	ldr	r1, [pc, #212]	; (8006b54 <HAL_DMA_IRQHandler+0x18e4>)
 8006a80:	428b      	cmp	r3, r1
 8006a82:	d057      	beq.n	8006b34 <HAL_DMA_IRQHandler+0x18c4>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4933      	ldr	r1, [pc, #204]	; (8006b58 <HAL_DMA_IRQHandler+0x18e8>)
 8006a8a:	428b      	cmp	r3, r1
 8006a8c:	d050      	beq.n	8006b30 <HAL_DMA_IRQHandler+0x18c0>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4932      	ldr	r1, [pc, #200]	; (8006b5c <HAL_DMA_IRQHandler+0x18ec>)
 8006a94:	428b      	cmp	r3, r1
 8006a96:	d049      	beq.n	8006b2c <HAL_DMA_IRQHandler+0x18bc>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4930      	ldr	r1, [pc, #192]	; (8006b60 <HAL_DMA_IRQHandler+0x18f0>)
 8006a9e:	428b      	cmp	r3, r1
 8006aa0:	d042      	beq.n	8006b28 <HAL_DMA_IRQHandler+0x18b8>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	492f      	ldr	r1, [pc, #188]	; (8006b64 <HAL_DMA_IRQHandler+0x18f4>)
 8006aa8:	428b      	cmp	r3, r1
 8006aaa:	d03a      	beq.n	8006b22 <HAL_DMA_IRQHandler+0x18b2>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	492d      	ldr	r1, [pc, #180]	; (8006b68 <HAL_DMA_IRQHandler+0x18f8>)
 8006ab2:	428b      	cmp	r3, r1
 8006ab4:	d032      	beq.n	8006b1c <HAL_DMA_IRQHandler+0x18ac>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	492c      	ldr	r1, [pc, #176]	; (8006b6c <HAL_DMA_IRQHandler+0x18fc>)
 8006abc:	428b      	cmp	r3, r1
 8006abe:	d02a      	beq.n	8006b16 <HAL_DMA_IRQHandler+0x18a6>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	492a      	ldr	r1, [pc, #168]	; (8006b70 <HAL_DMA_IRQHandler+0x1900>)
 8006ac6:	428b      	cmp	r3, r1
 8006ac8:	d022      	beq.n	8006b10 <HAL_DMA_IRQHandler+0x18a0>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4929      	ldr	r1, [pc, #164]	; (8006b74 <HAL_DMA_IRQHandler+0x1904>)
 8006ad0:	428b      	cmp	r3, r1
 8006ad2:	d01a      	beq.n	8006b0a <HAL_DMA_IRQHandler+0x189a>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4927      	ldr	r1, [pc, #156]	; (8006b78 <HAL_DMA_IRQHandler+0x1908>)
 8006ada:	428b      	cmp	r3, r1
 8006adc:	d012      	beq.n	8006b04 <HAL_DMA_IRQHandler+0x1894>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4926      	ldr	r1, [pc, #152]	; (8006b7c <HAL_DMA_IRQHandler+0x190c>)
 8006ae4:	428b      	cmp	r3, r1
 8006ae6:	d00a      	beq.n	8006afe <HAL_DMA_IRQHandler+0x188e>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4924      	ldr	r1, [pc, #144]	; (8006b80 <HAL_DMA_IRQHandler+0x1910>)
 8006aee:	428b      	cmp	r3, r1
 8006af0:	d102      	bne.n	8006af8 <HAL_DMA_IRQHandler+0x1888>
 8006af2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006af6:	e01e      	b.n	8006b36 <HAL_DMA_IRQHandler+0x18c6>
 8006af8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006afc:	e01b      	b.n	8006b36 <HAL_DMA_IRQHandler+0x18c6>
 8006afe:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006b02:	e018      	b.n	8006b36 <HAL_DMA_IRQHandler+0x18c6>
 8006b04:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006b08:	e015      	b.n	8006b36 <HAL_DMA_IRQHandler+0x18c6>
 8006b0a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006b0e:	e012      	b.n	8006b36 <HAL_DMA_IRQHandler+0x18c6>
 8006b10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b14:	e00f      	b.n	8006b36 <HAL_DMA_IRQHandler+0x18c6>
 8006b16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b1a:	e00c      	b.n	8006b36 <HAL_DMA_IRQHandler+0x18c6>
 8006b1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b20:	e009      	b.n	8006b36 <HAL_DMA_IRQHandler+0x18c6>
 8006b22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b26:	e006      	b.n	8006b36 <HAL_DMA_IRQHandler+0x18c6>
 8006b28:	2310      	movs	r3, #16
 8006b2a:	e004      	b.n	8006b36 <HAL_DMA_IRQHandler+0x18c6>
 8006b2c:	2310      	movs	r3, #16
 8006b2e:	e002      	b.n	8006b36 <HAL_DMA_IRQHandler+0x18c6>
 8006b30:	2310      	movs	r3, #16
 8006b32:	e000      	b.n	8006b36 <HAL_DMA_IRQHandler+0x18c6>
 8006b34:	2310      	movs	r3, #16
 8006b36:	4013      	ands	r3, r2
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	bf14      	ite	ne
 8006b3c:	2301      	movne	r3, #1
 8006b3e:	2300      	moveq	r3, #0
 8006b40:	b2db      	uxtb	r3, r3
 8006b42:	e110      	b.n	8006d66 <HAL_DMA_IRQHandler+0x1af6>
 8006b44:	00800004 	.word	0x00800004
 8006b48:	40026000 	.word	0x40026000
 8006b4c:	40026458 	.word	0x40026458
 8006b50:	40026400 	.word	0x40026400
 8006b54:	40026010 	.word	0x40026010
 8006b58:	40026410 	.word	0x40026410
 8006b5c:	40026070 	.word	0x40026070
 8006b60:	40026470 	.word	0x40026470
 8006b64:	40026028 	.word	0x40026028
 8006b68:	40026428 	.word	0x40026428
 8006b6c:	40026088 	.word	0x40026088
 8006b70:	40026488 	.word	0x40026488
 8006b74:	40026040 	.word	0x40026040
 8006b78:	40026440 	.word	0x40026440
 8006b7c:	400260a0 	.word	0x400260a0
 8006b80:	400264a0 	.word	0x400264a0
 8006b84:	400260b8 	.word	0x400260b8
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	461a      	mov	r2, r3
 8006b8e:	4b64      	ldr	r3, [pc, #400]	; (8006d20 <HAL_DMA_IRQHandler+0x1ab0>)
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d966      	bls.n	8006c62 <HAL_DMA_IRQHandler+0x19f2>
 8006b94:	4b63      	ldr	r3, [pc, #396]	; (8006d24 <HAL_DMA_IRQHandler+0x1ab4>)
 8006b96:	685a      	ldr	r2, [r3, #4]
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4962      	ldr	r1, [pc, #392]	; (8006d28 <HAL_DMA_IRQHandler+0x1ab8>)
 8006b9e:	428b      	cmp	r3, r1
 8006ba0:	d057      	beq.n	8006c52 <HAL_DMA_IRQHandler+0x19e2>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4961      	ldr	r1, [pc, #388]	; (8006d2c <HAL_DMA_IRQHandler+0x1abc>)
 8006ba8:	428b      	cmp	r3, r1
 8006baa:	d050      	beq.n	8006c4e <HAL_DMA_IRQHandler+0x19de>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	495f      	ldr	r1, [pc, #380]	; (8006d30 <HAL_DMA_IRQHandler+0x1ac0>)
 8006bb2:	428b      	cmp	r3, r1
 8006bb4:	d049      	beq.n	8006c4a <HAL_DMA_IRQHandler+0x19da>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	495e      	ldr	r1, [pc, #376]	; (8006d34 <HAL_DMA_IRQHandler+0x1ac4>)
 8006bbc:	428b      	cmp	r3, r1
 8006bbe:	d042      	beq.n	8006c46 <HAL_DMA_IRQHandler+0x19d6>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	495c      	ldr	r1, [pc, #368]	; (8006d38 <HAL_DMA_IRQHandler+0x1ac8>)
 8006bc6:	428b      	cmp	r3, r1
 8006bc8:	d03a      	beq.n	8006c40 <HAL_DMA_IRQHandler+0x19d0>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	495b      	ldr	r1, [pc, #364]	; (8006d3c <HAL_DMA_IRQHandler+0x1acc>)
 8006bd0:	428b      	cmp	r3, r1
 8006bd2:	d032      	beq.n	8006c3a <HAL_DMA_IRQHandler+0x19ca>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4959      	ldr	r1, [pc, #356]	; (8006d40 <HAL_DMA_IRQHandler+0x1ad0>)
 8006bda:	428b      	cmp	r3, r1
 8006bdc:	d02a      	beq.n	8006c34 <HAL_DMA_IRQHandler+0x19c4>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4958      	ldr	r1, [pc, #352]	; (8006d44 <HAL_DMA_IRQHandler+0x1ad4>)
 8006be4:	428b      	cmp	r3, r1
 8006be6:	d022      	beq.n	8006c2e <HAL_DMA_IRQHandler+0x19be>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4956      	ldr	r1, [pc, #344]	; (8006d48 <HAL_DMA_IRQHandler+0x1ad8>)
 8006bee:	428b      	cmp	r3, r1
 8006bf0:	d01a      	beq.n	8006c28 <HAL_DMA_IRQHandler+0x19b8>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4955      	ldr	r1, [pc, #340]	; (8006d4c <HAL_DMA_IRQHandler+0x1adc>)
 8006bf8:	428b      	cmp	r3, r1
 8006bfa:	d012      	beq.n	8006c22 <HAL_DMA_IRQHandler+0x19b2>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4953      	ldr	r1, [pc, #332]	; (8006d50 <HAL_DMA_IRQHandler+0x1ae0>)
 8006c02:	428b      	cmp	r3, r1
 8006c04:	d00a      	beq.n	8006c1c <HAL_DMA_IRQHandler+0x19ac>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4952      	ldr	r1, [pc, #328]	; (8006d54 <HAL_DMA_IRQHandler+0x1ae4>)
 8006c0c:	428b      	cmp	r3, r1
 8006c0e:	d102      	bne.n	8006c16 <HAL_DMA_IRQHandler+0x19a6>
 8006c10:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006c14:	e01e      	b.n	8006c54 <HAL_DMA_IRQHandler+0x19e4>
 8006c16:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006c1a:	e01b      	b.n	8006c54 <HAL_DMA_IRQHandler+0x19e4>
 8006c1c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006c20:	e018      	b.n	8006c54 <HAL_DMA_IRQHandler+0x19e4>
 8006c22:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006c26:	e015      	b.n	8006c54 <HAL_DMA_IRQHandler+0x19e4>
 8006c28:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006c2c:	e012      	b.n	8006c54 <HAL_DMA_IRQHandler+0x19e4>
 8006c2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c32:	e00f      	b.n	8006c54 <HAL_DMA_IRQHandler+0x19e4>
 8006c34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c38:	e00c      	b.n	8006c54 <HAL_DMA_IRQHandler+0x19e4>
 8006c3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c3e:	e009      	b.n	8006c54 <HAL_DMA_IRQHandler+0x19e4>
 8006c40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c44:	e006      	b.n	8006c54 <HAL_DMA_IRQHandler+0x19e4>
 8006c46:	2310      	movs	r3, #16
 8006c48:	e004      	b.n	8006c54 <HAL_DMA_IRQHandler+0x19e4>
 8006c4a:	2310      	movs	r3, #16
 8006c4c:	e002      	b.n	8006c54 <HAL_DMA_IRQHandler+0x19e4>
 8006c4e:	2310      	movs	r3, #16
 8006c50:	e000      	b.n	8006c54 <HAL_DMA_IRQHandler+0x19e4>
 8006c52:	2310      	movs	r3, #16
 8006c54:	4013      	ands	r3, r2
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	bf14      	ite	ne
 8006c5a:	2301      	movne	r3, #1
 8006c5c:	2300      	moveq	r3, #0
 8006c5e:	b2db      	uxtb	r3, r3
 8006c60:	e081      	b.n	8006d66 <HAL_DMA_IRQHandler+0x1af6>
 8006c62:	4b30      	ldr	r3, [pc, #192]	; (8006d24 <HAL_DMA_IRQHandler+0x1ab4>)
 8006c64:	681a      	ldr	r2, [r3, #0]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	492f      	ldr	r1, [pc, #188]	; (8006d28 <HAL_DMA_IRQHandler+0x1ab8>)
 8006c6c:	428b      	cmp	r3, r1
 8006c6e:	d073      	beq.n	8006d58 <HAL_DMA_IRQHandler+0x1ae8>
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	492d      	ldr	r1, [pc, #180]	; (8006d2c <HAL_DMA_IRQHandler+0x1abc>)
 8006c76:	428b      	cmp	r3, r1
 8006c78:	d050      	beq.n	8006d1c <HAL_DMA_IRQHandler+0x1aac>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	492c      	ldr	r1, [pc, #176]	; (8006d30 <HAL_DMA_IRQHandler+0x1ac0>)
 8006c80:	428b      	cmp	r3, r1
 8006c82:	d049      	beq.n	8006d18 <HAL_DMA_IRQHandler+0x1aa8>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	492a      	ldr	r1, [pc, #168]	; (8006d34 <HAL_DMA_IRQHandler+0x1ac4>)
 8006c8a:	428b      	cmp	r3, r1
 8006c8c:	d042      	beq.n	8006d14 <HAL_DMA_IRQHandler+0x1aa4>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4929      	ldr	r1, [pc, #164]	; (8006d38 <HAL_DMA_IRQHandler+0x1ac8>)
 8006c94:	428b      	cmp	r3, r1
 8006c96:	d03a      	beq.n	8006d0e <HAL_DMA_IRQHandler+0x1a9e>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4927      	ldr	r1, [pc, #156]	; (8006d3c <HAL_DMA_IRQHandler+0x1acc>)
 8006c9e:	428b      	cmp	r3, r1
 8006ca0:	d032      	beq.n	8006d08 <HAL_DMA_IRQHandler+0x1a98>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4926      	ldr	r1, [pc, #152]	; (8006d40 <HAL_DMA_IRQHandler+0x1ad0>)
 8006ca8:	428b      	cmp	r3, r1
 8006caa:	d02a      	beq.n	8006d02 <HAL_DMA_IRQHandler+0x1a92>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4924      	ldr	r1, [pc, #144]	; (8006d44 <HAL_DMA_IRQHandler+0x1ad4>)
 8006cb2:	428b      	cmp	r3, r1
 8006cb4:	d022      	beq.n	8006cfc <HAL_DMA_IRQHandler+0x1a8c>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4923      	ldr	r1, [pc, #140]	; (8006d48 <HAL_DMA_IRQHandler+0x1ad8>)
 8006cbc:	428b      	cmp	r3, r1
 8006cbe:	d01a      	beq.n	8006cf6 <HAL_DMA_IRQHandler+0x1a86>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4921      	ldr	r1, [pc, #132]	; (8006d4c <HAL_DMA_IRQHandler+0x1adc>)
 8006cc6:	428b      	cmp	r3, r1
 8006cc8:	d012      	beq.n	8006cf0 <HAL_DMA_IRQHandler+0x1a80>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4920      	ldr	r1, [pc, #128]	; (8006d50 <HAL_DMA_IRQHandler+0x1ae0>)
 8006cd0:	428b      	cmp	r3, r1
 8006cd2:	d00a      	beq.n	8006cea <HAL_DMA_IRQHandler+0x1a7a>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	491e      	ldr	r1, [pc, #120]	; (8006d54 <HAL_DMA_IRQHandler+0x1ae4>)
 8006cda:	428b      	cmp	r3, r1
 8006cdc:	d102      	bne.n	8006ce4 <HAL_DMA_IRQHandler+0x1a74>
 8006cde:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006ce2:	e03a      	b.n	8006d5a <HAL_DMA_IRQHandler+0x1aea>
 8006ce4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006ce8:	e037      	b.n	8006d5a <HAL_DMA_IRQHandler+0x1aea>
 8006cea:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006cee:	e034      	b.n	8006d5a <HAL_DMA_IRQHandler+0x1aea>
 8006cf0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006cf4:	e031      	b.n	8006d5a <HAL_DMA_IRQHandler+0x1aea>
 8006cf6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006cfa:	e02e      	b.n	8006d5a <HAL_DMA_IRQHandler+0x1aea>
 8006cfc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d00:	e02b      	b.n	8006d5a <HAL_DMA_IRQHandler+0x1aea>
 8006d02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d06:	e028      	b.n	8006d5a <HAL_DMA_IRQHandler+0x1aea>
 8006d08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d0c:	e025      	b.n	8006d5a <HAL_DMA_IRQHandler+0x1aea>
 8006d0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d12:	e022      	b.n	8006d5a <HAL_DMA_IRQHandler+0x1aea>
 8006d14:	2310      	movs	r3, #16
 8006d16:	e020      	b.n	8006d5a <HAL_DMA_IRQHandler+0x1aea>
 8006d18:	2310      	movs	r3, #16
 8006d1a:	e01e      	b.n	8006d5a <HAL_DMA_IRQHandler+0x1aea>
 8006d1c:	2310      	movs	r3, #16
 8006d1e:	e01c      	b.n	8006d5a <HAL_DMA_IRQHandler+0x1aea>
 8006d20:	40026058 	.word	0x40026058
 8006d24:	40026000 	.word	0x40026000
 8006d28:	40026010 	.word	0x40026010
 8006d2c:	40026410 	.word	0x40026410
 8006d30:	40026070 	.word	0x40026070
 8006d34:	40026470 	.word	0x40026470
 8006d38:	40026028 	.word	0x40026028
 8006d3c:	40026428 	.word	0x40026428
 8006d40:	40026088 	.word	0x40026088
 8006d44:	40026488 	.word	0x40026488
 8006d48:	40026040 	.word	0x40026040
 8006d4c:	40026440 	.word	0x40026440
 8006d50:	400260a0 	.word	0x400260a0
 8006d54:	400264a0 	.word	0x400264a0
 8006d58:	2310      	movs	r3, #16
 8006d5a:	4013      	ands	r3, r2
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	bf14      	ite	ne
 8006d60:	2301      	movne	r3, #1
 8006d62:	2300      	moveq	r3, #0
 8006d64:	b2db      	uxtb	r3, r3
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	f000 83ce 	beq.w	8007508 <HAL_DMA_IRQHandler+0x2298>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f003 0308 	and.w	r3, r3, #8
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	f000 83c6 	beq.w	8007508 <HAL_DMA_IRQHandler+0x2298>
    { 
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	f000 81d0 	beq.w	800712c <HAL_DMA_IRQHandler+0x1ebc>
      {
        /* Clear the half transfer complete flag */
        __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	461a      	mov	r2, r3
 8006d92:	4b8d      	ldr	r3, [pc, #564]	; (8006fc8 <HAL_DMA_IRQHandler+0x1d58>)
 8006d94:	429a      	cmp	r2, r3
 8006d96:	d960      	bls.n	8006e5a <HAL_DMA_IRQHandler+0x1bea>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a8b      	ldr	r2, [pc, #556]	; (8006fcc <HAL_DMA_IRQHandler+0x1d5c>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d057      	beq.n	8006e52 <HAL_DMA_IRQHandler+0x1be2>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a8a      	ldr	r2, [pc, #552]	; (8006fd0 <HAL_DMA_IRQHandler+0x1d60>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d050      	beq.n	8006e4e <HAL_DMA_IRQHandler+0x1bde>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a88      	ldr	r2, [pc, #544]	; (8006fd4 <HAL_DMA_IRQHandler+0x1d64>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d049      	beq.n	8006e4a <HAL_DMA_IRQHandler+0x1bda>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4a87      	ldr	r2, [pc, #540]	; (8006fd8 <HAL_DMA_IRQHandler+0x1d68>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d042      	beq.n	8006e46 <HAL_DMA_IRQHandler+0x1bd6>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a85      	ldr	r2, [pc, #532]	; (8006fdc <HAL_DMA_IRQHandler+0x1d6c>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d03a      	beq.n	8006e40 <HAL_DMA_IRQHandler+0x1bd0>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a84      	ldr	r2, [pc, #528]	; (8006fe0 <HAL_DMA_IRQHandler+0x1d70>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d032      	beq.n	8006e3a <HAL_DMA_IRQHandler+0x1bca>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a82      	ldr	r2, [pc, #520]	; (8006fe4 <HAL_DMA_IRQHandler+0x1d74>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d02a      	beq.n	8006e34 <HAL_DMA_IRQHandler+0x1bc4>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4a81      	ldr	r2, [pc, #516]	; (8006fe8 <HAL_DMA_IRQHandler+0x1d78>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d022      	beq.n	8006e2e <HAL_DMA_IRQHandler+0x1bbe>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	4a7f      	ldr	r2, [pc, #508]	; (8006fec <HAL_DMA_IRQHandler+0x1d7c>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d01a      	beq.n	8006e28 <HAL_DMA_IRQHandler+0x1bb8>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4a7e      	ldr	r2, [pc, #504]	; (8006ff0 <HAL_DMA_IRQHandler+0x1d80>)
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	d012      	beq.n	8006e22 <HAL_DMA_IRQHandler+0x1bb2>
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	4a7c      	ldr	r2, [pc, #496]	; (8006ff4 <HAL_DMA_IRQHandler+0x1d84>)
 8006e02:	4293      	cmp	r3, r2
 8006e04:	d00a      	beq.n	8006e1c <HAL_DMA_IRQHandler+0x1bac>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4a7b      	ldr	r2, [pc, #492]	; (8006ff8 <HAL_DMA_IRQHandler+0x1d88>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d102      	bne.n	8006e16 <HAL_DMA_IRQHandler+0x1ba6>
 8006e10:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006e14:	e01e      	b.n	8006e54 <HAL_DMA_IRQHandler+0x1be4>
 8006e16:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006e1a:	e01b      	b.n	8006e54 <HAL_DMA_IRQHandler+0x1be4>
 8006e1c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006e20:	e018      	b.n	8006e54 <HAL_DMA_IRQHandler+0x1be4>
 8006e22:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006e26:	e015      	b.n	8006e54 <HAL_DMA_IRQHandler+0x1be4>
 8006e28:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006e2c:	e012      	b.n	8006e54 <HAL_DMA_IRQHandler+0x1be4>
 8006e2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e32:	e00f      	b.n	8006e54 <HAL_DMA_IRQHandler+0x1be4>
 8006e34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e38:	e00c      	b.n	8006e54 <HAL_DMA_IRQHandler+0x1be4>
 8006e3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e3e:	e009      	b.n	8006e54 <HAL_DMA_IRQHandler+0x1be4>
 8006e40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e44:	e006      	b.n	8006e54 <HAL_DMA_IRQHandler+0x1be4>
 8006e46:	2310      	movs	r3, #16
 8006e48:	e004      	b.n	8006e54 <HAL_DMA_IRQHandler+0x1be4>
 8006e4a:	2310      	movs	r3, #16
 8006e4c:	e002      	b.n	8006e54 <HAL_DMA_IRQHandler+0x1be4>
 8006e4e:	2310      	movs	r3, #16
 8006e50:	e000      	b.n	8006e54 <HAL_DMA_IRQHandler+0x1be4>
 8006e52:	2310      	movs	r3, #16
 8006e54:	4a69      	ldr	r2, [pc, #420]	; (8006ffc <HAL_DMA_IRQHandler+0x1d8c>)
 8006e56:	60d3      	str	r3, [r2, #12]
 8006e58:	e14f      	b.n	80070fa <HAL_DMA_IRQHandler+0x1e8a>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	461a      	mov	r2, r3
 8006e60:	4b67      	ldr	r3, [pc, #412]	; (8007000 <HAL_DMA_IRQHandler+0x1d90>)
 8006e62:	429a      	cmp	r2, r3
 8006e64:	d960      	bls.n	8006f28 <HAL_DMA_IRQHandler+0x1cb8>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a58      	ldr	r2, [pc, #352]	; (8006fcc <HAL_DMA_IRQHandler+0x1d5c>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d057      	beq.n	8006f20 <HAL_DMA_IRQHandler+0x1cb0>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a56      	ldr	r2, [pc, #344]	; (8006fd0 <HAL_DMA_IRQHandler+0x1d60>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d050      	beq.n	8006f1c <HAL_DMA_IRQHandler+0x1cac>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a55      	ldr	r2, [pc, #340]	; (8006fd4 <HAL_DMA_IRQHandler+0x1d64>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d049      	beq.n	8006f18 <HAL_DMA_IRQHandler+0x1ca8>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a53      	ldr	r2, [pc, #332]	; (8006fd8 <HAL_DMA_IRQHandler+0x1d68>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d042      	beq.n	8006f14 <HAL_DMA_IRQHandler+0x1ca4>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a52      	ldr	r2, [pc, #328]	; (8006fdc <HAL_DMA_IRQHandler+0x1d6c>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d03a      	beq.n	8006f0e <HAL_DMA_IRQHandler+0x1c9e>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a50      	ldr	r2, [pc, #320]	; (8006fe0 <HAL_DMA_IRQHandler+0x1d70>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d032      	beq.n	8006f08 <HAL_DMA_IRQHandler+0x1c98>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a4f      	ldr	r2, [pc, #316]	; (8006fe4 <HAL_DMA_IRQHandler+0x1d74>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d02a      	beq.n	8006f02 <HAL_DMA_IRQHandler+0x1c92>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a4d      	ldr	r2, [pc, #308]	; (8006fe8 <HAL_DMA_IRQHandler+0x1d78>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d022      	beq.n	8006efc <HAL_DMA_IRQHandler+0x1c8c>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4a4c      	ldr	r2, [pc, #304]	; (8006fec <HAL_DMA_IRQHandler+0x1d7c>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d01a      	beq.n	8006ef6 <HAL_DMA_IRQHandler+0x1c86>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4a4a      	ldr	r2, [pc, #296]	; (8006ff0 <HAL_DMA_IRQHandler+0x1d80>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d012      	beq.n	8006ef0 <HAL_DMA_IRQHandler+0x1c80>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a49      	ldr	r2, [pc, #292]	; (8006ff4 <HAL_DMA_IRQHandler+0x1d84>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d00a      	beq.n	8006eea <HAL_DMA_IRQHandler+0x1c7a>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4a47      	ldr	r2, [pc, #284]	; (8006ff8 <HAL_DMA_IRQHandler+0x1d88>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d102      	bne.n	8006ee4 <HAL_DMA_IRQHandler+0x1c74>
 8006ede:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006ee2:	e01e      	b.n	8006f22 <HAL_DMA_IRQHandler+0x1cb2>
 8006ee4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006ee8:	e01b      	b.n	8006f22 <HAL_DMA_IRQHandler+0x1cb2>
 8006eea:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006eee:	e018      	b.n	8006f22 <HAL_DMA_IRQHandler+0x1cb2>
 8006ef0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006ef4:	e015      	b.n	8006f22 <HAL_DMA_IRQHandler+0x1cb2>
 8006ef6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006efa:	e012      	b.n	8006f22 <HAL_DMA_IRQHandler+0x1cb2>
 8006efc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f00:	e00f      	b.n	8006f22 <HAL_DMA_IRQHandler+0x1cb2>
 8006f02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f06:	e00c      	b.n	8006f22 <HAL_DMA_IRQHandler+0x1cb2>
 8006f08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f0c:	e009      	b.n	8006f22 <HAL_DMA_IRQHandler+0x1cb2>
 8006f0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f12:	e006      	b.n	8006f22 <HAL_DMA_IRQHandler+0x1cb2>
 8006f14:	2310      	movs	r3, #16
 8006f16:	e004      	b.n	8006f22 <HAL_DMA_IRQHandler+0x1cb2>
 8006f18:	2310      	movs	r3, #16
 8006f1a:	e002      	b.n	8006f22 <HAL_DMA_IRQHandler+0x1cb2>
 8006f1c:	2310      	movs	r3, #16
 8006f1e:	e000      	b.n	8006f22 <HAL_DMA_IRQHandler+0x1cb2>
 8006f20:	2310      	movs	r3, #16
 8006f22:	4a36      	ldr	r2, [pc, #216]	; (8006ffc <HAL_DMA_IRQHandler+0x1d8c>)
 8006f24:	6093      	str	r3, [r2, #8]
 8006f26:	e0e8      	b.n	80070fa <HAL_DMA_IRQHandler+0x1e8a>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	461a      	mov	r2, r3
 8006f2e:	4b35      	ldr	r3, [pc, #212]	; (8007004 <HAL_DMA_IRQHandler+0x1d94>)
 8006f30:	429a      	cmp	r2, r3
 8006f32:	f240 8082 	bls.w	800703a <HAL_DMA_IRQHandler+0x1dca>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a24      	ldr	r2, [pc, #144]	; (8006fcc <HAL_DMA_IRQHandler+0x1d5c>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d078      	beq.n	8007032 <HAL_DMA_IRQHandler+0x1dc2>
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4a22      	ldr	r2, [pc, #136]	; (8006fd0 <HAL_DMA_IRQHandler+0x1d60>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d071      	beq.n	800702e <HAL_DMA_IRQHandler+0x1dbe>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	4a21      	ldr	r2, [pc, #132]	; (8006fd4 <HAL_DMA_IRQHandler+0x1d64>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d06a      	beq.n	800702a <HAL_DMA_IRQHandler+0x1dba>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4a1f      	ldr	r2, [pc, #124]	; (8006fd8 <HAL_DMA_IRQHandler+0x1d68>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d063      	beq.n	8007026 <HAL_DMA_IRQHandler+0x1db6>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4a1e      	ldr	r2, [pc, #120]	; (8006fdc <HAL_DMA_IRQHandler+0x1d6c>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d05b      	beq.n	8007020 <HAL_DMA_IRQHandler+0x1db0>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a1c      	ldr	r2, [pc, #112]	; (8006fe0 <HAL_DMA_IRQHandler+0x1d70>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d053      	beq.n	800701a <HAL_DMA_IRQHandler+0x1daa>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a1b      	ldr	r2, [pc, #108]	; (8006fe4 <HAL_DMA_IRQHandler+0x1d74>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d04b      	beq.n	8007014 <HAL_DMA_IRQHandler+0x1da4>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a19      	ldr	r2, [pc, #100]	; (8006fe8 <HAL_DMA_IRQHandler+0x1d78>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d043      	beq.n	800700e <HAL_DMA_IRQHandler+0x1d9e>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a18      	ldr	r2, [pc, #96]	; (8006fec <HAL_DMA_IRQHandler+0x1d7c>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d03b      	beq.n	8007008 <HAL_DMA_IRQHandler+0x1d98>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a16      	ldr	r2, [pc, #88]	; (8006ff0 <HAL_DMA_IRQHandler+0x1d80>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d012      	beq.n	8006fc0 <HAL_DMA_IRQHandler+0x1d50>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a15      	ldr	r2, [pc, #84]	; (8006ff4 <HAL_DMA_IRQHandler+0x1d84>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d00a      	beq.n	8006fba <HAL_DMA_IRQHandler+0x1d4a>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a13      	ldr	r2, [pc, #76]	; (8006ff8 <HAL_DMA_IRQHandler+0x1d88>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d102      	bne.n	8006fb4 <HAL_DMA_IRQHandler+0x1d44>
 8006fae:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006fb2:	e03f      	b.n	8007034 <HAL_DMA_IRQHandler+0x1dc4>
 8006fb4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006fb8:	e03c      	b.n	8007034 <HAL_DMA_IRQHandler+0x1dc4>
 8006fba:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006fbe:	e039      	b.n	8007034 <HAL_DMA_IRQHandler+0x1dc4>
 8006fc0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006fc4:	e036      	b.n	8007034 <HAL_DMA_IRQHandler+0x1dc4>
 8006fc6:	bf00      	nop
 8006fc8:	40026458 	.word	0x40026458
 8006fcc:	40026010 	.word	0x40026010
 8006fd0:	40026410 	.word	0x40026410
 8006fd4:	40026070 	.word	0x40026070
 8006fd8:	40026470 	.word	0x40026470
 8006fdc:	40026028 	.word	0x40026028
 8006fe0:	40026428 	.word	0x40026428
 8006fe4:	40026088 	.word	0x40026088
 8006fe8:	40026488 	.word	0x40026488
 8006fec:	40026040 	.word	0x40026040
 8006ff0:	40026440 	.word	0x40026440
 8006ff4:	400260a0 	.word	0x400260a0
 8006ff8:	400264a0 	.word	0x400264a0
 8006ffc:	40026400 	.word	0x40026400
 8007000:	400260b8 	.word	0x400260b8
 8007004:	40026058 	.word	0x40026058
 8007008:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800700c:	e012      	b.n	8007034 <HAL_DMA_IRQHandler+0x1dc4>
 800700e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007012:	e00f      	b.n	8007034 <HAL_DMA_IRQHandler+0x1dc4>
 8007014:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007018:	e00c      	b.n	8007034 <HAL_DMA_IRQHandler+0x1dc4>
 800701a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800701e:	e009      	b.n	8007034 <HAL_DMA_IRQHandler+0x1dc4>
 8007020:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007024:	e006      	b.n	8007034 <HAL_DMA_IRQHandler+0x1dc4>
 8007026:	2310      	movs	r3, #16
 8007028:	e004      	b.n	8007034 <HAL_DMA_IRQHandler+0x1dc4>
 800702a:	2310      	movs	r3, #16
 800702c:	e002      	b.n	8007034 <HAL_DMA_IRQHandler+0x1dc4>
 800702e:	2310      	movs	r3, #16
 8007030:	e000      	b.n	8007034 <HAL_DMA_IRQHandler+0x1dc4>
 8007032:	2310      	movs	r3, #16
 8007034:	4a78      	ldr	r2, [pc, #480]	; (8007218 <HAL_DMA_IRQHandler+0x1fa8>)
 8007036:	60d3      	str	r3, [r2, #12]
 8007038:	e05f      	b.n	80070fa <HAL_DMA_IRQHandler+0x1e8a>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4a77      	ldr	r2, [pc, #476]	; (800721c <HAL_DMA_IRQHandler+0x1fac>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d057      	beq.n	80070f4 <HAL_DMA_IRQHandler+0x1e84>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4a75      	ldr	r2, [pc, #468]	; (8007220 <HAL_DMA_IRQHandler+0x1fb0>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d050      	beq.n	80070f0 <HAL_DMA_IRQHandler+0x1e80>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4a74      	ldr	r2, [pc, #464]	; (8007224 <HAL_DMA_IRQHandler+0x1fb4>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d049      	beq.n	80070ec <HAL_DMA_IRQHandler+0x1e7c>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4a72      	ldr	r2, [pc, #456]	; (8007228 <HAL_DMA_IRQHandler+0x1fb8>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d042      	beq.n	80070e8 <HAL_DMA_IRQHandler+0x1e78>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	4a71      	ldr	r2, [pc, #452]	; (800722c <HAL_DMA_IRQHandler+0x1fbc>)
 8007068:	4293      	cmp	r3, r2
 800706a:	d03a      	beq.n	80070e2 <HAL_DMA_IRQHandler+0x1e72>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4a6f      	ldr	r2, [pc, #444]	; (8007230 <HAL_DMA_IRQHandler+0x1fc0>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d032      	beq.n	80070dc <HAL_DMA_IRQHandler+0x1e6c>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4a6e      	ldr	r2, [pc, #440]	; (8007234 <HAL_DMA_IRQHandler+0x1fc4>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d02a      	beq.n	80070d6 <HAL_DMA_IRQHandler+0x1e66>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a6c      	ldr	r2, [pc, #432]	; (8007238 <HAL_DMA_IRQHandler+0x1fc8>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d022      	beq.n	80070d0 <HAL_DMA_IRQHandler+0x1e60>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4a6b      	ldr	r2, [pc, #428]	; (800723c <HAL_DMA_IRQHandler+0x1fcc>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d01a      	beq.n	80070ca <HAL_DMA_IRQHandler+0x1e5a>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a69      	ldr	r2, [pc, #420]	; (8007240 <HAL_DMA_IRQHandler+0x1fd0>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d012      	beq.n	80070c4 <HAL_DMA_IRQHandler+0x1e54>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4a68      	ldr	r2, [pc, #416]	; (8007244 <HAL_DMA_IRQHandler+0x1fd4>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d00a      	beq.n	80070be <HAL_DMA_IRQHandler+0x1e4e>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a66      	ldr	r2, [pc, #408]	; (8007248 <HAL_DMA_IRQHandler+0x1fd8>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d102      	bne.n	80070b8 <HAL_DMA_IRQHandler+0x1e48>
 80070b2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80070b6:	e01e      	b.n	80070f6 <HAL_DMA_IRQHandler+0x1e86>
 80070b8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80070bc:	e01b      	b.n	80070f6 <HAL_DMA_IRQHandler+0x1e86>
 80070be:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80070c2:	e018      	b.n	80070f6 <HAL_DMA_IRQHandler+0x1e86>
 80070c4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80070c8:	e015      	b.n	80070f6 <HAL_DMA_IRQHandler+0x1e86>
 80070ca:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80070ce:	e012      	b.n	80070f6 <HAL_DMA_IRQHandler+0x1e86>
 80070d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80070d4:	e00f      	b.n	80070f6 <HAL_DMA_IRQHandler+0x1e86>
 80070d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80070da:	e00c      	b.n	80070f6 <HAL_DMA_IRQHandler+0x1e86>
 80070dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80070e0:	e009      	b.n	80070f6 <HAL_DMA_IRQHandler+0x1e86>
 80070e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80070e6:	e006      	b.n	80070f6 <HAL_DMA_IRQHandler+0x1e86>
 80070e8:	2310      	movs	r3, #16
 80070ea:	e004      	b.n	80070f6 <HAL_DMA_IRQHandler+0x1e86>
 80070ec:	2310      	movs	r3, #16
 80070ee:	e002      	b.n	80070f6 <HAL_DMA_IRQHandler+0x1e86>
 80070f0:	2310      	movs	r3, #16
 80070f2:	e000      	b.n	80070f6 <HAL_DMA_IRQHandler+0x1e86>
 80070f4:	2310      	movs	r3, #16
 80070f6:	4a48      	ldr	r2, [pc, #288]	; (8007218 <HAL_DMA_IRQHandler+0x1fa8>)
 80070f8:	6093      	str	r3, [r2, #8]

        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == 0)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007104:	2b00      	cmp	r3, #0
 8007106:	d104      	bne.n	8007112 <HAL_DMA_IRQHandler+0x1ea2>
        {
          /* Change DMA peripheral state */
          hdma->State = HAL_DMA_STATE_READY_HALF_MEM0;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2231      	movs	r2, #49	; 0x31
 800710c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8007110:	e1f2      	b.n	80074f8 <HAL_DMA_IRQHandler+0x2288>
        }
        /* Current memory buffer used is Memory 1 */
        else if((hdma->Instance->CR & DMA_SxCR_CT) != 0)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800711c:	2b00      	cmp	r3, #0
 800711e:	f000 81eb 	beq.w	80074f8 <HAL_DMA_IRQHandler+0x2288>
        {
          /* Change DMA peripheral state */
          hdma->State = HAL_DMA_STATE_READY_HALF_MEM1;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2241      	movs	r2, #65	; 0x41
 8007126:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800712a:	e1e5      	b.n	80074f8 <HAL_DMA_IRQHandler+0x2288>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007136:	2b00      	cmp	r3, #0
 8007138:	d107      	bne.n	800714a <HAL_DMA_IRQHandler+0x1eda>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	681a      	ldr	r2, [r3, #0]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f022 0208 	bic.w	r2, r2, #8
 8007148:	601a      	str	r2, [r3, #0]
        }
        /* Clear the half transfer complete flag */
        __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	461a      	mov	r2, r3
 8007150:	4b3e      	ldr	r3, [pc, #248]	; (800724c <HAL_DMA_IRQHandler+0x1fdc>)
 8007152:	429a      	cmp	r2, r3
 8007154:	d97e      	bls.n	8007254 <HAL_DMA_IRQHandler+0x1fe4>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4a30      	ldr	r2, [pc, #192]	; (800721c <HAL_DMA_IRQHandler+0x1fac>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d057      	beq.n	8007210 <HAL_DMA_IRQHandler+0x1fa0>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4a2e      	ldr	r2, [pc, #184]	; (8007220 <HAL_DMA_IRQHandler+0x1fb0>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d050      	beq.n	800720c <HAL_DMA_IRQHandler+0x1f9c>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4a2d      	ldr	r2, [pc, #180]	; (8007224 <HAL_DMA_IRQHandler+0x1fb4>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d049      	beq.n	8007208 <HAL_DMA_IRQHandler+0x1f98>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a2b      	ldr	r2, [pc, #172]	; (8007228 <HAL_DMA_IRQHandler+0x1fb8>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d042      	beq.n	8007204 <HAL_DMA_IRQHandler+0x1f94>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a2a      	ldr	r2, [pc, #168]	; (800722c <HAL_DMA_IRQHandler+0x1fbc>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d03a      	beq.n	80071fe <HAL_DMA_IRQHandler+0x1f8e>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a28      	ldr	r2, [pc, #160]	; (8007230 <HAL_DMA_IRQHandler+0x1fc0>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d032      	beq.n	80071f8 <HAL_DMA_IRQHandler+0x1f88>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a27      	ldr	r2, [pc, #156]	; (8007234 <HAL_DMA_IRQHandler+0x1fc4>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d02a      	beq.n	80071f2 <HAL_DMA_IRQHandler+0x1f82>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a25      	ldr	r2, [pc, #148]	; (8007238 <HAL_DMA_IRQHandler+0x1fc8>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d022      	beq.n	80071ec <HAL_DMA_IRQHandler+0x1f7c>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a24      	ldr	r2, [pc, #144]	; (800723c <HAL_DMA_IRQHandler+0x1fcc>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d01a      	beq.n	80071e6 <HAL_DMA_IRQHandler+0x1f76>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a22      	ldr	r2, [pc, #136]	; (8007240 <HAL_DMA_IRQHandler+0x1fd0>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d012      	beq.n	80071e0 <HAL_DMA_IRQHandler+0x1f70>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a21      	ldr	r2, [pc, #132]	; (8007244 <HAL_DMA_IRQHandler+0x1fd4>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d00a      	beq.n	80071da <HAL_DMA_IRQHandler+0x1f6a>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a1f      	ldr	r2, [pc, #124]	; (8007248 <HAL_DMA_IRQHandler+0x1fd8>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d102      	bne.n	80071d4 <HAL_DMA_IRQHandler+0x1f64>
 80071ce:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80071d2:	e01e      	b.n	8007212 <HAL_DMA_IRQHandler+0x1fa2>
 80071d4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80071d8:	e01b      	b.n	8007212 <HAL_DMA_IRQHandler+0x1fa2>
 80071da:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80071de:	e018      	b.n	8007212 <HAL_DMA_IRQHandler+0x1fa2>
 80071e0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80071e4:	e015      	b.n	8007212 <HAL_DMA_IRQHandler+0x1fa2>
 80071e6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80071ea:	e012      	b.n	8007212 <HAL_DMA_IRQHandler+0x1fa2>
 80071ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071f0:	e00f      	b.n	8007212 <HAL_DMA_IRQHandler+0x1fa2>
 80071f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071f6:	e00c      	b.n	8007212 <HAL_DMA_IRQHandler+0x1fa2>
 80071f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071fc:	e009      	b.n	8007212 <HAL_DMA_IRQHandler+0x1fa2>
 80071fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007202:	e006      	b.n	8007212 <HAL_DMA_IRQHandler+0x1fa2>
 8007204:	2310      	movs	r3, #16
 8007206:	e004      	b.n	8007212 <HAL_DMA_IRQHandler+0x1fa2>
 8007208:	2310      	movs	r3, #16
 800720a:	e002      	b.n	8007212 <HAL_DMA_IRQHandler+0x1fa2>
 800720c:	2310      	movs	r3, #16
 800720e:	e000      	b.n	8007212 <HAL_DMA_IRQHandler+0x1fa2>
 8007210:	2310      	movs	r3, #16
 8007212:	4a0f      	ldr	r2, [pc, #60]	; (8007250 <HAL_DMA_IRQHandler+0x1fe0>)
 8007214:	60d3      	str	r3, [r2, #12]
 8007216:	e16b      	b.n	80074f0 <HAL_DMA_IRQHandler+0x2280>
 8007218:	40026000 	.word	0x40026000
 800721c:	40026010 	.word	0x40026010
 8007220:	40026410 	.word	0x40026410
 8007224:	40026070 	.word	0x40026070
 8007228:	40026470 	.word	0x40026470
 800722c:	40026028 	.word	0x40026028
 8007230:	40026428 	.word	0x40026428
 8007234:	40026088 	.word	0x40026088
 8007238:	40026488 	.word	0x40026488
 800723c:	40026040 	.word	0x40026040
 8007240:	40026440 	.word	0x40026440
 8007244:	400260a0 	.word	0x400260a0
 8007248:	400264a0 	.word	0x400264a0
 800724c:	40026458 	.word	0x40026458
 8007250:	40026400 	.word	0x40026400
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	461a      	mov	r2, r3
 800725a:	4b8c      	ldr	r3, [pc, #560]	; (800748c <HAL_DMA_IRQHandler+0x221c>)
 800725c:	429a      	cmp	r2, r3
 800725e:	d960      	bls.n	8007322 <HAL_DMA_IRQHandler+0x20b2>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	4a8a      	ldr	r2, [pc, #552]	; (8007490 <HAL_DMA_IRQHandler+0x2220>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d057      	beq.n	800731a <HAL_DMA_IRQHandler+0x20aa>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4a89      	ldr	r2, [pc, #548]	; (8007494 <HAL_DMA_IRQHandler+0x2224>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d050      	beq.n	8007316 <HAL_DMA_IRQHandler+0x20a6>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4a87      	ldr	r2, [pc, #540]	; (8007498 <HAL_DMA_IRQHandler+0x2228>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d049      	beq.n	8007312 <HAL_DMA_IRQHandler+0x20a2>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4a86      	ldr	r2, [pc, #536]	; (800749c <HAL_DMA_IRQHandler+0x222c>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d042      	beq.n	800730e <HAL_DMA_IRQHandler+0x209e>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4a84      	ldr	r2, [pc, #528]	; (80074a0 <HAL_DMA_IRQHandler+0x2230>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d03a      	beq.n	8007308 <HAL_DMA_IRQHandler+0x2098>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4a83      	ldr	r2, [pc, #524]	; (80074a4 <HAL_DMA_IRQHandler+0x2234>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d032      	beq.n	8007302 <HAL_DMA_IRQHandler+0x2092>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4a81      	ldr	r2, [pc, #516]	; (80074a8 <HAL_DMA_IRQHandler+0x2238>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d02a      	beq.n	80072fc <HAL_DMA_IRQHandler+0x208c>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4a80      	ldr	r2, [pc, #512]	; (80074ac <HAL_DMA_IRQHandler+0x223c>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d022      	beq.n	80072f6 <HAL_DMA_IRQHandler+0x2086>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4a7e      	ldr	r2, [pc, #504]	; (80074b0 <HAL_DMA_IRQHandler+0x2240>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d01a      	beq.n	80072f0 <HAL_DMA_IRQHandler+0x2080>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a7d      	ldr	r2, [pc, #500]	; (80074b4 <HAL_DMA_IRQHandler+0x2244>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d012      	beq.n	80072ea <HAL_DMA_IRQHandler+0x207a>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a7b      	ldr	r2, [pc, #492]	; (80074b8 <HAL_DMA_IRQHandler+0x2248>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d00a      	beq.n	80072e4 <HAL_DMA_IRQHandler+0x2074>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a7a      	ldr	r2, [pc, #488]	; (80074bc <HAL_DMA_IRQHandler+0x224c>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d102      	bne.n	80072de <HAL_DMA_IRQHandler+0x206e>
 80072d8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80072dc:	e01e      	b.n	800731c <HAL_DMA_IRQHandler+0x20ac>
 80072de:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80072e2:	e01b      	b.n	800731c <HAL_DMA_IRQHandler+0x20ac>
 80072e4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80072e8:	e018      	b.n	800731c <HAL_DMA_IRQHandler+0x20ac>
 80072ea:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80072ee:	e015      	b.n	800731c <HAL_DMA_IRQHandler+0x20ac>
 80072f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80072f4:	e012      	b.n	800731c <HAL_DMA_IRQHandler+0x20ac>
 80072f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80072fa:	e00f      	b.n	800731c <HAL_DMA_IRQHandler+0x20ac>
 80072fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007300:	e00c      	b.n	800731c <HAL_DMA_IRQHandler+0x20ac>
 8007302:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007306:	e009      	b.n	800731c <HAL_DMA_IRQHandler+0x20ac>
 8007308:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800730c:	e006      	b.n	800731c <HAL_DMA_IRQHandler+0x20ac>
 800730e:	2310      	movs	r3, #16
 8007310:	e004      	b.n	800731c <HAL_DMA_IRQHandler+0x20ac>
 8007312:	2310      	movs	r3, #16
 8007314:	e002      	b.n	800731c <HAL_DMA_IRQHandler+0x20ac>
 8007316:	2310      	movs	r3, #16
 8007318:	e000      	b.n	800731c <HAL_DMA_IRQHandler+0x20ac>
 800731a:	2310      	movs	r3, #16
 800731c:	4a68      	ldr	r2, [pc, #416]	; (80074c0 <HAL_DMA_IRQHandler+0x2250>)
 800731e:	6093      	str	r3, [r2, #8]
 8007320:	e0e6      	b.n	80074f0 <HAL_DMA_IRQHandler+0x2280>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	461a      	mov	r2, r3
 8007328:	4b66      	ldr	r3, [pc, #408]	; (80074c4 <HAL_DMA_IRQHandler+0x2254>)
 800732a:	429a      	cmp	r2, r3
 800732c:	d960      	bls.n	80073f0 <HAL_DMA_IRQHandler+0x2180>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4a57      	ldr	r2, [pc, #348]	; (8007490 <HAL_DMA_IRQHandler+0x2220>)
 8007334:	4293      	cmp	r3, r2
 8007336:	d057      	beq.n	80073e8 <HAL_DMA_IRQHandler+0x2178>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4a55      	ldr	r2, [pc, #340]	; (8007494 <HAL_DMA_IRQHandler+0x2224>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d050      	beq.n	80073e4 <HAL_DMA_IRQHandler+0x2174>
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4a54      	ldr	r2, [pc, #336]	; (8007498 <HAL_DMA_IRQHandler+0x2228>)
 8007348:	4293      	cmp	r3, r2
 800734a:	d049      	beq.n	80073e0 <HAL_DMA_IRQHandler+0x2170>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a52      	ldr	r2, [pc, #328]	; (800749c <HAL_DMA_IRQHandler+0x222c>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d042      	beq.n	80073dc <HAL_DMA_IRQHandler+0x216c>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a51      	ldr	r2, [pc, #324]	; (80074a0 <HAL_DMA_IRQHandler+0x2230>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d03a      	beq.n	80073d6 <HAL_DMA_IRQHandler+0x2166>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4a4f      	ldr	r2, [pc, #316]	; (80074a4 <HAL_DMA_IRQHandler+0x2234>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d032      	beq.n	80073d0 <HAL_DMA_IRQHandler+0x2160>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4a4e      	ldr	r2, [pc, #312]	; (80074a8 <HAL_DMA_IRQHandler+0x2238>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d02a      	beq.n	80073ca <HAL_DMA_IRQHandler+0x215a>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4a4c      	ldr	r2, [pc, #304]	; (80074ac <HAL_DMA_IRQHandler+0x223c>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d022      	beq.n	80073c4 <HAL_DMA_IRQHandler+0x2154>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	4a4b      	ldr	r2, [pc, #300]	; (80074b0 <HAL_DMA_IRQHandler+0x2240>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d01a      	beq.n	80073be <HAL_DMA_IRQHandler+0x214e>
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a49      	ldr	r2, [pc, #292]	; (80074b4 <HAL_DMA_IRQHandler+0x2244>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d012      	beq.n	80073b8 <HAL_DMA_IRQHandler+0x2148>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a48      	ldr	r2, [pc, #288]	; (80074b8 <HAL_DMA_IRQHandler+0x2248>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d00a      	beq.n	80073b2 <HAL_DMA_IRQHandler+0x2142>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a46      	ldr	r2, [pc, #280]	; (80074bc <HAL_DMA_IRQHandler+0x224c>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d102      	bne.n	80073ac <HAL_DMA_IRQHandler+0x213c>
 80073a6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80073aa:	e01e      	b.n	80073ea <HAL_DMA_IRQHandler+0x217a>
 80073ac:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80073b0:	e01b      	b.n	80073ea <HAL_DMA_IRQHandler+0x217a>
 80073b2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80073b6:	e018      	b.n	80073ea <HAL_DMA_IRQHandler+0x217a>
 80073b8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80073bc:	e015      	b.n	80073ea <HAL_DMA_IRQHandler+0x217a>
 80073be:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80073c2:	e012      	b.n	80073ea <HAL_DMA_IRQHandler+0x217a>
 80073c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80073c8:	e00f      	b.n	80073ea <HAL_DMA_IRQHandler+0x217a>
 80073ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80073ce:	e00c      	b.n	80073ea <HAL_DMA_IRQHandler+0x217a>
 80073d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80073d4:	e009      	b.n	80073ea <HAL_DMA_IRQHandler+0x217a>
 80073d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80073da:	e006      	b.n	80073ea <HAL_DMA_IRQHandler+0x217a>
 80073dc:	2310      	movs	r3, #16
 80073de:	e004      	b.n	80073ea <HAL_DMA_IRQHandler+0x217a>
 80073e0:	2310      	movs	r3, #16
 80073e2:	e002      	b.n	80073ea <HAL_DMA_IRQHandler+0x217a>
 80073e4:	2310      	movs	r3, #16
 80073e6:	e000      	b.n	80073ea <HAL_DMA_IRQHandler+0x217a>
 80073e8:	2310      	movs	r3, #16
 80073ea:	4a37      	ldr	r2, [pc, #220]	; (80074c8 <HAL_DMA_IRQHandler+0x2258>)
 80073ec:	60d3      	str	r3, [r2, #12]
 80073ee:	e07f      	b.n	80074f0 <HAL_DMA_IRQHandler+0x2280>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4a26      	ldr	r2, [pc, #152]	; (8007490 <HAL_DMA_IRQHandler+0x2220>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d077      	beq.n	80074ea <HAL_DMA_IRQHandler+0x227a>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4a25      	ldr	r2, [pc, #148]	; (8007494 <HAL_DMA_IRQHandler+0x2224>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d070      	beq.n	80074e6 <HAL_DMA_IRQHandler+0x2276>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a23      	ldr	r2, [pc, #140]	; (8007498 <HAL_DMA_IRQHandler+0x2228>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d069      	beq.n	80074e2 <HAL_DMA_IRQHandler+0x2272>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4a22      	ldr	r2, [pc, #136]	; (800749c <HAL_DMA_IRQHandler+0x222c>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d062      	beq.n	80074de <HAL_DMA_IRQHandler+0x226e>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a20      	ldr	r2, [pc, #128]	; (80074a0 <HAL_DMA_IRQHandler+0x2230>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d05a      	beq.n	80074d8 <HAL_DMA_IRQHandler+0x2268>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	4a1f      	ldr	r2, [pc, #124]	; (80074a4 <HAL_DMA_IRQHandler+0x2234>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d052      	beq.n	80074d2 <HAL_DMA_IRQHandler+0x2262>
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	4a1d      	ldr	r2, [pc, #116]	; (80074a8 <HAL_DMA_IRQHandler+0x2238>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d04a      	beq.n	80074cc <HAL_DMA_IRQHandler+0x225c>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	4a1c      	ldr	r2, [pc, #112]	; (80074ac <HAL_DMA_IRQHandler+0x223c>)
 800743c:	4293      	cmp	r3, r2
 800743e:	d022      	beq.n	8007486 <HAL_DMA_IRQHandler+0x2216>
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	4a1a      	ldr	r2, [pc, #104]	; (80074b0 <HAL_DMA_IRQHandler+0x2240>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d01a      	beq.n	8007480 <HAL_DMA_IRQHandler+0x2210>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	4a19      	ldr	r2, [pc, #100]	; (80074b4 <HAL_DMA_IRQHandler+0x2244>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d012      	beq.n	800747a <HAL_DMA_IRQHandler+0x220a>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	4a17      	ldr	r2, [pc, #92]	; (80074b8 <HAL_DMA_IRQHandler+0x2248>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d00a      	beq.n	8007474 <HAL_DMA_IRQHandler+0x2204>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	4a16      	ldr	r2, [pc, #88]	; (80074bc <HAL_DMA_IRQHandler+0x224c>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d102      	bne.n	800746e <HAL_DMA_IRQHandler+0x21fe>
 8007468:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800746c:	e03e      	b.n	80074ec <HAL_DMA_IRQHandler+0x227c>
 800746e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007472:	e03b      	b.n	80074ec <HAL_DMA_IRQHandler+0x227c>
 8007474:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007478:	e038      	b.n	80074ec <HAL_DMA_IRQHandler+0x227c>
 800747a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800747e:	e035      	b.n	80074ec <HAL_DMA_IRQHandler+0x227c>
 8007480:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007484:	e032      	b.n	80074ec <HAL_DMA_IRQHandler+0x227c>
 8007486:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800748a:	e02f      	b.n	80074ec <HAL_DMA_IRQHandler+0x227c>
 800748c:	400260b8 	.word	0x400260b8
 8007490:	40026010 	.word	0x40026010
 8007494:	40026410 	.word	0x40026410
 8007498:	40026070 	.word	0x40026070
 800749c:	40026470 	.word	0x40026470
 80074a0:	40026028 	.word	0x40026028
 80074a4:	40026428 	.word	0x40026428
 80074a8:	40026088 	.word	0x40026088
 80074ac:	40026488 	.word	0x40026488
 80074b0:	40026040 	.word	0x40026040
 80074b4:	40026440 	.word	0x40026440
 80074b8:	400260a0 	.word	0x400260a0
 80074bc:	400264a0 	.word	0x400264a0
 80074c0:	40026400 	.word	0x40026400
 80074c4:	40026058 	.word	0x40026058
 80074c8:	40026000 	.word	0x40026000
 80074cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074d0:	e00c      	b.n	80074ec <HAL_DMA_IRQHandler+0x227c>
 80074d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074d6:	e009      	b.n	80074ec <HAL_DMA_IRQHandler+0x227c>
 80074d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074dc:	e006      	b.n	80074ec <HAL_DMA_IRQHandler+0x227c>
 80074de:	2310      	movs	r3, #16
 80074e0:	e004      	b.n	80074ec <HAL_DMA_IRQHandler+0x227c>
 80074e2:	2310      	movs	r3, #16
 80074e4:	e002      	b.n	80074ec <HAL_DMA_IRQHandler+0x227c>
 80074e6:	2310      	movs	r3, #16
 80074e8:	e000      	b.n	80074ec <HAL_DMA_IRQHandler+0x227c>
 80074ea:	2310      	movs	r3, #16
 80074ec:	4a74      	ldr	r2, [pc, #464]	; (80076c0 <HAL_DMA_IRQHandler+0x2450>)
 80074ee:	6093      	str	r3, [r2, #8]

        /* Change DMA peripheral state */
        hdma->State = HAL_DMA_STATE_READY_HALF_MEM0;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2231      	movs	r2, #49	; 0x31
 80074f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      }

      if(hdma->XferHalfCpltCallback != NULL)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d003      	beq.n	8007508 <HAL_DMA_IRQHandler+0x2298>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	4798      	blx	r3
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	461a      	mov	r2, r3
 800750e:	4b6d      	ldr	r3, [pc, #436]	; (80076c4 <HAL_DMA_IRQHandler+0x2454>)
 8007510:	429a      	cmp	r2, r3
 8007512:	d966      	bls.n	80075e2 <HAL_DMA_IRQHandler+0x2372>
 8007514:	4b6c      	ldr	r3, [pc, #432]	; (80076c8 <HAL_DMA_IRQHandler+0x2458>)
 8007516:	685a      	ldr	r2, [r3, #4]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	496b      	ldr	r1, [pc, #428]	; (80076cc <HAL_DMA_IRQHandler+0x245c>)
 800751e:	428b      	cmp	r3, r1
 8007520:	d057      	beq.n	80075d2 <HAL_DMA_IRQHandler+0x2362>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	496a      	ldr	r1, [pc, #424]	; (80076d0 <HAL_DMA_IRQHandler+0x2460>)
 8007528:	428b      	cmp	r3, r1
 800752a:	d050      	beq.n	80075ce <HAL_DMA_IRQHandler+0x235e>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4968      	ldr	r1, [pc, #416]	; (80076d4 <HAL_DMA_IRQHandler+0x2464>)
 8007532:	428b      	cmp	r3, r1
 8007534:	d049      	beq.n	80075ca <HAL_DMA_IRQHandler+0x235a>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4967      	ldr	r1, [pc, #412]	; (80076d8 <HAL_DMA_IRQHandler+0x2468>)
 800753c:	428b      	cmp	r3, r1
 800753e:	d042      	beq.n	80075c6 <HAL_DMA_IRQHandler+0x2356>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4965      	ldr	r1, [pc, #404]	; (80076dc <HAL_DMA_IRQHandler+0x246c>)
 8007546:	428b      	cmp	r3, r1
 8007548:	d03a      	beq.n	80075c0 <HAL_DMA_IRQHandler+0x2350>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4964      	ldr	r1, [pc, #400]	; (80076e0 <HAL_DMA_IRQHandler+0x2470>)
 8007550:	428b      	cmp	r3, r1
 8007552:	d032      	beq.n	80075ba <HAL_DMA_IRQHandler+0x234a>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4962      	ldr	r1, [pc, #392]	; (80076e4 <HAL_DMA_IRQHandler+0x2474>)
 800755a:	428b      	cmp	r3, r1
 800755c:	d02a      	beq.n	80075b4 <HAL_DMA_IRQHandler+0x2344>
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4961      	ldr	r1, [pc, #388]	; (80076e8 <HAL_DMA_IRQHandler+0x2478>)
 8007564:	428b      	cmp	r3, r1
 8007566:	d022      	beq.n	80075ae <HAL_DMA_IRQHandler+0x233e>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	495f      	ldr	r1, [pc, #380]	; (80076ec <HAL_DMA_IRQHandler+0x247c>)
 800756e:	428b      	cmp	r3, r1
 8007570:	d01a      	beq.n	80075a8 <HAL_DMA_IRQHandler+0x2338>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	495e      	ldr	r1, [pc, #376]	; (80076f0 <HAL_DMA_IRQHandler+0x2480>)
 8007578:	428b      	cmp	r3, r1
 800757a:	d012      	beq.n	80075a2 <HAL_DMA_IRQHandler+0x2332>
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	495c      	ldr	r1, [pc, #368]	; (80076f4 <HAL_DMA_IRQHandler+0x2484>)
 8007582:	428b      	cmp	r3, r1
 8007584:	d00a      	beq.n	800759c <HAL_DMA_IRQHandler+0x232c>
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	495b      	ldr	r1, [pc, #364]	; (80076f8 <HAL_DMA_IRQHandler+0x2488>)
 800758c:	428b      	cmp	r3, r1
 800758e:	d102      	bne.n	8007596 <HAL_DMA_IRQHandler+0x2326>
 8007590:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007594:	e01e      	b.n	80075d4 <HAL_DMA_IRQHandler+0x2364>
 8007596:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800759a:	e01b      	b.n	80075d4 <HAL_DMA_IRQHandler+0x2364>
 800759c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80075a0:	e018      	b.n	80075d4 <HAL_DMA_IRQHandler+0x2364>
 80075a2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80075a6:	e015      	b.n	80075d4 <HAL_DMA_IRQHandler+0x2364>
 80075a8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80075ac:	e012      	b.n	80075d4 <HAL_DMA_IRQHandler+0x2364>
 80075ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80075b2:	e00f      	b.n	80075d4 <HAL_DMA_IRQHandler+0x2364>
 80075b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80075b8:	e00c      	b.n	80075d4 <HAL_DMA_IRQHandler+0x2364>
 80075ba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80075be:	e009      	b.n	80075d4 <HAL_DMA_IRQHandler+0x2364>
 80075c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80075c4:	e006      	b.n	80075d4 <HAL_DMA_IRQHandler+0x2364>
 80075c6:	2320      	movs	r3, #32
 80075c8:	e004      	b.n	80075d4 <HAL_DMA_IRQHandler+0x2364>
 80075ca:	2320      	movs	r3, #32
 80075cc:	e002      	b.n	80075d4 <HAL_DMA_IRQHandler+0x2364>
 80075ce:	2320      	movs	r3, #32
 80075d0:	e000      	b.n	80075d4 <HAL_DMA_IRQHandler+0x2364>
 80075d2:	2320      	movs	r3, #32
 80075d4:	4013      	ands	r3, r2
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	bf14      	ite	ne
 80075da:	2301      	movne	r3, #1
 80075dc:	2300      	moveq	r3, #0
 80075de:	b2db      	uxtb	r3, r3
 80075e0:	e17d      	b.n	80078de <HAL_DMA_IRQHandler+0x266e>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	461a      	mov	r2, r3
 80075e8:	4b44      	ldr	r3, [pc, #272]	; (80076fc <HAL_DMA_IRQHandler+0x248c>)
 80075ea:	429a      	cmp	r2, r3
 80075ec:	f240 8088 	bls.w	8007700 <HAL_DMA_IRQHandler+0x2490>
 80075f0:	4b35      	ldr	r3, [pc, #212]	; (80076c8 <HAL_DMA_IRQHandler+0x2458>)
 80075f2:	681a      	ldr	r2, [r3, #0]
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	4934      	ldr	r1, [pc, #208]	; (80076cc <HAL_DMA_IRQHandler+0x245c>)
 80075fa:	428b      	cmp	r3, r1
 80075fc:	d057      	beq.n	80076ae <HAL_DMA_IRQHandler+0x243e>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4933      	ldr	r1, [pc, #204]	; (80076d0 <HAL_DMA_IRQHandler+0x2460>)
 8007604:	428b      	cmp	r3, r1
 8007606:	d050      	beq.n	80076aa <HAL_DMA_IRQHandler+0x243a>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4931      	ldr	r1, [pc, #196]	; (80076d4 <HAL_DMA_IRQHandler+0x2464>)
 800760e:	428b      	cmp	r3, r1
 8007610:	d049      	beq.n	80076a6 <HAL_DMA_IRQHandler+0x2436>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	4930      	ldr	r1, [pc, #192]	; (80076d8 <HAL_DMA_IRQHandler+0x2468>)
 8007618:	428b      	cmp	r3, r1
 800761a:	d042      	beq.n	80076a2 <HAL_DMA_IRQHandler+0x2432>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	492e      	ldr	r1, [pc, #184]	; (80076dc <HAL_DMA_IRQHandler+0x246c>)
 8007622:	428b      	cmp	r3, r1
 8007624:	d03a      	beq.n	800769c <HAL_DMA_IRQHandler+0x242c>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	492d      	ldr	r1, [pc, #180]	; (80076e0 <HAL_DMA_IRQHandler+0x2470>)
 800762c:	428b      	cmp	r3, r1
 800762e:	d032      	beq.n	8007696 <HAL_DMA_IRQHandler+0x2426>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	492b      	ldr	r1, [pc, #172]	; (80076e4 <HAL_DMA_IRQHandler+0x2474>)
 8007636:	428b      	cmp	r3, r1
 8007638:	d02a      	beq.n	8007690 <HAL_DMA_IRQHandler+0x2420>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	492a      	ldr	r1, [pc, #168]	; (80076e8 <HAL_DMA_IRQHandler+0x2478>)
 8007640:	428b      	cmp	r3, r1
 8007642:	d022      	beq.n	800768a <HAL_DMA_IRQHandler+0x241a>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4928      	ldr	r1, [pc, #160]	; (80076ec <HAL_DMA_IRQHandler+0x247c>)
 800764a:	428b      	cmp	r3, r1
 800764c:	d01a      	beq.n	8007684 <HAL_DMA_IRQHandler+0x2414>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4927      	ldr	r1, [pc, #156]	; (80076f0 <HAL_DMA_IRQHandler+0x2480>)
 8007654:	428b      	cmp	r3, r1
 8007656:	d012      	beq.n	800767e <HAL_DMA_IRQHandler+0x240e>
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	4925      	ldr	r1, [pc, #148]	; (80076f4 <HAL_DMA_IRQHandler+0x2484>)
 800765e:	428b      	cmp	r3, r1
 8007660:	d00a      	beq.n	8007678 <HAL_DMA_IRQHandler+0x2408>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4924      	ldr	r1, [pc, #144]	; (80076f8 <HAL_DMA_IRQHandler+0x2488>)
 8007668:	428b      	cmp	r3, r1
 800766a:	d102      	bne.n	8007672 <HAL_DMA_IRQHandler+0x2402>
 800766c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007670:	e01e      	b.n	80076b0 <HAL_DMA_IRQHandler+0x2440>
 8007672:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007676:	e01b      	b.n	80076b0 <HAL_DMA_IRQHandler+0x2440>
 8007678:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800767c:	e018      	b.n	80076b0 <HAL_DMA_IRQHandler+0x2440>
 800767e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007682:	e015      	b.n	80076b0 <HAL_DMA_IRQHandler+0x2440>
 8007684:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007688:	e012      	b.n	80076b0 <HAL_DMA_IRQHandler+0x2440>
 800768a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800768e:	e00f      	b.n	80076b0 <HAL_DMA_IRQHandler+0x2440>
 8007690:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007694:	e00c      	b.n	80076b0 <HAL_DMA_IRQHandler+0x2440>
 8007696:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800769a:	e009      	b.n	80076b0 <HAL_DMA_IRQHandler+0x2440>
 800769c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80076a0:	e006      	b.n	80076b0 <HAL_DMA_IRQHandler+0x2440>
 80076a2:	2320      	movs	r3, #32
 80076a4:	e004      	b.n	80076b0 <HAL_DMA_IRQHandler+0x2440>
 80076a6:	2320      	movs	r3, #32
 80076a8:	e002      	b.n	80076b0 <HAL_DMA_IRQHandler+0x2440>
 80076aa:	2320      	movs	r3, #32
 80076ac:	e000      	b.n	80076b0 <HAL_DMA_IRQHandler+0x2440>
 80076ae:	2320      	movs	r3, #32
 80076b0:	4013      	ands	r3, r2
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	bf14      	ite	ne
 80076b6:	2301      	movne	r3, #1
 80076b8:	2300      	moveq	r3, #0
 80076ba:	b2db      	uxtb	r3, r3
 80076bc:	e10f      	b.n	80078de <HAL_DMA_IRQHandler+0x266e>
 80076be:	bf00      	nop
 80076c0:	40026000 	.word	0x40026000
 80076c4:	40026458 	.word	0x40026458
 80076c8:	40026400 	.word	0x40026400
 80076cc:	40026010 	.word	0x40026010
 80076d0:	40026410 	.word	0x40026410
 80076d4:	40026070 	.word	0x40026070
 80076d8:	40026470 	.word	0x40026470
 80076dc:	40026028 	.word	0x40026028
 80076e0:	40026428 	.word	0x40026428
 80076e4:	40026088 	.word	0x40026088
 80076e8:	40026488 	.word	0x40026488
 80076ec:	40026040 	.word	0x40026040
 80076f0:	40026440 	.word	0x40026440
 80076f4:	400260a0 	.word	0x400260a0
 80076f8:	400264a0 	.word	0x400264a0
 80076fc:	400260b8 	.word	0x400260b8
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	461a      	mov	r2, r3
 8007706:	4b64      	ldr	r3, [pc, #400]	; (8007898 <HAL_DMA_IRQHandler+0x2628>)
 8007708:	429a      	cmp	r2, r3
 800770a:	d966      	bls.n	80077da <HAL_DMA_IRQHandler+0x256a>
 800770c:	4b63      	ldr	r3, [pc, #396]	; (800789c <HAL_DMA_IRQHandler+0x262c>)
 800770e:	685a      	ldr	r2, [r3, #4]
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4962      	ldr	r1, [pc, #392]	; (80078a0 <HAL_DMA_IRQHandler+0x2630>)
 8007716:	428b      	cmp	r3, r1
 8007718:	d057      	beq.n	80077ca <HAL_DMA_IRQHandler+0x255a>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	4961      	ldr	r1, [pc, #388]	; (80078a4 <HAL_DMA_IRQHandler+0x2634>)
 8007720:	428b      	cmp	r3, r1
 8007722:	d050      	beq.n	80077c6 <HAL_DMA_IRQHandler+0x2556>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	495f      	ldr	r1, [pc, #380]	; (80078a8 <HAL_DMA_IRQHandler+0x2638>)
 800772a:	428b      	cmp	r3, r1
 800772c:	d049      	beq.n	80077c2 <HAL_DMA_IRQHandler+0x2552>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	495e      	ldr	r1, [pc, #376]	; (80078ac <HAL_DMA_IRQHandler+0x263c>)
 8007734:	428b      	cmp	r3, r1
 8007736:	d042      	beq.n	80077be <HAL_DMA_IRQHandler+0x254e>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	495c      	ldr	r1, [pc, #368]	; (80078b0 <HAL_DMA_IRQHandler+0x2640>)
 800773e:	428b      	cmp	r3, r1
 8007740:	d03a      	beq.n	80077b8 <HAL_DMA_IRQHandler+0x2548>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	495b      	ldr	r1, [pc, #364]	; (80078b4 <HAL_DMA_IRQHandler+0x2644>)
 8007748:	428b      	cmp	r3, r1
 800774a:	d032      	beq.n	80077b2 <HAL_DMA_IRQHandler+0x2542>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	4959      	ldr	r1, [pc, #356]	; (80078b8 <HAL_DMA_IRQHandler+0x2648>)
 8007752:	428b      	cmp	r3, r1
 8007754:	d02a      	beq.n	80077ac <HAL_DMA_IRQHandler+0x253c>
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4958      	ldr	r1, [pc, #352]	; (80078bc <HAL_DMA_IRQHandler+0x264c>)
 800775c:	428b      	cmp	r3, r1
 800775e:	d022      	beq.n	80077a6 <HAL_DMA_IRQHandler+0x2536>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4956      	ldr	r1, [pc, #344]	; (80078c0 <HAL_DMA_IRQHandler+0x2650>)
 8007766:	428b      	cmp	r3, r1
 8007768:	d01a      	beq.n	80077a0 <HAL_DMA_IRQHandler+0x2530>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	4955      	ldr	r1, [pc, #340]	; (80078c4 <HAL_DMA_IRQHandler+0x2654>)
 8007770:	428b      	cmp	r3, r1
 8007772:	d012      	beq.n	800779a <HAL_DMA_IRQHandler+0x252a>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	4953      	ldr	r1, [pc, #332]	; (80078c8 <HAL_DMA_IRQHandler+0x2658>)
 800777a:	428b      	cmp	r3, r1
 800777c:	d00a      	beq.n	8007794 <HAL_DMA_IRQHandler+0x2524>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4952      	ldr	r1, [pc, #328]	; (80078cc <HAL_DMA_IRQHandler+0x265c>)
 8007784:	428b      	cmp	r3, r1
 8007786:	d102      	bne.n	800778e <HAL_DMA_IRQHandler+0x251e>
 8007788:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800778c:	e01e      	b.n	80077cc <HAL_DMA_IRQHandler+0x255c>
 800778e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007792:	e01b      	b.n	80077cc <HAL_DMA_IRQHandler+0x255c>
 8007794:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007798:	e018      	b.n	80077cc <HAL_DMA_IRQHandler+0x255c>
 800779a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800779e:	e015      	b.n	80077cc <HAL_DMA_IRQHandler+0x255c>
 80077a0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80077a4:	e012      	b.n	80077cc <HAL_DMA_IRQHandler+0x255c>
 80077a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80077aa:	e00f      	b.n	80077cc <HAL_DMA_IRQHandler+0x255c>
 80077ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80077b0:	e00c      	b.n	80077cc <HAL_DMA_IRQHandler+0x255c>
 80077b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80077b6:	e009      	b.n	80077cc <HAL_DMA_IRQHandler+0x255c>
 80077b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80077bc:	e006      	b.n	80077cc <HAL_DMA_IRQHandler+0x255c>
 80077be:	2320      	movs	r3, #32
 80077c0:	e004      	b.n	80077cc <HAL_DMA_IRQHandler+0x255c>
 80077c2:	2320      	movs	r3, #32
 80077c4:	e002      	b.n	80077cc <HAL_DMA_IRQHandler+0x255c>
 80077c6:	2320      	movs	r3, #32
 80077c8:	e000      	b.n	80077cc <HAL_DMA_IRQHandler+0x255c>
 80077ca:	2320      	movs	r3, #32
 80077cc:	4013      	ands	r3, r2
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	bf14      	ite	ne
 80077d2:	2301      	movne	r3, #1
 80077d4:	2300      	moveq	r3, #0
 80077d6:	b2db      	uxtb	r3, r3
 80077d8:	e081      	b.n	80078de <HAL_DMA_IRQHandler+0x266e>
 80077da:	4b30      	ldr	r3, [pc, #192]	; (800789c <HAL_DMA_IRQHandler+0x262c>)
 80077dc:	681a      	ldr	r2, [r3, #0]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	492f      	ldr	r1, [pc, #188]	; (80078a0 <HAL_DMA_IRQHandler+0x2630>)
 80077e4:	428b      	cmp	r3, r1
 80077e6:	d073      	beq.n	80078d0 <HAL_DMA_IRQHandler+0x2660>
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	492d      	ldr	r1, [pc, #180]	; (80078a4 <HAL_DMA_IRQHandler+0x2634>)
 80077ee:	428b      	cmp	r3, r1
 80077f0:	d050      	beq.n	8007894 <HAL_DMA_IRQHandler+0x2624>
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	492c      	ldr	r1, [pc, #176]	; (80078a8 <HAL_DMA_IRQHandler+0x2638>)
 80077f8:	428b      	cmp	r3, r1
 80077fa:	d049      	beq.n	8007890 <HAL_DMA_IRQHandler+0x2620>
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	492a      	ldr	r1, [pc, #168]	; (80078ac <HAL_DMA_IRQHandler+0x263c>)
 8007802:	428b      	cmp	r3, r1
 8007804:	d042      	beq.n	800788c <HAL_DMA_IRQHandler+0x261c>
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	4929      	ldr	r1, [pc, #164]	; (80078b0 <HAL_DMA_IRQHandler+0x2640>)
 800780c:	428b      	cmp	r3, r1
 800780e:	d03a      	beq.n	8007886 <HAL_DMA_IRQHandler+0x2616>
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	4927      	ldr	r1, [pc, #156]	; (80078b4 <HAL_DMA_IRQHandler+0x2644>)
 8007816:	428b      	cmp	r3, r1
 8007818:	d032      	beq.n	8007880 <HAL_DMA_IRQHandler+0x2610>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	4926      	ldr	r1, [pc, #152]	; (80078b8 <HAL_DMA_IRQHandler+0x2648>)
 8007820:	428b      	cmp	r3, r1
 8007822:	d02a      	beq.n	800787a <HAL_DMA_IRQHandler+0x260a>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4924      	ldr	r1, [pc, #144]	; (80078bc <HAL_DMA_IRQHandler+0x264c>)
 800782a:	428b      	cmp	r3, r1
 800782c:	d022      	beq.n	8007874 <HAL_DMA_IRQHandler+0x2604>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	4923      	ldr	r1, [pc, #140]	; (80078c0 <HAL_DMA_IRQHandler+0x2650>)
 8007834:	428b      	cmp	r3, r1
 8007836:	d01a      	beq.n	800786e <HAL_DMA_IRQHandler+0x25fe>
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4921      	ldr	r1, [pc, #132]	; (80078c4 <HAL_DMA_IRQHandler+0x2654>)
 800783e:	428b      	cmp	r3, r1
 8007840:	d012      	beq.n	8007868 <HAL_DMA_IRQHandler+0x25f8>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	4920      	ldr	r1, [pc, #128]	; (80078c8 <HAL_DMA_IRQHandler+0x2658>)
 8007848:	428b      	cmp	r3, r1
 800784a:	d00a      	beq.n	8007862 <HAL_DMA_IRQHandler+0x25f2>
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	491e      	ldr	r1, [pc, #120]	; (80078cc <HAL_DMA_IRQHandler+0x265c>)
 8007852:	428b      	cmp	r3, r1
 8007854:	d102      	bne.n	800785c <HAL_DMA_IRQHandler+0x25ec>
 8007856:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800785a:	e03a      	b.n	80078d2 <HAL_DMA_IRQHandler+0x2662>
 800785c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007860:	e037      	b.n	80078d2 <HAL_DMA_IRQHandler+0x2662>
 8007862:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007866:	e034      	b.n	80078d2 <HAL_DMA_IRQHandler+0x2662>
 8007868:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800786c:	e031      	b.n	80078d2 <HAL_DMA_IRQHandler+0x2662>
 800786e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007872:	e02e      	b.n	80078d2 <HAL_DMA_IRQHandler+0x2662>
 8007874:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007878:	e02b      	b.n	80078d2 <HAL_DMA_IRQHandler+0x2662>
 800787a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800787e:	e028      	b.n	80078d2 <HAL_DMA_IRQHandler+0x2662>
 8007880:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007884:	e025      	b.n	80078d2 <HAL_DMA_IRQHandler+0x2662>
 8007886:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800788a:	e022      	b.n	80078d2 <HAL_DMA_IRQHandler+0x2662>
 800788c:	2320      	movs	r3, #32
 800788e:	e020      	b.n	80078d2 <HAL_DMA_IRQHandler+0x2662>
 8007890:	2320      	movs	r3, #32
 8007892:	e01e      	b.n	80078d2 <HAL_DMA_IRQHandler+0x2662>
 8007894:	2320      	movs	r3, #32
 8007896:	e01c      	b.n	80078d2 <HAL_DMA_IRQHandler+0x2662>
 8007898:	40026058 	.word	0x40026058
 800789c:	40026000 	.word	0x40026000
 80078a0:	40026010 	.word	0x40026010
 80078a4:	40026410 	.word	0x40026410
 80078a8:	40026070 	.word	0x40026070
 80078ac:	40026470 	.word	0x40026470
 80078b0:	40026028 	.word	0x40026028
 80078b4:	40026428 	.word	0x40026428
 80078b8:	40026088 	.word	0x40026088
 80078bc:	40026488 	.word	0x40026488
 80078c0:	40026040 	.word	0x40026040
 80078c4:	40026440 	.word	0x40026440
 80078c8:	400260a0 	.word	0x400260a0
 80078cc:	400264a0 	.word	0x400264a0
 80078d0:	2320      	movs	r3, #32
 80078d2:	4013      	ands	r3, r2
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	bf14      	ite	ne
 80078d8:	2301      	movne	r3, #1
 80078da:	2300      	moveq	r3, #0
 80078dc:	b2db      	uxtb	r3, r3
 80078de:	2b00      	cmp	r3, #0
 80078e0:	f000 83e0 	beq.w	80080a4 <HAL_DMA_IRQHandler+0x2e34>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f003 0310 	and.w	r3, r3, #16
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	f000 83d8 	beq.w	80080a4 <HAL_DMA_IRQHandler+0x2e34>
    {
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80078fe:	2b00      	cmp	r3, #0
 8007900:	f000 81da 	beq.w	8007cb8 <HAL_DMA_IRQHandler+0x2a48>
      {
        /* Clear the transfer complete flag */
        __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	461a      	mov	r2, r3
 800790a:	4b8d      	ldr	r3, [pc, #564]	; (8007b40 <HAL_DMA_IRQHandler+0x28d0>)
 800790c:	429a      	cmp	r2, r3
 800790e:	d960      	bls.n	80079d2 <HAL_DMA_IRQHandler+0x2762>
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4a8b      	ldr	r2, [pc, #556]	; (8007b44 <HAL_DMA_IRQHandler+0x28d4>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d057      	beq.n	80079ca <HAL_DMA_IRQHandler+0x275a>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	4a8a      	ldr	r2, [pc, #552]	; (8007b48 <HAL_DMA_IRQHandler+0x28d8>)
 8007920:	4293      	cmp	r3, r2
 8007922:	d050      	beq.n	80079c6 <HAL_DMA_IRQHandler+0x2756>
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	4a88      	ldr	r2, [pc, #544]	; (8007b4c <HAL_DMA_IRQHandler+0x28dc>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d049      	beq.n	80079c2 <HAL_DMA_IRQHandler+0x2752>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	4a87      	ldr	r2, [pc, #540]	; (8007b50 <HAL_DMA_IRQHandler+0x28e0>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d042      	beq.n	80079be <HAL_DMA_IRQHandler+0x274e>
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4a85      	ldr	r2, [pc, #532]	; (8007b54 <HAL_DMA_IRQHandler+0x28e4>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d03a      	beq.n	80079b8 <HAL_DMA_IRQHandler+0x2748>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	4a84      	ldr	r2, [pc, #528]	; (8007b58 <HAL_DMA_IRQHandler+0x28e8>)
 8007948:	4293      	cmp	r3, r2
 800794a:	d032      	beq.n	80079b2 <HAL_DMA_IRQHandler+0x2742>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	4a82      	ldr	r2, [pc, #520]	; (8007b5c <HAL_DMA_IRQHandler+0x28ec>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d02a      	beq.n	80079ac <HAL_DMA_IRQHandler+0x273c>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	4a81      	ldr	r2, [pc, #516]	; (8007b60 <HAL_DMA_IRQHandler+0x28f0>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d022      	beq.n	80079a6 <HAL_DMA_IRQHandler+0x2736>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	4a7f      	ldr	r2, [pc, #508]	; (8007b64 <HAL_DMA_IRQHandler+0x28f4>)
 8007966:	4293      	cmp	r3, r2
 8007968:	d01a      	beq.n	80079a0 <HAL_DMA_IRQHandler+0x2730>
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	4a7e      	ldr	r2, [pc, #504]	; (8007b68 <HAL_DMA_IRQHandler+0x28f8>)
 8007970:	4293      	cmp	r3, r2
 8007972:	d012      	beq.n	800799a <HAL_DMA_IRQHandler+0x272a>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	4a7c      	ldr	r2, [pc, #496]	; (8007b6c <HAL_DMA_IRQHandler+0x28fc>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d00a      	beq.n	8007994 <HAL_DMA_IRQHandler+0x2724>
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	4a7b      	ldr	r2, [pc, #492]	; (8007b70 <HAL_DMA_IRQHandler+0x2900>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d102      	bne.n	800798e <HAL_DMA_IRQHandler+0x271e>
 8007988:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800798c:	e01e      	b.n	80079cc <HAL_DMA_IRQHandler+0x275c>
 800798e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007992:	e01b      	b.n	80079cc <HAL_DMA_IRQHandler+0x275c>
 8007994:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007998:	e018      	b.n	80079cc <HAL_DMA_IRQHandler+0x275c>
 800799a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800799e:	e015      	b.n	80079cc <HAL_DMA_IRQHandler+0x275c>
 80079a0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80079a4:	e012      	b.n	80079cc <HAL_DMA_IRQHandler+0x275c>
 80079a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80079aa:	e00f      	b.n	80079cc <HAL_DMA_IRQHandler+0x275c>
 80079ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80079b0:	e00c      	b.n	80079cc <HAL_DMA_IRQHandler+0x275c>
 80079b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80079b6:	e009      	b.n	80079cc <HAL_DMA_IRQHandler+0x275c>
 80079b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80079bc:	e006      	b.n	80079cc <HAL_DMA_IRQHandler+0x275c>
 80079be:	2320      	movs	r3, #32
 80079c0:	e004      	b.n	80079cc <HAL_DMA_IRQHandler+0x275c>
 80079c2:	2320      	movs	r3, #32
 80079c4:	e002      	b.n	80079cc <HAL_DMA_IRQHandler+0x275c>
 80079c6:	2320      	movs	r3, #32
 80079c8:	e000      	b.n	80079cc <HAL_DMA_IRQHandler+0x275c>
 80079ca:	2320      	movs	r3, #32
 80079cc:	4a69      	ldr	r2, [pc, #420]	; (8007b74 <HAL_DMA_IRQHandler+0x2904>)
 80079ce:	60d3      	str	r3, [r2, #12]
 80079d0:	e14f      	b.n	8007c72 <HAL_DMA_IRQHandler+0x2a02>
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	461a      	mov	r2, r3
 80079d8:	4b67      	ldr	r3, [pc, #412]	; (8007b78 <HAL_DMA_IRQHandler+0x2908>)
 80079da:	429a      	cmp	r2, r3
 80079dc:	d960      	bls.n	8007aa0 <HAL_DMA_IRQHandler+0x2830>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4a58      	ldr	r2, [pc, #352]	; (8007b44 <HAL_DMA_IRQHandler+0x28d4>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d057      	beq.n	8007a98 <HAL_DMA_IRQHandler+0x2828>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4a56      	ldr	r2, [pc, #344]	; (8007b48 <HAL_DMA_IRQHandler+0x28d8>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d050      	beq.n	8007a94 <HAL_DMA_IRQHandler+0x2824>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	4a55      	ldr	r2, [pc, #340]	; (8007b4c <HAL_DMA_IRQHandler+0x28dc>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d049      	beq.n	8007a90 <HAL_DMA_IRQHandler+0x2820>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4a53      	ldr	r2, [pc, #332]	; (8007b50 <HAL_DMA_IRQHandler+0x28e0>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d042      	beq.n	8007a8c <HAL_DMA_IRQHandler+0x281c>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4a52      	ldr	r2, [pc, #328]	; (8007b54 <HAL_DMA_IRQHandler+0x28e4>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d03a      	beq.n	8007a86 <HAL_DMA_IRQHandler+0x2816>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a50      	ldr	r2, [pc, #320]	; (8007b58 <HAL_DMA_IRQHandler+0x28e8>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d032      	beq.n	8007a80 <HAL_DMA_IRQHandler+0x2810>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a4f      	ldr	r2, [pc, #316]	; (8007b5c <HAL_DMA_IRQHandler+0x28ec>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d02a      	beq.n	8007a7a <HAL_DMA_IRQHandler+0x280a>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a4d      	ldr	r2, [pc, #308]	; (8007b60 <HAL_DMA_IRQHandler+0x28f0>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d022      	beq.n	8007a74 <HAL_DMA_IRQHandler+0x2804>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4a4c      	ldr	r2, [pc, #304]	; (8007b64 <HAL_DMA_IRQHandler+0x28f4>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d01a      	beq.n	8007a6e <HAL_DMA_IRQHandler+0x27fe>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	4a4a      	ldr	r2, [pc, #296]	; (8007b68 <HAL_DMA_IRQHandler+0x28f8>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d012      	beq.n	8007a68 <HAL_DMA_IRQHandler+0x27f8>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	4a49      	ldr	r2, [pc, #292]	; (8007b6c <HAL_DMA_IRQHandler+0x28fc>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d00a      	beq.n	8007a62 <HAL_DMA_IRQHandler+0x27f2>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a47      	ldr	r2, [pc, #284]	; (8007b70 <HAL_DMA_IRQHandler+0x2900>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d102      	bne.n	8007a5c <HAL_DMA_IRQHandler+0x27ec>
 8007a56:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007a5a:	e01e      	b.n	8007a9a <HAL_DMA_IRQHandler+0x282a>
 8007a5c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007a60:	e01b      	b.n	8007a9a <HAL_DMA_IRQHandler+0x282a>
 8007a62:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007a66:	e018      	b.n	8007a9a <HAL_DMA_IRQHandler+0x282a>
 8007a68:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007a6c:	e015      	b.n	8007a9a <HAL_DMA_IRQHandler+0x282a>
 8007a6e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007a72:	e012      	b.n	8007a9a <HAL_DMA_IRQHandler+0x282a>
 8007a74:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007a78:	e00f      	b.n	8007a9a <HAL_DMA_IRQHandler+0x282a>
 8007a7a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007a7e:	e00c      	b.n	8007a9a <HAL_DMA_IRQHandler+0x282a>
 8007a80:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007a84:	e009      	b.n	8007a9a <HAL_DMA_IRQHandler+0x282a>
 8007a86:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007a8a:	e006      	b.n	8007a9a <HAL_DMA_IRQHandler+0x282a>
 8007a8c:	2320      	movs	r3, #32
 8007a8e:	e004      	b.n	8007a9a <HAL_DMA_IRQHandler+0x282a>
 8007a90:	2320      	movs	r3, #32
 8007a92:	e002      	b.n	8007a9a <HAL_DMA_IRQHandler+0x282a>
 8007a94:	2320      	movs	r3, #32
 8007a96:	e000      	b.n	8007a9a <HAL_DMA_IRQHandler+0x282a>
 8007a98:	2320      	movs	r3, #32
 8007a9a:	4a36      	ldr	r2, [pc, #216]	; (8007b74 <HAL_DMA_IRQHandler+0x2904>)
 8007a9c:	6093      	str	r3, [r2, #8]
 8007a9e:	e0e8      	b.n	8007c72 <HAL_DMA_IRQHandler+0x2a02>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	461a      	mov	r2, r3
 8007aa6:	4b35      	ldr	r3, [pc, #212]	; (8007b7c <HAL_DMA_IRQHandler+0x290c>)
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	f240 8082 	bls.w	8007bb2 <HAL_DMA_IRQHandler+0x2942>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4a24      	ldr	r2, [pc, #144]	; (8007b44 <HAL_DMA_IRQHandler+0x28d4>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d078      	beq.n	8007baa <HAL_DMA_IRQHandler+0x293a>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	4a22      	ldr	r2, [pc, #136]	; (8007b48 <HAL_DMA_IRQHandler+0x28d8>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d071      	beq.n	8007ba6 <HAL_DMA_IRQHandler+0x2936>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4a21      	ldr	r2, [pc, #132]	; (8007b4c <HAL_DMA_IRQHandler+0x28dc>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d06a      	beq.n	8007ba2 <HAL_DMA_IRQHandler+0x2932>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	4a1f      	ldr	r2, [pc, #124]	; (8007b50 <HAL_DMA_IRQHandler+0x28e0>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d063      	beq.n	8007b9e <HAL_DMA_IRQHandler+0x292e>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	4a1e      	ldr	r2, [pc, #120]	; (8007b54 <HAL_DMA_IRQHandler+0x28e4>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d05b      	beq.n	8007b98 <HAL_DMA_IRQHandler+0x2928>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4a1c      	ldr	r2, [pc, #112]	; (8007b58 <HAL_DMA_IRQHandler+0x28e8>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d053      	beq.n	8007b92 <HAL_DMA_IRQHandler+0x2922>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4a1b      	ldr	r2, [pc, #108]	; (8007b5c <HAL_DMA_IRQHandler+0x28ec>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d04b      	beq.n	8007b8c <HAL_DMA_IRQHandler+0x291c>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4a19      	ldr	r2, [pc, #100]	; (8007b60 <HAL_DMA_IRQHandler+0x28f0>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d043      	beq.n	8007b86 <HAL_DMA_IRQHandler+0x2916>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a18      	ldr	r2, [pc, #96]	; (8007b64 <HAL_DMA_IRQHandler+0x28f4>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d03b      	beq.n	8007b80 <HAL_DMA_IRQHandler+0x2910>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4a16      	ldr	r2, [pc, #88]	; (8007b68 <HAL_DMA_IRQHandler+0x28f8>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d012      	beq.n	8007b38 <HAL_DMA_IRQHandler+0x28c8>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4a15      	ldr	r2, [pc, #84]	; (8007b6c <HAL_DMA_IRQHandler+0x28fc>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d00a      	beq.n	8007b32 <HAL_DMA_IRQHandler+0x28c2>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4a13      	ldr	r2, [pc, #76]	; (8007b70 <HAL_DMA_IRQHandler+0x2900>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d102      	bne.n	8007b2c <HAL_DMA_IRQHandler+0x28bc>
 8007b26:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007b2a:	e03f      	b.n	8007bac <HAL_DMA_IRQHandler+0x293c>
 8007b2c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007b30:	e03c      	b.n	8007bac <HAL_DMA_IRQHandler+0x293c>
 8007b32:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007b36:	e039      	b.n	8007bac <HAL_DMA_IRQHandler+0x293c>
 8007b38:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007b3c:	e036      	b.n	8007bac <HAL_DMA_IRQHandler+0x293c>
 8007b3e:	bf00      	nop
 8007b40:	40026458 	.word	0x40026458
 8007b44:	40026010 	.word	0x40026010
 8007b48:	40026410 	.word	0x40026410
 8007b4c:	40026070 	.word	0x40026070
 8007b50:	40026470 	.word	0x40026470
 8007b54:	40026028 	.word	0x40026028
 8007b58:	40026428 	.word	0x40026428
 8007b5c:	40026088 	.word	0x40026088
 8007b60:	40026488 	.word	0x40026488
 8007b64:	40026040 	.word	0x40026040
 8007b68:	40026440 	.word	0x40026440
 8007b6c:	400260a0 	.word	0x400260a0
 8007b70:	400264a0 	.word	0x400264a0
 8007b74:	40026400 	.word	0x40026400
 8007b78:	400260b8 	.word	0x400260b8
 8007b7c:	40026058 	.word	0x40026058
 8007b80:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007b84:	e012      	b.n	8007bac <HAL_DMA_IRQHandler+0x293c>
 8007b86:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007b8a:	e00f      	b.n	8007bac <HAL_DMA_IRQHandler+0x293c>
 8007b8c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007b90:	e00c      	b.n	8007bac <HAL_DMA_IRQHandler+0x293c>
 8007b92:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007b96:	e009      	b.n	8007bac <HAL_DMA_IRQHandler+0x293c>
 8007b98:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007b9c:	e006      	b.n	8007bac <HAL_DMA_IRQHandler+0x293c>
 8007b9e:	2320      	movs	r3, #32
 8007ba0:	e004      	b.n	8007bac <HAL_DMA_IRQHandler+0x293c>
 8007ba2:	2320      	movs	r3, #32
 8007ba4:	e002      	b.n	8007bac <HAL_DMA_IRQHandler+0x293c>
 8007ba6:	2320      	movs	r3, #32
 8007ba8:	e000      	b.n	8007bac <HAL_DMA_IRQHandler+0x293c>
 8007baa:	2320      	movs	r3, #32
 8007bac:	4a7d      	ldr	r2, [pc, #500]	; (8007da4 <HAL_DMA_IRQHandler+0x2b34>)
 8007bae:	60d3      	str	r3, [r2, #12]
 8007bb0:	e05f      	b.n	8007c72 <HAL_DMA_IRQHandler+0x2a02>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4a7c      	ldr	r2, [pc, #496]	; (8007da8 <HAL_DMA_IRQHandler+0x2b38>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d057      	beq.n	8007c6c <HAL_DMA_IRQHandler+0x29fc>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a7a      	ldr	r2, [pc, #488]	; (8007dac <HAL_DMA_IRQHandler+0x2b3c>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d050      	beq.n	8007c68 <HAL_DMA_IRQHandler+0x29f8>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4a79      	ldr	r2, [pc, #484]	; (8007db0 <HAL_DMA_IRQHandler+0x2b40>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d049      	beq.n	8007c64 <HAL_DMA_IRQHandler+0x29f4>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4a77      	ldr	r2, [pc, #476]	; (8007db4 <HAL_DMA_IRQHandler+0x2b44>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d042      	beq.n	8007c60 <HAL_DMA_IRQHandler+0x29f0>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a76      	ldr	r2, [pc, #472]	; (8007db8 <HAL_DMA_IRQHandler+0x2b48>)
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d03a      	beq.n	8007c5a <HAL_DMA_IRQHandler+0x29ea>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a74      	ldr	r2, [pc, #464]	; (8007dbc <HAL_DMA_IRQHandler+0x2b4c>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d032      	beq.n	8007c54 <HAL_DMA_IRQHandler+0x29e4>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	4a73      	ldr	r2, [pc, #460]	; (8007dc0 <HAL_DMA_IRQHandler+0x2b50>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d02a      	beq.n	8007c4e <HAL_DMA_IRQHandler+0x29de>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4a71      	ldr	r2, [pc, #452]	; (8007dc4 <HAL_DMA_IRQHandler+0x2b54>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d022      	beq.n	8007c48 <HAL_DMA_IRQHandler+0x29d8>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	4a70      	ldr	r2, [pc, #448]	; (8007dc8 <HAL_DMA_IRQHandler+0x2b58>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d01a      	beq.n	8007c42 <HAL_DMA_IRQHandler+0x29d2>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	4a6e      	ldr	r2, [pc, #440]	; (8007dcc <HAL_DMA_IRQHandler+0x2b5c>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d012      	beq.n	8007c3c <HAL_DMA_IRQHandler+0x29cc>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	4a6d      	ldr	r2, [pc, #436]	; (8007dd0 <HAL_DMA_IRQHandler+0x2b60>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d00a      	beq.n	8007c36 <HAL_DMA_IRQHandler+0x29c6>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	4a6b      	ldr	r2, [pc, #428]	; (8007dd4 <HAL_DMA_IRQHandler+0x2b64>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d102      	bne.n	8007c30 <HAL_DMA_IRQHandler+0x29c0>
 8007c2a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007c2e:	e01e      	b.n	8007c6e <HAL_DMA_IRQHandler+0x29fe>
 8007c30:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007c34:	e01b      	b.n	8007c6e <HAL_DMA_IRQHandler+0x29fe>
 8007c36:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007c3a:	e018      	b.n	8007c6e <HAL_DMA_IRQHandler+0x29fe>
 8007c3c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007c40:	e015      	b.n	8007c6e <HAL_DMA_IRQHandler+0x29fe>
 8007c42:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007c46:	e012      	b.n	8007c6e <HAL_DMA_IRQHandler+0x29fe>
 8007c48:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007c4c:	e00f      	b.n	8007c6e <HAL_DMA_IRQHandler+0x29fe>
 8007c4e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007c52:	e00c      	b.n	8007c6e <HAL_DMA_IRQHandler+0x29fe>
 8007c54:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007c58:	e009      	b.n	8007c6e <HAL_DMA_IRQHandler+0x29fe>
 8007c5a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007c5e:	e006      	b.n	8007c6e <HAL_DMA_IRQHandler+0x29fe>
 8007c60:	2320      	movs	r3, #32
 8007c62:	e004      	b.n	8007c6e <HAL_DMA_IRQHandler+0x29fe>
 8007c64:	2320      	movs	r3, #32
 8007c66:	e002      	b.n	8007c6e <HAL_DMA_IRQHandler+0x29fe>
 8007c68:	2320      	movs	r3, #32
 8007c6a:	e000      	b.n	8007c6e <HAL_DMA_IRQHandler+0x29fe>
 8007c6c:	2320      	movs	r3, #32
 8007c6e:	4a4d      	ldr	r2, [pc, #308]	; (8007da4 <HAL_DMA_IRQHandler+0x2b34>)
 8007c70:	6093      	str	r3, [r2, #8]

        /* Current memory buffer used is Memory 1 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == 0)
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d109      	bne.n	8007c94 <HAL_DMA_IRQHandler+0x2a24>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	f000 820d 	beq.w	80080a4 <HAL_DMA_IRQHandler+0x2e34>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	4798      	blx	r3
          hdma->XferCpltCallback(hdma);
        }
      }
    }
  }
}
 8007c92:	e207      	b.n	80080a4 <HAL_DMA_IRQHandler+0x2e34>
        else if((hdma->Instance->CR & DMA_SxCR_CT) != 0) 
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	f000 8200 	beq.w	80080a4 <HAL_DMA_IRQHandler+0x2e34>
          if(hdma->XferCpltCallback != NULL)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	f000 81fb 	beq.w	80080a4 <HAL_DMA_IRQHandler+0x2e34>
            hdma->XferCpltCallback(hdma);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	4798      	blx	r3
}
 8007cb6:	e1f5      	b.n	80080a4 <HAL_DMA_IRQHandler+0x2e34>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d107      	bne.n	8007cd6 <HAL_DMA_IRQHandler+0x2a66>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	681a      	ldr	r2, [r3, #0]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f022 0210 	bic.w	r2, r2, #16
 8007cd4:	601a      	str	r2, [r3, #0]
        __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	461a      	mov	r2, r3
 8007cdc:	4b3e      	ldr	r3, [pc, #248]	; (8007dd8 <HAL_DMA_IRQHandler+0x2b68>)
 8007cde:	429a      	cmp	r2, r3
 8007ce0:	d97e      	bls.n	8007de0 <HAL_DMA_IRQHandler+0x2b70>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a30      	ldr	r2, [pc, #192]	; (8007da8 <HAL_DMA_IRQHandler+0x2b38>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d057      	beq.n	8007d9c <HAL_DMA_IRQHandler+0x2b2c>
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	4a2e      	ldr	r2, [pc, #184]	; (8007dac <HAL_DMA_IRQHandler+0x2b3c>)
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d050      	beq.n	8007d98 <HAL_DMA_IRQHandler+0x2b28>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	4a2d      	ldr	r2, [pc, #180]	; (8007db0 <HAL_DMA_IRQHandler+0x2b40>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d049      	beq.n	8007d94 <HAL_DMA_IRQHandler+0x2b24>
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4a2b      	ldr	r2, [pc, #172]	; (8007db4 <HAL_DMA_IRQHandler+0x2b44>)
 8007d06:	4293      	cmp	r3, r2
 8007d08:	d042      	beq.n	8007d90 <HAL_DMA_IRQHandler+0x2b20>
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	4a2a      	ldr	r2, [pc, #168]	; (8007db8 <HAL_DMA_IRQHandler+0x2b48>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d03a      	beq.n	8007d8a <HAL_DMA_IRQHandler+0x2b1a>
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	4a28      	ldr	r2, [pc, #160]	; (8007dbc <HAL_DMA_IRQHandler+0x2b4c>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d032      	beq.n	8007d84 <HAL_DMA_IRQHandler+0x2b14>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	4a27      	ldr	r2, [pc, #156]	; (8007dc0 <HAL_DMA_IRQHandler+0x2b50>)
 8007d24:	4293      	cmp	r3, r2
 8007d26:	d02a      	beq.n	8007d7e <HAL_DMA_IRQHandler+0x2b0e>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4a25      	ldr	r2, [pc, #148]	; (8007dc4 <HAL_DMA_IRQHandler+0x2b54>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d022      	beq.n	8007d78 <HAL_DMA_IRQHandler+0x2b08>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	4a24      	ldr	r2, [pc, #144]	; (8007dc8 <HAL_DMA_IRQHandler+0x2b58>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d01a      	beq.n	8007d72 <HAL_DMA_IRQHandler+0x2b02>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4a22      	ldr	r2, [pc, #136]	; (8007dcc <HAL_DMA_IRQHandler+0x2b5c>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d012      	beq.n	8007d6c <HAL_DMA_IRQHandler+0x2afc>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4a21      	ldr	r2, [pc, #132]	; (8007dd0 <HAL_DMA_IRQHandler+0x2b60>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d00a      	beq.n	8007d66 <HAL_DMA_IRQHandler+0x2af6>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a1f      	ldr	r2, [pc, #124]	; (8007dd4 <HAL_DMA_IRQHandler+0x2b64>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d102      	bne.n	8007d60 <HAL_DMA_IRQHandler+0x2af0>
 8007d5a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007d5e:	e01e      	b.n	8007d9e <HAL_DMA_IRQHandler+0x2b2e>
 8007d60:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007d64:	e01b      	b.n	8007d9e <HAL_DMA_IRQHandler+0x2b2e>
 8007d66:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007d6a:	e018      	b.n	8007d9e <HAL_DMA_IRQHandler+0x2b2e>
 8007d6c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007d70:	e015      	b.n	8007d9e <HAL_DMA_IRQHandler+0x2b2e>
 8007d72:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007d76:	e012      	b.n	8007d9e <HAL_DMA_IRQHandler+0x2b2e>
 8007d78:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007d7c:	e00f      	b.n	8007d9e <HAL_DMA_IRQHandler+0x2b2e>
 8007d7e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007d82:	e00c      	b.n	8007d9e <HAL_DMA_IRQHandler+0x2b2e>
 8007d84:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007d88:	e009      	b.n	8007d9e <HAL_DMA_IRQHandler+0x2b2e>
 8007d8a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007d8e:	e006      	b.n	8007d9e <HAL_DMA_IRQHandler+0x2b2e>
 8007d90:	2320      	movs	r3, #32
 8007d92:	e004      	b.n	8007d9e <HAL_DMA_IRQHandler+0x2b2e>
 8007d94:	2320      	movs	r3, #32
 8007d96:	e002      	b.n	8007d9e <HAL_DMA_IRQHandler+0x2b2e>
 8007d98:	2320      	movs	r3, #32
 8007d9a:	e000      	b.n	8007d9e <HAL_DMA_IRQHandler+0x2b2e>
 8007d9c:	2320      	movs	r3, #32
 8007d9e:	4a0f      	ldr	r2, [pc, #60]	; (8007ddc <HAL_DMA_IRQHandler+0x2b6c>)
 8007da0:	60d3      	str	r3, [r2, #12]
 8007da2:	e16b      	b.n	800807c <HAL_DMA_IRQHandler+0x2e0c>
 8007da4:	40026000 	.word	0x40026000
 8007da8:	40026010 	.word	0x40026010
 8007dac:	40026410 	.word	0x40026410
 8007db0:	40026070 	.word	0x40026070
 8007db4:	40026470 	.word	0x40026470
 8007db8:	40026028 	.word	0x40026028
 8007dbc:	40026428 	.word	0x40026428
 8007dc0:	40026088 	.word	0x40026088
 8007dc4:	40026488 	.word	0x40026488
 8007dc8:	40026040 	.word	0x40026040
 8007dcc:	40026440 	.word	0x40026440
 8007dd0:	400260a0 	.word	0x400260a0
 8007dd4:	400264a0 	.word	0x400264a0
 8007dd8:	40026458 	.word	0x40026458
 8007ddc:	40026400 	.word	0x40026400
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	461a      	mov	r2, r3
 8007de6:	4b8c      	ldr	r3, [pc, #560]	; (8008018 <HAL_DMA_IRQHandler+0x2da8>)
 8007de8:	429a      	cmp	r2, r3
 8007dea:	d960      	bls.n	8007eae <HAL_DMA_IRQHandler+0x2c3e>
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a8a      	ldr	r2, [pc, #552]	; (800801c <HAL_DMA_IRQHandler+0x2dac>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d057      	beq.n	8007ea6 <HAL_DMA_IRQHandler+0x2c36>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4a89      	ldr	r2, [pc, #548]	; (8008020 <HAL_DMA_IRQHandler+0x2db0>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d050      	beq.n	8007ea2 <HAL_DMA_IRQHandler+0x2c32>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	4a87      	ldr	r2, [pc, #540]	; (8008024 <HAL_DMA_IRQHandler+0x2db4>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d049      	beq.n	8007e9e <HAL_DMA_IRQHandler+0x2c2e>
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	4a86      	ldr	r2, [pc, #536]	; (8008028 <HAL_DMA_IRQHandler+0x2db8>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d042      	beq.n	8007e9a <HAL_DMA_IRQHandler+0x2c2a>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	4a84      	ldr	r2, [pc, #528]	; (800802c <HAL_DMA_IRQHandler+0x2dbc>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d03a      	beq.n	8007e94 <HAL_DMA_IRQHandler+0x2c24>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	4a83      	ldr	r2, [pc, #524]	; (8008030 <HAL_DMA_IRQHandler+0x2dc0>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d032      	beq.n	8007e8e <HAL_DMA_IRQHandler+0x2c1e>
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	4a81      	ldr	r2, [pc, #516]	; (8008034 <HAL_DMA_IRQHandler+0x2dc4>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d02a      	beq.n	8007e88 <HAL_DMA_IRQHandler+0x2c18>
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4a80      	ldr	r2, [pc, #512]	; (8008038 <HAL_DMA_IRQHandler+0x2dc8>)
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d022      	beq.n	8007e82 <HAL_DMA_IRQHandler+0x2c12>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4a7e      	ldr	r2, [pc, #504]	; (800803c <HAL_DMA_IRQHandler+0x2dcc>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d01a      	beq.n	8007e7c <HAL_DMA_IRQHandler+0x2c0c>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a7d      	ldr	r2, [pc, #500]	; (8008040 <HAL_DMA_IRQHandler+0x2dd0>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d012      	beq.n	8007e76 <HAL_DMA_IRQHandler+0x2c06>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a7b      	ldr	r2, [pc, #492]	; (8008044 <HAL_DMA_IRQHandler+0x2dd4>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d00a      	beq.n	8007e70 <HAL_DMA_IRQHandler+0x2c00>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4a7a      	ldr	r2, [pc, #488]	; (8008048 <HAL_DMA_IRQHandler+0x2dd8>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d102      	bne.n	8007e6a <HAL_DMA_IRQHandler+0x2bfa>
 8007e64:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007e68:	e01e      	b.n	8007ea8 <HAL_DMA_IRQHandler+0x2c38>
 8007e6a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007e6e:	e01b      	b.n	8007ea8 <HAL_DMA_IRQHandler+0x2c38>
 8007e70:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007e74:	e018      	b.n	8007ea8 <HAL_DMA_IRQHandler+0x2c38>
 8007e76:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007e7a:	e015      	b.n	8007ea8 <HAL_DMA_IRQHandler+0x2c38>
 8007e7c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007e80:	e012      	b.n	8007ea8 <HAL_DMA_IRQHandler+0x2c38>
 8007e82:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007e86:	e00f      	b.n	8007ea8 <HAL_DMA_IRQHandler+0x2c38>
 8007e88:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007e8c:	e00c      	b.n	8007ea8 <HAL_DMA_IRQHandler+0x2c38>
 8007e8e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007e92:	e009      	b.n	8007ea8 <HAL_DMA_IRQHandler+0x2c38>
 8007e94:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007e98:	e006      	b.n	8007ea8 <HAL_DMA_IRQHandler+0x2c38>
 8007e9a:	2320      	movs	r3, #32
 8007e9c:	e004      	b.n	8007ea8 <HAL_DMA_IRQHandler+0x2c38>
 8007e9e:	2320      	movs	r3, #32
 8007ea0:	e002      	b.n	8007ea8 <HAL_DMA_IRQHandler+0x2c38>
 8007ea2:	2320      	movs	r3, #32
 8007ea4:	e000      	b.n	8007ea8 <HAL_DMA_IRQHandler+0x2c38>
 8007ea6:	2320      	movs	r3, #32
 8007ea8:	4a68      	ldr	r2, [pc, #416]	; (800804c <HAL_DMA_IRQHandler+0x2ddc>)
 8007eaa:	6093      	str	r3, [r2, #8]
 8007eac:	e0e6      	b.n	800807c <HAL_DMA_IRQHandler+0x2e0c>
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	461a      	mov	r2, r3
 8007eb4:	4b66      	ldr	r3, [pc, #408]	; (8008050 <HAL_DMA_IRQHandler+0x2de0>)
 8007eb6:	429a      	cmp	r2, r3
 8007eb8:	d960      	bls.n	8007f7c <HAL_DMA_IRQHandler+0x2d0c>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	4a57      	ldr	r2, [pc, #348]	; (800801c <HAL_DMA_IRQHandler+0x2dac>)
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d057      	beq.n	8007f74 <HAL_DMA_IRQHandler+0x2d04>
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	4a55      	ldr	r2, [pc, #340]	; (8008020 <HAL_DMA_IRQHandler+0x2db0>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d050      	beq.n	8007f70 <HAL_DMA_IRQHandler+0x2d00>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4a54      	ldr	r2, [pc, #336]	; (8008024 <HAL_DMA_IRQHandler+0x2db4>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d049      	beq.n	8007f6c <HAL_DMA_IRQHandler+0x2cfc>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	4a52      	ldr	r2, [pc, #328]	; (8008028 <HAL_DMA_IRQHandler+0x2db8>)
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d042      	beq.n	8007f68 <HAL_DMA_IRQHandler+0x2cf8>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4a51      	ldr	r2, [pc, #324]	; (800802c <HAL_DMA_IRQHandler+0x2dbc>)
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d03a      	beq.n	8007f62 <HAL_DMA_IRQHandler+0x2cf2>
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a4f      	ldr	r2, [pc, #316]	; (8008030 <HAL_DMA_IRQHandler+0x2dc0>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d032      	beq.n	8007f5c <HAL_DMA_IRQHandler+0x2cec>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4a4e      	ldr	r2, [pc, #312]	; (8008034 <HAL_DMA_IRQHandler+0x2dc4>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d02a      	beq.n	8007f56 <HAL_DMA_IRQHandler+0x2ce6>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4a4c      	ldr	r2, [pc, #304]	; (8008038 <HAL_DMA_IRQHandler+0x2dc8>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d022      	beq.n	8007f50 <HAL_DMA_IRQHandler+0x2ce0>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a4b      	ldr	r2, [pc, #300]	; (800803c <HAL_DMA_IRQHandler+0x2dcc>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d01a      	beq.n	8007f4a <HAL_DMA_IRQHandler+0x2cda>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4a49      	ldr	r2, [pc, #292]	; (8008040 <HAL_DMA_IRQHandler+0x2dd0>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d012      	beq.n	8007f44 <HAL_DMA_IRQHandler+0x2cd4>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a48      	ldr	r2, [pc, #288]	; (8008044 <HAL_DMA_IRQHandler+0x2dd4>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d00a      	beq.n	8007f3e <HAL_DMA_IRQHandler+0x2cce>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4a46      	ldr	r2, [pc, #280]	; (8008048 <HAL_DMA_IRQHandler+0x2dd8>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d102      	bne.n	8007f38 <HAL_DMA_IRQHandler+0x2cc8>
 8007f32:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007f36:	e01e      	b.n	8007f76 <HAL_DMA_IRQHandler+0x2d06>
 8007f38:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007f3c:	e01b      	b.n	8007f76 <HAL_DMA_IRQHandler+0x2d06>
 8007f3e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007f42:	e018      	b.n	8007f76 <HAL_DMA_IRQHandler+0x2d06>
 8007f44:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007f48:	e015      	b.n	8007f76 <HAL_DMA_IRQHandler+0x2d06>
 8007f4a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007f4e:	e012      	b.n	8007f76 <HAL_DMA_IRQHandler+0x2d06>
 8007f50:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007f54:	e00f      	b.n	8007f76 <HAL_DMA_IRQHandler+0x2d06>
 8007f56:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007f5a:	e00c      	b.n	8007f76 <HAL_DMA_IRQHandler+0x2d06>
 8007f5c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007f60:	e009      	b.n	8007f76 <HAL_DMA_IRQHandler+0x2d06>
 8007f62:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007f66:	e006      	b.n	8007f76 <HAL_DMA_IRQHandler+0x2d06>
 8007f68:	2320      	movs	r3, #32
 8007f6a:	e004      	b.n	8007f76 <HAL_DMA_IRQHandler+0x2d06>
 8007f6c:	2320      	movs	r3, #32
 8007f6e:	e002      	b.n	8007f76 <HAL_DMA_IRQHandler+0x2d06>
 8007f70:	2320      	movs	r3, #32
 8007f72:	e000      	b.n	8007f76 <HAL_DMA_IRQHandler+0x2d06>
 8007f74:	2320      	movs	r3, #32
 8007f76:	4a37      	ldr	r2, [pc, #220]	; (8008054 <HAL_DMA_IRQHandler+0x2de4>)
 8007f78:	60d3      	str	r3, [r2, #12]
 8007f7a:	e07f      	b.n	800807c <HAL_DMA_IRQHandler+0x2e0c>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	4a26      	ldr	r2, [pc, #152]	; (800801c <HAL_DMA_IRQHandler+0x2dac>)
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d077      	beq.n	8008076 <HAL_DMA_IRQHandler+0x2e06>
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4a25      	ldr	r2, [pc, #148]	; (8008020 <HAL_DMA_IRQHandler+0x2db0>)
 8007f8c:	4293      	cmp	r3, r2
 8007f8e:	d070      	beq.n	8008072 <HAL_DMA_IRQHandler+0x2e02>
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	4a23      	ldr	r2, [pc, #140]	; (8008024 <HAL_DMA_IRQHandler+0x2db4>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d069      	beq.n	800806e <HAL_DMA_IRQHandler+0x2dfe>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4a22      	ldr	r2, [pc, #136]	; (8008028 <HAL_DMA_IRQHandler+0x2db8>)
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	d062      	beq.n	800806a <HAL_DMA_IRQHandler+0x2dfa>
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	4a20      	ldr	r2, [pc, #128]	; (800802c <HAL_DMA_IRQHandler+0x2dbc>)
 8007faa:	4293      	cmp	r3, r2
 8007fac:	d05a      	beq.n	8008064 <HAL_DMA_IRQHandler+0x2df4>
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	4a1f      	ldr	r2, [pc, #124]	; (8008030 <HAL_DMA_IRQHandler+0x2dc0>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d052      	beq.n	800805e <HAL_DMA_IRQHandler+0x2dee>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	4a1d      	ldr	r2, [pc, #116]	; (8008034 <HAL_DMA_IRQHandler+0x2dc4>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d04a      	beq.n	8008058 <HAL_DMA_IRQHandler+0x2de8>
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	4a1c      	ldr	r2, [pc, #112]	; (8008038 <HAL_DMA_IRQHandler+0x2dc8>)
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d022      	beq.n	8008012 <HAL_DMA_IRQHandler+0x2da2>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a1a      	ldr	r2, [pc, #104]	; (800803c <HAL_DMA_IRQHandler+0x2dcc>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d01a      	beq.n	800800c <HAL_DMA_IRQHandler+0x2d9c>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4a19      	ldr	r2, [pc, #100]	; (8008040 <HAL_DMA_IRQHandler+0x2dd0>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d012      	beq.n	8008006 <HAL_DMA_IRQHandler+0x2d96>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4a17      	ldr	r2, [pc, #92]	; (8008044 <HAL_DMA_IRQHandler+0x2dd4>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d00a      	beq.n	8008000 <HAL_DMA_IRQHandler+0x2d90>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4a16      	ldr	r2, [pc, #88]	; (8008048 <HAL_DMA_IRQHandler+0x2dd8>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d102      	bne.n	8007ffa <HAL_DMA_IRQHandler+0x2d8a>
 8007ff4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007ff8:	e03e      	b.n	8008078 <HAL_DMA_IRQHandler+0x2e08>
 8007ffa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007ffe:	e03b      	b.n	8008078 <HAL_DMA_IRQHandler+0x2e08>
 8008000:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008004:	e038      	b.n	8008078 <HAL_DMA_IRQHandler+0x2e08>
 8008006:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800800a:	e035      	b.n	8008078 <HAL_DMA_IRQHandler+0x2e08>
 800800c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008010:	e032      	b.n	8008078 <HAL_DMA_IRQHandler+0x2e08>
 8008012:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008016:	e02f      	b.n	8008078 <HAL_DMA_IRQHandler+0x2e08>
 8008018:	400260b8 	.word	0x400260b8
 800801c:	40026010 	.word	0x40026010
 8008020:	40026410 	.word	0x40026410
 8008024:	40026070 	.word	0x40026070
 8008028:	40026470 	.word	0x40026470
 800802c:	40026028 	.word	0x40026028
 8008030:	40026428 	.word	0x40026428
 8008034:	40026088 	.word	0x40026088
 8008038:	40026488 	.word	0x40026488
 800803c:	40026040 	.word	0x40026040
 8008040:	40026440 	.word	0x40026440
 8008044:	400260a0 	.word	0x400260a0
 8008048:	400264a0 	.word	0x400264a0
 800804c:	40026400 	.word	0x40026400
 8008050:	40026058 	.word	0x40026058
 8008054:	40026000 	.word	0x40026000
 8008058:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800805c:	e00c      	b.n	8008078 <HAL_DMA_IRQHandler+0x2e08>
 800805e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008062:	e009      	b.n	8008078 <HAL_DMA_IRQHandler+0x2e08>
 8008064:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008068:	e006      	b.n	8008078 <HAL_DMA_IRQHandler+0x2e08>
 800806a:	2320      	movs	r3, #32
 800806c:	e004      	b.n	8008078 <HAL_DMA_IRQHandler+0x2e08>
 800806e:	2320      	movs	r3, #32
 8008070:	e002      	b.n	8008078 <HAL_DMA_IRQHandler+0x2e08>
 8008072:	2320      	movs	r3, #32
 8008074:	e000      	b.n	8008078 <HAL_DMA_IRQHandler+0x2e08>
 8008076:	2320      	movs	r3, #32
 8008078:	4a0c      	ldr	r2, [pc, #48]	; (80080ac <HAL_DMA_IRQHandler+0x2e3c>)
 800807a:	6093      	str	r3, [r2, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_NONE;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	64da      	str	r2, [r3, #76]	; 0x4c
        hdma->State = HAL_DMA_STATE_READY_MEM0;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2211      	movs	r2, #17
 8008088:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        __HAL_UNLOCK(hdma);      
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2200      	movs	r2, #0
 8008090:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008098:	2b00      	cmp	r3, #0
 800809a:	d003      	beq.n	80080a4 <HAL_DMA_IRQHandler+0x2e34>
          hdma->XferCpltCallback(hdma);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080a0:	6878      	ldr	r0, [r7, #4]
 80080a2:	4798      	blx	r3
}
 80080a4:	bf00      	nop
 80080a6:	3708      	adds	r7, #8
 80080a8:	46bd      	mov	sp, r7
 80080aa:	bd80      	pop	{r7, pc}
 80080ac:	40026000 	.word	0x40026000

080080b0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80080b0:	b480      	push	{r7}
 80080b2:	b085      	sub	sp, #20
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	60f8      	str	r0, [r7, #12]
 80080b8:	60b9      	str	r1, [r7, #8]
 80080ba:	607a      	str	r2, [r7, #4]
 80080bc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	681a      	ldr	r2, [r3, #0]
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80080cc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	683a      	ldr	r2, [r7, #0]
 80080d4:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	689b      	ldr	r3, [r3, #8]
 80080da:	2b40      	cmp	r3, #64	; 0x40
 80080dc:	d108      	bne.n	80080f0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	687a      	ldr	r2, [r7, #4]
 80080e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	68ba      	ldr	r2, [r7, #8]
 80080ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80080ee:	e007      	b.n	8008100 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	68ba      	ldr	r2, [r7, #8]
 80080f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	687a      	ldr	r2, [r7, #4]
 80080fe:	60da      	str	r2, [r3, #12]
}
 8008100:	bf00      	nop
 8008102:	3714      	adds	r7, #20
 8008104:	46bd      	mov	sp, r7
 8008106:	bc80      	pop	{r7}
 8008108:	4770      	bx	lr

0800810a <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress: The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 800810a:	b580      	push	{r7, lr}
 800810c:	b084      	sub	sp, #16
 800810e:	af00      	add	r7, sp, #0
 8008110:	60f8      	str	r0, [r7, #12]
 8008112:	60b9      	str	r1, [r7, #8]
 8008114:	607a      	str	r2, [r7, #4]
 8008116:	603b      	str	r3, [r7, #0]
  /* Process Locked */
  __HAL_LOCK(hdma);
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800811e:	2b01      	cmp	r3, #1
 8008120:	d101      	bne.n	8008126 <HAL_DMAEx_MultiBufferStart_IT+0x1c>
 8008122:	2302      	movs	r3, #2
 8008124:	e065      	b.n	80081f2 <HAL_DMAEx_MultiBufferStart_IT+0xe8>
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	2201      	movs	r2, #1
 800812a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Current memory buffer used is Memory 0 */
  if((hdma->Instance->CR & DMA_SxCR_CT) == 0)
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008138:	2b00      	cmp	r3, #0
 800813a:	d104      	bne.n	8008146 <HAL_DMAEx_MultiBufferStart_IT+0x3c>
  {
    hdma->State = HAL_DMA_STATE_BUSY_MEM0;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2212      	movs	r2, #18
 8008140:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8008144:	e00a      	b.n	800815c <HAL_DMAEx_MultiBufferStart_IT+0x52>
  }
  /* Current memory buffer used is Memory 1 */
  else if((hdma->Instance->CR & DMA_SxCR_CT) != 0)
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008150:	2b00      	cmp	r3, #0
 8008152:	d003      	beq.n	800815c <HAL_DMAEx_MultiBufferStart_IT+0x52>
  {
    hdma->State = HAL_DMA_STATE_BUSY_MEM1;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	2222      	movs	r2, #34	; 0x22
 8008158:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);  
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	681a      	ldr	r2, [r3, #0]
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f022 0201 	bic.w	r2, r2, #1
 800816a:	601a      	str	r2, [r3, #0]

  /* Enable the Double buffer mode */
  hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	681a      	ldr	r2, [r3, #0]
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800817a:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream destination address */
  hdma->Instance->M1AR = SecondMemAddress;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	683a      	ldr	r2, [r7, #0]
 8008182:	611a      	str	r2, [r3, #16]

  /* Configure the source, destination address and the data length */
  DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 8008184:	69bb      	ldr	r3, [r7, #24]
 8008186:	687a      	ldr	r2, [r7, #4]
 8008188:	68b9      	ldr	r1, [r7, #8]
 800818a:	68f8      	ldr	r0, [r7, #12]
 800818c:	f000 f84e 	bl	800822c <DMA_MultiBufferSetConfig>

  /* Enable the transfer complete interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	681a      	ldr	r2, [r3, #0]
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f042 0210 	orr.w	r2, r2, #16
 800819e:	601a      	str	r2, [r3, #0]

  /* Enable the Half transfer interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	681a      	ldr	r2, [r3, #0]
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f042 0208 	orr.w	r2, r2, #8
 80081ae:	601a      	str	r2, [r3, #0]

  /* Enable the transfer Error interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	681a      	ldr	r2, [r3, #0]
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f042 0204 	orr.w	r2, r2, #4
 80081be:	601a      	str	r2, [r3, #0]

  /* Enable the fifo Error interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_FE);  
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	695a      	ldr	r2, [r3, #20]
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80081ce:	615a      	str	r2, [r3, #20]

  /* Enable the direct mode Error interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_DME); 
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	681a      	ldr	r2, [r3, #0]
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f042 0202 	orr.w	r2, r2, #2
 80081de:	601a      	str	r2, [r3, #0]

  /* Enable the peripheral */
  __HAL_DMA_ENABLE(hdma); 
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	681a      	ldr	r2, [r3, #0]
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f042 0201 	orr.w	r2, r2, #1
 80081ee:	601a      	str	r2, [r3, #0]

  return HAL_OK; 
 80081f0:	2300      	movs	r3, #0
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	3710      	adds	r7, #16
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}

080081fa <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current 
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 80081fa:	b480      	push	{r7}
 80081fc:	b085      	sub	sp, #20
 80081fe:	af00      	add	r7, sp, #0
 8008200:	60f8      	str	r0, [r7, #12]
 8008202:	60b9      	str	r1, [r7, #8]
 8008204:	4613      	mov	r3, r2
 8008206:	71fb      	strb	r3, [r7, #7]
  if(memory == MEMORY0)
 8008208:	79fb      	ldrb	r3, [r7, #7]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d104      	bne.n	8008218 <HAL_DMAEx_ChangeMemory+0x1e>
  {
    /* change the memory0 address */
    hdma->Instance->M0AR = Address;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	68ba      	ldr	r2, [r7, #8]
 8008214:	60da      	str	r2, [r3, #12]
 8008216:	e003      	b.n	8008220 <HAL_DMAEx_ChangeMemory+0x26>
  }
  else
  {
    /* change the memory1 address */
    hdma->Instance->M1AR = Address;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	68ba      	ldr	r2, [r7, #8]
 800821e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008220:	2300      	movs	r3, #0
}
 8008222:	4618      	mov	r0, r3
 8008224:	3714      	adds	r7, #20
 8008226:	46bd      	mov	sp, r7
 8008228:	bc80      	pop	{r7}
 800822a:	4770      	bx	lr

0800822c <DMA_MultiBufferSetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 800822c:	b480      	push	{r7}
 800822e:	b085      	sub	sp, #20
 8008230:	af00      	add	r7, sp, #0
 8008232:	60f8      	str	r0, [r7, #12]
 8008234:	60b9      	str	r1, [r7, #8]
 8008236:	607a      	str	r2, [r7, #4]
 8008238:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	683a      	ldr	r2, [r7, #0]
 8008240:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	689b      	ldr	r3, [r3, #8]
 8008246:	2b40      	cmp	r3, #64	; 0x40
 8008248:	d108      	bne.n	800825c <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	687a      	ldr	r2, [r7, #4]
 8008250:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	68ba      	ldr	r2, [r7, #8]
 8008258:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800825a:	e007      	b.n	800826c <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	68ba      	ldr	r2, [r7, #8]
 8008262:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	687a      	ldr	r2, [r7, #4]
 800826a:	60da      	str	r2, [r3, #12]
}
 800826c:	bf00      	nop
 800826e:	3714      	adds	r7, #20
 8008270:	46bd      	mov	sp, r7
 8008272:	bc80      	pop	{r7}
 8008274:	4770      	bx	lr
	...

08008278 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008278:	b480      	push	{r7}
 800827a:	b089      	sub	sp, #36	; 0x24
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
 8008280:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8008282:	2300      	movs	r3, #0
 8008284:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8008286:	2300      	movs	r3, #0
 8008288:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800828a:	2300      	movs	r3, #0
 800828c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800828e:	2300      	movs	r3, #0
 8008290:	61fb      	str	r3, [r7, #28]
 8008292:	e16f      	b.n	8008574 <HAL_GPIO_Init+0x2fc>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8008294:	2201      	movs	r2, #1
 8008296:	69fb      	ldr	r3, [r7, #28]
 8008298:	fa02 f303 	lsl.w	r3, r2, r3
 800829c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	697a      	ldr	r2, [r7, #20]
 80082a4:	4013      	ands	r3, r2
 80082a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80082a8:	693a      	ldr	r2, [r7, #16]
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	429a      	cmp	r2, r3
 80082ae:	f040 815e 	bne.w	800856e <HAL_GPIO_Init+0x2f6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	685b      	ldr	r3, [r3, #4]
 80082b6:	2b02      	cmp	r3, #2
 80082b8:	d003      	beq.n	80082c2 <HAL_GPIO_Init+0x4a>
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	685b      	ldr	r3, [r3, #4]
 80082be:	2b12      	cmp	r3, #18
 80082c0:	d123      	bne.n	800830a <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80082c2:	69fb      	ldr	r3, [r7, #28]
 80082c4:	08da      	lsrs	r2, r3, #3
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	3208      	adds	r2, #8
 80082ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80082d0:	69fb      	ldr	r3, [r7, #28]
 80082d2:	f003 0307 	and.w	r3, r3, #7
 80082d6:	009b      	lsls	r3, r3, #2
 80082d8:	220f      	movs	r2, #15
 80082da:	fa02 f303 	lsl.w	r3, r2, r3
 80082de:	43db      	mvns	r3, r3
 80082e0:	69ba      	ldr	r2, [r7, #24]
 80082e2:	4013      	ands	r3, r2
 80082e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	691a      	ldr	r2, [r3, #16]
 80082ea:	69fb      	ldr	r3, [r7, #28]
 80082ec:	f003 0307 	and.w	r3, r3, #7
 80082f0:	009b      	lsls	r3, r3, #2
 80082f2:	fa02 f303 	lsl.w	r3, r2, r3
 80082f6:	69ba      	ldr	r2, [r7, #24]
 80082f8:	4313      	orrs	r3, r2
 80082fa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80082fc:	69fb      	ldr	r3, [r7, #28]
 80082fe:	08da      	lsrs	r2, r3, #3
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	3208      	adds	r2, #8
 8008304:	69b9      	ldr	r1, [r7, #24]
 8008306:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8008310:	69fb      	ldr	r3, [r7, #28]
 8008312:	005b      	lsls	r3, r3, #1
 8008314:	2203      	movs	r2, #3
 8008316:	fa02 f303 	lsl.w	r3, r2, r3
 800831a:	43db      	mvns	r3, r3
 800831c:	69ba      	ldr	r2, [r7, #24]
 800831e:	4013      	ands	r3, r2
 8008320:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	685b      	ldr	r3, [r3, #4]
 8008326:	f003 0203 	and.w	r2, r3, #3
 800832a:	69fb      	ldr	r3, [r7, #28]
 800832c:	005b      	lsls	r3, r3, #1
 800832e:	fa02 f303 	lsl.w	r3, r2, r3
 8008332:	69ba      	ldr	r2, [r7, #24]
 8008334:	4313      	orrs	r3, r2
 8008336:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	69ba      	ldr	r2, [r7, #24]
 800833c:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	685b      	ldr	r3, [r3, #4]
 8008342:	2b01      	cmp	r3, #1
 8008344:	d00b      	beq.n	800835e <HAL_GPIO_Init+0xe6>
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	685b      	ldr	r3, [r3, #4]
 800834a:	2b02      	cmp	r3, #2
 800834c:	d007      	beq.n	800835e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008352:	2b11      	cmp	r3, #17
 8008354:	d003      	beq.n	800835e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	685b      	ldr	r3, [r3, #4]
 800835a:	2b12      	cmp	r3, #18
 800835c:	d130      	bne.n	80083c0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	689b      	ldr	r3, [r3, #8]
 8008362:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8008364:	69fb      	ldr	r3, [r7, #28]
 8008366:	005b      	lsls	r3, r3, #1
 8008368:	2203      	movs	r2, #3
 800836a:	fa02 f303 	lsl.w	r3, r2, r3
 800836e:	43db      	mvns	r3, r3
 8008370:	69ba      	ldr	r2, [r7, #24]
 8008372:	4013      	ands	r3, r2
 8008374:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	68da      	ldr	r2, [r3, #12]
 800837a:	69fb      	ldr	r3, [r7, #28]
 800837c:	005b      	lsls	r3, r3, #1
 800837e:	fa02 f303 	lsl.w	r3, r2, r3
 8008382:	69ba      	ldr	r2, [r7, #24]
 8008384:	4313      	orrs	r3, r2
 8008386:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	69ba      	ldr	r2, [r7, #24]
 800838c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	685b      	ldr	r3, [r3, #4]
 8008392:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008394:	2201      	movs	r2, #1
 8008396:	69fb      	ldr	r3, [r7, #28]
 8008398:	fa02 f303 	lsl.w	r3, r2, r3
 800839c:	43db      	mvns	r3, r3
 800839e:	69ba      	ldr	r2, [r7, #24]
 80083a0:	4013      	ands	r3, r2
 80083a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	685b      	ldr	r3, [r3, #4]
 80083a8:	091b      	lsrs	r3, r3, #4
 80083aa:	f003 0201 	and.w	r2, r3, #1
 80083ae:	69fb      	ldr	r3, [r7, #28]
 80083b0:	fa02 f303 	lsl.w	r3, r2, r3
 80083b4:	69ba      	ldr	r2, [r7, #24]
 80083b6:	4313      	orrs	r3, r2
 80083b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	69ba      	ldr	r2, [r7, #24]
 80083be:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	68db      	ldr	r3, [r3, #12]
 80083c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80083c6:	69fb      	ldr	r3, [r7, #28]
 80083c8:	005b      	lsls	r3, r3, #1
 80083ca:	2203      	movs	r2, #3
 80083cc:	fa02 f303 	lsl.w	r3, r2, r3
 80083d0:	43db      	mvns	r3, r3
 80083d2:	69ba      	ldr	r2, [r7, #24]
 80083d4:	4013      	ands	r3, r2
 80083d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	689a      	ldr	r2, [r3, #8]
 80083dc:	69fb      	ldr	r3, [r7, #28]
 80083de:	005b      	lsls	r3, r3, #1
 80083e0:	fa02 f303 	lsl.w	r3, r2, r3
 80083e4:	69ba      	ldr	r2, [r7, #24]
 80083e6:	4313      	orrs	r3, r2
 80083e8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	69ba      	ldr	r2, [r7, #24]
 80083ee:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	f000 80b8 	beq.w	800856e <HAL_GPIO_Init+0x2f6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80083fe:	4b62      	ldr	r3, [pc, #392]	; (8008588 <HAL_GPIO_Init+0x310>)
 8008400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008402:	4a61      	ldr	r2, [pc, #388]	; (8008588 <HAL_GPIO_Init+0x310>)
 8008404:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008408:	6453      	str	r3, [r2, #68]	; 0x44
 800840a:	4b5f      	ldr	r3, [pc, #380]	; (8008588 <HAL_GPIO_Init+0x310>)
 800840c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800840e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008412:	60fb      	str	r3, [r7, #12]
 8008414:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8008416:	4a5d      	ldr	r2, [pc, #372]	; (800858c <HAL_GPIO_Init+0x314>)
 8008418:	69fb      	ldr	r3, [r7, #28]
 800841a:	089b      	lsrs	r3, r3, #2
 800841c:	3302      	adds	r3, #2
 800841e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008422:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8008424:	69fb      	ldr	r3, [r7, #28]
 8008426:	f003 0303 	and.w	r3, r3, #3
 800842a:	009b      	lsls	r3, r3, #2
 800842c:	220f      	movs	r2, #15
 800842e:	fa02 f303 	lsl.w	r3, r2, r3
 8008432:	43db      	mvns	r3, r3
 8008434:	69ba      	ldr	r2, [r7, #24]
 8008436:	4013      	ands	r3, r2
 8008438:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	4a54      	ldr	r2, [pc, #336]	; (8008590 <HAL_GPIO_Init+0x318>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d031      	beq.n	80084a6 <HAL_GPIO_Init+0x22e>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	4a53      	ldr	r2, [pc, #332]	; (8008594 <HAL_GPIO_Init+0x31c>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d02b      	beq.n	80084a2 <HAL_GPIO_Init+0x22a>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	4a52      	ldr	r2, [pc, #328]	; (8008598 <HAL_GPIO_Init+0x320>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d025      	beq.n	800849e <HAL_GPIO_Init+0x226>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	4a51      	ldr	r2, [pc, #324]	; (800859c <HAL_GPIO_Init+0x324>)
 8008456:	4293      	cmp	r3, r2
 8008458:	d01f      	beq.n	800849a <HAL_GPIO_Init+0x222>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	4a50      	ldr	r2, [pc, #320]	; (80085a0 <HAL_GPIO_Init+0x328>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d019      	beq.n	8008496 <HAL_GPIO_Init+0x21e>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	4a4f      	ldr	r2, [pc, #316]	; (80085a4 <HAL_GPIO_Init+0x32c>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d013      	beq.n	8008492 <HAL_GPIO_Init+0x21a>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	4a4e      	ldr	r2, [pc, #312]	; (80085a8 <HAL_GPIO_Init+0x330>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d00d      	beq.n	800848e <HAL_GPIO_Init+0x216>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	4a4d      	ldr	r2, [pc, #308]	; (80085ac <HAL_GPIO_Init+0x334>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d007      	beq.n	800848a <HAL_GPIO_Init+0x212>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	4a4c      	ldr	r2, [pc, #304]	; (80085b0 <HAL_GPIO_Init+0x338>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d101      	bne.n	8008486 <HAL_GPIO_Init+0x20e>
 8008482:	2308      	movs	r3, #8
 8008484:	e010      	b.n	80084a8 <HAL_GPIO_Init+0x230>
 8008486:	2309      	movs	r3, #9
 8008488:	e00e      	b.n	80084a8 <HAL_GPIO_Init+0x230>
 800848a:	2307      	movs	r3, #7
 800848c:	e00c      	b.n	80084a8 <HAL_GPIO_Init+0x230>
 800848e:	2306      	movs	r3, #6
 8008490:	e00a      	b.n	80084a8 <HAL_GPIO_Init+0x230>
 8008492:	2305      	movs	r3, #5
 8008494:	e008      	b.n	80084a8 <HAL_GPIO_Init+0x230>
 8008496:	2304      	movs	r3, #4
 8008498:	e006      	b.n	80084a8 <HAL_GPIO_Init+0x230>
 800849a:	2303      	movs	r3, #3
 800849c:	e004      	b.n	80084a8 <HAL_GPIO_Init+0x230>
 800849e:	2302      	movs	r3, #2
 80084a0:	e002      	b.n	80084a8 <HAL_GPIO_Init+0x230>
 80084a2:	2301      	movs	r3, #1
 80084a4:	e000      	b.n	80084a8 <HAL_GPIO_Init+0x230>
 80084a6:	2300      	movs	r3, #0
 80084a8:	69fa      	ldr	r2, [r7, #28]
 80084aa:	f002 0203 	and.w	r2, r2, #3
 80084ae:	0092      	lsls	r2, r2, #2
 80084b0:	4093      	lsls	r3, r2
 80084b2:	69ba      	ldr	r2, [r7, #24]
 80084b4:	4313      	orrs	r3, r2
 80084b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80084b8:	4934      	ldr	r1, [pc, #208]	; (800858c <HAL_GPIO_Init+0x314>)
 80084ba:	69fb      	ldr	r3, [r7, #28]
 80084bc:	089b      	lsrs	r3, r3, #2
 80084be:	3302      	adds	r3, #2
 80084c0:	69ba      	ldr	r2, [r7, #24]
 80084c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80084c6:	4b3b      	ldr	r3, [pc, #236]	; (80085b4 <HAL_GPIO_Init+0x33c>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80084cc:	693b      	ldr	r3, [r7, #16]
 80084ce:	43db      	mvns	r3, r3
 80084d0:	69ba      	ldr	r2, [r7, #24]
 80084d2:	4013      	ands	r3, r2
 80084d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	685b      	ldr	r3, [r3, #4]
 80084da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d003      	beq.n	80084ea <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80084e2:	69ba      	ldr	r2, [r7, #24]
 80084e4:	693b      	ldr	r3, [r7, #16]
 80084e6:	4313      	orrs	r3, r2
 80084e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80084ea:	4a32      	ldr	r2, [pc, #200]	; (80085b4 <HAL_GPIO_Init+0x33c>)
 80084ec:	69bb      	ldr	r3, [r7, #24]
 80084ee:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80084f0:	4b30      	ldr	r3, [pc, #192]	; (80085b4 <HAL_GPIO_Init+0x33c>)
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	43db      	mvns	r3, r3
 80084fa:	69ba      	ldr	r2, [r7, #24]
 80084fc:	4013      	ands	r3, r2
 80084fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	685b      	ldr	r3, [r3, #4]
 8008504:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008508:	2b00      	cmp	r3, #0
 800850a:	d003      	beq.n	8008514 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800850c:	69ba      	ldr	r2, [r7, #24]
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	4313      	orrs	r3, r2
 8008512:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008514:	4a27      	ldr	r2, [pc, #156]	; (80085b4 <HAL_GPIO_Init+0x33c>)
 8008516:	69bb      	ldr	r3, [r7, #24]
 8008518:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800851a:	4b26      	ldr	r3, [pc, #152]	; (80085b4 <HAL_GPIO_Init+0x33c>)
 800851c:	689b      	ldr	r3, [r3, #8]
 800851e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008520:	693b      	ldr	r3, [r7, #16]
 8008522:	43db      	mvns	r3, r3
 8008524:	69ba      	ldr	r2, [r7, #24]
 8008526:	4013      	ands	r3, r2
 8008528:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	685b      	ldr	r3, [r3, #4]
 800852e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008532:	2b00      	cmp	r3, #0
 8008534:	d003      	beq.n	800853e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8008536:	69ba      	ldr	r2, [r7, #24]
 8008538:	693b      	ldr	r3, [r7, #16]
 800853a:	4313      	orrs	r3, r2
 800853c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800853e:	4a1d      	ldr	r2, [pc, #116]	; (80085b4 <HAL_GPIO_Init+0x33c>)
 8008540:	69bb      	ldr	r3, [r7, #24]
 8008542:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008544:	4b1b      	ldr	r3, [pc, #108]	; (80085b4 <HAL_GPIO_Init+0x33c>)
 8008546:	68db      	ldr	r3, [r3, #12]
 8008548:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800854a:	693b      	ldr	r3, [r7, #16]
 800854c:	43db      	mvns	r3, r3
 800854e:	69ba      	ldr	r2, [r7, #24]
 8008550:	4013      	ands	r3, r2
 8008552:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	685b      	ldr	r3, [r3, #4]
 8008558:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800855c:	2b00      	cmp	r3, #0
 800855e:	d003      	beq.n	8008568 <HAL_GPIO_Init+0x2f0>
        {
          temp |= iocurrent;
 8008560:	69ba      	ldr	r2, [r7, #24]
 8008562:	693b      	ldr	r3, [r7, #16]
 8008564:	4313      	orrs	r3, r2
 8008566:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008568:	4a12      	ldr	r2, [pc, #72]	; (80085b4 <HAL_GPIO_Init+0x33c>)
 800856a:	69bb      	ldr	r3, [r7, #24]
 800856c:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800856e:	69fb      	ldr	r3, [r7, #28]
 8008570:	3301      	adds	r3, #1
 8008572:	61fb      	str	r3, [r7, #28]
 8008574:	69fb      	ldr	r3, [r7, #28]
 8008576:	2b0f      	cmp	r3, #15
 8008578:	f67f ae8c 	bls.w	8008294 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800857c:	bf00      	nop
 800857e:	bf00      	nop
 8008580:	3724      	adds	r7, #36	; 0x24
 8008582:	46bd      	mov	sp, r7
 8008584:	bc80      	pop	{r7}
 8008586:	4770      	bx	lr
 8008588:	40023800 	.word	0x40023800
 800858c:	40013800 	.word	0x40013800
 8008590:	40020000 	.word	0x40020000
 8008594:	40020400 	.word	0x40020400
 8008598:	40020800 	.word	0x40020800
 800859c:	40020c00 	.word	0x40020c00
 80085a0:	40021000 	.word	0x40021000
 80085a4:	40021400 	.word	0x40021400
 80085a8:	40021800 	.word	0x40021800
 80085ac:	40021c00 	.word	0x40021c00
 80085b0:	40022000 	.word	0x40022000
 80085b4:	40013c00 	.word	0x40013c00

080085b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80085b8:	b480      	push	{r7}
 80085ba:	b083      	sub	sp, #12
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
 80085c0:	460b      	mov	r3, r1
 80085c2:	807b      	strh	r3, [r7, #2]
 80085c4:	4613      	mov	r3, r2
 80085c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80085c8:	787b      	ldrb	r3, [r7, #1]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d003      	beq.n	80085d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80085ce:	887a      	ldrh	r2, [r7, #2]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80085d4:	e003      	b.n	80085de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80085d6:	887b      	ldrh	r3, [r7, #2]
 80085d8:	041a      	lsls	r2, r3, #16
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	619a      	str	r2, [r3, #24]
}
 80085de:	bf00      	nop
 80085e0:	370c      	adds	r7, #12
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bc80      	pop	{r7}
 80085e6:	4770      	bx	lr

080085e8 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80085e8:	b480      	push	{r7}
 80085ea:	b083      	sub	sp, #12
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
 80085f0:	460b      	mov	r3, r1
 80085f2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	695a      	ldr	r2, [r3, #20]
 80085f8:	887b      	ldrh	r3, [r7, #2]
 80085fa:	405a      	eors	r2, r3
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	615a      	str	r2, [r3, #20]
}
 8008600:	bf00      	nop
 8008602:	370c      	adds	r7, #12
 8008604:	46bd      	mov	sp, r7
 8008606:	bc80      	pop	{r7}
 8008608:	4770      	bx	lr
	...

0800860c <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b084      	sub	sp, #16
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0;
 8008614:	2300      	movs	r3, #0
 8008616:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0;
 8008618:	2300      	movs	r3, #0
 800861a:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d101      	bne.n	8008626 <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8008622:	2301      	movs	r3, #1
 8008624:	e0c2      	b.n	80087ac <HAL_I2C_Init+0x1a0>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800862c:	b2db      	uxtb	r3, r3
 800862e:	2b00      	cmp	r3, #0
 8008630:	d106      	bne.n	8008640 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2200      	movs	r2, #0
 8008636:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f000 f8e8 	bl	8008810 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2202      	movs	r2, #2
 8008644:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	681a      	ldr	r2, [r3, #0]
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f022 0201 	bic.w	r2, r2, #1
 8008656:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008658:	f000 fffe 	bl	8009658 <HAL_RCC_GetPCLK1Freq>
 800865c:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	4a54      	ldr	r2, [pc, #336]	; (80087b4 <HAL_I2C_Init+0x1a8>)
 8008662:	fba2 2303 	umull	r2, r3, r2, r3
 8008666:	0c9b      	lsrs	r3, r3, #18
 8008668:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	68fa      	ldr	r2, [r7, #12]
 8008670:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	4a50      	ldr	r2, [pc, #320]	; (80087b8 <HAL_I2C_Init+0x1ac>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d802      	bhi.n	8008682 <HAL_I2C_Init+0x76>
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	3301      	adds	r3, #1
 8008680:	e009      	b.n	8008696 <HAL_I2C_Init+0x8a>
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008688:	fb02 f303 	mul.w	r3, r2, r3
 800868c:	4a4b      	ldr	r2, [pc, #300]	; (80087bc <HAL_I2C_Init+0x1b0>)
 800868e:	fba2 2303 	umull	r2, r3, r2, r3
 8008692:	099b      	lsrs	r3, r3, #6
 8008694:	3301      	adds	r3, #1
 8008696:	687a      	ldr	r2, [r7, #4]
 8008698:	6812      	ldr	r2, [r2, #0]
 800869a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	685b      	ldr	r3, [r3, #4]
 80086a0:	4a45      	ldr	r2, [pc, #276]	; (80087b8 <HAL_I2C_Init+0x1ac>)
 80086a2:	4293      	cmp	r3, r2
 80086a4:	d813      	bhi.n	80086ce <HAL_I2C_Init+0xc2>
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	685b      	ldr	r3, [r3, #4]
 80086aa:	005b      	lsls	r3, r3, #1
 80086ac:	68ba      	ldr	r2, [r7, #8]
 80086ae:	fbb2 f2f3 	udiv	r2, r2, r3
 80086b2:	f640 73fc 	movw	r3, #4092	; 0xffc
 80086b6:	4013      	ands	r3, r2
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d006      	beq.n	80086ca <HAL_I2C_Init+0xbe>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	685b      	ldr	r3, [r3, #4]
 80086c0:	005b      	lsls	r3, r3, #1
 80086c2:	68ba      	ldr	r2, [r7, #8]
 80086c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80086c8:	e045      	b.n	8008756 <HAL_I2C_Init+0x14a>
 80086ca:	2304      	movs	r3, #4
 80086cc:	e043      	b.n	8008756 <HAL_I2C_Init+0x14a>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	689b      	ldr	r3, [r3, #8]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d10f      	bne.n	80086f6 <HAL_I2C_Init+0xea>
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	685a      	ldr	r2, [r3, #4]
 80086da:	4613      	mov	r3, r2
 80086dc:	005b      	lsls	r3, r3, #1
 80086de:	4413      	add	r3, r2
 80086e0:	68ba      	ldr	r2, [r7, #8]
 80086e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80086e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	bf0c      	ite	eq
 80086ee:	2301      	moveq	r3, #1
 80086f0:	2300      	movne	r3, #0
 80086f2:	b2db      	uxtb	r3, r3
 80086f4:	e010      	b.n	8008718 <HAL_I2C_Init+0x10c>
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	685a      	ldr	r2, [r3, #4]
 80086fa:	4613      	mov	r3, r2
 80086fc:	009b      	lsls	r3, r3, #2
 80086fe:	4413      	add	r3, r2
 8008700:	009a      	lsls	r2, r3, #2
 8008702:	4413      	add	r3, r2
 8008704:	68ba      	ldr	r2, [r7, #8]
 8008706:	fbb2 f3f3 	udiv	r3, r2, r3
 800870a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800870e:	2b00      	cmp	r3, #0
 8008710:	bf0c      	ite	eq
 8008712:	2301      	moveq	r3, #1
 8008714:	2300      	movne	r3, #0
 8008716:	b2db      	uxtb	r3, r3
 8008718:	2b00      	cmp	r3, #0
 800871a:	d001      	beq.n	8008720 <HAL_I2C_Init+0x114>
 800871c:	2301      	movs	r3, #1
 800871e:	e01a      	b.n	8008756 <HAL_I2C_Init+0x14a>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	689b      	ldr	r3, [r3, #8]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d10a      	bne.n	800873e <HAL_I2C_Init+0x132>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	685a      	ldr	r2, [r3, #4]
 800872c:	4613      	mov	r3, r2
 800872e:	005b      	lsls	r3, r3, #1
 8008730:	4413      	add	r3, r2
 8008732:	68ba      	ldr	r2, [r7, #8]
 8008734:	fbb2 f3f3 	udiv	r3, r2, r3
 8008738:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800873c:	e00b      	b.n	8008756 <HAL_I2C_Init+0x14a>
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	685a      	ldr	r2, [r3, #4]
 8008742:	4613      	mov	r3, r2
 8008744:	009b      	lsls	r3, r3, #2
 8008746:	4413      	add	r3, r2
 8008748:	009a      	lsls	r2, r3, #2
 800874a:	4413      	add	r3, r2
 800874c:	68ba      	ldr	r2, [r7, #8]
 800874e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008752:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008756:	687a      	ldr	r2, [r7, #4]
 8008758:	6812      	ldr	r2, [r2, #0]
 800875a:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	69d9      	ldr	r1, [r3, #28]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6a1a      	ldr	r2, [r3, #32]
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	430a      	orrs	r2, r1
 800876a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	6919      	ldr	r1, [r3, #16]
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	68da      	ldr	r2, [r3, #12]
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	430a      	orrs	r2, r1
 800877a:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6959      	ldr	r1, [r3, #20]
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	699a      	ldr	r2, [r3, #24]
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	430a      	orrs	r2, r1
 800878a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	681a      	ldr	r2, [r3, #0]
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f042 0201 	orr.w	r2, r2, #1
 800879a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2200      	movs	r2, #0
 80087a0:	639a      	str	r2, [r3, #56]	; 0x38
  hi2c->State = HAL_I2C_STATE_READY;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2201      	movs	r2, #1
 80087a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80087aa:	2300      	movs	r3, #0
}
 80087ac:	4618      	mov	r0, r3
 80087ae:	3710      	adds	r7, #16
 80087b0:	46bd      	mov	sp, r7
 80087b2:	bd80      	pop	{r7, pc}
 80087b4:	431bde83 	.word	0x431bde83
 80087b8:	000186a0 	.word	0x000186a0
 80087bc:	10624dd3 	.word	0x10624dd3

080087c0 <HAL_I2C_DeInit>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b082      	sub	sp, #8
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d101      	bne.n	80087d2 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80087ce:	2301      	movs	r3, #1
 80087d0:	e01a      	b.n	8008808 <HAL_I2C_DeInit+0x48>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2202      	movs	r2, #2
 80087d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	681a      	ldr	r2, [r3, #0]
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f022 0201 	bic.w	r2, r2, #1
 80087e8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f000 f819 	bl	8008822 <HAL_I2C_MspDeInit>

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2200      	movs	r2, #0
 80087f4:	639a      	str	r2, [r3, #56]	; 0x38

  hi2c->State = HAL_I2C_STATE_RESET;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2200      	movs	r2, #0
 80087fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2200      	movs	r2, #0
 8008802:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8008806:	2300      	movs	r3, #0
}
 8008808:	4618      	mov	r0, r3
 800880a:	3708      	adds	r7, #8
 800880c:	46bd      	mov	sp, r7
 800880e:	bd80      	pop	{r7, pc}

08008810 <HAL_I2C_MspInit>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
 __weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8008810:	b480      	push	{r7}
 8008812:	b083      	sub	sp, #12
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8008818:	bf00      	nop
 800881a:	370c      	adds	r7, #12
 800881c:	46bd      	mov	sp, r7
 800881e:	bc80      	pop	{r7}
 8008820:	4770      	bx	lr

08008822 <HAL_I2C_MspDeInit>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
 __weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8008822:	b480      	push	{r7}
 8008824:	b083      	sub	sp, #12
 8008826:	af00      	add	r7, sp, #0
 8008828:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 800882a:	bf00      	nop
 800882c:	370c      	adds	r7, #12
 800882e:	46bd      	mov	sp, r7
 8008830:	bc80      	pop	{r7}
 8008832:	4770      	bx	lr

08008834 <HAL_I2C_Mem_Write>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b086      	sub	sp, #24
 8008838:	af02      	add	r7, sp, #8
 800883a:	60f8      	str	r0, [r7, #12]
 800883c:	4608      	mov	r0, r1
 800883e:	4611      	mov	r1, r2
 8008840:	461a      	mov	r2, r3
 8008842:	4603      	mov	r3, r0
 8008844:	817b      	strh	r3, [r7, #10]
 8008846:	460b      	mov	r3, r1
 8008848:	813b      	strh	r3, [r7, #8]
 800884a:	4613      	mov	r3, r2
 800884c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008854:	b2db      	uxtb	r3, r3
 8008856:	2b01      	cmp	r3, #1
 8008858:	f040 8092 	bne.w	8008980 <HAL_I2C_Mem_Write+0x14c>
  {
    if((pData == NULL) || (Size == 0))
 800885c:	69bb      	ldr	r3, [r7, #24]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d002      	beq.n	8008868 <HAL_I2C_Mem_Write+0x34>
 8008862:	8bbb      	ldrh	r3, [r7, #28]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d101      	bne.n	800886c <HAL_I2C_Mem_Write+0x38>
    {
      return  HAL_ERROR;
 8008868:	2301      	movs	r3, #1
 800886a:	e08a      	b.n	8008982 <HAL_I2C_Mem_Write+0x14e>
    }

    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG) != HAL_OK)
 800886c:	230a      	movs	r3, #10
 800886e:	2201      	movs	r2, #1
 8008870:	4946      	ldr	r1, [pc, #280]	; (800898c <HAL_I2C_Mem_Write+0x158>)
 8008872:	68f8      	ldr	r0, [r7, #12]
 8008874:	f000 f904 	bl	8008a80 <I2C_WaitOnFlagUntilTimeout>
 8008878:	4603      	mov	r3, r0
 800887a:	2b00      	cmp	r3, #0
 800887c:	d001      	beq.n	8008882 <HAL_I2C_Mem_Write+0x4e>
    {
      return HAL_BUSY;
 800887e:	2302      	movs	r3, #2
 8008880:	e07f      	b.n	8008982 <HAL_I2C_Mem_Write+0x14e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008888:	2b01      	cmp	r3, #1
 800888a:	d101      	bne.n	8008890 <HAL_I2C_Mem_Write+0x5c>
 800888c:	2302      	movs	r3, #2
 800888e:	e078      	b.n	8008982 <HAL_I2C_Mem_Write+0x14e>
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	2201      	movs	r2, #1
 8008894:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	681a      	ldr	r2, [r3, #0]
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80088a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_MEM_BUSY_TX;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2232      	movs	r2, #50	; 0x32
 80088ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	2200      	movs	r2, #0
 80088b4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 80088b6:	88f8      	ldrh	r0, [r7, #6]
 80088b8:	893a      	ldrh	r2, [r7, #8]
 80088ba:	8979      	ldrh	r1, [r7, #10]
 80088bc:	6a3b      	ldr	r3, [r7, #32]
 80088be:	9300      	str	r3, [sp, #0]
 80088c0:	4603      	mov	r3, r0
 80088c2:	68f8      	ldr	r0, [r7, #12]
 80088c4:	f000 f866 	bl	8008994 <I2C_RequestMemoryWrite>
 80088c8:	4603      	mov	r3, r0
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d038      	beq.n	8008940 <HAL_I2C_Mem_Write+0x10c>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088d2:	2b04      	cmp	r3, #4
 80088d4:	d105      	bne.n	80088e2 <HAL_I2C_Mem_Write+0xae>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	2200      	movs	r2, #0
 80088da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 80088de:	2301      	movs	r3, #1
 80088e0:	e04f      	b.n	8008982 <HAL_I2C_Mem_Write+0x14e>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	2200      	movs	r2, #0
 80088e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_TIMEOUT;
 80088ea:	2303      	movs	r3, #3
 80088ec:	e049      	b.n	8008982 <HAL_I2C_Mem_Write+0x14e>
    }

    while(Size > 0)
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout) != HAL_OK)
 80088ee:	6a3b      	ldr	r3, [r7, #32]
 80088f0:	2200      	movs	r2, #0
 80088f2:	4927      	ldr	r1, [pc, #156]	; (8008990 <HAL_I2C_Mem_Write+0x15c>)
 80088f4:	68f8      	ldr	r0, [r7, #12]
 80088f6:	f000 f8c3 	bl	8008a80 <I2C_WaitOnFlagUntilTimeout>
 80088fa:	4603      	mov	r3, r0
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d001      	beq.n	8008904 <HAL_I2C_Mem_Write+0xd0>
      {
        return HAL_TIMEOUT;
 8008900:	2303      	movs	r3, #3
 8008902:	e03e      	b.n	8008982 <HAL_I2C_Mem_Write+0x14e>
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*pData++);
 8008904:	69bb      	ldr	r3, [r7, #24]
 8008906:	1c5a      	adds	r2, r3, #1
 8008908:	61ba      	str	r2, [r7, #24]
 800890a:	781a      	ldrb	r2, [r3, #0]
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	611a      	str	r2, [r3, #16]
      Size--;
 8008912:	8bbb      	ldrh	r3, [r7, #28]
 8008914:	3b01      	subs	r3, #1
 8008916:	83bb      	strh	r3, [r7, #28]

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0))
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	695b      	ldr	r3, [r3, #20]
 800891e:	f003 0304 	and.w	r3, r3, #4
 8008922:	2b04      	cmp	r3, #4
 8008924:	d10c      	bne.n	8008940 <HAL_I2C_Mem_Write+0x10c>
 8008926:	8bbb      	ldrh	r3, [r7, #28]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d009      	beq.n	8008940 <HAL_I2C_Mem_Write+0x10c>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*pData++);
 800892c:	69bb      	ldr	r3, [r7, #24]
 800892e:	1c5a      	adds	r2, r3, #1
 8008930:	61ba      	str	r2, [r7, #24]
 8008932:	781a      	ldrb	r2, [r3, #0]
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	611a      	str	r2, [r3, #16]
        Size--;
 800893a:	8bbb      	ldrh	r3, [r7, #28]
 800893c:	3b01      	subs	r3, #1
 800893e:	83bb      	strh	r3, [r7, #28]
    while(Size > 0)
 8008940:	8bbb      	ldrh	r3, [r7, #28]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d1d3      	bne.n	80088ee <HAL_I2C_Mem_Write+0xba>
      }
    }

    /* Wait until TXE flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8008946:	6a3b      	ldr	r3, [r7, #32]
 8008948:	2200      	movs	r2, #0
 800894a:	4911      	ldr	r1, [pc, #68]	; (8008990 <HAL_I2C_Mem_Write+0x15c>)
 800894c:	68f8      	ldr	r0, [r7, #12]
 800894e:	f000 f897 	bl	8008a80 <I2C_WaitOnFlagUntilTimeout>
 8008952:	4603      	mov	r3, r0
 8008954:	2b00      	cmp	r3, #0
 8008956:	d001      	beq.n	800895c <HAL_I2C_Mem_Write+0x128>
    {
      return HAL_TIMEOUT;
 8008958:	2303      	movs	r3, #3
 800895a:	e012      	b.n	8008982 <HAL_I2C_Mem_Write+0x14e>
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	681a      	ldr	r2, [r3, #0]
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800896a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	2201      	movs	r2, #1
 8008970:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	2200      	movs	r2, #0
 8008978:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 800897c:	2300      	movs	r3, #0
 800897e:	e000      	b.n	8008982 <HAL_I2C_Mem_Write+0x14e>
  }
  else
  {
    return HAL_BUSY;
 8008980:	2302      	movs	r3, #2
  }
}
 8008982:	4618      	mov	r0, r3
 8008984:	3710      	adds	r7, #16
 8008986:	46bd      	mov	sp, r7
 8008988:	bd80      	pop	{r7, pc}
 800898a:	bf00      	nop
 800898c:	00100002 	.word	0x00100002
 8008990:	00010080 	.word	0x00010080

08008994 <I2C_RequestMemoryWrite>:
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b086      	sub	sp, #24
 8008998:	af00      	add	r7, sp, #0
 800899a:	60f8      	str	r0, [r7, #12]
 800899c:	4608      	mov	r0, r1
 800899e:	4611      	mov	r1, r2
 80089a0:	461a      	mov	r2, r3
 80089a2:	4603      	mov	r3, r0
 80089a4:	817b      	strh	r3, [r7, #10]
 80089a6:	460b      	mov	r3, r1
 80089a8:	813b      	strh	r3, [r7, #8]
 80089aa:	4613      	mov	r3, r2
 80089ac:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	681a      	ldr	r2, [r3, #0]
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80089bc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 80089be:	6a3b      	ldr	r3, [r7, #32]
 80089c0:	2200      	movs	r2, #0
 80089c2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80089c6:	68f8      	ldr	r0, [r7, #12]
 80089c8:	f000 f85a 	bl	8008a80 <I2C_WaitOnFlagUntilTimeout>
 80089cc:	4603      	mov	r3, r0
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d001      	beq.n	80089d6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_TIMEOUT;
 80089d2:	2303      	movs	r3, #3
 80089d4:	e04c      	b.n	8008a70 <I2C_RequestMemoryWrite+0xdc>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80089d6:	897b      	ldrh	r3, [r7, #10]
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	461a      	mov	r2, r3
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80089e4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout) != HAL_OK)
 80089e6:	6a3a      	ldr	r2, [r7, #32]
 80089e8:	4923      	ldr	r1, [pc, #140]	; (8008a78 <I2C_RequestMemoryWrite+0xe4>)
 80089ea:	68f8      	ldr	r0, [r7, #12]
 80089ec:	f000 f8d1 	bl	8008b92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80089f0:	4603      	mov	r3, r0
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d007      	beq.n	8008a06 <I2C_RequestMemoryWrite+0x72>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089fa:	2b04      	cmp	r3, #4
 80089fc:	d101      	bne.n	8008a02 <I2C_RequestMemoryWrite+0x6e>
    {
      return HAL_ERROR;
 80089fe:	2301      	movs	r3, #1
 8008a00:	e036      	b.n	8008a70 <I2C_RequestMemoryWrite+0xdc>
    }
    else
    {
      return HAL_TIMEOUT;
 8008a02:	2303      	movs	r3, #3
 8008a04:	e034      	b.n	8008a70 <I2C_RequestMemoryWrite+0xdc>
    }
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	695b      	ldr	r3, [r3, #20]
 8008a0c:	617b      	str	r3, [r7, #20]
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	699b      	ldr	r3, [r3, #24]
 8008a14:	617b      	str	r3, [r7, #20]
 8008a16:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8008a18:	6a3b      	ldr	r3, [r7, #32]
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	4917      	ldr	r1, [pc, #92]	; (8008a7c <I2C_RequestMemoryWrite+0xe8>)
 8008a1e:	68f8      	ldr	r0, [r7, #12]
 8008a20:	f000 f82e 	bl	8008a80 <I2C_WaitOnFlagUntilTimeout>
 8008a24:	4603      	mov	r3, r0
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d001      	beq.n	8008a2e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_TIMEOUT;
 8008a2a:	2303      	movs	r3, #3
 8008a2c:	e020      	b.n	8008a70 <I2C_RequestMemoryWrite+0xdc>
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008a2e:	88fb      	ldrh	r3, [r7, #6]
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	d105      	bne.n	8008a40 <I2C_RequestMemoryWrite+0xac>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008a34:	893b      	ldrh	r3, [r7, #8]
 8008a36:	b2da      	uxtb	r2, r3
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	611a      	str	r2, [r3, #16]
 8008a3e:	e016      	b.n	8008a6e <I2C_RequestMemoryWrite+0xda>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008a40:	893b      	ldrh	r3, [r7, #8]
 8008a42:	0a1b      	lsrs	r3, r3, #8
 8008a44:	b29b      	uxth	r3, r3
 8008a46:	b2da      	uxtb	r2, r3
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8008a4e:	6a3b      	ldr	r3, [r7, #32]
 8008a50:	2200      	movs	r2, #0
 8008a52:	490a      	ldr	r1, [pc, #40]	; (8008a7c <I2C_RequestMemoryWrite+0xe8>)
 8008a54:	68f8      	ldr	r0, [r7, #12]
 8008a56:	f000 f813 	bl	8008a80 <I2C_WaitOnFlagUntilTimeout>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d001      	beq.n	8008a64 <I2C_RequestMemoryWrite+0xd0>
    {
      return HAL_TIMEOUT;
 8008a60:	2303      	movs	r3, #3
 8008a62:	e005      	b.n	8008a70 <I2C_RequestMemoryWrite+0xdc>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008a64:	893b      	ldrh	r3, [r7, #8]
 8008a66:	b2da      	uxtb	r2, r3
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008a6e:	2300      	movs	r3, #0
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	3718      	adds	r7, #24
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bd80      	pop	{r7, pc}
 8008a78:	00010002 	.word	0x00010002
 8008a7c:	00010080 	.word	0x00010080

08008a80 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Status: The new Flag status (SET or RESET).
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b086      	sub	sp, #24
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	60f8      	str	r0, [r7, #12]
 8008a88:	60b9      	str	r1, [r7, #8]
 8008a8a:	603b      	str	r3, [r7, #0]
 8008a8c:	4613      	mov	r3, r2
 8008a8e:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart = 0;
 8008a90:	2300      	movs	r3, #0
 8008a92:	617b      	str	r3, [r7, #20]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008a94:	f7fa fe60 	bl	8003758 <HAL_GetTick>
 8008a98:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set */
  if(Status == RESET)
 8008a9a:	79fb      	ldrb	r3, [r7, #7]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d153      	bne.n	8008b48 <I2C_WaitOnFlagUntilTimeout+0xc8>
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008aa0:	e018      	b.n	8008ad4 <I2C_WaitOnFlagUntilTimeout+0x54>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aa8:	d014      	beq.n	8008ad4 <I2C_WaitOnFlagUntilTimeout+0x54>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d007      	beq.n	8008ac0 <I2C_WaitOnFlagUntilTimeout+0x40>
 8008ab0:	f7fa fe52 	bl	8003758 <HAL_GetTick>
 8008ab4:	4602      	mov	r2, r0
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	1ad3      	subs	r3, r2, r3
 8008aba:	683a      	ldr	r2, [r7, #0]
 8008abc:	429a      	cmp	r2, r3
 8008abe:	d209      	bcs.n	8008ad4 <I2C_WaitOnFlagUntilTimeout+0x54>
        {
          hi2c->State= HAL_I2C_STATE_READY;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	2201      	movs	r2, #1
 8008ac4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	2200      	movs	r2, #0
 8008acc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8008ad0:	2303      	movs	r3, #3
 8008ad2:	e05a      	b.n	8008b8a <I2C_WaitOnFlagUntilTimeout+0x10a>
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	0c1b      	lsrs	r3, r3, #16
 8008ad8:	b2db      	uxtb	r3, r3
 8008ada:	2b01      	cmp	r3, #1
 8008adc:	d10c      	bne.n	8008af8 <I2C_WaitOnFlagUntilTimeout+0x78>
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	695b      	ldr	r3, [r3, #20]
 8008ae4:	43da      	mvns	r2, r3
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	4013      	ands	r3, r2
 8008aea:	b29b      	uxth	r3, r3
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	bf14      	ite	ne
 8008af0:	2301      	movne	r3, #1
 8008af2:	2300      	moveq	r3, #0
 8008af4:	b2db      	uxtb	r3, r3
 8008af6:	e00b      	b.n	8008b10 <I2C_WaitOnFlagUntilTimeout+0x90>
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	699b      	ldr	r3, [r3, #24]
 8008afe:	43da      	mvns	r2, r3
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	4013      	ands	r3, r2
 8008b04:	b29b      	uxth	r3, r3
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	bf14      	ite	ne
 8008b0a:	2301      	movne	r3, #1
 8008b0c:	2300      	moveq	r3, #0
 8008b0e:	b2db      	uxtb	r3, r3
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d1c6      	bne.n	8008aa2 <I2C_WaitOnFlagUntilTimeout+0x22>
 8008b14:	e038      	b.n	8008b88 <I2C_WaitOnFlagUntilTimeout+0x108>
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b1c:	d014      	beq.n	8008b48 <I2C_WaitOnFlagUntilTimeout+0xc8>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d007      	beq.n	8008b34 <I2C_WaitOnFlagUntilTimeout+0xb4>
 8008b24:	f7fa fe18 	bl	8003758 <HAL_GetTick>
 8008b28:	4602      	mov	r2, r0
 8008b2a:	697b      	ldr	r3, [r7, #20]
 8008b2c:	1ad3      	subs	r3, r2, r3
 8008b2e:	683a      	ldr	r2, [r7, #0]
 8008b30:	429a      	cmp	r2, r3
 8008b32:	d209      	bcs.n	8008b48 <I2C_WaitOnFlagUntilTimeout+0xc8>
        {
          hi2c->State= HAL_I2C_STATE_READY;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	2201      	movs	r2, #1
 8008b38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	2200      	movs	r2, #0
 8008b40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8008b44:	2303      	movs	r3, #3
 8008b46:	e020      	b.n	8008b8a <I2C_WaitOnFlagUntilTimeout+0x10a>
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	0c1b      	lsrs	r3, r3, #16
 8008b4c:	b2db      	uxtb	r3, r3
 8008b4e:	2b01      	cmp	r3, #1
 8008b50:	d10c      	bne.n	8008b6c <I2C_WaitOnFlagUntilTimeout+0xec>
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	695b      	ldr	r3, [r3, #20]
 8008b58:	43da      	mvns	r2, r3
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	4013      	ands	r3, r2
 8008b5e:	b29b      	uxth	r3, r3
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	bf0c      	ite	eq
 8008b64:	2301      	moveq	r3, #1
 8008b66:	2300      	movne	r3, #0
 8008b68:	b2db      	uxtb	r3, r3
 8008b6a:	e00b      	b.n	8008b84 <I2C_WaitOnFlagUntilTimeout+0x104>
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	699b      	ldr	r3, [r3, #24]
 8008b72:	43da      	mvns	r2, r3
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	4013      	ands	r3, r2
 8008b78:	b29b      	uxth	r3, r3
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	bf0c      	ite	eq
 8008b7e:	2301      	moveq	r3, #1
 8008b80:	2300      	movne	r3, #0
 8008b82:	b2db      	uxtb	r3, r3
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d1c6      	bne.n	8008b16 <I2C_WaitOnFlagUntilTimeout+0x96>
        }
      }
    }
  }
  return HAL_OK;
 8008b88:	2300      	movs	r3, #0
}
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	3718      	adds	r7, #24
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	bd80      	pop	{r7, pc}

08008b92 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Flag: specifies the I2C flag to check.
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout)
{
 8008b92:	b580      	push	{r7, lr}
 8008b94:	b086      	sub	sp, #24
 8008b96:	af00      	add	r7, sp, #0
 8008b98:	60f8      	str	r0, [r7, #12]
 8008b9a:	60b9      	str	r1, [r7, #8]
 8008b9c:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	617b      	str	r3, [r7, #20]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008ba2:	f7fa fdd9 	bl	8003758 <HAL_GetTick>
 8008ba6:	6178      	str	r0, [r7, #20]

  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008ba8:	e03a      	b.n	8008c20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8e>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	695b      	ldr	r3, [r3, #20]
 8008bb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008bb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bb8:	d119      	bne.n	8008bee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5c>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	681a      	ldr	r2, [r3, #0]
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008bc8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008bd2:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	2204      	movs	r2, #4
 8008bd8:	639a      	str	r2, [r3, #56]	; 0x38
      hi2c->State= HAL_I2C_STATE_READY;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	2201      	movs	r2, #1
 8008bde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	2200      	movs	r2, #0
 8008be6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_ERROR;
 8008bea:	2301      	movs	r3, #1
 8008bec:	e039      	b.n	8008c62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd0>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bf4:	d014      	beq.n	8008c20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8e>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d007      	beq.n	8008c0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x7a>
 8008bfc:	f7fa fdac 	bl	8003758 <HAL_GetTick>
 8008c00:	4602      	mov	r2, r0
 8008c02:	697b      	ldr	r3, [r7, #20]
 8008c04:	1ad3      	subs	r3, r2, r3
 8008c06:	687a      	ldr	r2, [r7, #4]
 8008c08:	429a      	cmp	r2, r3
 8008c0a:	d209      	bcs.n	8008c20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8e>
      {
        hi2c->State= HAL_I2C_STATE_READY;
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	2201      	movs	r2, #1
 8008c10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	2200      	movs	r2, #0
 8008c18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8008c1c:	2303      	movs	r3, #3
 8008c1e:	e020      	b.n	8008c62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd0>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	0c1b      	lsrs	r3, r3, #16
 8008c24:	b2db      	uxtb	r3, r3
 8008c26:	2b01      	cmp	r3, #1
 8008c28:	d10c      	bne.n	8008c44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb2>
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	695b      	ldr	r3, [r3, #20]
 8008c30:	43da      	mvns	r2, r3
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	4013      	ands	r3, r2
 8008c36:	b29b      	uxth	r3, r3
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	bf14      	ite	ne
 8008c3c:	2301      	movne	r3, #1
 8008c3e:	2300      	moveq	r3, #0
 8008c40:	b2db      	uxtb	r3, r3
 8008c42:	e00b      	b.n	8008c5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xca>
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	699b      	ldr	r3, [r3, #24]
 8008c4a:	43da      	mvns	r2, r3
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	4013      	ands	r3, r2
 8008c50:	b29b      	uxth	r3, r3
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	bf14      	ite	ne
 8008c56:	2301      	movne	r3, #1
 8008c58:	2300      	moveq	r3, #0
 8008c5a:	b2db      	uxtb	r3, r3
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d1a4      	bne.n	8008baa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8008c60:	2300      	movs	r3, #0
}
 8008c62:	4618      	mov	r0, r3
 8008c64:	3718      	adds	r7, #24
 8008c66:	46bd      	mov	sp, r7
 8008c68:	bd80      	pop	{r7, pc}

08008c6a <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 8008c6a:	b480      	push	{r7}
 8008c6c:	af00      	add	r7, sp, #0

}
 8008c6e:	bf00      	nop
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bc80      	pop	{r7}
 8008c74:	4770      	bx	lr
	...

08008c78 <HAL_RCC_DeInit>:
  *            - Peripheral clocks  
  *            - LSI, LSE and RTC clocks 
  * @retval None
  */
void HAL_RCC_DeInit(void)
{
 8008c78:	b480      	push	{r7}
 8008c7a:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSITRIM_4); 
 8008c7c:	4b1a      	ldr	r3, [pc, #104]	; (8008ce8 <HAL_RCC_DeInit+0x70>)
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	4a19      	ldr	r2, [pc, #100]	; (8008ce8 <HAL_RCC_DeInit+0x70>)
 8008c82:	f043 0381 	orr.w	r3, r3, #129	; 0x81
 8008c86:	6013      	str	r3, [r2, #0]
  
  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8008c88:	4b17      	ldr	r3, [pc, #92]	; (8008ce8 <HAL_RCC_DeInit+0x70>)
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	609a      	str	r2, [r3, #8]
  
  /* Reset HSEON, CSSON, PLLON, PLLI2S */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON| RCC_CR_PLLI2SON); 
 8008c8e:	4b16      	ldr	r3, [pc, #88]	; (8008ce8 <HAL_RCC_DeInit+0x70>)
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	4a15      	ldr	r2, [pc, #84]	; (8008ce8 <HAL_RCC_DeInit+0x70>)
 8008c94:	f023 63a1 	bic.w	r3, r3, #84410368	; 0x5080000
 8008c98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c9c:	6013      	str	r3, [r2, #0]
  
  /* Reset PLLCFGR register */
  CLEAR_REG(RCC->PLLCFGR);
 8008c9e:	4b12      	ldr	r3, [pc, #72]	; (8008ce8 <HAL_RCC_DeInit+0x70>)
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	605a      	str	r2, [r3, #4]
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2); 
 8008ca4:	4b10      	ldr	r3, [pc, #64]	; (8008ce8 <HAL_RCC_DeInit+0x70>)
 8008ca6:	685a      	ldr	r2, [r3, #4]
 8008ca8:	490f      	ldr	r1, [pc, #60]	; (8008ce8 <HAL_RCC_DeInit+0x70>)
 8008caa:	4b10      	ldr	r3, [pc, #64]	; (8008cec <HAL_RCC_DeInit+0x74>)
 8008cac:	4313      	orrs	r3, r2
 8008cae:	604b      	str	r3, [r1, #4]
  
  /* Reset PLLI2SCFGR register */
  CLEAR_REG(RCC->PLLI2SCFGR);
 8008cb0:	4b0d      	ldr	r3, [pc, #52]	; (8008ce8 <HAL_RCC_DeInit+0x70>)
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  SET_BIT(RCC->PLLI2SCFGR,  RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1);
 8008cb8:	4b0b      	ldr	r3, [pc, #44]	; (8008ce8 <HAL_RCC_DeInit+0x70>)
 8008cba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008cbe:	4a0a      	ldr	r2, [pc, #40]	; (8008ce8 <HAL_RCC_DeInit+0x70>)
 8008cc0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008cc4:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8008cc8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  
  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8008ccc:	4b06      	ldr	r3, [pc, #24]	; (8008ce8 <HAL_RCC_DeInit+0x70>)
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	4a05      	ldr	r2, [pc, #20]	; (8008ce8 <HAL_RCC_DeInit+0x70>)
 8008cd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008cd6:	6013      	str	r3, [r2, #0]
  
  /* Disable all interrupts */
  CLEAR_REG(RCC->CIR); 
 8008cd8:	4b03      	ldr	r3, [pc, #12]	; (8008ce8 <HAL_RCC_DeInit+0x70>)
 8008cda:	2200      	movs	r2, #0
 8008cdc:	60da      	str	r2, [r3, #12]
}
 8008cde:	bf00      	nop
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	bc80      	pop	{r7}
 8008ce4:	4770      	bx	lr
 8008ce6:	bf00      	nop
 8008ce8:	40023800 	.word	0x40023800
 8008cec:	04003010 	.word	0x04003010

08008cf0 <RCC_SetHSEFreq>:


  //AjoutÃ© par Alexis Murzeau: HSE_VALUE n'est pas mis en dur => pour compilation en librarie
  void RCC_SetHSEFreq(uint32_t HSEFreq) {
 8008cf0:	b480      	push	{r7}
 8008cf2:	b083      	sub	sp, #12
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
  	HSEClockSpeed = HSEFreq;
 8008cf8:	4a03      	ldr	r2, [pc, #12]	; (8008d08 <RCC_SetHSEFreq+0x18>)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6013      	str	r3, [r2, #0]
  }
 8008cfe:	bf00      	nop
 8008d00:	370c      	adds	r7, #12
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bc80      	pop	{r7}
 8008d06:	4770      	bx	lr
 8008d08:	20000038 	.word	0x20000038

08008d0c <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b098      	sub	sp, #96	; 0x60
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
 uint32_t tickstart = 0;  
 8008d14:	2300      	movs	r3, #0
 8008d16:	65fb      	str	r3, [r7, #92]	; 0x5c
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f003 0301 	and.w	r3, r3, #1
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d06c      	beq.n	8008dfe <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8008d24:	4b91      	ldr	r3, [pc, #580]	; (8008f6c <HAL_RCC_OscConfig+0x260>)
 8008d26:	689b      	ldr	r3, [r3, #8]
 8008d28:	f003 030c 	and.w	r3, r3, #12
 8008d2c:	2b04      	cmp	r3, #4
 8008d2e:	d00c      	beq.n	8008d4a <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008d30:	4b8e      	ldr	r3, [pc, #568]	; (8008f6c <HAL_RCC_OscConfig+0x260>)
 8008d32:	689b      	ldr	r3, [r3, #8]
 8008d34:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8008d38:	2b08      	cmp	r3, #8
 8008d3a:	d112      	bne.n	8008d62 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008d3c:	4b8b      	ldr	r3, [pc, #556]	; (8008f6c <HAL_RCC_OscConfig+0x260>)
 8008d3e:	685b      	ldr	r3, [r3, #4]
 8008d40:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008d44:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008d48:	d10b      	bne.n	8008d62 <HAL_RCC_OscConfig+0x56>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008d4a:	4b88      	ldr	r3, [pc, #544]	; (8008f6c <HAL_RCC_OscConfig+0x260>)
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d052      	beq.n	8008dfc <HAL_RCC_OscConfig+0xf0>
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	685b      	ldr	r3, [r3, #4]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d14e      	bne.n	8008dfc <HAL_RCC_OscConfig+0xf0>
      {
        return HAL_ERROR;
 8008d5e:	2301      	movs	r3, #1
 8008d60:	e222      	b.n	80091a8 <HAL_RCC_OscConfig+0x49c>
      }
    }
    else
    {
      /* Reset HSEON and HSEBYP bits before configuring the HSE --------------*/
      __HAL_RCC_HSE_CONFIG(RCC_HSE_OFF);
 8008d62:	4b83      	ldr	r3, [pc, #524]	; (8008f70 <HAL_RCC_OscConfig+0x264>)
 8008d64:	2200      	movs	r2, #0
 8008d66:	701a      	strb	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008d68:	f7fa fcf6 	bl	8003758 <HAL_GetTick>
 8008d6c:	65f8      	str	r0, [r7, #92]	; 0x5c
      
      /* Wait till HSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008d6e:	e00a      	b.n	8008d86 <HAL_RCC_OscConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008d70:	f7fa fcf2 	bl	8003758 <HAL_GetTick>
 8008d74:	4602      	mov	r2, r0
 8008d76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008d78:	1ad3      	subs	r3, r2, r3
 8008d7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d901      	bls.n	8008d86 <HAL_RCC_OscConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8008d82:	2303      	movs	r3, #3
 8008d84:	e210      	b.n	80091a8 <HAL_RCC_OscConfig+0x49c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008d86:	4b79      	ldr	r3, [pc, #484]	; (8008f6c <HAL_RCC_OscConfig+0x260>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d1ee      	bne.n	8008d70 <HAL_RCC_OscConfig+0x64>
        }       
      }
      
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	685a      	ldr	r2, [r3, #4]
 8008d96:	4b76      	ldr	r3, [pc, #472]	; (8008f70 <HAL_RCC_OscConfig+0x264>)
 8008d98:	b2d2      	uxtb	r2, r2
 8008d9a:	701a      	strb	r2, [r3, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	685b      	ldr	r3, [r3, #4]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d015      	beq.n	8008dd0 <HAL_RCC_OscConfig+0xc4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008da4:	f7fa fcd8 	bl	8003758 <HAL_GetTick>
 8008da8:	65f8      	str	r0, [r7, #92]	; 0x5c
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008daa:	e00a      	b.n	8008dc2 <HAL_RCC_OscConfig+0xb6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008dac:	f7fa fcd4 	bl	8003758 <HAL_GetTick>
 8008db0:	4602      	mov	r2, r0
 8008db2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008db4:	1ad3      	subs	r3, r2, r3
 8008db6:	f241 3288 	movw	r2, #5000	; 0x1388
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	d901      	bls.n	8008dc2 <HAL_RCC_OscConfig+0xb6>
          {
            return HAL_TIMEOUT;
 8008dbe:	2303      	movs	r3, #3
 8008dc0:	e1f2      	b.n	80091a8 <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008dc2:	4b6a      	ldr	r3, [pc, #424]	; (8008f6c <HAL_RCC_OscConfig+0x260>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d0ee      	beq.n	8008dac <HAL_RCC_OscConfig+0xa0>
 8008dce:	e016      	b.n	8008dfe <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008dd0:	f7fa fcc2 	bl	8003758 <HAL_GetTick>
 8008dd4:	65f8      	str	r0, [r7, #92]	; 0x5c

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008dd6:	e00a      	b.n	8008dee <HAL_RCC_OscConfig+0xe2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008dd8:	f7fa fcbe 	bl	8003758 <HAL_GetTick>
 8008ddc:	4602      	mov	r2, r0
 8008dde:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008de0:	1ad3      	subs	r3, r2, r3
 8008de2:	f241 3288 	movw	r2, #5000	; 0x1388
 8008de6:	4293      	cmp	r3, r2
 8008de8:	d901      	bls.n	8008dee <HAL_RCC_OscConfig+0xe2>
          {
            return HAL_TIMEOUT;
 8008dea:	2303      	movs	r3, #3
 8008dec:	e1dc      	b.n	80091a8 <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008dee:	4b5f      	ldr	r3, [pc, #380]	; (8008f6c <HAL_RCC_OscConfig+0x260>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d1ee      	bne.n	8008dd8 <HAL_RCC_OscConfig+0xcc>
 8008dfa:	e000      	b.n	8008dfe <HAL_RCC_OscConfig+0xf2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008dfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f003 0302 	and.w	r3, r3, #2
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d07f      	beq.n	8008f0a <HAL_RCC_OscConfig+0x1fe>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8008e0a:	4b58      	ldr	r3, [pc, #352]	; (8008f6c <HAL_RCC_OscConfig+0x260>)
 8008e0c:	689b      	ldr	r3, [r3, #8]
 8008e0e:	f003 030c 	and.w	r3, r3, #12
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d00b      	beq.n	8008e2e <HAL_RCC_OscConfig+0x122>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008e16:	4b55      	ldr	r3, [pc, #340]	; (8008f6c <HAL_RCC_OscConfig+0x260>)
 8008e18:	689b      	ldr	r3, [r3, #8]
 8008e1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8008e1e:	2b08      	cmp	r3, #8
 8008e20:	d12a      	bne.n	8008e78 <HAL_RCC_OscConfig+0x16c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008e22:	4b52      	ldr	r3, [pc, #328]	; (8008f6c <HAL_RCC_OscConfig+0x260>)
 8008e24:	685b      	ldr	r3, [r3, #4]
 8008e26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d124      	bne.n	8008e78 <HAL_RCC_OscConfig+0x16c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008e2e:	4b4f      	ldr	r3, [pc, #316]	; (8008f6c <HAL_RCC_OscConfig+0x260>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f003 0302 	and.w	r3, r3, #2
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d005      	beq.n	8008e46 <HAL_RCC_OscConfig+0x13a>
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	68db      	ldr	r3, [r3, #12]
 8008e3e:	2b01      	cmp	r3, #1
 8008e40:	d001      	beq.n	8008e46 <HAL_RCC_OscConfig+0x13a>
      {
        return HAL_ERROR;
 8008e42:	2301      	movs	r3, #1
 8008e44:	e1b0      	b.n	80091a8 <HAL_RCC_OscConfig+0x49c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008e46:	4b49      	ldr	r3, [pc, #292]	; (8008f6c <HAL_RCC_OscConfig+0x260>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	691b      	ldr	r3, [r3, #16]
 8008e52:	21f8      	movs	r1, #248	; 0xf8
 8008e54:	6539      	str	r1, [r7, #80]	; 0x50
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e56:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008e58:	fa91 f1a1 	rbit	r1, r1
 8008e5c:	64f9      	str	r1, [r7, #76]	; 0x4c
   return(result);
 8008e5e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8008e60:	65b9      	str	r1, [r7, #88]	; 0x58
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8008e62:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008e64:	fab1 f181 	clz	r1, r1
 8008e68:	6579      	str	r1, [r7, #84]	; 0x54
   return ((uint8_t) result);    /* Add explicit type cast here */
 8008e6a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008e6c:	b2c9      	uxtb	r1, r1
 8008e6e:	408b      	lsls	r3, r1
 8008e70:	493e      	ldr	r1, [pc, #248]	; (8008f6c <HAL_RCC_OscConfig+0x260>)
 8008e72:	4313      	orrs	r3, r2
 8008e74:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008e76:	e048      	b.n	8008f0a <HAL_RCC_OscConfig+0x1fe>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	68db      	ldr	r3, [r3, #12]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d02e      	beq.n	8008ede <HAL_RCC_OscConfig+0x1d2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008e80:	4b3c      	ldr	r3, [pc, #240]	; (8008f74 <HAL_RCC_OscConfig+0x268>)
 8008e82:	2201      	movs	r2, #1
 8008e84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e86:	f7fa fc67 	bl	8003758 <HAL_GetTick>
 8008e8a:	65f8      	str	r0, [r7, #92]	; 0x5c

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008e8c:	e008      	b.n	8008ea0 <HAL_RCC_OscConfig+0x194>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008e8e:	f7fa fc63 	bl	8003758 <HAL_GetTick>
 8008e92:	4602      	mov	r2, r0
 8008e94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008e96:	1ad3      	subs	r3, r2, r3
 8008e98:	2b64      	cmp	r3, #100	; 0x64
 8008e9a:	d901      	bls.n	8008ea0 <HAL_RCC_OscConfig+0x194>
          {
            return HAL_TIMEOUT;
 8008e9c:	2303      	movs	r3, #3
 8008e9e:	e183      	b.n	80091a8 <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008ea0:	4b32      	ldr	r3, [pc, #200]	; (8008f6c <HAL_RCC_OscConfig+0x260>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f003 0302 	and.w	r3, r3, #2
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d0f0      	beq.n	8008e8e <HAL_RCC_OscConfig+0x182>
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008eac:	4b2f      	ldr	r3, [pc, #188]	; (8008f6c <HAL_RCC_OscConfig+0x260>)
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	691b      	ldr	r3, [r3, #16]
 8008eb8:	21f8      	movs	r1, #248	; 0xf8
 8008eba:	6439      	str	r1, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ebc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008ebe:	fa91 f1a1 	rbit	r1, r1
 8008ec2:	63f9      	str	r1, [r7, #60]	; 0x3c
   return(result);
 8008ec4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008ec6:	64b9      	str	r1, [r7, #72]	; 0x48
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8008ec8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8008eca:	fab1 f181 	clz	r1, r1
 8008ece:	6479      	str	r1, [r7, #68]	; 0x44
   return ((uint8_t) result);    /* Add explicit type cast here */
 8008ed0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008ed2:	b2c9      	uxtb	r1, r1
 8008ed4:	408b      	lsls	r3, r1
 8008ed6:	4925      	ldr	r1, [pc, #148]	; (8008f6c <HAL_RCC_OscConfig+0x260>)
 8008ed8:	4313      	orrs	r3, r2
 8008eda:	600b      	str	r3, [r1, #0]
 8008edc:	e015      	b.n	8008f0a <HAL_RCC_OscConfig+0x1fe>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008ede:	4b25      	ldr	r3, [pc, #148]	; (8008f74 <HAL_RCC_OscConfig+0x268>)
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ee4:	f7fa fc38 	bl	8003758 <HAL_GetTick>
 8008ee8:	65f8      	str	r0, [r7, #92]	; 0x5c
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008eea:	e008      	b.n	8008efe <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008eec:	f7fa fc34 	bl	8003758 <HAL_GetTick>
 8008ef0:	4602      	mov	r2, r0
 8008ef2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008ef4:	1ad3      	subs	r3, r2, r3
 8008ef6:	2b64      	cmp	r3, #100	; 0x64
 8008ef8:	d901      	bls.n	8008efe <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008efa:	2303      	movs	r3, #3
 8008efc:	e154      	b.n	80091a8 <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008efe:	4b1b      	ldr	r3, [pc, #108]	; (8008f6c <HAL_RCC_OscConfig+0x260>)
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	f003 0302 	and.w	r3, r3, #2
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d1f0      	bne.n	8008eec <HAL_RCC_OscConfig+0x1e0>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f003 0308 	and.w	r3, r3, #8
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d038      	beq.n	8008f88 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	695b      	ldr	r3, [r3, #20]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d016      	beq.n	8008f4c <HAL_RCC_OscConfig+0x240>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008f1e:	4b16      	ldr	r3, [pc, #88]	; (8008f78 <HAL_RCC_OscConfig+0x26c>)
 8008f20:	2201      	movs	r2, #1
 8008f22:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f24:	f7fa fc18 	bl	8003758 <HAL_GetTick>
 8008f28:	65f8      	str	r0, [r7, #92]	; 0x5c
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008f2a:	e008      	b.n	8008f3e <HAL_RCC_OscConfig+0x232>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008f2c:	f7fa fc14 	bl	8003758 <HAL_GetTick>
 8008f30:	4602      	mov	r2, r0
 8008f32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008f34:	1ad3      	subs	r3, r2, r3
 8008f36:	2b64      	cmp	r3, #100	; 0x64
 8008f38:	d901      	bls.n	8008f3e <HAL_RCC_OscConfig+0x232>
        {
          return HAL_TIMEOUT;
 8008f3a:	2303      	movs	r3, #3
 8008f3c:	e134      	b.n	80091a8 <HAL_RCC_OscConfig+0x49c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008f3e:	4b0b      	ldr	r3, [pc, #44]	; (8008f6c <HAL_RCC_OscConfig+0x260>)
 8008f40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f42:	f003 0302 	and.w	r3, r3, #2
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d0f0      	beq.n	8008f2c <HAL_RCC_OscConfig+0x220>
 8008f4a:	e01d      	b.n	8008f88 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008f4c:	4b0a      	ldr	r3, [pc, #40]	; (8008f78 <HAL_RCC_OscConfig+0x26c>)
 8008f4e:	2200      	movs	r2, #0
 8008f50:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f52:	f7fa fc01 	bl	8003758 <HAL_GetTick>
 8008f56:	65f8      	str	r0, [r7, #92]	; 0x5c
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008f58:	e010      	b.n	8008f7c <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008f5a:	f7fa fbfd 	bl	8003758 <HAL_GetTick>
 8008f5e:	4602      	mov	r2, r0
 8008f60:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008f62:	1ad3      	subs	r3, r2, r3
 8008f64:	2b64      	cmp	r3, #100	; 0x64
 8008f66:	d909      	bls.n	8008f7c <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8008f68:	2303      	movs	r3, #3
 8008f6a:	e11d      	b.n	80091a8 <HAL_RCC_OscConfig+0x49c>
 8008f6c:	40023800 	.word	0x40023800
 8008f70:	40023802 	.word	0x40023802
 8008f74:	42470000 	.word	0x42470000
 8008f78:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008f7c:	4b8c      	ldr	r3, [pc, #560]	; (80091b0 <HAL_RCC_OscConfig+0x4a4>)
 8008f7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f80:	f003 0302 	and.w	r3, r3, #2
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d1e8      	bne.n	8008f5a <HAL_RCC_OscConfig+0x24e>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f003 0304 	and.w	r3, r3, #4
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d070      	beq.n	8009076 <HAL_RCC_OscConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008f94:	4b86      	ldr	r3, [pc, #536]	; (80091b0 <HAL_RCC_OscConfig+0x4a4>)
 8008f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f98:	4a85      	ldr	r2, [pc, #532]	; (80091b0 <HAL_RCC_OscConfig+0x4a4>)
 8008f9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008f9e:	6413      	str	r3, [r2, #64]	; 0x40
 8008fa0:	4b83      	ldr	r3, [pc, #524]	; (80091b0 <HAL_RCC_OscConfig+0x4a4>)
 8008fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fa4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008fa8:	60bb      	str	r3, [r7, #8]
 8008faa:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008fac:	4b81      	ldr	r3, [pc, #516]	; (80091b4 <HAL_RCC_OscConfig+0x4a8>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	4a80      	ldr	r2, [pc, #512]	; (80091b4 <HAL_RCC_OscConfig+0x4a8>)
 8008fb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008fb6:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008fb8:	f7fa fbce 	bl	8003758 <HAL_GetTick>
 8008fbc:	65f8      	str	r0, [r7, #92]	; 0x5c
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008fbe:	e008      	b.n	8008fd2 <HAL_RCC_OscConfig+0x2c6>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008fc0:	f7fa fbca 	bl	8003758 <HAL_GetTick>
 8008fc4:	4602      	mov	r2, r0
 8008fc6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008fc8:	1ad3      	subs	r3, r2, r3
 8008fca:	2b64      	cmp	r3, #100	; 0x64
 8008fcc:	d901      	bls.n	8008fd2 <HAL_RCC_OscConfig+0x2c6>
      {
        return HAL_TIMEOUT;
 8008fce:	2303      	movs	r3, #3
 8008fd0:	e0ea      	b.n	80091a8 <HAL_RCC_OscConfig+0x49c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008fd2:	4b78      	ldr	r3, [pc, #480]	; (80091b4 <HAL_RCC_OscConfig+0x4a8>)
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d0f0      	beq.n	8008fc0 <HAL_RCC_OscConfig+0x2b4>
      }      
    }
    
    /* Reset LSEON and LSEBYP bits before configuring the LSE ----------------*/
    __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
 8008fde:	4b76      	ldr	r3, [pc, #472]	; (80091b8 <HAL_RCC_OscConfig+0x4ac>)
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	701a      	strb	r2, [r3, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008fe4:	f7fa fbb8 	bl	8003758 <HAL_GetTick>
 8008fe8:	65f8      	str	r0, [r7, #92]	; 0x5c
    
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008fea:	e00a      	b.n	8009002 <HAL_RCC_OscConfig+0x2f6>
    {
      if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008fec:	f7fa fbb4 	bl	8003758 <HAL_GetTick>
 8008ff0:	4602      	mov	r2, r0
 8008ff2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008ff4:	1ad3      	subs	r3, r2, r3
 8008ff6:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d901      	bls.n	8009002 <HAL_RCC_OscConfig+0x2f6>
      {
        return HAL_TIMEOUT;
 8008ffe:	2303      	movs	r3, #3
 8009000:	e0d2      	b.n	80091a8 <HAL_RCC_OscConfig+0x49c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009002:	4b6b      	ldr	r3, [pc, #428]	; (80091b0 <HAL_RCC_OscConfig+0x4a4>)
 8009004:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009006:	f003 0302 	and.w	r3, r3, #2
 800900a:	2b00      	cmp	r3, #0
 800900c:	d1ee      	bne.n	8008fec <HAL_RCC_OscConfig+0x2e0>
      }    
    } 
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	689a      	ldr	r2, [r3, #8]
 8009012:	4b69      	ldr	r3, [pc, #420]	; (80091b8 <HAL_RCC_OscConfig+0x4ac>)
 8009014:	b2d2      	uxtb	r2, r2
 8009016:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	689b      	ldr	r3, [r3, #8]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d015      	beq.n	800904c <HAL_RCC_OscConfig+0x340>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009020:	f7fa fb9a 	bl	8003758 <HAL_GetTick>
 8009024:	65f8      	str	r0, [r7, #92]	; 0x5c
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009026:	e00a      	b.n	800903e <HAL_RCC_OscConfig+0x332>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009028:	f7fa fb96 	bl	8003758 <HAL_GetTick>
 800902c:	4602      	mov	r2, r0
 800902e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009030:	1ad3      	subs	r3, r2, r3
 8009032:	f241 3288 	movw	r2, #5000	; 0x1388
 8009036:	4293      	cmp	r3, r2
 8009038:	d901      	bls.n	800903e <HAL_RCC_OscConfig+0x332>
        {
          return HAL_TIMEOUT;
 800903a:	2303      	movs	r3, #3
 800903c:	e0b4      	b.n	80091a8 <HAL_RCC_OscConfig+0x49c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800903e:	4b5c      	ldr	r3, [pc, #368]	; (80091b0 <HAL_RCC_OscConfig+0x4a4>)
 8009040:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009042:	f003 0302 	and.w	r3, r3, #2
 8009046:	2b00      	cmp	r3, #0
 8009048:	d0ee      	beq.n	8009028 <HAL_RCC_OscConfig+0x31c>
 800904a:	e014      	b.n	8009076 <HAL_RCC_OscConfig+0x36a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800904c:	f7fa fb84 	bl	8003758 <HAL_GetTick>
 8009050:	65f8      	str	r0, [r7, #92]	; 0x5c
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009052:	e00a      	b.n	800906a <HAL_RCC_OscConfig+0x35e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009054:	f7fa fb80 	bl	8003758 <HAL_GetTick>
 8009058:	4602      	mov	r2, r0
 800905a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800905c:	1ad3      	subs	r3, r2, r3
 800905e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009062:	4293      	cmp	r3, r2
 8009064:	d901      	bls.n	800906a <HAL_RCC_OscConfig+0x35e>
        {
          return HAL_TIMEOUT;
 8009066:	2303      	movs	r3, #3
 8009068:	e09e      	b.n	80091a8 <HAL_RCC_OscConfig+0x49c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800906a:	4b51      	ldr	r3, [pc, #324]	; (80091b0 <HAL_RCC_OscConfig+0x4a4>)
 800906c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800906e:	f003 0302 	and.w	r3, r3, #2
 8009072:	2b00      	cmp	r3, #0
 8009074:	d1ee      	bne.n	8009054 <HAL_RCC_OscConfig+0x348>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	699b      	ldr	r3, [r3, #24]
 800907a:	2b00      	cmp	r3, #0
 800907c:	f000 8093 	beq.w	80091a6 <HAL_RCC_OscConfig+0x49a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009080:	4b4b      	ldr	r3, [pc, #300]	; (80091b0 <HAL_RCC_OscConfig+0x4a4>)
 8009082:	689b      	ldr	r3, [r3, #8]
 8009084:	f003 030c 	and.w	r3, r3, #12
 8009088:	2b08      	cmp	r3, #8
 800908a:	f000 808a 	beq.w	80091a2 <HAL_RCC_OscConfig+0x496>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	699b      	ldr	r3, [r3, #24]
 8009092:	2b02      	cmp	r3, #2
 8009094:	d16e      	bne.n	8009174 <HAL_RCC_OscConfig+0x468>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009096:	4b49      	ldr	r3, [pc, #292]	; (80091bc <HAL_RCC_OscConfig+0x4b0>)
 8009098:	2200      	movs	r2, #0
 800909a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800909c:	f7fa fb5c 	bl	8003758 <HAL_GetTick>
 80090a0:	65f8      	str	r0, [r7, #92]	; 0x5c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80090a2:	e008      	b.n	80090b6 <HAL_RCC_OscConfig+0x3aa>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80090a4:	f7fa fb58 	bl	8003758 <HAL_GetTick>
 80090a8:	4602      	mov	r2, r0
 80090aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80090ac:	1ad3      	subs	r3, r2, r3
 80090ae:	2b64      	cmp	r3, #100	; 0x64
 80090b0:	d901      	bls.n	80090b6 <HAL_RCC_OscConfig+0x3aa>
          {
            return HAL_TIMEOUT;
 80090b2:	2303      	movs	r3, #3
 80090b4:	e078      	b.n	80091a8 <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80090b6:	4b3e      	ldr	r3, [pc, #248]	; (80091b0 <HAL_RCC_OscConfig+0x4a4>)
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d1f0      	bne.n	80090a4 <HAL_RCC_OscConfig+0x398>
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	69da      	ldr	r2, [r3, #28]
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6a1b      	ldr	r3, [r3, #32]
 80090ca:	431a      	orrs	r2, r3
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090d0:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80090d4:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80090d6:	6939      	ldr	r1, [r7, #16]
 80090d8:	fa91 f1a1 	rbit	r1, r1
 80090dc:	60f9      	str	r1, [r7, #12]
   return(result);
 80090de:	68f9      	ldr	r1, [r7, #12]
 80090e0:	61b9      	str	r1, [r7, #24]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80090e2:	69b9      	ldr	r1, [r7, #24]
 80090e4:	fab1 f181 	clz	r1, r1
 80090e8:	6179      	str	r1, [r7, #20]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80090ea:	6979      	ldr	r1, [r7, #20]
 80090ec:	b2c9      	uxtb	r1, r1
 80090ee:	408b      	lsls	r3, r1
 80090f0:	431a      	orrs	r2, r3
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090f6:	085b      	lsrs	r3, r3, #1
 80090f8:	3b01      	subs	r3, #1
 80090fa:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 80090fe:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009100:	6a39      	ldr	r1, [r7, #32]
 8009102:	fa91 f1a1 	rbit	r1, r1
 8009106:	61f9      	str	r1, [r7, #28]
   return(result);
 8009108:	69f9      	ldr	r1, [r7, #28]
 800910a:	62b9      	str	r1, [r7, #40]	; 0x28
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800910c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800910e:	fab1 f181 	clz	r1, r1
 8009112:	6279      	str	r1, [r7, #36]	; 0x24
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009114:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009116:	b2c9      	uxtb	r1, r1
 8009118:	408b      	lsls	r3, r1
 800911a:	431a      	orrs	r2, r3
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009120:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8009124:	6339      	str	r1, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009126:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009128:	fa91 f1a1 	rbit	r1, r1
 800912c:	62f9      	str	r1, [r7, #44]	; 0x2c
   return(result);
 800912e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009130:	63b9      	str	r1, [r7, #56]	; 0x38
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009132:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009134:	fab1 f181 	clz	r1, r1
 8009138:	6379      	str	r1, [r7, #52]	; 0x34
   return ((uint8_t) result);    /* Add explicit type cast here */
 800913a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800913c:	b2c9      	uxtb	r1, r1
 800913e:	408b      	lsls	r3, r1
 8009140:	491b      	ldr	r1, [pc, #108]	; (80091b0 <HAL_RCC_OscConfig+0x4a4>)
 8009142:	4313      	orrs	r3, r2
 8009144:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1) -1) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009146:	4b1d      	ldr	r3, [pc, #116]	; (80091bc <HAL_RCC_OscConfig+0x4b0>)
 8009148:	2201      	movs	r2, #1
 800914a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800914c:	f7fa fb04 	bl	8003758 <HAL_GetTick>
 8009150:	65f8      	str	r0, [r7, #92]	; 0x5c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009152:	e008      	b.n	8009166 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009154:	f7fa fb00 	bl	8003758 <HAL_GetTick>
 8009158:	4602      	mov	r2, r0
 800915a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800915c:	1ad3      	subs	r3, r2, r3
 800915e:	2b64      	cmp	r3, #100	; 0x64
 8009160:	d901      	bls.n	8009166 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8009162:	2303      	movs	r3, #3
 8009164:	e020      	b.n	80091a8 <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009166:	4b12      	ldr	r3, [pc, #72]	; (80091b0 <HAL_RCC_OscConfig+0x4a4>)
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800916e:	2b00      	cmp	r3, #0
 8009170:	d0f0      	beq.n	8009154 <HAL_RCC_OscConfig+0x448>
 8009172:	e018      	b.n	80091a6 <HAL_RCC_OscConfig+0x49a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009174:	4b11      	ldr	r3, [pc, #68]	; (80091bc <HAL_RCC_OscConfig+0x4b0>)
 8009176:	2200      	movs	r2, #0
 8009178:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800917a:	f7fa faed 	bl	8003758 <HAL_GetTick>
 800917e:	65f8      	str	r0, [r7, #92]	; 0x5c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009180:	e008      	b.n	8009194 <HAL_RCC_OscConfig+0x488>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009182:	f7fa fae9 	bl	8003758 <HAL_GetTick>
 8009186:	4602      	mov	r2, r0
 8009188:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800918a:	1ad3      	subs	r3, r2, r3
 800918c:	2b64      	cmp	r3, #100	; 0x64
 800918e:	d901      	bls.n	8009194 <HAL_RCC_OscConfig+0x488>
          {
            return HAL_TIMEOUT;
 8009190:	2303      	movs	r3, #3
 8009192:	e009      	b.n	80091a8 <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009194:	4b06      	ldr	r3, [pc, #24]	; (80091b0 <HAL_RCC_OscConfig+0x4a4>)
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800919c:	2b00      	cmp	r3, #0
 800919e:	d1f0      	bne.n	8009182 <HAL_RCC_OscConfig+0x476>
 80091a0:	e001      	b.n	80091a6 <HAL_RCC_OscConfig+0x49a>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80091a2:	2301      	movs	r3, #1
 80091a4:	e000      	b.n	80091a8 <HAL_RCC_OscConfig+0x49c>
    }
  }
  return HAL_OK;
 80091a6:	2300      	movs	r3, #0
}
 80091a8:	4618      	mov	r0, r3
 80091aa:	3760      	adds	r7, #96	; 0x60
 80091ac:	46bd      	mov	sp, r7
 80091ae:	bd80      	pop	{r7, pc}
 80091b0:	40023800 	.word	0x40023800
 80091b4:	40007000 	.word	0x40007000
 80091b8:	40023870 	.word	0x40023870
 80091bc:	42470060 	.word	0x42470060

080091c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b084      	sub	sp, #16
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
 80091c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;   
 80091ca:	2300      	movs	r3, #0
 80091cc:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80091ce:	4b9b      	ldr	r3, [pc, #620]	; (800943c <HAL_RCC_ClockConfig+0x27c>)
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f003 030f 	and.w	r3, r3, #15
 80091d6:	683a      	ldr	r2, [r7, #0]
 80091d8:	429a      	cmp	r2, r3
 80091da:	f240 80aa 	bls.w	8009332 <HAL_RCC_ClockConfig+0x172>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80091de:	4b97      	ldr	r3, [pc, #604]	; (800943c <HAL_RCC_ClockConfig+0x27c>)
 80091e0:	683a      	ldr	r2, [r7, #0]
 80091e2:	b2d2      	uxtb	r2, r2
 80091e4:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80091e6:	4b95      	ldr	r3, [pc, #596]	; (800943c <HAL_RCC_ClockConfig+0x27c>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	f003 030f 	and.w	r3, r3, #15
 80091ee:	683a      	ldr	r2, [r7, #0]
 80091f0:	429a      	cmp	r2, r3
 80091f2:	d001      	beq.n	80091f8 <HAL_RCC_ClockConfig+0x38>
    {
      return HAL_ERROR;
 80091f4:	2301      	movs	r3, #1
 80091f6:	e16d      	b.n	80094d4 <HAL_RCC_ClockConfig+0x314>
    }

    /*-------------------------- HCLK Configuration --------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	f003 0302 	and.w	r3, r3, #2
 8009200:	2b00      	cmp	r3, #0
 8009202:	d008      	beq.n	8009216 <HAL_RCC_ClockConfig+0x56>
    {
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009204:	4b8e      	ldr	r3, [pc, #568]	; (8009440 <HAL_RCC_ClockConfig+0x280>)
 8009206:	689b      	ldr	r3, [r3, #8]
 8009208:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	689b      	ldr	r3, [r3, #8]
 8009210:	498b      	ldr	r1, [pc, #556]	; (8009440 <HAL_RCC_ClockConfig+0x280>)
 8009212:	4313      	orrs	r3, r2
 8009214:	608b      	str	r3, [r1, #8]
    }

    /*------------------------- SYSCLK Configuration ---------------------------*/ 
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	f003 0301 	and.w	r3, r3, #1
 800921e:	2b00      	cmp	r3, #0
 8009220:	f000 8135 	beq.w	800948e <HAL_RCC_ClockConfig+0x2ce>
    {    
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
      
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	685b      	ldr	r3, [r3, #4]
 8009228:	2b01      	cmp	r3, #1
 800922a:	d107      	bne.n	800923c <HAL_RCC_ClockConfig+0x7c>
      {
        /* Check the HSE ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800922c:	4b84      	ldr	r3, [pc, #528]	; (8009440 <HAL_RCC_ClockConfig+0x280>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009234:	2b00      	cmp	r3, #0
 8009236:	d119      	bne.n	800926c <HAL_RCC_ClockConfig+0xac>
        {
          return HAL_ERROR;
 8009238:	2301      	movs	r3, #1
 800923a:	e14b      	b.n	80094d4 <HAL_RCC_ClockConfig+0x314>
        }
      }
      /* PLL is selected as System Clock Source */
      else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	685b      	ldr	r3, [r3, #4]
 8009240:	2b02      	cmp	r3, #2
 8009242:	d003      	beq.n	800924c <HAL_RCC_ClockConfig+0x8c>
              (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	685b      	ldr	r3, [r3, #4]
      else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8009248:	2b03      	cmp	r3, #3
 800924a:	d107      	bne.n	800925c <HAL_RCC_ClockConfig+0x9c>
      {
        /* Check the PLL ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800924c:	4b7c      	ldr	r3, [pc, #496]	; (8009440 <HAL_RCC_ClockConfig+0x280>)
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009254:	2b00      	cmp	r3, #0
 8009256:	d109      	bne.n	800926c <HAL_RCC_ClockConfig+0xac>
        {
          return HAL_ERROR;
 8009258:	2301      	movs	r3, #1
 800925a:	e13b      	b.n	80094d4 <HAL_RCC_ClockConfig+0x314>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800925c:	4b78      	ldr	r3, [pc, #480]	; (8009440 <HAL_RCC_ClockConfig+0x280>)
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f003 0302 	and.w	r3, r3, #2
 8009264:	2b00      	cmp	r3, #0
 8009266:	d101      	bne.n	800926c <HAL_RCC_ClockConfig+0xac>
        {
          return HAL_ERROR;
 8009268:	2301      	movs	r3, #1
 800926a:	e133      	b.n	80094d4 <HAL_RCC_ClockConfig+0x314>
        }
      }

      __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800926c:	4b74      	ldr	r3, [pc, #464]	; (8009440 <HAL_RCC_ClockConfig+0x280>)
 800926e:	689b      	ldr	r3, [r3, #8]
 8009270:	f023 0203 	bic.w	r2, r3, #3
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	685b      	ldr	r3, [r3, #4]
 8009278:	4971      	ldr	r1, [pc, #452]	; (8009440 <HAL_RCC_ClockConfig+0x280>)
 800927a:	4313      	orrs	r3, r2
 800927c:	608b      	str	r3, [r1, #8]
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800927e:	f7fa fa6b 	bl	8003758 <HAL_GetTick>
 8009282:	60f8      	str	r0, [r7, #12]
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	2b01      	cmp	r3, #1
 800928a:	d112      	bne.n	80092b2 <HAL_RCC_ClockConfig+0xf2>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800928c:	e00a      	b.n	80092a4 <HAL_RCC_ClockConfig+0xe4>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800928e:	f7fa fa63 	bl	8003758 <HAL_GetTick>
 8009292:	4602      	mov	r2, r0
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	1ad3      	subs	r3, r2, r3
 8009298:	f241 3288 	movw	r2, #5000	; 0x1388
 800929c:	4293      	cmp	r3, r2
 800929e:	d901      	bls.n	80092a4 <HAL_RCC_ClockConfig+0xe4>
          {
            return HAL_TIMEOUT;
 80092a0:	2303      	movs	r3, #3
 80092a2:	e117      	b.n	80094d4 <HAL_RCC_ClockConfig+0x314>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80092a4:	4b66      	ldr	r3, [pc, #408]	; (8009440 <HAL_RCC_ClockConfig+0x280>)
 80092a6:	689b      	ldr	r3, [r3, #8]
 80092a8:	f003 030c 	and.w	r3, r3, #12
 80092ac:	2b04      	cmp	r3, #4
 80092ae:	d1ee      	bne.n	800928e <HAL_RCC_ClockConfig+0xce>
 80092b0:	e0ed      	b.n	800948e <HAL_RCC_ClockConfig+0x2ce>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	685b      	ldr	r3, [r3, #4]
 80092b6:	2b02      	cmp	r3, #2
 80092b8:	d112      	bne.n	80092e0 <HAL_RCC_ClockConfig+0x120>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80092ba:	e00a      	b.n	80092d2 <HAL_RCC_ClockConfig+0x112>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80092bc:	f7fa fa4c 	bl	8003758 <HAL_GetTick>
 80092c0:	4602      	mov	r2, r0
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	1ad3      	subs	r3, r2, r3
 80092c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80092ca:	4293      	cmp	r3, r2
 80092cc:	d901      	bls.n	80092d2 <HAL_RCC_ClockConfig+0x112>
          {
            return HAL_TIMEOUT;
 80092ce:	2303      	movs	r3, #3
 80092d0:	e100      	b.n	80094d4 <HAL_RCC_ClockConfig+0x314>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80092d2:	4b5b      	ldr	r3, [pc, #364]	; (8009440 <HAL_RCC_ClockConfig+0x280>)
 80092d4:	689b      	ldr	r3, [r3, #8]
 80092d6:	f003 030c 	and.w	r3, r3, #12
 80092da:	2b08      	cmp	r3, #8
 80092dc:	d1ee      	bne.n	80092bc <HAL_RCC_ClockConfig+0xfc>
 80092de:	e0d6      	b.n	800948e <HAL_RCC_ClockConfig+0x2ce>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	685b      	ldr	r3, [r3, #4]
 80092e4:	2b03      	cmp	r3, #3
 80092e6:	d11d      	bne.n	8009324 <HAL_RCC_ClockConfig+0x164>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 80092e8:	e00a      	b.n	8009300 <HAL_RCC_ClockConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80092ea:	f7fa fa35 	bl	8003758 <HAL_GetTick>
 80092ee:	4602      	mov	r2, r0
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	1ad3      	subs	r3, r2, r3
 80092f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80092f8:	4293      	cmp	r3, r2
 80092fa:	d901      	bls.n	8009300 <HAL_RCC_ClockConfig+0x140>
          {
            return HAL_TIMEOUT;
 80092fc:	2303      	movs	r3, #3
 80092fe:	e0e9      	b.n	80094d4 <HAL_RCC_ClockConfig+0x314>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8009300:	4b4f      	ldr	r3, [pc, #316]	; (8009440 <HAL_RCC_ClockConfig+0x280>)
 8009302:	689b      	ldr	r3, [r3, #8]
 8009304:	f003 030c 	and.w	r3, r3, #12
 8009308:	2b03      	cmp	r3, #3
 800930a:	d1ee      	bne.n	80092ea <HAL_RCC_ClockConfig+0x12a>
 800930c:	e0bf      	b.n	800948e <HAL_RCC_ClockConfig+0x2ce>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800930e:	f7fa fa23 	bl	8003758 <HAL_GetTick>
 8009312:	4602      	mov	r2, r0
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	1ad3      	subs	r3, r2, r3
 8009318:	f241 3288 	movw	r2, #5000	; 0x1388
 800931c:	4293      	cmp	r3, r2
 800931e:	d901      	bls.n	8009324 <HAL_RCC_ClockConfig+0x164>
          {
            return HAL_TIMEOUT;
 8009320:	2303      	movs	r3, #3
 8009322:	e0d7      	b.n	80094d4 <HAL_RCC_ClockConfig+0x314>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8009324:	4b46      	ldr	r3, [pc, #280]	; (8009440 <HAL_RCC_ClockConfig+0x280>)
 8009326:	689b      	ldr	r3, [r3, #8]
 8009328:	f003 030c 	and.w	r3, r3, #12
 800932c:	2b00      	cmp	r3, #0
 800932e:	d1ee      	bne.n	800930e <HAL_RCC_ClockConfig+0x14e>
 8009330:	e0ad      	b.n	800948e <HAL_RCC_ClockConfig+0x2ce>
  }
  /* Decreasing the CPU frequency */
  else
  {
    /*-------------------------- HCLK Configuration --------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f003 0302 	and.w	r3, r3, #2
 800933a:	2b00      	cmp	r3, #0
 800933c:	d008      	beq.n	8009350 <HAL_RCC_ClockConfig+0x190>
    {
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800933e:	4b40      	ldr	r3, [pc, #256]	; (8009440 <HAL_RCC_ClockConfig+0x280>)
 8009340:	689b      	ldr	r3, [r3, #8]
 8009342:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	689b      	ldr	r3, [r3, #8]
 800934a:	493d      	ldr	r1, [pc, #244]	; (8009440 <HAL_RCC_ClockConfig+0x280>)
 800934c:	4313      	orrs	r3, r2
 800934e:	608b      	str	r3, [r1, #8]
    }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f003 0301 	and.w	r3, r3, #1
 8009358:	2b00      	cmp	r3, #0
 800935a:	f000 808b 	beq.w	8009474 <HAL_RCC_ClockConfig+0x2b4>
    {    
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
      
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	685b      	ldr	r3, [r3, #4]
 8009362:	2b01      	cmp	r3, #1
 8009364:	d107      	bne.n	8009376 <HAL_RCC_ClockConfig+0x1b6>
      {
        /* Check the HSE ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009366:	4b36      	ldr	r3, [pc, #216]	; (8009440 <HAL_RCC_ClockConfig+0x280>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800936e:	2b00      	cmp	r3, #0
 8009370:	d119      	bne.n	80093a6 <HAL_RCC_ClockConfig+0x1e6>
        {
          return HAL_ERROR;
 8009372:	2301      	movs	r3, #1
 8009374:	e0ae      	b.n	80094d4 <HAL_RCC_ClockConfig+0x314>
        }
      }
      /* PLL is selected as System Clock Source */
      else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK) || 
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	685b      	ldr	r3, [r3, #4]
 800937a:	2b02      	cmp	r3, #2
 800937c:	d003      	beq.n	8009386 <HAL_RCC_ClockConfig+0x1c6>
              (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	685b      	ldr	r3, [r3, #4]
      else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK) || 
 8009382:	2b03      	cmp	r3, #3
 8009384:	d107      	bne.n	8009396 <HAL_RCC_ClockConfig+0x1d6>
      {
        /* Check the PLL ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009386:	4b2e      	ldr	r3, [pc, #184]	; (8009440 <HAL_RCC_ClockConfig+0x280>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800938e:	2b00      	cmp	r3, #0
 8009390:	d109      	bne.n	80093a6 <HAL_RCC_ClockConfig+0x1e6>
        {
          return HAL_ERROR;
 8009392:	2301      	movs	r3, #1
 8009394:	e09e      	b.n	80094d4 <HAL_RCC_ClockConfig+0x314>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009396:	4b2a      	ldr	r3, [pc, #168]	; (8009440 <HAL_RCC_ClockConfig+0x280>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f003 0302 	and.w	r3, r3, #2
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d101      	bne.n	80093a6 <HAL_RCC_ClockConfig+0x1e6>
        {
          return HAL_ERROR;
 80093a2:	2301      	movs	r3, #1
 80093a4:	e096      	b.n	80094d4 <HAL_RCC_ClockConfig+0x314>
        }
      }
      __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80093a6:	4b26      	ldr	r3, [pc, #152]	; (8009440 <HAL_RCC_ClockConfig+0x280>)
 80093a8:	689b      	ldr	r3, [r3, #8]
 80093aa:	f023 0203 	bic.w	r2, r3, #3
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	685b      	ldr	r3, [r3, #4]
 80093b2:	4923      	ldr	r1, [pc, #140]	; (8009440 <HAL_RCC_ClockConfig+0x280>)
 80093b4:	4313      	orrs	r3, r2
 80093b6:	608b      	str	r3, [r1, #8]
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80093b8:	f7fa f9ce 	bl	8003758 <HAL_GetTick>
 80093bc:	60f8      	str	r0, [r7, #12]
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	685b      	ldr	r3, [r3, #4]
 80093c2:	2b01      	cmp	r3, #1
 80093c4:	d112      	bne.n	80093ec <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80093c6:	e00a      	b.n	80093de <HAL_RCC_ClockConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80093c8:	f7fa f9c6 	bl	8003758 <HAL_GetTick>
 80093cc:	4602      	mov	r2, r0
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	1ad3      	subs	r3, r2, r3
 80093d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d901      	bls.n	80093de <HAL_RCC_ClockConfig+0x21e>
          {
            return HAL_TIMEOUT;
 80093da:	2303      	movs	r3, #3
 80093dc:	e07a      	b.n	80094d4 <HAL_RCC_ClockConfig+0x314>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80093de:	4b18      	ldr	r3, [pc, #96]	; (8009440 <HAL_RCC_ClockConfig+0x280>)
 80093e0:	689b      	ldr	r3, [r3, #8]
 80093e2:	f003 030c 	and.w	r3, r3, #12
 80093e6:	2b04      	cmp	r3, #4
 80093e8:	d1ee      	bne.n	80093c8 <HAL_RCC_ClockConfig+0x208>
 80093ea:	e043      	b.n	8009474 <HAL_RCC_ClockConfig+0x2b4>
          } 
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	685b      	ldr	r3, [r3, #4]
 80093f0:	2b02      	cmp	r3, #2
 80093f2:	d112      	bne.n	800941a <HAL_RCC_ClockConfig+0x25a>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80093f4:	e00a      	b.n	800940c <HAL_RCC_ClockConfig+0x24c>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80093f6:	f7fa f9af 	bl	8003758 <HAL_GetTick>
 80093fa:	4602      	mov	r2, r0
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	1ad3      	subs	r3, r2, r3
 8009400:	f241 3288 	movw	r2, #5000	; 0x1388
 8009404:	4293      	cmp	r3, r2
 8009406:	d901      	bls.n	800940c <HAL_RCC_ClockConfig+0x24c>
          {
            return HAL_TIMEOUT;
 8009408:	2303      	movs	r3, #3
 800940a:	e063      	b.n	80094d4 <HAL_RCC_ClockConfig+0x314>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800940c:	4b0c      	ldr	r3, [pc, #48]	; (8009440 <HAL_RCC_ClockConfig+0x280>)
 800940e:	689b      	ldr	r3, [r3, #8]
 8009410:	f003 030c 	and.w	r3, r3, #12
 8009414:	2b08      	cmp	r3, #8
 8009416:	d1ee      	bne.n	80093f6 <HAL_RCC_ClockConfig+0x236>
 8009418:	e02c      	b.n	8009474 <HAL_RCC_ClockConfig+0x2b4>
          } 
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	685b      	ldr	r3, [r3, #4]
 800941e:	2b03      	cmp	r3, #3
 8009420:	d122      	bne.n	8009468 <HAL_RCC_ClockConfig+0x2a8>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8009422:	e00f      	b.n	8009444 <HAL_RCC_ClockConfig+0x284>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009424:	f7fa f998 	bl	8003758 <HAL_GetTick>
 8009428:	4602      	mov	r2, r0
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	1ad3      	subs	r3, r2, r3
 800942e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009432:	4293      	cmp	r3, r2
 8009434:	d906      	bls.n	8009444 <HAL_RCC_ClockConfig+0x284>
          {
            return HAL_TIMEOUT;
 8009436:	2303      	movs	r3, #3
 8009438:	e04c      	b.n	80094d4 <HAL_RCC_ClockConfig+0x314>
 800943a:	bf00      	nop
 800943c:	40023c00 	.word	0x40023c00
 8009440:	40023800 	.word	0x40023800
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8009444:	4b25      	ldr	r3, [pc, #148]	; (80094dc <HAL_RCC_ClockConfig+0x31c>)
 8009446:	689b      	ldr	r3, [r3, #8]
 8009448:	f003 030c 	and.w	r3, r3, #12
 800944c:	2b03      	cmp	r3, #3
 800944e:	d1e9      	bne.n	8009424 <HAL_RCC_ClockConfig+0x264>
 8009450:	e010      	b.n	8009474 <HAL_RCC_ClockConfig+0x2b4>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009452:	f7fa f981 	bl	8003758 <HAL_GetTick>
 8009456:	4602      	mov	r2, r0
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	1ad3      	subs	r3, r2, r3
 800945c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009460:	4293      	cmp	r3, r2
 8009462:	d901      	bls.n	8009468 <HAL_RCC_ClockConfig+0x2a8>
          {
            return HAL_TIMEOUT;
 8009464:	2303      	movs	r3, #3
 8009466:	e035      	b.n	80094d4 <HAL_RCC_ClockConfig+0x314>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8009468:	4b1c      	ldr	r3, [pc, #112]	; (80094dc <HAL_RCC_ClockConfig+0x31c>)
 800946a:	689b      	ldr	r3, [r3, #8]
 800946c:	f003 030c 	and.w	r3, r3, #12
 8009470:	2b00      	cmp	r3, #0
 8009472:	d1ee      	bne.n	8009452 <HAL_RCC_ClockConfig+0x292>
        }
      }
    }
    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009474:	4b1a      	ldr	r3, [pc, #104]	; (80094e0 <HAL_RCC_ClockConfig+0x320>)
 8009476:	683a      	ldr	r2, [r7, #0]
 8009478:	b2d2      	uxtb	r2, r2
 800947a:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800947c:	4b18      	ldr	r3, [pc, #96]	; (80094e0 <HAL_RCC_ClockConfig+0x320>)
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	f003 030f 	and.w	r3, r3, #15
 8009484:	683a      	ldr	r2, [r7, #0]
 8009486:	429a      	cmp	r2, r3
 8009488:	d001      	beq.n	800948e <HAL_RCC_ClockConfig+0x2ce>
    {
      return HAL_ERROR;
 800948a:	2301      	movs	r3, #1
 800948c:	e022      	b.n	80094d4 <HAL_RCC_ClockConfig+0x314>
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	f003 0304 	and.w	r3, r3, #4
 8009496:	2b00      	cmp	r3, #0
 8009498:	d008      	beq.n	80094ac <HAL_RCC_ClockConfig+0x2ec>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800949a:	4b10      	ldr	r3, [pc, #64]	; (80094dc <HAL_RCC_ClockConfig+0x31c>)
 800949c:	689b      	ldr	r3, [r3, #8]
 800949e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	68db      	ldr	r3, [r3, #12]
 80094a6:	490d      	ldr	r1, [pc, #52]	; (80094dc <HAL_RCC_ClockConfig+0x31c>)
 80094a8:	4313      	orrs	r3, r2
 80094aa:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f003 0308 	and.w	r3, r3, #8
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d009      	beq.n	80094cc <HAL_RCC_ClockConfig+0x30c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80094b8:	4b08      	ldr	r3, [pc, #32]	; (80094dc <HAL_RCC_ClockConfig+0x31c>)
 80094ba:	689b      	ldr	r3, [r3, #8]
 80094bc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	691b      	ldr	r3, [r3, #16]
 80094c4:	00db      	lsls	r3, r3, #3
 80094c6:	4905      	ldr	r1, [pc, #20]	; (80094dc <HAL_RCC_ClockConfig+0x31c>)
 80094c8:	4313      	orrs	r3, r2
 80094ca:	608b      	str	r3, [r1, #8]
  }

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80094cc:	200f      	movs	r0, #15
 80094ce:	f7fa f919 	bl	8003704 <HAL_InitTick>
  
  return HAL_OK;
 80094d2:	2300      	movs	r3, #0
}
 80094d4:	4618      	mov	r0, r3
 80094d6:	3710      	adds	r7, #16
 80094d8:	46bd      	mov	sp, r7
 80094da:	bd80      	pop	{r7, pc}
 80094dc:	40023800 	.word	0x40023800
 80094e0:	40023c00 	.word	0x40023c00

080094e4 <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80094e4:	b480      	push	{r7}
 80094e6:	b091      	sub	sp, #68	; 0x44
 80094e8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80094ea:	2300      	movs	r3, #0
 80094ec:	637b      	str	r3, [r7, #52]	; 0x34
 80094ee:	2300      	movs	r3, #0
 80094f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80094f2:	2300      	movs	r3, #0
 80094f4:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 80094f6:	2300      	movs	r3, #0
 80094f8:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80094fa:	4b3e      	ldr	r3, [pc, #248]	; (80095f4 <HAL_RCC_GetSysClockFreq+0x110>)
 80094fc:	689b      	ldr	r3, [r3, #8]
 80094fe:	f003 030c 	and.w	r3, r3, #12
 8009502:	2b08      	cmp	r3, #8
 8009504:	d00c      	beq.n	8009520 <HAL_RCC_GetSysClockFreq+0x3c>
 8009506:	2b08      	cmp	r3, #8
 8009508:	d86b      	bhi.n	80095e2 <HAL_RCC_GetSysClockFreq+0xfe>
 800950a:	2b00      	cmp	r3, #0
 800950c:	d002      	beq.n	8009514 <HAL_RCC_GetSysClockFreq+0x30>
 800950e:	2b04      	cmp	r3, #4
 8009510:	d003      	beq.n	800951a <HAL_RCC_GetSysClockFreq+0x36>
 8009512:	e066      	b.n	80095e2 <HAL_RCC_GetSysClockFreq+0xfe>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009514:	4b38      	ldr	r3, [pc, #224]	; (80095f8 <HAL_RCC_GetSysClockFreq+0x114>)
 8009516:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8009518:	e066      	b.n	80095e8 <HAL_RCC_GetSysClockFreq+0x104>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800951a:	4b38      	ldr	r3, [pc, #224]	; (80095fc <HAL_RCC_GetSysClockFreq+0x118>)
 800951c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800951e:	e063      	b.n	80095e8 <HAL_RCC_GetSysClockFreq+0x104>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009520:	4b34      	ldr	r3, [pc, #208]	; (80095f4 <HAL_RCC_GetSysClockFreq+0x110>)
 8009522:	685b      	ldr	r3, [r3, #4]
 8009524:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009528:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800952a:	4b32      	ldr	r3, [pc, #200]	; (80095f4 <HAL_RCC_GetSysClockFreq+0x110>)
 800952c:	685b      	ldr	r3, [r3, #4]
 800952e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009532:	2b00      	cmp	r3, #0
 8009534:	d01c      	beq.n	8009570 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8009536:	4a31      	ldr	r2, [pc, #196]	; (80095fc <HAL_RCC_GetSysClockFreq+0x118>)
 8009538:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800953a:	fbb2 f2f3 	udiv	r2, r2, r3
 800953e:	4b2d      	ldr	r3, [pc, #180]	; (80095f4 <HAL_RCC_GetSysClockFreq+0x110>)
 8009540:	6859      	ldr	r1, [r3, #4]
 8009542:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009546:	400b      	ands	r3, r1
 8009548:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800954c:	6279      	str	r1, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800954e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009550:	fa91 f1a1 	rbit	r1, r1
 8009554:	6239      	str	r1, [r7, #32]
   return(result);
 8009556:	6a39      	ldr	r1, [r7, #32]
 8009558:	62f9      	str	r1, [r7, #44]	; 0x2c
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800955a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800955c:	fab1 f181 	clz	r1, r1
 8009560:	62b9      	str	r1, [r7, #40]	; 0x28
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009562:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009564:	b2c9      	uxtb	r1, r1
 8009566:	40cb      	lsrs	r3, r1
 8009568:	fb02 f303 	mul.w	r3, r2, r3
 800956c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800956e:	e01b      	b.n	80095a8 <HAL_RCC_GetSysClockFreq+0xc4>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8009570:	4a21      	ldr	r2, [pc, #132]	; (80095f8 <HAL_RCC_GetSysClockFreq+0x114>)
 8009572:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009574:	fbb2 f2f3 	udiv	r2, r2, r3
 8009578:	4b1e      	ldr	r3, [pc, #120]	; (80095f4 <HAL_RCC_GetSysClockFreq+0x110>)
 800957a:	6859      	ldr	r1, [r3, #4]
 800957c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009580:	400b      	ands	r3, r1
 8009582:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8009586:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009588:	6979      	ldr	r1, [r7, #20]
 800958a:	fa91 f1a1 	rbit	r1, r1
 800958e:	6139      	str	r1, [r7, #16]
   return(result);
 8009590:	6939      	ldr	r1, [r7, #16]
 8009592:	61f9      	str	r1, [r7, #28]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009594:	69f9      	ldr	r1, [r7, #28]
 8009596:	fab1 f181 	clz	r1, r1
 800959a:	61b9      	str	r1, [r7, #24]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800959c:	69b9      	ldr	r1, [r7, #24]
 800959e:	b2c9      	uxtb	r1, r1
 80095a0:	40cb      	lsrs	r3, r1
 80095a2:	fb02 f303 	mul.w	r3, r2, r3
 80095a6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1 ) *2);
 80095a8:	4b12      	ldr	r3, [pc, #72]	; (80095f4 <HAL_RCC_GetSysClockFreq+0x110>)
 80095aa:	685b      	ldr	r3, [r3, #4]
 80095ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80095b0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80095b4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80095b6:	687a      	ldr	r2, [r7, #4]
 80095b8:	fa92 f2a2 	rbit	r2, r2
 80095bc:	603a      	str	r2, [r7, #0]
   return(result);
 80095be:	683a      	ldr	r2, [r7, #0]
 80095c0:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80095c2:	68fa      	ldr	r2, [r7, #12]
 80095c4:	fab2 f282 	clz	r2, r2
 80095c8:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80095ca:	68ba      	ldr	r2, [r7, #8]
 80095cc:	b2d2      	uxtb	r2, r2
 80095ce:	40d3      	lsrs	r3, r2
 80095d0:	3301      	adds	r3, #1
 80095d2:	005b      	lsls	r3, r3, #1
 80095d4:	633b      	str	r3, [r7, #48]	; 0x30
      
      sysclockfreq = pllvco/pllp;
 80095d6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80095d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095da:	fbb2 f3f3 	udiv	r3, r2, r3
 80095de:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80095e0:	e002      	b.n	80095e8 <HAL_RCC_GetSysClockFreq+0x104>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80095e2:	4b05      	ldr	r3, [pc, #20]	; (80095f8 <HAL_RCC_GetSysClockFreq+0x114>)
 80095e4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80095e6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80095e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80095ea:	4618      	mov	r0, r3
 80095ec:	3744      	adds	r7, #68	; 0x44
 80095ee:	46bd      	mov	sp, r7
 80095f0:	bc80      	pop	{r7}
 80095f2:	4770      	bx	lr
 80095f4:	40023800 	.word	0x40023800
 80095f8:	00f42400 	.word	0x00f42400
 80095fc:	007a1200 	.word	0x007a1200

08009600 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b084      	sub	sp, #16
 8009604:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8009606:	f7ff ff6d 	bl	80094e4 <HAL_RCC_GetSysClockFreq>
 800960a:	4601      	mov	r1, r0
 800960c:	4b0f      	ldr	r3, [pc, #60]	; (800964c <HAL_RCC_GetHCLKFreq+0x4c>)
 800960e:	689b      	ldr	r3, [r3, #8]
 8009610:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009614:	22f0      	movs	r2, #240	; 0xf0
 8009616:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009618:	687a      	ldr	r2, [r7, #4]
 800961a:	fa92 f2a2 	rbit	r2, r2
 800961e:	603a      	str	r2, [r7, #0]
   return(result);
 8009620:	683a      	ldr	r2, [r7, #0]
 8009622:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009624:	68fa      	ldr	r2, [r7, #12]
 8009626:	fab2 f282 	clz	r2, r2
 800962a:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800962c:	68ba      	ldr	r2, [r7, #8]
 800962e:	b2d2      	uxtb	r2, r2
 8009630:	40d3      	lsrs	r3, r2
 8009632:	4a07      	ldr	r2, [pc, #28]	; (8009650 <HAL_RCC_GetHCLKFreq+0x50>)
 8009634:	5cd3      	ldrb	r3, [r2, r3]
 8009636:	fa21 f303 	lsr.w	r3, r1, r3
 800963a:	4a06      	ldr	r2, [pc, #24]	; (8009654 <HAL_RCC_GetHCLKFreq+0x54>)
 800963c:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 800963e:	4b05      	ldr	r3, [pc, #20]	; (8009654 <HAL_RCC_GetHCLKFreq+0x54>)
 8009640:	681b      	ldr	r3, [r3, #0]
}
 8009642:	4618      	mov	r0, r3
 8009644:	3710      	adds	r7, #16
 8009646:	46bd      	mov	sp, r7
 8009648:	bd80      	pop	{r7, pc}
 800964a:	bf00      	nop
 800964c:	40023800 	.word	0x40023800
 8009650:	0800ed0c 	.word	0x0800ed0c
 8009654:	2000003c 	.word	0x2000003c

08009658 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 8009658:	b580      	push	{r7, lr}
 800965a:	b084      	sub	sp, #16
 800965c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800965e:	f7ff ffcf 	bl	8009600 <HAL_RCC_GetHCLKFreq>
 8009662:	4601      	mov	r1, r0
 8009664:	4b0d      	ldr	r3, [pc, #52]	; (800969c <HAL_RCC_GetPCLK1Freq+0x44>)
 8009666:	689b      	ldr	r3, [r3, #8]
 8009668:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800966c:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8009670:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009672:	687a      	ldr	r2, [r7, #4]
 8009674:	fa92 f2a2 	rbit	r2, r2
 8009678:	603a      	str	r2, [r7, #0]
   return(result);
 800967a:	683a      	ldr	r2, [r7, #0]
 800967c:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800967e:	68fa      	ldr	r2, [r7, #12]
 8009680:	fab2 f282 	clz	r2, r2
 8009684:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009686:	68ba      	ldr	r2, [r7, #8]
 8009688:	b2d2      	uxtb	r2, r2
 800968a:	40d3      	lsrs	r3, r2
 800968c:	4a04      	ldr	r2, [pc, #16]	; (80096a0 <HAL_RCC_GetPCLK1Freq+0x48>)
 800968e:	5cd3      	ldrb	r3, [r2, r3]
 8009690:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009694:	4618      	mov	r0, r3
 8009696:	3710      	adds	r7, #16
 8009698:	46bd      	mov	sp, r7
 800969a:	bd80      	pop	{r7, pc}
 800969c:	40023800 	.word	0x40023800
 80096a0:	0800ed0c 	.word	0x0800ed0c

080096a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b084      	sub	sp, #16
 80096a8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 80096aa:	f7ff ffa9 	bl	8009600 <HAL_RCC_GetHCLKFreq>
 80096ae:	4601      	mov	r1, r0
 80096b0:	4b0d      	ldr	r3, [pc, #52]	; (80096e8 <HAL_RCC_GetPCLK2Freq+0x44>)
 80096b2:	689b      	ldr	r3, [r3, #8]
 80096b4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80096b8:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80096bc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80096be:	687a      	ldr	r2, [r7, #4]
 80096c0:	fa92 f2a2 	rbit	r2, r2
 80096c4:	603a      	str	r2, [r7, #0]
   return(result);
 80096c6:	683a      	ldr	r2, [r7, #0]
 80096c8:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80096ca:	68fa      	ldr	r2, [r7, #12]
 80096cc:	fab2 f282 	clz	r2, r2
 80096d0:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 80096d2:	68ba      	ldr	r2, [r7, #8]
 80096d4:	b2d2      	uxtb	r2, r2
 80096d6:	40d3      	lsrs	r3, r2
 80096d8:	4a04      	ldr	r2, [pc, #16]	; (80096ec <HAL_RCC_GetPCLK2Freq+0x48>)
 80096da:	5cd3      	ldrb	r3, [r2, r3]
 80096dc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80096e0:	4618      	mov	r0, r3
 80096e2:	3710      	adds	r7, #16
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bd80      	pop	{r7, pc}
 80096e8:	40023800 	.word	0x40023800
 80096ec:	0800ed0c 	.word	0x0800ed0c

080096f0 <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b082      	sub	sp, #8
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d101      	bne.n	8009702 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80096fe:	2301      	movs	r3, #1
 8009700:	e01d      	b.n	800973e <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009708:	b2db      	uxtb	r3, r3
 800970a:	2b00      	cmp	r3, #0
 800970c:	d106      	bne.n	800971c <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	2200      	movs	r2, #0
 8009712:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009716:	6878      	ldr	r0, [r7, #4]
 8009718:	f000 f815 	bl	8009746 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	2202      	movs	r2, #2
 8009720:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681a      	ldr	r2, [r3, #0]
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	3304      	adds	r3, #4
 800972c:	4619      	mov	r1, r3
 800972e:	4610      	mov	r0, r2
 8009730:	f000 f82c 	bl	800978c <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2201      	movs	r2, #1
 8009738:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 800973c:	2300      	movs	r3, #0
}
 800973e:	4618      	mov	r0, r3
 8009740:	3708      	adds	r7, #8
 8009742:	46bd      	mov	sp, r7
 8009744:	bd80      	pop	{r7, pc}

08009746 <HAL_TIM_Base_MspInit>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8009746:	b480      	push	{r7}
 8009748:	b083      	sub	sp, #12
 800974a:	af00      	add	r7, sp, #0
 800974c:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800974e:	bf00      	nop
 8009750:	370c      	adds	r7, #12
 8009752:	46bd      	mov	sp, r7
 8009754:	bc80      	pop	{r7}
 8009756:	4770      	bx	lr

08009758 <HAL_TIM_Base_Start_IT>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009758:	b480      	push	{r7}
 800975a:	b083      	sub	sp, #12
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	68da      	ldr	r2, [r3, #12]
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	f042 0201 	orr.w	r2, r2, #1
 800976e:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	681a      	ldr	r2, [r3, #0]
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f042 0201 	orr.w	r2, r2, #1
 800977e:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8009780:	2300      	movs	r3, #0
}
 8009782:	4618      	mov	r0, r3
 8009784:	370c      	adds	r7, #12
 8009786:	46bd      	mov	sp, r7
 8009788:	bc80      	pop	{r7}
 800978a:	4770      	bx	lr

0800978c <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800978c:	b480      	push	{r7}
 800978e:	b085      	sub	sp, #20
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
 8009794:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 8009796:	2300      	movs	r3, #0
 8009798:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	4a43      	ldr	r2, [pc, #268]	; (80098b0 <TIM_Base_SetConfig+0x124>)
 80097a4:	4293      	cmp	r3, r2
 80097a6:	d013      	beq.n	80097d0 <TIM_Base_SetConfig+0x44>
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097ae:	d00f      	beq.n	80097d0 <TIM_Base_SetConfig+0x44>
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	4a40      	ldr	r2, [pc, #256]	; (80098b4 <TIM_Base_SetConfig+0x128>)
 80097b4:	4293      	cmp	r3, r2
 80097b6:	d00b      	beq.n	80097d0 <TIM_Base_SetConfig+0x44>
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	4a3f      	ldr	r2, [pc, #252]	; (80098b8 <TIM_Base_SetConfig+0x12c>)
 80097bc:	4293      	cmp	r3, r2
 80097be:	d007      	beq.n	80097d0 <TIM_Base_SetConfig+0x44>
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	4a3e      	ldr	r2, [pc, #248]	; (80098bc <TIM_Base_SetConfig+0x130>)
 80097c4:	4293      	cmp	r3, r2
 80097c6:	d003      	beq.n	80097d0 <TIM_Base_SetConfig+0x44>
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	4a3d      	ldr	r2, [pc, #244]	; (80098c0 <TIM_Base_SetConfig+0x134>)
 80097cc:	4293      	cmp	r3, r2
 80097ce:	d101      	bne.n	80097d4 <TIM_Base_SetConfig+0x48>
 80097d0:	2301      	movs	r3, #1
 80097d2:	e000      	b.n	80097d6 <TIM_Base_SetConfig+0x4a>
 80097d4:	2300      	movs	r3, #0
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d008      	beq.n	80097ec <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80097e2:	683b      	ldr	r3, [r7, #0]
 80097e4:	685b      	ldr	r3, [r3, #4]
 80097e6:	68fa      	ldr	r2, [r7, #12]
 80097e8:	4313      	orrs	r3, r2
 80097ea:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	4a30      	ldr	r2, [pc, #192]	; (80098b0 <TIM_Base_SetConfig+0x124>)
 80097f0:	4293      	cmp	r3, r2
 80097f2:	d02b      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097fa:	d027      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	4a2d      	ldr	r2, [pc, #180]	; (80098b4 <TIM_Base_SetConfig+0x128>)
 8009800:	4293      	cmp	r3, r2
 8009802:	d023      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	4a2c      	ldr	r2, [pc, #176]	; (80098b8 <TIM_Base_SetConfig+0x12c>)
 8009808:	4293      	cmp	r3, r2
 800980a:	d01f      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	4a2b      	ldr	r2, [pc, #172]	; (80098bc <TIM_Base_SetConfig+0x130>)
 8009810:	4293      	cmp	r3, r2
 8009812:	d01b      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	4a2a      	ldr	r2, [pc, #168]	; (80098c0 <TIM_Base_SetConfig+0x134>)
 8009818:	4293      	cmp	r3, r2
 800981a:	d017      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	4a29      	ldr	r2, [pc, #164]	; (80098c4 <TIM_Base_SetConfig+0x138>)
 8009820:	4293      	cmp	r3, r2
 8009822:	d013      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	4a28      	ldr	r2, [pc, #160]	; (80098c8 <TIM_Base_SetConfig+0x13c>)
 8009828:	4293      	cmp	r3, r2
 800982a:	d00f      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	4a27      	ldr	r2, [pc, #156]	; (80098cc <TIM_Base_SetConfig+0x140>)
 8009830:	4293      	cmp	r3, r2
 8009832:	d00b      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	4a26      	ldr	r2, [pc, #152]	; (80098d0 <TIM_Base_SetConfig+0x144>)
 8009838:	4293      	cmp	r3, r2
 800983a:	d007      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	4a25      	ldr	r2, [pc, #148]	; (80098d4 <TIM_Base_SetConfig+0x148>)
 8009840:	4293      	cmp	r3, r2
 8009842:	d003      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	4a24      	ldr	r2, [pc, #144]	; (80098d8 <TIM_Base_SetConfig+0x14c>)
 8009848:	4293      	cmp	r3, r2
 800984a:	d101      	bne.n	8009850 <TIM_Base_SetConfig+0xc4>
 800984c:	2301      	movs	r3, #1
 800984e:	e000      	b.n	8009852 <TIM_Base_SetConfig+0xc6>
 8009850:	2300      	movs	r3, #0
 8009852:	2b00      	cmp	r3, #0
 8009854:	d008      	beq.n	8009868 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800985c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	68db      	ldr	r3, [r3, #12]
 8009862:	68fa      	ldr	r2, [r7, #12]
 8009864:	4313      	orrs	r3, r2
 8009866:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	68fa      	ldr	r2, [r7, #12]
 800986c:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	689a      	ldr	r2, [r3, #8]
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	681a      	ldr	r2, [r3, #0]
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	4a0b      	ldr	r2, [pc, #44]	; (80098b0 <TIM_Base_SetConfig+0x124>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d003      	beq.n	800988e <TIM_Base_SetConfig+0x102>
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	4a0d      	ldr	r2, [pc, #52]	; (80098c0 <TIM_Base_SetConfig+0x134>)
 800988a:	4293      	cmp	r3, r2
 800988c:	d101      	bne.n	8009892 <TIM_Base_SetConfig+0x106>
 800988e:	2301      	movs	r3, #1
 8009890:	e000      	b.n	8009894 <TIM_Base_SetConfig+0x108>
 8009892:	2300      	movs	r3, #0
 8009894:	2b00      	cmp	r3, #0
 8009896:	d003      	beq.n	80098a0 <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	691a      	ldr	r2, [r3, #16]
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2201      	movs	r2, #1
 80098a4:	615a      	str	r2, [r3, #20]
}
 80098a6:	bf00      	nop
 80098a8:	3714      	adds	r7, #20
 80098aa:	46bd      	mov	sp, r7
 80098ac:	bc80      	pop	{r7}
 80098ae:	4770      	bx	lr
 80098b0:	40010000 	.word	0x40010000
 80098b4:	40000400 	.word	0x40000400
 80098b8:	40000800 	.word	0x40000800
 80098bc:	40000c00 	.word	0x40000c00
 80098c0:	40010400 	.word	0x40010400
 80098c4:	40014000 	.word	0x40014000
 80098c8:	40014400 	.word	0x40014400
 80098cc:	40014800 	.word	0x40014800
 80098d0:	40001800 	.word	0x40001800
 80098d4:	40001c00 	.word	0x40001c00
 80098d8:	40002000 	.word	0x40002000

080098dc <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b082      	sub	sp, #8
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d101      	bne.n	80098ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80098ea:	2301      	movs	r3, #1
 80098ec:	e03b      	b.n	8009966 <HAL_UART_Init+0x8a>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->State == HAL_UART_STATE_RESET)
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80098f4:	b2db      	uxtb	r3, r3
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d106      	bne.n	8009908 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2200      	movs	r2, #0
 80098fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8009902:	6878      	ldr	r0, [r7, #4]
 8009904:	f7f8 fba6 	bl	8002054 <HAL_UART_MspInit>
  }

  huart->State = HAL_UART_STATE_BUSY;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2202      	movs	r2, #2
 800990c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	68da      	ldr	r2, [r3, #12]
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800991e:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009920:	6878      	ldr	r0, [r7, #4]
 8009922:	f000 fb21 	bl	8009f68 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  huart->Instance->CR2 &= ~(USART_CR2_LINEN | USART_CR2_CLKEN);
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	691a      	ldr	r2, [r3, #16]
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009934:	611a      	str	r2, [r3, #16]
  huart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	695a      	ldr	r2, [r3, #20]
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009944:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	68da      	ldr	r2, [r3, #12]
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009954:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2200      	movs	r2, #0
 800995a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->State= HAL_UART_STATE_READY;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2201      	movs	r2, #1
 8009960:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8009964:	2300      	movs	r3, #0
}
 8009966:	4618      	mov	r0, r3
 8009968:	3708      	adds	r7, #8
 800996a:	46bd      	mov	sp, r7
 800996c:	bd80      	pop	{r7, pc}

0800996e <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800996e:	b480      	push	{r7}
 8009970:	b087      	sub	sp, #28
 8009972:	af00      	add	r7, sp, #0
 8009974:	60f8      	str	r0, [r7, #12]
 8009976:	60b9      	str	r1, [r7, #8]
 8009978:	4613      	mov	r3, r2
 800997a:	80fb      	strh	r3, [r7, #6]
  uint32_t tmp = 0;
 800997c:	2300      	movs	r3, #0
 800997e:	617b      	str	r3, [r7, #20]
  
  tmp = huart->State;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009986:	b2db      	uxtb	r3, r3
 8009988:	617b      	str	r3, [r7, #20]
  if((tmp == HAL_UART_STATE_READY) || (tmp == HAL_UART_STATE_BUSY_RX))
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	2b01      	cmp	r3, #1
 800998e:	d002      	beq.n	8009996 <HAL_UART_Transmit_IT+0x28>
 8009990:	697b      	ldr	r3, [r7, #20]
 8009992:	2b22      	cmp	r3, #34	; 0x22
 8009994:	d14b      	bne.n	8009a2e <HAL_UART_Transmit_IT+0xc0>
  {
    if((pData == NULL ) || (Size == 0)) 
 8009996:	68bb      	ldr	r3, [r7, #8]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d002      	beq.n	80099a2 <HAL_UART_Transmit_IT+0x34>
 800999c:	88fb      	ldrh	r3, [r7, #6]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d101      	bne.n	80099a6 <HAL_UART_Transmit_IT+0x38>
    {
      return HAL_ERROR;
 80099a2:	2301      	movs	r3, #1
 80099a4:	e044      	b.n	8009a30 <HAL_UART_Transmit_IT+0xc2>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80099ac:	2b01      	cmp	r3, #1
 80099ae:	d101      	bne.n	80099b4 <HAL_UART_Transmit_IT+0x46>
 80099b0:	2302      	movs	r3, #2
 80099b2:	e03d      	b.n	8009a30 <HAL_UART_Transmit_IT+0xc2>
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	2201      	movs	r2, #1
 80099b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pTxBuffPtr = pData;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	68ba      	ldr	r2, [r7, #8]
 80099c0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	88fa      	ldrh	r2, [r7, #6]
 80099c6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	88fa      	ldrh	r2, [r7, #6]
 80099cc:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	2200      	movs	r2, #0
 80099d2:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Check if a receive process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_RX) 
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80099da:	b2db      	uxtb	r3, r3
 80099dc:	2b22      	cmp	r3, #34	; 0x22
 80099de:	d104      	bne.n	80099ea <HAL_UART_Transmit_IT+0x7c>
    {
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	2232      	movs	r2, #50	; 0x32
 80099e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80099e8:	e003      	b.n	80099f2 <HAL_UART_Transmit_IT+0x84>
    }
    else
    {
      huart->State = HAL_UART_STATE_BUSY_TX;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	2212      	movs	r2, #18
 80099ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	68da      	ldr	r2, [r3, #12]
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009a00:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	695a      	ldr	r2, [r3, #20]
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	f042 0201 	orr.w	r2, r2, #1
 8009a10:	615a      	str	r2, [r3, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	2200      	movs	r2, #0
 8009a16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	68da      	ldr	r2, [r3, #12]
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009a28:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	e000      	b.n	8009a30 <HAL_UART_Transmit_IT+0xc2>
  }
  else
  {
    return HAL_BUSY;   
 8009a2e:	2302      	movs	r3, #2
  }
}
 8009a30:	4618      	mov	r0, r3
 8009a32:	371c      	adds	r7, #28
 8009a34:	46bd      	mov	sp, r7
 8009a36:	bc80      	pop	{r7}
 8009a38:	4770      	bx	lr

08009a3a <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a3a:	b480      	push	{r7}
 8009a3c:	b087      	sub	sp, #28
 8009a3e:	af00      	add	r7, sp, #0
 8009a40:	60f8      	str	r0, [r7, #12]
 8009a42:	60b9      	str	r1, [r7, #8]
 8009a44:	4613      	mov	r3, r2
 8009a46:	80fb      	strh	r3, [r7, #6]
  uint32_t tmp = 0;
 8009a48:	2300      	movs	r3, #0
 8009a4a:	617b      	str	r3, [r7, #20]
  
  tmp = huart->State;  
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009a52:	b2db      	uxtb	r3, r3
 8009a54:	617b      	str	r3, [r7, #20]
  if((tmp == HAL_UART_STATE_READY) || (tmp == HAL_UART_STATE_BUSY_TX))
 8009a56:	697b      	ldr	r3, [r7, #20]
 8009a58:	2b01      	cmp	r3, #1
 8009a5a:	d002      	beq.n	8009a62 <HAL_UART_Receive_IT+0x28>
 8009a5c:	697b      	ldr	r3, [r7, #20]
 8009a5e:	2b12      	cmp	r3, #18
 8009a60:	d14b      	bne.n	8009afa <HAL_UART_Receive_IT+0xc0>
  {
    if((pData == NULL ) || (Size == 0)) 
 8009a62:	68bb      	ldr	r3, [r7, #8]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d002      	beq.n	8009a6e <HAL_UART_Receive_IT+0x34>
 8009a68:	88fb      	ldrh	r3, [r7, #6]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d101      	bne.n	8009a72 <HAL_UART_Receive_IT+0x38>
    {
      return HAL_ERROR;
 8009a6e:	2301      	movs	r3, #1
 8009a70:	e044      	b.n	8009afc <HAL_UART_Receive_IT+0xc2>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009a78:	2b01      	cmp	r3, #1
 8009a7a:	d101      	bne.n	8009a80 <HAL_UART_Receive_IT+0x46>
 8009a7c:	2302      	movs	r3, #2
 8009a7e:	e03d      	b.n	8009afc <HAL_UART_Receive_IT+0xc2>
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	2201      	movs	r2, #1
 8009a84:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	68ba      	ldr	r2, [r7, #8]
 8009a8c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	88fa      	ldrh	r2, [r7, #6]
 8009a92:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	88fa      	ldrh	r2, [r7, #6]
 8009a98:	85da      	strh	r2, [r3, #46]	; 0x2e
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Check if a transmit process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_TX) 
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009aa6:	b2db      	uxtb	r3, r3
 8009aa8:	2b12      	cmp	r3, #18
 8009aaa:	d104      	bne.n	8009ab6 <HAL_UART_Receive_IT+0x7c>
    {
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	2232      	movs	r2, #50	; 0x32
 8009ab0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8009ab4:	e003      	b.n	8009abe <HAL_UART_Receive_IT+0x84>
    }
    else
    {
      huart->State = HAL_UART_STATE_BUSY_RX;
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	2222      	movs	r2, #34	; 0x22
 8009aba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
    
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	68da      	ldr	r2, [r3, #12]
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009acc:	60da      	str	r2, [r3, #12]
    
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	695a      	ldr	r2, [r3, #20]
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	f042 0201 	orr.w	r2, r2, #1
 8009adc:	615a      	str	r2, [r3, #20]
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	68da      	ldr	r2, [r3, #12]
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	f042 0220 	orr.w	r2, r2, #32
 8009af4:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 8009af6:	2300      	movs	r3, #0
 8009af8:	e000      	b.n	8009afc <HAL_UART_Receive_IT+0xc2>
  }
  else
  {
    return HAL_BUSY; 
 8009afa:	2302      	movs	r3, #2
  }
}
 8009afc:	4618      	mov	r0, r3
 8009afe:	371c      	adds	r7, #28
 8009b00:	46bd      	mov	sp, r7
 8009b02:	bc80      	pop	{r7}
 8009b04:	4770      	bx	lr

08009b06 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009b06:	b580      	push	{r7, lr}
 8009b08:	b088      	sub	sp, #32
 8009b0a:	af00      	add	r7, sp, #0
 8009b0c:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	61fb      	str	r3, [r7, #28]
 8009b12:	2300      	movs	r3, #0
 8009b14:	61bb      	str	r3, [r7, #24]

  tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	f003 0301 	and.w	r3, r3, #1
 8009b20:	2b01      	cmp	r3, #1
 8009b22:	bf0c      	ite	eq
 8009b24:	2301      	moveq	r3, #1
 8009b26:	2300      	movne	r3, #0
 8009b28:	b2db      	uxtb	r3, r3
 8009b2a:	61fb      	str	r3, [r7, #28]
  tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE);  
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	68db      	ldr	r3, [r3, #12]
 8009b32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b36:	61bb      	str	r3, [r7, #24]
  /* UART parity error interrupt occurred ------------------------------------*/
  if((tmp1 != RESET) && (tmp2 != RESET))
 8009b38:	69fb      	ldr	r3, [r7, #28]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d011      	beq.n	8009b62 <HAL_UART_IRQHandler+0x5c>
 8009b3e:	69bb      	ldr	r3, [r7, #24]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d00e      	beq.n	8009b62 <HAL_UART_IRQHandler+0x5c>
  { 
    __HAL_UART_CLEAR_PEFLAG(huart);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	617b      	str	r3, [r7, #20]
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	685b      	ldr	r3, [r3, #4]
 8009b52:	617b      	str	r3, [r7, #20]
 8009b54:	697b      	ldr	r3, [r7, #20]
    
    huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b5a:	f043 0201 	orr.w	r2, r3, #1
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_FE);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	f003 0302 	and.w	r3, r3, #2
 8009b6c:	2b02      	cmp	r3, #2
 8009b6e:	bf0c      	ite	eq
 8009b70:	2301      	moveq	r3, #1
 8009b72:	2300      	movne	r3, #0
 8009b74:	b2db      	uxtb	r3, r3
 8009b76:	61fb      	str	r3, [r7, #28]
  tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	695b      	ldr	r3, [r3, #20]
 8009b7e:	f003 0301 	and.w	r3, r3, #1
 8009b82:	61bb      	str	r3, [r7, #24]
  /* UART frame error interrupt occurred -------------------------------------*/
  if((tmp1 != RESET) && (tmp2 != RESET))
 8009b84:	69fb      	ldr	r3, [r7, #28]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d011      	beq.n	8009bae <HAL_UART_IRQHandler+0xa8>
 8009b8a:	69bb      	ldr	r3, [r7, #24]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d00e      	beq.n	8009bae <HAL_UART_IRQHandler+0xa8>
  { 
    __HAL_UART_CLEAR_FEFLAG(huart);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	613b      	str	r3, [r7, #16]
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	685b      	ldr	r3, [r3, #4]
 8009b9e:	613b      	str	r3, [r7, #16]
 8009ba0:	693b      	ldr	r3, [r7, #16]
    
    huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ba6:	f043 0204 	orr.w	r2, r3, #4
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_NE);
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	f003 0304 	and.w	r3, r3, #4
 8009bb8:	2b04      	cmp	r3, #4
 8009bba:	bf0c      	ite	eq
 8009bbc:	2301      	moveq	r3, #1
 8009bbe:	2300      	movne	r3, #0
 8009bc0:	b2db      	uxtb	r3, r3
 8009bc2:	61fb      	str	r3, [r7, #28]
  tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	695b      	ldr	r3, [r3, #20]
 8009bca:	f003 0301 	and.w	r3, r3, #1
 8009bce:	61bb      	str	r3, [r7, #24]
  /* UART noise error interrupt occurred -------------------------------------*/
  if((tmp1 != RESET) && (tmp2 != RESET))
 8009bd0:	69fb      	ldr	r3, [r7, #28]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d011      	beq.n	8009bfa <HAL_UART_IRQHandler+0xf4>
 8009bd6:	69bb      	ldr	r3, [r7, #24]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d00e      	beq.n	8009bfa <HAL_UART_IRQHandler+0xf4>
  { 
    __HAL_UART_CLEAR_NEFLAG(huart);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	60fb      	str	r3, [r7, #12]
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	685b      	ldr	r3, [r3, #4]
 8009bea:	60fb      	str	r3, [r7, #12]
 8009bec:	68fb      	ldr	r3, [r7, #12]
    
    huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009bf2:	f043 0202 	orr.w	r2, r3, #2
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_ORE);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	f003 0308 	and.w	r3, r3, #8
 8009c04:	2b08      	cmp	r3, #8
 8009c06:	bf0c      	ite	eq
 8009c08:	2301      	moveq	r3, #1
 8009c0a:	2300      	movne	r3, #0
 8009c0c:	b2db      	uxtb	r3, r3
 8009c0e:	61fb      	str	r3, [r7, #28]
  tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	695b      	ldr	r3, [r3, #20]
 8009c16:	f003 0301 	and.w	r3, r3, #1
 8009c1a:	61bb      	str	r3, [r7, #24]
  /* UART Over-Run interrupt occurred ----------------------------------------*/
  if((tmp1 != RESET) && (tmp2 != RESET))
 8009c1c:	69fb      	ldr	r3, [r7, #28]
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d011      	beq.n	8009c46 <HAL_UART_IRQHandler+0x140>
 8009c22:	69bb      	ldr	r3, [r7, #24]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d00e      	beq.n	8009c46 <HAL_UART_IRQHandler+0x140>
  { 
    __HAL_UART_CLEAR_OREFLAG(huart);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	60bb      	str	r3, [r7, #8]
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	685b      	ldr	r3, [r3, #4]
 8009c36:	60bb      	str	r3, [r7, #8]
 8009c38:	68bb      	ldr	r3, [r7, #8]
    
    huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c3e:	f043 0208 	orr.w	r2, r3, #8
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	f003 0320 	and.w	r3, r3, #32
 8009c50:	2b20      	cmp	r3, #32
 8009c52:	bf0c      	ite	eq
 8009c54:	2301      	moveq	r3, #1
 8009c56:	2300      	movne	r3, #0
 8009c58:	b2db      	uxtb	r3, r3
 8009c5a:	61fb      	str	r3, [r7, #28]
  tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_RXNE);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	68db      	ldr	r3, [r3, #12]
 8009c62:	f003 0320 	and.w	r3, r3, #32
 8009c66:	61bb      	str	r3, [r7, #24]
  /* UART in mode Receiver ---------------------------------------------------*/
  if((tmp1 != RESET) && (tmp2 != RESET))
 8009c68:	69fb      	ldr	r3, [r7, #28]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d005      	beq.n	8009c7a <HAL_UART_IRQHandler+0x174>
 8009c6e:	69bb      	ldr	r3, [r7, #24]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d002      	beq.n	8009c7a <HAL_UART_IRQHandler+0x174>
  { 
    UART_Receive_IT(huart);
 8009c74:	6878      	ldr	r0, [r7, #4]
 8009c76:	f000 f8e4 	bl	8009e42 <UART_Receive_IT>
  }
  
  tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_TXE);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c84:	2b80      	cmp	r3, #128	; 0x80
 8009c86:	bf0c      	ite	eq
 8009c88:	2301      	moveq	r3, #1
 8009c8a:	2300      	movne	r3, #0
 8009c8c:	b2db      	uxtb	r3, r3
 8009c8e:	61fb      	str	r3, [r7, #28]
  tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TXE);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	68db      	ldr	r3, [r3, #12]
 8009c96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c9a:	61bb      	str	r3, [r7, #24]
  /* UART in mode Transmitter ------------------------------------------------*/
  if((tmp1 != RESET) && (tmp2 != RESET))
 8009c9c:	69fb      	ldr	r3, [r7, #28]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d005      	beq.n	8009cae <HAL_UART_IRQHandler+0x1a8>
 8009ca2:	69bb      	ldr	r3, [r7, #24]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d002      	beq.n	8009cae <HAL_UART_IRQHandler+0x1a8>
  {
    UART_Transmit_IT(huart);
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	f000 f83b 	bl	8009d24 <UART_Transmit_IT>
  }
  
  tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_TC);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cb8:	2b40      	cmp	r3, #64	; 0x40
 8009cba:	bf0c      	ite	eq
 8009cbc:	2301      	moveq	r3, #1
 8009cbe:	2300      	movne	r3, #0
 8009cc0:	b2db      	uxtb	r3, r3
 8009cc2:	61fb      	str	r3, [r7, #28]
  tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TC);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	68db      	ldr	r3, [r3, #12]
 8009cca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cce:	61bb      	str	r3, [r7, #24]
  /* UART in mode Transmitter end --------------------------------------------*/
  if((tmp1 != RESET) && (tmp2 != RESET))
 8009cd0:	69fb      	ldr	r3, [r7, #28]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d005      	beq.n	8009ce2 <HAL_UART_IRQHandler+0x1dc>
 8009cd6:	69bb      	ldr	r3, [r7, #24]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d002      	beq.n	8009ce2 <HAL_UART_IRQHandler+0x1dc>
  {
    UART_EndTransmit_IT(huart);
 8009cdc:	6878      	ldr	r0, [r7, #4]
 8009cde:	f000 f87d 	bl	8009ddc <UART_EndTransmit_IT>
  }

  if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d006      	beq.n	8009cf8 <HAL_UART_IRQHandler+0x1f2>
  {
    /* Set the UART state ready to be able to start again the process */
    huart->State = HAL_UART_STATE_READY;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	2201      	movs	r2, #1
 8009cee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    HAL_UART_ErrorCallback(huart);
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f000 f80d 	bl	8009d12 <HAL_UART_ErrorCallback>
  }  
}
 8009cf8:	bf00      	nop
 8009cfa:	3720      	adds	r7, #32
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	bd80      	pop	{r7, pc}

08009d00 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009d00:	b480      	push	{r7}
 8009d02:	b083      	sub	sp, #12
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	6078      	str	r0, [r7, #4]
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8009d08:	bf00      	nop
 8009d0a:	370c      	adds	r7, #12
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	bc80      	pop	{r7}
 8009d10:	4770      	bx	lr

08009d12 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009d12:	b480      	push	{r7}
 8009d14:	b083      	sub	sp, #12
 8009d16:	af00      	add	r7, sp, #0
 8009d18:	6078      	str	r0, [r7, #4]
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8009d1a:	bf00      	nop
 8009d1c:	370c      	adds	r7, #12
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	bc80      	pop	{r7}
 8009d22:	4770      	bx	lr

08009d24 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009d24:	b480      	push	{r7}
 8009d26:	b085      	sub	sp, #20
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  uint32_t tmp1 = 0;
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	60fb      	str	r3, [r7, #12]
  
  tmp1 = huart->State;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009d36:	b2db      	uxtb	r3, r3
 8009d38:	60fb      	str	r3, [r7, #12]
  if((tmp1 == HAL_UART_STATE_BUSY_TX) || (tmp1 == HAL_UART_STATE_BUSY_TX_RX))
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	2b12      	cmp	r3, #18
 8009d3e:	d002      	beq.n	8009d46 <UART_Transmit_IT+0x22>
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	2b32      	cmp	r3, #50	; 0x32
 8009d44:	d144      	bne.n	8009dd0 <UART_Transmit_IT+0xac>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	689b      	ldr	r3, [r3, #8]
 8009d4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009d4e:	d11a      	bne.n	8009d86 <UART_Transmit_IT+0x62>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	6a1b      	ldr	r3, [r3, #32]
 8009d54:	60bb      	str	r3, [r7, #8]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	881b      	ldrh	r3, [r3, #0]
 8009d5a:	461a      	mov	r2, r3
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009d64:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	691b      	ldr	r3, [r3, #16]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d105      	bne.n	8009d7a <UART_Transmit_IT+0x56>
      {
        huart->pTxBuffPtr += 2;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	6a1b      	ldr	r3, [r3, #32]
 8009d72:	1c9a      	adds	r2, r3, #2
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	621a      	str	r2, [r3, #32]
 8009d78:	e00e      	b.n	8009d98 <UART_Transmit_IT+0x74>
      }
      else
      {
        huart->pTxBuffPtr += 1;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	6a1b      	ldr	r3, [r3, #32]
 8009d7e:	1c5a      	adds	r2, r3, #1
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	621a      	str	r2, [r3, #32]
 8009d84:	e008      	b.n	8009d98 <UART_Transmit_IT+0x74>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6a1b      	ldr	r3, [r3, #32]
 8009d8a:	1c59      	adds	r1, r3, #1
 8009d8c:	687a      	ldr	r2, [r7, #4]
 8009d8e:	6211      	str	r1, [r2, #32]
 8009d90:	781a      	ldrb	r2, [r3, #0]
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0)
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009d9c:	3b01      	subs	r3, #1
 8009d9e:	b29a      	uxth	r2, r3
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	84da      	strh	r2, [r3, #38]	; 0x26
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d10f      	bne.n	8009dcc <UART_Transmit_IT+0xa8>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	68da      	ldr	r2, [r3, #12]
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009dba:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	68da      	ldr	r2, [r3, #12]
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009dca:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009dcc:	2300      	movs	r3, #0
 8009dce:	e000      	b.n	8009dd2 <UART_Transmit_IT+0xae>
  }
  else
  {
    return HAL_BUSY;
 8009dd0:	2302      	movs	r3, #2
  }
}
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	3714      	adds	r7, #20
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	bc80      	pop	{r7}
 8009dda:	4770      	bx	lr

08009ddc <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b082      	sub	sp, #8
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	68da      	ldr	r2, [r3, #12]
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009df2:	60da      	str	r2, [r3, #12]
  
  /* Check if a receive process is ongoing or not */
  if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009dfa:	b2db      	uxtb	r3, r3
 8009dfc:	2b32      	cmp	r3, #50	; 0x32
 8009dfe:	d104      	bne.n	8009e0a <UART_EndTransmit_IT+0x2e>
  {
    huart->State = HAL_UART_STATE_BUSY_RX;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2222      	movs	r2, #34	; 0x22
 8009e04:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8009e08:	e013      	b.n	8009e32 <UART_EndTransmit_IT+0x56>
  }
  else
  {
    /* Disable the UART Parity Error Interrupt */
    __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	68da      	ldr	r2, [r3, #12]
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009e18:	60da      	str	r2, [r3, #12]

    /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	695a      	ldr	r2, [r3, #20]
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	f022 0201 	bic.w	r2, r2, #1
 8009e28:	615a      	str	r2, [r3, #20]

    huart->State = HAL_UART_STATE_READY;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2201      	movs	r2, #1
 8009e2e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }
  
  HAL_UART_TxCpltCallback(huart);
 8009e32:	6878      	ldr	r0, [r7, #4]
 8009e34:	f7ff ff64 	bl	8009d00 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8009e38:	2300      	movs	r3, #0
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	3708      	adds	r7, #8
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bd80      	pop	{r7, pc}

08009e42 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009e42:	b580      	push	{r7, lr}
 8009e44:	b084      	sub	sp, #16
 8009e46:	af00      	add	r7, sp, #0
 8009e48:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  uint32_t tmp1 = 0;
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	60fb      	str	r3, [r7, #12]
  
  tmp1 = huart->State; 
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009e54:	b2db      	uxtb	r3, r3
 8009e56:	60fb      	str	r3, [r7, #12]
  if((tmp1 == HAL_UART_STATE_BUSY_RX) || (tmp1 == HAL_UART_STATE_BUSY_TX_RX))
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	2b22      	cmp	r3, #34	; 0x22
 8009e5c:	d002      	beq.n	8009e64 <UART_Receive_IT+0x22>
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	2b32      	cmp	r3, #50	; 0x32
 8009e62:	d17c      	bne.n	8009f5e <UART_Receive_IT+0x11c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	689b      	ldr	r3, [r3, #8]
 8009e68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e6c:	d123      	bne.n	8009eb6 <UART_Receive_IT+0x74>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e72:	60bb      	str	r3, [r7, #8]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	691b      	ldr	r3, [r3, #16]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d10e      	bne.n	8009e9a <UART_Receive_IT+0x58>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	685b      	ldr	r3, [r3, #4]
 8009e82:	b29b      	uxth	r3, r3
 8009e84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e88:	b29a      	uxth	r2, r3
 8009e8a:	68bb      	ldr	r3, [r7, #8]
 8009e8c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e92:	1c9a      	adds	r2, r3, #2
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	629a      	str	r2, [r3, #40]	; 0x28
 8009e98:	e029      	b.n	8009eee <UART_Receive_IT+0xac>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	685b      	ldr	r3, [r3, #4]
 8009ea0:	b29b      	uxth	r3, r3
 8009ea2:	b2db      	uxtb	r3, r3
 8009ea4:	b29a      	uxth	r2, r3
 8009ea6:	68bb      	ldr	r3, [r7, #8]
 8009ea8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009eae:	1c5a      	adds	r2, r3, #1
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	629a      	str	r2, [r3, #40]	; 0x28
 8009eb4:	e01b      	b.n	8009eee <UART_Receive_IT+0xac>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	691b      	ldr	r3, [r3, #16]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d10a      	bne.n	8009ed4 <UART_Receive_IT+0x92>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	6858      	ldr	r0, [r3, #4]
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ec8:	1c59      	adds	r1, r3, #1
 8009eca:	687a      	ldr	r2, [r7, #4]
 8009ecc:	6291      	str	r1, [r2, #40]	; 0x28
 8009ece:	b2c2      	uxtb	r2, r0
 8009ed0:	701a      	strb	r2, [r3, #0]
 8009ed2:	e00c      	b.n	8009eee <UART_Receive_IT+0xac>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	685b      	ldr	r3, [r3, #4]
 8009eda:	b2da      	uxtb	r2, r3
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ee0:	1c58      	adds	r0, r3, #1
 8009ee2:	6879      	ldr	r1, [r7, #4]
 8009ee4:	6288      	str	r0, [r1, #40]	; 0x28
 8009ee6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009eea:	b2d2      	uxtb	r2, r2
 8009eec:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0)
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009ef2:	3b01      	subs	r3, #1
 8009ef4:	b29a      	uxth	r2, r3
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	85da      	strh	r2, [r3, #46]	; 0x2e
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d12b      	bne.n	8009f5a <UART_Receive_IT+0x118>
    {
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	68da      	ldr	r2, [r3, #12]
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	f022 0220 	bic.w	r2, r2, #32
 8009f10:	60da      	str	r2, [r3, #12]

      /* Check if a transmit process is ongoing or not */
      if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009f18:	b2db      	uxtb	r3, r3
 8009f1a:	2b32      	cmp	r3, #50	; 0x32
 8009f1c:	d104      	bne.n	8009f28 <UART_Receive_IT+0xe6>
      {
        huart->State = HAL_UART_STATE_BUSY_TX;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	2212      	movs	r2, #18
 8009f22:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8009f26:	e013      	b.n	8009f50 <UART_Receive_IT+0x10e>
      }
      else
      {
        /* Disable the UART Parity Error Interrupt */
        __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	68da      	ldr	r2, [r3, #12]
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009f36:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	695a      	ldr	r2, [r3, #20]
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	f022 0201 	bic.w	r2, r2, #1
 8009f46:	615a      	str	r2, [r3, #20]

        huart->State = HAL_UART_STATE_READY;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	2201      	movs	r2, #1
 8009f4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
      }
      HAL_UART_RxCpltCallback(huart);
 8009f50:	6878      	ldr	r0, [r7, #4]
 8009f52:	f7f8 f80f 	bl	8001f74 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8009f56:	2300      	movs	r3, #0
 8009f58:	e002      	b.n	8009f60 <UART_Receive_IT+0x11e>
    }
    return HAL_OK;
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	e000      	b.n	8009f60 <UART_Receive_IT+0x11e>
  }
  else
  {
    return HAL_BUSY; 
 8009f5e:	2302      	movs	r3, #2
  }
}
 8009f60:	4618      	mov	r0, r3
 8009f62:	3710      	adds	r7, #16
 8009f64:	46bd      	mov	sp, r7
 8009f66:	bd80      	pop	{r7, pc}

08009f68 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009f68:	b5b0      	push	{r4, r5, r7, lr}
 8009f6a:	b084      	sub	sp, #16
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00;
 8009f70:	2300      	movs	r3, #0
 8009f72:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	691b      	ldr	r3, [r3, #16]
 8009f7a:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8009f82:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	68db      	ldr	r3, [r3, #12]
 8009f88:	68fa      	ldr	r2, [r7, #12]
 8009f8a:	4313      	orrs	r3, r2
 8009f8c:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  huart->Instance->CR2 = (uint32_t)tmpreg;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	68fa      	ldr	r2, [r7, #12]
 8009f94:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	68db      	ldr	r3, [r3, #12]
 8009f9c:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8009fa4:	f023 030c 	bic.w	r3, r3, #12
 8009fa8:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	689a      	ldr	r2, [r3, #8]
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	691b      	ldr	r3, [r3, #16]
 8009fb2:	431a      	orrs	r2, r3
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	695b      	ldr	r3, [r3, #20]
 8009fb8:	431a      	orrs	r2, r3
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	69db      	ldr	r3, [r3, #28]
 8009fbe:	4313      	orrs	r3, r2
 8009fc0:	68fa      	ldr	r2, [r7, #12]
 8009fc2:	4313      	orrs	r3, r2
 8009fc4:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  huart->Instance->CR1 = (uint32_t)tmpreg;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	68fa      	ldr	r2, [r7, #12]
 8009fcc:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	695b      	ldr	r3, [r3, #20]
 8009fd4:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009fdc:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	699b      	ldr	r3, [r3, #24]
 8009fe2:	68fa      	ldr	r2, [r7, #12]
 8009fe4:	4313      	orrs	r3, r2
 8009fe6:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  huart->Instance->CR3 = (uint32_t)tmpreg;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	68fa      	ldr	r2, [r7, #12]
 8009fee:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	69db      	ldr	r3, [r3, #28]
 8009ff4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ff8:	f040 808c 	bne.w	800a114 <UART_SetConfig+0x1ac>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	4a8c      	ldr	r2, [pc, #560]	; (800a234 <UART_SetConfig+0x2cc>)
 800a002:	4293      	cmp	r3, r2
 800a004:	d004      	beq.n	800a010 <UART_SetConfig+0xa8>
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	4a8b      	ldr	r2, [pc, #556]	; (800a238 <UART_SetConfig+0x2d0>)
 800a00c:	4293      	cmp	r3, r2
 800a00e:	d140      	bne.n	800a092 <UART_SetConfig+0x12a>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800a010:	f7ff fb48 	bl	80096a4 <HAL_RCC_GetPCLK2Freq>
 800a014:	4602      	mov	r2, r0
 800a016:	4613      	mov	r3, r2
 800a018:	009b      	lsls	r3, r3, #2
 800a01a:	4413      	add	r3, r2
 800a01c:	009a      	lsls	r2, r3, #2
 800a01e:	441a      	add	r2, r3
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	685b      	ldr	r3, [r3, #4]
 800a024:	005b      	lsls	r3, r3, #1
 800a026:	fbb2 f3f3 	udiv	r3, r2, r3
 800a02a:	4a84      	ldr	r2, [pc, #528]	; (800a23c <UART_SetConfig+0x2d4>)
 800a02c:	fba2 2303 	umull	r2, r3, r2, r3
 800a030:	095b      	lsrs	r3, r3, #5
 800a032:	011c      	lsls	r4, r3, #4
 800a034:	f7ff fb36 	bl	80096a4 <HAL_RCC_GetPCLK2Freq>
 800a038:	4602      	mov	r2, r0
 800a03a:	4613      	mov	r3, r2
 800a03c:	009b      	lsls	r3, r3, #2
 800a03e:	4413      	add	r3, r2
 800a040:	009a      	lsls	r2, r3, #2
 800a042:	441a      	add	r2, r3
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	685b      	ldr	r3, [r3, #4]
 800a048:	005b      	lsls	r3, r3, #1
 800a04a:	fbb2 f5f3 	udiv	r5, r2, r3
 800a04e:	f7ff fb29 	bl	80096a4 <HAL_RCC_GetPCLK2Freq>
 800a052:	4602      	mov	r2, r0
 800a054:	4613      	mov	r3, r2
 800a056:	009b      	lsls	r3, r3, #2
 800a058:	4413      	add	r3, r2
 800a05a:	009a      	lsls	r2, r3, #2
 800a05c:	441a      	add	r2, r3
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	685b      	ldr	r3, [r3, #4]
 800a062:	005b      	lsls	r3, r3, #1
 800a064:	fbb2 f3f3 	udiv	r3, r2, r3
 800a068:	4a74      	ldr	r2, [pc, #464]	; (800a23c <UART_SetConfig+0x2d4>)
 800a06a:	fba2 2303 	umull	r2, r3, r2, r3
 800a06e:	095b      	lsrs	r3, r3, #5
 800a070:	2264      	movs	r2, #100	; 0x64
 800a072:	fb02 f303 	mul.w	r3, r2, r3
 800a076:	1aeb      	subs	r3, r5, r3
 800a078:	011b      	lsls	r3, r3, #4
 800a07a:	3332      	adds	r3, #50	; 0x32
 800a07c:	4a6f      	ldr	r2, [pc, #444]	; (800a23c <UART_SetConfig+0x2d4>)
 800a07e:	fba2 2303 	umull	r2, r3, r2, r3
 800a082:	095b      	lsrs	r3, r3, #5
 800a084:	f003 020f 	and.w	r2, r3, #15
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	4322      	orrs	r2, r4
 800a08e:	609a      	str	r2, [r3, #8]
 800a090:	e0cc      	b.n	800a22c <UART_SetConfig+0x2c4>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800a092:	f7ff fae1 	bl	8009658 <HAL_RCC_GetPCLK1Freq>
 800a096:	4602      	mov	r2, r0
 800a098:	4613      	mov	r3, r2
 800a09a:	009b      	lsls	r3, r3, #2
 800a09c:	4413      	add	r3, r2
 800a09e:	009a      	lsls	r2, r3, #2
 800a0a0:	441a      	add	r2, r3
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	685b      	ldr	r3, [r3, #4]
 800a0a6:	005b      	lsls	r3, r3, #1
 800a0a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0ac:	4a63      	ldr	r2, [pc, #396]	; (800a23c <UART_SetConfig+0x2d4>)
 800a0ae:	fba2 2303 	umull	r2, r3, r2, r3
 800a0b2:	095b      	lsrs	r3, r3, #5
 800a0b4:	011c      	lsls	r4, r3, #4
 800a0b6:	f7ff facf 	bl	8009658 <HAL_RCC_GetPCLK1Freq>
 800a0ba:	4602      	mov	r2, r0
 800a0bc:	4613      	mov	r3, r2
 800a0be:	009b      	lsls	r3, r3, #2
 800a0c0:	4413      	add	r3, r2
 800a0c2:	009a      	lsls	r2, r3, #2
 800a0c4:	441a      	add	r2, r3
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	685b      	ldr	r3, [r3, #4]
 800a0ca:	005b      	lsls	r3, r3, #1
 800a0cc:	fbb2 f5f3 	udiv	r5, r2, r3
 800a0d0:	f7ff fac2 	bl	8009658 <HAL_RCC_GetPCLK1Freq>
 800a0d4:	4602      	mov	r2, r0
 800a0d6:	4613      	mov	r3, r2
 800a0d8:	009b      	lsls	r3, r3, #2
 800a0da:	4413      	add	r3, r2
 800a0dc:	009a      	lsls	r2, r3, #2
 800a0de:	441a      	add	r2, r3
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	685b      	ldr	r3, [r3, #4]
 800a0e4:	005b      	lsls	r3, r3, #1
 800a0e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0ea:	4a54      	ldr	r2, [pc, #336]	; (800a23c <UART_SetConfig+0x2d4>)
 800a0ec:	fba2 2303 	umull	r2, r3, r2, r3
 800a0f0:	095b      	lsrs	r3, r3, #5
 800a0f2:	2264      	movs	r2, #100	; 0x64
 800a0f4:	fb02 f303 	mul.w	r3, r2, r3
 800a0f8:	1aeb      	subs	r3, r5, r3
 800a0fa:	011b      	lsls	r3, r3, #4
 800a0fc:	3332      	adds	r3, #50	; 0x32
 800a0fe:	4a4f      	ldr	r2, [pc, #316]	; (800a23c <UART_SetConfig+0x2d4>)
 800a100:	fba2 2303 	umull	r2, r3, r2, r3
 800a104:	095b      	lsrs	r3, r3, #5
 800a106:	f003 020f 	and.w	r2, r3, #15
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	4322      	orrs	r2, r4
 800a110:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 800a112:	e08b      	b.n	800a22c <UART_SetConfig+0x2c4>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	4a46      	ldr	r2, [pc, #280]	; (800a234 <UART_SetConfig+0x2cc>)
 800a11a:	4293      	cmp	r3, r2
 800a11c:	d004      	beq.n	800a128 <UART_SetConfig+0x1c0>
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	4a45      	ldr	r2, [pc, #276]	; (800a238 <UART_SetConfig+0x2d0>)
 800a124:	4293      	cmp	r3, r2
 800a126:	d140      	bne.n	800a1aa <UART_SetConfig+0x242>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800a128:	f7ff fabc 	bl	80096a4 <HAL_RCC_GetPCLK2Freq>
 800a12c:	4602      	mov	r2, r0
 800a12e:	4613      	mov	r3, r2
 800a130:	009b      	lsls	r3, r3, #2
 800a132:	4413      	add	r3, r2
 800a134:	009a      	lsls	r2, r3, #2
 800a136:	441a      	add	r2, r3
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	685b      	ldr	r3, [r3, #4]
 800a13c:	009b      	lsls	r3, r3, #2
 800a13e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a142:	4a3e      	ldr	r2, [pc, #248]	; (800a23c <UART_SetConfig+0x2d4>)
 800a144:	fba2 2303 	umull	r2, r3, r2, r3
 800a148:	095b      	lsrs	r3, r3, #5
 800a14a:	011c      	lsls	r4, r3, #4
 800a14c:	f7ff faaa 	bl	80096a4 <HAL_RCC_GetPCLK2Freq>
 800a150:	4602      	mov	r2, r0
 800a152:	4613      	mov	r3, r2
 800a154:	009b      	lsls	r3, r3, #2
 800a156:	4413      	add	r3, r2
 800a158:	009a      	lsls	r2, r3, #2
 800a15a:	441a      	add	r2, r3
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	685b      	ldr	r3, [r3, #4]
 800a160:	009b      	lsls	r3, r3, #2
 800a162:	fbb2 f5f3 	udiv	r5, r2, r3
 800a166:	f7ff fa9d 	bl	80096a4 <HAL_RCC_GetPCLK2Freq>
 800a16a:	4602      	mov	r2, r0
 800a16c:	4613      	mov	r3, r2
 800a16e:	009b      	lsls	r3, r3, #2
 800a170:	4413      	add	r3, r2
 800a172:	009a      	lsls	r2, r3, #2
 800a174:	441a      	add	r2, r3
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	685b      	ldr	r3, [r3, #4]
 800a17a:	009b      	lsls	r3, r3, #2
 800a17c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a180:	4a2e      	ldr	r2, [pc, #184]	; (800a23c <UART_SetConfig+0x2d4>)
 800a182:	fba2 2303 	umull	r2, r3, r2, r3
 800a186:	095b      	lsrs	r3, r3, #5
 800a188:	2264      	movs	r2, #100	; 0x64
 800a18a:	fb02 f303 	mul.w	r3, r2, r3
 800a18e:	1aeb      	subs	r3, r5, r3
 800a190:	011b      	lsls	r3, r3, #4
 800a192:	3332      	adds	r3, #50	; 0x32
 800a194:	4a29      	ldr	r2, [pc, #164]	; (800a23c <UART_SetConfig+0x2d4>)
 800a196:	fba2 2303 	umull	r2, r3, r2, r3
 800a19a:	095b      	lsrs	r3, r3, #5
 800a19c:	f003 020f 	and.w	r2, r3, #15
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	4322      	orrs	r2, r4
 800a1a6:	609a      	str	r2, [r3, #8]
 800a1a8:	e040      	b.n	800a22c <UART_SetConfig+0x2c4>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800a1aa:	f7ff fa55 	bl	8009658 <HAL_RCC_GetPCLK1Freq>
 800a1ae:	4602      	mov	r2, r0
 800a1b0:	4613      	mov	r3, r2
 800a1b2:	009b      	lsls	r3, r3, #2
 800a1b4:	4413      	add	r3, r2
 800a1b6:	009a      	lsls	r2, r3, #2
 800a1b8:	441a      	add	r2, r3
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	685b      	ldr	r3, [r3, #4]
 800a1be:	009b      	lsls	r3, r3, #2
 800a1c0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a1c4:	4a1d      	ldr	r2, [pc, #116]	; (800a23c <UART_SetConfig+0x2d4>)
 800a1c6:	fba2 2303 	umull	r2, r3, r2, r3
 800a1ca:	095b      	lsrs	r3, r3, #5
 800a1cc:	011c      	lsls	r4, r3, #4
 800a1ce:	f7ff fa43 	bl	8009658 <HAL_RCC_GetPCLK1Freq>
 800a1d2:	4602      	mov	r2, r0
 800a1d4:	4613      	mov	r3, r2
 800a1d6:	009b      	lsls	r3, r3, #2
 800a1d8:	4413      	add	r3, r2
 800a1da:	009a      	lsls	r2, r3, #2
 800a1dc:	441a      	add	r2, r3
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	685b      	ldr	r3, [r3, #4]
 800a1e2:	009b      	lsls	r3, r3, #2
 800a1e4:	fbb2 f5f3 	udiv	r5, r2, r3
 800a1e8:	f7ff fa36 	bl	8009658 <HAL_RCC_GetPCLK1Freq>
 800a1ec:	4602      	mov	r2, r0
 800a1ee:	4613      	mov	r3, r2
 800a1f0:	009b      	lsls	r3, r3, #2
 800a1f2:	4413      	add	r3, r2
 800a1f4:	009a      	lsls	r2, r3, #2
 800a1f6:	441a      	add	r2, r3
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	685b      	ldr	r3, [r3, #4]
 800a1fc:	009b      	lsls	r3, r3, #2
 800a1fe:	fbb2 f3f3 	udiv	r3, r2, r3
 800a202:	4a0e      	ldr	r2, [pc, #56]	; (800a23c <UART_SetConfig+0x2d4>)
 800a204:	fba2 2303 	umull	r2, r3, r2, r3
 800a208:	095b      	lsrs	r3, r3, #5
 800a20a:	2264      	movs	r2, #100	; 0x64
 800a20c:	fb02 f303 	mul.w	r3, r2, r3
 800a210:	1aeb      	subs	r3, r5, r3
 800a212:	011b      	lsls	r3, r3, #4
 800a214:	3332      	adds	r3, #50	; 0x32
 800a216:	4a09      	ldr	r2, [pc, #36]	; (800a23c <UART_SetConfig+0x2d4>)
 800a218:	fba2 2303 	umull	r2, r3, r2, r3
 800a21c:	095b      	lsrs	r3, r3, #5
 800a21e:	f003 020f 	and.w	r2, r3, #15
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	4322      	orrs	r2, r4
 800a228:	609a      	str	r2, [r3, #8]
}
 800a22a:	e7ff      	b.n	800a22c <UART_SetConfig+0x2c4>
 800a22c:	bf00      	nop
 800a22e:	3710      	adds	r7, #16
 800a230:	46bd      	mov	sp, r7
 800a232:	bdb0      	pop	{r4, r5, r7, pc}
 800a234:	40011000 	.word	0x40011000
 800a238:	40011400 	.word	0x40011400
 800a23c:	51eb851f 	.word	0x51eb851f

0800a240 <FSMC_NORSRAM_Init>:
  * @param  Device: Pointer to NORSRAM device instance
  * @param  Init: Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 800a240:	b480      	push	{r7}
 800a242:	b085      	sub	sp, #20
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
 800a248:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0;
 800a24a:	2300      	movs	r3, #0
 800a24c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800a24e:	683b      	ldr	r3, [r7, #0]
 800a250:	681a      	ldr	r2, [r3, #0]
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a258:	60fb      	str	r3, [r7, #12]

  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW and CCLKEN bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800a25a:	68fa      	ldr	r2, [r7, #12]
 800a25c:	4b1e      	ldr	r3, [pc, #120]	; (800a2d8 <FSMC_NORSRAM_Init+0x98>)
 800a25e:	4013      	ands	r3, r2
 800a260:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800a262:	683b      	ldr	r3, [r7, #0]
 800a264:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800a26a:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800a270:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800a272:	683b      	ldr	r3, [r7, #0]
 800a274:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800a276:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 800a27c:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800a282:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800a284:	683b      	ldr	r3, [r7, #0]
 800a286:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800a288:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800a28e:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800a294:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800a296:	683b      	ldr	r3, [r7, #0]
 800a298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800a29a:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 800a29c:	683b      	ldr	r3, [r7, #0]
 800a29e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800a2a0:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800a2a2:	683b      	ldr	r3, [r7, #0]
 800a2a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->AsynchronousWait     |\
 800a2a6:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800a2a8:	68fa      	ldr	r2, [r7, #12]
 800a2aa:	4313      	orrs	r3, r2
 800a2ac:	60fb      	str	r3, [r7, #12]
                     );
                    
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800a2ae:	683b      	ldr	r3, [r7, #0]
 800a2b0:	689b      	ldr	r3, [r3, #8]
 800a2b2:	2b08      	cmp	r3, #8
 800a2b4:	d103      	bne.n	800a2be <FSMC_NORSRAM_Init+0x7e>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a2bc:	60fb      	str	r3, [r7, #12]
  }
  
  Device->BTCR[Init->NSBank] = tmpr;                   
 800a2be:	683b      	ldr	r3, [r7, #0]
 800a2c0:	681a      	ldr	r2, [r3, #0]
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	68f9      	ldr	r1, [r7, #12]
 800a2c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 800a2ca:	2300      	movs	r3, #0
}
 800a2cc:	4618      	mov	r0, r3
 800a2ce:	3714      	adds	r7, #20
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	bc80      	pop	{r7}
 800a2d4:	4770      	bx	lr
 800a2d6:	bf00      	nop
 800a2d8:	fff70080 	.word	0xfff70080

0800a2dc <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing: Pointer to NORSRAM Timing structure
  * @param  Bank: NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800a2dc:	b480      	push	{r7}
 800a2de:	b087      	sub	sp, #28
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	60f8      	str	r0, [r7, #12]
 800a2e4:	60b9      	str	r1, [r7, #8]
 800a2e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_CLK_DIV(Timing->CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1];
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	1c5a      	adds	r2, r3, #1
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2f6:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800a2f8:	697b      	ldr	r3, [r7, #20]
 800a2fa:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800a2fe:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 800a300:	68bb      	ldr	r3, [r7, #8]
 800a302:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4)          |\
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	685b      	ldr	r3, [r3, #4]
 800a308:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 800a30a:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8)            |\
 800a30c:	68bb      	ldr	r3, [r7, #8]
 800a30e:	689b      	ldr	r3, [r3, #8]
 800a310:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4)          |\
 800a312:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16)   |\
 800a314:	68bb      	ldr	r3, [r7, #8]
 800a316:	68db      	ldr	r3, [r3, #12]
 800a318:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8)            |\
 800a31a:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1) << 20)         |\
 800a31c:	68bb      	ldr	r3, [r7, #8]
 800a31e:	691b      	ldr	r3, [r3, #16]
 800a320:	3b01      	subs	r3, #1
 800a322:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16)   |\
 800a324:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2) << 24)         |\
 800a326:	68bb      	ldr	r3, [r7, #8]
 800a328:	695b      	ldr	r3, [r3, #20]
 800a32a:	3b02      	subs	r3, #2
 800a32c:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1) << 20)         |\
 800a32e:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 800a334:	4313      	orrs	r3, r2
 800a336:	697a      	ldr	r2, [r7, #20]
 800a338:	4313      	orrs	r3, r2
 800a33a:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	1c5a      	adds	r2, r3, #1
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	6979      	ldr	r1, [r7, #20]
 800a344:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;   
 800a348:	2300      	movs	r3, #0
}
 800a34a:	4618      	mov	r0, r3
 800a34c:	371c      	adds	r7, #28
 800a34e:	46bd      	mov	sp, r7
 800a350:	bc80      	pop	{r7}
 800a352:	4770      	bx	lr

0800a354 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800a354:	b480      	push	{r7}
 800a356:	af00      	add	r7, sp, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800a358:	4b12      	ldr	r3, [pc, #72]	; (800a3a4 <SystemInit+0x50>)
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	4a11      	ldr	r2, [pc, #68]	; (800a3a4 <SystemInit+0x50>)
 800a35e:	f043 0301 	orr.w	r3, r3, #1
 800a362:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800a364:	4b0f      	ldr	r3, [pc, #60]	; (800a3a4 <SystemInit+0x50>)
 800a366:	2200      	movs	r2, #0
 800a368:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800a36a:	4b0e      	ldr	r3, [pc, #56]	; (800a3a4 <SystemInit+0x50>)
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	4a0d      	ldr	r2, [pc, #52]	; (800a3a4 <SystemInit+0x50>)
 800a370:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800a374:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a378:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800a37a:	4b0a      	ldr	r3, [pc, #40]	; (800a3a4 <SystemInit+0x50>)
 800a37c:	4a0a      	ldr	r2, [pc, #40]	; (800a3a8 <SystemInit+0x54>)
 800a37e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800a380:	4b08      	ldr	r3, [pc, #32]	; (800a3a4 <SystemInit+0x50>)
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	4a07      	ldr	r2, [pc, #28]	; (800a3a4 <SystemInit+0x50>)
 800a386:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a38a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800a38c:	4b05      	ldr	r3, [pc, #20]	; (800a3a4 <SystemInit+0x50>)
 800a38e:	2200      	movs	r2, #0
 800a390:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800a392:	4b06      	ldr	r3, [pc, #24]	; (800a3ac <SystemInit+0x58>)
 800a394:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a398:	609a      	str	r2, [r3, #8]
#endif
}
 800a39a:	bf00      	nop
 800a39c:	46bd      	mov	sp, r7
 800a39e:	bc80      	pop	{r7}
 800a3a0:	4770      	bx	lr
 800a3a2:	bf00      	nop
 800a3a4:	40023800 	.word	0x40023800
 800a3a8:	24003010 	.word	0x24003010
 800a3ac:	e000ed00 	.word	0xe000ed00

0800a3b0 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 800a3b0:	b480      	push	{r7}
 800a3b2:	b087      	sub	sp, #28
 800a3b4:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	613b      	str	r3, [r7, #16]
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	617b      	str	r3, [r7, #20]
 800a3be:	2302      	movs	r3, #2
 800a3c0:	60fb      	str	r3, [r7, #12]
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	60bb      	str	r3, [r7, #8]
 800a3c6:	2302      	movs	r3, #2
 800a3c8:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800a3ca:	4b35      	ldr	r3, [pc, #212]	; (800a4a0 <SystemCoreClockUpdate+0xf0>)
 800a3cc:	689b      	ldr	r3, [r3, #8]
 800a3ce:	f003 030c 	and.w	r3, r3, #12
 800a3d2:	613b      	str	r3, [r7, #16]

  switch (tmp)
 800a3d4:	693b      	ldr	r3, [r7, #16]
 800a3d6:	2b08      	cmp	r3, #8
 800a3d8:	d012      	beq.n	800a400 <SystemCoreClockUpdate+0x50>
 800a3da:	693b      	ldr	r3, [r7, #16]
 800a3dc:	2b08      	cmp	r3, #8
 800a3de:	d846      	bhi.n	800a46e <SystemCoreClockUpdate+0xbe>
 800a3e0:	693b      	ldr	r3, [r7, #16]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d003      	beq.n	800a3ee <SystemCoreClockUpdate+0x3e>
 800a3e6:	693b      	ldr	r3, [r7, #16]
 800a3e8:	2b04      	cmp	r3, #4
 800a3ea:	d004      	beq.n	800a3f6 <SystemCoreClockUpdate+0x46>
 800a3ec:	e03f      	b.n	800a46e <SystemCoreClockUpdate+0xbe>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800a3ee:	4b2d      	ldr	r3, [pc, #180]	; (800a4a4 <SystemCoreClockUpdate+0xf4>)
 800a3f0:	4a2d      	ldr	r2, [pc, #180]	; (800a4a8 <SystemCoreClockUpdate+0xf8>)
 800a3f2:	601a      	str	r2, [r3, #0]
      break;
 800a3f4:	e03f      	b.n	800a476 <SystemCoreClockUpdate+0xc6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800a3f6:	4b2d      	ldr	r3, [pc, #180]	; (800a4ac <SystemCoreClockUpdate+0xfc>)
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	4a2a      	ldr	r2, [pc, #168]	; (800a4a4 <SystemCoreClockUpdate+0xf4>)
 800a3fc:	6013      	str	r3, [r2, #0]
      break;
 800a3fe:	e03a      	b.n	800a476 <SystemCoreClockUpdate+0xc6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800a400:	4b27      	ldr	r3, [pc, #156]	; (800a4a0 <SystemCoreClockUpdate+0xf0>)
 800a402:	685b      	ldr	r3, [r3, #4]
 800a404:	0d9b      	lsrs	r3, r3, #22
 800a406:	f003 0301 	and.w	r3, r3, #1
 800a40a:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a40c:	4b24      	ldr	r3, [pc, #144]	; (800a4a0 <SystemCoreClockUpdate+0xf0>)
 800a40e:	685b      	ldr	r3, [r3, #4]
 800a410:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a414:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 800a416:	68bb      	ldr	r3, [r7, #8]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d00d      	beq.n	800a438 <SystemCoreClockUpdate+0x88>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800a41c:	4b23      	ldr	r3, [pc, #140]	; (800a4ac <SystemCoreClockUpdate+0xfc>)
 800a41e:	681a      	ldr	r2, [r3, #0]
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	fbb2 f3f3 	udiv	r3, r2, r3
 800a426:	4a1e      	ldr	r2, [pc, #120]	; (800a4a0 <SystemCoreClockUpdate+0xf0>)
 800a428:	6852      	ldr	r2, [r2, #4]
 800a42a:	0992      	lsrs	r2, r2, #6
 800a42c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a430:	fb02 f303 	mul.w	r3, r2, r3
 800a434:	617b      	str	r3, [r7, #20]
 800a436:	e00b      	b.n	800a450 <SystemCoreClockUpdate+0xa0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800a438:	4a1b      	ldr	r2, [pc, #108]	; (800a4a8 <SystemCoreClockUpdate+0xf8>)
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a440:	4a17      	ldr	r2, [pc, #92]	; (800a4a0 <SystemCoreClockUpdate+0xf0>)
 800a442:	6852      	ldr	r2, [r2, #4]
 800a444:	0992      	lsrs	r2, r2, #6
 800a446:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a44a:	fb02 f303 	mul.w	r3, r2, r3
 800a44e:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800a450:	4b13      	ldr	r3, [pc, #76]	; (800a4a0 <SystemCoreClockUpdate+0xf0>)
 800a452:	685b      	ldr	r3, [r3, #4]
 800a454:	0c1b      	lsrs	r3, r3, #16
 800a456:	f003 0303 	and.w	r3, r3, #3
 800a45a:	3301      	adds	r3, #1
 800a45c:	005b      	lsls	r3, r3, #1
 800a45e:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 800a460:	697a      	ldr	r2, [r7, #20]
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	fbb2 f3f3 	udiv	r3, r2, r3
 800a468:	4a0e      	ldr	r2, [pc, #56]	; (800a4a4 <SystemCoreClockUpdate+0xf4>)
 800a46a:	6013      	str	r3, [r2, #0]
      break;
 800a46c:	e003      	b.n	800a476 <SystemCoreClockUpdate+0xc6>
    default:
      SystemCoreClock = HSI_VALUE;
 800a46e:	4b0d      	ldr	r3, [pc, #52]	; (800a4a4 <SystemCoreClockUpdate+0xf4>)
 800a470:	4a0d      	ldr	r2, [pc, #52]	; (800a4a8 <SystemCoreClockUpdate+0xf8>)
 800a472:	601a      	str	r2, [r3, #0]
      break;
 800a474:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800a476:	4b0a      	ldr	r3, [pc, #40]	; (800a4a0 <SystemCoreClockUpdate+0xf0>)
 800a478:	689b      	ldr	r3, [r3, #8]
 800a47a:	091b      	lsrs	r3, r3, #4
 800a47c:	f003 030f 	and.w	r3, r3, #15
 800a480:	4a0b      	ldr	r2, [pc, #44]	; (800a4b0 <SystemCoreClockUpdate+0x100>)
 800a482:	5cd3      	ldrb	r3, [r2, r3]
 800a484:	b2db      	uxtb	r3, r3
 800a486:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800a488:	4b06      	ldr	r3, [pc, #24]	; (800a4a4 <SystemCoreClockUpdate+0xf4>)
 800a48a:	681a      	ldr	r2, [r3, #0]
 800a48c:	693b      	ldr	r3, [r7, #16]
 800a48e:	fa22 f303 	lsr.w	r3, r2, r3
 800a492:	4a04      	ldr	r2, [pc, #16]	; (800a4a4 <SystemCoreClockUpdate+0xf4>)
 800a494:	6013      	str	r3, [r2, #0]
}
 800a496:	bf00      	nop
 800a498:	371c      	adds	r7, #28
 800a49a:	46bd      	mov	sp, r7
 800a49c:	bc80      	pop	{r7}
 800a49e:	4770      	bx	lr
 800a4a0:	40023800 	.word	0x40023800
 800a4a4:	2000003c 	.word	0x2000003c
 800a4a8:	00f42400 	.word	0x00f42400
 800a4ac:	20000038 	.word	0x20000038
 800a4b0:	20000040 	.word	0x20000040

0800a4b4 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 800a4b4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800a4b6:	e003      	b.n	800a4c0 <LoopCopyDataInit>

0800a4b8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800a4b8:	4b0a      	ldr	r3, [pc, #40]	; (800a4e4 <LoopFillZerobss+0x10>)
  ldr  r3, [r3, r1]
 800a4ba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800a4bc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800a4be:	3104      	adds	r1, #4

0800a4c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 800a4c0:	4809      	ldr	r0, [pc, #36]	; (800a4e8 <LoopFillZerobss+0x14>)
  ldr  r3, =_edata
 800a4c2:	4b0a      	ldr	r3, [pc, #40]	; (800a4ec <LoopFillZerobss+0x18>)
  adds  r2, r0, r1
 800a4c4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800a4c6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800a4c8:	d3f6      	bcc.n	800a4b8 <CopyDataInit>
  ldr  r2, =_sbss
 800a4ca:	4a09      	ldr	r2, [pc, #36]	; (800a4f0 <LoopFillZerobss+0x1c>)
  b  LoopFillZerobss
 800a4cc:	e002      	b.n	800a4d4 <LoopFillZerobss>

0800a4ce <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800a4ce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800a4d0:	f842 3b04 	str.w	r3, [r2], #4

0800a4d4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 800a4d4:	4b07      	ldr	r3, [pc, #28]	; (800a4f4 <LoopFillZerobss+0x20>)
  cmp  r2, r3
 800a4d6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800a4d8:	d3f9      	bcc.n	800a4ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800a4da:	f7ff ff3b 	bl	800a354 <SystemInit>
/* Call the application's entry point.*/
 	bl main
 800a4de:	f7f6 fa5c 	bl	800099a <main>
  bx  lr
 800a4e2:	4770      	bx	lr
  ldr  r3, =_sidata
 800a4e4:	0800edf8 	.word	0x0800edf8
  ldr  r0, =_sdata
 800a4e8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800a4ec:	200000b4 	.word	0x200000b4
  ldr  r2, =_sbss
 800a4f0:	200000b4 	.word	0x200000b4
  ldr  r3, = _ebss
 800a4f4:	20009d18 	.word	0x20009d18

0800a4f8 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800a4f8:	e7fe      	b.n	800a4f8 <ADC_IRQHandler>
	...

0800a4fc <__assert_func>:
 800a4fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a4fe:	4614      	mov	r4, r2
 800a500:	461a      	mov	r2, r3
 800a502:	4b09      	ldr	r3, [pc, #36]	; (800a528 <__assert_func+0x2c>)
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	4605      	mov	r5, r0
 800a508:	68d8      	ldr	r0, [r3, #12]
 800a50a:	b14c      	cbz	r4, 800a520 <__assert_func+0x24>
 800a50c:	4b07      	ldr	r3, [pc, #28]	; (800a52c <__assert_func+0x30>)
 800a50e:	9100      	str	r1, [sp, #0]
 800a510:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a514:	4906      	ldr	r1, [pc, #24]	; (800a530 <__assert_func+0x34>)
 800a516:	462b      	mov	r3, r5
 800a518:	f000 f814 	bl	800a544 <fiprintf>
 800a51c:	f000 fe46 	bl	800b1ac <abort>
 800a520:	4b04      	ldr	r3, [pc, #16]	; (800a534 <__assert_func+0x38>)
 800a522:	461c      	mov	r4, r3
 800a524:	e7f3      	b.n	800a50e <__assert_func+0x12>
 800a526:	bf00      	nop
 800a528:	20000050 	.word	0x20000050
 800a52c:	0800ed1c 	.word	0x0800ed1c
 800a530:	0800ed29 	.word	0x0800ed29
 800a534:	0800ed57 	.word	0x0800ed57

0800a538 <__errno>:
 800a538:	4b01      	ldr	r3, [pc, #4]	; (800a540 <__errno+0x8>)
 800a53a:	6818      	ldr	r0, [r3, #0]
 800a53c:	4770      	bx	lr
 800a53e:	bf00      	nop
 800a540:	20000050 	.word	0x20000050

0800a544 <fiprintf>:
 800a544:	b40e      	push	{r1, r2, r3}
 800a546:	b503      	push	{r0, r1, lr}
 800a548:	4601      	mov	r1, r0
 800a54a:	ab03      	add	r3, sp, #12
 800a54c:	4805      	ldr	r0, [pc, #20]	; (800a564 <fiprintf+0x20>)
 800a54e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a552:	6800      	ldr	r0, [r0, #0]
 800a554:	9301      	str	r3, [sp, #4]
 800a556:	f000 f91d 	bl	800a794 <_vfiprintf_r>
 800a55a:	b002      	add	sp, #8
 800a55c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a560:	b003      	add	sp, #12
 800a562:	4770      	bx	lr
 800a564:	20000050 	.word	0x20000050

0800a568 <malloc>:
 800a568:	4b02      	ldr	r3, [pc, #8]	; (800a574 <malloc+0xc>)
 800a56a:	4601      	mov	r1, r0
 800a56c:	6818      	ldr	r0, [r3, #0]
 800a56e:	f000 b875 	b.w	800a65c <_malloc_r>
 800a572:	bf00      	nop
 800a574:	20000050 	.word	0x20000050

0800a578 <memset>:
 800a578:	4402      	add	r2, r0
 800a57a:	4603      	mov	r3, r0
 800a57c:	4293      	cmp	r3, r2
 800a57e:	d100      	bne.n	800a582 <memset+0xa>
 800a580:	4770      	bx	lr
 800a582:	f803 1b01 	strb.w	r1, [r3], #1
 800a586:	e7f9      	b.n	800a57c <memset+0x4>

0800a588 <_free_r>:
 800a588:	b538      	push	{r3, r4, r5, lr}
 800a58a:	4605      	mov	r5, r0
 800a58c:	2900      	cmp	r1, #0
 800a58e:	d041      	beq.n	800a614 <_free_r+0x8c>
 800a590:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a594:	1f0c      	subs	r4, r1, #4
 800a596:	2b00      	cmp	r3, #0
 800a598:	bfb8      	it	lt
 800a59a:	18e4      	addlt	r4, r4, r3
 800a59c:	f001 f852 	bl	800b644 <__malloc_lock>
 800a5a0:	4a1d      	ldr	r2, [pc, #116]	; (800a618 <_free_r+0x90>)
 800a5a2:	6813      	ldr	r3, [r2, #0]
 800a5a4:	b933      	cbnz	r3, 800a5b4 <_free_r+0x2c>
 800a5a6:	6063      	str	r3, [r4, #4]
 800a5a8:	6014      	str	r4, [r2, #0]
 800a5aa:	4628      	mov	r0, r5
 800a5ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a5b0:	f001 b84e 	b.w	800b650 <__malloc_unlock>
 800a5b4:	42a3      	cmp	r3, r4
 800a5b6:	d908      	bls.n	800a5ca <_free_r+0x42>
 800a5b8:	6820      	ldr	r0, [r4, #0]
 800a5ba:	1821      	adds	r1, r4, r0
 800a5bc:	428b      	cmp	r3, r1
 800a5be:	bf01      	itttt	eq
 800a5c0:	6819      	ldreq	r1, [r3, #0]
 800a5c2:	685b      	ldreq	r3, [r3, #4]
 800a5c4:	1809      	addeq	r1, r1, r0
 800a5c6:	6021      	streq	r1, [r4, #0]
 800a5c8:	e7ed      	b.n	800a5a6 <_free_r+0x1e>
 800a5ca:	461a      	mov	r2, r3
 800a5cc:	685b      	ldr	r3, [r3, #4]
 800a5ce:	b10b      	cbz	r3, 800a5d4 <_free_r+0x4c>
 800a5d0:	42a3      	cmp	r3, r4
 800a5d2:	d9fa      	bls.n	800a5ca <_free_r+0x42>
 800a5d4:	6811      	ldr	r1, [r2, #0]
 800a5d6:	1850      	adds	r0, r2, r1
 800a5d8:	42a0      	cmp	r0, r4
 800a5da:	d10b      	bne.n	800a5f4 <_free_r+0x6c>
 800a5dc:	6820      	ldr	r0, [r4, #0]
 800a5de:	4401      	add	r1, r0
 800a5e0:	1850      	adds	r0, r2, r1
 800a5e2:	4283      	cmp	r3, r0
 800a5e4:	6011      	str	r1, [r2, #0]
 800a5e6:	d1e0      	bne.n	800a5aa <_free_r+0x22>
 800a5e8:	6818      	ldr	r0, [r3, #0]
 800a5ea:	685b      	ldr	r3, [r3, #4]
 800a5ec:	6053      	str	r3, [r2, #4]
 800a5ee:	4401      	add	r1, r0
 800a5f0:	6011      	str	r1, [r2, #0]
 800a5f2:	e7da      	b.n	800a5aa <_free_r+0x22>
 800a5f4:	d902      	bls.n	800a5fc <_free_r+0x74>
 800a5f6:	230c      	movs	r3, #12
 800a5f8:	602b      	str	r3, [r5, #0]
 800a5fa:	e7d6      	b.n	800a5aa <_free_r+0x22>
 800a5fc:	6820      	ldr	r0, [r4, #0]
 800a5fe:	1821      	adds	r1, r4, r0
 800a600:	428b      	cmp	r3, r1
 800a602:	bf04      	itt	eq
 800a604:	6819      	ldreq	r1, [r3, #0]
 800a606:	685b      	ldreq	r3, [r3, #4]
 800a608:	6063      	str	r3, [r4, #4]
 800a60a:	bf04      	itt	eq
 800a60c:	1809      	addeq	r1, r1, r0
 800a60e:	6021      	streq	r1, [r4, #0]
 800a610:	6054      	str	r4, [r2, #4]
 800a612:	e7ca      	b.n	800a5aa <_free_r+0x22>
 800a614:	bd38      	pop	{r3, r4, r5, pc}
 800a616:	bf00      	nop
 800a618:	20009d08 	.word	0x20009d08

0800a61c <sbrk_aligned>:
 800a61c:	b570      	push	{r4, r5, r6, lr}
 800a61e:	4e0e      	ldr	r6, [pc, #56]	; (800a658 <sbrk_aligned+0x3c>)
 800a620:	460c      	mov	r4, r1
 800a622:	6831      	ldr	r1, [r6, #0]
 800a624:	4605      	mov	r5, r0
 800a626:	b911      	cbnz	r1, 800a62e <sbrk_aligned+0x12>
 800a628:	f7f6 fef4 	bl	8001414 <_sbrk_r>
 800a62c:	6030      	str	r0, [r6, #0]
 800a62e:	4621      	mov	r1, r4
 800a630:	4628      	mov	r0, r5
 800a632:	f7f6 feef 	bl	8001414 <_sbrk_r>
 800a636:	1c43      	adds	r3, r0, #1
 800a638:	d00a      	beq.n	800a650 <sbrk_aligned+0x34>
 800a63a:	1cc4      	adds	r4, r0, #3
 800a63c:	f024 0403 	bic.w	r4, r4, #3
 800a640:	42a0      	cmp	r0, r4
 800a642:	d007      	beq.n	800a654 <sbrk_aligned+0x38>
 800a644:	1a21      	subs	r1, r4, r0
 800a646:	4628      	mov	r0, r5
 800a648:	f7f6 fee4 	bl	8001414 <_sbrk_r>
 800a64c:	3001      	adds	r0, #1
 800a64e:	d101      	bne.n	800a654 <sbrk_aligned+0x38>
 800a650:	f04f 34ff 	mov.w	r4, #4294967295
 800a654:	4620      	mov	r0, r4
 800a656:	bd70      	pop	{r4, r5, r6, pc}
 800a658:	20009d0c 	.word	0x20009d0c

0800a65c <_malloc_r>:
 800a65c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a660:	1ccd      	adds	r5, r1, #3
 800a662:	f025 0503 	bic.w	r5, r5, #3
 800a666:	3508      	adds	r5, #8
 800a668:	2d0c      	cmp	r5, #12
 800a66a:	bf38      	it	cc
 800a66c:	250c      	movcc	r5, #12
 800a66e:	2d00      	cmp	r5, #0
 800a670:	4607      	mov	r7, r0
 800a672:	db01      	blt.n	800a678 <_malloc_r+0x1c>
 800a674:	42a9      	cmp	r1, r5
 800a676:	d905      	bls.n	800a684 <_malloc_r+0x28>
 800a678:	230c      	movs	r3, #12
 800a67a:	603b      	str	r3, [r7, #0]
 800a67c:	2600      	movs	r6, #0
 800a67e:	4630      	mov	r0, r6
 800a680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a684:	4e2e      	ldr	r6, [pc, #184]	; (800a740 <_malloc_r+0xe4>)
 800a686:	f000 ffdd 	bl	800b644 <__malloc_lock>
 800a68a:	6833      	ldr	r3, [r6, #0]
 800a68c:	461c      	mov	r4, r3
 800a68e:	bb34      	cbnz	r4, 800a6de <_malloc_r+0x82>
 800a690:	4629      	mov	r1, r5
 800a692:	4638      	mov	r0, r7
 800a694:	f7ff ffc2 	bl	800a61c <sbrk_aligned>
 800a698:	1c43      	adds	r3, r0, #1
 800a69a:	4604      	mov	r4, r0
 800a69c:	d14d      	bne.n	800a73a <_malloc_r+0xde>
 800a69e:	6834      	ldr	r4, [r6, #0]
 800a6a0:	4626      	mov	r6, r4
 800a6a2:	2e00      	cmp	r6, #0
 800a6a4:	d140      	bne.n	800a728 <_malloc_r+0xcc>
 800a6a6:	6823      	ldr	r3, [r4, #0]
 800a6a8:	4631      	mov	r1, r6
 800a6aa:	4638      	mov	r0, r7
 800a6ac:	eb04 0803 	add.w	r8, r4, r3
 800a6b0:	f7f6 feb0 	bl	8001414 <_sbrk_r>
 800a6b4:	4580      	cmp	r8, r0
 800a6b6:	d13a      	bne.n	800a72e <_malloc_r+0xd2>
 800a6b8:	6821      	ldr	r1, [r4, #0]
 800a6ba:	3503      	adds	r5, #3
 800a6bc:	1a6d      	subs	r5, r5, r1
 800a6be:	f025 0503 	bic.w	r5, r5, #3
 800a6c2:	3508      	adds	r5, #8
 800a6c4:	2d0c      	cmp	r5, #12
 800a6c6:	bf38      	it	cc
 800a6c8:	250c      	movcc	r5, #12
 800a6ca:	4629      	mov	r1, r5
 800a6cc:	4638      	mov	r0, r7
 800a6ce:	f7ff ffa5 	bl	800a61c <sbrk_aligned>
 800a6d2:	3001      	adds	r0, #1
 800a6d4:	d02b      	beq.n	800a72e <_malloc_r+0xd2>
 800a6d6:	6823      	ldr	r3, [r4, #0]
 800a6d8:	442b      	add	r3, r5
 800a6da:	6023      	str	r3, [r4, #0]
 800a6dc:	e00e      	b.n	800a6fc <_malloc_r+0xa0>
 800a6de:	6822      	ldr	r2, [r4, #0]
 800a6e0:	1b52      	subs	r2, r2, r5
 800a6e2:	d41e      	bmi.n	800a722 <_malloc_r+0xc6>
 800a6e4:	2a0b      	cmp	r2, #11
 800a6e6:	d916      	bls.n	800a716 <_malloc_r+0xba>
 800a6e8:	1961      	adds	r1, r4, r5
 800a6ea:	42a3      	cmp	r3, r4
 800a6ec:	6025      	str	r5, [r4, #0]
 800a6ee:	bf18      	it	ne
 800a6f0:	6059      	strne	r1, [r3, #4]
 800a6f2:	6863      	ldr	r3, [r4, #4]
 800a6f4:	bf08      	it	eq
 800a6f6:	6031      	streq	r1, [r6, #0]
 800a6f8:	5162      	str	r2, [r4, r5]
 800a6fa:	604b      	str	r3, [r1, #4]
 800a6fc:	4638      	mov	r0, r7
 800a6fe:	f104 060b 	add.w	r6, r4, #11
 800a702:	f000 ffa5 	bl	800b650 <__malloc_unlock>
 800a706:	f026 0607 	bic.w	r6, r6, #7
 800a70a:	1d23      	adds	r3, r4, #4
 800a70c:	1af2      	subs	r2, r6, r3
 800a70e:	d0b6      	beq.n	800a67e <_malloc_r+0x22>
 800a710:	1b9b      	subs	r3, r3, r6
 800a712:	50a3      	str	r3, [r4, r2]
 800a714:	e7b3      	b.n	800a67e <_malloc_r+0x22>
 800a716:	6862      	ldr	r2, [r4, #4]
 800a718:	42a3      	cmp	r3, r4
 800a71a:	bf0c      	ite	eq
 800a71c:	6032      	streq	r2, [r6, #0]
 800a71e:	605a      	strne	r2, [r3, #4]
 800a720:	e7ec      	b.n	800a6fc <_malloc_r+0xa0>
 800a722:	4623      	mov	r3, r4
 800a724:	6864      	ldr	r4, [r4, #4]
 800a726:	e7b2      	b.n	800a68e <_malloc_r+0x32>
 800a728:	4634      	mov	r4, r6
 800a72a:	6876      	ldr	r6, [r6, #4]
 800a72c:	e7b9      	b.n	800a6a2 <_malloc_r+0x46>
 800a72e:	230c      	movs	r3, #12
 800a730:	603b      	str	r3, [r7, #0]
 800a732:	4638      	mov	r0, r7
 800a734:	f000 ff8c 	bl	800b650 <__malloc_unlock>
 800a738:	e7a1      	b.n	800a67e <_malloc_r+0x22>
 800a73a:	6025      	str	r5, [r4, #0]
 800a73c:	e7de      	b.n	800a6fc <_malloc_r+0xa0>
 800a73e:	bf00      	nop
 800a740:	20009d08 	.word	0x20009d08

0800a744 <__sfputc_r>:
 800a744:	6893      	ldr	r3, [r2, #8]
 800a746:	3b01      	subs	r3, #1
 800a748:	2b00      	cmp	r3, #0
 800a74a:	b410      	push	{r4}
 800a74c:	6093      	str	r3, [r2, #8]
 800a74e:	da07      	bge.n	800a760 <__sfputc_r+0x1c>
 800a750:	6994      	ldr	r4, [r2, #24]
 800a752:	42a3      	cmp	r3, r4
 800a754:	db01      	blt.n	800a75a <__sfputc_r+0x16>
 800a756:	290a      	cmp	r1, #10
 800a758:	d102      	bne.n	800a760 <__sfputc_r+0x1c>
 800a75a:	bc10      	pop	{r4}
 800a75c:	f000 bc66 	b.w	800b02c <__swbuf_r>
 800a760:	6813      	ldr	r3, [r2, #0]
 800a762:	1c58      	adds	r0, r3, #1
 800a764:	6010      	str	r0, [r2, #0]
 800a766:	7019      	strb	r1, [r3, #0]
 800a768:	4608      	mov	r0, r1
 800a76a:	bc10      	pop	{r4}
 800a76c:	4770      	bx	lr

0800a76e <__sfputs_r>:
 800a76e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a770:	4606      	mov	r6, r0
 800a772:	460f      	mov	r7, r1
 800a774:	4614      	mov	r4, r2
 800a776:	18d5      	adds	r5, r2, r3
 800a778:	42ac      	cmp	r4, r5
 800a77a:	d101      	bne.n	800a780 <__sfputs_r+0x12>
 800a77c:	2000      	movs	r0, #0
 800a77e:	e007      	b.n	800a790 <__sfputs_r+0x22>
 800a780:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a784:	463a      	mov	r2, r7
 800a786:	4630      	mov	r0, r6
 800a788:	f7ff ffdc 	bl	800a744 <__sfputc_r>
 800a78c:	1c43      	adds	r3, r0, #1
 800a78e:	d1f3      	bne.n	800a778 <__sfputs_r+0xa>
 800a790:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a794 <_vfiprintf_r>:
 800a794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a798:	460d      	mov	r5, r1
 800a79a:	b09d      	sub	sp, #116	; 0x74
 800a79c:	4614      	mov	r4, r2
 800a79e:	4698      	mov	r8, r3
 800a7a0:	4606      	mov	r6, r0
 800a7a2:	b118      	cbz	r0, 800a7ac <_vfiprintf_r+0x18>
 800a7a4:	6983      	ldr	r3, [r0, #24]
 800a7a6:	b90b      	cbnz	r3, 800a7ac <_vfiprintf_r+0x18>
 800a7a8:	f000 fe1e 	bl	800b3e8 <__sinit>
 800a7ac:	4b89      	ldr	r3, [pc, #548]	; (800a9d4 <_vfiprintf_r+0x240>)
 800a7ae:	429d      	cmp	r5, r3
 800a7b0:	d11b      	bne.n	800a7ea <_vfiprintf_r+0x56>
 800a7b2:	6875      	ldr	r5, [r6, #4]
 800a7b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a7b6:	07d9      	lsls	r1, r3, #31
 800a7b8:	d405      	bmi.n	800a7c6 <_vfiprintf_r+0x32>
 800a7ba:	89ab      	ldrh	r3, [r5, #12]
 800a7bc:	059a      	lsls	r2, r3, #22
 800a7be:	d402      	bmi.n	800a7c6 <_vfiprintf_r+0x32>
 800a7c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a7c2:	f000 feaf 	bl	800b524 <__retarget_lock_acquire_recursive>
 800a7c6:	89ab      	ldrh	r3, [r5, #12]
 800a7c8:	071b      	lsls	r3, r3, #28
 800a7ca:	d501      	bpl.n	800a7d0 <_vfiprintf_r+0x3c>
 800a7cc:	692b      	ldr	r3, [r5, #16]
 800a7ce:	b9eb      	cbnz	r3, 800a80c <_vfiprintf_r+0x78>
 800a7d0:	4629      	mov	r1, r5
 800a7d2:	4630      	mov	r0, r6
 800a7d4:	f000 fc7c 	bl	800b0d0 <__swsetup_r>
 800a7d8:	b1c0      	cbz	r0, 800a80c <_vfiprintf_r+0x78>
 800a7da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a7dc:	07dc      	lsls	r4, r3, #31
 800a7de:	d50e      	bpl.n	800a7fe <_vfiprintf_r+0x6a>
 800a7e0:	f04f 30ff 	mov.w	r0, #4294967295
 800a7e4:	b01d      	add	sp, #116	; 0x74
 800a7e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7ea:	4b7b      	ldr	r3, [pc, #492]	; (800a9d8 <_vfiprintf_r+0x244>)
 800a7ec:	429d      	cmp	r5, r3
 800a7ee:	d101      	bne.n	800a7f4 <_vfiprintf_r+0x60>
 800a7f0:	68b5      	ldr	r5, [r6, #8]
 800a7f2:	e7df      	b.n	800a7b4 <_vfiprintf_r+0x20>
 800a7f4:	4b79      	ldr	r3, [pc, #484]	; (800a9dc <_vfiprintf_r+0x248>)
 800a7f6:	429d      	cmp	r5, r3
 800a7f8:	bf08      	it	eq
 800a7fa:	68f5      	ldreq	r5, [r6, #12]
 800a7fc:	e7da      	b.n	800a7b4 <_vfiprintf_r+0x20>
 800a7fe:	89ab      	ldrh	r3, [r5, #12]
 800a800:	0598      	lsls	r0, r3, #22
 800a802:	d4ed      	bmi.n	800a7e0 <_vfiprintf_r+0x4c>
 800a804:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a806:	f000 fe8e 	bl	800b526 <__retarget_lock_release_recursive>
 800a80a:	e7e9      	b.n	800a7e0 <_vfiprintf_r+0x4c>
 800a80c:	2300      	movs	r3, #0
 800a80e:	9309      	str	r3, [sp, #36]	; 0x24
 800a810:	2320      	movs	r3, #32
 800a812:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a816:	f8cd 800c 	str.w	r8, [sp, #12]
 800a81a:	2330      	movs	r3, #48	; 0x30
 800a81c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a9e0 <_vfiprintf_r+0x24c>
 800a820:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a824:	f04f 0901 	mov.w	r9, #1
 800a828:	4623      	mov	r3, r4
 800a82a:	469a      	mov	sl, r3
 800a82c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a830:	b10a      	cbz	r2, 800a836 <_vfiprintf_r+0xa2>
 800a832:	2a25      	cmp	r2, #37	; 0x25
 800a834:	d1f9      	bne.n	800a82a <_vfiprintf_r+0x96>
 800a836:	ebba 0b04 	subs.w	fp, sl, r4
 800a83a:	d00b      	beq.n	800a854 <_vfiprintf_r+0xc0>
 800a83c:	465b      	mov	r3, fp
 800a83e:	4622      	mov	r2, r4
 800a840:	4629      	mov	r1, r5
 800a842:	4630      	mov	r0, r6
 800a844:	f7ff ff93 	bl	800a76e <__sfputs_r>
 800a848:	3001      	adds	r0, #1
 800a84a:	f000 80aa 	beq.w	800a9a2 <_vfiprintf_r+0x20e>
 800a84e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a850:	445a      	add	r2, fp
 800a852:	9209      	str	r2, [sp, #36]	; 0x24
 800a854:	f89a 3000 	ldrb.w	r3, [sl]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	f000 80a2 	beq.w	800a9a2 <_vfiprintf_r+0x20e>
 800a85e:	2300      	movs	r3, #0
 800a860:	f04f 32ff 	mov.w	r2, #4294967295
 800a864:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a868:	f10a 0a01 	add.w	sl, sl, #1
 800a86c:	9304      	str	r3, [sp, #16]
 800a86e:	9307      	str	r3, [sp, #28]
 800a870:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a874:	931a      	str	r3, [sp, #104]	; 0x68
 800a876:	4654      	mov	r4, sl
 800a878:	2205      	movs	r2, #5
 800a87a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a87e:	4858      	ldr	r0, [pc, #352]	; (800a9e0 <_vfiprintf_r+0x24c>)
 800a880:	f7f5 fca6 	bl	80001d0 <memchr>
 800a884:	9a04      	ldr	r2, [sp, #16]
 800a886:	b9d8      	cbnz	r0, 800a8c0 <_vfiprintf_r+0x12c>
 800a888:	06d1      	lsls	r1, r2, #27
 800a88a:	bf44      	itt	mi
 800a88c:	2320      	movmi	r3, #32
 800a88e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a892:	0713      	lsls	r3, r2, #28
 800a894:	bf44      	itt	mi
 800a896:	232b      	movmi	r3, #43	; 0x2b
 800a898:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a89c:	f89a 3000 	ldrb.w	r3, [sl]
 800a8a0:	2b2a      	cmp	r3, #42	; 0x2a
 800a8a2:	d015      	beq.n	800a8d0 <_vfiprintf_r+0x13c>
 800a8a4:	9a07      	ldr	r2, [sp, #28]
 800a8a6:	4654      	mov	r4, sl
 800a8a8:	2000      	movs	r0, #0
 800a8aa:	f04f 0c0a 	mov.w	ip, #10
 800a8ae:	4621      	mov	r1, r4
 800a8b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a8b4:	3b30      	subs	r3, #48	; 0x30
 800a8b6:	2b09      	cmp	r3, #9
 800a8b8:	d94e      	bls.n	800a958 <_vfiprintf_r+0x1c4>
 800a8ba:	b1b0      	cbz	r0, 800a8ea <_vfiprintf_r+0x156>
 800a8bc:	9207      	str	r2, [sp, #28]
 800a8be:	e014      	b.n	800a8ea <_vfiprintf_r+0x156>
 800a8c0:	eba0 0308 	sub.w	r3, r0, r8
 800a8c4:	fa09 f303 	lsl.w	r3, r9, r3
 800a8c8:	4313      	orrs	r3, r2
 800a8ca:	9304      	str	r3, [sp, #16]
 800a8cc:	46a2      	mov	sl, r4
 800a8ce:	e7d2      	b.n	800a876 <_vfiprintf_r+0xe2>
 800a8d0:	9b03      	ldr	r3, [sp, #12]
 800a8d2:	1d19      	adds	r1, r3, #4
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	9103      	str	r1, [sp, #12]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	bfbb      	ittet	lt
 800a8dc:	425b      	neglt	r3, r3
 800a8de:	f042 0202 	orrlt.w	r2, r2, #2
 800a8e2:	9307      	strge	r3, [sp, #28]
 800a8e4:	9307      	strlt	r3, [sp, #28]
 800a8e6:	bfb8      	it	lt
 800a8e8:	9204      	strlt	r2, [sp, #16]
 800a8ea:	7823      	ldrb	r3, [r4, #0]
 800a8ec:	2b2e      	cmp	r3, #46	; 0x2e
 800a8ee:	d10c      	bne.n	800a90a <_vfiprintf_r+0x176>
 800a8f0:	7863      	ldrb	r3, [r4, #1]
 800a8f2:	2b2a      	cmp	r3, #42	; 0x2a
 800a8f4:	d135      	bne.n	800a962 <_vfiprintf_r+0x1ce>
 800a8f6:	9b03      	ldr	r3, [sp, #12]
 800a8f8:	1d1a      	adds	r2, r3, #4
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	9203      	str	r2, [sp, #12]
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	bfb8      	it	lt
 800a902:	f04f 33ff 	movlt.w	r3, #4294967295
 800a906:	3402      	adds	r4, #2
 800a908:	9305      	str	r3, [sp, #20]
 800a90a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800a9e4 <_vfiprintf_r+0x250>
 800a90e:	7821      	ldrb	r1, [r4, #0]
 800a910:	2203      	movs	r2, #3
 800a912:	4650      	mov	r0, sl
 800a914:	f7f5 fc5c 	bl	80001d0 <memchr>
 800a918:	b140      	cbz	r0, 800a92c <_vfiprintf_r+0x198>
 800a91a:	2340      	movs	r3, #64	; 0x40
 800a91c:	eba0 000a 	sub.w	r0, r0, sl
 800a920:	fa03 f000 	lsl.w	r0, r3, r0
 800a924:	9b04      	ldr	r3, [sp, #16]
 800a926:	4303      	orrs	r3, r0
 800a928:	3401      	adds	r4, #1
 800a92a:	9304      	str	r3, [sp, #16]
 800a92c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a930:	482d      	ldr	r0, [pc, #180]	; (800a9e8 <_vfiprintf_r+0x254>)
 800a932:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a936:	2206      	movs	r2, #6
 800a938:	f7f5 fc4a 	bl	80001d0 <memchr>
 800a93c:	2800      	cmp	r0, #0
 800a93e:	d03f      	beq.n	800a9c0 <_vfiprintf_r+0x22c>
 800a940:	4b2a      	ldr	r3, [pc, #168]	; (800a9ec <_vfiprintf_r+0x258>)
 800a942:	bb1b      	cbnz	r3, 800a98c <_vfiprintf_r+0x1f8>
 800a944:	9b03      	ldr	r3, [sp, #12]
 800a946:	3307      	adds	r3, #7
 800a948:	f023 0307 	bic.w	r3, r3, #7
 800a94c:	3308      	adds	r3, #8
 800a94e:	9303      	str	r3, [sp, #12]
 800a950:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a952:	443b      	add	r3, r7
 800a954:	9309      	str	r3, [sp, #36]	; 0x24
 800a956:	e767      	b.n	800a828 <_vfiprintf_r+0x94>
 800a958:	fb0c 3202 	mla	r2, ip, r2, r3
 800a95c:	460c      	mov	r4, r1
 800a95e:	2001      	movs	r0, #1
 800a960:	e7a5      	b.n	800a8ae <_vfiprintf_r+0x11a>
 800a962:	2300      	movs	r3, #0
 800a964:	3401      	adds	r4, #1
 800a966:	9305      	str	r3, [sp, #20]
 800a968:	4619      	mov	r1, r3
 800a96a:	f04f 0c0a 	mov.w	ip, #10
 800a96e:	4620      	mov	r0, r4
 800a970:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a974:	3a30      	subs	r2, #48	; 0x30
 800a976:	2a09      	cmp	r2, #9
 800a978:	d903      	bls.n	800a982 <_vfiprintf_r+0x1ee>
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d0c5      	beq.n	800a90a <_vfiprintf_r+0x176>
 800a97e:	9105      	str	r1, [sp, #20]
 800a980:	e7c3      	b.n	800a90a <_vfiprintf_r+0x176>
 800a982:	fb0c 2101 	mla	r1, ip, r1, r2
 800a986:	4604      	mov	r4, r0
 800a988:	2301      	movs	r3, #1
 800a98a:	e7f0      	b.n	800a96e <_vfiprintf_r+0x1da>
 800a98c:	ab03      	add	r3, sp, #12
 800a98e:	9300      	str	r3, [sp, #0]
 800a990:	462a      	mov	r2, r5
 800a992:	4b17      	ldr	r3, [pc, #92]	; (800a9f0 <_vfiprintf_r+0x25c>)
 800a994:	a904      	add	r1, sp, #16
 800a996:	4630      	mov	r0, r6
 800a998:	f3af 8000 	nop.w
 800a99c:	4607      	mov	r7, r0
 800a99e:	1c78      	adds	r0, r7, #1
 800a9a0:	d1d6      	bne.n	800a950 <_vfiprintf_r+0x1bc>
 800a9a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a9a4:	07d9      	lsls	r1, r3, #31
 800a9a6:	d405      	bmi.n	800a9b4 <_vfiprintf_r+0x220>
 800a9a8:	89ab      	ldrh	r3, [r5, #12]
 800a9aa:	059a      	lsls	r2, r3, #22
 800a9ac:	d402      	bmi.n	800a9b4 <_vfiprintf_r+0x220>
 800a9ae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a9b0:	f000 fdb9 	bl	800b526 <__retarget_lock_release_recursive>
 800a9b4:	89ab      	ldrh	r3, [r5, #12]
 800a9b6:	065b      	lsls	r3, r3, #25
 800a9b8:	f53f af12 	bmi.w	800a7e0 <_vfiprintf_r+0x4c>
 800a9bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a9be:	e711      	b.n	800a7e4 <_vfiprintf_r+0x50>
 800a9c0:	ab03      	add	r3, sp, #12
 800a9c2:	9300      	str	r3, [sp, #0]
 800a9c4:	462a      	mov	r2, r5
 800a9c6:	4b0a      	ldr	r3, [pc, #40]	; (800a9f0 <_vfiprintf_r+0x25c>)
 800a9c8:	a904      	add	r1, sp, #16
 800a9ca:	4630      	mov	r0, r6
 800a9cc:	f000 f880 	bl	800aad0 <_printf_i>
 800a9d0:	e7e4      	b.n	800a99c <_vfiprintf_r+0x208>
 800a9d2:	bf00      	nop
 800a9d4:	0800edb0 	.word	0x0800edb0
 800a9d8:	0800edd0 	.word	0x0800edd0
 800a9dc:	0800ed90 	.word	0x0800ed90
 800a9e0:	0800ed5c 	.word	0x0800ed5c
 800a9e4:	0800ed62 	.word	0x0800ed62
 800a9e8:	0800ed66 	.word	0x0800ed66
 800a9ec:	00000000 	.word	0x00000000
 800a9f0:	0800a76f 	.word	0x0800a76f

0800a9f4 <_printf_common>:
 800a9f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9f8:	4616      	mov	r6, r2
 800a9fa:	4699      	mov	r9, r3
 800a9fc:	688a      	ldr	r2, [r1, #8]
 800a9fe:	690b      	ldr	r3, [r1, #16]
 800aa00:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800aa04:	4293      	cmp	r3, r2
 800aa06:	bfb8      	it	lt
 800aa08:	4613      	movlt	r3, r2
 800aa0a:	6033      	str	r3, [r6, #0]
 800aa0c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800aa10:	4607      	mov	r7, r0
 800aa12:	460c      	mov	r4, r1
 800aa14:	b10a      	cbz	r2, 800aa1a <_printf_common+0x26>
 800aa16:	3301      	adds	r3, #1
 800aa18:	6033      	str	r3, [r6, #0]
 800aa1a:	6823      	ldr	r3, [r4, #0]
 800aa1c:	0699      	lsls	r1, r3, #26
 800aa1e:	bf42      	ittt	mi
 800aa20:	6833      	ldrmi	r3, [r6, #0]
 800aa22:	3302      	addmi	r3, #2
 800aa24:	6033      	strmi	r3, [r6, #0]
 800aa26:	6825      	ldr	r5, [r4, #0]
 800aa28:	f015 0506 	ands.w	r5, r5, #6
 800aa2c:	d106      	bne.n	800aa3c <_printf_common+0x48>
 800aa2e:	f104 0a19 	add.w	sl, r4, #25
 800aa32:	68e3      	ldr	r3, [r4, #12]
 800aa34:	6832      	ldr	r2, [r6, #0]
 800aa36:	1a9b      	subs	r3, r3, r2
 800aa38:	42ab      	cmp	r3, r5
 800aa3a:	dc26      	bgt.n	800aa8a <_printf_common+0x96>
 800aa3c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800aa40:	1e13      	subs	r3, r2, #0
 800aa42:	6822      	ldr	r2, [r4, #0]
 800aa44:	bf18      	it	ne
 800aa46:	2301      	movne	r3, #1
 800aa48:	0692      	lsls	r2, r2, #26
 800aa4a:	d42b      	bmi.n	800aaa4 <_printf_common+0xb0>
 800aa4c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800aa50:	4649      	mov	r1, r9
 800aa52:	4638      	mov	r0, r7
 800aa54:	47c0      	blx	r8
 800aa56:	3001      	adds	r0, #1
 800aa58:	d01e      	beq.n	800aa98 <_printf_common+0xa4>
 800aa5a:	6823      	ldr	r3, [r4, #0]
 800aa5c:	68e5      	ldr	r5, [r4, #12]
 800aa5e:	6832      	ldr	r2, [r6, #0]
 800aa60:	f003 0306 	and.w	r3, r3, #6
 800aa64:	2b04      	cmp	r3, #4
 800aa66:	bf08      	it	eq
 800aa68:	1aad      	subeq	r5, r5, r2
 800aa6a:	68a3      	ldr	r3, [r4, #8]
 800aa6c:	6922      	ldr	r2, [r4, #16]
 800aa6e:	bf0c      	ite	eq
 800aa70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aa74:	2500      	movne	r5, #0
 800aa76:	4293      	cmp	r3, r2
 800aa78:	bfc4      	itt	gt
 800aa7a:	1a9b      	subgt	r3, r3, r2
 800aa7c:	18ed      	addgt	r5, r5, r3
 800aa7e:	2600      	movs	r6, #0
 800aa80:	341a      	adds	r4, #26
 800aa82:	42b5      	cmp	r5, r6
 800aa84:	d11a      	bne.n	800aabc <_printf_common+0xc8>
 800aa86:	2000      	movs	r0, #0
 800aa88:	e008      	b.n	800aa9c <_printf_common+0xa8>
 800aa8a:	2301      	movs	r3, #1
 800aa8c:	4652      	mov	r2, sl
 800aa8e:	4649      	mov	r1, r9
 800aa90:	4638      	mov	r0, r7
 800aa92:	47c0      	blx	r8
 800aa94:	3001      	adds	r0, #1
 800aa96:	d103      	bne.n	800aaa0 <_printf_common+0xac>
 800aa98:	f04f 30ff 	mov.w	r0, #4294967295
 800aa9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aaa0:	3501      	adds	r5, #1
 800aaa2:	e7c6      	b.n	800aa32 <_printf_common+0x3e>
 800aaa4:	18e1      	adds	r1, r4, r3
 800aaa6:	1c5a      	adds	r2, r3, #1
 800aaa8:	2030      	movs	r0, #48	; 0x30
 800aaaa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800aaae:	4422      	add	r2, r4
 800aab0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800aab4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800aab8:	3302      	adds	r3, #2
 800aaba:	e7c7      	b.n	800aa4c <_printf_common+0x58>
 800aabc:	2301      	movs	r3, #1
 800aabe:	4622      	mov	r2, r4
 800aac0:	4649      	mov	r1, r9
 800aac2:	4638      	mov	r0, r7
 800aac4:	47c0      	blx	r8
 800aac6:	3001      	adds	r0, #1
 800aac8:	d0e6      	beq.n	800aa98 <_printf_common+0xa4>
 800aaca:	3601      	adds	r6, #1
 800aacc:	e7d9      	b.n	800aa82 <_printf_common+0x8e>
	...

0800aad0 <_printf_i>:
 800aad0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aad4:	7e0f      	ldrb	r7, [r1, #24]
 800aad6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800aad8:	2f78      	cmp	r7, #120	; 0x78
 800aada:	4691      	mov	r9, r2
 800aadc:	4680      	mov	r8, r0
 800aade:	460c      	mov	r4, r1
 800aae0:	469a      	mov	sl, r3
 800aae2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800aae6:	d807      	bhi.n	800aaf8 <_printf_i+0x28>
 800aae8:	2f62      	cmp	r7, #98	; 0x62
 800aaea:	d80a      	bhi.n	800ab02 <_printf_i+0x32>
 800aaec:	2f00      	cmp	r7, #0
 800aaee:	f000 80d8 	beq.w	800aca2 <_printf_i+0x1d2>
 800aaf2:	2f58      	cmp	r7, #88	; 0x58
 800aaf4:	f000 80a3 	beq.w	800ac3e <_printf_i+0x16e>
 800aaf8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aafc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ab00:	e03a      	b.n	800ab78 <_printf_i+0xa8>
 800ab02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ab06:	2b15      	cmp	r3, #21
 800ab08:	d8f6      	bhi.n	800aaf8 <_printf_i+0x28>
 800ab0a:	a101      	add	r1, pc, #4	; (adr r1, 800ab10 <_printf_i+0x40>)
 800ab0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ab10:	0800ab69 	.word	0x0800ab69
 800ab14:	0800ab7d 	.word	0x0800ab7d
 800ab18:	0800aaf9 	.word	0x0800aaf9
 800ab1c:	0800aaf9 	.word	0x0800aaf9
 800ab20:	0800aaf9 	.word	0x0800aaf9
 800ab24:	0800aaf9 	.word	0x0800aaf9
 800ab28:	0800ab7d 	.word	0x0800ab7d
 800ab2c:	0800aaf9 	.word	0x0800aaf9
 800ab30:	0800aaf9 	.word	0x0800aaf9
 800ab34:	0800aaf9 	.word	0x0800aaf9
 800ab38:	0800aaf9 	.word	0x0800aaf9
 800ab3c:	0800ac89 	.word	0x0800ac89
 800ab40:	0800abad 	.word	0x0800abad
 800ab44:	0800ac6b 	.word	0x0800ac6b
 800ab48:	0800aaf9 	.word	0x0800aaf9
 800ab4c:	0800aaf9 	.word	0x0800aaf9
 800ab50:	0800acab 	.word	0x0800acab
 800ab54:	0800aaf9 	.word	0x0800aaf9
 800ab58:	0800abad 	.word	0x0800abad
 800ab5c:	0800aaf9 	.word	0x0800aaf9
 800ab60:	0800aaf9 	.word	0x0800aaf9
 800ab64:	0800ac73 	.word	0x0800ac73
 800ab68:	682b      	ldr	r3, [r5, #0]
 800ab6a:	1d1a      	adds	r2, r3, #4
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	602a      	str	r2, [r5, #0]
 800ab70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ab74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ab78:	2301      	movs	r3, #1
 800ab7a:	e0a3      	b.n	800acc4 <_printf_i+0x1f4>
 800ab7c:	6820      	ldr	r0, [r4, #0]
 800ab7e:	6829      	ldr	r1, [r5, #0]
 800ab80:	0606      	lsls	r6, r0, #24
 800ab82:	f101 0304 	add.w	r3, r1, #4
 800ab86:	d50a      	bpl.n	800ab9e <_printf_i+0xce>
 800ab88:	680e      	ldr	r6, [r1, #0]
 800ab8a:	602b      	str	r3, [r5, #0]
 800ab8c:	2e00      	cmp	r6, #0
 800ab8e:	da03      	bge.n	800ab98 <_printf_i+0xc8>
 800ab90:	232d      	movs	r3, #45	; 0x2d
 800ab92:	4276      	negs	r6, r6
 800ab94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ab98:	485e      	ldr	r0, [pc, #376]	; (800ad14 <_printf_i+0x244>)
 800ab9a:	230a      	movs	r3, #10
 800ab9c:	e019      	b.n	800abd2 <_printf_i+0x102>
 800ab9e:	680e      	ldr	r6, [r1, #0]
 800aba0:	602b      	str	r3, [r5, #0]
 800aba2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800aba6:	bf18      	it	ne
 800aba8:	b236      	sxthne	r6, r6
 800abaa:	e7ef      	b.n	800ab8c <_printf_i+0xbc>
 800abac:	682b      	ldr	r3, [r5, #0]
 800abae:	6820      	ldr	r0, [r4, #0]
 800abb0:	1d19      	adds	r1, r3, #4
 800abb2:	6029      	str	r1, [r5, #0]
 800abb4:	0601      	lsls	r1, r0, #24
 800abb6:	d501      	bpl.n	800abbc <_printf_i+0xec>
 800abb8:	681e      	ldr	r6, [r3, #0]
 800abba:	e002      	b.n	800abc2 <_printf_i+0xf2>
 800abbc:	0646      	lsls	r6, r0, #25
 800abbe:	d5fb      	bpl.n	800abb8 <_printf_i+0xe8>
 800abc0:	881e      	ldrh	r6, [r3, #0]
 800abc2:	4854      	ldr	r0, [pc, #336]	; (800ad14 <_printf_i+0x244>)
 800abc4:	2f6f      	cmp	r7, #111	; 0x6f
 800abc6:	bf0c      	ite	eq
 800abc8:	2308      	moveq	r3, #8
 800abca:	230a      	movne	r3, #10
 800abcc:	2100      	movs	r1, #0
 800abce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800abd2:	6865      	ldr	r5, [r4, #4]
 800abd4:	60a5      	str	r5, [r4, #8]
 800abd6:	2d00      	cmp	r5, #0
 800abd8:	bfa2      	ittt	ge
 800abda:	6821      	ldrge	r1, [r4, #0]
 800abdc:	f021 0104 	bicge.w	r1, r1, #4
 800abe0:	6021      	strge	r1, [r4, #0]
 800abe2:	b90e      	cbnz	r6, 800abe8 <_printf_i+0x118>
 800abe4:	2d00      	cmp	r5, #0
 800abe6:	d04d      	beq.n	800ac84 <_printf_i+0x1b4>
 800abe8:	4615      	mov	r5, r2
 800abea:	fbb6 f1f3 	udiv	r1, r6, r3
 800abee:	fb03 6711 	mls	r7, r3, r1, r6
 800abf2:	5dc7      	ldrb	r7, [r0, r7]
 800abf4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800abf8:	4637      	mov	r7, r6
 800abfa:	42bb      	cmp	r3, r7
 800abfc:	460e      	mov	r6, r1
 800abfe:	d9f4      	bls.n	800abea <_printf_i+0x11a>
 800ac00:	2b08      	cmp	r3, #8
 800ac02:	d10b      	bne.n	800ac1c <_printf_i+0x14c>
 800ac04:	6823      	ldr	r3, [r4, #0]
 800ac06:	07de      	lsls	r6, r3, #31
 800ac08:	d508      	bpl.n	800ac1c <_printf_i+0x14c>
 800ac0a:	6923      	ldr	r3, [r4, #16]
 800ac0c:	6861      	ldr	r1, [r4, #4]
 800ac0e:	4299      	cmp	r1, r3
 800ac10:	bfde      	ittt	le
 800ac12:	2330      	movle	r3, #48	; 0x30
 800ac14:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ac18:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ac1c:	1b52      	subs	r2, r2, r5
 800ac1e:	6122      	str	r2, [r4, #16]
 800ac20:	f8cd a000 	str.w	sl, [sp]
 800ac24:	464b      	mov	r3, r9
 800ac26:	aa03      	add	r2, sp, #12
 800ac28:	4621      	mov	r1, r4
 800ac2a:	4640      	mov	r0, r8
 800ac2c:	f7ff fee2 	bl	800a9f4 <_printf_common>
 800ac30:	3001      	adds	r0, #1
 800ac32:	d14c      	bne.n	800acce <_printf_i+0x1fe>
 800ac34:	f04f 30ff 	mov.w	r0, #4294967295
 800ac38:	b004      	add	sp, #16
 800ac3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac3e:	4835      	ldr	r0, [pc, #212]	; (800ad14 <_printf_i+0x244>)
 800ac40:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ac44:	6829      	ldr	r1, [r5, #0]
 800ac46:	6823      	ldr	r3, [r4, #0]
 800ac48:	f851 6b04 	ldr.w	r6, [r1], #4
 800ac4c:	6029      	str	r1, [r5, #0]
 800ac4e:	061d      	lsls	r5, r3, #24
 800ac50:	d514      	bpl.n	800ac7c <_printf_i+0x1ac>
 800ac52:	07df      	lsls	r7, r3, #31
 800ac54:	bf44      	itt	mi
 800ac56:	f043 0320 	orrmi.w	r3, r3, #32
 800ac5a:	6023      	strmi	r3, [r4, #0]
 800ac5c:	b91e      	cbnz	r6, 800ac66 <_printf_i+0x196>
 800ac5e:	6823      	ldr	r3, [r4, #0]
 800ac60:	f023 0320 	bic.w	r3, r3, #32
 800ac64:	6023      	str	r3, [r4, #0]
 800ac66:	2310      	movs	r3, #16
 800ac68:	e7b0      	b.n	800abcc <_printf_i+0xfc>
 800ac6a:	6823      	ldr	r3, [r4, #0]
 800ac6c:	f043 0320 	orr.w	r3, r3, #32
 800ac70:	6023      	str	r3, [r4, #0]
 800ac72:	2378      	movs	r3, #120	; 0x78
 800ac74:	4828      	ldr	r0, [pc, #160]	; (800ad18 <_printf_i+0x248>)
 800ac76:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ac7a:	e7e3      	b.n	800ac44 <_printf_i+0x174>
 800ac7c:	0659      	lsls	r1, r3, #25
 800ac7e:	bf48      	it	mi
 800ac80:	b2b6      	uxthmi	r6, r6
 800ac82:	e7e6      	b.n	800ac52 <_printf_i+0x182>
 800ac84:	4615      	mov	r5, r2
 800ac86:	e7bb      	b.n	800ac00 <_printf_i+0x130>
 800ac88:	682b      	ldr	r3, [r5, #0]
 800ac8a:	6826      	ldr	r6, [r4, #0]
 800ac8c:	6961      	ldr	r1, [r4, #20]
 800ac8e:	1d18      	adds	r0, r3, #4
 800ac90:	6028      	str	r0, [r5, #0]
 800ac92:	0635      	lsls	r5, r6, #24
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	d501      	bpl.n	800ac9c <_printf_i+0x1cc>
 800ac98:	6019      	str	r1, [r3, #0]
 800ac9a:	e002      	b.n	800aca2 <_printf_i+0x1d2>
 800ac9c:	0670      	lsls	r0, r6, #25
 800ac9e:	d5fb      	bpl.n	800ac98 <_printf_i+0x1c8>
 800aca0:	8019      	strh	r1, [r3, #0]
 800aca2:	2300      	movs	r3, #0
 800aca4:	6123      	str	r3, [r4, #16]
 800aca6:	4615      	mov	r5, r2
 800aca8:	e7ba      	b.n	800ac20 <_printf_i+0x150>
 800acaa:	682b      	ldr	r3, [r5, #0]
 800acac:	1d1a      	adds	r2, r3, #4
 800acae:	602a      	str	r2, [r5, #0]
 800acb0:	681d      	ldr	r5, [r3, #0]
 800acb2:	6862      	ldr	r2, [r4, #4]
 800acb4:	2100      	movs	r1, #0
 800acb6:	4628      	mov	r0, r5
 800acb8:	f7f5 fa8a 	bl	80001d0 <memchr>
 800acbc:	b108      	cbz	r0, 800acc2 <_printf_i+0x1f2>
 800acbe:	1b40      	subs	r0, r0, r5
 800acc0:	6060      	str	r0, [r4, #4]
 800acc2:	6863      	ldr	r3, [r4, #4]
 800acc4:	6123      	str	r3, [r4, #16]
 800acc6:	2300      	movs	r3, #0
 800acc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800accc:	e7a8      	b.n	800ac20 <_printf_i+0x150>
 800acce:	6923      	ldr	r3, [r4, #16]
 800acd0:	462a      	mov	r2, r5
 800acd2:	4649      	mov	r1, r9
 800acd4:	4640      	mov	r0, r8
 800acd6:	47d0      	blx	sl
 800acd8:	3001      	adds	r0, #1
 800acda:	d0ab      	beq.n	800ac34 <_printf_i+0x164>
 800acdc:	6823      	ldr	r3, [r4, #0]
 800acde:	079b      	lsls	r3, r3, #30
 800ace0:	d413      	bmi.n	800ad0a <_printf_i+0x23a>
 800ace2:	68e0      	ldr	r0, [r4, #12]
 800ace4:	9b03      	ldr	r3, [sp, #12]
 800ace6:	4298      	cmp	r0, r3
 800ace8:	bfb8      	it	lt
 800acea:	4618      	movlt	r0, r3
 800acec:	e7a4      	b.n	800ac38 <_printf_i+0x168>
 800acee:	2301      	movs	r3, #1
 800acf0:	4632      	mov	r2, r6
 800acf2:	4649      	mov	r1, r9
 800acf4:	4640      	mov	r0, r8
 800acf6:	47d0      	blx	sl
 800acf8:	3001      	adds	r0, #1
 800acfa:	d09b      	beq.n	800ac34 <_printf_i+0x164>
 800acfc:	3501      	adds	r5, #1
 800acfe:	68e3      	ldr	r3, [r4, #12]
 800ad00:	9903      	ldr	r1, [sp, #12]
 800ad02:	1a5b      	subs	r3, r3, r1
 800ad04:	42ab      	cmp	r3, r5
 800ad06:	dcf2      	bgt.n	800acee <_printf_i+0x21e>
 800ad08:	e7eb      	b.n	800ace2 <_printf_i+0x212>
 800ad0a:	2500      	movs	r5, #0
 800ad0c:	f104 0619 	add.w	r6, r4, #25
 800ad10:	e7f5      	b.n	800acfe <_printf_i+0x22e>
 800ad12:	bf00      	nop
 800ad14:	0800ed6d 	.word	0x0800ed6d
 800ad18:	0800ed7e 	.word	0x0800ed7e

0800ad1c <iprintf>:
 800ad1c:	b40f      	push	{r0, r1, r2, r3}
 800ad1e:	4b0a      	ldr	r3, [pc, #40]	; (800ad48 <iprintf+0x2c>)
 800ad20:	b513      	push	{r0, r1, r4, lr}
 800ad22:	681c      	ldr	r4, [r3, #0]
 800ad24:	b124      	cbz	r4, 800ad30 <iprintf+0x14>
 800ad26:	69a3      	ldr	r3, [r4, #24]
 800ad28:	b913      	cbnz	r3, 800ad30 <iprintf+0x14>
 800ad2a:	4620      	mov	r0, r4
 800ad2c:	f000 fb5c 	bl	800b3e8 <__sinit>
 800ad30:	ab05      	add	r3, sp, #20
 800ad32:	9a04      	ldr	r2, [sp, #16]
 800ad34:	68a1      	ldr	r1, [r4, #8]
 800ad36:	9301      	str	r3, [sp, #4]
 800ad38:	4620      	mov	r0, r4
 800ad3a:	f7ff fd2b 	bl	800a794 <_vfiprintf_r>
 800ad3e:	b002      	add	sp, #8
 800ad40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad44:	b004      	add	sp, #16
 800ad46:	4770      	bx	lr
 800ad48:	20000050 	.word	0x20000050

0800ad4c <putchar>:
 800ad4c:	b538      	push	{r3, r4, r5, lr}
 800ad4e:	4b08      	ldr	r3, [pc, #32]	; (800ad70 <putchar+0x24>)
 800ad50:	681c      	ldr	r4, [r3, #0]
 800ad52:	4605      	mov	r5, r0
 800ad54:	b124      	cbz	r4, 800ad60 <putchar+0x14>
 800ad56:	69a3      	ldr	r3, [r4, #24]
 800ad58:	b913      	cbnz	r3, 800ad60 <putchar+0x14>
 800ad5a:	4620      	mov	r0, r4
 800ad5c:	f000 fb44 	bl	800b3e8 <__sinit>
 800ad60:	68a2      	ldr	r2, [r4, #8]
 800ad62:	4629      	mov	r1, r5
 800ad64:	4620      	mov	r0, r4
 800ad66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad6a:	f000 be01 	b.w	800b970 <_putc_r>
 800ad6e:	bf00      	nop
 800ad70:	20000050 	.word	0x20000050

0800ad74 <_puts_r>:
 800ad74:	b570      	push	{r4, r5, r6, lr}
 800ad76:	460e      	mov	r6, r1
 800ad78:	4605      	mov	r5, r0
 800ad7a:	b118      	cbz	r0, 800ad84 <_puts_r+0x10>
 800ad7c:	6983      	ldr	r3, [r0, #24]
 800ad7e:	b90b      	cbnz	r3, 800ad84 <_puts_r+0x10>
 800ad80:	f000 fb32 	bl	800b3e8 <__sinit>
 800ad84:	69ab      	ldr	r3, [r5, #24]
 800ad86:	68ac      	ldr	r4, [r5, #8]
 800ad88:	b913      	cbnz	r3, 800ad90 <_puts_r+0x1c>
 800ad8a:	4628      	mov	r0, r5
 800ad8c:	f000 fb2c 	bl	800b3e8 <__sinit>
 800ad90:	4b2c      	ldr	r3, [pc, #176]	; (800ae44 <_puts_r+0xd0>)
 800ad92:	429c      	cmp	r4, r3
 800ad94:	d120      	bne.n	800add8 <_puts_r+0x64>
 800ad96:	686c      	ldr	r4, [r5, #4]
 800ad98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ad9a:	07db      	lsls	r3, r3, #31
 800ad9c:	d405      	bmi.n	800adaa <_puts_r+0x36>
 800ad9e:	89a3      	ldrh	r3, [r4, #12]
 800ada0:	0598      	lsls	r0, r3, #22
 800ada2:	d402      	bmi.n	800adaa <_puts_r+0x36>
 800ada4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ada6:	f000 fbbd 	bl	800b524 <__retarget_lock_acquire_recursive>
 800adaa:	89a3      	ldrh	r3, [r4, #12]
 800adac:	0719      	lsls	r1, r3, #28
 800adae:	d51d      	bpl.n	800adec <_puts_r+0x78>
 800adb0:	6923      	ldr	r3, [r4, #16]
 800adb2:	b1db      	cbz	r3, 800adec <_puts_r+0x78>
 800adb4:	3e01      	subs	r6, #1
 800adb6:	68a3      	ldr	r3, [r4, #8]
 800adb8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800adbc:	3b01      	subs	r3, #1
 800adbe:	60a3      	str	r3, [r4, #8]
 800adc0:	bb39      	cbnz	r1, 800ae12 <_puts_r+0x9e>
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	da38      	bge.n	800ae38 <_puts_r+0xc4>
 800adc6:	4622      	mov	r2, r4
 800adc8:	210a      	movs	r1, #10
 800adca:	4628      	mov	r0, r5
 800adcc:	f000 f92e 	bl	800b02c <__swbuf_r>
 800add0:	3001      	adds	r0, #1
 800add2:	d011      	beq.n	800adf8 <_puts_r+0x84>
 800add4:	250a      	movs	r5, #10
 800add6:	e011      	b.n	800adfc <_puts_r+0x88>
 800add8:	4b1b      	ldr	r3, [pc, #108]	; (800ae48 <_puts_r+0xd4>)
 800adda:	429c      	cmp	r4, r3
 800addc:	d101      	bne.n	800ade2 <_puts_r+0x6e>
 800adde:	68ac      	ldr	r4, [r5, #8]
 800ade0:	e7da      	b.n	800ad98 <_puts_r+0x24>
 800ade2:	4b1a      	ldr	r3, [pc, #104]	; (800ae4c <_puts_r+0xd8>)
 800ade4:	429c      	cmp	r4, r3
 800ade6:	bf08      	it	eq
 800ade8:	68ec      	ldreq	r4, [r5, #12]
 800adea:	e7d5      	b.n	800ad98 <_puts_r+0x24>
 800adec:	4621      	mov	r1, r4
 800adee:	4628      	mov	r0, r5
 800adf0:	f000 f96e 	bl	800b0d0 <__swsetup_r>
 800adf4:	2800      	cmp	r0, #0
 800adf6:	d0dd      	beq.n	800adb4 <_puts_r+0x40>
 800adf8:	f04f 35ff 	mov.w	r5, #4294967295
 800adfc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800adfe:	07da      	lsls	r2, r3, #31
 800ae00:	d405      	bmi.n	800ae0e <_puts_r+0x9a>
 800ae02:	89a3      	ldrh	r3, [r4, #12]
 800ae04:	059b      	lsls	r3, r3, #22
 800ae06:	d402      	bmi.n	800ae0e <_puts_r+0x9a>
 800ae08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae0a:	f000 fb8c 	bl	800b526 <__retarget_lock_release_recursive>
 800ae0e:	4628      	mov	r0, r5
 800ae10:	bd70      	pop	{r4, r5, r6, pc}
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	da04      	bge.n	800ae20 <_puts_r+0xac>
 800ae16:	69a2      	ldr	r2, [r4, #24]
 800ae18:	429a      	cmp	r2, r3
 800ae1a:	dc06      	bgt.n	800ae2a <_puts_r+0xb6>
 800ae1c:	290a      	cmp	r1, #10
 800ae1e:	d004      	beq.n	800ae2a <_puts_r+0xb6>
 800ae20:	6823      	ldr	r3, [r4, #0]
 800ae22:	1c5a      	adds	r2, r3, #1
 800ae24:	6022      	str	r2, [r4, #0]
 800ae26:	7019      	strb	r1, [r3, #0]
 800ae28:	e7c5      	b.n	800adb6 <_puts_r+0x42>
 800ae2a:	4622      	mov	r2, r4
 800ae2c:	4628      	mov	r0, r5
 800ae2e:	f000 f8fd 	bl	800b02c <__swbuf_r>
 800ae32:	3001      	adds	r0, #1
 800ae34:	d1bf      	bne.n	800adb6 <_puts_r+0x42>
 800ae36:	e7df      	b.n	800adf8 <_puts_r+0x84>
 800ae38:	6823      	ldr	r3, [r4, #0]
 800ae3a:	250a      	movs	r5, #10
 800ae3c:	1c5a      	adds	r2, r3, #1
 800ae3e:	6022      	str	r2, [r4, #0]
 800ae40:	701d      	strb	r5, [r3, #0]
 800ae42:	e7db      	b.n	800adfc <_puts_r+0x88>
 800ae44:	0800edb0 	.word	0x0800edb0
 800ae48:	0800edd0 	.word	0x0800edd0
 800ae4c:	0800ed90 	.word	0x0800ed90

0800ae50 <puts>:
 800ae50:	4b02      	ldr	r3, [pc, #8]	; (800ae5c <puts+0xc>)
 800ae52:	4601      	mov	r1, r0
 800ae54:	6818      	ldr	r0, [r3, #0]
 800ae56:	f7ff bf8d 	b.w	800ad74 <_puts_r>
 800ae5a:	bf00      	nop
 800ae5c:	20000050 	.word	0x20000050

0800ae60 <setvbuf>:
 800ae60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ae64:	461d      	mov	r5, r3
 800ae66:	4b5d      	ldr	r3, [pc, #372]	; (800afdc <setvbuf+0x17c>)
 800ae68:	681f      	ldr	r7, [r3, #0]
 800ae6a:	4604      	mov	r4, r0
 800ae6c:	460e      	mov	r6, r1
 800ae6e:	4690      	mov	r8, r2
 800ae70:	b127      	cbz	r7, 800ae7c <setvbuf+0x1c>
 800ae72:	69bb      	ldr	r3, [r7, #24]
 800ae74:	b913      	cbnz	r3, 800ae7c <setvbuf+0x1c>
 800ae76:	4638      	mov	r0, r7
 800ae78:	f000 fab6 	bl	800b3e8 <__sinit>
 800ae7c:	4b58      	ldr	r3, [pc, #352]	; (800afe0 <setvbuf+0x180>)
 800ae7e:	429c      	cmp	r4, r3
 800ae80:	d167      	bne.n	800af52 <setvbuf+0xf2>
 800ae82:	687c      	ldr	r4, [r7, #4]
 800ae84:	f1b8 0f02 	cmp.w	r8, #2
 800ae88:	d006      	beq.n	800ae98 <setvbuf+0x38>
 800ae8a:	f1b8 0f01 	cmp.w	r8, #1
 800ae8e:	f200 809f 	bhi.w	800afd0 <setvbuf+0x170>
 800ae92:	2d00      	cmp	r5, #0
 800ae94:	f2c0 809c 	blt.w	800afd0 <setvbuf+0x170>
 800ae98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae9a:	07db      	lsls	r3, r3, #31
 800ae9c:	d405      	bmi.n	800aeaa <setvbuf+0x4a>
 800ae9e:	89a3      	ldrh	r3, [r4, #12]
 800aea0:	0598      	lsls	r0, r3, #22
 800aea2:	d402      	bmi.n	800aeaa <setvbuf+0x4a>
 800aea4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aea6:	f000 fb3d 	bl	800b524 <__retarget_lock_acquire_recursive>
 800aeaa:	4621      	mov	r1, r4
 800aeac:	4638      	mov	r0, r7
 800aeae:	f000 fa07 	bl	800b2c0 <_fflush_r>
 800aeb2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aeb4:	b141      	cbz	r1, 800aec8 <setvbuf+0x68>
 800aeb6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aeba:	4299      	cmp	r1, r3
 800aebc:	d002      	beq.n	800aec4 <setvbuf+0x64>
 800aebe:	4638      	mov	r0, r7
 800aec0:	f7ff fb62 	bl	800a588 <_free_r>
 800aec4:	2300      	movs	r3, #0
 800aec6:	6363      	str	r3, [r4, #52]	; 0x34
 800aec8:	2300      	movs	r3, #0
 800aeca:	61a3      	str	r3, [r4, #24]
 800aecc:	6063      	str	r3, [r4, #4]
 800aece:	89a3      	ldrh	r3, [r4, #12]
 800aed0:	0619      	lsls	r1, r3, #24
 800aed2:	d503      	bpl.n	800aedc <setvbuf+0x7c>
 800aed4:	6921      	ldr	r1, [r4, #16]
 800aed6:	4638      	mov	r0, r7
 800aed8:	f7ff fb56 	bl	800a588 <_free_r>
 800aedc:	89a3      	ldrh	r3, [r4, #12]
 800aede:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800aee2:	f023 0303 	bic.w	r3, r3, #3
 800aee6:	f1b8 0f02 	cmp.w	r8, #2
 800aeea:	81a3      	strh	r3, [r4, #12]
 800aeec:	d06c      	beq.n	800afc8 <setvbuf+0x168>
 800aeee:	ab01      	add	r3, sp, #4
 800aef0:	466a      	mov	r2, sp
 800aef2:	4621      	mov	r1, r4
 800aef4:	4638      	mov	r0, r7
 800aef6:	f000 fb17 	bl	800b528 <__swhatbuf_r>
 800aefa:	89a3      	ldrh	r3, [r4, #12]
 800aefc:	4318      	orrs	r0, r3
 800aefe:	81a0      	strh	r0, [r4, #12]
 800af00:	2d00      	cmp	r5, #0
 800af02:	d130      	bne.n	800af66 <setvbuf+0x106>
 800af04:	9d00      	ldr	r5, [sp, #0]
 800af06:	4628      	mov	r0, r5
 800af08:	f7ff fb2e 	bl	800a568 <malloc>
 800af0c:	4606      	mov	r6, r0
 800af0e:	2800      	cmp	r0, #0
 800af10:	d155      	bne.n	800afbe <setvbuf+0x15e>
 800af12:	f8dd 9000 	ldr.w	r9, [sp]
 800af16:	45a9      	cmp	r9, r5
 800af18:	d14a      	bne.n	800afb0 <setvbuf+0x150>
 800af1a:	f04f 35ff 	mov.w	r5, #4294967295
 800af1e:	2200      	movs	r2, #0
 800af20:	60a2      	str	r2, [r4, #8]
 800af22:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800af26:	6022      	str	r2, [r4, #0]
 800af28:	6122      	str	r2, [r4, #16]
 800af2a:	2201      	movs	r2, #1
 800af2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af30:	6162      	str	r2, [r4, #20]
 800af32:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800af34:	f043 0302 	orr.w	r3, r3, #2
 800af38:	07d2      	lsls	r2, r2, #31
 800af3a:	81a3      	strh	r3, [r4, #12]
 800af3c:	d405      	bmi.n	800af4a <setvbuf+0xea>
 800af3e:	f413 7f00 	tst.w	r3, #512	; 0x200
 800af42:	d102      	bne.n	800af4a <setvbuf+0xea>
 800af44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af46:	f000 faee 	bl	800b526 <__retarget_lock_release_recursive>
 800af4a:	4628      	mov	r0, r5
 800af4c:	b003      	add	sp, #12
 800af4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800af52:	4b24      	ldr	r3, [pc, #144]	; (800afe4 <setvbuf+0x184>)
 800af54:	429c      	cmp	r4, r3
 800af56:	d101      	bne.n	800af5c <setvbuf+0xfc>
 800af58:	68bc      	ldr	r4, [r7, #8]
 800af5a:	e793      	b.n	800ae84 <setvbuf+0x24>
 800af5c:	4b22      	ldr	r3, [pc, #136]	; (800afe8 <setvbuf+0x188>)
 800af5e:	429c      	cmp	r4, r3
 800af60:	bf08      	it	eq
 800af62:	68fc      	ldreq	r4, [r7, #12]
 800af64:	e78e      	b.n	800ae84 <setvbuf+0x24>
 800af66:	2e00      	cmp	r6, #0
 800af68:	d0cd      	beq.n	800af06 <setvbuf+0xa6>
 800af6a:	69bb      	ldr	r3, [r7, #24]
 800af6c:	b913      	cbnz	r3, 800af74 <setvbuf+0x114>
 800af6e:	4638      	mov	r0, r7
 800af70:	f000 fa3a 	bl	800b3e8 <__sinit>
 800af74:	f1b8 0f01 	cmp.w	r8, #1
 800af78:	bf08      	it	eq
 800af7a:	89a3      	ldrheq	r3, [r4, #12]
 800af7c:	6026      	str	r6, [r4, #0]
 800af7e:	bf04      	itt	eq
 800af80:	f043 0301 	orreq.w	r3, r3, #1
 800af84:	81a3      	strheq	r3, [r4, #12]
 800af86:	89a2      	ldrh	r2, [r4, #12]
 800af88:	f012 0308 	ands.w	r3, r2, #8
 800af8c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800af90:	d01c      	beq.n	800afcc <setvbuf+0x16c>
 800af92:	07d3      	lsls	r3, r2, #31
 800af94:	bf41      	itttt	mi
 800af96:	2300      	movmi	r3, #0
 800af98:	426d      	negmi	r5, r5
 800af9a:	60a3      	strmi	r3, [r4, #8]
 800af9c:	61a5      	strmi	r5, [r4, #24]
 800af9e:	bf58      	it	pl
 800afa0:	60a5      	strpl	r5, [r4, #8]
 800afa2:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800afa4:	f015 0501 	ands.w	r5, r5, #1
 800afa8:	d115      	bne.n	800afd6 <setvbuf+0x176>
 800afaa:	f412 7f00 	tst.w	r2, #512	; 0x200
 800afae:	e7c8      	b.n	800af42 <setvbuf+0xe2>
 800afb0:	4648      	mov	r0, r9
 800afb2:	f7ff fad9 	bl	800a568 <malloc>
 800afb6:	4606      	mov	r6, r0
 800afb8:	2800      	cmp	r0, #0
 800afba:	d0ae      	beq.n	800af1a <setvbuf+0xba>
 800afbc:	464d      	mov	r5, r9
 800afbe:	89a3      	ldrh	r3, [r4, #12]
 800afc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800afc4:	81a3      	strh	r3, [r4, #12]
 800afc6:	e7d0      	b.n	800af6a <setvbuf+0x10a>
 800afc8:	2500      	movs	r5, #0
 800afca:	e7a8      	b.n	800af1e <setvbuf+0xbe>
 800afcc:	60a3      	str	r3, [r4, #8]
 800afce:	e7e8      	b.n	800afa2 <setvbuf+0x142>
 800afd0:	f04f 35ff 	mov.w	r5, #4294967295
 800afd4:	e7b9      	b.n	800af4a <setvbuf+0xea>
 800afd6:	2500      	movs	r5, #0
 800afd8:	e7b7      	b.n	800af4a <setvbuf+0xea>
 800afda:	bf00      	nop
 800afdc:	20000050 	.word	0x20000050
 800afe0:	0800edb0 	.word	0x0800edb0
 800afe4:	0800edd0 	.word	0x0800edd0
 800afe8:	0800ed90 	.word	0x0800ed90

0800afec <siprintf>:
 800afec:	b40e      	push	{r1, r2, r3}
 800afee:	b500      	push	{lr}
 800aff0:	b09c      	sub	sp, #112	; 0x70
 800aff2:	ab1d      	add	r3, sp, #116	; 0x74
 800aff4:	9002      	str	r0, [sp, #8]
 800aff6:	9006      	str	r0, [sp, #24]
 800aff8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800affc:	4809      	ldr	r0, [pc, #36]	; (800b024 <siprintf+0x38>)
 800affe:	9107      	str	r1, [sp, #28]
 800b000:	9104      	str	r1, [sp, #16]
 800b002:	4909      	ldr	r1, [pc, #36]	; (800b028 <siprintf+0x3c>)
 800b004:	f853 2b04 	ldr.w	r2, [r3], #4
 800b008:	9105      	str	r1, [sp, #20]
 800b00a:	6800      	ldr	r0, [r0, #0]
 800b00c:	9301      	str	r3, [sp, #4]
 800b00e:	a902      	add	r1, sp, #8
 800b010:	f000 fbae 	bl	800b770 <_svfiprintf_r>
 800b014:	9b02      	ldr	r3, [sp, #8]
 800b016:	2200      	movs	r2, #0
 800b018:	701a      	strb	r2, [r3, #0]
 800b01a:	b01c      	add	sp, #112	; 0x70
 800b01c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b020:	b003      	add	sp, #12
 800b022:	4770      	bx	lr
 800b024:	20000050 	.word	0x20000050
 800b028:	ffff0208 	.word	0xffff0208

0800b02c <__swbuf_r>:
 800b02c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b02e:	460e      	mov	r6, r1
 800b030:	4614      	mov	r4, r2
 800b032:	4605      	mov	r5, r0
 800b034:	b118      	cbz	r0, 800b03e <__swbuf_r+0x12>
 800b036:	6983      	ldr	r3, [r0, #24]
 800b038:	b90b      	cbnz	r3, 800b03e <__swbuf_r+0x12>
 800b03a:	f000 f9d5 	bl	800b3e8 <__sinit>
 800b03e:	4b21      	ldr	r3, [pc, #132]	; (800b0c4 <__swbuf_r+0x98>)
 800b040:	429c      	cmp	r4, r3
 800b042:	d12b      	bne.n	800b09c <__swbuf_r+0x70>
 800b044:	686c      	ldr	r4, [r5, #4]
 800b046:	69a3      	ldr	r3, [r4, #24]
 800b048:	60a3      	str	r3, [r4, #8]
 800b04a:	89a3      	ldrh	r3, [r4, #12]
 800b04c:	071a      	lsls	r2, r3, #28
 800b04e:	d52f      	bpl.n	800b0b0 <__swbuf_r+0x84>
 800b050:	6923      	ldr	r3, [r4, #16]
 800b052:	b36b      	cbz	r3, 800b0b0 <__swbuf_r+0x84>
 800b054:	6923      	ldr	r3, [r4, #16]
 800b056:	6820      	ldr	r0, [r4, #0]
 800b058:	1ac0      	subs	r0, r0, r3
 800b05a:	6963      	ldr	r3, [r4, #20]
 800b05c:	b2f6      	uxtb	r6, r6
 800b05e:	4283      	cmp	r3, r0
 800b060:	4637      	mov	r7, r6
 800b062:	dc04      	bgt.n	800b06e <__swbuf_r+0x42>
 800b064:	4621      	mov	r1, r4
 800b066:	4628      	mov	r0, r5
 800b068:	f000 f92a 	bl	800b2c0 <_fflush_r>
 800b06c:	bb30      	cbnz	r0, 800b0bc <__swbuf_r+0x90>
 800b06e:	68a3      	ldr	r3, [r4, #8]
 800b070:	3b01      	subs	r3, #1
 800b072:	60a3      	str	r3, [r4, #8]
 800b074:	6823      	ldr	r3, [r4, #0]
 800b076:	1c5a      	adds	r2, r3, #1
 800b078:	6022      	str	r2, [r4, #0]
 800b07a:	701e      	strb	r6, [r3, #0]
 800b07c:	6963      	ldr	r3, [r4, #20]
 800b07e:	3001      	adds	r0, #1
 800b080:	4283      	cmp	r3, r0
 800b082:	d004      	beq.n	800b08e <__swbuf_r+0x62>
 800b084:	89a3      	ldrh	r3, [r4, #12]
 800b086:	07db      	lsls	r3, r3, #31
 800b088:	d506      	bpl.n	800b098 <__swbuf_r+0x6c>
 800b08a:	2e0a      	cmp	r6, #10
 800b08c:	d104      	bne.n	800b098 <__swbuf_r+0x6c>
 800b08e:	4621      	mov	r1, r4
 800b090:	4628      	mov	r0, r5
 800b092:	f000 f915 	bl	800b2c0 <_fflush_r>
 800b096:	b988      	cbnz	r0, 800b0bc <__swbuf_r+0x90>
 800b098:	4638      	mov	r0, r7
 800b09a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b09c:	4b0a      	ldr	r3, [pc, #40]	; (800b0c8 <__swbuf_r+0x9c>)
 800b09e:	429c      	cmp	r4, r3
 800b0a0:	d101      	bne.n	800b0a6 <__swbuf_r+0x7a>
 800b0a2:	68ac      	ldr	r4, [r5, #8]
 800b0a4:	e7cf      	b.n	800b046 <__swbuf_r+0x1a>
 800b0a6:	4b09      	ldr	r3, [pc, #36]	; (800b0cc <__swbuf_r+0xa0>)
 800b0a8:	429c      	cmp	r4, r3
 800b0aa:	bf08      	it	eq
 800b0ac:	68ec      	ldreq	r4, [r5, #12]
 800b0ae:	e7ca      	b.n	800b046 <__swbuf_r+0x1a>
 800b0b0:	4621      	mov	r1, r4
 800b0b2:	4628      	mov	r0, r5
 800b0b4:	f000 f80c 	bl	800b0d0 <__swsetup_r>
 800b0b8:	2800      	cmp	r0, #0
 800b0ba:	d0cb      	beq.n	800b054 <__swbuf_r+0x28>
 800b0bc:	f04f 37ff 	mov.w	r7, #4294967295
 800b0c0:	e7ea      	b.n	800b098 <__swbuf_r+0x6c>
 800b0c2:	bf00      	nop
 800b0c4:	0800edb0 	.word	0x0800edb0
 800b0c8:	0800edd0 	.word	0x0800edd0
 800b0cc:	0800ed90 	.word	0x0800ed90

0800b0d0 <__swsetup_r>:
 800b0d0:	4b32      	ldr	r3, [pc, #200]	; (800b19c <__swsetup_r+0xcc>)
 800b0d2:	b570      	push	{r4, r5, r6, lr}
 800b0d4:	681d      	ldr	r5, [r3, #0]
 800b0d6:	4606      	mov	r6, r0
 800b0d8:	460c      	mov	r4, r1
 800b0da:	b125      	cbz	r5, 800b0e6 <__swsetup_r+0x16>
 800b0dc:	69ab      	ldr	r3, [r5, #24]
 800b0de:	b913      	cbnz	r3, 800b0e6 <__swsetup_r+0x16>
 800b0e0:	4628      	mov	r0, r5
 800b0e2:	f000 f981 	bl	800b3e8 <__sinit>
 800b0e6:	4b2e      	ldr	r3, [pc, #184]	; (800b1a0 <__swsetup_r+0xd0>)
 800b0e8:	429c      	cmp	r4, r3
 800b0ea:	d10f      	bne.n	800b10c <__swsetup_r+0x3c>
 800b0ec:	686c      	ldr	r4, [r5, #4]
 800b0ee:	89a3      	ldrh	r3, [r4, #12]
 800b0f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b0f4:	0719      	lsls	r1, r3, #28
 800b0f6:	d42c      	bmi.n	800b152 <__swsetup_r+0x82>
 800b0f8:	06dd      	lsls	r5, r3, #27
 800b0fa:	d411      	bmi.n	800b120 <__swsetup_r+0x50>
 800b0fc:	2309      	movs	r3, #9
 800b0fe:	6033      	str	r3, [r6, #0]
 800b100:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b104:	81a3      	strh	r3, [r4, #12]
 800b106:	f04f 30ff 	mov.w	r0, #4294967295
 800b10a:	e03e      	b.n	800b18a <__swsetup_r+0xba>
 800b10c:	4b25      	ldr	r3, [pc, #148]	; (800b1a4 <__swsetup_r+0xd4>)
 800b10e:	429c      	cmp	r4, r3
 800b110:	d101      	bne.n	800b116 <__swsetup_r+0x46>
 800b112:	68ac      	ldr	r4, [r5, #8]
 800b114:	e7eb      	b.n	800b0ee <__swsetup_r+0x1e>
 800b116:	4b24      	ldr	r3, [pc, #144]	; (800b1a8 <__swsetup_r+0xd8>)
 800b118:	429c      	cmp	r4, r3
 800b11a:	bf08      	it	eq
 800b11c:	68ec      	ldreq	r4, [r5, #12]
 800b11e:	e7e6      	b.n	800b0ee <__swsetup_r+0x1e>
 800b120:	0758      	lsls	r0, r3, #29
 800b122:	d512      	bpl.n	800b14a <__swsetup_r+0x7a>
 800b124:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b126:	b141      	cbz	r1, 800b13a <__swsetup_r+0x6a>
 800b128:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b12c:	4299      	cmp	r1, r3
 800b12e:	d002      	beq.n	800b136 <__swsetup_r+0x66>
 800b130:	4630      	mov	r0, r6
 800b132:	f7ff fa29 	bl	800a588 <_free_r>
 800b136:	2300      	movs	r3, #0
 800b138:	6363      	str	r3, [r4, #52]	; 0x34
 800b13a:	89a3      	ldrh	r3, [r4, #12]
 800b13c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b140:	81a3      	strh	r3, [r4, #12]
 800b142:	2300      	movs	r3, #0
 800b144:	6063      	str	r3, [r4, #4]
 800b146:	6923      	ldr	r3, [r4, #16]
 800b148:	6023      	str	r3, [r4, #0]
 800b14a:	89a3      	ldrh	r3, [r4, #12]
 800b14c:	f043 0308 	orr.w	r3, r3, #8
 800b150:	81a3      	strh	r3, [r4, #12]
 800b152:	6923      	ldr	r3, [r4, #16]
 800b154:	b94b      	cbnz	r3, 800b16a <__swsetup_r+0x9a>
 800b156:	89a3      	ldrh	r3, [r4, #12]
 800b158:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b15c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b160:	d003      	beq.n	800b16a <__swsetup_r+0x9a>
 800b162:	4621      	mov	r1, r4
 800b164:	4630      	mov	r0, r6
 800b166:	f000 fa05 	bl	800b574 <__smakebuf_r>
 800b16a:	89a0      	ldrh	r0, [r4, #12]
 800b16c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b170:	f010 0301 	ands.w	r3, r0, #1
 800b174:	d00a      	beq.n	800b18c <__swsetup_r+0xbc>
 800b176:	2300      	movs	r3, #0
 800b178:	60a3      	str	r3, [r4, #8]
 800b17a:	6963      	ldr	r3, [r4, #20]
 800b17c:	425b      	negs	r3, r3
 800b17e:	61a3      	str	r3, [r4, #24]
 800b180:	6923      	ldr	r3, [r4, #16]
 800b182:	b943      	cbnz	r3, 800b196 <__swsetup_r+0xc6>
 800b184:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b188:	d1ba      	bne.n	800b100 <__swsetup_r+0x30>
 800b18a:	bd70      	pop	{r4, r5, r6, pc}
 800b18c:	0781      	lsls	r1, r0, #30
 800b18e:	bf58      	it	pl
 800b190:	6963      	ldrpl	r3, [r4, #20]
 800b192:	60a3      	str	r3, [r4, #8]
 800b194:	e7f4      	b.n	800b180 <__swsetup_r+0xb0>
 800b196:	2000      	movs	r0, #0
 800b198:	e7f7      	b.n	800b18a <__swsetup_r+0xba>
 800b19a:	bf00      	nop
 800b19c:	20000050 	.word	0x20000050
 800b1a0:	0800edb0 	.word	0x0800edb0
 800b1a4:	0800edd0 	.word	0x0800edd0
 800b1a8:	0800ed90 	.word	0x0800ed90

0800b1ac <abort>:
 800b1ac:	b508      	push	{r3, lr}
 800b1ae:	2006      	movs	r0, #6
 800b1b0:	f000 fc4e 	bl	800ba50 <raise>
 800b1b4:	2001      	movs	r0, #1
 800b1b6:	f7f6 f88f 	bl	80012d8 <_exit>
	...

0800b1bc <__sflush_r>:
 800b1bc:	898a      	ldrh	r2, [r1, #12]
 800b1be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1c0:	4605      	mov	r5, r0
 800b1c2:	0710      	lsls	r0, r2, #28
 800b1c4:	460c      	mov	r4, r1
 800b1c6:	d457      	bmi.n	800b278 <__sflush_r+0xbc>
 800b1c8:	684b      	ldr	r3, [r1, #4]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	dc04      	bgt.n	800b1d8 <__sflush_r+0x1c>
 800b1ce:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	dc01      	bgt.n	800b1d8 <__sflush_r+0x1c>
 800b1d4:	2000      	movs	r0, #0
 800b1d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b1da:	2e00      	cmp	r6, #0
 800b1dc:	d0fa      	beq.n	800b1d4 <__sflush_r+0x18>
 800b1de:	2300      	movs	r3, #0
 800b1e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b1e4:	682f      	ldr	r7, [r5, #0]
 800b1e6:	602b      	str	r3, [r5, #0]
 800b1e8:	d032      	beq.n	800b250 <__sflush_r+0x94>
 800b1ea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b1ec:	89a3      	ldrh	r3, [r4, #12]
 800b1ee:	075a      	lsls	r2, r3, #29
 800b1f0:	d505      	bpl.n	800b1fe <__sflush_r+0x42>
 800b1f2:	6863      	ldr	r3, [r4, #4]
 800b1f4:	1ac0      	subs	r0, r0, r3
 800b1f6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b1f8:	b10b      	cbz	r3, 800b1fe <__sflush_r+0x42>
 800b1fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b1fc:	1ac0      	subs	r0, r0, r3
 800b1fe:	2300      	movs	r3, #0
 800b200:	4602      	mov	r2, r0
 800b202:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b204:	6a21      	ldr	r1, [r4, #32]
 800b206:	4628      	mov	r0, r5
 800b208:	47b0      	blx	r6
 800b20a:	1c43      	adds	r3, r0, #1
 800b20c:	89a3      	ldrh	r3, [r4, #12]
 800b20e:	d106      	bne.n	800b21e <__sflush_r+0x62>
 800b210:	6829      	ldr	r1, [r5, #0]
 800b212:	291d      	cmp	r1, #29
 800b214:	d82c      	bhi.n	800b270 <__sflush_r+0xb4>
 800b216:	4a29      	ldr	r2, [pc, #164]	; (800b2bc <__sflush_r+0x100>)
 800b218:	40ca      	lsrs	r2, r1
 800b21a:	07d6      	lsls	r6, r2, #31
 800b21c:	d528      	bpl.n	800b270 <__sflush_r+0xb4>
 800b21e:	2200      	movs	r2, #0
 800b220:	6062      	str	r2, [r4, #4]
 800b222:	04d9      	lsls	r1, r3, #19
 800b224:	6922      	ldr	r2, [r4, #16]
 800b226:	6022      	str	r2, [r4, #0]
 800b228:	d504      	bpl.n	800b234 <__sflush_r+0x78>
 800b22a:	1c42      	adds	r2, r0, #1
 800b22c:	d101      	bne.n	800b232 <__sflush_r+0x76>
 800b22e:	682b      	ldr	r3, [r5, #0]
 800b230:	b903      	cbnz	r3, 800b234 <__sflush_r+0x78>
 800b232:	6560      	str	r0, [r4, #84]	; 0x54
 800b234:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b236:	602f      	str	r7, [r5, #0]
 800b238:	2900      	cmp	r1, #0
 800b23a:	d0cb      	beq.n	800b1d4 <__sflush_r+0x18>
 800b23c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b240:	4299      	cmp	r1, r3
 800b242:	d002      	beq.n	800b24a <__sflush_r+0x8e>
 800b244:	4628      	mov	r0, r5
 800b246:	f7ff f99f 	bl	800a588 <_free_r>
 800b24a:	2000      	movs	r0, #0
 800b24c:	6360      	str	r0, [r4, #52]	; 0x34
 800b24e:	e7c2      	b.n	800b1d6 <__sflush_r+0x1a>
 800b250:	6a21      	ldr	r1, [r4, #32]
 800b252:	2301      	movs	r3, #1
 800b254:	4628      	mov	r0, r5
 800b256:	47b0      	blx	r6
 800b258:	1c41      	adds	r1, r0, #1
 800b25a:	d1c7      	bne.n	800b1ec <__sflush_r+0x30>
 800b25c:	682b      	ldr	r3, [r5, #0]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d0c4      	beq.n	800b1ec <__sflush_r+0x30>
 800b262:	2b1d      	cmp	r3, #29
 800b264:	d001      	beq.n	800b26a <__sflush_r+0xae>
 800b266:	2b16      	cmp	r3, #22
 800b268:	d101      	bne.n	800b26e <__sflush_r+0xb2>
 800b26a:	602f      	str	r7, [r5, #0]
 800b26c:	e7b2      	b.n	800b1d4 <__sflush_r+0x18>
 800b26e:	89a3      	ldrh	r3, [r4, #12]
 800b270:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b274:	81a3      	strh	r3, [r4, #12]
 800b276:	e7ae      	b.n	800b1d6 <__sflush_r+0x1a>
 800b278:	690f      	ldr	r7, [r1, #16]
 800b27a:	2f00      	cmp	r7, #0
 800b27c:	d0aa      	beq.n	800b1d4 <__sflush_r+0x18>
 800b27e:	0793      	lsls	r3, r2, #30
 800b280:	680e      	ldr	r6, [r1, #0]
 800b282:	bf08      	it	eq
 800b284:	694b      	ldreq	r3, [r1, #20]
 800b286:	600f      	str	r7, [r1, #0]
 800b288:	bf18      	it	ne
 800b28a:	2300      	movne	r3, #0
 800b28c:	1bf6      	subs	r6, r6, r7
 800b28e:	608b      	str	r3, [r1, #8]
 800b290:	2e00      	cmp	r6, #0
 800b292:	dd9f      	ble.n	800b1d4 <__sflush_r+0x18>
 800b294:	6a21      	ldr	r1, [r4, #32]
 800b296:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800b29a:	4633      	mov	r3, r6
 800b29c:	463a      	mov	r2, r7
 800b29e:	4628      	mov	r0, r5
 800b2a0:	47e0      	blx	ip
 800b2a2:	2800      	cmp	r0, #0
 800b2a4:	dc06      	bgt.n	800b2b4 <__sflush_r+0xf8>
 800b2a6:	89a3      	ldrh	r3, [r4, #12]
 800b2a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b2ac:	81a3      	strh	r3, [r4, #12]
 800b2ae:	f04f 30ff 	mov.w	r0, #4294967295
 800b2b2:	e790      	b.n	800b1d6 <__sflush_r+0x1a>
 800b2b4:	4407      	add	r7, r0
 800b2b6:	1a36      	subs	r6, r6, r0
 800b2b8:	e7ea      	b.n	800b290 <__sflush_r+0xd4>
 800b2ba:	bf00      	nop
 800b2bc:	20400001 	.word	0x20400001

0800b2c0 <_fflush_r>:
 800b2c0:	b538      	push	{r3, r4, r5, lr}
 800b2c2:	690b      	ldr	r3, [r1, #16]
 800b2c4:	4605      	mov	r5, r0
 800b2c6:	460c      	mov	r4, r1
 800b2c8:	b913      	cbnz	r3, 800b2d0 <_fflush_r+0x10>
 800b2ca:	2500      	movs	r5, #0
 800b2cc:	4628      	mov	r0, r5
 800b2ce:	bd38      	pop	{r3, r4, r5, pc}
 800b2d0:	b118      	cbz	r0, 800b2da <_fflush_r+0x1a>
 800b2d2:	6983      	ldr	r3, [r0, #24]
 800b2d4:	b90b      	cbnz	r3, 800b2da <_fflush_r+0x1a>
 800b2d6:	f000 f887 	bl	800b3e8 <__sinit>
 800b2da:	4b14      	ldr	r3, [pc, #80]	; (800b32c <_fflush_r+0x6c>)
 800b2dc:	429c      	cmp	r4, r3
 800b2de:	d11b      	bne.n	800b318 <_fflush_r+0x58>
 800b2e0:	686c      	ldr	r4, [r5, #4]
 800b2e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d0ef      	beq.n	800b2ca <_fflush_r+0xa>
 800b2ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b2ec:	07d0      	lsls	r0, r2, #31
 800b2ee:	d404      	bmi.n	800b2fa <_fflush_r+0x3a>
 800b2f0:	0599      	lsls	r1, r3, #22
 800b2f2:	d402      	bmi.n	800b2fa <_fflush_r+0x3a>
 800b2f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b2f6:	f000 f915 	bl	800b524 <__retarget_lock_acquire_recursive>
 800b2fa:	4628      	mov	r0, r5
 800b2fc:	4621      	mov	r1, r4
 800b2fe:	f7ff ff5d 	bl	800b1bc <__sflush_r>
 800b302:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b304:	07da      	lsls	r2, r3, #31
 800b306:	4605      	mov	r5, r0
 800b308:	d4e0      	bmi.n	800b2cc <_fflush_r+0xc>
 800b30a:	89a3      	ldrh	r3, [r4, #12]
 800b30c:	059b      	lsls	r3, r3, #22
 800b30e:	d4dd      	bmi.n	800b2cc <_fflush_r+0xc>
 800b310:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b312:	f000 f908 	bl	800b526 <__retarget_lock_release_recursive>
 800b316:	e7d9      	b.n	800b2cc <_fflush_r+0xc>
 800b318:	4b05      	ldr	r3, [pc, #20]	; (800b330 <_fflush_r+0x70>)
 800b31a:	429c      	cmp	r4, r3
 800b31c:	d101      	bne.n	800b322 <_fflush_r+0x62>
 800b31e:	68ac      	ldr	r4, [r5, #8]
 800b320:	e7df      	b.n	800b2e2 <_fflush_r+0x22>
 800b322:	4b04      	ldr	r3, [pc, #16]	; (800b334 <_fflush_r+0x74>)
 800b324:	429c      	cmp	r4, r3
 800b326:	bf08      	it	eq
 800b328:	68ec      	ldreq	r4, [r5, #12]
 800b32a:	e7da      	b.n	800b2e2 <_fflush_r+0x22>
 800b32c:	0800edb0 	.word	0x0800edb0
 800b330:	0800edd0 	.word	0x0800edd0
 800b334:	0800ed90 	.word	0x0800ed90

0800b338 <std>:
 800b338:	2300      	movs	r3, #0
 800b33a:	b510      	push	{r4, lr}
 800b33c:	4604      	mov	r4, r0
 800b33e:	e9c0 3300 	strd	r3, r3, [r0]
 800b342:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b346:	6083      	str	r3, [r0, #8]
 800b348:	8181      	strh	r1, [r0, #12]
 800b34a:	6643      	str	r3, [r0, #100]	; 0x64
 800b34c:	81c2      	strh	r2, [r0, #14]
 800b34e:	6183      	str	r3, [r0, #24]
 800b350:	4619      	mov	r1, r3
 800b352:	2208      	movs	r2, #8
 800b354:	305c      	adds	r0, #92	; 0x5c
 800b356:	f7ff f90f 	bl	800a578 <memset>
 800b35a:	4b05      	ldr	r3, [pc, #20]	; (800b370 <std+0x38>)
 800b35c:	6263      	str	r3, [r4, #36]	; 0x24
 800b35e:	4b05      	ldr	r3, [pc, #20]	; (800b374 <std+0x3c>)
 800b360:	62a3      	str	r3, [r4, #40]	; 0x28
 800b362:	4b05      	ldr	r3, [pc, #20]	; (800b378 <std+0x40>)
 800b364:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b366:	4b05      	ldr	r3, [pc, #20]	; (800b37c <std+0x44>)
 800b368:	6224      	str	r4, [r4, #32]
 800b36a:	6323      	str	r3, [r4, #48]	; 0x30
 800b36c:	bd10      	pop	{r4, pc}
 800b36e:	bf00      	nop
 800b370:	0800ba89 	.word	0x0800ba89
 800b374:	0800baab 	.word	0x0800baab
 800b378:	0800bae3 	.word	0x0800bae3
 800b37c:	0800bb07 	.word	0x0800bb07

0800b380 <_cleanup_r>:
 800b380:	4901      	ldr	r1, [pc, #4]	; (800b388 <_cleanup_r+0x8>)
 800b382:	f000 b8af 	b.w	800b4e4 <_fwalk_reent>
 800b386:	bf00      	nop
 800b388:	0800b2c1 	.word	0x0800b2c1

0800b38c <__sfmoreglue>:
 800b38c:	b570      	push	{r4, r5, r6, lr}
 800b38e:	2268      	movs	r2, #104	; 0x68
 800b390:	1e4d      	subs	r5, r1, #1
 800b392:	4355      	muls	r5, r2
 800b394:	460e      	mov	r6, r1
 800b396:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b39a:	f7ff f95f 	bl	800a65c <_malloc_r>
 800b39e:	4604      	mov	r4, r0
 800b3a0:	b140      	cbz	r0, 800b3b4 <__sfmoreglue+0x28>
 800b3a2:	2100      	movs	r1, #0
 800b3a4:	e9c0 1600 	strd	r1, r6, [r0]
 800b3a8:	300c      	adds	r0, #12
 800b3aa:	60a0      	str	r0, [r4, #8]
 800b3ac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b3b0:	f7ff f8e2 	bl	800a578 <memset>
 800b3b4:	4620      	mov	r0, r4
 800b3b6:	bd70      	pop	{r4, r5, r6, pc}

0800b3b8 <__sfp_lock_acquire>:
 800b3b8:	4801      	ldr	r0, [pc, #4]	; (800b3c0 <__sfp_lock_acquire+0x8>)
 800b3ba:	f000 b8b3 	b.w	800b524 <__retarget_lock_acquire_recursive>
 800b3be:	bf00      	nop
 800b3c0:	20009d11 	.word	0x20009d11

0800b3c4 <__sfp_lock_release>:
 800b3c4:	4801      	ldr	r0, [pc, #4]	; (800b3cc <__sfp_lock_release+0x8>)
 800b3c6:	f000 b8ae 	b.w	800b526 <__retarget_lock_release_recursive>
 800b3ca:	bf00      	nop
 800b3cc:	20009d11 	.word	0x20009d11

0800b3d0 <__sinit_lock_acquire>:
 800b3d0:	4801      	ldr	r0, [pc, #4]	; (800b3d8 <__sinit_lock_acquire+0x8>)
 800b3d2:	f000 b8a7 	b.w	800b524 <__retarget_lock_acquire_recursive>
 800b3d6:	bf00      	nop
 800b3d8:	20009d12 	.word	0x20009d12

0800b3dc <__sinit_lock_release>:
 800b3dc:	4801      	ldr	r0, [pc, #4]	; (800b3e4 <__sinit_lock_release+0x8>)
 800b3de:	f000 b8a2 	b.w	800b526 <__retarget_lock_release_recursive>
 800b3e2:	bf00      	nop
 800b3e4:	20009d12 	.word	0x20009d12

0800b3e8 <__sinit>:
 800b3e8:	b510      	push	{r4, lr}
 800b3ea:	4604      	mov	r4, r0
 800b3ec:	f7ff fff0 	bl	800b3d0 <__sinit_lock_acquire>
 800b3f0:	69a3      	ldr	r3, [r4, #24]
 800b3f2:	b11b      	cbz	r3, 800b3fc <__sinit+0x14>
 800b3f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3f8:	f7ff bff0 	b.w	800b3dc <__sinit_lock_release>
 800b3fc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b400:	6523      	str	r3, [r4, #80]	; 0x50
 800b402:	4b13      	ldr	r3, [pc, #76]	; (800b450 <__sinit+0x68>)
 800b404:	4a13      	ldr	r2, [pc, #76]	; (800b454 <__sinit+0x6c>)
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	62a2      	str	r2, [r4, #40]	; 0x28
 800b40a:	42a3      	cmp	r3, r4
 800b40c:	bf04      	itt	eq
 800b40e:	2301      	moveq	r3, #1
 800b410:	61a3      	streq	r3, [r4, #24]
 800b412:	4620      	mov	r0, r4
 800b414:	f000 f820 	bl	800b458 <__sfp>
 800b418:	6060      	str	r0, [r4, #4]
 800b41a:	4620      	mov	r0, r4
 800b41c:	f000 f81c 	bl	800b458 <__sfp>
 800b420:	60a0      	str	r0, [r4, #8]
 800b422:	4620      	mov	r0, r4
 800b424:	f000 f818 	bl	800b458 <__sfp>
 800b428:	2200      	movs	r2, #0
 800b42a:	60e0      	str	r0, [r4, #12]
 800b42c:	2104      	movs	r1, #4
 800b42e:	6860      	ldr	r0, [r4, #4]
 800b430:	f7ff ff82 	bl	800b338 <std>
 800b434:	68a0      	ldr	r0, [r4, #8]
 800b436:	2201      	movs	r2, #1
 800b438:	2109      	movs	r1, #9
 800b43a:	f7ff ff7d 	bl	800b338 <std>
 800b43e:	68e0      	ldr	r0, [r4, #12]
 800b440:	2202      	movs	r2, #2
 800b442:	2112      	movs	r1, #18
 800b444:	f7ff ff78 	bl	800b338 <std>
 800b448:	2301      	movs	r3, #1
 800b44a:	61a3      	str	r3, [r4, #24]
 800b44c:	e7d2      	b.n	800b3f4 <__sinit+0xc>
 800b44e:	bf00      	nop
 800b450:	0800ed58 	.word	0x0800ed58
 800b454:	0800b381 	.word	0x0800b381

0800b458 <__sfp>:
 800b458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b45a:	4607      	mov	r7, r0
 800b45c:	f7ff ffac 	bl	800b3b8 <__sfp_lock_acquire>
 800b460:	4b1e      	ldr	r3, [pc, #120]	; (800b4dc <__sfp+0x84>)
 800b462:	681e      	ldr	r6, [r3, #0]
 800b464:	69b3      	ldr	r3, [r6, #24]
 800b466:	b913      	cbnz	r3, 800b46e <__sfp+0x16>
 800b468:	4630      	mov	r0, r6
 800b46a:	f7ff ffbd 	bl	800b3e8 <__sinit>
 800b46e:	3648      	adds	r6, #72	; 0x48
 800b470:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b474:	3b01      	subs	r3, #1
 800b476:	d503      	bpl.n	800b480 <__sfp+0x28>
 800b478:	6833      	ldr	r3, [r6, #0]
 800b47a:	b30b      	cbz	r3, 800b4c0 <__sfp+0x68>
 800b47c:	6836      	ldr	r6, [r6, #0]
 800b47e:	e7f7      	b.n	800b470 <__sfp+0x18>
 800b480:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b484:	b9d5      	cbnz	r5, 800b4bc <__sfp+0x64>
 800b486:	4b16      	ldr	r3, [pc, #88]	; (800b4e0 <__sfp+0x88>)
 800b488:	60e3      	str	r3, [r4, #12]
 800b48a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b48e:	6665      	str	r5, [r4, #100]	; 0x64
 800b490:	f000 f847 	bl	800b522 <__retarget_lock_init_recursive>
 800b494:	f7ff ff96 	bl	800b3c4 <__sfp_lock_release>
 800b498:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b49c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b4a0:	6025      	str	r5, [r4, #0]
 800b4a2:	61a5      	str	r5, [r4, #24]
 800b4a4:	2208      	movs	r2, #8
 800b4a6:	4629      	mov	r1, r5
 800b4a8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b4ac:	f7ff f864 	bl	800a578 <memset>
 800b4b0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b4b4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b4b8:	4620      	mov	r0, r4
 800b4ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b4bc:	3468      	adds	r4, #104	; 0x68
 800b4be:	e7d9      	b.n	800b474 <__sfp+0x1c>
 800b4c0:	2104      	movs	r1, #4
 800b4c2:	4638      	mov	r0, r7
 800b4c4:	f7ff ff62 	bl	800b38c <__sfmoreglue>
 800b4c8:	4604      	mov	r4, r0
 800b4ca:	6030      	str	r0, [r6, #0]
 800b4cc:	2800      	cmp	r0, #0
 800b4ce:	d1d5      	bne.n	800b47c <__sfp+0x24>
 800b4d0:	f7ff ff78 	bl	800b3c4 <__sfp_lock_release>
 800b4d4:	230c      	movs	r3, #12
 800b4d6:	603b      	str	r3, [r7, #0]
 800b4d8:	e7ee      	b.n	800b4b8 <__sfp+0x60>
 800b4da:	bf00      	nop
 800b4dc:	0800ed58 	.word	0x0800ed58
 800b4e0:	ffff0001 	.word	0xffff0001

0800b4e4 <_fwalk_reent>:
 800b4e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b4e8:	4606      	mov	r6, r0
 800b4ea:	4688      	mov	r8, r1
 800b4ec:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b4f0:	2700      	movs	r7, #0
 800b4f2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b4f6:	f1b9 0901 	subs.w	r9, r9, #1
 800b4fa:	d505      	bpl.n	800b508 <_fwalk_reent+0x24>
 800b4fc:	6824      	ldr	r4, [r4, #0]
 800b4fe:	2c00      	cmp	r4, #0
 800b500:	d1f7      	bne.n	800b4f2 <_fwalk_reent+0xe>
 800b502:	4638      	mov	r0, r7
 800b504:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b508:	89ab      	ldrh	r3, [r5, #12]
 800b50a:	2b01      	cmp	r3, #1
 800b50c:	d907      	bls.n	800b51e <_fwalk_reent+0x3a>
 800b50e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b512:	3301      	adds	r3, #1
 800b514:	d003      	beq.n	800b51e <_fwalk_reent+0x3a>
 800b516:	4629      	mov	r1, r5
 800b518:	4630      	mov	r0, r6
 800b51a:	47c0      	blx	r8
 800b51c:	4307      	orrs	r7, r0
 800b51e:	3568      	adds	r5, #104	; 0x68
 800b520:	e7e9      	b.n	800b4f6 <_fwalk_reent+0x12>

0800b522 <__retarget_lock_init_recursive>:
 800b522:	4770      	bx	lr

0800b524 <__retarget_lock_acquire_recursive>:
 800b524:	4770      	bx	lr

0800b526 <__retarget_lock_release_recursive>:
 800b526:	4770      	bx	lr

0800b528 <__swhatbuf_r>:
 800b528:	b570      	push	{r4, r5, r6, lr}
 800b52a:	460e      	mov	r6, r1
 800b52c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b530:	2900      	cmp	r1, #0
 800b532:	b096      	sub	sp, #88	; 0x58
 800b534:	4614      	mov	r4, r2
 800b536:	461d      	mov	r5, r3
 800b538:	da08      	bge.n	800b54c <__swhatbuf_r+0x24>
 800b53a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b53e:	2200      	movs	r2, #0
 800b540:	602a      	str	r2, [r5, #0]
 800b542:	061a      	lsls	r2, r3, #24
 800b544:	d410      	bmi.n	800b568 <__swhatbuf_r+0x40>
 800b546:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b54a:	e00e      	b.n	800b56a <__swhatbuf_r+0x42>
 800b54c:	466a      	mov	r2, sp
 800b54e:	f000 fb01 	bl	800bb54 <_fstat_r>
 800b552:	2800      	cmp	r0, #0
 800b554:	dbf1      	blt.n	800b53a <__swhatbuf_r+0x12>
 800b556:	9a01      	ldr	r2, [sp, #4]
 800b558:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b55c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b560:	425a      	negs	r2, r3
 800b562:	415a      	adcs	r2, r3
 800b564:	602a      	str	r2, [r5, #0]
 800b566:	e7ee      	b.n	800b546 <__swhatbuf_r+0x1e>
 800b568:	2340      	movs	r3, #64	; 0x40
 800b56a:	2000      	movs	r0, #0
 800b56c:	6023      	str	r3, [r4, #0]
 800b56e:	b016      	add	sp, #88	; 0x58
 800b570:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b574 <__smakebuf_r>:
 800b574:	898b      	ldrh	r3, [r1, #12]
 800b576:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b578:	079d      	lsls	r5, r3, #30
 800b57a:	4606      	mov	r6, r0
 800b57c:	460c      	mov	r4, r1
 800b57e:	d507      	bpl.n	800b590 <__smakebuf_r+0x1c>
 800b580:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b584:	6023      	str	r3, [r4, #0]
 800b586:	6123      	str	r3, [r4, #16]
 800b588:	2301      	movs	r3, #1
 800b58a:	6163      	str	r3, [r4, #20]
 800b58c:	b002      	add	sp, #8
 800b58e:	bd70      	pop	{r4, r5, r6, pc}
 800b590:	ab01      	add	r3, sp, #4
 800b592:	466a      	mov	r2, sp
 800b594:	f7ff ffc8 	bl	800b528 <__swhatbuf_r>
 800b598:	9900      	ldr	r1, [sp, #0]
 800b59a:	4605      	mov	r5, r0
 800b59c:	4630      	mov	r0, r6
 800b59e:	f7ff f85d 	bl	800a65c <_malloc_r>
 800b5a2:	b948      	cbnz	r0, 800b5b8 <__smakebuf_r+0x44>
 800b5a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5a8:	059a      	lsls	r2, r3, #22
 800b5aa:	d4ef      	bmi.n	800b58c <__smakebuf_r+0x18>
 800b5ac:	f023 0303 	bic.w	r3, r3, #3
 800b5b0:	f043 0302 	orr.w	r3, r3, #2
 800b5b4:	81a3      	strh	r3, [r4, #12]
 800b5b6:	e7e3      	b.n	800b580 <__smakebuf_r+0xc>
 800b5b8:	4b0d      	ldr	r3, [pc, #52]	; (800b5f0 <__smakebuf_r+0x7c>)
 800b5ba:	62b3      	str	r3, [r6, #40]	; 0x28
 800b5bc:	89a3      	ldrh	r3, [r4, #12]
 800b5be:	6020      	str	r0, [r4, #0]
 800b5c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b5c4:	81a3      	strh	r3, [r4, #12]
 800b5c6:	9b00      	ldr	r3, [sp, #0]
 800b5c8:	6163      	str	r3, [r4, #20]
 800b5ca:	9b01      	ldr	r3, [sp, #4]
 800b5cc:	6120      	str	r0, [r4, #16]
 800b5ce:	b15b      	cbz	r3, 800b5e8 <__smakebuf_r+0x74>
 800b5d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b5d4:	4630      	mov	r0, r6
 800b5d6:	f000 facf 	bl	800bb78 <_isatty_r>
 800b5da:	b128      	cbz	r0, 800b5e8 <__smakebuf_r+0x74>
 800b5dc:	89a3      	ldrh	r3, [r4, #12]
 800b5de:	f023 0303 	bic.w	r3, r3, #3
 800b5e2:	f043 0301 	orr.w	r3, r3, #1
 800b5e6:	81a3      	strh	r3, [r4, #12]
 800b5e8:	89a0      	ldrh	r0, [r4, #12]
 800b5ea:	4305      	orrs	r5, r0
 800b5ec:	81a5      	strh	r5, [r4, #12]
 800b5ee:	e7cd      	b.n	800b58c <__smakebuf_r+0x18>
 800b5f0:	0800b381 	.word	0x0800b381

0800b5f4 <memcpy>:
 800b5f4:	440a      	add	r2, r1
 800b5f6:	4291      	cmp	r1, r2
 800b5f8:	f100 33ff 	add.w	r3, r0, #4294967295
 800b5fc:	d100      	bne.n	800b600 <memcpy+0xc>
 800b5fe:	4770      	bx	lr
 800b600:	b510      	push	{r4, lr}
 800b602:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b606:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b60a:	4291      	cmp	r1, r2
 800b60c:	d1f9      	bne.n	800b602 <memcpy+0xe>
 800b60e:	bd10      	pop	{r4, pc}

0800b610 <memmove>:
 800b610:	4288      	cmp	r0, r1
 800b612:	b510      	push	{r4, lr}
 800b614:	eb01 0402 	add.w	r4, r1, r2
 800b618:	d902      	bls.n	800b620 <memmove+0x10>
 800b61a:	4284      	cmp	r4, r0
 800b61c:	4623      	mov	r3, r4
 800b61e:	d807      	bhi.n	800b630 <memmove+0x20>
 800b620:	1e43      	subs	r3, r0, #1
 800b622:	42a1      	cmp	r1, r4
 800b624:	d008      	beq.n	800b638 <memmove+0x28>
 800b626:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b62a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b62e:	e7f8      	b.n	800b622 <memmove+0x12>
 800b630:	4402      	add	r2, r0
 800b632:	4601      	mov	r1, r0
 800b634:	428a      	cmp	r2, r1
 800b636:	d100      	bne.n	800b63a <memmove+0x2a>
 800b638:	bd10      	pop	{r4, pc}
 800b63a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b63e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b642:	e7f7      	b.n	800b634 <memmove+0x24>

0800b644 <__malloc_lock>:
 800b644:	4801      	ldr	r0, [pc, #4]	; (800b64c <__malloc_lock+0x8>)
 800b646:	f7ff bf6d 	b.w	800b524 <__retarget_lock_acquire_recursive>
 800b64a:	bf00      	nop
 800b64c:	20009d10 	.word	0x20009d10

0800b650 <__malloc_unlock>:
 800b650:	4801      	ldr	r0, [pc, #4]	; (800b658 <__malloc_unlock+0x8>)
 800b652:	f7ff bf68 	b.w	800b526 <__retarget_lock_release_recursive>
 800b656:	bf00      	nop
 800b658:	20009d10 	.word	0x20009d10

0800b65c <_realloc_r>:
 800b65c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b660:	4680      	mov	r8, r0
 800b662:	4614      	mov	r4, r2
 800b664:	460e      	mov	r6, r1
 800b666:	b921      	cbnz	r1, 800b672 <_realloc_r+0x16>
 800b668:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b66c:	4611      	mov	r1, r2
 800b66e:	f7fe bff5 	b.w	800a65c <_malloc_r>
 800b672:	b92a      	cbnz	r2, 800b680 <_realloc_r+0x24>
 800b674:	f7fe ff88 	bl	800a588 <_free_r>
 800b678:	4625      	mov	r5, r4
 800b67a:	4628      	mov	r0, r5
 800b67c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b680:	f000 fa9c 	bl	800bbbc <_malloc_usable_size_r>
 800b684:	4284      	cmp	r4, r0
 800b686:	4607      	mov	r7, r0
 800b688:	d802      	bhi.n	800b690 <_realloc_r+0x34>
 800b68a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b68e:	d812      	bhi.n	800b6b6 <_realloc_r+0x5a>
 800b690:	4621      	mov	r1, r4
 800b692:	4640      	mov	r0, r8
 800b694:	f7fe ffe2 	bl	800a65c <_malloc_r>
 800b698:	4605      	mov	r5, r0
 800b69a:	2800      	cmp	r0, #0
 800b69c:	d0ed      	beq.n	800b67a <_realloc_r+0x1e>
 800b69e:	42bc      	cmp	r4, r7
 800b6a0:	4622      	mov	r2, r4
 800b6a2:	4631      	mov	r1, r6
 800b6a4:	bf28      	it	cs
 800b6a6:	463a      	movcs	r2, r7
 800b6a8:	f7ff ffa4 	bl	800b5f4 <memcpy>
 800b6ac:	4631      	mov	r1, r6
 800b6ae:	4640      	mov	r0, r8
 800b6b0:	f7fe ff6a 	bl	800a588 <_free_r>
 800b6b4:	e7e1      	b.n	800b67a <_realloc_r+0x1e>
 800b6b6:	4635      	mov	r5, r6
 800b6b8:	e7df      	b.n	800b67a <_realloc_r+0x1e>

0800b6ba <__ssputs_r>:
 800b6ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6be:	688e      	ldr	r6, [r1, #8]
 800b6c0:	429e      	cmp	r6, r3
 800b6c2:	4682      	mov	sl, r0
 800b6c4:	460c      	mov	r4, r1
 800b6c6:	4690      	mov	r8, r2
 800b6c8:	461f      	mov	r7, r3
 800b6ca:	d838      	bhi.n	800b73e <__ssputs_r+0x84>
 800b6cc:	898a      	ldrh	r2, [r1, #12]
 800b6ce:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b6d2:	d032      	beq.n	800b73a <__ssputs_r+0x80>
 800b6d4:	6825      	ldr	r5, [r4, #0]
 800b6d6:	6909      	ldr	r1, [r1, #16]
 800b6d8:	eba5 0901 	sub.w	r9, r5, r1
 800b6dc:	6965      	ldr	r5, [r4, #20]
 800b6de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b6e2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b6e6:	3301      	adds	r3, #1
 800b6e8:	444b      	add	r3, r9
 800b6ea:	106d      	asrs	r5, r5, #1
 800b6ec:	429d      	cmp	r5, r3
 800b6ee:	bf38      	it	cc
 800b6f0:	461d      	movcc	r5, r3
 800b6f2:	0553      	lsls	r3, r2, #21
 800b6f4:	d531      	bpl.n	800b75a <__ssputs_r+0xa0>
 800b6f6:	4629      	mov	r1, r5
 800b6f8:	f7fe ffb0 	bl	800a65c <_malloc_r>
 800b6fc:	4606      	mov	r6, r0
 800b6fe:	b950      	cbnz	r0, 800b716 <__ssputs_r+0x5c>
 800b700:	230c      	movs	r3, #12
 800b702:	f8ca 3000 	str.w	r3, [sl]
 800b706:	89a3      	ldrh	r3, [r4, #12]
 800b708:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b70c:	81a3      	strh	r3, [r4, #12]
 800b70e:	f04f 30ff 	mov.w	r0, #4294967295
 800b712:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b716:	6921      	ldr	r1, [r4, #16]
 800b718:	464a      	mov	r2, r9
 800b71a:	f7ff ff6b 	bl	800b5f4 <memcpy>
 800b71e:	89a3      	ldrh	r3, [r4, #12]
 800b720:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b724:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b728:	81a3      	strh	r3, [r4, #12]
 800b72a:	6126      	str	r6, [r4, #16]
 800b72c:	6165      	str	r5, [r4, #20]
 800b72e:	444e      	add	r6, r9
 800b730:	eba5 0509 	sub.w	r5, r5, r9
 800b734:	6026      	str	r6, [r4, #0]
 800b736:	60a5      	str	r5, [r4, #8]
 800b738:	463e      	mov	r6, r7
 800b73a:	42be      	cmp	r6, r7
 800b73c:	d900      	bls.n	800b740 <__ssputs_r+0x86>
 800b73e:	463e      	mov	r6, r7
 800b740:	6820      	ldr	r0, [r4, #0]
 800b742:	4632      	mov	r2, r6
 800b744:	4641      	mov	r1, r8
 800b746:	f7ff ff63 	bl	800b610 <memmove>
 800b74a:	68a3      	ldr	r3, [r4, #8]
 800b74c:	1b9b      	subs	r3, r3, r6
 800b74e:	60a3      	str	r3, [r4, #8]
 800b750:	6823      	ldr	r3, [r4, #0]
 800b752:	4433      	add	r3, r6
 800b754:	6023      	str	r3, [r4, #0]
 800b756:	2000      	movs	r0, #0
 800b758:	e7db      	b.n	800b712 <__ssputs_r+0x58>
 800b75a:	462a      	mov	r2, r5
 800b75c:	f7ff ff7e 	bl	800b65c <_realloc_r>
 800b760:	4606      	mov	r6, r0
 800b762:	2800      	cmp	r0, #0
 800b764:	d1e1      	bne.n	800b72a <__ssputs_r+0x70>
 800b766:	6921      	ldr	r1, [r4, #16]
 800b768:	4650      	mov	r0, sl
 800b76a:	f7fe ff0d 	bl	800a588 <_free_r>
 800b76e:	e7c7      	b.n	800b700 <__ssputs_r+0x46>

0800b770 <_svfiprintf_r>:
 800b770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b774:	4698      	mov	r8, r3
 800b776:	898b      	ldrh	r3, [r1, #12]
 800b778:	061b      	lsls	r3, r3, #24
 800b77a:	b09d      	sub	sp, #116	; 0x74
 800b77c:	4607      	mov	r7, r0
 800b77e:	460d      	mov	r5, r1
 800b780:	4614      	mov	r4, r2
 800b782:	d50e      	bpl.n	800b7a2 <_svfiprintf_r+0x32>
 800b784:	690b      	ldr	r3, [r1, #16]
 800b786:	b963      	cbnz	r3, 800b7a2 <_svfiprintf_r+0x32>
 800b788:	2140      	movs	r1, #64	; 0x40
 800b78a:	f7fe ff67 	bl	800a65c <_malloc_r>
 800b78e:	6028      	str	r0, [r5, #0]
 800b790:	6128      	str	r0, [r5, #16]
 800b792:	b920      	cbnz	r0, 800b79e <_svfiprintf_r+0x2e>
 800b794:	230c      	movs	r3, #12
 800b796:	603b      	str	r3, [r7, #0]
 800b798:	f04f 30ff 	mov.w	r0, #4294967295
 800b79c:	e0d1      	b.n	800b942 <_svfiprintf_r+0x1d2>
 800b79e:	2340      	movs	r3, #64	; 0x40
 800b7a0:	616b      	str	r3, [r5, #20]
 800b7a2:	2300      	movs	r3, #0
 800b7a4:	9309      	str	r3, [sp, #36]	; 0x24
 800b7a6:	2320      	movs	r3, #32
 800b7a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b7ac:	f8cd 800c 	str.w	r8, [sp, #12]
 800b7b0:	2330      	movs	r3, #48	; 0x30
 800b7b2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b95c <_svfiprintf_r+0x1ec>
 800b7b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b7ba:	f04f 0901 	mov.w	r9, #1
 800b7be:	4623      	mov	r3, r4
 800b7c0:	469a      	mov	sl, r3
 800b7c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b7c6:	b10a      	cbz	r2, 800b7cc <_svfiprintf_r+0x5c>
 800b7c8:	2a25      	cmp	r2, #37	; 0x25
 800b7ca:	d1f9      	bne.n	800b7c0 <_svfiprintf_r+0x50>
 800b7cc:	ebba 0b04 	subs.w	fp, sl, r4
 800b7d0:	d00b      	beq.n	800b7ea <_svfiprintf_r+0x7a>
 800b7d2:	465b      	mov	r3, fp
 800b7d4:	4622      	mov	r2, r4
 800b7d6:	4629      	mov	r1, r5
 800b7d8:	4638      	mov	r0, r7
 800b7da:	f7ff ff6e 	bl	800b6ba <__ssputs_r>
 800b7de:	3001      	adds	r0, #1
 800b7e0:	f000 80aa 	beq.w	800b938 <_svfiprintf_r+0x1c8>
 800b7e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b7e6:	445a      	add	r2, fp
 800b7e8:	9209      	str	r2, [sp, #36]	; 0x24
 800b7ea:	f89a 3000 	ldrb.w	r3, [sl]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	f000 80a2 	beq.w	800b938 <_svfiprintf_r+0x1c8>
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	f04f 32ff 	mov.w	r2, #4294967295
 800b7fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b7fe:	f10a 0a01 	add.w	sl, sl, #1
 800b802:	9304      	str	r3, [sp, #16]
 800b804:	9307      	str	r3, [sp, #28]
 800b806:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b80a:	931a      	str	r3, [sp, #104]	; 0x68
 800b80c:	4654      	mov	r4, sl
 800b80e:	2205      	movs	r2, #5
 800b810:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b814:	4851      	ldr	r0, [pc, #324]	; (800b95c <_svfiprintf_r+0x1ec>)
 800b816:	f7f4 fcdb 	bl	80001d0 <memchr>
 800b81a:	9a04      	ldr	r2, [sp, #16]
 800b81c:	b9d8      	cbnz	r0, 800b856 <_svfiprintf_r+0xe6>
 800b81e:	06d0      	lsls	r0, r2, #27
 800b820:	bf44      	itt	mi
 800b822:	2320      	movmi	r3, #32
 800b824:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b828:	0711      	lsls	r1, r2, #28
 800b82a:	bf44      	itt	mi
 800b82c:	232b      	movmi	r3, #43	; 0x2b
 800b82e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b832:	f89a 3000 	ldrb.w	r3, [sl]
 800b836:	2b2a      	cmp	r3, #42	; 0x2a
 800b838:	d015      	beq.n	800b866 <_svfiprintf_r+0xf6>
 800b83a:	9a07      	ldr	r2, [sp, #28]
 800b83c:	4654      	mov	r4, sl
 800b83e:	2000      	movs	r0, #0
 800b840:	f04f 0c0a 	mov.w	ip, #10
 800b844:	4621      	mov	r1, r4
 800b846:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b84a:	3b30      	subs	r3, #48	; 0x30
 800b84c:	2b09      	cmp	r3, #9
 800b84e:	d94e      	bls.n	800b8ee <_svfiprintf_r+0x17e>
 800b850:	b1b0      	cbz	r0, 800b880 <_svfiprintf_r+0x110>
 800b852:	9207      	str	r2, [sp, #28]
 800b854:	e014      	b.n	800b880 <_svfiprintf_r+0x110>
 800b856:	eba0 0308 	sub.w	r3, r0, r8
 800b85a:	fa09 f303 	lsl.w	r3, r9, r3
 800b85e:	4313      	orrs	r3, r2
 800b860:	9304      	str	r3, [sp, #16]
 800b862:	46a2      	mov	sl, r4
 800b864:	e7d2      	b.n	800b80c <_svfiprintf_r+0x9c>
 800b866:	9b03      	ldr	r3, [sp, #12]
 800b868:	1d19      	adds	r1, r3, #4
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	9103      	str	r1, [sp, #12]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	bfbb      	ittet	lt
 800b872:	425b      	neglt	r3, r3
 800b874:	f042 0202 	orrlt.w	r2, r2, #2
 800b878:	9307      	strge	r3, [sp, #28]
 800b87a:	9307      	strlt	r3, [sp, #28]
 800b87c:	bfb8      	it	lt
 800b87e:	9204      	strlt	r2, [sp, #16]
 800b880:	7823      	ldrb	r3, [r4, #0]
 800b882:	2b2e      	cmp	r3, #46	; 0x2e
 800b884:	d10c      	bne.n	800b8a0 <_svfiprintf_r+0x130>
 800b886:	7863      	ldrb	r3, [r4, #1]
 800b888:	2b2a      	cmp	r3, #42	; 0x2a
 800b88a:	d135      	bne.n	800b8f8 <_svfiprintf_r+0x188>
 800b88c:	9b03      	ldr	r3, [sp, #12]
 800b88e:	1d1a      	adds	r2, r3, #4
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	9203      	str	r2, [sp, #12]
 800b894:	2b00      	cmp	r3, #0
 800b896:	bfb8      	it	lt
 800b898:	f04f 33ff 	movlt.w	r3, #4294967295
 800b89c:	3402      	adds	r4, #2
 800b89e:	9305      	str	r3, [sp, #20]
 800b8a0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800b960 <_svfiprintf_r+0x1f0>
 800b8a4:	7821      	ldrb	r1, [r4, #0]
 800b8a6:	2203      	movs	r2, #3
 800b8a8:	4650      	mov	r0, sl
 800b8aa:	f7f4 fc91 	bl	80001d0 <memchr>
 800b8ae:	b140      	cbz	r0, 800b8c2 <_svfiprintf_r+0x152>
 800b8b0:	2340      	movs	r3, #64	; 0x40
 800b8b2:	eba0 000a 	sub.w	r0, r0, sl
 800b8b6:	fa03 f000 	lsl.w	r0, r3, r0
 800b8ba:	9b04      	ldr	r3, [sp, #16]
 800b8bc:	4303      	orrs	r3, r0
 800b8be:	3401      	adds	r4, #1
 800b8c0:	9304      	str	r3, [sp, #16]
 800b8c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8c6:	4827      	ldr	r0, [pc, #156]	; (800b964 <_svfiprintf_r+0x1f4>)
 800b8c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b8cc:	2206      	movs	r2, #6
 800b8ce:	f7f4 fc7f 	bl	80001d0 <memchr>
 800b8d2:	2800      	cmp	r0, #0
 800b8d4:	d038      	beq.n	800b948 <_svfiprintf_r+0x1d8>
 800b8d6:	4b24      	ldr	r3, [pc, #144]	; (800b968 <_svfiprintf_r+0x1f8>)
 800b8d8:	bb1b      	cbnz	r3, 800b922 <_svfiprintf_r+0x1b2>
 800b8da:	9b03      	ldr	r3, [sp, #12]
 800b8dc:	3307      	adds	r3, #7
 800b8de:	f023 0307 	bic.w	r3, r3, #7
 800b8e2:	3308      	adds	r3, #8
 800b8e4:	9303      	str	r3, [sp, #12]
 800b8e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8e8:	4433      	add	r3, r6
 800b8ea:	9309      	str	r3, [sp, #36]	; 0x24
 800b8ec:	e767      	b.n	800b7be <_svfiprintf_r+0x4e>
 800b8ee:	fb0c 3202 	mla	r2, ip, r2, r3
 800b8f2:	460c      	mov	r4, r1
 800b8f4:	2001      	movs	r0, #1
 800b8f6:	e7a5      	b.n	800b844 <_svfiprintf_r+0xd4>
 800b8f8:	2300      	movs	r3, #0
 800b8fa:	3401      	adds	r4, #1
 800b8fc:	9305      	str	r3, [sp, #20]
 800b8fe:	4619      	mov	r1, r3
 800b900:	f04f 0c0a 	mov.w	ip, #10
 800b904:	4620      	mov	r0, r4
 800b906:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b90a:	3a30      	subs	r2, #48	; 0x30
 800b90c:	2a09      	cmp	r2, #9
 800b90e:	d903      	bls.n	800b918 <_svfiprintf_r+0x1a8>
 800b910:	2b00      	cmp	r3, #0
 800b912:	d0c5      	beq.n	800b8a0 <_svfiprintf_r+0x130>
 800b914:	9105      	str	r1, [sp, #20]
 800b916:	e7c3      	b.n	800b8a0 <_svfiprintf_r+0x130>
 800b918:	fb0c 2101 	mla	r1, ip, r1, r2
 800b91c:	4604      	mov	r4, r0
 800b91e:	2301      	movs	r3, #1
 800b920:	e7f0      	b.n	800b904 <_svfiprintf_r+0x194>
 800b922:	ab03      	add	r3, sp, #12
 800b924:	9300      	str	r3, [sp, #0]
 800b926:	462a      	mov	r2, r5
 800b928:	4b10      	ldr	r3, [pc, #64]	; (800b96c <_svfiprintf_r+0x1fc>)
 800b92a:	a904      	add	r1, sp, #16
 800b92c:	4638      	mov	r0, r7
 800b92e:	f3af 8000 	nop.w
 800b932:	1c42      	adds	r2, r0, #1
 800b934:	4606      	mov	r6, r0
 800b936:	d1d6      	bne.n	800b8e6 <_svfiprintf_r+0x176>
 800b938:	89ab      	ldrh	r3, [r5, #12]
 800b93a:	065b      	lsls	r3, r3, #25
 800b93c:	f53f af2c 	bmi.w	800b798 <_svfiprintf_r+0x28>
 800b940:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b942:	b01d      	add	sp, #116	; 0x74
 800b944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b948:	ab03      	add	r3, sp, #12
 800b94a:	9300      	str	r3, [sp, #0]
 800b94c:	462a      	mov	r2, r5
 800b94e:	4b07      	ldr	r3, [pc, #28]	; (800b96c <_svfiprintf_r+0x1fc>)
 800b950:	a904      	add	r1, sp, #16
 800b952:	4638      	mov	r0, r7
 800b954:	f7ff f8bc 	bl	800aad0 <_printf_i>
 800b958:	e7eb      	b.n	800b932 <_svfiprintf_r+0x1c2>
 800b95a:	bf00      	nop
 800b95c:	0800ed5c 	.word	0x0800ed5c
 800b960:	0800ed62 	.word	0x0800ed62
 800b964:	0800ed66 	.word	0x0800ed66
 800b968:	00000000 	.word	0x00000000
 800b96c:	0800b6bb 	.word	0x0800b6bb

0800b970 <_putc_r>:
 800b970:	b570      	push	{r4, r5, r6, lr}
 800b972:	460d      	mov	r5, r1
 800b974:	4614      	mov	r4, r2
 800b976:	4606      	mov	r6, r0
 800b978:	b118      	cbz	r0, 800b982 <_putc_r+0x12>
 800b97a:	6983      	ldr	r3, [r0, #24]
 800b97c:	b90b      	cbnz	r3, 800b982 <_putc_r+0x12>
 800b97e:	f7ff fd33 	bl	800b3e8 <__sinit>
 800b982:	4b1c      	ldr	r3, [pc, #112]	; (800b9f4 <_putc_r+0x84>)
 800b984:	429c      	cmp	r4, r3
 800b986:	d124      	bne.n	800b9d2 <_putc_r+0x62>
 800b988:	6874      	ldr	r4, [r6, #4]
 800b98a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b98c:	07d8      	lsls	r0, r3, #31
 800b98e:	d405      	bmi.n	800b99c <_putc_r+0x2c>
 800b990:	89a3      	ldrh	r3, [r4, #12]
 800b992:	0599      	lsls	r1, r3, #22
 800b994:	d402      	bmi.n	800b99c <_putc_r+0x2c>
 800b996:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b998:	f7ff fdc4 	bl	800b524 <__retarget_lock_acquire_recursive>
 800b99c:	68a3      	ldr	r3, [r4, #8]
 800b99e:	3b01      	subs	r3, #1
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	60a3      	str	r3, [r4, #8]
 800b9a4:	da05      	bge.n	800b9b2 <_putc_r+0x42>
 800b9a6:	69a2      	ldr	r2, [r4, #24]
 800b9a8:	4293      	cmp	r3, r2
 800b9aa:	db1c      	blt.n	800b9e6 <_putc_r+0x76>
 800b9ac:	b2eb      	uxtb	r3, r5
 800b9ae:	2b0a      	cmp	r3, #10
 800b9b0:	d019      	beq.n	800b9e6 <_putc_r+0x76>
 800b9b2:	6823      	ldr	r3, [r4, #0]
 800b9b4:	1c5a      	adds	r2, r3, #1
 800b9b6:	6022      	str	r2, [r4, #0]
 800b9b8:	701d      	strb	r5, [r3, #0]
 800b9ba:	b2ed      	uxtb	r5, r5
 800b9bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b9be:	07da      	lsls	r2, r3, #31
 800b9c0:	d405      	bmi.n	800b9ce <_putc_r+0x5e>
 800b9c2:	89a3      	ldrh	r3, [r4, #12]
 800b9c4:	059b      	lsls	r3, r3, #22
 800b9c6:	d402      	bmi.n	800b9ce <_putc_r+0x5e>
 800b9c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b9ca:	f7ff fdac 	bl	800b526 <__retarget_lock_release_recursive>
 800b9ce:	4628      	mov	r0, r5
 800b9d0:	bd70      	pop	{r4, r5, r6, pc}
 800b9d2:	4b09      	ldr	r3, [pc, #36]	; (800b9f8 <_putc_r+0x88>)
 800b9d4:	429c      	cmp	r4, r3
 800b9d6:	d101      	bne.n	800b9dc <_putc_r+0x6c>
 800b9d8:	68b4      	ldr	r4, [r6, #8]
 800b9da:	e7d6      	b.n	800b98a <_putc_r+0x1a>
 800b9dc:	4b07      	ldr	r3, [pc, #28]	; (800b9fc <_putc_r+0x8c>)
 800b9de:	429c      	cmp	r4, r3
 800b9e0:	bf08      	it	eq
 800b9e2:	68f4      	ldreq	r4, [r6, #12]
 800b9e4:	e7d1      	b.n	800b98a <_putc_r+0x1a>
 800b9e6:	4629      	mov	r1, r5
 800b9e8:	4622      	mov	r2, r4
 800b9ea:	4630      	mov	r0, r6
 800b9ec:	f7ff fb1e 	bl	800b02c <__swbuf_r>
 800b9f0:	4605      	mov	r5, r0
 800b9f2:	e7e3      	b.n	800b9bc <_putc_r+0x4c>
 800b9f4:	0800edb0 	.word	0x0800edb0
 800b9f8:	0800edd0 	.word	0x0800edd0
 800b9fc:	0800ed90 	.word	0x0800ed90

0800ba00 <_raise_r>:
 800ba00:	291f      	cmp	r1, #31
 800ba02:	b538      	push	{r3, r4, r5, lr}
 800ba04:	4604      	mov	r4, r0
 800ba06:	460d      	mov	r5, r1
 800ba08:	d904      	bls.n	800ba14 <_raise_r+0x14>
 800ba0a:	2316      	movs	r3, #22
 800ba0c:	6003      	str	r3, [r0, #0]
 800ba0e:	f04f 30ff 	mov.w	r0, #4294967295
 800ba12:	bd38      	pop	{r3, r4, r5, pc}
 800ba14:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ba16:	b112      	cbz	r2, 800ba1e <_raise_r+0x1e>
 800ba18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ba1c:	b94b      	cbnz	r3, 800ba32 <_raise_r+0x32>
 800ba1e:	4620      	mov	r0, r4
 800ba20:	f000 f830 	bl	800ba84 <_getpid_r>
 800ba24:	462a      	mov	r2, r5
 800ba26:	4601      	mov	r1, r0
 800ba28:	4620      	mov	r0, r4
 800ba2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba2e:	f000 b817 	b.w	800ba60 <_kill_r>
 800ba32:	2b01      	cmp	r3, #1
 800ba34:	d00a      	beq.n	800ba4c <_raise_r+0x4c>
 800ba36:	1c59      	adds	r1, r3, #1
 800ba38:	d103      	bne.n	800ba42 <_raise_r+0x42>
 800ba3a:	2316      	movs	r3, #22
 800ba3c:	6003      	str	r3, [r0, #0]
 800ba3e:	2001      	movs	r0, #1
 800ba40:	e7e7      	b.n	800ba12 <_raise_r+0x12>
 800ba42:	2400      	movs	r4, #0
 800ba44:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ba48:	4628      	mov	r0, r5
 800ba4a:	4798      	blx	r3
 800ba4c:	2000      	movs	r0, #0
 800ba4e:	e7e0      	b.n	800ba12 <_raise_r+0x12>

0800ba50 <raise>:
 800ba50:	4b02      	ldr	r3, [pc, #8]	; (800ba5c <raise+0xc>)
 800ba52:	4601      	mov	r1, r0
 800ba54:	6818      	ldr	r0, [r3, #0]
 800ba56:	f7ff bfd3 	b.w	800ba00 <_raise_r>
 800ba5a:	bf00      	nop
 800ba5c:	20000050 	.word	0x20000050

0800ba60 <_kill_r>:
 800ba60:	b538      	push	{r3, r4, r5, lr}
 800ba62:	4d07      	ldr	r5, [pc, #28]	; (800ba80 <_kill_r+0x20>)
 800ba64:	2300      	movs	r3, #0
 800ba66:	4604      	mov	r4, r0
 800ba68:	4608      	mov	r0, r1
 800ba6a:	4611      	mov	r1, r2
 800ba6c:	602b      	str	r3, [r5, #0]
 800ba6e:	f7f5 fc73 	bl	8001358 <_kill>
 800ba72:	1c43      	adds	r3, r0, #1
 800ba74:	d102      	bne.n	800ba7c <_kill_r+0x1c>
 800ba76:	682b      	ldr	r3, [r5, #0]
 800ba78:	b103      	cbz	r3, 800ba7c <_kill_r+0x1c>
 800ba7a:	6023      	str	r3, [r4, #0]
 800ba7c:	bd38      	pop	{r3, r4, r5, pc}
 800ba7e:	bf00      	nop
 800ba80:	20009d14 	.word	0x20009d14

0800ba84 <_getpid_r>:
 800ba84:	f7f5 bc4e 	b.w	8001324 <_getpid>

0800ba88 <__sread>:
 800ba88:	b510      	push	{r4, lr}
 800ba8a:	460c      	mov	r4, r1
 800ba8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba90:	f000 f89c 	bl	800bbcc <_read_r>
 800ba94:	2800      	cmp	r0, #0
 800ba96:	bfab      	itete	ge
 800ba98:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ba9a:	89a3      	ldrhlt	r3, [r4, #12]
 800ba9c:	181b      	addge	r3, r3, r0
 800ba9e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800baa2:	bfac      	ite	ge
 800baa4:	6563      	strge	r3, [r4, #84]	; 0x54
 800baa6:	81a3      	strhlt	r3, [r4, #12]
 800baa8:	bd10      	pop	{r4, pc}

0800baaa <__swrite>:
 800baaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800baae:	461f      	mov	r7, r3
 800bab0:	898b      	ldrh	r3, [r1, #12]
 800bab2:	05db      	lsls	r3, r3, #23
 800bab4:	4605      	mov	r5, r0
 800bab6:	460c      	mov	r4, r1
 800bab8:	4616      	mov	r6, r2
 800baba:	d505      	bpl.n	800bac8 <__swrite+0x1e>
 800babc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bac0:	2302      	movs	r3, #2
 800bac2:	2200      	movs	r2, #0
 800bac4:	f000 f868 	bl	800bb98 <_lseek_r>
 800bac8:	89a3      	ldrh	r3, [r4, #12]
 800baca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bace:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bad2:	81a3      	strh	r3, [r4, #12]
 800bad4:	4632      	mov	r2, r6
 800bad6:	463b      	mov	r3, r7
 800bad8:	4628      	mov	r0, r5
 800bada:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bade:	f000 b817 	b.w	800bb10 <_write_r>

0800bae2 <__sseek>:
 800bae2:	b510      	push	{r4, lr}
 800bae4:	460c      	mov	r4, r1
 800bae6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800baea:	f000 f855 	bl	800bb98 <_lseek_r>
 800baee:	1c43      	adds	r3, r0, #1
 800baf0:	89a3      	ldrh	r3, [r4, #12]
 800baf2:	bf15      	itete	ne
 800baf4:	6560      	strne	r0, [r4, #84]	; 0x54
 800baf6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bafa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bafe:	81a3      	strheq	r3, [r4, #12]
 800bb00:	bf18      	it	ne
 800bb02:	81a3      	strhne	r3, [r4, #12]
 800bb04:	bd10      	pop	{r4, pc}

0800bb06 <__sclose>:
 800bb06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb0a:	f000 b813 	b.w	800bb34 <_close_r>
	...

0800bb10 <_write_r>:
 800bb10:	b538      	push	{r3, r4, r5, lr}
 800bb12:	4d07      	ldr	r5, [pc, #28]	; (800bb30 <_write_r+0x20>)
 800bb14:	4604      	mov	r4, r0
 800bb16:	4608      	mov	r0, r1
 800bb18:	4611      	mov	r1, r2
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	602a      	str	r2, [r5, #0]
 800bb1e:	461a      	mov	r2, r3
 800bb20:	f7f5 fcf8 	bl	8001514 <_write>
 800bb24:	1c43      	adds	r3, r0, #1
 800bb26:	d102      	bne.n	800bb2e <_write_r+0x1e>
 800bb28:	682b      	ldr	r3, [r5, #0]
 800bb2a:	b103      	cbz	r3, 800bb2e <_write_r+0x1e>
 800bb2c:	6023      	str	r3, [r4, #0]
 800bb2e:	bd38      	pop	{r3, r4, r5, pc}
 800bb30:	20009d14 	.word	0x20009d14

0800bb34 <_close_r>:
 800bb34:	b538      	push	{r3, r4, r5, lr}
 800bb36:	4d06      	ldr	r5, [pc, #24]	; (800bb50 <_close_r+0x1c>)
 800bb38:	2300      	movs	r3, #0
 800bb3a:	4604      	mov	r4, r0
 800bb3c:	4608      	mov	r0, r1
 800bb3e:	602b      	str	r3, [r5, #0]
 800bb40:	f7f5 fbd6 	bl	80012f0 <_close>
 800bb44:	1c43      	adds	r3, r0, #1
 800bb46:	d102      	bne.n	800bb4e <_close_r+0x1a>
 800bb48:	682b      	ldr	r3, [r5, #0]
 800bb4a:	b103      	cbz	r3, 800bb4e <_close_r+0x1a>
 800bb4c:	6023      	str	r3, [r4, #0]
 800bb4e:	bd38      	pop	{r3, r4, r5, pc}
 800bb50:	20009d14 	.word	0x20009d14

0800bb54 <_fstat_r>:
 800bb54:	b538      	push	{r3, r4, r5, lr}
 800bb56:	4d07      	ldr	r5, [pc, #28]	; (800bb74 <_fstat_r+0x20>)
 800bb58:	2300      	movs	r3, #0
 800bb5a:	4604      	mov	r4, r0
 800bb5c:	4608      	mov	r0, r1
 800bb5e:	4611      	mov	r1, r2
 800bb60:	602b      	str	r3, [r5, #0]
 800bb62:	f7f5 fbd0 	bl	8001306 <_fstat>
 800bb66:	1c43      	adds	r3, r0, #1
 800bb68:	d102      	bne.n	800bb70 <_fstat_r+0x1c>
 800bb6a:	682b      	ldr	r3, [r5, #0]
 800bb6c:	b103      	cbz	r3, 800bb70 <_fstat_r+0x1c>
 800bb6e:	6023      	str	r3, [r4, #0]
 800bb70:	bd38      	pop	{r3, r4, r5, pc}
 800bb72:	bf00      	nop
 800bb74:	20009d14 	.word	0x20009d14

0800bb78 <_isatty_r>:
 800bb78:	b538      	push	{r3, r4, r5, lr}
 800bb7a:	4d06      	ldr	r5, [pc, #24]	; (800bb94 <_isatty_r+0x1c>)
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	4604      	mov	r4, r0
 800bb80:	4608      	mov	r0, r1
 800bb82:	602b      	str	r3, [r5, #0]
 800bb84:	f7f5 fbd5 	bl	8001332 <_isatty>
 800bb88:	1c43      	adds	r3, r0, #1
 800bb8a:	d102      	bne.n	800bb92 <_isatty_r+0x1a>
 800bb8c:	682b      	ldr	r3, [r5, #0]
 800bb8e:	b103      	cbz	r3, 800bb92 <_isatty_r+0x1a>
 800bb90:	6023      	str	r3, [r4, #0]
 800bb92:	bd38      	pop	{r3, r4, r5, pc}
 800bb94:	20009d14 	.word	0x20009d14

0800bb98 <_lseek_r>:
 800bb98:	b538      	push	{r3, r4, r5, lr}
 800bb9a:	4d07      	ldr	r5, [pc, #28]	; (800bbb8 <_lseek_r+0x20>)
 800bb9c:	4604      	mov	r4, r0
 800bb9e:	4608      	mov	r0, r1
 800bba0:	4611      	mov	r1, r2
 800bba2:	2200      	movs	r2, #0
 800bba4:	602a      	str	r2, [r5, #0]
 800bba6:	461a      	mov	r2, r3
 800bba8:	f7f5 fbe6 	bl	8001378 <_lseek>
 800bbac:	1c43      	adds	r3, r0, #1
 800bbae:	d102      	bne.n	800bbb6 <_lseek_r+0x1e>
 800bbb0:	682b      	ldr	r3, [r5, #0]
 800bbb2:	b103      	cbz	r3, 800bbb6 <_lseek_r+0x1e>
 800bbb4:	6023      	str	r3, [r4, #0]
 800bbb6:	bd38      	pop	{r3, r4, r5, pc}
 800bbb8:	20009d14 	.word	0x20009d14

0800bbbc <_malloc_usable_size_r>:
 800bbbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbc0:	1f18      	subs	r0, r3, #4
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	bfbc      	itt	lt
 800bbc6:	580b      	ldrlt	r3, [r1, r0]
 800bbc8:	18c0      	addlt	r0, r0, r3
 800bbca:	4770      	bx	lr

0800bbcc <_read_r>:
 800bbcc:	b538      	push	{r3, r4, r5, lr}
 800bbce:	4d07      	ldr	r5, [pc, #28]	; (800bbec <_read_r+0x20>)
 800bbd0:	4604      	mov	r4, r0
 800bbd2:	4608      	mov	r0, r1
 800bbd4:	4611      	mov	r1, r2
 800bbd6:	2200      	movs	r2, #0
 800bbd8:	602a      	str	r2, [r5, #0]
 800bbda:	461a      	mov	r2, r3
 800bbdc:	f7f5 fc5c 	bl	8001498 <_read>
 800bbe0:	1c43      	adds	r3, r0, #1
 800bbe2:	d102      	bne.n	800bbea <_read_r+0x1e>
 800bbe4:	682b      	ldr	r3, [r5, #0]
 800bbe6:	b103      	cbz	r3, 800bbea <_read_r+0x1e>
 800bbe8:	6023      	str	r3, [r4, #0]
 800bbea:	bd38      	pop	{r3, r4, r5, pc}
 800bbec:	20009d14 	.word	0x20009d14

0800bbf0 <_init>:
 800bbf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbf2:	bf00      	nop
 800bbf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbf6:	bc08      	pop	{r3}
 800bbf8:	469e      	mov	lr, r3
 800bbfa:	4770      	bx	lr

0800bbfc <_fini>:
 800bbfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbfe:	bf00      	nop
 800bc00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc02:	bc08      	pop	{r3}
 800bc04:	469e      	mov	lr, r3
 800bc06:	4770      	bx	lr
