{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617983764275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617983764275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 10:56:04 2021 " "Processing started: Fri Apr 09 10:56:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617983764275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617983764275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off inert_intf_test -c inert_intf_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off inert_intf_test -c inert_intf_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617983764275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617983764822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617983764822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_mnrch.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_mnrch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_mnrch " "Found entity 1: SPI_mnrch" {  } { { "SPI_mnrch.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/SPI_mnrch.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617983775972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617983775972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n reset_synch.sv(4) " "Verilog HDL Declaration information at reset_synch.sv(4): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "reset_synch.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/reset_synch.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617983775974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_synch.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset_synch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset_synch " "Found entity 1: reset_synch" {  } { { "reset_synch.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/reset_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617983775974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617983775974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_release.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb_release.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB_release " "Found entity 1: PB_release" {  } { { "PB_release.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/PB_release.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617983775975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617983775975 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "30 inertial_integrator.sv(228) " "Verilog HDL Expression warning at inertial_integrator.sv(228): truncated literal to match 30 bits" {  } { { "inertial_integrator.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inertial_integrator.sv" 228 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1617983775977 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "30 inertial_integrator.sv(230) " "Verilog HDL Expression warning at inertial_integrator.sv(230): truncated literal to match 30 bits" {  } { { "inertial_integrator.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inertial_integrator.sv" 230 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1617983775977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inertial_integrator.sv 1 1 " "Found 1 design units, including 1 entities, in source file inertial_integrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inertial_integrator " "Found entity 1: inertial_integrator" {  } { { "inertial_integrator.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inertial_integrator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617983775978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617983775978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NEXT next inert_intf_test.sv(4) " "Verilog HDL Declaration information at inert_intf_test.sv(4): object \"NEXT\" differs only in case from object \"next\" in the same scope" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617983775979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n inert_intf_test.sv(5) " "Verilog HDL Declaration information at inert_intf_test.sv(5): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617983775979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pitch PITCH inert_intf_test.sv(26) " "Verilog HDL Declaration information at inert_intf_test.sv(26): object \"pitch\" differs only in case from object \"PITCH\" in the same scope" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617983775979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "roll ROLL inert_intf_test.sv(27) " "Verilog HDL Declaration information at inert_intf_test.sv(27): object \"roll\" differs only in case from object \"ROLL\" in the same scope" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617983775979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "yaw YAW inert_intf_test.sv(28) " "Verilog HDL Declaration information at inert_intf_test.sv(28): object \"yaw\" differs only in case from object \"YAW\" in the same scope" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617983775979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inert_intf_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file inert_intf_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inert_intf_test " "Found entity 1: inert_intf_test" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617983775979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617983775979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vld VLD inert_intf.sv(13) " "Verilog HDL Declaration information at inert_intf.sv(13): object \"vld\" differs only in case from object \"VLD\" in the same scope" {  } { { "inert_intf.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617983775981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inert_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file inert_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inert_intf " "Found entity 1: inert_intf" {  } { { "inert_intf.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617983775981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617983775981 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk inert_intf_test.sv(40) " "Verilog HDL Implicit Net warning at inert_intf_test.sv(40): created implicit net for \"clk\"" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617983775982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pit inert_intf_test.sv(44) " "Verilog HDL Implicit Net warning at inert_intf_test.sv(44): created implicit net for \"pit\"" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617983775982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "inert_intf_test " "Elaborating entity \"inert_intf_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617983776017 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pitch inert_intf_test.sv(26) " "Verilog HDL warning at inert_intf_test.sv(26): object pitch used but never assigned" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 26 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1617983776017 "|inert_intf_test"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "inert_intf_test.sv(69) " "Verilog HDL Case Statement information at inert_intf_test.sv(69): all case item expressions in this case statement are onehot" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 69 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1617983776017 "|inert_intf_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pitch\[8..1\] 0 inert_intf_test.sv(26) " "Net \"pitch\[8..1\]\" at inert_intf_test.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1617983776018 "|inert_intf_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_release PB_release:next_btn " "Elaborating entity \"PB_release\" for hierarchy \"PB_release:next_btn\"" {  } { { "inert_intf_test.sv" "next_btn" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617983776018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_synch reset_synch:reset_btn " "Elaborating entity \"reset_synch\" for hierarchy \"reset_synch:reset_btn\"" {  } { { "inert_intf_test.sv" "reset_btn" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617983776019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inert_intf inert_intf:inert_intf " "Elaborating entity \"inert_intf\" for hierarchy \"inert_intf:inert_intf\"" {  } { { "inert_intf_test.sv" "inert_intf" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617983776020 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "inert_intf.sv(86) " "Verilog HDL Case Statement information at inert_intf.sv(86): all case item expressions in this case statement are onehot" {  } { { "inert_intf.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf.sv" 86 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1617983776022 "|inert_intf_test|inert_intf:inert_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 inert_intf.sv(290) " "Verilog HDL assignment warning at inert_intf.sv(290): truncated value with size 32 to match size of target (16)" {  } { { "inert_intf.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf.sv" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617983776022 "|inert_intf_test|inert_intf:inert_intf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_mnrch inert_intf:inert_intf\|SPI_mnrch:iSPI " "Elaborating entity \"SPI_mnrch\" for hierarchy \"inert_intf:inert_intf\|SPI_mnrch:iSPI\"" {  } { { "inert_intf.sv" "iSPI" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617983776023 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SPI_mnrch.sv(43) " "Verilog HDL assignment warning at SPI_mnrch.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "SPI_mnrch.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/SPI_mnrch.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617983776024 "|inert_intf_test|inert_intf:inert_intf|SPI_mnrch:iSPI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_mnrch.sv(55) " "Verilog HDL assignment warning at SPI_mnrch.sv(55): truncated value with size 32 to match size of target (5)" {  } { { "SPI_mnrch.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/SPI_mnrch.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617983776024 "|inert_intf_test|inert_intf:inert_intf|SPI_mnrch:iSPI"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SPI_mnrch.sv(102) " "Verilog HDL Case Statement information at SPI_mnrch.sv(102): all case item expressions in this case statement are onehot" {  } { { "SPI_mnrch.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/SPI_mnrch.sv" 102 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1617983776024 "|inert_intf_test|inert_intf:inert_intf|SPI_mnrch:iSPI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inertial_integrator inert_intf:inert_intf\|inertial_integrator:iINT " "Elaborating entity \"inertial_integrator\" for hierarchy \"inert_intf:inert_intf\|inertial_integrator:iINT\"" {  } { { "inert_intf.sv" "iINT" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617983776025 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "inertial_integrator.sv(69) " "Verilog HDL Case Statement information at inertial_integrator.sv(69): all case item expressions in this case statement are onehot" {  } { { "inertial_integrator.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inertial_integrator.sv" 69 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1617983776027 "|inert_intf_test|inert_intf:inert_intf|inertial_integrator:iINT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 inertial_integrator.sv(118) " "Verilog HDL assignment warning at inertial_integrator.sv(118): truncated value with size 32 to match size of target (12)" {  } { { "inertial_integrator.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inertial_integrator.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617983776027 "|inert_intf_test|inert_intf:inert_intf|inertial_integrator:iINT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 inertial_integrator.sv(187) " "Verilog HDL assignment warning at inertial_integrator.sv(187): truncated value with size 32 to match size of target (4)" {  } { { "inertial_integrator.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inertial_integrator.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617983776027 "|inert_intf_test|inert_intf:inert_intf|inertial_integrator:iINT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 inertial_integrator.sv(216) " "Verilog HDL assignment warning at inertial_integrator.sv(216): truncated value with size 32 to match size of target (25)" {  } { { "inertial_integrator.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inertial_integrator.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617983776027 "|inert_intf_test|inert_intf:inert_intf|inertial_integrator:iINT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 inertial_integrator.sv(218) " "Verilog HDL assignment warning at inertial_integrator.sv(218): truncated value with size 32 to match size of target (25)" {  } { { "inertial_integrator.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inertial_integrator.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617983776028 "|inert_intf_test|inert_intf:inert_intf|inertial_integrator:iINT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 27 inertial_integrator.sv(227) " "Verilog HDL assignment warning at inertial_integrator.sv(227): truncated value with size 30 to match size of target (27)" {  } { { "inertial_integrator.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inertial_integrator.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617983776028 "|inert_intf_test|inert_intf:inert_intf|inertial_integrator:iINT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 27 inertial_integrator.sv(229) " "Verilog HDL assignment warning at inertial_integrator.sv(229): truncated value with size 30 to match size of target (27)" {  } { { "inertial_integrator.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inertial_integrator.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617983776028 "|inert_intf_test|inert_intf:inert_intf|inertial_integrator:iINT"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "inert_intf_test.sv" "clk" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617983776070 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1617983776070 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1617983776520 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617983776530 "|inert_intf_test|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617983776530 "|inert_intf_test|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617983776530 "|inert_intf_test|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617983776530 "|inert_intf_test|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617983776530 "|inert_intf_test|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617983776530 "|inert_intf_test|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617983776530 "|inert_intf_test|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617983776530 "|inert_intf_test|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS_n VCC " "Pin \"SS_n\" is stuck at VCC" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617983776530 "|inert_intf_test|SS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SCLK GND " "Pin \"SCLK\" is stuck at GND" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617983776530 "|inert_intf_test|SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "MOSI GND " "Pin \"MOSI\" is stuck at GND" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617983776530 "|inert_intf_test|MOSI"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1617983776530 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "56 " "56 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1617983776545 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.map.smsg " "Generated suppressed messages file C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617983776580 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617983776712 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617983776712 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NEXT " "No output dependent on input pin \"NEXT\"" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617983776760 "|inert_intf_test|NEXT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST_n " "No output dependent on input pin \"RST_n\"" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617983776760 "|inert_intf_test|RST_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MISO " "No output dependent on input pin \"MISO\"" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617983776760 "|inert_intf_test|MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INT " "No output dependent on input pin \"INT\"" {  } { { "inert_intf_test.sv" "" { Text "C:/Users/darco/Desktop/QuadcopterControlSystem/Team Exercises/Ex20/inert_intf_test.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617983776760 "|inert_intf_test|INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1617983776760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617983776761 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617983776761 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617983776761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617983776790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 10:56:16 2021 " "Processing ended: Fri Apr 09 10:56:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617983776790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617983776790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617983776790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617983776790 ""}
