// Seed: 4264711965
macromodule module_0 (
    input wire  id_0,
    input tri0  id_1,
    input uwire id_2,
    input tri1  id_3
    , id_5
);
  wire id_6;
  assign module_1.type_18 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    input supply1 id_2,
    input supply1 id_3,
    output wire id_4,
    input wor id_5,
    output tri id_6,
    input tri id_7,
    output wand id_8,
    input tri id_9,
    output tri0 id_10,
    output tri1 id_11,
    input wor id_12
);
  wire id_14;
  wor  id_15 = 1'h0;
  assign id_0  = 1;
  assign id_15 = 1;
  logic [7:0] id_16;
  assign id_16[1'h0<""] = 1;
  module_0 modCall_1 (
      id_9,
      id_5,
      id_2,
      id_5
  );
endmodule
