irq_set_chip_and_handler	,	F_32
num_crtcs	,	V_24
to_mdp_kms	,	F_7
MDP5_IRQ_INTF2_UNDER_RUN	,	V_14
mdp5_hw_irqdomain_map	,	F_31
hwirq	,	V_29
irq_set_chip_data	,	F_33
mdp5_irq_mdp	,	F_11
REG_MDP5_INTR_EN	,	V_3
to_mdp5_kms	,	F_3
drm_device	,	V_16
dev	,	V_17
mdp5_irq_domain_fini	,	F_38
mdp5_irq_error_handler	,	F_4
irq_domain	,	V_38
priv	,	V_19
id	,	V_21
irqstatus	,	V_6
mdp5_enable_vblank	,	F_21
MDP5_IRQ_INTF1_UNDER_RUN	,	V_13
irq_domain_add_linear	,	F_36
mdp_update_vblank_mask	,	F_22
mdp5_hw_irq_chip	,	V_43
mdp5_kms	,	V_9
mdp5_irq_uninstall	,	F_10
IRQ_HANDLED	,	V_32
crtc	,	V_34
DRM_ERROR	,	F_5
irqmask	,	V_2
VERB	,	F_13
domain	,	V_31
mdp_irq_register	,	F_9
mdp5_crtc_vblank	,	F_15
generic_handle_irq	,	F_19
of_node	,	V_47
crtcs	,	V_25
MDP5_HW_INTR_STATUS_INTR_MDP	,	V_28
device	,	V_46
irq_data	,	V_35
status	,	V_22
mdp5_irq	,	F_17
error_handler	,	V_11
EPERM	,	V_42
ENXIO	,	V_49
smp_mb__after_atomic	,	F_28
mdp_kms	,	V_1
handle_level_irq	,	V_44
mdp_dispatch_irqs	,	F_14
irqd	,	V_36
irqcontroller	,	V_30
"mdp5 irq domain add failed\n"	,	L_4
dev_err	,	F_37
kms	,	V_8
intr	,	V_26
"intr=%08x"	,	L_3
irq_hw_number_t	,	T_3
drm_handle_vblank	,	F_16
irq_data_get_irq_chip_data	,	F_25
irq_find_mapping	,	F_20
host_data	,	V_40
REG_MDP5_HW_INTR_STATUS	,	V_27
mdp5_set_irqmask	,	F_1
drm_crtc	,	V_33
mdp5_disable_vblank	,	F_23
IRQF_VALID	,	V_45
clear_bit	,	F_27
mdp_irq	,	V_4
enabled_mask	,	V_37
mdp5_irq_preinstall	,	F_6
mdp5_hw_mask_irq	,	F_24
d	,	V_39
set_bit	,	F_30
irqreturn_t	,	T_2
msm_kms	,	V_7
mdp5_hw_unmask_irq	,	F_29
uint32_t	,	T_1
irq	,	V_5
REG_MDP5_INTR_CLEAR	,	V_10
msm_drm_private	,	V_18
mdp5_hw_irqdomain_ops	,	V_48
mdp5_read	,	F_12
set_irq_flags	,	F_34
fls	,	F_18
MDP5_IRQ_INTF3_UNDER_RUN	,	V_15
smp_mb__before_atomic	,	F_26
mdp5_write	,	F_2
dev_private	,	V_20
REG_MDP5_INTR_STATUS	,	V_23
mdp5_irq_postinstall	,	F_8
"status=%08x"	,	L_2
irq_domain_remove	,	F_39
MDP5_IRQ_INTF0_UNDER_RUN	,	V_12
VALID_IRQS	,	V_41
mdp5_irq_domain_init	,	F_35
"errors: %08x\n"	,	L_1
