Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  4 19:00:02 2025
| Host         : BOOK-CTJOQLMG70 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.783        0.000                      0                 2303        0.093        0.000                      0                 2303        3.750        0.000                       0                  1061  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.783        0.000                      0                 2303        0.093        0.000                      0                 2303        3.750        0.000                       0                  1061  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.899ns  (logic 1.904ns (21.396%)  route 6.995ns (78.604%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.553     5.074    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y26         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=73, routed)          1.374     6.904    U_ROM/Q[5]
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.028 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.617     7.645    U_ROM/q[13]_i_3_n_0
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.769 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.760     8.529    U_Core/U_DataPath/U_PC/q_reg[7]_0[11]
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.653 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.286     8.940    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.064 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.916     9.980    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X44Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.130 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.923    11.053    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y38         LUT2 (Prop_lut2_I0_O)        0.352    11.405 r  U_Core/U_ControlUnit/q[31]_i_7/O
                         net (fo=1, routed)           0.807    12.211    U_Core/U_ControlUnit/q[31]_i_7_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I5_O)        0.326    12.537 r  U_Core/U_ControlUnit/q[31]_i_1__0/O
                         net (fo=2, routed)           0.753    13.291    U_Core/U_ControlUnit/q_reg[31][29]
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.415 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.558    13.973    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/DIA1
    SLICE_X54Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.448    14.789    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X54Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.756    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -13.973    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.903ns  (logic 1.448ns (16.264%)  route 7.455ns (83.736%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.553     5.074    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y26         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=73, routed)          1.374     6.904    U_ROM/Q[5]
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.028 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.617     7.645    U_ROM/q[13]_i_3_n_0
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.769 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.760     8.529    U_Core/U_DataPath/U_PC/q_reg[7]_0[11]
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.653 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.286     8.940    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.064 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.908     9.972    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X44Y36         LUT3 (Prop_lut3_I1_O)        0.124    10.096 r  U_Core/U_ControlUnit/q[2]_i_4/O
                         net (fo=31, routed)          1.020    11.116    U_Core/U_ControlUnit/q[2]_i_4_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.240 r  U_Core/U_ControlUnit/q[19]_i_4/O
                         net (fo=1, routed)           0.805    12.045    U_Core/U_ControlUnit/q[19]_i_4_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I3_O)        0.124    12.169 r  U_Core/U_ControlUnit/q[19]_i_1__0/O
                         net (fo=2, routed)           1.012    13.181    U_Core/U_ControlUnit/q_reg[31][17]
    SLICE_X57Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.305 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.673    13.977    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIA1
    SLICE_X52Y35         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.447    14.788    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X52Y35         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X52Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.769    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.953ns  (logic 1.684ns (18.810%)  route 7.269ns (81.190%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.553     5.074    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y26         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=73, routed)          1.374     6.904    U_ROM/Q[5]
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.028 r  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.617     7.645    U_ROM/q[13]_i_3_n_0
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.769 r  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.760     8.529    U_Core/U_DataPath/U_PC/q_reg[7]_0[11]
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.653 f  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.286     8.940    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.064 f  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.908     9.972    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X44Y36         LUT3 (Prop_lut3_I1_O)        0.152    10.124 r  U_Core/U_ControlUnit/q[30]_i_3/O
                         net (fo=31, routed)          1.220    11.344    U_Core/U_ControlUnit/q[30]_i_3_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.332    11.676 r  U_Core/U_ControlUnit/q[20]_i_3/O
                         net (fo=1, routed)           0.433    12.109    U_Core/U_ControlUnit/q[20]_i_3_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.233 r  U_Core/U_ControlUnit/q[20]_i_1__0/O
                         net (fo=2, routed)           0.961    13.194    U_Core/U_ControlUnit/q_reg[31][18]
    SLICE_X52Y39         LUT6 (Prop_lut6_I4_O)        0.124    13.318 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.709    14.027    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIB0
    SLICE_X52Y35         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.447    14.788    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X52Y35         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X52Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.842    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -14.027    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 1.904ns (21.475%)  route 6.962ns (78.525%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.553     5.074    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y26         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=73, routed)          1.374     6.904    U_ROM/Q[5]
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.028 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.617     7.645    U_ROM/q[13]_i_3_n_0
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.769 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.760     8.529    U_Core/U_DataPath/U_PC/q_reg[7]_0[11]
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.653 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.286     8.940    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.064 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.916     9.980    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X44Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.130 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.923    11.053    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y38         LUT2 (Prop_lut2_I0_O)        0.352    11.405 r  U_Core/U_ControlUnit/q[31]_i_7/O
                         net (fo=1, routed)           0.807    12.211    U_Core/U_ControlUnit/q[31]_i_7_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I5_O)        0.326    12.537 r  U_Core/U_ControlUnit/q[31]_i_1__0/O
                         net (fo=2, routed)           0.753    13.291    U_Core/U_ControlUnit/q_reg[31][29]
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.415 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.526    13.940    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/DIA1
    SLICE_X56Y39         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.451    14.792    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/WCLK
    SLICE_X56Y39         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y39         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.759    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                         -13.940    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 1.448ns (16.354%)  route 7.406ns (83.646%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.553     5.074    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y26         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=73, routed)          1.374     6.904    U_ROM/Q[5]
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.028 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.617     7.645    U_ROM/q[13]_i_3_n_0
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.769 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.760     8.529    U_Core/U_DataPath/U_PC/q_reg[7]_0[11]
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.653 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.286     8.940    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.064 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.908     9.972    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X44Y36         LUT3 (Prop_lut3_I1_O)        0.124    10.096 r  U_Core/U_ControlUnit/q[2]_i_4/O
                         net (fo=31, routed)          1.020    11.116    U_Core/U_ControlUnit/q[2]_i_4_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.240 r  U_Core/U_ControlUnit/q[19]_i_4/O
                         net (fo=1, routed)           0.805    12.045    U_Core/U_ControlUnit/q[19]_i_4_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I3_O)        0.124    12.169 r  U_Core/U_ControlUnit/q[19]_i_1__0/O
                         net (fo=2, routed)           1.012    13.181    U_Core/U_ControlUnit/q_reg[31][17]
    SLICE_X57Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.305 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.624    13.928    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIA1
    SLICE_X56Y35         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.448    14.789    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X56Y35         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.756    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -13.928    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 1.676ns (19.072%)  route 7.112ns (80.928%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.553     5.074    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y26         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=73, routed)          1.374     6.904    U_ROM/Q[5]
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.028 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.617     7.645    U_ROM/q[13]_i_3_n_0
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.769 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.760     8.529    U_Core/U_DataPath/U_PC/q_reg[7]_0[11]
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.653 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.286     8.940    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.064 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.916     9.980    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X44Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.130 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.726    10.855    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[27]_2
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.326    11.181 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[7]_i_2/O
                         net (fo=1, routed)           0.793    11.974    U_Core/U_ControlUnit/q_reg[7]
    SLICE_X45Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.098 r  U_Core/U_ControlUnit/q[7]_i_1__0/O
                         net (fo=2, routed)           1.009    13.108    U_Core/U_ControlUnit/q_reg[31][5]
    SLICE_X54Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.232 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.631    13.862    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/DIA1
    SLICE_X56Y30         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.442    14.783    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X56Y30         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.750    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -13.862    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 1.448ns (16.314%)  route 7.428ns (83.686%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.553     5.074    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y26         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=73, routed)          1.374     6.904    U_ROM/Q[5]
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.028 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.617     7.645    U_ROM/q[13]_i_3_n_0
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.769 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.760     8.529    U_Core/U_DataPath/U_PC/q_reg[7]_0[11]
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.653 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.286     8.940    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.064 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.908     9.972    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X44Y36         LUT3 (Prop_lut3_I1_O)        0.124    10.096 r  U_Core/U_ControlUnit/q[2]_i_4/O
                         net (fo=31, routed)          1.329    11.425    U_Core/U_ControlUnit/q[2]_i_4_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.549 r  U_Core/U_ControlUnit/q[4]_i_4/O
                         net (fo=1, routed)           0.822    12.371    U_Core/U_ControlUnit/q[4]_i_4_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.495 r  U_Core/U_ControlUnit/q[4]_i_1__0/O
                         net (fo=2, routed)           0.847    13.343    U_Core/U_ControlUnit/q_reg[31][2]
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.467 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.484    13.950    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIC0
    SLICE_X52Y30         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.441    14.782    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X52Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.846    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -13.950    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 1.676ns (18.949%)  route 7.169ns (81.051%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.553     5.074    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y26         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=73, routed)          1.374     6.904    U_ROM/Q[5]
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.028 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.617     7.645    U_ROM/q[13]_i_3_n_0
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.769 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.760     8.529    U_Core/U_DataPath/U_PC/q_reg[7]_0[11]
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.653 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.286     8.940    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.064 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.916     9.980    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X44Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.130 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.567    10.697    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X46Y37         LUT2 (Prop_lut2_I0_O)        0.326    11.023 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.110    12.133    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.257 r  U_Core/U_ControlUnit/q[10]_i_1__0/O
                         net (fo=2, routed)           1.026    13.282    U_Core/U_ControlUnit/q_reg[31][8]
    SLICE_X56Y31         LUT6 (Prop_lut6_I4_O)        0.124    13.406 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_6/O
                         net (fo=2, routed)           0.513    13.919    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIC0
    SLICE_X52Y31         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.442    14.783    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y31         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X52Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.847    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -13.919    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.744ns  (logic 1.676ns (19.168%)  route 7.068ns (80.832%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.553     5.074    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y26         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=73, routed)          1.374     6.904    U_ROM/Q[5]
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.028 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.617     7.645    U_ROM/q[13]_i_3_n_0
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.769 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.760     8.529    U_Core/U_DataPath/U_PC/q_reg[7]_0[11]
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.653 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.286     8.940    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.064 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.916     9.980    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X44Y36         LUT3 (Prop_lut3_I1_O)        0.150    10.130 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.567    10.697    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X46Y37         LUT2 (Prop_lut2_I0_O)        0.326    11.023 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.028    12.051    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.175 r  U_Core/U_ControlUnit/q[13]_i_1__0/O
                         net (fo=2, routed)           1.007    13.182    U_Core/U_ControlUnit/q_reg[31][11]
    SLICE_X54Y33         LUT6 (Prop_lut6_I4_O)        0.124    13.306 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.512    13.818    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIA1
    SLICE_X54Y32         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.444    14.785    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X54Y32         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X54Y32         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.752    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.746ns  (logic 1.448ns (16.555%)  route 7.298ns (83.444%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.553     5.074    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y26         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=73, routed)          1.374     6.904    U_ROM/Q[5]
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.028 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.617     7.645    U_ROM/q[13]_i_3_n_0
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.769 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.760     8.529    U_Core/U_DataPath/U_PC/q_reg[7]_0[11]
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.653 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.286     8.940    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.064 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.908     9.972    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X44Y36         LUT3 (Prop_lut3_I1_O)        0.124    10.096 r  U_Core/U_ControlUnit/q[2]_i_4/O
                         net (fo=31, routed)          1.233    11.329    U_Core/U_ControlUnit/q[2]_i_4_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.453 r  U_Core/U_ControlUnit/q[25]_i_5/O
                         net (fo=1, routed)           0.597    12.050    U_Core/U_ControlUnit/q[25]_i_5_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.174 r  U_Core/U_ControlUnit/q[25]_i_1__0/O
                         net (fo=2, routed)           0.855    13.029    U_Core/U_ControlUnit/q_reg[31][23]
    SLICE_X53Y39         LUT6 (Prop_lut6_I4_O)        0.124    13.153 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.667    13.821    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIA1
    SLICE_X56Y38         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.450    14.791    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X56Y38         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X56Y38         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.758    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -13.821    
  -------------------------------------------------------------------
                         slack                                  0.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.207%)  route 0.302ns (64.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.562     1.445    U_APB_Master/clk_IBUF_BUFG
    SLICE_X54Y35         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_APB_Master/temp_wdata_reg_reg[26]/Q
                         net (fo=12, routed)          0.302     1.911    U_RAM/mem_reg_0[26]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.296     1.818    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.698%)  route 0.309ns (65.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.560     1.443    U_APB_Master/clk_IBUF_BUFG
    SLICE_X50Y32         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U_APB_Master/temp_wdata_reg_reg[0]/Q
                         net (fo=11, routed)          0.309     1.916    U_RAM/mem_reg_0[0]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.818    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.447%)  route 0.279ns (68.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.589     1.472    U_APB_Master/clk_IBUF_BUFG
    SLICE_X58Y33         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  U_APB_Master/temp_wdata_reg_reg[9]/Q
                         net (fo=12, routed)          0.279     1.879    U_RAM/mem_reg_0[9]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.243     1.765    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.946%)  route 0.286ns (69.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.590     1.473    U_APB_Master/clk_IBUF_BUFG
    SLICE_X58Y35         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.128     1.601 r  U_APB_Master/temp_wdata_reg_reg[5]/Q
                         net (fo=12, routed)          0.286     1.887    U_RAM/mem_reg_0[5]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.243     1.765    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_fnd_pp/U_APB_Intf_GPIO/slv_reg2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.592     1.475    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X59Y38         FDCE                                         r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg2_reg[27]/Q
                         net (fo=1, routed)           0.057     1.674    u_fnd_pp/U_APB_Intf_GPIO/slv_reg2[27]
    SLICE_X58Y38         LUT5 (Prop_lut5_I4_O)        0.045     1.719 r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA[27]_i_1__3/O
                         net (fo=1, routed)           0.000     1.719    u_fnd_pp/U_APB_Intf_GPIO/p_0_in[27]
    SLICE_X58Y38         FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.862     1.989    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[27]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X58Y38         FDRE (Hold_fdre_C_D)         0.092     1.580    u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.592     1.475    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y39         FDCE                                         r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[21]/Q
                         net (fo=1, routed)           0.087     1.703    U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg_n_0_[21]
    SLICE_X60Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.748 r  U_GPOA/U_APB_Intf_GPIO/PRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     1.748    U_GPOA/U_APB_Intf_GPIO/p_0_in[21]
    SLICE_X60Y39         FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.862     1.989    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[21]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y39         FDRE (Hold_fdre_C_D)         0.120     1.608    U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.581     1.464    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[12]/Q
                         net (fo=1, routed)           0.087     1.692    U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[12]
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.737 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.737    U_GPIOC/U_APB_Intf_GPIO/p_0_in[12]
    SLICE_X60Y24         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.848     1.975    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[12]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.120     1.597    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.593     1.476    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X65Y38         FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[15]/Q
                         net (fo=1, routed)           0.087     1.704    U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[15]
    SLICE_X64Y38         LUT4 (Prop_lut4_I0_O)        0.045     1.749 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA[15]_i_1__1/O
                         net (fo=1, routed)           0.000     1.749    U_GPIOC/U_APB_Intf_GPIO/p_0_in[15]
    SLICE_X64Y38         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.864     1.991    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[15]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y38         FDRE (Hold_fdre_C_D)         0.120     1.609    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.586     1.469    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[14]/Q
                         net (fo=1, routed)           0.087     1.697    U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg_n_0_[14]
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.045     1.742 r  U_GPOA/U_APB_Intf_GPIO/PRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     1.742    U_GPOA/U_APB_Intf_GPIO/p_0_in[14]
    SLICE_X64Y29         FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.855     1.982    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[14]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X64Y29         FDRE (Hold_fdre_C_D)         0.120     1.602    U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.592     1.475    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y39         FDCE                                         r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[29]/Q
                         net (fo=1, routed)           0.089     1.705    U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg_n_0_[29]
    SLICE_X60Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.750 r  U_GPOA/U_APB_Intf_GPIO/PRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000     1.750    U_GPOA/U_APB_Intf_GPIO/p_0_in[29]
    SLICE_X60Y39         FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.862     1.989    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[29]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y39         FDRE (Hold_fdre_C_D)         0.121     1.609    U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X59Y32   U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y32   U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y32   U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y33   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y35   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y35   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y34   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y37   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y35   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y38   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y38   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y38   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y38   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y38   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y38   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y38   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y30   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y30   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y30   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK



