// Seed: 1373525805
module module_0 #(
    parameter id_1 = 32'd18,
    parameter id_2 = 32'd87
);
  wire _id_1;
  ;
  wire _id_2;
  wire [id_2 : id_1  +  (  1  )] id_3;
endmodule
module module_1 #(
    parameter id_1  = 32'd92,
    parameter id_13 = 32'd91,
    parameter id_17 = 32'd57,
    parameter id_4  = 32'd15,
    parameter id_9  = 32'd21
) (
    _id_1,
    id_2,
    id_3[id_17 : id_9],
    _id_4[id_13 : id_17],
    id_5[1-1 : 1],
    id_6,
    id_7[id_4 :+id_9],
    id_8,
    _id_9[id_1 : 1'd0],
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19
);
  inout wire id_19;
  output wire id_18;
  input wire _id_17;
  output wire id_16;
  inout wire id_15;
  inout tri0 id_14;
  inout wire _id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input logic [7:0] _id_9;
  input wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  output logic [7:0] id_5;
  output logic [7:0] _id_4;
  module_0 modCall_1 ();
  inout logic [7:0] id_3;
  inout wire id_2;
  inout wire _id_1;
  assign id_14 = -1 - id_15;
endmodule
